###############################################################
#  Generated by:      Cadence Encounter 13.13-s017_1
#  OS:                Linux x86_64(Host ID microelnsys)
#  Generated on:      Tue Oct 31 22:32:51 2017
#  Design:            top_level
#  Command:           timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix top_level_postRoute -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin UEXECUTE_REGS/X/Q_reg[0]/CK 
Endpoint:   UEXECUTE_REGS/X/Q_reg[0]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.179
- Setup                         0.032
+ Phase Shift                   1.700
= Required Time                 1.847
- Arrival Time                  1.678
= Slack Time                    0.170
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clock                                             |   ^   | clock                                  |           |       |   0.000 |    0.170 | 
     | clock__L1_I0/A                                    |   ^   | clock                                  | CLKBUF_X3 | 0.002 |   0.001 |    0.171 | 
     | clock__L1_I0/Z                                    |   ^   | clock__L1_N0                           | CLKBUF_X3 | 0.035 |   0.037 |    0.206 | 
     | clock__L2_I1/A                                    |   ^   | clock__L1_N0                           | CLKBUF_X3 | 0.001 |   0.038 |    0.208 | 
     | clock__L2_I1/Z                                    |   ^   | clock__L2_N1                           | CLKBUF_X3 | 0.071 |   0.109 |    0.279 | 
     | clock__L3_I23/A                                   |   ^   | clock__L2_N1                           | CLKBUF_X3 | 0.003 |   0.112 |    0.282 | 
     | clock__L3_I23/Z                                   |   ^   | clock__L3_N23                          | CLKBUF_X3 | 0.060 |   0.173 |    0.343 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK                      |   ^   | clock__L3_N23                          | DFFR_X2   | 0.002 |   0.175 |    0.345 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q                       |   ^   | D22D3[1]                               | DFFR_X2   | 0.150 |   0.325 |    0.495 | 
     | UFW_LOGIC/U20/A                                   |   ^   | D22D3[1]                               | INV_X1    | 0.001 |   0.326 |    0.495 | 
     | UFW_LOGIC/U20/ZN                                  |   v   | UFW_LOGIC/n94                          | INV_X1    | 0.023 |   0.349 |    0.518 | 
     | UFW_LOGIC/U80/A1                                  |   v   | UFW_LOGIC/n94                          | AOI22_X1  | 0.000 |   0.349 |    0.518 | 
     | UFW_LOGIC/U80/ZN                                  |   ^   | UFW_LOGIC/n35                          | AOI22_X1  | 0.034 |   0.382 |    0.552 | 
     | UFW_LOGIC/U75/A3                                  |   ^   | UFW_LOGIC/n35                          | NAND3_X1  | 0.000 |   0.382 |    0.552 | 
     | UFW_LOGIC/U75/ZN                                  |   v   | UFW_LOGIC/n32                          | NAND3_X1  | 0.028 |   0.410 |    0.580 | 
     | UFW_LOGIC/U43/A2                                  |   v   | UFW_LOGIC/n32                          | NOR3_X1   | 0.000 |   0.410 |    0.580 | 
     | UFW_LOGIC/U43/ZN                                  |   ^   | UFW_LOGIC/n103                         | NOR3_X1   | 0.047 |   0.457 |    0.627 | 
     | UFW_LOGIC/U49/A2                                  |   ^   | UFW_LOGIC/n103                         | NOR2_X1   | 0.000 |   0.457 |    0.627 | 
     | UFW_LOGIC/U49/ZN                                  |   v   | dummy_S_FWB2exe[1]                     | NOR2_X1   | 0.022 |   0.479 |    0.649 | 
     | UEXECUTE_BLOCK/MUX_FWB/U99/A2                     |   v   | dummy_S_FWB2exe[1]                     | NOR2_X1   | 0.000 |   0.479 |    0.649 | 
     | UEXECUTE_BLOCK/MUX_FWB/U99/ZN                     |   ^   | UEXECUTE_BLOCK/MUX_FWB/n35             | NOR2_X1   | 0.076 |   0.555 |    0.725 | 
     | UEXECUTE_BLOCK/MUX_FWB/FE_OFC122_n35/A            |   ^   | UEXECUTE_BLOCK/MUX_FWB/n35             | BUF_X2    | 0.001 |   0.556 |    0.726 | 
     | UEXECUTE_BLOCK/MUX_FWB/FE_OFC122_n35/Z            |   ^   | UEXECUTE_BLOCK/MUX_FWB/FE_OFN122_n35   | BUF_X2    | 0.075 |   0.631 |    0.801 | 
     | UEXECUTE_BLOCK/MUX_FWB/U48/A1                     |   ^   | UEXECUTE_BLOCK/MUX_FWB/FE_OFN122_n35   | AND2_X1   | 0.002 |   0.634 |    0.803 | 
     | UEXECUTE_BLOCK/MUX_FWB/U48/ZN                     |   ^   | UEXECUTE_BLOCK/MUX_FWB/n205            | AND2_X1   | 0.040 |   0.674 |    0.843 | 
     | UEXECUTE_BLOCK/MUX_FWB/U4/A1                      |   ^   | UEXECUTE_BLOCK/MUX_FWB/n205            | OR3_X1    | 0.000 |   0.674 |    0.843 | 
     | UEXECUTE_BLOCK/MUX_FWB/U4/ZN                      |   ^   | S2mem[2]                               | OR3_X1    | 0.042 |   0.716 |    0.886 | 
     | UEXECUTE_BLOCK/ALUIN_MUX/U30/A                    |   ^   | S2mem[2]                               | MUX2_X1   | 0.001 |   0.716 |    0.886 | 
     | UEXECUTE_BLOCK/ALUIN_MUX/U30/Z                    |   ^   | UEXECUTE_BLOCK/FWB2alu[2]              | MUX2_X1   | 0.105 |   0.821 |    0.991 | 
     | UEXECUTE_BLOCK/ALU/U236/A1                        |   ^   | UEXECUTE_BLOCK/FWB2alu[2]              | NAND2_X1  | 0.004 |   0.826 |    0.996 | 
     | UEXECUTE_BLOCK/ALU/U236/ZN                        |   v   | UEXECUTE_BLOCK/ALU/n331                | NAND2_X1  | 0.019 |   0.845 |    1.015 | 
     | UEXECUTE_BLOCK/ALU/U237/A1                        |   v   | UEXECUTE_BLOCK/ALU/n331                | NAND2_X1  | 0.000 |   0.845 |    1.015 | 
     | UEXECUTE_BLOCK/ALU/U237/ZN                        |   ^   | UEXECUTE_BLOCK/ALU/mux_B[2]            | NAND2_X1  | 0.021 |   0.866 |    1.036 | 
     | UEXECUTE_BLOCK/ALU/ADDER/xor32/U28/A              |   ^   | UEXECUTE_BLOCK/ALU/mux_B[2]            | XOR2_X1   | 0.000 |   0.866 |    1.036 | 
     | UEXECUTE_BLOCK/ALU/ADDER/xor32/U28/Z              |   ^   | UEXECUTE_BLOCK/ALU/ADDER/n11           | XOR2_X1   | 0.113 |   0.979 |    1.149 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_x_2/U3/A       |   ^   | UEXECUTE_BLOCK/ALU/ADDER/n11           | XNOR2_X1  | 0.000 |   0.980 |    1.150 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_x_2/U3/ZN      |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/p_net[2]   | XNOR2_X1  | 0.051 |   1.031 |    1.201 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xPG_1_1/U2/A2         |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/p_net[2]   | AND2_X1   | 0.000 |   1.031 |    1.201 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xPG_1_1/U2/ZN         |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[1][1] | AND2_X1   | 0.034 |   1.065 |    1.235 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/A2          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[1][1] | NAND2_X1  | 0.000 |   1.065 |    1.235 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6  | NAND2_X1  | 0.013 |   1.078 |    1.248 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6  | NAND2_X1  | 0.000 |   1.078 |    1.248 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]  | NAND2_X1  | 0.034 |   1.113 |    1.283 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/A1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]  | NAND2_X1  | 0.001 |   1.114 |    1.283 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6  | NAND2_X1  | 0.021 |   1.134 |    1.304 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6  | NAND2_X2  | 0.000 |   1.134 |    1.304 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]  | NAND2_X2  | 0.029 |   1.164 |    1.333 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/B1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]  | AOI21_X2  | 0.001 |   1.165 |    1.335 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5  | AOI21_X2  | 0.023 |   1.188 |    1.357 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/A           |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5  | INV_X4    | 0.000 |   1.188 |    1.357 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[4]  | INV_X4    | 0.022 |   1.210 |    1.380 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U2/B1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[4]  | AOI21_X1  | 0.004 |   1.214 |    1.384 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/n5  | AOI21_X1  | 0.016 |   1.230 |    1.400 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U1/A           |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/n5  | INV_X1    | 0.000 |   1.230 |    1.400 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[7]  | INV_X1    | 0.030 |   1.260 |    1.430 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_7/outmux/U3/S |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[7]  | MUX2_X1   | 0.000 |   1.260 |    1.430 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_7/outmux/U3/Z |   v   | UEXECUTE_BLOCK/ALU/n185                | MUX2_X1   | 0.076 |   1.336 |    1.506 | 
     | UEXECUTE_BLOCK/ALU/COMP/U25/A1                    |   v   | UEXECUTE_BLOCK/ALU/n185                | NOR4_X1   | 0.001 |   1.337 |    1.507 | 
     | UEXECUTE_BLOCK/ALU/COMP/U25/ZN                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n17            | NOR4_X1   | 0.083 |   1.421 |    1.590 | 
     | UEXECUTE_BLOCK/ALU/COMP/U11/A1                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n17            | AND4_X1   | 0.000 |   1.421 |    1.590 | 
     | UEXECUTE_BLOCK/ALU/COMP/U11/ZN                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n67            | AND4_X1   | 0.069 |   1.489 |    1.659 | 
     | UEXECUTE_BLOCK/ALU/COMP/U9/A1                     |   ^   | UEXECUTE_BLOCK/ALU/COMP/n67            | AND2_X1   | 0.000 |   1.489 |    1.659 | 
     | UEXECUTE_BLOCK/ALU/COMP/U9/ZN                     |   ^   | UEXECUTE_BLOCK/ALU/COMP/n71            | AND2_X1   | 0.044 |   1.533 |    1.703 | 
     | UEXECUTE_BLOCK/ALU/COMP/U16/A                     |   ^   | UEXECUTE_BLOCK/ALU/COMP/n71            | XNOR2_X1  | 0.000 |   1.533 |    1.703 | 
     | UEXECUTE_BLOCK/ALU/COMP/U16/ZN                    |   v   | UEXECUTE_BLOCK/ALU/COMP/n75            | XNOR2_X1  | 0.017 |   1.550 |    1.719 | 
     | UEXECUTE_BLOCK/ALU/COMP/U28/B1                    |   v   | UEXECUTE_BLOCK/ALU/COMP/n75            | AOI22_X1  | 0.000 |   1.550 |    1.719 | 
     | UEXECUTE_BLOCK/ALU/COMP/U28/ZN                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n73            | AOI22_X1  | 0.041 |   1.591 |    1.760 | 
     | UEXECUTE_BLOCK/ALU/COMP/U21/A1                    |   ^   | UEXECUTE_BLOCK/ALU/COMP/n73            | NAND2_X1  | 0.000 |   1.591 |    1.760 | 
     | UEXECUTE_BLOCK/ALU/COMP/U21/ZN                    |   v   | UEXECUTE_BLOCK/ALU/comp_out            | NAND2_X1  | 0.024 |   1.615 |    1.785 | 
     | UEXECUTE_BLOCK/ALU/FE_RC_0_0/B1                   |   v   | UEXECUTE_BLOCK/ALU/comp_out            | OAI21_X2  | 0.000 |   1.615 |    1.785 | 
     | UEXECUTE_BLOCK/ALU/FE_RC_0_0/ZN                   |   ^   | UEXECUTE_BLOCK/ALU/n355                | OAI21_X2  | 0.052 |   1.666 |    1.836 | 
     | UEXECUTE_BLOCK/ALU/U207/A                         |   ^   | UEXECUTE_BLOCK/ALU/n355                | INV_X1    | 0.002 |   1.669 |    1.838 | 
     | UEXECUTE_BLOCK/ALU/U207/ZN                        |   v   | X2mem[0]                               | INV_X1    | 0.009 |   1.678 |    1.847 | 
     | UEXECUTE_REGS/X/Q_reg[0]/D                        |   v   | X2mem[0]                               | DFFR_X1   | 0.000 |   1.678 |    1.847 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.170 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.168 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.133 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.132 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.060 | 
     | clock__L3_I40/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.115 |   -0.055 | 
     | clock__L3_I40/Z             |   ^   | clock__L3_N40 | CLKBUF_X3 | 0.063 |   0.178 |    0.008 | 
     | UEXECUTE_REGS/X/Q_reg[0]/CK |   ^   | clock__L3_N40 | DFFR_X1   | 0.002 |   0.179 |    0.009 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[11]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[11]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.174
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.841
- Arrival Time                  1.634
= Slack Time                    0.206
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.206 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.208 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.243 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.244 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.316 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.319 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.379 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.382 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.531 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.532 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.555 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.555 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.588 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.588 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.634 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.634 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.744 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.744 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.754 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.754 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.808 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.821 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.846 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.846 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.904 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.925 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.965 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.965 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    0.996 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    0.996 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.019 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.019 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.065 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.065 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.104 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.104 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.186 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.187 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.248 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.248 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.275 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.275 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.392 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.397 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.478 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.478 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.549 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.549 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.602 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.602 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.635 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.635 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.668 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.668 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.744 | 
     | UFETCH_BLOCK/MUXPREDICTION/U62/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.006 |   1.543 |    1.749 | 
     | UFETCH_BLOCK/MUXPREDICTION/U62/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n90          | AOI22_X1  | 0.030 |   1.573 |    1.779 | 
     | UFETCH_BLOCK/MUXPREDICTION/U1/A2          |   v   | UFETCH_BLOCK/MUXPREDICTION/n90          | NAND2_X1  | 0.000 |   1.573 |    1.779 | 
     | UFETCH_BLOCK/MUXPREDICTION/U1/ZN          |   ^   | UFETCH_BLOCK/PC_BUS[11]                 | NAND2_X1  | 0.023 |   1.595 |    1.802 | 
     | UFETCH_BLOCK/PC/U2/A2                     |   ^   | UFETCH_BLOCK/PC_BUS[11]                 | NAND2_X1  | 0.000 |   1.595 |    1.802 | 
     | UFETCH_BLOCK/PC/U2/ZN                     |   v   | UFETCH_BLOCK/PC/n1                      | NAND2_X1  | 0.015 |   1.611 |    1.817 | 
     | UFETCH_BLOCK/PC/U3/A                      |   v   | UFETCH_BLOCK/PC/n1                      | OAI21_X1  | 0.000 |   1.611 |    1.817 | 
     | UFETCH_BLOCK/PC/U3/ZN                     |   ^   | UFETCH_BLOCK/PC/n76                     | OAI21_X1  | 0.024 |   1.634 |    1.841 | 
     | UFETCH_BLOCK/PC/Q_reg[11]/D               |   ^   | UFETCH_BLOCK/PC/n76                     | DFFR_X1   | 0.000 |   1.634 |    1.841 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.206 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.205 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.170 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.168 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.097 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.112 |   -0.095 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.060 |   0.172 |   -0.034 | 
     | UFETCH_BLOCK/PC/Q_reg[11]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.002 |   0.174 |   -0.033 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[13]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[13]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.174
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.841
- Arrival Time                  1.633
= Slack Time                    0.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.208 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.209 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.244 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.246 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.317 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.320 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.381 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.383 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.533 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.533 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.556 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.556 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.590 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.590 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.635 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.635 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.745 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.745 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.755 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.755 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.809 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.823 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.847 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.847 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.905 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.927 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.966 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.966 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    0.998 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    0.998 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.020 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.020 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.067 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.067 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.105 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.105 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.187 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.188 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.249 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.249 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.276 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.276 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.394 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.398 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.480 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.480 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.550 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.550 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.603 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.603 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.636 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.636 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.669 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.669 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.745 | 
     | UFETCH_BLOCK/MUXPREDICTION/U113/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.007 |   1.544 |    1.752 | 
     | UFETCH_BLOCK/MUXPREDICTION/U113/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n137         | AOI22_X1  | 0.031 |   1.575 |    1.782 | 
     | UFETCH_BLOCK/MUXPREDICTION/U101/A1        |   v   | UFETCH_BLOCK/MUXPREDICTION/n137         | NAND2_X1  | 0.000 |   1.575 |    1.782 | 
     | UFETCH_BLOCK/MUXPREDICTION/U101/ZN        |   ^   | UFETCH_BLOCK/PC_BUS[13]                 | NAND2_X1  | 0.020 |   1.594 |    1.802 | 
     | UFETCH_BLOCK/PC/U71/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[13]                 | NAND2_X1  | 0.000 |   1.594 |    1.802 | 
     | UFETCH_BLOCK/PC/U71/ZN                    |   v   | UFETCH_BLOCK/PC/n20                     | NAND2_X1  | 0.017 |   1.611 |    1.819 | 
     | UFETCH_BLOCK/PC/U70/A                     |   v   | UFETCH_BLOCK/PC/n20                     | OAI21_X1  | 0.000 |   1.611 |    1.819 | 
     | UFETCH_BLOCK/PC/U70/ZN                    |   ^   | UFETCH_BLOCK/PC/n78                     | OAI21_X1  | 0.022 |   1.633 |    1.841 | 
     | UFETCH_BLOCK/PC/Q_reg[13]/D               |   ^   | UFETCH_BLOCK/PC/n78                     | DFFR_X1   | 0.000 |   1.633 |    1.841 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.208 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.206 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.171 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.170 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.099 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.112 |   -0.096 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.060 |   0.172 |   -0.036 | 
     | UFETCH_BLOCK/PC/Q_reg[13]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.002 |   0.174 |   -0.034 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[0]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[0]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.173
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.839
- Arrival Time                  1.630
= Slack Time                    0.209
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.209 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.211 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.246 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.247 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.319 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.322 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.382 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.385 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.534 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.535 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.558 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.558 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.591 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.591 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.637 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.637 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.747 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.747 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.757 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.757 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.811 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.824 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.849 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.849 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.907 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.928 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.968 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.968 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.022 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.022 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.068 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.068 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.107 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.107 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.189 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.190 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.251 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.251 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.278 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.278 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.395 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.400 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.481 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.481 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.552 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.552 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.605 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.605 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.638 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.638 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.671 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.671 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.747 | 
     | UFETCH_BLOCK/MUXPREDICTION/U111/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.006 |   1.543 |    1.753 | 
     | UFETCH_BLOCK/MUXPREDICTION/U111/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n135         | AOI22_X1  | 0.030 |   1.574 |    1.783 | 
     | UFETCH_BLOCK/MUXPREDICTION/U95/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n135         | NAND2_X1  | 0.000 |   1.574 |    1.783 | 
     | UFETCH_BLOCK/MUXPREDICTION/U95/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[0]                  | NAND2_X1  | 0.019 |   1.593 |    1.802 | 
     | UFETCH_BLOCK/PC/U64/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[0]                  | NAND2_X1  | 0.000 |   1.593 |    1.802 | 
     | UFETCH_BLOCK/PC/U64/ZN                    |   v   | UFETCH_BLOCK/PC/n33                     | NAND2_X1  | 0.014 |   1.607 |    1.816 | 
     | UFETCH_BLOCK/PC/U50/A                     |   v   | UFETCH_BLOCK/PC/n33                     | OAI21_X1  | 0.000 |   1.607 |    1.816 | 
     | UFETCH_BLOCK/PC/U50/ZN                    |   ^   | UFETCH_BLOCK/PC/n65                     | OAI21_X1  | 0.023 |   1.630 |    1.839 | 
     | UFETCH_BLOCK/PC/Q_reg[0]/D                |   ^   | UFETCH_BLOCK/PC/n65                     | DFFR_X1   | 0.000 |   1.630 |    1.839 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.209 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.208 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.173 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.171 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.100 | 
     | clock__L3_I22/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.113 |   -0.096 | 
     | clock__L3_I22/Z             |   ^   | clock__L3_N22 | CLKBUF_X3 | 0.058 |   0.171 |   -0.038 | 
     | UFETCH_BLOCK/PC/Q_reg[0]/CK |   ^   | clock__L3_N22 | DFFR_X1   | 0.002 |   0.173 |   -0.037 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[2]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[2]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.174
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.840
- Arrival Time                  1.631
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.210 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.211 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.246 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.248 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.319 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.322 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.382 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.385 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.534 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.535 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.558 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.558 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.592 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.592 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.637 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.637 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.747 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.747 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.757 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.757 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.811 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.824 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.849 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.849 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.907 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.929 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.968 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.968 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    0.999 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.022 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.022 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.068 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.068 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.107 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.107 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.189 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.190 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.251 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.251 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.278 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.278 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.395 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.400 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.481 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.481 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.552 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.552 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.605 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.605 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.638 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.638 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.671 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.671 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.747 | 
     | UFETCH_BLOCK/MUXPREDICTION/U77/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.007 |   1.544 |    1.753 | 
     | UFETCH_BLOCK/MUXPREDICTION/U77/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n108         | AOI22_X1  | 0.030 |   1.574 |    1.784 | 
     | UFETCH_BLOCK/MUXPREDICTION/U78/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n108         | NAND2_X1  | 0.000 |   1.574 |    1.784 | 
     | UFETCH_BLOCK/MUXPREDICTION/U78/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[2]                  | NAND2_X1  | 0.020 |   1.594 |    1.804 | 
     | UFETCH_BLOCK/PC/U38/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[2]                  | NAND2_X1  | 0.000 |   1.594 |    1.804 | 
     | UFETCH_BLOCK/PC/U38/ZN                    |   v   | UFETCH_BLOCK/PC/n31                     | NAND2_X1  | 0.014 |   1.608 |    1.817 | 
     | UFETCH_BLOCK/PC/U39/A                     |   v   | UFETCH_BLOCK/PC/n31                     | OAI21_X1  | 0.000 |   1.608 |    1.817 | 
     | UFETCH_BLOCK/PC/U39/ZN                    |   ^   | UFETCH_BLOCK/PC/n67                     | OAI21_X1  | 0.023 |   1.631 |    1.840 | 
     | UFETCH_BLOCK/PC/Q_reg[2]/D                |   ^   | UFETCH_BLOCK/PC/n67                     | DFFR_X1   | 0.000 |   1.631 |    1.840 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.210 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.208 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.173 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.172 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.100 | 
     | clock__L3_I23/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.003 |   0.112 |   -0.097 | 
     | clock__L3_I23/Z             |   ^   | clock__L3_N23 | CLKBUF_X3 | 0.060 |   0.173 |   -0.037 | 
     | UFETCH_BLOCK/PC/Q_reg[2]/CK |   ^   | clock__L3_N23 | DFFR_X1   | 0.001 |   0.174 |   -0.036 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[4]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[4]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.175
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.842
- Arrival Time                  1.632
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.210 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.211 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.247 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.248 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.319 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.322 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.383 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.385 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.535 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.536 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.559 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.559 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.592 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.592 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.637 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.637 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.747 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.747 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.757 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.757 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.811 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.825 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.850 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.850 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.907 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.929 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.968 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.968 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.000 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.000 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.023 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.023 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.069 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.069 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.107 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.107 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.189 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.190 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.251 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.251 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.278 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.278 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.396 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.400 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.482 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.482 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.553 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.553 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.605 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.605 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.638 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.638 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.671 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.671 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.747 | 
     | UFETCH_BLOCK/MUXPREDICTION/U89/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.007 |   1.544 |    1.754 | 
     | UFETCH_BLOCK/MUXPREDICTION/U89/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n123         | AOI22_X1  | 0.030 |   1.574 |    1.784 | 
     | UFETCH_BLOCK/MUXPREDICTION/U90/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n123         | NAND2_X1  | 0.000 |   1.574 |    1.784 | 
     | UFETCH_BLOCK/MUXPREDICTION/U90/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[4]                  | NAND2_X1  | 0.020 |   1.594 |    1.804 | 
     | UFETCH_BLOCK/PC/U48/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[4]                  | NAND2_X1  | 0.000 |   1.594 |    1.804 | 
     | UFETCH_BLOCK/PC/U48/ZN                    |   v   | UFETCH_BLOCK/PC/n29                     | NAND2_X1  | 0.014 |   1.609 |    1.819 | 
     | UFETCH_BLOCK/PC/U49/A                     |   v   | UFETCH_BLOCK/PC/n29                     | OAI21_X1  | 0.000 |   1.609 |    1.819 | 
     | UFETCH_BLOCK/PC/U49/ZN                    |   ^   | UFETCH_BLOCK/PC/n69                     | OAI21_X1  | 0.023 |   1.632 |    1.842 | 
     | UFETCH_BLOCK/PC/Q_reg[4]/D                |   ^   | UFETCH_BLOCK/PC/n69                     | DFFR_X1   | 0.000 |   1.632 |    1.842 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.210 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.208 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.173 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.172 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.101 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.003 |   0.112 |   -0.098 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.062 |   0.174 |   -0.036 | 
     | UFETCH_BLOCK/PC/Q_reg[4]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.001 |   0.175 |   -0.035 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[12]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[12]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.173
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.839
- Arrival Time                  1.629
= Slack Time                    0.210
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.210 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.211 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.247 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.248 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.319 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.322 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.383 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.385 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.535 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.536 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.559 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.559 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.592 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.592 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.637 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.637 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.747 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.747 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.757 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.757 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.811 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.825 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.850 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.850 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.907 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.929 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.968 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.968 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.000 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.000 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.023 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.023 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.069 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.069 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.107 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.107 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.189 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.190 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.251 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.251 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.278 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.278 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.396 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.400 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.482 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.482 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.553 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.553 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.605 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.605 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.638 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.638 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.671 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.671 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.747 | 
     | UFETCH_BLOCK/MUXPREDICTION/U86/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.006 |   1.543 |    1.753 | 
     | UFETCH_BLOCK/MUXPREDICTION/U86/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n119         | AOI22_X1  | 0.030 |   1.574 |    1.784 | 
     | UFETCH_BLOCK/MUXPREDICTION/U87/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n119         | NAND2_X1  | 0.000 |   1.574 |    1.784 | 
     | UFETCH_BLOCK/MUXPREDICTION/U87/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[12]                 | NAND2_X1  | 0.021 |   1.595 |    1.805 | 
     | UFETCH_BLOCK/PC/U5/A1                     |   ^   | UFETCH_BLOCK/PC_BUS[12]                 | NAND2_X1  | 0.000 |   1.595 |    1.805 | 
     | UFETCH_BLOCK/PC/U5/ZN                     |   v   | UFETCH_BLOCK/PC/n22                     | NAND2_X1  | 0.013 |   1.608 |    1.818 | 
     | UFETCH_BLOCK/PC/U6/A                      |   v   | UFETCH_BLOCK/PC/n22                     | OAI21_X1  | 0.000 |   1.608 |    1.818 | 
     | UFETCH_BLOCK/PC/U6/ZN                     |   ^   | UFETCH_BLOCK/PC/n77                     | OAI21_X1  | 0.022 |   1.629 |    1.839 | 
     | UFETCH_BLOCK/PC/Q_reg[12]/D               |   ^   | UFETCH_BLOCK/PC/n77                     | DFFR_X1   | 0.000 |   1.629 |    1.839 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.210 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.208 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.173 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.172 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.101 | 
     | clock__L3_I22/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.113 |   -0.097 | 
     | clock__L3_I22/Z              |   ^   | clock__L3_N22 | CLKBUF_X3 | 0.058 |   0.171 |   -0.039 | 
     | UFETCH_BLOCK/PC/Q_reg[12]/CK |   ^   | clock__L3_N22 | DFFR_X1   | 0.002 |   0.173 |   -0.037 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[23]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[23]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.173
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.840
- Arrival Time                  1.629
= Slack Time                    0.211
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.211 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.213 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.248 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.249 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.320 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.324 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.384 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.386 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.536 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.537 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.560 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.560 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.593 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.593 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.638 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.638 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.748 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.748 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.758 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.758 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.813 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.826 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.851 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.851 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.908 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.930 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.970 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.970 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.001 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.001 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.024 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.024 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.070 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.070 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.108 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.108 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.190 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.191 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.253 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.253 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.279 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.279 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.397 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.401 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.483 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.483 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.554 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.554 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.607 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.607 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.640 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.640 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.672 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.672 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.748 | 
     | UFETCH_BLOCK/MUXPREDICTION/U66/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.541 |    1.752 | 
     | UFETCH_BLOCK/MUXPREDICTION/U66/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n96          | AOI22_X1  | 0.030 |   1.571 |    1.782 | 
     | UFETCH_BLOCK/MUXPREDICTION/U67/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n96          | NAND2_X1  | 0.000 |   1.571 |    1.782 | 
     | UFETCH_BLOCK/MUXPREDICTION/U67/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[23]                 | NAND2_X1  | 0.020 |   1.591 |    1.802 | 
     | UFETCH_BLOCK/PC/U34/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[23]                 | NAND2_X1  | 0.000 |   1.591 |    1.802 | 
     | UFETCH_BLOCK/PC/U34/ZN                    |   v   | UFETCH_BLOCK/PC/n10                     | NAND2_X1  | 0.014 |   1.605 |    1.817 | 
     | UFETCH_BLOCK/PC/U35/A                     |   v   | UFETCH_BLOCK/PC/n10                     | OAI21_X1  | 0.000 |   1.605 |    1.817 | 
     | UFETCH_BLOCK/PC/U35/ZN                    |   ^   | UFETCH_BLOCK/PC/n88                     | OAI21_X1  | 0.023 |   1.629 |    1.840 | 
     | UFETCH_BLOCK/PC/Q_reg[23]/D               |   ^   | UFETCH_BLOCK/PC/n88                     | DFFR_X1   | 0.000 |   1.629 |    1.840 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.211 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.210 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.174 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.173 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.102 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.112 |   -0.100 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.060 |   0.172 |   -0.039 | 
     | UFETCH_BLOCK/PC/Q_reg[23]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.001 |   0.173 |   -0.038 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[20]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[20]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.173
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.840
- Arrival Time                  1.628
= Slack Time                    0.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.212 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.213 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.249 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.250 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.321 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.324 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.385 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.387 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.537 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.538 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.561 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.561 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.594 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.594 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.639 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.639 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.749 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.749 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.759 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.759 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.813 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.827 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.852 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.852 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.909 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.931 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.970 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.970 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.025 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.025 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.071 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.071 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.109 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.109 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.191 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.192 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.253 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.253 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.280 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.280 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.398 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.402 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.484 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.484 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.555 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.555 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.607 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.607 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.640 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.640 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.673 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.673 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.749 | 
     | UFETCH_BLOCK/MUXPREDICTION/U107/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.540 |    1.752 | 
     | UFETCH_BLOCK/MUXPREDICTION/U107/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n141         | AOI22_X1  | 0.031 |   1.570 |    1.782 | 
     | UFETCH_BLOCK/MUXPREDICTION/U98/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n141         | NAND2_X1  | 0.000 |   1.570 |    1.782 | 
     | UFETCH_BLOCK/MUXPREDICTION/U98/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[20]                 | NAND2_X1  | 0.021 |   1.591 |    1.803 | 
     | UFETCH_BLOCK/PC/U61/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[20]                 | NAND2_X1  | 0.000 |   1.591 |    1.803 | 
     | UFETCH_BLOCK/PC/U61/ZN                    |   v   | UFETCH_BLOCK/PC/n13                     | NAND2_X1  | 0.015 |   1.606 |    1.818 | 
     | UFETCH_BLOCK/PC/U60/A                     |   v   | UFETCH_BLOCK/PC/n13                     | OAI21_X1  | 0.000 |   1.606 |    1.818 | 
     | UFETCH_BLOCK/PC/U60/ZN                    |   ^   | UFETCH_BLOCK/PC/n85                     | OAI21_X1  | 0.022 |   1.628 |    1.840 | 
     | UFETCH_BLOCK/PC/Q_reg[20]/D               |   ^   | UFETCH_BLOCK/PC/n85                     | DFFR_X1   | 0.000 |   1.628 |    1.840 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.212 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.210 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.175 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.174 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.103 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.112 |   -0.100 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.060 |   0.172 |   -0.040 | 
     | UFETCH_BLOCK/PC/Q_reg[20]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.001 |   0.173 |   -0.039 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[1]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[1]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.174
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.840
- Arrival Time                  1.628
= Slack Time                    0.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.212 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.214 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.249 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.250 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.321 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.325 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.385 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.387 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.537 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.538 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.561 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.561 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.594 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.594 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.640 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.640 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.750 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.750 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.759 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.759 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.814 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.827 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.852 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.852 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.909 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.931 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.971 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.971 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.025 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.025 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.071 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.071 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.109 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.109 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.192 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.192 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.254 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.254 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.281 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.281 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.398 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.402 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.484 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.484 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.555 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.555 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.608 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.608 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.641 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.641 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.673 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.673 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.750 | 
     | UFETCH_BLOCK/MUXPREDICTION/U112/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.540 |    1.753 | 
     | UFETCH_BLOCK/MUXPREDICTION/U112/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n139         | AOI22_X1  | 0.031 |   1.571 |    1.784 | 
     | UFETCH_BLOCK/MUXPREDICTION/U96/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n139         | NAND2_X1  | 0.000 |   1.571 |    1.784 | 
     | UFETCH_BLOCK/MUXPREDICTION/U96/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[1]                  | NAND2_X1  | 0.020 |   1.591 |    1.803 | 
     | UFETCH_BLOCK/PC/U68/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[1]                  | NAND2_X1  | 0.000 |   1.591 |    1.803 | 
     | UFETCH_BLOCK/PC/U68/ZN                    |   v   | UFETCH_BLOCK/PC/n32                     | NAND2_X1  | 0.014 |   1.605 |    1.817 | 
     | UFETCH_BLOCK/PC/U67/A                     |   v   | UFETCH_BLOCK/PC/n32                     | OAI21_X1  | 0.000 |   1.605 |    1.817 | 
     | UFETCH_BLOCK/PC/U67/ZN                    |   ^   | UFETCH_BLOCK/PC/n66                     | OAI21_X1  | 0.023 |   1.628 |    1.840 | 
     | UFETCH_BLOCK/PC/Q_reg[1]/D                |   ^   | UFETCH_BLOCK/PC/n66                     | DFFR_X1   | 0.000 |   1.628 |    1.840 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.212 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.211 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.176 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.174 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.103 | 
     | clock__L3_I25/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.112 |   -0.101 | 
     | clock__L3_I25/Z             |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.060 |   0.172 |   -0.040 | 
     | UFETCH_BLOCK/PC/Q_reg[1]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.002 |   0.174 |   -0.039 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[21]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[21]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.176
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.843
- Arrival Time                  1.631
= Slack Time                    0.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.212 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.214 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.249 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.250 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.322 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.325 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.385 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.388 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.537 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.538 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.561 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.561 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.594 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.594 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.640 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.640 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.750 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.750 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.760 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.760 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.814 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.827 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.852 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.852 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.910 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.931 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.971 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.971 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.002 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.025 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.025 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.071 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.071 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.110 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.110 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.192 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.193 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.254 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.254 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.281 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.281 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.398 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.403 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.484 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.484 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.555 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.555 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.608 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.608 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.641 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.641 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.674 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.674 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.750 | 
     | UFETCH_BLOCK/MUXPREDICTION/U110/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.539 |    1.751 | 
     | UFETCH_BLOCK/MUXPREDICTION/U110/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n143         | AOI22_X1  | 0.030 |   1.569 |    1.782 | 
     | UFETCH_BLOCK/MUXPREDICTION/U100/A1        |   v   | UFETCH_BLOCK/MUXPREDICTION/n143         | NAND2_X1  | 0.000 |   1.569 |    1.782 | 
     | UFETCH_BLOCK/MUXPREDICTION/U100/ZN        |   ^   | UFETCH_BLOCK/PC_BUS[21]                 | NAND2_X1  | 0.023 |   1.592 |    1.805 | 
     | UFETCH_BLOCK/PC/U69/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[21]                 | NAND2_X1  | 0.000 |   1.592 |    1.805 | 
     | UFETCH_BLOCK/PC/U69/ZN                    |   v   | UFETCH_BLOCK/PC/n12                     | NAND2_X1  | 0.015 |   1.607 |    1.820 | 
     | UFETCH_BLOCK/PC/U51/A                     |   v   | UFETCH_BLOCK/PC/n12                     | OAI21_X1  | 0.000 |   1.607 |    1.820 | 
     | UFETCH_BLOCK/PC/U51/ZN                    |   ^   | UFETCH_BLOCK/PC/n86                     | OAI21_X1  | 0.023 |   1.631 |    1.843 | 
     | UFETCH_BLOCK/PC/Q_reg[21]/D               |   ^   | UFETCH_BLOCK/PC/n86                     | DFFR_X1   | 0.000 |   1.631 |    1.843 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.212 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.211 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.176 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.174 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.103 | 
     | clock__L3_I24/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.113 |   -0.099 | 
     | clock__L3_I24/Z              |   ^   | clock__L3_N24 | CLKBUF_X3 | 0.062 |   0.175 |   -0.037 | 
     | UFETCH_BLOCK/PC/Q_reg[21]/CK |   ^   | clock__L3_N24 | DFFR_X1   | 0.001 |   0.176 |   -0.036 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[5]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[5]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.175
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.842
- Arrival Time                  1.629
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.213 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.215 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.250 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.251 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.322 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.325 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.386 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.388 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.538 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.539 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.562 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.562 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.595 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.595 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.640 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.640 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.750 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.750 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.760 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.760 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.815 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.828 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.853 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.853 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.910 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.932 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.972 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.972 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.072 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.072 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.110 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.110 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.192 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.193 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.255 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.255 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.281 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.281 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.399 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.403 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.485 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.485 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.556 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.556 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.609 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.609 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.641 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.641 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.674 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.674 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.750 | 
     | UFETCH_BLOCK/MUXPREDICTION/U80/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.007 |   1.544 |    1.757 | 
     | UFETCH_BLOCK/MUXPREDICTION/U80/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n113         | AOI22_X1  | 0.030 |   1.574 |    1.787 | 
     | UFETCH_BLOCK/MUXPREDICTION/U81/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n113         | NAND2_X1  | 0.000 |   1.574 |    1.787 | 
     | UFETCH_BLOCK/MUXPREDICTION/U81/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[5]                  | NAND2_X1  | 0.020 |   1.594 |    1.807 | 
     | UFETCH_BLOCK/PC/U41/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[5]                  | NAND2_X1  | 0.000 |   1.594 |    1.807 | 
     | UFETCH_BLOCK/PC/U41/ZN                    |   v   | UFETCH_BLOCK/PC/n28                     | NAND2_X1  | 0.013 |   1.608 |    1.821 | 
     | UFETCH_BLOCK/PC/U42/A                     |   v   | UFETCH_BLOCK/PC/n28                     | OAI21_X1  | 0.000 |   1.608 |    1.821 | 
     | UFETCH_BLOCK/PC/U42/ZN                    |   ^   | UFETCH_BLOCK/PC/n70                     | OAI21_X1  | 0.021 |   1.629 |    1.842 | 
     | UFETCH_BLOCK/PC/Q_reg[5]/D                |   ^   | UFETCH_BLOCK/PC/n70                     | DFFR_X1   | 0.000 |   1.629 |    1.842 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.213 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.212 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.176 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.175 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.104 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.003 |   0.112 |   -0.101 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.062 |   0.174 |   -0.039 | 
     | UFETCH_BLOCK/PC/Q_reg[5]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.001 |   0.175 |   -0.038 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[8]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[8]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.175
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.842
- Arrival Time                  1.629
= Slack Time                    0.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.213 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.215 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.250 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.251 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.322 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.326 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.386 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.388 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.538 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.539 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.562 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.562 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.595 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.595 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.640 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.640 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.750 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.750 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.760 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.760 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.815 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.828 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.853 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.853 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.910 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.932 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.972 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.972 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.072 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.072 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.110 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.110 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.192 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.193 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.255 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.255 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.281 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.281 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.399 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.403 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.485 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.485 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.556 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.556 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.609 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.609 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.641 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.642 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.674 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.674 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.750 | 
     | UFETCH_BLOCK/MUXPREDICTION/U104/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.007 |   1.544 |    1.757 | 
     | UFETCH_BLOCK/MUXPREDICTION/U104/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n155         | AOI22_X1  | 0.030 |   1.574 |    1.787 | 
     | UFETCH_BLOCK/MUXPREDICTION/U102/A1        |   v   | UFETCH_BLOCK/MUXPREDICTION/n155         | NAND2_X1  | 0.000 |   1.574 |    1.787 | 
     | UFETCH_BLOCK/MUXPREDICTION/U102/ZN        |   ^   | UFETCH_BLOCK/PC_BUS[8]                  | NAND2_X1  | 0.020 |   1.594 |    1.807 | 
     | UFETCH_BLOCK/PC/U63/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[8]                  | NAND2_X1  | 0.000 |   1.594 |    1.807 | 
     | UFETCH_BLOCK/PC/U63/ZN                    |   v   | UFETCH_BLOCK/PC/n25                     | NAND2_X1  | 0.013 |   1.608 |    1.821 | 
     | UFETCH_BLOCK/PC/U62/A                     |   v   | UFETCH_BLOCK/PC/n25                     | OAI21_X1  | 0.000 |   1.608 |    1.821 | 
     | UFETCH_BLOCK/PC/U62/ZN                    |   ^   | UFETCH_BLOCK/PC/n73                     | OAI21_X1  | 0.021 |   1.629 |    1.842 | 
     | UFETCH_BLOCK/PC/Q_reg[8]/D                |   ^   | UFETCH_BLOCK/PC/n73                     | DFFR_X1   | 0.000 |   1.629 |    1.842 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.213 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.212 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.176 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.175 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.104 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.003 |   0.112 |   -0.101 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.062 |   0.174 |   -0.039 | 
     | UFETCH_BLOCK/PC/Q_reg[8]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.001 |   0.175 |   -0.039 | 
     +----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[3]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[3]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.175
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.842
- Arrival Time                  1.628
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.214 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.215 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.250 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.252 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.323 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.326 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.386 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.389 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.538 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.539 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.562 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.562 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.641 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.641 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.751 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.751 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.815 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.828 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.853 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.853 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.911 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.933 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.972 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.972 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.003 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.072 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.072 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.193 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.194 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.255 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.255 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.282 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.282 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.399 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.404 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.485 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.485 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.556 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.556 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.609 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.609 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.642 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.642 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.675 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.675 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.751 | 
     | UFETCH_BLOCK/MUXPREDICTION/U75/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.007 |   1.544 |    1.758 | 
     | UFETCH_BLOCK/MUXPREDICTION/U75/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n106         | AOI22_X1  | 0.030 |   1.574 |    1.788 | 
     | UFETCH_BLOCK/MUXPREDICTION/U76/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n106         | NAND2_X1  | 0.000 |   1.574 |    1.788 | 
     | UFETCH_BLOCK/MUXPREDICTION/U76/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[3]                  | NAND2_X1  | 0.020 |   1.594 |    1.807 | 
     | UFETCH_BLOCK/PC/U36/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[3]                  | NAND2_X1  | 0.000 |   1.594 |    1.807 | 
     | UFETCH_BLOCK/PC/U36/ZN                    |   v   | UFETCH_BLOCK/PC/n30                     | NAND2_X1  | 0.013 |   1.607 |    1.820 | 
     | UFETCH_BLOCK/PC/U37/A                     |   v   | UFETCH_BLOCK/PC/n30                     | OAI21_X1  | 0.000 |   1.607 |    1.820 | 
     | UFETCH_BLOCK/PC/U37/ZN                    |   ^   | UFETCH_BLOCK/PC/n68                     | OAI21_X1  | 0.021 |   1.628 |    1.842 | 
     | UFETCH_BLOCK/PC/Q_reg[3]/D                |   ^   | UFETCH_BLOCK/PC/n68                     | DFFR_X1   | 0.000 |   1.628 |    1.842 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.214 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.212 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.177 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.176 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.104 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.003 |   0.112 |   -0.101 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.062 |   0.174 |   -0.040 | 
     | UFETCH_BLOCK/PC/Q_reg[3]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.001 |   0.175 |   -0.039 | 
     +----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[10]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[10]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.174
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.841
- Arrival Time                  1.627
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.214 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.215 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.250 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.252 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.323 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.326 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.387 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.389 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.539 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.539 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.562 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.562 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.641 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.641 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.751 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.751 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.815 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.829 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.854 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.854 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.911 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.933 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.972 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.972 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.026 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.073 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.073 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.193 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.194 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.255 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.255 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.282 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.282 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.400 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.404 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.486 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.486 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.556 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.556 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.609 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.609 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.642 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.642 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.675 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.675 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.751 | 
     | UFETCH_BLOCK/MUXPREDICTION/U63/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.005 |   1.542 |    1.756 | 
     | UFETCH_BLOCK/MUXPREDICTION/U63/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n92          | AOI22_X1  | 0.031 |   1.573 |    1.787 | 
     | UFETCH_BLOCK/MUXPREDICTION/U50/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n92          | NAND2_X1  | 0.000 |   1.573 |    1.787 | 
     | UFETCH_BLOCK/MUXPREDICTION/U50/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[10]                 | NAND2_X1  | 0.020 |   1.593 |    1.807 | 
     | UFETCH_BLOCK/PC/U32/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[10]                 | NAND2_X1  | 0.000 |   1.593 |    1.807 | 
     | UFETCH_BLOCK/PC/U32/ZN                    |   v   | UFETCH_BLOCK/PC/n23                     | NAND2_X1  | 0.013 |   1.606 |    1.820 | 
     | UFETCH_BLOCK/PC/U14/A                     |   v   | UFETCH_BLOCK/PC/n23                     | OAI21_X1  | 0.000 |   1.606 |    1.820 | 
     | UFETCH_BLOCK/PC/U14/ZN                    |   ^   | UFETCH_BLOCK/PC/n75                     | OAI21_X1  | 0.021 |   1.627 |    1.841 | 
     | UFETCH_BLOCK/PC/Q_reg[10]/D               |   ^   | UFETCH_BLOCK/PC/n75                     | DFFR_X1   | 0.000 |   1.627 |    1.841 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.214 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.212 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.177 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.176 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.105 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.112 |   -0.102 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.060 |   0.172 |   -0.042 | 
     | UFETCH_BLOCK/PC/Q_reg[10]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.002 |   0.174 |   -0.040 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[9]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[9]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.176
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.843
- Arrival Time                  1.629
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.214 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.215 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.251 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.252 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.323 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.326 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.387 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.389 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.539 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.540 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.562 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.562 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.641 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.641 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.751 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.751 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.815 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.829 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.854 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.854 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.911 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.933 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.972 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.972 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.073 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.073 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.193 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.194 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.255 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.255 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.282 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.282 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.400 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.404 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.486 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.486 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.557 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.557 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.609 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.609 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.642 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.642 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.675 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.675 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.751 | 
     | UFETCH_BLOCK/MUXPREDICTION/U60/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.006 |   1.543 |    1.757 | 
     | UFETCH_BLOCK/MUXPREDICTION/U60/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n88          | AOI22_X1  | 0.031 |   1.574 |    1.788 | 
     | UFETCH_BLOCK/MUXPREDICTION/U61/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n88          | NAND2_X1  | 0.000 |   1.574 |    1.788 | 
     | UFETCH_BLOCK/MUXPREDICTION/U61/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[9]                  | NAND2_X1  | 0.020 |   1.594 |    1.808 | 
     | UFETCH_BLOCK/PC/U21/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[9]                  | NAND2_X1  | 0.000 |   1.594 |    1.808 | 
     | UFETCH_BLOCK/PC/U21/ZN                    |   v   | UFETCH_BLOCK/PC/n24                     | NAND2_X1  | 0.014 |   1.608 |    1.822 | 
     | UFETCH_BLOCK/PC/U22/A                     |   v   | UFETCH_BLOCK/PC/n24                     | OAI21_X1  | 0.000 |   1.608 |    1.822 | 
     | UFETCH_BLOCK/PC/U22/ZN                    |   ^   | UFETCH_BLOCK/PC/n74                     | OAI21_X1  | 0.021 |   1.629 |    1.843 | 
     | UFETCH_BLOCK/PC/Q_reg[9]/D                |   ^   | UFETCH_BLOCK/PC/n74                     | DFFR_X1   | 0.000 |   1.629 |    1.843 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.214 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.212 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.177 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.176 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.105 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.003 |   0.112 |   -0.101 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.062 |   0.174 |   -0.040 | 
     | UFETCH_BLOCK/PC/Q_reg[9]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.002 |   0.176 |   -0.038 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[6]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[6]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.175
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.842
- Arrival Time                  1.627
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.214 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.216 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.251 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.252 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.323 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.327 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.387 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.389 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.539 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.540 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.563 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.563 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.641 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.641 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.751 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.751 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.816 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.829 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.854 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.854 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.911 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.933 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.973 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.973 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.073 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.073 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.193 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.194 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.256 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.256 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.282 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.282 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.400 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.404 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.486 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.486 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.557 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.557 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.610 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.610 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.642 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.643 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.675 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.675 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.751 | 
     | UFETCH_BLOCK/MUXPREDICTION/U103/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.006 |   1.544 |    1.758 | 
     | UFETCH_BLOCK/MUXPREDICTION/U103/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n153         | AOI22_X1  | 0.030 |   1.574 |    1.788 | 
     | UFETCH_BLOCK/MUXPREDICTION/U94/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n153         | NAND2_X1  | 0.000 |   1.574 |    1.788 | 
     | UFETCH_BLOCK/MUXPREDICTION/U94/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[6]                  | NAND2_X1  | 0.020 |   1.593 |    1.808 | 
     | UFETCH_BLOCK/PC/U66/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[6]                  | NAND2_X1  | 0.000 |   1.593 |    1.808 | 
     | UFETCH_BLOCK/PC/U66/ZN                    |   v   | UFETCH_BLOCK/PC/n27                     | NAND2_X1  | 0.013 |   1.606 |    1.821 | 
     | UFETCH_BLOCK/PC/U65/A                     |   v   | UFETCH_BLOCK/PC/n27                     | OAI21_X1  | 0.000 |   1.606 |    1.821 | 
     | UFETCH_BLOCK/PC/U65/ZN                    |   ^   | UFETCH_BLOCK/PC/n71                     | OAI21_X1  | 0.021 |   1.627 |    1.842 | 
     | UFETCH_BLOCK/PC/Q_reg[6]/D                |   ^   | UFETCH_BLOCK/PC/n71                     | DFFR_X1   | 0.000 |   1.627 |    1.842 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.214 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.213 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.177 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.176 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.105 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.003 |   0.112 |   -0.102 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.062 |   0.174 |   -0.040 | 
     | UFETCH_BLOCK/PC/Q_reg[6]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.001 |   0.175 |   -0.040 | 
     +----------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[15]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[15]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.174
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.840
- Arrival Time                  1.626
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.214 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.216 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.251 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.252 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.323 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.327 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.387 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.389 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.539 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.540 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.563 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.563 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.642 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.642 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.752 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.752 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.816 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.829 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.854 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.854 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.911 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.933 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.973 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.973 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.073 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.073 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.194 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.194 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.256 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.256 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.283 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.283 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.400 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.404 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.486 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.486 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.557 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.557 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.610 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.610 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.643 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.643 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.675 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.675 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.752 | 
     | UFETCH_BLOCK/MUXPREDICTION/U56/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.541 |    1.755 | 
     | UFETCH_BLOCK/MUXPREDICTION/U56/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n82          | AOI22_X1  | 0.030 |   1.571 |    1.786 | 
     | UFETCH_BLOCK/MUXPREDICTION/U54/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n82          | NAND2_X1  | 0.000 |   1.571 |    1.786 | 
     | UFETCH_BLOCK/MUXPREDICTION/U54/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[15]                 | NAND2_X1  | 0.020 |   1.592 |    1.806 | 
     | UFETCH_BLOCK/PC/U19/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[15]                 | NAND2_X1  | 0.000 |   1.592 |    1.806 | 
     | UFETCH_BLOCK/PC/U19/ZN                    |   v   | UFETCH_BLOCK/PC/n18                     | NAND2_X1  | 0.013 |   1.605 |    1.819 | 
     | UFETCH_BLOCK/PC/U13/A                     |   v   | UFETCH_BLOCK/PC/n18                     | OAI21_X1  | 0.000 |   1.605 |    1.819 | 
     | UFETCH_BLOCK/PC/U13/ZN                    |   ^   | UFETCH_BLOCK/PC/n80                     | OAI21_X1  | 0.021 |   1.626 |    1.840 | 
     | UFETCH_BLOCK/PC/Q_reg[15]/D               |   ^   | UFETCH_BLOCK/PC/n80                     | DFFR_X1   | 0.000 |   1.626 |    1.840 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.214 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.213 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.178 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.176 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.105 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.112 |   -0.103 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.060 |   0.172 |   -0.042 | 
     | UFETCH_BLOCK/PC/Q_reg[15]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.002 |   0.174 |   -0.041 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[27]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[27]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.175
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.842
- Arrival Time                  1.628
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.214 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.216 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.251 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.252 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.323 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.327 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.387 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.389 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.539 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.540 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.563 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.563 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.642 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.642 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.752 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.752 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.761 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.816 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.829 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.854 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.854 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.911 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.933 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.973 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.973 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.073 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.073 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.111 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.194 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.194 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.256 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.256 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.283 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.283 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.400 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.404 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.486 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.486 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.557 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.557 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.610 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.610 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.643 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.643 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.675 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.675 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.752 | 
     | UFETCH_BLOCK/MUXPREDICTION/U70/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.542 |    1.756 | 
     | UFETCH_BLOCK/MUXPREDICTION/U70/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n100         | AOI22_X1  | 0.030 |   1.572 |    1.786 | 
     | UFETCH_BLOCK/MUXPREDICTION/U71/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n100         | NAND2_X1  | 0.000 |   1.572 |    1.786 | 
     | UFETCH_BLOCK/MUXPREDICTION/U71/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[27]                 | NAND2_X1  | 0.019 |   1.591 |    1.805 | 
     | UFETCH_BLOCK/PC/U28/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[27]                 | NAND2_X1  | 0.000 |   1.591 |    1.805 | 
     | UFETCH_BLOCK/PC/U28/ZN                    |   v   | UFETCH_BLOCK/PC/n6                      | NAND2_X1  | 0.014 |   1.605 |    1.819 | 
     | UFETCH_BLOCK/PC/U29/A                     |   v   | UFETCH_BLOCK/PC/n6                      | OAI21_X1  | 0.000 |   1.605 |    1.819 | 
     | UFETCH_BLOCK/PC/U29/ZN                    |   ^   | UFETCH_BLOCK/PC/n92                     | OAI21_X1  | 0.023 |   1.628 |    1.842 | 
     | UFETCH_BLOCK/PC/Q_reg[27]/D               |   ^   | UFETCH_BLOCK/PC/n92                     | DFFR_X1   | 0.000 |   1.628 |    1.842 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.214 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.213 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.178 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.176 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.105 | 
     | clock__L3_I34/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.113 |   -0.101 | 
     | clock__L3_I34/Z              |   ^   | clock__L3_N34 | CLKBUF_X3 | 0.060 |   0.174 |   -0.041 | 
     | UFETCH_BLOCK/PC/Q_reg[27]/CK |   ^   | clock__L3_N34 | DFFR_X1   | 0.002 |   0.175 |   -0.039 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[19]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[19]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.173
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.840
- Arrival Time                  1.626
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.214 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.216 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.251 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.252 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.324 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.327 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.387 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.390 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.539 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.540 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.563 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.563 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.596 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.642 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.642 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.752 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.752 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.762 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.762 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.816 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.829 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.854 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.854 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.912 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.933 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.973 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.973 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.004 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.027 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.073 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.073 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.112 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.112 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.194 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.195 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.256 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.256 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.283 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.283 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.400 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.405 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.486 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.486 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.557 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.557 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.610 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.610 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.643 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.643 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.676 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.676 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.752 | 
     | UFETCH_BLOCK/MUXPREDICTION/U84/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.540 |    1.755 | 
     | UFETCH_BLOCK/MUXPREDICTION/U84/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n117         | AOI22_X1  | 0.030 |   1.571 |    1.785 | 
     | UFETCH_BLOCK/MUXPREDICTION/U85/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n117         | NAND2_X1  | 0.000 |   1.571 |    1.785 | 
     | UFETCH_BLOCK/MUXPREDICTION/U85/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[19]                 | NAND2_X1  | 0.021 |   1.591 |    1.806 | 
     | UFETCH_BLOCK/PC/U44/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[19]                 | NAND2_X1  | 0.000 |   1.591 |    1.806 | 
     | UFETCH_BLOCK/PC/U44/ZN                    |   v   | UFETCH_BLOCK/PC/n14                     | NAND2_X1  | 0.013 |   1.605 |    1.819 | 
     | UFETCH_BLOCK/PC/U45/A                     |   v   | UFETCH_BLOCK/PC/n14                     | OAI21_X1  | 0.000 |   1.605 |    1.819 | 
     | UFETCH_BLOCK/PC/U45/ZN                    |   ^   | UFETCH_BLOCK/PC/n84                     | OAI21_X1  | 0.021 |   1.626 |    1.840 | 
     | UFETCH_BLOCK/PC/Q_reg[19]/D               |   ^   | UFETCH_BLOCK/PC/n84                     | DFFR_X1   | 0.000 |   1.626 |    1.840 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.214 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.213 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.178 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.176 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.105 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.112 |   -0.103 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.060 |   0.172 |   -0.042 | 
     | UFETCH_BLOCK/PC/Q_reg[19]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.001 |   0.173 |   -0.041 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[14]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[14]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.174
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.841
- Arrival Time                  1.626
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.215 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.216 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.252 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.253 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.324 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.327 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.388 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.390 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.540 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.541 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.564 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.564 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.597 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.597 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.642 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.642 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.752 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.752 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.762 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.762 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.816 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.830 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.855 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.855 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.912 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.934 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.973 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.973 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.005 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.005 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.028 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.028 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.074 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.074 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.112 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.112 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.194 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.195 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.256 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.256 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.283 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.283 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.401 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.405 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.487 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.487 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.558 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.558 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.611 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.611 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.643 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.643 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.676 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.676 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.752 | 
     | UFETCH_BLOCK/MUXPREDICTION/U59/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.541 |    1.756 | 
     | UFETCH_BLOCK/MUXPREDICTION/U59/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n86          | AOI22_X1  | 0.030 |   1.571 |    1.786 | 
     | UFETCH_BLOCK/MUXPREDICTION/U51/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n86          | NAND2_X1  | 0.000 |   1.571 |    1.786 | 
     | UFETCH_BLOCK/MUXPREDICTION/U51/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[14]                 | NAND2_X1  | 0.020 |   1.591 |    1.806 | 
     | UFETCH_BLOCK/PC/U27/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[14]                 | NAND2_X1  | 0.000 |   1.591 |    1.806 | 
     | UFETCH_BLOCK/PC/U27/ZN                    |   v   | UFETCH_BLOCK/PC/n19                     | NAND2_X1  | 0.013 |   1.605 |    1.820 | 
     | UFETCH_BLOCK/PC/U16/A                     |   v   | UFETCH_BLOCK/PC/n19                     | OAI21_X1  | 0.000 |   1.605 |    1.820 | 
     | UFETCH_BLOCK/PC/U16/ZN                    |   ^   | UFETCH_BLOCK/PC/n79                     | OAI21_X1  | 0.021 |   1.626 |    1.841 | 
     | UFETCH_BLOCK/PC/Q_reg[14]/D               |   ^   | UFETCH_BLOCK/PC/n79                     | DFFR_X1   | 0.000 |   1.626 |    1.841 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.215 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.213 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.178 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.177 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.106 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.112 |   -0.103 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.060 |   0.172 |   -0.043 | 
     | UFETCH_BLOCK/PC/Q_reg[14]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.002 |   0.174 |   -0.041 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[18]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[18]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.173
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.840
- Arrival Time                  1.625
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.215 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.217 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.252 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.253 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.324 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.328 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.388 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.390 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.540 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.541 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.564 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.564 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.597 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.597 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.643 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.643 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.753 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.753 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.762 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.762 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.817 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.830 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.855 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.855 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.912 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.934 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.974 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.974 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.005 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.005 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.028 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.028 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.074 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.074 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.112 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.112 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.195 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.195 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.257 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.257 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.284 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.284 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.401 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.405 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.487 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.487 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.558 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.558 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.611 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.611 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.644 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.644 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.676 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.676 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.753 | 
     | UFETCH_BLOCK/MUXPREDICTION/U72/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.541 |    1.756 | 
     | UFETCH_BLOCK/MUXPREDICTION/U72/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n102         | AOI22_X1  | 0.031 |   1.571 |    1.786 | 
     | UFETCH_BLOCK/MUXPREDICTION/U53/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n102         | NAND2_X1  | 0.000 |   1.571 |    1.786 | 
     | UFETCH_BLOCK/MUXPREDICTION/U53/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[18]                 | NAND2_X1  | 0.019 |   1.591 |    1.806 | 
     | UFETCH_BLOCK/PC/U33/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[18]                 | NAND2_X1  | 0.000 |   1.591 |    1.806 | 
     | UFETCH_BLOCK/PC/U33/ZN                    |   v   | UFETCH_BLOCK/PC/n15                     | NAND2_X1  | 0.013 |   1.603 |    1.819 | 
     | UFETCH_BLOCK/PC/U15/A                     |   v   | UFETCH_BLOCK/PC/n15                     | OAI21_X1  | 0.000 |   1.603 |    1.819 | 
     | UFETCH_BLOCK/PC/U15/ZN                    |   ^   | UFETCH_BLOCK/PC/n83                     | OAI21_X1  | 0.021 |   1.625 |    1.840 | 
     | UFETCH_BLOCK/PC/Q_reg[18]/D               |   ^   | UFETCH_BLOCK/PC/n83                     | DFFR_X1   | 0.000 |   1.625 |    1.840 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.215 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.214 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.179 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.177 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.106 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.112 |   -0.104 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.060 |   0.172 |   -0.043 | 
     | UFETCH_BLOCK/PC/Q_reg[18]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.001 |   0.173 |   -0.042 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[7]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[7]/D  (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.176
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.843
- Arrival Time                  1.628
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.215 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.217 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.252 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.253 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.325 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.328 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.388 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.390 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.540 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.541 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.564 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.564 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.597 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.597 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.643 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.643 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.753 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.753 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.763 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.763 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.817 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.830 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.855 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.855 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.912 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.934 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.974 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.974 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.005 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.005 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.028 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.028 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.074 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.074 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.113 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.113 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.195 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.196 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.257 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.257 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.284 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.284 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.401 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.406 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.487 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.487 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.558 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.558 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.611 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.611 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.644 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.644 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.676 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.676 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.753 | 
     | UFETCH_BLOCK/MUXPREDICTION/U64/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.005 |   1.542 |    1.758 | 
     | UFETCH_BLOCK/MUXPREDICTION/U64/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n94          | AOI22_X1  | 0.030 |   1.572 |    1.788 | 
     | UFETCH_BLOCK/MUXPREDICTION/U65/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n94          | NAND2_X1  | 0.000 |   1.572 |    1.788 | 
     | UFETCH_BLOCK/MUXPREDICTION/U65/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[7]                  | NAND2_X1  | 0.021 |   1.593 |    1.809 | 
     | UFETCH_BLOCK/PC/U25/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[7]                  | NAND2_X1  | 0.000 |   1.593 |    1.809 | 
     | UFETCH_BLOCK/PC/U25/ZN                    |   v   | UFETCH_BLOCK/PC/n26                     | NAND2_X1  | 0.013 |   1.607 |    1.822 | 
     | UFETCH_BLOCK/PC/U26/A                     |   v   | UFETCH_BLOCK/PC/n26                     | OAI21_X1  | 0.000 |   1.607 |    1.822 | 
     | UFETCH_BLOCK/PC/U26/ZN                    |   ^   | UFETCH_BLOCK/PC/n72                     | OAI21_X1  | 0.021 |   1.628 |    1.843 | 
     | UFETCH_BLOCK/PC/Q_reg[7]/D                |   ^   | UFETCH_BLOCK/PC/n72                     | DFFR_X1   | 0.000 |   1.628 |    1.843 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                             |       |               |           |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                       |   ^   | clock         |           |       |   0.000 |   -0.215 | 
     | clock__L1_I0/A              |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.214 | 
     | clock__L1_I0/Z              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.179 | 
     | clock__L2_I1/A              |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.177 | 
     | clock__L2_I1/Z              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.106 | 
     | clock__L3_I33/A             |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.003 |   0.112 |   -0.103 | 
     | clock__L3_I33/Z             |   ^   | clock__L3_N33 | CLKBUF_X3 | 0.062 |   0.174 |   -0.041 | 
     | UFETCH_BLOCK/PC/Q_reg[7]/CK |   ^   | clock__L3_N33 | DFFR_X1   | 0.002 |   0.176 |   -0.039 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[22]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[22]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.176
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.842
- Arrival Time                  1.627
= Slack Time                    0.215
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.215 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.217 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.252 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.253 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.325 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.328 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.388 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.391 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.540 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.541 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.564 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.564 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.597 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.597 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.643 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.643 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.753 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.753 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.763 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.763 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.817 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.830 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.855 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.855 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.913 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.934 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.974 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.974 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.005 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.005 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.028 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.028 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.074 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.074 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.113 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.113 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.195 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.196 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.257 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.257 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.284 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.284 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.401 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.406 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.487 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.487 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.558 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.558 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.611 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.611 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.644 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.644 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.676 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.676 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.753 | 
     | UFETCH_BLOCK/MUXPREDICTION/U82/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.540 |    1.755 | 
     | UFETCH_BLOCK/MUXPREDICTION/U82/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n115         | AOI22_X1  | 0.030 |   1.570 |    1.785 | 
     | UFETCH_BLOCK/MUXPREDICTION/U83/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n115         | NAND2_X1  | 0.000 |   1.570 |    1.785 | 
     | UFETCH_BLOCK/MUXPREDICTION/U83/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[22]                 | NAND2_X1  | 0.022 |   1.592 |    1.807 | 
     | UFETCH_BLOCK/PC/U46/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[22]                 | NAND2_X1  | 0.000 |   1.592 |    1.807 | 
     | UFETCH_BLOCK/PC/U46/ZN                    |   v   | UFETCH_BLOCK/PC/n11                     | NAND2_X1  | 0.013 |   1.605 |    1.821 | 
     | UFETCH_BLOCK/PC/U47/A                     |   v   | UFETCH_BLOCK/PC/n11                     | OAI21_X1  | 0.000 |   1.605 |    1.821 | 
     | UFETCH_BLOCK/PC/U47/ZN                    |   ^   | UFETCH_BLOCK/PC/n87                     | OAI21_X1  | 0.022 |   1.627 |    1.842 | 
     | UFETCH_BLOCK/PC/Q_reg[22]/D               |   ^   | UFETCH_BLOCK/PC/n87                     | DFFR_X1   | 0.000 |   1.627 |    1.842 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.215 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.214 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.179 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.177 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.106 | 
     | clock__L3_I24/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.113 |   -0.102 | 
     | clock__L3_I24/Z              |   ^   | clock__L3_N24 | CLKBUF_X3 | 0.062 |   0.175 |   -0.040 | 
     | UFETCH_BLOCK/PC/Q_reg[22]/CK |   ^   | clock__L3_N24 | DFFR_X1   | 0.001 |   0.176 |   -0.040 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[16]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[16]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.173
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.840
- Arrival Time                  1.624
= Slack Time                    0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.216 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.217 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.252 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.254 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.325 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.328 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.389 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.391 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.541 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.541 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.564 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.564 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.598 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.598 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.643 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.643 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.753 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.753 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.763 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.763 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.817 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.831 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.855 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.855 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.913 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.935 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.974 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.974 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.006 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.006 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.028 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.028 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.113 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.113 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.195 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.196 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.257 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.257 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.284 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.284 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.402 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.406 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.488 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.488 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.558 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.558 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.611 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.611 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.644 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.644 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.677 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.677 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.753 | 
     | UFETCH_BLOCK/MUXPREDICTION/U79/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.002 |   1.539 |    1.755 | 
     | UFETCH_BLOCK/MUXPREDICTION/U79/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n111         | AOI22_X1  | 0.030 |   1.569 |    1.785 | 
     | UFETCH_BLOCK/MUXPREDICTION/U52/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n111         | NAND2_X1  | 0.000 |   1.569 |    1.785 | 
     | UFETCH_BLOCK/MUXPREDICTION/U52/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[16]                 | NAND2_X1  | 0.020 |   1.589 |    1.805 | 
     | UFETCH_BLOCK/PC/U40/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[16]                 | NAND2_X1  | 0.000 |   1.589 |    1.805 | 
     | UFETCH_BLOCK/PC/U40/ZN                    |   v   | UFETCH_BLOCK/PC/n17                     | NAND2_X1  | 0.013 |   1.602 |    1.818 | 
     | UFETCH_BLOCK/PC/U17/A                     |   v   | UFETCH_BLOCK/PC/n17                     | OAI21_X1  | 0.000 |   1.602 |    1.818 | 
     | UFETCH_BLOCK/PC/U17/ZN                    |   ^   | UFETCH_BLOCK/PC/n81                     | OAI21_X1  | 0.022 |   1.624 |    1.840 | 
     | UFETCH_BLOCK/PC/Q_reg[16]/D               |   ^   | UFETCH_BLOCK/PC/n81                     | DFFR_X1   | 0.000 |   1.624 |    1.840 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.216 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.214 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.179 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.178 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.107 | 
     | clock__L3_I25/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.002 |   0.112 |   -0.104 | 
     | clock__L3_I25/Z              |   ^   | clock__L3_N25 | CLKBUF_X3 | 0.060 |   0.172 |   -0.044 | 
     | UFETCH_BLOCK/PC/Q_reg[16]/CK |   ^   | clock__L3_N25 | DFFR_X1   | 0.001 |   0.173 |   -0.043 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[26]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[26]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.178
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.845
- Arrival Time                  1.628
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.217 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.218 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.253 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.255 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.326 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.329 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.389 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.392 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.541 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.542 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.565 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.565 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.599 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.599 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.644 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.644 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.754 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.754 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.764 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.764 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.818 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.831 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.856 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.856 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.914 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.936 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.975 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.975 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.006 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.006 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.029 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.029 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.075 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.196 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.197 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.258 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.258 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.285 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.285 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.402 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.407 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.488 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.488 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.559 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.559 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.612 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.612 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.645 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.645 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.678 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.678 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.754 | 
     | UFETCH_BLOCK/MUXPREDICTION/U68/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.541 |    1.758 | 
     | UFETCH_BLOCK/MUXPREDICTION/U68/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n98          | AOI22_X1  | 0.031 |   1.572 |    1.789 | 
     | UFETCH_BLOCK/MUXPREDICTION/U69/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n98          | NAND2_X1  | 0.000 |   1.572 |    1.789 | 
     | UFETCH_BLOCK/MUXPREDICTION/U69/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[26]                 | NAND2_X1  | 0.019 |   1.592 |    1.808 | 
     | UFETCH_BLOCK/PC/U23/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[26]                 | NAND2_X1  | 0.000 |   1.592 |    1.808 | 
     | UFETCH_BLOCK/PC/U23/ZN                    |   v   | UFETCH_BLOCK/PC/n7                      | NAND2_X1  | 0.014 |   1.605 |    1.822 | 
     | UFETCH_BLOCK/PC/U24/A                     |   v   | UFETCH_BLOCK/PC/n7                      | OAI21_X1  | 0.000 |   1.605 |    1.822 | 
     | UFETCH_BLOCK/PC/U24/ZN                    |   ^   | UFETCH_BLOCK/PC/n91                     | OAI21_X1  | 0.023 |   1.628 |    1.845 | 
     | UFETCH_BLOCK/PC/Q_reg[26]/D               |   ^   | UFETCH_BLOCK/PC/n91                     | DFFR_X1   | 0.000 |   1.628 |    1.845 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.217 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.215 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.180 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.179 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.107 | 
     | clock__L3_I26/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.114 |   -0.103 | 
     | clock__L3_I26/Z              |   ^   | clock__L3_N26 | CLKBUF_X3 | 0.061 |   0.175 |   -0.042 | 
     | UFETCH_BLOCK/PC/Q_reg[26]/CK |   ^   | clock__L3_N26 | DFFR_X1   | 0.004 |   0.178 |   -0.039 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[29]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[29]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.175
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.842
- Arrival Time                  1.625
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.217 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.218 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.254 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.255 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.326 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.329 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.390 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.392 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.542 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.543 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.565 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.565 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.599 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.599 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.644 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.644 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.754 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.754 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.764 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.764 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.818 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.832 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.857 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.857 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.914 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.936 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.975 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.975 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.007 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.007 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.076 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.076 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.196 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.197 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.258 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.258 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.285 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.285 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.403 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.407 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.489 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.489 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.559 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.559 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.612 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.612 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.645 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.645 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.678 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.678 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.754 | 
     | UFETCH_BLOCK/MUXPREDICTION/U73/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.542 |    1.758 | 
     | UFETCH_BLOCK/MUXPREDICTION/U73/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n104         | AOI22_X1  | 0.030 |   1.572 |    1.788 | 
     | UFETCH_BLOCK/MUXPREDICTION/U74/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n104         | NAND2_X1  | 0.000 |   1.572 |    1.788 | 
     | UFETCH_BLOCK/MUXPREDICTION/U74/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[29]                 | NAND2_X1  | 0.020 |   1.591 |    1.808 | 
     | UFETCH_BLOCK/PC/U30/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[29]                 | NAND2_X1  | 0.000 |   1.591 |    1.808 | 
     | UFETCH_BLOCK/PC/U30/ZN                    |   v   | UFETCH_BLOCK/PC/n4                      | NAND2_X1  | 0.013 |   1.604 |    1.821 | 
     | UFETCH_BLOCK/PC/U31/A                     |   v   | UFETCH_BLOCK/PC/n4                      | OAI21_X1  | 0.000 |   1.604 |    1.821 | 
     | UFETCH_BLOCK/PC/U31/ZN                    |   ^   | UFETCH_BLOCK/PC/n94                     | OAI21_X1  | 0.021 |   1.625 |    1.842 | 
     | UFETCH_BLOCK/PC/Q_reg[29]/D               |   ^   | UFETCH_BLOCK/PC/n94                     | DFFR_X1   | 0.000 |   1.625 |    1.842 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.217 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.215 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.180 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.179 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.108 | 
     | clock__L3_I34/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.113 |   -0.103 | 
     | clock__L3_I34/Z              |   ^   | clock__L3_N34 | CLKBUF_X3 | 0.060 |   0.174 |   -0.043 | 
     | UFETCH_BLOCK/PC/Q_reg[29]/CK |   ^   | clock__L3_N34 | DFFR_X1   | 0.002 |   0.175 |   -0.042 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[25]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[25]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.178
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.845
- Arrival Time                  1.628
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.217 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.219 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.254 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.255 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.326 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.329 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.390 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.392 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.542 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.543 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.566 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.566 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.599 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.599 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.644 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.644 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.754 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.754 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.764 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.764 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.819 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.832 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.857 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.857 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.914 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.936 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.976 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.976 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.007 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.007 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.076 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.076 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.196 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.197 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.259 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.259 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.285 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.285 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.403 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.407 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.489 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.489 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.560 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.560 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.613 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.613 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.645 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.646 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.678 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.678 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.754 | 
     | UFETCH_BLOCK/MUXPREDICTION/U108/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.541 |    1.758 | 
     | UFETCH_BLOCK/MUXPREDICTION/U108/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n147         | AOI22_X1  | 0.031 |   1.572 |    1.789 | 
     | UFETCH_BLOCK/MUXPREDICTION/U97/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n147         | NAND2_X1  | 0.000 |   1.572 |    1.789 | 
     | UFETCH_BLOCK/MUXPREDICTION/U97/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[25]                 | NAND2_X1  | 0.019 |   1.591 |    1.808 | 
     | UFETCH_BLOCK/PC/U59/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[25]                 | NAND2_X1  | 0.000 |   1.591 |    1.808 | 
     | UFETCH_BLOCK/PC/U59/ZN                    |   v   | UFETCH_BLOCK/PC/n8                      | NAND2_X1  | 0.014 |   1.605 |    1.822 | 
     | UFETCH_BLOCK/PC/U58/A                     |   v   | UFETCH_BLOCK/PC/n8                      | OAI21_X1  | 0.000 |   1.605 |    1.822 | 
     | UFETCH_BLOCK/PC/U58/ZN                    |   ^   | UFETCH_BLOCK/PC/n90                     | OAI21_X1  | 0.023 |   1.628 |    1.845 | 
     | UFETCH_BLOCK/PC/Q_reg[25]/D               |   ^   | UFETCH_BLOCK/PC/n90                     | DFFR_X1   | 0.000 |   1.628 |    1.845 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.217 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.216 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.180 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.179 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.108 | 
     | clock__L3_I26/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.114 |   -0.103 | 
     | clock__L3_I26/Z              |   ^   | clock__L3_N26 | CLKBUF_X3 | 0.061 |   0.175 |   -0.043 | 
     | UFETCH_BLOCK/PC/Q_reg[25]/CK |   ^   | clock__L3_N26 | DFFR_X1   | 0.004 |   0.178 |   -0.039 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[30]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[30]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.178
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.845
- Arrival Time                  1.628
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.217 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.219 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.254 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.255 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.326 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.329 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.390 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.392 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.542 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.543 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.566 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.566 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.599 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.599 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.644 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.644 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.754 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.754 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.764 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.764 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.819 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.832 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.857 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.857 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.914 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.936 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.976 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.976 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.007 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.007 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.076 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.076 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.196 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.197 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.259 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.259 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.285 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.285 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.403 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.407 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.489 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.489 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.560 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.560 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.613 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.613 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.645 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.646 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.678 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.678 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.754 | 
     | UFETCH_BLOCK/MUXPREDICTION/U106/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.542 |    1.759 | 
     | UFETCH_BLOCK/MUXPREDICTION/U106/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n151         | AOI22_X1  | 0.030 |   1.572 |    1.789 | 
     | UFETCH_BLOCK/MUXPREDICTION/U92/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n151         | NAND2_X1  | 0.000 |   1.572 |    1.789 | 
     | UFETCH_BLOCK/MUXPREDICTION/U92/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[30]                 | NAND2_X1  | 0.019 |   1.591 |    1.808 | 
     | UFETCH_BLOCK/PC/U55/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[30]                 | NAND2_X1  | 0.000 |   1.591 |    1.808 | 
     | UFETCH_BLOCK/PC/U55/ZN                    |   v   | UFETCH_BLOCK/PC/n3                      | NAND2_X1  | 0.014 |   1.605 |    1.822 | 
     | UFETCH_BLOCK/PC/U54/A                     |   v   | UFETCH_BLOCK/PC/n3                      | OAI21_X1  | 0.000 |   1.605 |    1.822 | 
     | UFETCH_BLOCK/PC/U54/ZN                    |   ^   | UFETCH_BLOCK/PC/n95                     | OAI21_X1  | 0.023 |   1.628 |    1.845 | 
     | UFETCH_BLOCK/PC/Q_reg[30]/D               |   ^   | UFETCH_BLOCK/PC/n95                     | DFFR_X1   | 0.000 |   1.628 |    1.845 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.217 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.216 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.180 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.179 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.108 | 
     | clock__L3_I26/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.114 |   -0.103 | 
     | clock__L3_I26/Z              |   ^   | clock__L3_N26 | CLKBUF_X3 | 0.061 |   0.175 |   -0.043 | 
     | UFETCH_BLOCK/PC/Q_reg[30]/CK |   ^   | clock__L3_N26 | DFFR_X1   | 0.003 |   0.178 |   -0.039 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[28]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[28]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.178
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.845
- Arrival Time                  1.628
= Slack Time                    0.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.217 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.219 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.254 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.255 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.326 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.330 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.390 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.392 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.542 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.543 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.566 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.566 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.599 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.599 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.644 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.644 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.754 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.754 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.764 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.764 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.819 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.832 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.857 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.857 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.914 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.936 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.976 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.976 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.007 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.007 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.030 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.076 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.076 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.114 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.196 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.197 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.259 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.259 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.285 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.285 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.403 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.407 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.489 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.489 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.560 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.560 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.613 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.613 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.646 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.646 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.678 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.678 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.754 | 
     | UFETCH_BLOCK/MUXPREDICTION/U105/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.542 |    1.759 | 
     | UFETCH_BLOCK/MUXPREDICTION/U105/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n149         | AOI22_X1  | 0.030 |   1.572 |    1.789 | 
     | UFETCH_BLOCK/MUXPREDICTION/U93/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n149         | NAND2_X1  | 0.000 |   1.572 |    1.789 | 
     | UFETCH_BLOCK/MUXPREDICTION/U93/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[28]                 | NAND2_X1  | 0.019 |   1.591 |    1.808 | 
     | UFETCH_BLOCK/PC/U53/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[28]                 | NAND2_X1  | 0.000 |   1.591 |    1.808 | 
     | UFETCH_BLOCK/PC/U53/ZN                    |   v   | UFETCH_BLOCK/PC/n5                      | NAND2_X1  | 0.014 |   1.605 |    1.822 | 
     | UFETCH_BLOCK/PC/U52/A                     |   v   | UFETCH_BLOCK/PC/n5                      | OAI21_X1  | 0.000 |   1.605 |    1.822 | 
     | UFETCH_BLOCK/PC/U52/ZN                    |   ^   | UFETCH_BLOCK/PC/n93                     | OAI21_X1  | 0.023 |   1.628 |    1.845 | 
     | UFETCH_BLOCK/PC/Q_reg[28]/D               |   ^   | UFETCH_BLOCK/PC/n93                     | DFFR_X1   | 0.000 |   1.628 |    1.845 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.217 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.216 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.180 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.179 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.108 | 
     | clock__L3_I26/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.114 |   -0.104 | 
     | clock__L3_I26/Z              |   ^   | clock__L3_N26 | CLKBUF_X3 | 0.061 |   0.175 |   -0.043 | 
     | UFETCH_BLOCK/PC/Q_reg[28]/CK |   ^   | clock__L3_N26 | DFFR_X1   | 0.003 |   0.178 |   -0.040 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[17]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[17]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.176
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.843
- Arrival Time                  1.625
= Slack Time                    0.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.218 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.002 |    0.219 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.255 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.256 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.327 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.330 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.391 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.393 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.543 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.544 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.567 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.567 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.600 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.600 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.645 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.645 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.755 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.755 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.765 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.765 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.602 |    0.819 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.833 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.858 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.858 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.915 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.937 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.759 |    0.976 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.759 |    0.976 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.008 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.008 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.031 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.031 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.077 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.077 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.115 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.115 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.197 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.198 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.259 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.259 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.286 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.286 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.404 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.408 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.490 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.490 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.561 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.561 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.614 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.614 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.646 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.646 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.679 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.679 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.755 | 
     | UFETCH_BLOCK/MUXPREDICTION/U88/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.003 |   1.540 |    1.758 | 
     | UFETCH_BLOCK/MUXPREDICTION/U88/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n121         | AOI22_X1  | 0.031 |   1.571 |    1.789 | 
     | UFETCH_BLOCK/MUXPREDICTION/U49/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n121         | NAND2_X1  | 0.000 |   1.571 |    1.789 | 
     | UFETCH_BLOCK/MUXPREDICTION/U49/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[17]                 | NAND2_X1  | 0.020 |   1.590 |    1.808 | 
     | UFETCH_BLOCK/PC/U43/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[17]                 | NAND2_X1  | 0.000 |   1.590 |    1.808 | 
     | UFETCH_BLOCK/PC/U43/ZN                    |   v   | UFETCH_BLOCK/PC/n16                     | NAND2_X1  | 0.014 |   1.604 |    1.822 | 
     | UFETCH_BLOCK/PC/U18/A                     |   v   | UFETCH_BLOCK/PC/n16                     | OAI21_X1  | 0.000 |   1.604 |    1.822 | 
     | UFETCH_BLOCK/PC/U18/ZN                    |   ^   | UFETCH_BLOCK/PC/n82                     | OAI21_X1  | 0.021 |   1.625 |    1.843 | 
     | UFETCH_BLOCK/PC/Q_reg[17]/D               |   ^   | UFETCH_BLOCK/PC/n82                     | DFFR_X1   | 0.000 |   1.625 |    1.843 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.218 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.216 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.181 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.180 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.109 | 
     | clock__L3_I24/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.113 |   -0.105 | 
     | clock__L3_I24/Z              |   ^   | clock__L3_N24 | CLKBUF_X3 | 0.062 |   0.175 |   -0.043 | 
     | UFETCH_BLOCK/PC/Q_reg[17]/CK |   ^   | clock__L3_N24 | DFFR_X1   | 0.001 |   0.176 |   -0.042 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[31]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[31]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.178
- Setup                         0.030
+ Phase Shift                   1.700
= Required Time                 1.847
- Arrival Time                  1.628
= Slack Time                    0.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.219 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.220 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.256 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.257 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.328 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.331 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.392 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.394 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.544 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.545 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.567 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.567 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.601 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.601 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.646 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.646 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.756 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.756 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.766 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.766 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.820 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.834 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.859 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.859 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.916 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.938 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.977 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.977 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.009 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.009 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.032 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.032 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.078 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.078 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.116 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.116 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.198 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.199 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.260 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.260 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.287 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.287 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.405 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.409 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.491 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.491 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.562 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.562 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.614 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.614 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.647 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.647 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.680 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.680 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.756 | 
     | UFETCH_BLOCK/MUXPREDICTION/U57/B1         |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.541 |    1.760 | 
     | UFETCH_BLOCK/MUXPREDICTION/U57/ZN         |   v   | UFETCH_BLOCK/MUXPREDICTION/n84          | AOI22_X1  | 0.031 |   1.573 |    1.792 | 
     | UFETCH_BLOCK/MUXPREDICTION/U55/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n84          | NAND2_X1  | 0.000 |   1.573 |    1.792 | 
     | UFETCH_BLOCK/MUXPREDICTION/U55/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[31]                 | NAND2_X1  | 0.021 |   1.593 |    1.812 | 
     | UFETCH_BLOCK/PC/U20/A2                    |   ^   | UFETCH_BLOCK/PC_BUS[31]                 | NAND2_X1  | 0.000 |   1.593 |    1.812 | 
     | UFETCH_BLOCK/PC/U20/ZN                    |   v   | UFETCH_BLOCK/PC/n2                      | NAND2_X1  | 0.015 |   1.608 |    1.827 | 
     | UFETCH_BLOCK/PC/U8/A2                     |   v   | UFETCH_BLOCK/PC/n2                      | NAND2_X1  | 0.000 |   1.608 |    1.827 | 
     | UFETCH_BLOCK/PC/U8/ZN                     |   ^   | UFETCH_BLOCK/PC/n97                     | NAND2_X1  | 0.020 |   1.628 |    1.847 | 
     | UFETCH_BLOCK/PC/Q_reg[31]/D               |   ^   | UFETCH_BLOCK/PC/n97                     | DFFR_X1   | 0.000 |   1.628 |    1.847 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.219 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.217 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.182 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.181 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.110 | 
     | clock__L3_I26/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.114 |   -0.105 | 
     | clock__L3_I26/Z              |   ^   | clock__L3_N26 | CLKBUF_X3 | 0.061 |   0.175 |   -0.044 | 
     | UFETCH_BLOCK/PC/Q_reg[31]/CK |   ^   | clock__L3_N26 | DFFR_X1   | 0.003 |   0.178 |   -0.041 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin UFETCH_BLOCK/PC/Q_reg[24]/CK 
Endpoint:   UFETCH_BLOCK/PC/Q_reg[24]/D (^) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.178
- Setup                         0.033
+ Phase Shift                   1.700
= Required Time                 1.845
- Arrival Time                  1.625
= Slack Time                    0.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                         |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-----------------------------------------+-----------+-------+---------+----------| 
     | clock                                     |   ^   | clock                                   |           |       |   0.000 |    0.220 | 
     | clock__L1_I0/A                            |   ^   | clock                                   | CLKBUF_X3 | 0.002 |   0.001 |    0.222 | 
     | clock__L1_I0/Z                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.035 |   0.037 |    0.257 | 
     | clock__L2_I1/A                            |   ^   | clock__L1_N0                            | CLKBUF_X3 | 0.001 |   0.038 |    0.258 | 
     | clock__L2_I1/Z                            |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.071 |   0.109 |    0.330 | 
     | clock__L3_I23/A                           |   ^   | clock__L2_N1                            | CLKBUF_X3 | 0.003 |   0.112 |    0.333 | 
     | clock__L3_I23/Z                           |   ^   | clock__L3_N23                           | CLKBUF_X3 | 0.060 |   0.173 |    0.393 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK              |   ^   | clock__L3_N23                           | DFFR_X2   | 0.002 |   0.175 |    0.396 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q               |   ^   | D22D3[1]                                | DFFR_X2   | 0.150 |   0.325 |    0.545 | 
     | UFW_LOGIC/U20/A                           |   ^   | D22D3[1]                                | INV_X1    | 0.001 |   0.326 |    0.546 | 
     | UFW_LOGIC/U20/ZN                          |   v   | UFW_LOGIC/n94                           | INV_X1    | 0.023 |   0.349 |    0.569 | 
     | UFW_LOGIC/U76/A1                          |   v   | UFW_LOGIC/n94                           | AOI22_X1  | 0.000 |   0.349 |    0.569 | 
     | UFW_LOGIC/U76/ZN                          |   ^   | UFW_LOGIC/n48                           | AOI22_X1  | 0.033 |   0.382 |    0.602 | 
     | UFW_LOGIC/U21/A                           |   ^   | UFW_LOGIC/n48                           | OAI221_X1 | 0.000 |   0.382 |    0.602 | 
     | UFW_LOGIC/U21/ZN                          |   v   | UFW_LOGIC/n47                           | OAI221_X1 | 0.045 |   0.427 |    0.648 | 
     | UFW_LOGIC/U46/A4                          |   v   | UFW_LOGIC/n47                           | NOR4_X2   | 0.000 |   0.427 |    0.648 | 
     | UFW_LOGIC/U46/ZN                          |   ^   | dummy_S_FWAdec[0]                       | NOR4_X2   | 0.110 |   0.537 |    0.758 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1                |   ^   | dummy_S_FWAdec[0]                       | NOR2_X1   | 0.000 |   0.537 |    0.758 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN                |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | NOR2_X1   | 0.010 |   0.547 |    0.768 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A        |   v   | UJUMP_LOGIC/MUX_FWA/n7                  | BUF_X2    | 0.000 |   0.547 |    0.768 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z        |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | BUF_X2    | 0.054 |   0.601 |    0.822 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1                |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7        | NAND2_X1  | 0.013 |   0.615 |    0.835 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND2_X1  | 0.025 |   0.640 |    0.860 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3                |   ^   | UJUMP_LOGIC/MUX_FWA/n111                | NAND3_X1  | 0.000 |   0.640 |    0.860 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN                |   v   | dummy_A[21]                             | NAND3_X1  | 0.057 |   0.697 |    0.918 | 
     | UJUMP_LOGIC/ZC/U19/A2                     |   v   | dummy_A[21]                             | NOR2_X1   | 0.022 |   0.719 |    0.939 | 
     | UJUMP_LOGIC/ZC/U19/ZN                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NOR2_X1   | 0.040 |   0.758 |    0.979 | 
     | UJUMP_LOGIC/ZC/U16/A4                     |   ^   | UJUMP_LOGIC/ZC/n41                      | NAND4_X1  | 0.000 |   0.758 |    0.979 | 
     | UJUMP_LOGIC/ZC/U16/ZN                     |   v   | UJUMP_LOGIC/ZC/n33                      | NAND4_X1  | 0.031 |   0.790 |    1.010 | 
     | UJUMP_LOGIC/ZC/U30/A1                     |   v   | UJUMP_LOGIC/ZC/n33                      | NOR2_X1   | 0.000 |   0.790 |    1.010 | 
     | UJUMP_LOGIC/ZC/U30/ZN                     |   ^   | UJUMP_LOGIC/ZC/n14                      | NOR2_X1   | 0.023 |   0.813 |    1.033 | 
     | UJUMP_LOGIC/ZC/U6/A1                      |   ^   | UJUMP_LOGIC/ZC/n14                      | AND3_X1   | 0.000 |   0.813 |    1.033 | 
     | UJUMP_LOGIC/ZC/U6/ZN                      |   ^   | UJUMP_LOGIC/ZC/n42                      | AND3_X1   | 0.046 |   0.859 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/A                       |   ^   | UJUMP_LOGIC/ZC/n42                      | XNOR2_X1  | 0.000 |   0.859 |    1.079 | 
     | UJUMP_LOGIC/ZC/U7/ZN                      |   ^   | UJUMP_LOGIC/branch_sel                  | XNOR2_X1  | 0.038 |   0.897 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A         |   ^   | UJUMP_LOGIC/branch_sel                  | CLKBUF_X3 | 0.000 |   0.897 |    1.118 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z         |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | CLKBUF_X3 | 0.082 |   0.979 |    1.200 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S               |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel         | MUX2_X1   | 0.001 |   0.980 |    1.201 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z               |   v   | dummy_branch_target[2]                  | MUX2_X1   | 0.061 |   1.041 |    1.262 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1             |   v   | dummy_branch_target[2]                  | AND2_X1   | 0.000 |   1.041 |    1.262 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | AND2_X1   | 0.027 |   1.068 |    1.289 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1             |   v   | UFETCH_BLOCK/MUXTARGET/n174             | OR3_X1    | 0.000 |   1.068 |    1.289 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN             |   v   | TARGET_PC[2]                            | OR3_X1    | 0.117 |   1.186 |    1.406 | 
     | UBTB/U1132/B1                             |   v   | TARGET_PC[2]                            | AOI221_X1 | 0.004 |   1.190 |    1.411 | 
     | UBTB/U1132/ZN                             |   ^   | UBTB/n2240                              | AOI221_X1 | 0.082 |   1.272 |    1.492 | 
     | UBTB/U806/A4                              |   ^   | UBTB/n2240                              | AND4_X1   | 0.000 |   1.272 |    1.492 | 
     | UBTB/U806/ZN                              |   ^   | UBTB/n655                               | AND4_X1   | 0.071 |   1.343 |    1.563 | 
     | UBTB/U791/A1                              |   ^   | UBTB/n655                               | AND4_X1   | 0.000 |   1.343 |    1.563 | 
     | UBTB/U791/ZN                              |   ^   | UBTB/n2211                              | AND4_X1   | 0.053 |   1.396 |    1.616 | 
     | UBTB/U876/B1                              |   ^   | UBTB/n2211                              | AOI21_X1  | 0.000 |   1.396 |    1.616 | 
     | UBTB/U876/ZN                              |   v   | mispredict                              | AOI21_X1  | 0.033 |   1.428 |    1.649 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/A2         |   v   | mispredict                              | NOR2_X1   | 0.000 |   1.428 |    1.649 | 
     | UFETCH_BLOCK/MUXPREDICTION/U91/ZN         |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | NOR2_X1   | 0.033 |   1.461 |    1.682 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/A |   ^   | UFETCH_BLOCK/MUXPREDICTION/n156         | CLKBUF_X3 | 0.000 |   1.461 |    1.682 | 
     | UFETCH_BLOCK/MUXPREDICTION/FE_OFC5_n156/Z |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | CLKBUF_X3 | 0.076 |   1.537 |    1.758 | 
     | UFETCH_BLOCK/MUXPREDICTION/U109/B1        |   ^   | UFETCH_BLOCK/MUXPREDICTION/FE_OFN5_n156 | AOI22_X1  | 0.004 |   1.541 |    1.762 | 
     | UFETCH_BLOCK/MUXPREDICTION/U109/ZN        |   v   | UFETCH_BLOCK/MUXPREDICTION/n145         | AOI22_X1  | 0.030 |   1.571 |    1.792 | 
     | UFETCH_BLOCK/MUXPREDICTION/U99/A1         |   v   | UFETCH_BLOCK/MUXPREDICTION/n145         | NAND2_X1  | 0.000 |   1.571 |    1.792 | 
     | UFETCH_BLOCK/MUXPREDICTION/U99/ZN         |   ^   | UFETCH_BLOCK/PC_BUS[24]                 | NAND2_X1  | 0.019 |   1.591 |    1.811 | 
     | UFETCH_BLOCK/PC/U57/A1                    |   ^   | UFETCH_BLOCK/PC_BUS[24]                 | NAND2_X1  | 0.000 |   1.591 |    1.811 | 
     | UFETCH_BLOCK/PC/U57/ZN                    |   v   | UFETCH_BLOCK/PC/n9                      | NAND2_X1  | 0.013 |   1.603 |    1.824 | 
     | UFETCH_BLOCK/PC/U56/A                     |   v   | UFETCH_BLOCK/PC/n9                      | OAI21_X1  | 0.000 |   1.603 |    1.824 | 
     | UFETCH_BLOCK/PC/U56/ZN                    |   ^   | UFETCH_BLOCK/PC/n89                     | OAI21_X1  | 0.021 |   1.625 |    1.845 | 
     | UFETCH_BLOCK/PC/Q_reg[24]/D               |   ^   | UFETCH_BLOCK/PC/n89                     | DFFR_X1   | 0.000 |   1.625 |    1.845 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.220 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.219 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.184 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.182 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.111 | 
     | clock__L3_I26/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.114 |   -0.107 | 
     | clock__L3_I26/Z              |   ^   | clock__L3_N26 | CLKBUF_X3 | 0.061 |   0.175 |   -0.046 | 
     | UFETCH_BLOCK/PC/Q_reg[24]/CK |   ^   | clock__L3_N26 | DFFR_X1   | 0.004 |   0.178 |   -0.042 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RF/OUT2_reg[10]/CK 
Endpoint:   RF/OUT2_reg[10]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.178
- Setup                         0.035
+ Phase Shift                   1.700
= Required Time                 1.842
- Arrival Time                  1.620
= Slack Time                    0.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.222 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.224 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.259 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.261 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.109 |    0.331 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.335 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.396 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.399 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.505 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.505 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.553 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.553 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.583 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.583 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.605 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.605 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.624 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.624 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.697 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.697 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.733 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.733 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.813 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.813 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.832 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.832 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    0.936 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    0.936 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.023 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.023 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.044 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.044 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.875 |    1.097 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.875 |    1.097 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.020 |   0.895 |    1.117 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.895 |    1.117 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.114 |   1.009 |    1.231 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.011 |    1.233 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.043 |   1.054 |    1.276 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.054 |    1.276 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.032 |   1.086 |    1.308 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.086 |    1.308 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.029 |   1.115 |    1.337 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.116 |    1.338 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.263 |    1.485 | 
     | RF/U2205/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.002 |   1.265 |    1.487 | 
     | RF/U2205/ZN                  |   ^   | RF/n4854                  | AOI22_X1  | 0.077 |   1.343 |    1.565 | 
     | RF/U2193/A                   |   ^   | RF/n4854                  | OAI211_X1 | 0.000 |   1.343 |    1.565 | 
     | RF/U2193/ZN                  |   v   | RF/n4850                  | OAI211_X1 | 0.043 |   1.385 |    1.607 | 
     | RF/U2190/A                   |   v   | RF/n4850                  | AOI211_X1 | 0.000 |   1.385 |    1.607 | 
     | RF/U2190/ZN                  |   ^   | RF/n4849                  | AOI211_X1 | 0.137 |   1.522 |    1.744 | 
     | RF/U2189/A4                  |   ^   | RF/n4849                  | NAND4_X1  | 0.061 |   1.583 |    1.805 | 
     | RF/U2189/ZN                  |   v   | RF/n2748                  | NAND4_X1  | 0.038 |   1.620 |    1.842 | 
     | RF/OUT2_reg[10]/D            |   v   | RF/n2748                  | DFF_X1    | 0.000 |   1.620 |    1.842 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.222 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.221 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.185 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.039 |   -0.183 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.069 |   0.108 |   -0.114 | 
     | clock__L3_I10/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.006 |   0.114 |   -0.108 | 
     | clock__L3_I10/Z    |   ^   | clock__L3_N10 | CLKBUF_X3 | 0.062 |   0.177 |   -0.045 | 
     | RF/OUT2_reg[10]/CK |   ^   | clock__L3_N10 | DFF_X1    | 0.001 |   0.178 |   -0.044 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RF/OUT2_reg[1]/CK 
Endpoint:   RF/OUT2_reg[1]/D           (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.178
- Setup                         0.036
+ Phase Shift                   1.700
= Required Time                 1.842
- Arrival Time                  1.601
= Slack Time                    0.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.242 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.243 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.278 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.281 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.109 |    0.350 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.354 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.416 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.418 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.525 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.525 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.572 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.572 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.603 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.603 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.624 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.624 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.644 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.644 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.716 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.716 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.752 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.752 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.833 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.833 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.852 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.852 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    0.955 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    0.955 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.042 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.043 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.064 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.064 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.875 |    1.116 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.875 |    1.116 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.020 |   0.895 |    1.136 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.895 |    1.136 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.114 |   1.009 |    1.250 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.011 |    1.252 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.043 |   1.054 |    1.295 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.054 |    1.295 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.032 |   1.086 |    1.328 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.086 |    1.328 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.029 |   1.115 |    1.356 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.116 |    1.357 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.263 |    1.505 | 
     | RF/U2440/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.005 |   1.268 |    1.510 | 
     | RF/U2440/ZN                  |   ^   | RF/n5125                  | AOI22_X1  | 0.078 |   1.346 |    1.587 | 
     | RF/U2428/A                   |   ^   | RF/n5125                  | OAI211_X1 | 0.000 |   1.346 |    1.587 | 
     | RF/U2428/ZN                  |   v   | RF/n5120                  | OAI211_X1 | 0.043 |   1.388 |    1.630 | 
     | RF/U2424/A                   |   v   | RF/n5120                  | AOI211_X1 | 0.000 |   1.388 |    1.630 | 
     | RF/U2424/ZN                  |   ^   | RF/n5119                  | AOI211_X1 | 0.116 |   1.505 |    1.746 | 
     | RF/U2423/A4                  |   ^   | RF/n5119                  | NAND4_X1  | 0.054 |   1.559 |    1.801 | 
     | RF/U2423/ZN                  |   v   | RF/n2730                  | NAND4_X1  | 0.042 |   1.601 |    1.842 | 
     | RF/OUT2_reg[1]/D             |   v   | RF/n2730                  | DFF_X1    | 0.000 |   1.601 |    1.842 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin        |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                   |       |               |           |       |  Time   |   Time   | 
     |-------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock             |   ^   | clock         |           |       |   0.000 |   -0.242 | 
     | clock__L1_I0/A    |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.240 | 
     | clock__L1_I0/Z    |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.205 | 
     | clock__L2_I0/A    |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.039 |   -0.202 | 
     | clock__L2_I0/Z    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.069 |   0.109 |   -0.133 | 
     | clock__L3_I13/A   |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.116 |   -0.126 | 
     | clock__L3_I13/Z   |   ^   | clock__L3_N13 | CLKBUF_X3 | 0.061 |   0.177 |   -0.065 | 
     | RF/OUT2_reg[1]/CK |   ^   | clock__L3_N13 | DFF_X1    | 0.002 |   0.178 |   -0.063 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RF/OUT2_reg[27]/CK 
Endpoint:   RF/OUT2_reg[27]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.179
- Setup                         0.043
+ Phase Shift                   1.700
= Required Time                 1.836
- Arrival Time                  1.586
= Slack Time                    0.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.250 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.001 |    0.251 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.286 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.289 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.108 |    0.358 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.363 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.424 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.427 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.533 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.533 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.580 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.580 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.611 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.611 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.633 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.633 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.652 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.652 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.724 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.724 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.760 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.760 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.841 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.841 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.860 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.860 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    0.964 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    0.964 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.050 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.051 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.072 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.072 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.875 |    1.125 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.875 |    1.125 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.020 |   0.895 |    1.144 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.895 |    1.144 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.114 |   1.009 |    1.259 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.011 |    1.260 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.043 |   1.054 |    1.304 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.054 |    1.304 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.032 |   1.086 |    1.336 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.086 |    1.336 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.029 |   1.115 |    1.365 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.116 |    1.365 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.263 |    1.513 | 
     | RF/U1763/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.005 |   1.268 |    1.518 | 
     | RF/U1763/ZN                  |   ^   | RF/n4344                  | AOI22_X1  | 0.077 |   1.345 |    1.595 | 
     | RF/U1751/A                   |   ^   | RF/n4344                  | OAI211_X1 | 0.000 |   1.345 |    1.595 | 
     | RF/U1751/ZN                  |   v   | RF/n4340                  | OAI211_X1 | 0.042 |   1.387 |    1.636 | 
     | RF/U1748/A                   |   v   | RF/n4340                  | AOI211_X1 | 0.000 |   1.387 |    1.636 | 
     | RF/U1748/ZN                  |   ^   | RF/n4339                  | AOI211_X1 | 0.117 |   1.504 |    1.754 | 
     | RF/U1747/A4                  |   ^   | RF/n4339                  | NAND4_X1  | 0.000 |   1.504 |    1.754 | 
     | RF/U1747/ZN                  |   v   | RF/n2782                  | NAND4_X1  | 0.058 |   1.562 |    1.812 | 
     | RF/OUT2_reg[27]/D            |   v   | RF/n2782                  | DFF_X1    | 0.025 |   1.586 |    1.836 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.250 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.248 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.213 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.039 |   -0.211 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.069 |   0.109 |   -0.141 | 
     | clock__L3_I20/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.115 |   -0.135 | 
     | clock__L3_I20/Z    |   ^   | clock__L3_N20 | CLKBUF_X3 | 0.061 |   0.176 |   -0.073 | 
     | RF/OUT2_reg[27]/CK |   ^   | clock__L3_N20 | DFF_X1    | 0.002 |   0.179 |   -0.071 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RF/OUT2_reg[24]/CK 
Endpoint:   RF/OUT2_reg[24]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.179
- Setup                         0.041
+ Phase Shift                   1.700
= Required Time                 1.839
- Arrival Time                  1.578
= Slack Time                    0.260
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.260 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.001 |    0.262 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.297 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.299 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.108 |    0.369 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.373 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.434 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.437 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.544 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.544 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.591 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.591 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.621 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.621 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.643 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.643 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.662 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.662 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.735 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.735 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.771 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.771 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.851 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.851 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.870 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.870 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    0.974 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    0.974 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.061 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.061 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.082 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.082 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.875 |    1.135 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.875 |    1.135 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.020 |   0.895 |    1.155 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.895 |    1.155 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.114 |   1.009 |    1.269 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.011 |    1.271 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.043 |   1.054 |    1.314 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.054 |    1.314 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.032 |   1.086 |    1.346 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.086 |    1.346 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.029 |   1.115 |    1.375 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.116 |    1.376 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.263 |    1.523 | 
     | RF/U1841/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.002 |   1.265 |    1.526 | 
     | RF/U1841/ZN                  |   ^   | RF/n4434                  | AOI22_X1  | 0.077 |   1.343 |    1.603 | 
     | RF/U1829/A                   |   ^   | RF/n4434                  | OAI211_X1 | 0.000 |   1.343 |    1.603 | 
     | RF/U1829/ZN                  |   v   | RF/n4430                  | OAI211_X1 | 0.045 |   1.387 |    1.648 | 
     | RF/U1826/A                   |   v   | RF/n4430                  | AOI211_X1 | 0.000 |   1.387 |    1.648 | 
     | RF/U1826/ZN                  |   ^   | RF/n4429                  | AOI211_X1 | 0.107 |   1.495 |    1.755 | 
     | RF/U1825/A4                  |   ^   | RF/n4429                  | NAND4_X1  | 0.029 |   1.523 |    1.784 | 
     | RF/U1825/ZN                  |   v   | RF/n2776                  | NAND4_X1  | 0.054 |   1.578 |    1.838 | 
     | RF/OUT2_reg[24]/D            |   v   | RF/n2776                  | DFF_X1    | 0.001 |   1.578 |    1.839 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.260 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.259 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.223 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.039 |   -0.221 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.069 |   0.109 |   -0.152 | 
     | clock__L3_I20/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.115 |   -0.145 | 
     | clock__L3_I20/Z    |   ^   | clock__L3_N20 | CLKBUF_X3 | 0.061 |   0.176 |   -0.084 | 
     | RF/OUT2_reg[24]/CK |   ^   | clock__L3_N20 | DFF_X1    | 0.002 |   0.179 |   -0.081 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RF/OUT2_reg[29]/CK 
Endpoint:   RF/OUT2_reg[29]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.179
- Setup                         0.039
+ Phase Shift                   1.700
= Required Time                 1.839
- Arrival Time                  1.578
= Slack Time                    0.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.261 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.001 |    0.263 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.298 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.300 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.108 |    0.370 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.374 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.435 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.438 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.544 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.544 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.592 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.592 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.622 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.622 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.644 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.644 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.663 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.663 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.736 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.736 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.772 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.772 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.852 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.852 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.871 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.871 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    0.975 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    0.975 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.062 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.062 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.083 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.083 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.875 |    1.136 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.875 |    1.136 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.020 |   0.895 |    1.156 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.895 |    1.156 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.114 |   1.009 |    1.270 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.011 |    1.272 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.043 |   1.054 |    1.315 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.054 |    1.315 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.032 |   1.086 |    1.347 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.086 |    1.347 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.029 |   1.115 |    1.376 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.116 |    1.377 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.263 |    1.524 | 
     | RF/U1711/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.005 |   1.268 |    1.529 | 
     | RF/U1711/ZN                  |   ^   | RF/n4284                  | AOI22_X1  | 0.077 |   1.345 |    1.606 | 
     | RF/U1699/A                   |   ^   | RF/n4284                  | OAI211_X1 | 0.000 |   1.345 |    1.606 | 
     | RF/U1699/ZN                  |   v   | RF/n4280                  | OAI211_X1 | 0.047 |   1.392 |    1.653 | 
     | RF/U1696/A                   |   v   | RF/n4280                  | AOI211_X1 | 0.000 |   1.392 |    1.653 | 
     | RF/U1696/ZN                  |   ^   | RF/n4279                  | AOI211_X1 | 0.111 |   1.502 |    1.764 | 
     | RF/U1695/A4                  |   ^   | RF/n4279                  | NAND4_X1  | 0.000 |   1.502 |    1.764 | 
     | RF/U1695/ZN                  |   v   | RF/n2786                  | NAND4_X1  | 0.053 |   1.555 |    1.816 | 
     | RF/OUT2_reg[29]/D            |   v   | RF/n2786                  | DFF_X1    | 0.023 |   1.578 |    1.839 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.261 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.260 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.224 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.039 |   -0.222 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.069 |   0.109 |   -0.153 | 
     | clock__L3_I20/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.115 |   -0.146 | 
     | clock__L3_I20/Z    |   ^   | clock__L3_N20 | CLKBUF_X3 | 0.061 |   0.176 |   -0.085 | 
     | RF/OUT2_reg[29]/CK |   ^   | clock__L3_N20 | DFF_X1    | 0.002 |   0.179 |   -0.082 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RF/OUT2_reg[18]/CK 
Endpoint:   RF/OUT2_reg[18]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.179
- Setup                         0.036
+ Phase Shift                   1.700
= Required Time                 1.843
- Arrival Time                  1.572
= Slack Time                    0.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.271 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.273 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.308 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.310 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.109 |    0.380 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.384 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.445 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.448 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.554 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.554 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.602 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.602 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.632 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.632 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.654 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.654 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.673 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.673 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.746 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.746 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.782 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.782 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.862 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.862 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.881 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.881 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    0.985 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    0.985 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.072 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.072 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.093 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.093 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.875 |    1.146 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.875 |    1.146 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.020 |   0.895 |    1.166 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.895 |    1.166 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.114 |   1.009 |    1.280 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.011 |    1.282 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.043 |   1.054 |    1.325 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.054 |    1.325 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.032 |   1.086 |    1.357 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.086 |    1.357 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.029 |   1.115 |    1.386 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.116 |    1.387 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.263 |    1.534 | 
     | RF/U1997/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.002 |   1.266 |    1.537 | 
     | RF/U1997/ZN                  |   ^   | RF/n4614                  | AOI22_X1  | 0.077 |   1.342 |    1.613 | 
     | RF/U1985/A                   |   ^   | RF/n4614                  | OAI211_X1 | 0.000 |   1.342 |    1.613 | 
     | RF/U1985/ZN                  |   v   | RF/n4610                  | OAI211_X1 | 0.040 |   1.383 |    1.654 | 
     | RF/U1982/A                   |   v   | RF/n4610                  | AOI211_X1 | 0.000 |   1.383 |    1.654 | 
     | RF/U1982/ZN                  |   ^   | RF/n4609                  | AOI211_X1 | 0.112 |   1.495 |    1.766 | 
     | RF/U1981/A4                  |   ^   | RF/n4609                  | NAND4_X1  | 0.037 |   1.532 |    1.803 | 
     | RF/U1981/ZN                  |   v   | RF/n2764                  | NAND4_X1  | 0.040 |   1.572 |    1.843 | 
     | RF/OUT2_reg[18]/D            |   v   | RF/n2764                  | DFF_X1    | 0.000 |   1.572 |    1.843 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.271 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.270 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.234 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.039 |   -0.232 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.069 |   0.109 |   -0.163 | 
     | clock__L3_I13/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.116 |   -0.155 | 
     | clock__L3_I13/Z    |   ^   | clock__L3_N13 | CLKBUF_X3 | 0.061 |   0.177 |   -0.094 | 
     | RF/OUT2_reg[18]/CK |   ^   | clock__L3_N13 | DFF_X1    | 0.002 |   0.179 |   -0.092 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RF/OUT2_reg[28]/CK 
Endpoint:   RF/OUT2_reg[28]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.179
- Setup                         0.043
+ Phase Shift                   1.700
= Required Time                 1.836
- Arrival Time                  1.565
= Slack Time                    0.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.272 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.273 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.308 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.311 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.109 |    0.380 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.384 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.446 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.448 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.555 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.555 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.602 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.602 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.633 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.633 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.654 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.654 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.674 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.674 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.746 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.746 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.782 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.782 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.863 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.863 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.882 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.882 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    0.985 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    0.985 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.072 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.073 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.094 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.094 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.875 |    1.146 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.875 |    1.146 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.020 |   0.895 |    1.166 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.895 |    1.166 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.114 |   1.009 |    1.280 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.011 |    1.282 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.043 |   1.054 |    1.325 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.054 |    1.325 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.032 |   1.086 |    1.358 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.086 |    1.358 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.029 |   1.115 |    1.386 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.116 |    1.387 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.263 |    1.535 | 
     | RF/U1737/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.005 |   1.268 |    1.540 | 
     | RF/U1737/ZN                  |   ^   | RF/n4314                  | AOI22_X1  | 0.078 |   1.346 |    1.618 | 
     | RF/U1725/A                   |   ^   | RF/n4314                  | OAI211_X1 | 0.000 |   1.346 |    1.618 | 
     | RF/U1725/ZN                  |   v   | RF/n4310                  | OAI211_X1 | 0.043 |   1.390 |    1.661 | 
     | RF/U1722/A                   |   v   | RF/n4310                  | AOI211_X1 | 0.000 |   1.390 |    1.661 | 
     | RF/U1722/ZN                  |   ^   | RF/n4309                  | AOI211_X1 | 0.111 |   1.501 |    1.772 | 
     | RF/U1721/A4                  |   ^   | RF/n4309                  | NAND4_X1  | 0.000 |   1.501 |    1.772 | 
     | RF/U1721/ZN                  |   v   | RF/n2784                  | NAND4_X1  | 0.064 |   1.565 |    1.836 | 
     | RF/OUT2_reg[28]/D            |   v   | RF/n2784                  | DFF_X1    | 0.000 |   1.565 |    1.836 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock        |           |       |   0.000 |   -0.271 | 
     | clock__L1_I0/A     |   ^   | clock        | CLKBUF_X3 | 0.002 |   0.002 |   -0.270 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.035 |   0.037 |   -0.235 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.002 |   0.039 |   -0.232 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.069 |   0.109 |   -0.163 | 
     | clock__L3_I9/A     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.007 |   0.115 |   -0.156 | 
     | clock__L3_I9/Z     |   ^   | clock__L3_N9 | CLKBUF_X3 | 0.063 |   0.178 |   -0.094 | 
     | RF/OUT2_reg[28]/CK |   ^   | clock__L3_N9 | DFF_X1    | 0.001 |   0.179 |   -0.093 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RF/OUT2_reg[30]/CK 
Endpoint:   RF/OUT2_reg[30]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.179
- Setup                         0.042
+ Phase Shift                   1.700
= Required Time                 1.838
- Arrival Time                  1.561
= Slack Time                    0.277
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.277 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.278 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.313 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.316 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.109 |    0.385 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.390 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.451 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.454 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.560 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.560 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.607 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.607 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.638 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.638 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.660 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.660 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.679 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.679 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.751 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.751 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.787 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.787 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.868 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.868 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.887 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.887 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    0.991 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    0.991 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.077 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.078 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.099 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.099 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.875 |    1.152 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.875 |    1.152 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.020 |   0.895 |    1.171 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.895 |    1.171 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.114 |   1.009 |    1.286 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.011 |    1.287 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.043 |   1.054 |    1.331 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.054 |    1.331 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.032 |   1.086 |    1.363 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.086 |    1.363 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.029 |   1.115 |    1.392 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.116 |    1.392 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.263 |    1.540 | 
     | RF/U1685/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.005 |   1.268 |    1.545 | 
     | RF/U1685/ZN                  |   ^   | RF/n4254                  | AOI22_X1  | 0.077 |   1.345 |    1.622 | 
     | RF/U1673/A                   |   ^   | RF/n4254                  | OAI211_X1 | 0.000 |   1.345 |    1.622 | 
     | RF/U1673/ZN                  |   v   | RF/n4250                  | OAI211_X1 | 0.044 |   1.389 |    1.666 | 
     | RF/U1670/A                   |   v   | RF/n4250                  | AOI211_X1 | 0.000 |   1.389 |    1.666 | 
     | RF/U1670/ZN                  |   ^   | RF/n4249                  | AOI211_X1 | 0.115 |   1.505 |    1.781 | 
     | RF/U1669/A4                  |   ^   | RF/n4249                  | NAND4_X1  | 0.000 |   1.505 |    1.781 | 
     | RF/U1669/ZN                  |   v   | RF/n2788                  | NAND4_X1  | 0.056 |   1.560 |    1.837 | 
     | RF/OUT2_reg[30]/D            |   v   | RF/n2788                  | DFF_X1    | 0.001 |   1.561 |    1.838 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.277 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.002 |   -0.275 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.240 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.039 |   -0.238 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.069 |   0.109 |   -0.168 | 
     | clock__L3_I20/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.115 |   -0.162 | 
     | clock__L3_I20/Z    |   ^   | clock__L3_N20 | CLKBUF_X3 | 0.061 |   0.176 |   -0.100 | 
     | RF/OUT2_reg[30]/CK |   ^   | clock__L3_N20 | DFF_X1    | 0.003 |   0.179 |   -0.098 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RF/OUT2_reg[22]/CK 
Endpoint:   RF/OUT2_reg[22]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.178
- Setup                         0.036
+ Phase Shift                   1.700
= Required Time                 1.842
- Arrival Time                  1.561
= Slack Time                    0.281
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.281 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.001 |    0.283 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.318 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.320 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.108 |    0.390 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.394 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.455 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.458 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.564 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.564 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.612 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.612 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.642 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.642 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.664 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.664 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.683 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.683 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.756 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.756 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.792 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.792 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.872 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.872 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.891 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.891 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    0.995 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    0.995 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.082 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.082 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.103 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.103 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.875 |    1.156 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.875 |    1.156 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.020 |   0.895 |    1.176 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.895 |    1.176 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.114 |   1.009 |    1.290 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.011 |    1.292 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.043 |   1.054 |    1.335 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.054 |    1.335 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.032 |   1.086 |    1.367 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.086 |    1.367 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.029 |   1.115 |    1.396 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.116 |    1.397 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.263 |    1.544 | 
     | RF/U1893/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.003 |   1.267 |    1.548 | 
     | RF/U1893/ZN                  |   ^   | RF/n4494                  | AOI22_X1  | 0.078 |   1.344 |    1.625 | 
     | RF/U1881/A                   |   ^   | RF/n4494                  | OAI211_X1 | 0.000 |   1.344 |    1.625 | 
     | RF/U1881/ZN                  |   v   | RF/n4490                  | OAI211_X1 | 0.039 |   1.383 |    1.664 | 
     | RF/U1878/A                   |   v   | RF/n4490                  | AOI211_X1 | 0.000 |   1.383 |    1.664 | 
     | RF/U1878/ZN                  |   ^   | RF/n4489                  | AOI211_X1 | 0.106 |   1.489 |    1.770 | 
     | RF/U1877/A4                  |   ^   | RF/n4489                  | NAND4_X1  | 0.032 |   1.521 |    1.802 | 
     | RF/U1877/ZN                  |   v   | RF/n2772                  | NAND4_X1  | 0.041 |   1.561 |    1.842 | 
     | RF/OUT2_reg[22]/D            |   v   | RF/n2772                  | DFF_X1    | 0.000 |   1.561 |    1.842 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock        |           |       |   0.000 |   -0.281 | 
     | clock__L1_I0/A     |   ^   | clock        | CLKBUF_X3 | 0.002 |   0.002 |   -0.280 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.035 |   0.037 |   -0.244 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.002 |   0.039 |   -0.242 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.069 |   0.109 |   -0.173 | 
     | clock__L3_I9/A     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.007 |   0.115 |   -0.166 | 
     | clock__L3_I9/Z     |   ^   | clock__L3_N9 | CLKBUF_X3 | 0.063 |   0.178 |   -0.103 | 
     | RF/OUT2_reg[22]/CK |   ^   | clock__L3_N9 | DFF_X1    | 0.000 |   0.178 |   -0.103 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RF/OUT1_reg[30]/CK 
Endpoint:   RF/OUT1_reg[30]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.179
- Setup                         0.043
+ Phase Shift                   1.700
= Required Time                 1.836
- Arrival Time                  1.537
= Slack Time                    0.299
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.299 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.301 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.336 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.338 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.109 |    0.408 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.412 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.474 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.476 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.583 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.583 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.630 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.630 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.660 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.660 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.682 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.682 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.702 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.702 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.774 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.774 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.810 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.810 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.890 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.890 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.909 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.909 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    1.013 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    1.013 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.100 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.100 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.121 | 
     | RF/U165/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.121 | 
     | RF/U165/ZN                   |   ^   | RF/n5974                  | NOR2_X1   | 0.057 |   0.879 |    1.178 | 
     | RF/U3545/B                   |   ^   | RF/n5974                  | AOI211_X1 | 0.000 |   0.879 |    1.178 | 
     | RF/U3545/ZN                  |   v   | RF/n5225                  | AOI211_X1 | 0.022 |   0.901 |    1.200 | 
     | RF/FE_OFC86_n5225/A          |   v   | RF/n5225                  | CLKBUF_X2 | 0.000 |   0.901 |    1.200 | 
     | RF/FE_OFC86_n5225/Z          |   v   | RF/FE_OFN86_n5225         | CLKBUF_X2 | 0.113 |   1.014 |    1.313 | 
     | RF/U161/A                    |   v   | RF/FE_OFN86_n5225         | INV_X1    | 0.001 |   1.016 |    1.315 | 
     | RF/U161/ZN                   |   ^   | RF/n6371                  | INV_X1    | 0.043 |   1.058 |    1.358 | 
     | RF/U3527/A1                  |   ^   | RF/n6371                  | OR2_X1    | 0.000 |   1.058 |    1.358 | 
     | RF/U3527/ZN                  |   ^   | RF/n5962                  | OR2_X1    | 0.037 |   1.096 |    1.395 | 
     | RF/U3511/A2                  |   ^   | RF/n5962                  | NOR2_X1   | 0.000 |   1.096 |    1.395 | 
     | RF/U3511/ZN                  |   v   | RF/n5250                  | NOR2_X1   | 0.011 |   1.107 |    1.406 | 
     | RF/FE_OFC103_n5250/A         |   v   | RF/n5250                  | CLKBUF_X2 | 0.000 |   1.107 |    1.406 | 
     | RF/FE_OFC103_n5250/Z         |   v   | RF/FE_OFN103_n5250        | CLKBUF_X2 | 0.101 |   1.207 |    1.507 | 
     | RF/U2590/A1                  |   v   | RF/FE_OFN103_n5250        | AOI22_X1  | 0.012 |   1.219 |    1.519 | 
     | RF/U2590/ZN                  |   ^   | RF/n5272                  | AOI22_X1  | 0.058 |   1.277 |    1.577 | 
     | RF/U2574/A                   |   ^   | RF/n5272                  | OAI211_X1 | 0.000 |   1.277 |    1.577 | 
     | RF/U2574/ZN                  |   v   | RF/n5269                  | OAI211_X1 | 0.047 |   1.324 |    1.624 | 
     | RF/U2570/A                   |   v   | RF/n5269                  | AOI211_X1 | 0.000 |   1.324 |    1.624 | 
     | RF/U2570/ZN                  |   ^   | RF/n5268                  | AOI211_X1 | 0.117 |   1.441 |    1.740 | 
     | RF/U2569/A4                  |   ^   | RF/n5268                  | NAND4_X1  | 0.000 |   1.441 |    1.740 | 
     | RF/U2569/ZN                  |   v   | RF/n2726                  | NAND4_X1  | 0.061 |   1.502 |    1.801 | 
     | RF/OUT1_reg[30]/D            |   v   | RF/n2726                  | DFF_X1    | 0.034 |   1.537 |    1.836 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.299 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.298 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.263 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.039 |   -0.260 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.069 |   0.109 |   -0.191 | 
     | clock__L3_I20/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.115 |   -0.184 | 
     | clock__L3_I20/Z    |   ^   | clock__L3_N20 | CLKBUF_X3 | 0.061 |   0.176 |   -0.123 | 
     | RF/OUT1_reg[30]/CK |   ^   | clock__L3_N20 | DFF_X1    | 0.003 |   0.179 |   -0.120 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RF/OUT2_reg[21]/CK 
Endpoint:   RF/OUT2_reg[21]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.179
- Setup                         0.036
+ Phase Shift                   1.700
= Required Time                 1.843
- Arrival Time                  1.541
= Slack Time                    0.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.302 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.303 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.338 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.341 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.109 |    0.410 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.415 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.476 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.479 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.585 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.585 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.632 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.632 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.663 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.663 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.685 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.685 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.704 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.704 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.776 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.776 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.812 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.812 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.893 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.893 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.912 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.912 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    1.016 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    1.016 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.102 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.103 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.124 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.124 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.875 |    1.177 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.875 |    1.177 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.020 |   0.895 |    1.196 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.895 |    1.196 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.114 |   1.009 |    1.311 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.011 |    1.312 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.043 |   1.054 |    1.355 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.054 |    1.355 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.032 |   1.086 |    1.388 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.086 |    1.388 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.029 |   1.115 |    1.417 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.116 |    1.417 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.263 |    1.565 | 
     | RF/U1919/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.005 |   1.268 |    1.570 | 
     | RF/U1919/ZN                  |   ^   | RF/n4524                  | AOI22_X1  | 0.077 |   1.345 |    1.646 | 
     | RF/U1907/A                   |   ^   | RF/n4524                  | OAI211_X1 | 0.000 |   1.345 |    1.646 | 
     | RF/U1907/ZN                  |   v   | RF/n4520                  | OAI211_X1 | 0.045 |   1.389 |    1.691 | 
     | RF/U1904/A                   |   v   | RF/n4520                  | AOI211_X1 | 0.000 |   1.389 |    1.691 | 
     | RF/U1904/ZN                  |   ^   | RF/n4519                  | AOI211_X1 | 0.110 |   1.500 |    1.801 | 
     | RF/U1903/A4                  |   ^   | RF/n4519                  | NAND4_X1  | 0.000 |   1.500 |    1.801 | 
     | RF/U1903/ZN                  |   v   | RF/n2770                  | NAND4_X1  | 0.042 |   1.541 |    1.843 | 
     | RF/OUT2_reg[21]/D            |   v   | RF/n2770                  | DFF_X1    | 0.000 |   1.541 |    1.843 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock        |           |       |   0.000 |   -0.302 | 
     | clock__L1_I0/A     |   ^   | clock        | CLKBUF_X3 | 0.002 |   0.001 |   -0.300 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.035 |   0.037 |   -0.265 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0 | CLKBUF_X3 | 0.002 |   0.039 |   -0.263 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.069 |   0.109 |   -0.193 | 
     | clock__L3_I9/A     |   ^   | clock__L2_N0 | CLKBUF_X3 | 0.007 |   0.115 |   -0.187 | 
     | clock__L3_I9/Z     |   ^   | clock__L3_N9 | CLKBUF_X3 | 0.063 |   0.178 |   -0.124 | 
     | RF/OUT2_reg[21]/CK |   ^   | clock__L3_N9 | DFF_X1    | 0.001 |   0.179 |   -0.123 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RF/OUT1_reg[18]/CK 
Endpoint:   RF/OUT1_reg[18]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.179
- Setup                         0.037
+ Phase Shift                   1.700
= Required Time                 1.842
- Arrival Time                  1.537
= Slack Time                    0.306
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.305 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.001 |    0.307 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.342 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.345 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.108 |    0.414 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.418 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.480 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.482 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.589 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.589 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.636 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.636 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.667 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.667 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.688 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.688 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.708 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.708 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.780 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.780 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.816 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.816 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.896 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.896 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.916 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.916 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    1.019 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    1.019 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.106 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.107 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.128 | 
     | RF/U165/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.128 | 
     | RF/U165/ZN                   |   ^   | RF/n5974                  | NOR2_X1   | 0.057 |   0.879 |    1.185 | 
     | RF/U3545/B                   |   ^   | RF/n5974                  | AOI211_X1 | 0.000 |   0.879 |    1.185 | 
     | RF/U3545/ZN                  |   v   | RF/n5225                  | AOI211_X1 | 0.022 |   0.901 |    1.206 | 
     | RF/FE_OFC86_n5225/A          |   v   | RF/n5225                  | CLKBUF_X2 | 0.000 |   0.901 |    1.206 | 
     | RF/FE_OFC86_n5225/Z          |   v   | RF/FE_OFN86_n5225         | CLKBUF_X2 | 0.113 |   1.014 |    1.320 | 
     | RF/U161/A                    |   v   | RF/FE_OFN86_n5225         | INV_X1    | 0.001 |   1.016 |    1.321 | 
     | RF/U161/ZN                   |   ^   | RF/n6371                  | INV_X1    | 0.043 |   1.058 |    1.364 | 
     | RF/U3537/A1                  |   ^   | RF/n6371                  | OR2_X1    | 0.000 |   1.058 |    1.364 | 
     | RF/U3537/ZN                  |   ^   | RF/n5936                  | OR2_X1    | 0.050 |   1.109 |    1.414 | 
     | RF/U3474/A2                  |   ^   | RF/n5936                  | NOR2_X1   | 0.001 |   1.110 |    1.415 | 
     | RF/U3474/ZN                  |   v   | RF/n5219                  | NOR2_X1   | 0.013 |   1.123 |    1.428 | 
     | RF/FE_OFC85_n5219/A          |   v   | RF/n5219                  | CLKBUF_X2 | 0.000 |   1.123 |    1.428 | 
     | RF/FE_OFC85_n5219/Z          |   v   | RF/FE_OFN85_n5219         | CLKBUF_X2 | 0.100 |   1.222 |    1.528 | 
     | RF/U2932/B1                  |   v   | RF/FE_OFN85_n5219         | AOI22_X1  | 0.014 |   1.237 |    1.542 | 
     | RF/U2932/ZN                  |   ^   | RF/n5535                  | AOI22_X1  | 0.064 |   1.301 |    1.606 | 
     | RF/U2931/A                   |   ^   | RF/n5535                  | OAI21_X1  | 0.000 |   1.301 |    1.606 | 
     | RF/U2931/ZN                  |   v   | RF/n5534                  | OAI21_X1  | 0.023 |   1.324 |    1.629 | 
     | RF/U2930/B                   |   v   | RF/n5534                  | AOI211_X1 | 0.000 |   1.324 |    1.629 | 
     | RF/U2930/ZN                  |   ^   | RF/n5532                  | AOI211_X1 | 0.127 |   1.451 |    1.756 | 
     | RF/U2929/A4                  |   ^   | RF/n5532                  | NAND4_X1  | 0.044 |   1.495 |    1.800 | 
     | RF/U2929/ZN                  |   v   | RF/n2714                  | NAND4_X1  | 0.042 |   1.537 |    1.842 | 
     | RF/OUT1_reg[18]/D            |   v   | RF/n2714                  | DFF_X1    | 0.000 |   1.537 |    1.842 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.306 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.304 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.269 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.039 |   -0.266 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.069 |   0.109 |   -0.197 | 
     | clock__L3_I13/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.116 |   -0.190 | 
     | clock__L3_I13/Z    |   ^   | clock__L3_N13 | CLKBUF_X3 | 0.061 |   0.177 |   -0.129 | 
     | RF/OUT1_reg[18]/CK |   ^   | clock__L3_N13 | DFF_X1    | 0.002 |   0.179 |   -0.127 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin UEXECUTE_REGS/X/Q_reg[30]/CK 
Endpoint:   UEXECUTE_REGS/X/Q_reg[30]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.176
- Setup                         0.039
+ Phase Shift                   1.700
= Required Time                 1.837
- Arrival Time                  1.531
= Slack Time                    0.306
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clock                                             |   ^   | clock                                  |           |       |   0.000 |    0.306 | 
     | clock__L1_I0/A                                    |   ^   | clock                                  | CLKBUF_X3 | 0.002 |   0.002 |    0.308 | 
     | clock__L1_I0/Z                                    |   ^   | clock__L1_N0                           | CLKBUF_X3 | 0.035 |   0.037 |    0.343 | 
     | clock__L2_I1/A                                    |   ^   | clock__L1_N0                           | CLKBUF_X3 | 0.001 |   0.038 |    0.344 | 
     | clock__L2_I1/Z                                    |   ^   | clock__L2_N1                           | CLKBUF_X3 | 0.071 |   0.109 |    0.415 | 
     | clock__L3_I23/A                                   |   ^   | clock__L2_N1                           | CLKBUF_X3 | 0.003 |   0.112 |    0.418 | 
     | clock__L3_I23/Z                                   |   ^   | clock__L3_N23                          | CLKBUF_X3 | 0.060 |   0.173 |    0.479 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK                      |   ^   | clock__L3_N23                          | DFFR_X2   | 0.002 |   0.175 |    0.481 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q                       |   ^   | D22D3[1]                               | DFFR_X2   | 0.150 |   0.325 |    0.631 | 
     | UFW_LOGIC/U20/A                                   |   ^   | D22D3[1]                               | INV_X1    | 0.001 |   0.326 |    0.632 | 
     | UFW_LOGIC/U20/ZN                                  |   v   | UFW_LOGIC/n94                          | INV_X1    | 0.023 |   0.349 |    0.655 | 
     | UFW_LOGIC/U80/A1                                  |   v   | UFW_LOGIC/n94                          | AOI22_X1  | 0.000 |   0.349 |    0.655 | 
     | UFW_LOGIC/U80/ZN                                  |   ^   | UFW_LOGIC/n35                          | AOI22_X1  | 0.034 |   0.382 |    0.688 | 
     | UFW_LOGIC/U75/A3                                  |   ^   | UFW_LOGIC/n35                          | NAND3_X1  | 0.000 |   0.382 |    0.688 | 
     | UFW_LOGIC/U75/ZN                                  |   v   | UFW_LOGIC/n32                          | NAND3_X1  | 0.028 |   0.411 |    0.717 | 
     | UFW_LOGIC/U43/A2                                  |   v   | UFW_LOGIC/n32                          | NOR3_X1   | 0.000 |   0.411 |    0.717 | 
     | UFW_LOGIC/U43/ZN                                  |   ^   | UFW_LOGIC/n103                         | NOR3_X1   | 0.047 |   0.457 |    0.763 | 
     | UFW_LOGIC/U49/A2                                  |   ^   | UFW_LOGIC/n103                         | NOR2_X1   | 0.000 |   0.457 |    0.763 | 
     | UFW_LOGIC/U49/ZN                                  |   v   | dummy_S_FWB2exe[1]                     | NOR2_X1   | 0.022 |   0.479 |    0.785 | 
     | UEXECUTE_BLOCK/MUX_FWB/U99/A2                     |   v   | dummy_S_FWB2exe[1]                     | NOR2_X1   | 0.000 |   0.479 |    0.785 | 
     | UEXECUTE_BLOCK/MUX_FWB/U99/ZN                     |   ^   | UEXECUTE_BLOCK/MUX_FWB/n35             | NOR2_X1   | 0.076 |   0.555 |    0.861 | 
     | UEXECUTE_BLOCK/MUX_FWB/FE_OFC122_n35/A            |   ^   | UEXECUTE_BLOCK/MUX_FWB/n35             | BUF_X2    | 0.001 |   0.556 |    0.862 | 
     | UEXECUTE_BLOCK/MUX_FWB/FE_OFC122_n35/Z            |   ^   | UEXECUTE_BLOCK/MUX_FWB/FE_OFN122_n35   | BUF_X2    | 0.075 |   0.631 |    0.937 | 
     | UEXECUTE_BLOCK/MUX_FWB/U48/A1                     |   ^   | UEXECUTE_BLOCK/MUX_FWB/FE_OFN122_n35   | AND2_X1   | 0.002 |   0.634 |    0.940 | 
     | UEXECUTE_BLOCK/MUX_FWB/U48/ZN                     |   ^   | UEXECUTE_BLOCK/MUX_FWB/n205            | AND2_X1   | 0.040 |   0.674 |    0.980 | 
     | UEXECUTE_BLOCK/MUX_FWB/U4/A1                      |   ^   | UEXECUTE_BLOCK/MUX_FWB/n205            | OR3_X1    | 0.000 |   0.674 |    0.980 | 
     | UEXECUTE_BLOCK/MUX_FWB/U4/ZN                      |   ^   | S2mem[2]                               | OR3_X1    | 0.042 |   0.716 |    1.022 | 
     | UEXECUTE_BLOCK/ALUIN_MUX/U30/A                    |   ^   | S2mem[2]                               | MUX2_X1   | 0.001 |   0.717 |    1.023 | 
     | UEXECUTE_BLOCK/ALUIN_MUX/U30/Z                    |   ^   | UEXECUTE_BLOCK/FWB2alu[2]              | MUX2_X1   | 0.105 |   0.821 |    1.127 | 
     | UEXECUTE_BLOCK/ALU/U236/A1                        |   ^   | UEXECUTE_BLOCK/FWB2alu[2]              | NAND2_X1  | 0.004 |   0.826 |    1.132 | 
     | UEXECUTE_BLOCK/ALU/U236/ZN                        |   v   | UEXECUTE_BLOCK/ALU/n331                | NAND2_X1  | 0.019 |   0.845 |    1.151 | 
     | UEXECUTE_BLOCK/ALU/U237/A1                        |   v   | UEXECUTE_BLOCK/ALU/n331                | NAND2_X1  | 0.000 |   0.845 |    1.151 | 
     | UEXECUTE_BLOCK/ALU/U237/ZN                        |   ^   | UEXECUTE_BLOCK/ALU/mux_B[2]            | NAND2_X1  | 0.021 |   0.866 |    1.172 | 
     | UEXECUTE_BLOCK/ALU/ADDER/xor32/U28/A              |   ^   | UEXECUTE_BLOCK/ALU/mux_B[2]            | XOR2_X1   | 0.000 |   0.866 |    1.172 | 
     | UEXECUTE_BLOCK/ALU/ADDER/xor32/U28/Z              |   ^   | UEXECUTE_BLOCK/ALU/ADDER/n11           | XOR2_X1   | 0.113 |   0.979 |    1.286 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_x_2/U3/A       |   ^   | UEXECUTE_BLOCK/ALU/ADDER/n11           | XNOR2_X1  | 0.000 |   0.980 |    1.286 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_x_2/U3/ZN      |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/p_net[2]   | XNOR2_X1  | 0.051 |   1.031 |    1.337 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xPG_1_1/U2/A2         |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/p_net[2]   | AND2_X1   | 0.000 |   1.031 |    1.337 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xPG_1_1/U2/ZN         |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[1][1] | AND2_X1   | 0.034 |   1.065 |    1.371 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/A2          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[1][1] | NAND2_X1  | 0.000 |   1.065 |    1.371 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6  | NAND2_X1  | 0.013 |   1.078 |    1.385 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6  | NAND2_X1  | 0.000 |   1.078 |    1.385 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]  | NAND2_X1  | 0.034 |   1.113 |    1.419 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/A1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]  | NAND2_X1  | 0.001 |   1.114 |    1.420 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6  | NAND2_X1  | 0.021 |   1.134 |    1.441 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6  | NAND2_X2  | 0.000 |   1.134 |    1.441 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]  | NAND2_X2  | 0.029 |   1.164 |    1.470 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/B1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]  | AOI21_X2  | 0.001 |   1.165 |    1.471 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5  | AOI21_X2  | 0.023 |   1.188 |    1.494 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/A           |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5  | INV_X4    | 0.000 |   1.188 |    1.494 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[4]  | INV_X4    | 0.022 |   1.210 |    1.516 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U2/B1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[4]  | AOI21_X1  | 0.004 |   1.214 |    1.520 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/n5  | AOI21_X1  | 0.016 |   1.230 |    1.536 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U1/A           |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/n5  | INV_X1    | 0.000 |   1.230 |    1.536 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[7]  | INV_X1    | 0.030 |   1.260 |    1.566 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_7/outmux/U2/S |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[7]  | MUX2_X1   | 0.000 |   1.260 |    1.566 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_7/outmux/U2/Z |   v   | UEXECUTE_BLOCK/ALU/sum_out[30]         | MUX2_X1   | 0.071 |   1.331 |    1.637 | 
     | UEXECUTE_BLOCK/ALU/MULT/U95/B                     |   v   | UEXECUTE_BLOCK/ALU/sum_out[30]         | MUX2_X1   | 0.000 |   1.331 |    1.637 | 
     | UEXECUTE_BLOCK/ALU/MULT/U95/Z                     |   v   | UEXECUTE_BLOCK/ALU/mult_out[30]        | MUX2_X1   | 0.062 |   1.393 |    1.699 | 
     | UEXECUTE_BLOCK/ALU/U33/B2                         |   v   | UEXECUTE_BLOCK/ALU/mult_out[30]        | AOI222_X1 | 0.000 |   1.393 |    1.699 | 
     | UEXECUTE_BLOCK/ALU/U33/ZN                         |   ^   | UEXECUTE_BLOCK/ALU/n34                 | AOI222_X1 | 0.088 |   1.481 |    1.787 | 
     | UEXECUTE_BLOCK/ALU/U31/A1                         |   ^   | UEXECUTE_BLOCK/ALU/n34                 | NAND2_X1  | 0.000 |   1.481 |    1.787 | 
     | UEXECUTE_BLOCK/ALU/U31/ZN                         |   v   | X2mem[30]                              | NAND2_X1  | 0.037 |   1.517 |    1.824 | 
     | UEXECUTE_REGS/X/Q_reg[30]/D                       |   v   | X2mem[30]                              | DFFR_X1   | 0.013 |   1.531 |    1.837 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.306 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.305 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.269 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.268 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.197 | 
     | clock__L3_I29/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.115 |   -0.191 | 
     | clock__L3_I29/Z              |   ^   | clock__L3_N29 | CLKBUF_X3 | 0.060 |   0.174 |   -0.132 | 
     | UEXECUTE_REGS/X/Q_reg[30]/CK |   ^   | clock__L3_N29 | DFFR_X1   | 0.001 |   0.176 |   -0.131 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin UEXECUTE_REGS/X/Q_reg[29]/CK 
Endpoint:   UEXECUTE_REGS/X/Q_reg[29]/D (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.177
- Setup                         0.038
+ Phase Shift                   1.700
= Required Time                 1.839
- Arrival Time                  1.529
= Slack Time                    0.310
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | clock                                             |   ^   | clock                                  |           |       |   0.000 |    0.310 | 
     | clock__L1_I0/A                                    |   ^   | clock                                  | CLKBUF_X3 | 0.002 |   0.002 |    0.312 | 
     | clock__L1_I0/Z                                    |   ^   | clock__L1_N0                           | CLKBUF_X3 | 0.035 |   0.037 |    0.347 | 
     | clock__L2_I1/A                                    |   ^   | clock__L1_N0                           | CLKBUF_X3 | 0.001 |   0.038 |    0.348 | 
     | clock__L2_I1/Z                                    |   ^   | clock__L2_N1                           | CLKBUF_X3 | 0.071 |   0.109 |    0.419 | 
     | clock__L3_I23/A                                   |   ^   | clock__L2_N1                           | CLKBUF_X3 | 0.003 |   0.112 |    0.422 | 
     | clock__L3_I23/Z                                   |   ^   | clock__L3_N23                          | CLKBUF_X3 | 0.060 |   0.173 |    0.483 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK                      |   ^   | clock__L3_N23                          | DFFR_X2   | 0.002 |   0.175 |    0.485 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q                       |   ^   | D22D3[1]                               | DFFR_X2   | 0.150 |   0.325 |    0.635 | 
     | UFW_LOGIC/U20/A                                   |   ^   | D22D3[1]                               | INV_X1    | 0.001 |   0.326 |    0.636 | 
     | UFW_LOGIC/U20/ZN                                  |   v   | UFW_LOGIC/n94                          | INV_X1    | 0.023 |   0.349 |    0.659 | 
     | UFW_LOGIC/U80/A1                                  |   v   | UFW_LOGIC/n94                          | AOI22_X1  | 0.000 |   0.349 |    0.659 | 
     | UFW_LOGIC/U80/ZN                                  |   ^   | UFW_LOGIC/n35                          | AOI22_X1  | 0.034 |   0.382 |    0.692 | 
     | UFW_LOGIC/U75/A3                                  |   ^   | UFW_LOGIC/n35                          | NAND3_X1  | 0.000 |   0.382 |    0.692 | 
     | UFW_LOGIC/U75/ZN                                  |   v   | UFW_LOGIC/n32                          | NAND3_X1  | 0.028 |   0.411 |    0.721 | 
     | UFW_LOGIC/U43/A2                                  |   v   | UFW_LOGIC/n32                          | NOR3_X1   | 0.000 |   0.411 |    0.721 | 
     | UFW_LOGIC/U43/ZN                                  |   ^   | UFW_LOGIC/n103                         | NOR3_X1   | 0.047 |   0.457 |    0.767 | 
     | UFW_LOGIC/U49/A2                                  |   ^   | UFW_LOGIC/n103                         | NOR2_X1   | 0.000 |   0.457 |    0.767 | 
     | UFW_LOGIC/U49/ZN                                  |   v   | dummy_S_FWB2exe[1]                     | NOR2_X1   | 0.022 |   0.479 |    0.789 | 
     | UEXECUTE_BLOCK/MUX_FWB/U99/A2                     |   v   | dummy_S_FWB2exe[1]                     | NOR2_X1   | 0.000 |   0.479 |    0.789 | 
     | UEXECUTE_BLOCK/MUX_FWB/U99/ZN                     |   ^   | UEXECUTE_BLOCK/MUX_FWB/n35             | NOR2_X1   | 0.076 |   0.555 |    0.865 | 
     | UEXECUTE_BLOCK/MUX_FWB/FE_OFC122_n35/A            |   ^   | UEXECUTE_BLOCK/MUX_FWB/n35             | BUF_X2    | 0.001 |   0.556 |    0.866 | 
     | UEXECUTE_BLOCK/MUX_FWB/FE_OFC122_n35/Z            |   ^   | UEXECUTE_BLOCK/MUX_FWB/FE_OFN122_n35   | BUF_X2    | 0.075 |   0.631 |    0.941 | 
     | UEXECUTE_BLOCK/MUX_FWB/U48/A1                     |   ^   | UEXECUTE_BLOCK/MUX_FWB/FE_OFN122_n35   | AND2_X1   | 0.002 |   0.634 |    0.944 | 
     | UEXECUTE_BLOCK/MUX_FWB/U48/ZN                     |   ^   | UEXECUTE_BLOCK/MUX_FWB/n205            | AND2_X1   | 0.040 |   0.674 |    0.984 | 
     | UEXECUTE_BLOCK/MUX_FWB/U4/A1                      |   ^   | UEXECUTE_BLOCK/MUX_FWB/n205            | OR3_X1    | 0.000 |   0.674 |    0.984 | 
     | UEXECUTE_BLOCK/MUX_FWB/U4/ZN                      |   ^   | S2mem[2]                               | OR3_X1    | 0.042 |   0.716 |    1.026 | 
     | UEXECUTE_BLOCK/ALUIN_MUX/U30/A                    |   ^   | S2mem[2]                               | MUX2_X1   | 0.001 |   0.717 |    1.027 | 
     | UEXECUTE_BLOCK/ALUIN_MUX/U30/Z                    |   ^   | UEXECUTE_BLOCK/FWB2alu[2]              | MUX2_X1   | 0.105 |   0.821 |    1.131 | 
     | UEXECUTE_BLOCK/ALU/U236/A1                        |   ^   | UEXECUTE_BLOCK/FWB2alu[2]              | NAND2_X1  | 0.004 |   0.826 |    1.136 | 
     | UEXECUTE_BLOCK/ALU/U236/ZN                        |   v   | UEXECUTE_BLOCK/ALU/n331                | NAND2_X1  | 0.019 |   0.845 |    1.155 | 
     | UEXECUTE_BLOCK/ALU/U237/A1                        |   v   | UEXECUTE_BLOCK/ALU/n331                | NAND2_X1  | 0.000 |   0.845 |    1.155 | 
     | UEXECUTE_BLOCK/ALU/U237/ZN                        |   ^   | UEXECUTE_BLOCK/ALU/mux_B[2]            | NAND2_X1  | 0.021 |   0.866 |    1.176 | 
     | UEXECUTE_BLOCK/ALU/ADDER/xor32/U28/A              |   ^   | UEXECUTE_BLOCK/ALU/mux_B[2]            | XOR2_X1   | 0.000 |   0.866 |    1.176 | 
     | UEXECUTE_BLOCK/ALU/ADDER/xor32/U28/Z              |   ^   | UEXECUTE_BLOCK/ALU/ADDER/n11           | XOR2_X1   | 0.113 |   0.979 |    1.290 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_x_2/U3/A       |   ^   | UEXECUTE_BLOCK/ALU/ADDER/n11           | XNOR2_X1  | 0.000 |   0.980 |    1.290 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_net_x_2/U3/ZN      |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/p_net[2]   | XNOR2_X1  | 0.051 |   1.031 |    1.341 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xPG_1_1/U2/A2         |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/p_net[2]   | AND2_X1   | 0.000 |   1.031 |    1.341 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xPG_1_1/U2/ZN         |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[1][1] | AND2_X1   | 0.034 |   1.065 |    1.375 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/A2          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/ct/pg_1[1][1] | NAND2_X1  | 0.000 |   1.065 |    1.375 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U3/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6  | NAND2_X1  | 0.013 |   1.078 |    1.389 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/n6  | NAND2_X1  | 0.000 |   1.078 |    1.389 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_2_0/U2/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]  | NAND2_X1  | 0.034 |   1.113 |    1.423 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/A1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[1]  | NAND2_X1  | 0.001 |   1.114 |    1.424 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U3/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6  | NAND2_X1  | 0.021 |   1.134 |    1.445 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/A1          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/n6  | NAND2_X2  | 0.000 |   1.134 |    1.445 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_3_1/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]  | NAND2_X2  | 0.029 |   1.164 |    1.474 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/B1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[2]  | AOI21_X2  | 0.001 |   1.165 |    1.475 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5  | AOI21_X2  | 0.023 |   1.188 |    1.498 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/A           |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/n5  | INV_X4    | 0.000 |   1.188 |    1.498 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_4_3/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[4]  | INV_X4    | 0.022 |   1.210 |    1.520 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U2/B1          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[4]  | AOI21_X1  | 0.004 |   1.214 |    1.524 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U2/ZN          |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/n5  | AOI21_X1  | 0.016 |   1.230 |    1.540 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U1/A           |   v   | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/n5  | INV_X1    | 0.000 |   1.230 |    1.540 | 
     | UEXECUTE_BLOCK/ALU/ADDER/ct/xG_5_6/U1/ZN          |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[7]  | INV_X1    | 0.030 |   1.260 |    1.570 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_7/outmux/U4/S |   ^   | UEXECUTE_BLOCK/ALU/ADDER/carry_pro[7]  | MUX2_X1   | 0.000 |   1.260 |    1.570 | 
     | UEXECUTE_BLOCK/ALU/ADDER/add/csel_N_7/outmux/U4/Z |   v   | UEXECUTE_BLOCK/ALU/n168                | MUX2_X1   | 0.072 |   1.332 |    1.642 | 
     | UEXECUTE_BLOCK/ALU/MULT/U97/B                     |   v   | UEXECUTE_BLOCK/ALU/n168                | MUX2_X1   | 0.000 |   1.332 |    1.642 | 
     | UEXECUTE_BLOCK/ALU/MULT/U97/Z                     |   v   | UEXECUTE_BLOCK/ALU/mult_out[29]        | MUX2_X1   | 0.061 |   1.393 |    1.703 | 
     | UEXECUTE_BLOCK/ALU/U39/B2                         |   v   | UEXECUTE_BLOCK/ALU/mult_out[29]        | AOI222_X1 | 0.000 |   1.393 |    1.703 | 
     | UEXECUTE_BLOCK/ALU/U39/ZN                         |   ^   | UEXECUTE_BLOCK/ALU/n38                 | AOI222_X1 | 0.084 |   1.477 |    1.787 | 
     | UEXECUTE_BLOCK/ALU/U37/A1                         |   ^   | UEXECUTE_BLOCK/ALU/n38                 | NAND2_X1  | 0.000 |   1.477 |    1.787 | 
     | UEXECUTE_BLOCK/ALU/U37/ZN                         |   v   | X2mem[29]                              | NAND2_X1  | 0.040 |   1.517 |    1.827 | 
     | UEXECUTE_REGS/X/Q_reg[29]/D                       |   v   | X2mem[29]                              | DFFR_X1   | 0.012 |   1.529 |    1.839 | 
     +---------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                              |       |               |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock         |           |       |   0.000 |   -0.310 | 
     | clock__L1_I0/A               |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.309 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.273 | 
     | clock__L2_I1/A               |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.272 | 
     | clock__L2_I1/Z               |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.201 | 
     | clock__L3_I39/A              |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.005 |   0.115 |   -0.195 | 
     | clock__L3_I39/Z              |   ^   | clock__L3_N39 | CLKBUF_X3 | 0.062 |   0.176 |   -0.134 | 
     | UEXECUTE_REGS/X/Q_reg[29]/CK |   ^   | clock__L3_N39 | DFFR_X1   | 0.000 |   0.177 |   -0.134 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin UCU/bubble_dec_reg/CK 
Endpoint:   UCU/bubble_dec_reg/D        (v) checked with  leading edge of 'CLK'
Beginpoint: UEXECUTE_REGS/D2/Q_reg[1]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.174
- Setup                         0.032
+ Phase Shift                   1.700
= Required Time                 1.841
- Arrival Time                  1.530
= Slack Time                    0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |           |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | clock                              |   ^   | clock                            |           |       |   0.000 |    0.311 | 
     | clock__L1_I0/A                     |   ^   | clock                            | CLKBUF_X3 | 0.002 |   0.002 |    0.312 | 
     | clock__L1_I0/Z                     |   ^   | clock__L1_N0                     | CLKBUF_X3 | 0.035 |   0.037 |    0.347 | 
     | clock__L2_I1/A                     |   ^   | clock__L1_N0                     | CLKBUF_X3 | 0.001 |   0.038 |    0.349 | 
     | clock__L2_I1/Z                     |   ^   | clock__L2_N1                     | CLKBUF_X3 | 0.071 |   0.109 |    0.420 | 
     | clock__L3_I23/A                    |   ^   | clock__L2_N1                     | CLKBUF_X3 | 0.003 |   0.112 |    0.423 | 
     | clock__L3_I23/Z                    |   ^   | clock__L3_N23                    | CLKBUF_X3 | 0.060 |   0.173 |    0.484 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/CK       |   ^   | clock__L3_N23                    | DFFR_X2   | 0.002 |   0.175 |    0.486 | 
     | UEXECUTE_REGS/D2/Q_reg[1]/Q        |   ^   | D22D3[1]                         | DFFR_X2   | 0.150 |   0.325 |    0.636 | 
     | UFW_LOGIC/U20/A                    |   ^   | D22D3[1]                         | INV_X1    | 0.001 |   0.326 |    0.636 | 
     | UFW_LOGIC/U20/ZN                   |   v   | UFW_LOGIC/n94                    | INV_X1    | 0.023 |   0.349 |    0.659 | 
     | UFW_LOGIC/U76/A1                   |   v   | UFW_LOGIC/n94                    | AOI22_X1  | 0.000 |   0.349 |    0.659 | 
     | UFW_LOGIC/U76/ZN                   |   ^   | UFW_LOGIC/n48                    | AOI22_X1  | 0.033 |   0.382 |    0.693 | 
     | UFW_LOGIC/U21/A                    |   ^   | UFW_LOGIC/n48                    | OAI221_X1 | 0.000 |   0.382 |    0.693 | 
     | UFW_LOGIC/U21/ZN                   |   v   | UFW_LOGIC/n47                    | OAI221_X1 | 0.045 |   0.427 |    0.738 | 
     | UFW_LOGIC/U46/A4                   |   v   | UFW_LOGIC/n47                    | NOR4_X2   | 0.000 |   0.427 |    0.738 | 
     | UFW_LOGIC/U46/ZN                   |   ^   | dummy_S_FWAdec[0]                | NOR4_X2   | 0.110 |   0.537 |    0.848 | 
     | UJUMP_LOGIC/MUX_FWA/U11/A1         |   ^   | dummy_S_FWAdec[0]                | NOR2_X1   | 0.000 |   0.537 |    0.848 | 
     | UJUMP_LOGIC/MUX_FWA/U11/ZN         |   v   | UJUMP_LOGIC/MUX_FWA/n7           | NOR2_X1   | 0.010 |   0.547 |    0.858 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/A |   v   | UJUMP_LOGIC/MUX_FWA/n7           | BUF_X2    | 0.000 |   0.547 |    0.858 | 
     | UJUMP_LOGIC/MUX_FWA/FE_OFC134_n7/Z |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7 | BUF_X2    | 0.054 |   0.602 |    0.912 | 
     | UJUMP_LOGIC/MUX_FWA/U69/A1         |   v   | UJUMP_LOGIC/MUX_FWA/FE_OFN134_n7 | NAND2_X1  | 0.013 |   0.615 |    0.926 | 
     | UJUMP_LOGIC/MUX_FWA/U69/ZN         |   ^   | UJUMP_LOGIC/MUX_FWA/n111         | NAND2_X1  | 0.025 |   0.640 |    0.950 | 
     | UJUMP_LOGIC/MUX_FWA/U67/A3         |   ^   | UJUMP_LOGIC/MUX_FWA/n111         | NAND3_X1  | 0.000 |   0.640 |    0.950 | 
     | UJUMP_LOGIC/MUX_FWA/U67/ZN         |   v   | dummy_A[21]                      | NAND3_X1  | 0.057 |   0.697 |    1.008 | 
     | UJUMP_LOGIC/ZC/U19/A2              |   v   | dummy_A[21]                      | NOR2_X1   | 0.022 |   0.719 |    1.030 | 
     | UJUMP_LOGIC/ZC/U19/ZN              |   ^   | UJUMP_LOGIC/ZC/n41               | NOR2_X1   | 0.040 |   0.758 |    1.069 | 
     | UJUMP_LOGIC/ZC/U16/A4              |   ^   | UJUMP_LOGIC/ZC/n41               | NAND4_X1  | 0.000 |   0.758 |    1.069 | 
     | UJUMP_LOGIC/ZC/U16/ZN              |   v   | UJUMP_LOGIC/ZC/n33               | NAND4_X1  | 0.031 |   0.790 |    1.101 | 
     | UJUMP_LOGIC/ZC/U30/A1              |   v   | UJUMP_LOGIC/ZC/n33               | NOR2_X1   | 0.000 |   0.790 |    1.101 | 
     | UJUMP_LOGIC/ZC/U30/ZN              |   ^   | UJUMP_LOGIC/ZC/n14               | NOR2_X1   | 0.023 |   0.813 |    1.123 | 
     | UJUMP_LOGIC/ZC/U6/A1               |   ^   | UJUMP_LOGIC/ZC/n14               | AND3_X1   | 0.000 |   0.813 |    1.123 | 
     | UJUMP_LOGIC/ZC/U6/ZN               |   ^   | UJUMP_LOGIC/ZC/n42               | AND3_X1   | 0.046 |   0.859 |    1.170 | 
     | UJUMP_LOGIC/ZC/U7/A                |   ^   | UJUMP_LOGIC/ZC/n42               | XNOR2_X1  | 0.000 |   0.859 |    1.170 | 
     | UJUMP_LOGIC/ZC/U7/ZN               |   ^   | UJUMP_LOGIC/branch_sel           | XNOR2_X1  | 0.038 |   0.897 |    1.208 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/A  |   ^   | UJUMP_LOGIC/branch_sel           | CLKBUF_X3 | 0.000 |   0.897 |    1.208 | 
     | UJUMP_LOGIC/FE_OFC23_branch_sel/Z  |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel  | CLKBUF_X3 | 0.082 |   0.979 |    1.290 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/S        |   ^   | UJUMP_LOGIC/FE_OFN23_branch_sel  | MUX2_X1   | 0.001 |   0.980 |    1.291 | 
     | UJUMP_LOGIC/BRANCHMUX/U10/Z        |   v   | dummy_branch_target[2]           | MUX2_X1   | 0.061 |   1.041 |    1.352 | 
     | UFETCH_BLOCK/MUXTARGET/U42/A1      |   v   | dummy_branch_target[2]           | AND2_X1   | 0.000 |   1.041 |    1.352 | 
     | UFETCH_BLOCK/MUXTARGET/U42/ZN      |   v   | UFETCH_BLOCK/MUXTARGET/n174      | AND2_X1   | 0.027 |   1.068 |    1.379 | 
     | UFETCH_BLOCK/MUXTARGET/U38/A1      |   v   | UFETCH_BLOCK/MUXTARGET/n174      | OR3_X1    | 0.000 |   1.068 |    1.379 | 
     | UFETCH_BLOCK/MUXTARGET/U38/ZN      |   v   | TARGET_PC[2]                     | OR3_X1    | 0.117 |   1.186 |    1.497 | 
     | UBTB/U1132/B1                      |   v   | TARGET_PC[2]                     | AOI221_X1 | 0.004 |   1.190 |    1.501 | 
     | UBTB/U1132/ZN                      |   ^   | UBTB/n2240                       | AOI221_X1 | 0.082 |   1.272 |    1.583 | 
     | UBTB/U806/A4                       |   ^   | UBTB/n2240                       | AND4_X1   | 0.000 |   1.272 |    1.583 | 
     | UBTB/U806/ZN                       |   ^   | UBTB/n655                        | AND4_X1   | 0.071 |   1.343 |    1.653 | 
     | UBTB/U791/A1                       |   ^   | UBTB/n655                        | AND4_X1   | 0.000 |   1.343 |    1.653 | 
     | UBTB/U791/ZN                       |   ^   | UBTB/n2211                       | AND4_X1   | 0.053 |   1.396 |    1.706 | 
     | UBTB/U876/B1                       |   ^   | UBTB/n2211                       | AOI21_X1  | 0.000 |   1.396 |    1.706 | 
     | UBTB/U876/ZN                       |   v   | mispredict                       | AOI21_X1  | 0.033 |   1.428 |    1.739 | 
     | UCU/STALL_L/U41/A                  |   v   | mispredict                       | INV_X1    | 0.000 |   1.429 |    1.739 | 
     | UCU/STALL_L/U41/ZN                 |   ^   | UCU/STALL_L/n16                  | INV_X1    | 0.031 |   1.460 |    1.771 | 
     | UCU/STALL_L/U2/A2                  |   ^   | UCU/STALL_L/n16                  | NOR2_X1   | 0.000 |   1.460 |    1.771 | 
     | UCU/STALL_L/U2/ZN                  |   v   | UCU/next_bubble_dec              | NOR2_X1   | 0.011 |   1.471 |    1.782 | 
     | UCU/U146/A                         |   v   | UCU/next_bubble_dec              | MUX2_X1   | 0.000 |   1.471 |    1.782 | 
     | UCU/U146/Z                         |   v   | UCU/n157                         | MUX2_X1   | 0.060 |   1.530 |    1.841 | 
     | UCU/bubble_dec_reg/D               |   v   | UCU/n157                         | DFF_X1    | 0.000 |   1.530 |    1.841 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                       |       |               |           |       |  Time   |   Time   | 
     |-----------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock                 |   ^   | clock         |           |       |   0.000 |   -0.311 | 
     | clock__L1_I0/A        |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.309 | 
     | clock__L1_I0/Z        |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.274 | 
     | clock__L2_I1/A        |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.001 |   0.038 |   -0.273 | 
     | clock__L2_I1/Z        |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.071 |   0.109 |   -0.202 | 
     | clock__L3_I32/A       |   ^   | clock__L2_N1  | CLKBUF_X3 | 0.004 |   0.113 |   -0.198 | 
     | clock__L3_I32/Z       |   ^   | clock__L3_N32 | CLKBUF_X3 | 0.060 |   0.172 |   -0.138 | 
     | UCU/bubble_dec_reg/CK |   ^   | clock__L3_N32 | DFF_X1    | 0.001 |   0.174 |   -0.137 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RF/OUT2_reg[3]/CK 
Endpoint:   RF/OUT2_reg[3]/D           (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.180
- Setup                         0.034
+ Phase Shift                   1.700
= Required Time                 1.845
- Arrival Time                  1.533
= Slack Time                    0.313
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.313 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.001 |    0.314 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.349 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.352 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.108 |    0.421 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.425 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.487 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.489 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.596 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.596 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.643 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.643 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.674 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.674 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.696 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.696 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.715 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.715 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.787 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.787 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.823 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.823 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.904 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.904 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.923 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.923 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    1.026 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    1.026 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.113 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.114 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.135 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.135 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.875 |    1.188 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.875 |    1.188 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.020 |   0.895 |    1.207 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.895 |    1.207 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.114 |   1.009 |    1.322 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.011 |    1.323 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.043 |   1.054 |    1.367 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.054 |    1.367 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.032 |   1.086 |    1.399 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.086 |    1.399 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.029 |   1.115 |    1.428 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.116 |    1.428 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.263 |    1.576 | 
     | RF/U2387/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.001 |   1.264 |    1.577 | 
     | RF/U2387/ZN                  |   ^   | RF/n5064                  | AOI22_X1  | 0.078 |   1.342 |    1.655 | 
     | RF/U2375/A                   |   ^   | RF/n5064                  | OAI211_X1 | 0.000 |   1.342 |    1.655 | 
     | RF/U2375/ZN                  |   v   | RF/n5060                  | OAI211_X1 | 0.045 |   1.387 |    1.700 | 
     | RF/U2372/A                   |   v   | RF/n5060                  | AOI211_X1 | 0.000 |   1.387 |    1.700 | 
     | RF/U2372/ZN                  |   ^   | RF/n5059                  | AOI211_X1 | 0.109 |   1.496 |    1.809 | 
     | RF/U2371/A4                  |   ^   | RF/n5059                  | NAND4_X1  | 0.000 |   1.496 |    1.809 | 
     | RF/U2371/ZN                  |   v   | RF/n2734                  | NAND4_X1  | 0.037 |   1.533 |    1.845 | 
     | RF/OUT2_reg[3]/D             |   v   | RF/n2734                  | DFF_X1    | 0.000 |   1.533 |    1.845 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin        |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                   |       |               |           |       |  Time   |   Time   | 
     |-------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock             |   ^   | clock         |           |       |   0.000 |   -0.313 | 
     | clock__L1_I0/A    |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.311 | 
     | clock__L1_I0/Z    |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.276 | 
     | clock__L2_I0/A    |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.039 |   -0.274 | 
     | clock__L2_I0/Z    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.069 |   0.109 |   -0.204 | 
     | clock__L3_I14/A   |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.006 |   0.115 |   -0.198 | 
     | clock__L3_I14/Z   |   ^   | clock__L3_N14 | CLKBUF_X3 | 0.064 |   0.178 |   -0.134 | 
     | RF/OUT2_reg[3]/CK |   ^   | clock__L3_N14 | DFF_X1    | 0.001 |   0.180 |   -0.133 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RF/OUT2_reg[17]/CK 
Endpoint:   RF/OUT2_reg[17]/D          (v) checked with  leading edge of 'CLK'
Beginpoint: UDECODE_REGS/rB/Q_reg[4]/Q (v) triggered by  leading edge of 'CLK'
Path Groups: {reg2reg}
Analysis View: default
Other End Arrival Time          0.179
- Setup                         0.036
+ Phase Shift                   1.700
= Required Time                 1.843
- Arrival Time                  1.530
= Slack Time                    0.313
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                              |       |                           |           |       |  Time   |   Time   | 
     |------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clock                        |   ^   | clock                     |           |       |   0.000 |    0.313 | 
     | clock__L1_I0/A               |   ^   | clock                     | CLKBUF_X3 | 0.002 |   0.002 |    0.315 | 
     | clock__L1_I0/Z               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.035 |   0.037 |    0.350 | 
     | clock__L2_I0/A               |   ^   | clock__L1_N0              | CLKBUF_X3 | 0.002 |   0.039 |    0.352 | 
     | clock__L2_I0/Z               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.069 |   0.109 |    0.422 | 
     | clock__L3_I0/A               |   ^   | clock__L2_N0              | CLKBUF_X3 | 0.004 |   0.113 |    0.426 | 
     | clock__L3_I0/Z               |   ^   | clock__L3_N0              | CLKBUF_X3 | 0.062 |   0.174 |    0.488 | 
     | UDECODE_REGS/rB/Q_reg[4]/CK  |   ^   | clock__L3_N0              | DFFR_X1   | 0.002 |   0.177 |    0.490 | 
     | UDECODE_REGS/rB/Q_reg[4]/Q   |   v   | rB2mux[4]                 | DFFR_X1   | 0.107 |   0.283 |    0.597 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/B2 |   v   | rB2mux[4]                 | AOI22_X1  | 0.000 |   0.283 |    0.597 | 
     | UEXECUTE_BLOCK/MUXDEST/U2/ZN |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | AOI22_X1  | 0.047 |   0.331 |    0.644 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/A1 |   ^   | UEXECUTE_BLOCK/MUXDEST/n1 | NAND2_X1  | 0.000 |   0.331 |    0.644 | 
     | UEXECUTE_BLOCK/MUXDEST/U1/ZN |   v   | muxed_dest2exe[4]         | NAND2_X1  | 0.031 |   0.361 |    0.674 | 
     | UCU/STALL_L/U10/A            |   v   | muxed_dest2exe[4]         | INV_X1    | 0.000 |   0.361 |    0.674 | 
     | UCU/STALL_L/U10/ZN           |   ^   | UCU/STALL_L/n29           | INV_X1    | 0.022 |   0.383 |    0.696 | 
     | UCU/STALL_L/U8/B1            |   ^   | UCU/STALL_L/n29           | OAI22_X1  | 0.000 |   0.383 |    0.696 | 
     | UCU/STALL_L/U8/ZN            |   v   | UCU/STALL_L/n31           | OAI22_X1  | 0.019 |   0.402 |    0.716 | 
     | UCU/STALL_L/U7/A             |   v   | UCU/STALL_L/n31           | AOI221_X1 | 0.000 |   0.402 |    0.716 | 
     | UCU/STALL_L/U7/ZN            |   ^   | UCU/STALL_L/n28           | AOI221_X1 | 0.072 |   0.475 |    0.788 | 
     | UCU/STALL_L/U28/A3           |   ^   | UCU/STALL_L/n28           | NAND4_X1  | 0.000 |   0.475 |    0.788 | 
     | UCU/STALL_L/U28/ZN           |   v   | UCU/STALL_L/n71           | NAND4_X1  | 0.036 |   0.511 |    0.824 | 
     | UCU/STALL_L/U29/A4           |   v   | UCU/STALL_L/n71           | NOR4_X1   | 0.000 |   0.511 |    0.824 | 
     | UCU/STALL_L/U29/ZN           |   ^   | UCU/STALL_L/n72           | NOR4_X1   | 0.080 |   0.591 |    0.904 | 
     | UCU/STALL_L/U30/A            |   ^   | UCU/STALL_L/n72           | AOI21_X1  | 0.000 |   0.591 |    0.904 | 
     | UCU/STALL_L/U30/ZN           |   v   | UCU/STALL_L/n73           | AOI21_X1  | 0.019 |   0.610 |    0.923 | 
     | UCU/STALL_L/U31/B2           |   v   | UCU/STALL_L/n73           | OAI33_X1  | 0.000 |   0.610 |    0.923 | 
     | UCU/STALL_L/U31/ZN           |   ^   | UCU/stall_fetch_o_TEMP    | OAI33_X1  | 0.104 |   0.714 |    1.027 | 
     | UCU/U23/A2                   |   ^   | UCU/stall_fetch_o_TEMP    | OR2_X2    | 0.000 |   0.714 |    1.027 | 
     | UCU/U23/ZN                   |   ^   | n10                       | OR2_X2    | 0.087 |   0.801 |    1.114 | 
     | U11/A                        |   ^   | n10                       | INV_X1    | 0.000 |   0.801 |    1.114 | 
     | U11/ZN                       |   v   | n22                       | INV_X1    | 0.021 |   0.822 |    1.135 | 
     | RF/U163/A1                   |   v   | n22                       | NOR2_X1   | 0.000 |   0.822 |    1.135 | 
     | RF/U163/ZN                   |   ^   | RF/n5197                  | NOR2_X1   | 0.053 |   0.875 |    1.188 | 
     | RF/U2526/B                   |   ^   | RF/n5197                  | AOI211_X1 | 0.000 |   0.875 |    1.188 | 
     | RF/U2526/ZN                  |   v   | RF/n4199                  | AOI211_X1 | 0.020 |   0.895 |    1.208 | 
     | RF/FE_OFC59_n4199/A          |   v   | RF/n4199                  | CLKBUF_X2 | 0.000 |   0.895 |    1.208 | 
     | RF/FE_OFC59_n4199/Z          |   v   | RF/FE_OFN59_n4199         | CLKBUF_X2 | 0.114 |   1.009 |    1.322 | 
     | RF/U159/A                    |   v   | RF/FE_OFN59_n4199         | INV_X1    | 0.002 |   1.011 |    1.324 | 
     | RF/U159/ZN                   |   ^   | RF/n6387                  | INV_X1    | 0.043 |   1.054 |    1.367 | 
     | RF/U2510/A1                  |   ^   | RF/n6387                  | OR2_X1    | 0.000 |   1.054 |    1.367 | 
     | RF/U2510/ZN                  |   ^   | RF/n5185                  | OR2_X1    | 0.032 |   1.086 |    1.399 | 
     | RF/U2494/A2                  |   ^   | RF/n5185                  | NOR2_X1   | 0.000 |   1.086 |    1.399 | 
     | RF/U2494/ZN                  |   v   | RF/n4229                  | NOR2_X1   | 0.029 |   1.115 |    1.428 | 
     | RF/FE_OFC77_n4229/A          |   v   | RF/n4229                  | CLKBUF_X1 | 0.001 |   1.116 |    1.429 | 
     | RF/FE_OFC77_n4229/Z          |   v   | RF/FE_OFN77_n4229         | CLKBUF_X1 | 0.147 |   1.263 |    1.576 | 
     | RF/U2023/B2                  |   v   | RF/FE_OFN77_n4229         | AOI22_X1  | 0.005 |   1.268 |    1.581 | 
     | RF/U2023/ZN                  |   ^   | RF/n4644                  | AOI22_X1  | 0.079 |   1.347 |    1.660 | 
     | RF/U2011/A                   |   ^   | RF/n4644                  | OAI211_X1 | 0.000 |   1.347 |    1.660 | 
     | RF/U2011/ZN                  |   v   | RF/n4640                  | OAI211_X1 | 0.046 |   1.393 |    1.706 | 
     | RF/U2008/A                   |   v   | RF/n4640                  | AOI211_X1 | 0.000 |   1.393 |    1.706 | 
     | RF/U2008/ZN                  |   ^   | RF/n4639                  | AOI211_X1 | 0.097 |   1.490 |    1.803 | 
     | RF/U2007/A4                  |   ^   | RF/n4639                  | NAND4_X1  | 0.000 |   1.490 |    1.803 | 
     | RF/U2007/ZN                  |   v   | RF/n2762                  | NAND4_X1  | 0.040 |   1.530 |    1.843 | 
     | RF/OUT2_reg[17]/D            |   v   | RF/n2762                  | DFF_X1    | 0.000 |   1.530 |    1.843 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |               |           |       |  Time   |   Time   | 
     |--------------------+-------+---------------+-----------+-------+---------+----------| 
     | clock              |   ^   | clock         |           |       |   0.000 |   -0.313 | 
     | clock__L1_I0/A     |   ^   | clock         | CLKBUF_X3 | 0.002 |   0.001 |   -0.312 | 
     | clock__L1_I0/Z     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.035 |   0.037 |   -0.277 | 
     | clock__L2_I0/A     |   ^   | clock__L1_N0  | CLKBUF_X3 | 0.002 |   0.039 |   -0.274 | 
     | clock__L2_I0/Z     |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.069 |   0.109 |   -0.205 | 
     | clock__L3_I13/A    |   ^   | clock__L2_N0  | CLKBUF_X3 | 0.007 |   0.116 |   -0.198 | 
     | clock__L3_I13/Z    |   ^   | clock__L3_N13 | CLKBUF_X3 | 0.061 |   0.177 |   -0.136 | 
     | RF/OUT2_reg[17]/CK |   ^   | clock__L3_N13 | DFF_X1    | 0.002 |   0.179 |   -0.135 | 
     +-------------------------------------------------------------------------------------+ 

