
EncoderTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000df0c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000728  0800e0e0  0800e0e0  0000f0e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e808  0800e808  00010320  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e808  0800e808  0000f808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e810  0800e810  00010320  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e810  0800e810  0000f810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e814  0800e814  0000f814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000320  20000000  0800e818  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000388  20000320  0800eb38  00010320  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200006a8  0800eb38  000106a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010320  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b866  00000000  00000000  00010350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fa0  00000000  00000000  0002bbb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001808  00000000  00000000  0002eb58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001301  00000000  00000000  00030360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026e17  00000000  00000000  00031661  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b43d  00000000  00000000  00058478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edacb  00000000  00000000  000738b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00161380  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b04  00000000  00000000  001613c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  00168ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000320 	.word	0x20000320
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e0c4 	.word	0x0800e0c4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000324 	.word	0x20000324
 800020c:	0800e0c4 	.word	0x0800e0c4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b988 	b.w	8000fb0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	468e      	mov	lr, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	4688      	mov	r8, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4617      	mov	r7, r2
 8000ccc:	d962      	bls.n	8000d94 <__udivmoddi4+0xdc>
 8000cce:	fab2 f682 	clz	r6, r2
 8000cd2:	b14e      	cbz	r6, 8000ce8 <__udivmoddi4+0x30>
 8000cd4:	f1c6 0320 	rsb	r3, r6, #32
 8000cd8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cdc:	fa20 f303 	lsr.w	r3, r0, r3
 8000ce0:	40b7      	lsls	r7, r6
 8000ce2:	ea43 0808 	orr.w	r8, r3, r8
 8000ce6:	40b4      	lsls	r4, r6
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	fa1f fc87 	uxth.w	ip, r7
 8000cf0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cf4:	0c23      	lsrs	r3, r4, #16
 8000cf6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cfa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfe:	fb01 f20c 	mul.w	r2, r1, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d909      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d0c:	f080 80ea 	bcs.w	8000ee4 <__udivmoddi4+0x22c>
 8000d10:	429a      	cmp	r2, r3
 8000d12:	f240 80e7 	bls.w	8000ee4 <__udivmoddi4+0x22c>
 8000d16:	3902      	subs	r1, #2
 8000d18:	443b      	add	r3, r7
 8000d1a:	1a9a      	subs	r2, r3, r2
 8000d1c:	b2a3      	uxth	r3, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2e:	459c      	cmp	ip, r3
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x8e>
 8000d32:	18fb      	adds	r3, r7, r3
 8000d34:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d38:	f080 80d6 	bcs.w	8000ee8 <__udivmoddi4+0x230>
 8000d3c:	459c      	cmp	ip, r3
 8000d3e:	f240 80d3 	bls.w	8000ee8 <__udivmoddi4+0x230>
 8000d42:	443b      	add	r3, r7
 8000d44:	3802      	subs	r0, #2
 8000d46:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4a:	eba3 030c 	sub.w	r3, r3, ip
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11d      	cbz	r5, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40f3      	lsrs	r3, r6
 8000d54:	2200      	movs	r2, #0
 8000d56:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d905      	bls.n	8000d6e <__udivmoddi4+0xb6>
 8000d62:	b10d      	cbz	r5, 8000d68 <__udivmoddi4+0xb0>
 8000d64:	e9c5 0100 	strd	r0, r1, [r5]
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4608      	mov	r0, r1
 8000d6c:	e7f5      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d6e:	fab3 f183 	clz	r1, r3
 8000d72:	2900      	cmp	r1, #0
 8000d74:	d146      	bne.n	8000e04 <__udivmoddi4+0x14c>
 8000d76:	4573      	cmp	r3, lr
 8000d78:	d302      	bcc.n	8000d80 <__udivmoddi4+0xc8>
 8000d7a:	4282      	cmp	r2, r0
 8000d7c:	f200 8105 	bhi.w	8000f8a <__udivmoddi4+0x2d2>
 8000d80:	1a84      	subs	r4, r0, r2
 8000d82:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d86:	2001      	movs	r0, #1
 8000d88:	4690      	mov	r8, r2
 8000d8a:	2d00      	cmp	r5, #0
 8000d8c:	d0e5      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d8e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d92:	e7e2      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	2a00      	cmp	r2, #0
 8000d96:	f000 8090 	beq.w	8000eba <__udivmoddi4+0x202>
 8000d9a:	fab2 f682 	clz	r6, r2
 8000d9e:	2e00      	cmp	r6, #0
 8000da0:	f040 80a4 	bne.w	8000eec <__udivmoddi4+0x234>
 8000da4:	1a8a      	subs	r2, r1, r2
 8000da6:	0c03      	lsrs	r3, r0, #16
 8000da8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dac:	b280      	uxth	r0, r0
 8000dae:	b2bc      	uxth	r4, r7
 8000db0:	2101      	movs	r1, #1
 8000db2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000db6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dbe:	fb04 f20c 	mul.w	r2, r4, ip
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d907      	bls.n	8000dd6 <__udivmoddi4+0x11e>
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x11c>
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f200 80e0 	bhi.w	8000f94 <__udivmoddi4+0x2dc>
 8000dd4:	46c4      	mov	ip, r8
 8000dd6:	1a9b      	subs	r3, r3, r2
 8000dd8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ddc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000de0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000de4:	fb02 f404 	mul.w	r4, r2, r4
 8000de8:	429c      	cmp	r4, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x144>
 8000dec:	18fb      	adds	r3, r7, r3
 8000dee:	f102 30ff 	add.w	r0, r2, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x142>
 8000df4:	429c      	cmp	r4, r3
 8000df6:	f200 80ca 	bhi.w	8000f8e <__udivmoddi4+0x2d6>
 8000dfa:	4602      	mov	r2, r0
 8000dfc:	1b1b      	subs	r3, r3, r4
 8000dfe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e02:	e7a5      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e04:	f1c1 0620 	rsb	r6, r1, #32
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e0e:	431f      	orrs	r7, r3
 8000e10:	fa0e f401 	lsl.w	r4, lr, r1
 8000e14:	fa20 f306 	lsr.w	r3, r0, r6
 8000e18:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e1c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e20:	4323      	orrs	r3, r4
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	fa1f fc87 	uxth.w	ip, r7
 8000e2a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e2e:	0c1c      	lsrs	r4, r3, #16
 8000e30:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e34:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e38:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e42:	d909      	bls.n	8000e58 <__udivmoddi4+0x1a0>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e4a:	f080 809c 	bcs.w	8000f86 <__udivmoddi4+0x2ce>
 8000e4e:	45a6      	cmp	lr, r4
 8000e50:	f240 8099 	bls.w	8000f86 <__udivmoddi4+0x2ce>
 8000e54:	3802      	subs	r0, #2
 8000e56:	443c      	add	r4, r7
 8000e58:	eba4 040e 	sub.w	r4, r4, lr
 8000e5c:	fa1f fe83 	uxth.w	lr, r3
 8000e60:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e64:	fb09 4413 	mls	r4, r9, r3, r4
 8000e68:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e6c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e70:	45a4      	cmp	ip, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x1ce>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e7a:	f080 8082 	bcs.w	8000f82 <__udivmoddi4+0x2ca>
 8000e7e:	45a4      	cmp	ip, r4
 8000e80:	d97f      	bls.n	8000f82 <__udivmoddi4+0x2ca>
 8000e82:	3b02      	subs	r3, #2
 8000e84:	443c      	add	r4, r7
 8000e86:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e8a:	eba4 040c 	sub.w	r4, r4, ip
 8000e8e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e92:	4564      	cmp	r4, ip
 8000e94:	4673      	mov	r3, lr
 8000e96:	46e1      	mov	r9, ip
 8000e98:	d362      	bcc.n	8000f60 <__udivmoddi4+0x2a8>
 8000e9a:	d05f      	beq.n	8000f5c <__udivmoddi4+0x2a4>
 8000e9c:	b15d      	cbz	r5, 8000eb6 <__udivmoddi4+0x1fe>
 8000e9e:	ebb8 0203 	subs.w	r2, r8, r3
 8000ea2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ea6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eaa:	fa22 f301 	lsr.w	r3, r2, r1
 8000eae:	431e      	orrs	r6, r3
 8000eb0:	40cc      	lsrs	r4, r1
 8000eb2:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	e74f      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000eba:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ebe:	0c01      	lsrs	r1, r0, #16
 8000ec0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ec4:	b280      	uxth	r0, r0
 8000ec6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eca:	463b      	mov	r3, r7
 8000ecc:	4638      	mov	r0, r7
 8000ece:	463c      	mov	r4, r7
 8000ed0:	46b8      	mov	r8, r7
 8000ed2:	46be      	mov	lr, r7
 8000ed4:	2620      	movs	r6, #32
 8000ed6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eda:	eba2 0208 	sub.w	r2, r2, r8
 8000ede:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ee2:	e766      	b.n	8000db2 <__udivmoddi4+0xfa>
 8000ee4:	4601      	mov	r1, r0
 8000ee6:	e718      	b.n	8000d1a <__udivmoddi4+0x62>
 8000ee8:	4610      	mov	r0, r2
 8000eea:	e72c      	b.n	8000d46 <__udivmoddi4+0x8e>
 8000eec:	f1c6 0220 	rsb	r2, r6, #32
 8000ef0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ef4:	40b7      	lsls	r7, r6
 8000ef6:	40b1      	lsls	r1, r6
 8000ef8:	fa20 f202 	lsr.w	r2, r0, r2
 8000efc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f00:	430a      	orrs	r2, r1
 8000f02:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f06:	b2bc      	uxth	r4, r7
 8000f08:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb08 f904 	mul.w	r9, r8, r4
 8000f16:	40b0      	lsls	r0, r6
 8000f18:	4589      	cmp	r9, r1
 8000f1a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f1e:	b280      	uxth	r0, r0
 8000f20:	d93e      	bls.n	8000fa0 <__udivmoddi4+0x2e8>
 8000f22:	1879      	adds	r1, r7, r1
 8000f24:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f28:	d201      	bcs.n	8000f2e <__udivmoddi4+0x276>
 8000f2a:	4589      	cmp	r9, r1
 8000f2c:	d81f      	bhi.n	8000f6e <__udivmoddi4+0x2b6>
 8000f2e:	eba1 0109 	sub.w	r1, r1, r9
 8000f32:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f36:	fb09 f804 	mul.w	r8, r9, r4
 8000f3a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f3e:	b292      	uxth	r2, r2
 8000f40:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f44:	4542      	cmp	r2, r8
 8000f46:	d229      	bcs.n	8000f9c <__udivmoddi4+0x2e4>
 8000f48:	18ba      	adds	r2, r7, r2
 8000f4a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f4e:	d2c4      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f50:	4542      	cmp	r2, r8
 8000f52:	d2c2      	bcs.n	8000eda <__udivmoddi4+0x222>
 8000f54:	f1a9 0102 	sub.w	r1, r9, #2
 8000f58:	443a      	add	r2, r7
 8000f5a:	e7be      	b.n	8000eda <__udivmoddi4+0x222>
 8000f5c:	45f0      	cmp	r8, lr
 8000f5e:	d29d      	bcs.n	8000e9c <__udivmoddi4+0x1e4>
 8000f60:	ebbe 0302 	subs.w	r3, lr, r2
 8000f64:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f68:	3801      	subs	r0, #1
 8000f6a:	46e1      	mov	r9, ip
 8000f6c:	e796      	b.n	8000e9c <__udivmoddi4+0x1e4>
 8000f6e:	eba7 0909 	sub.w	r9, r7, r9
 8000f72:	4449      	add	r1, r9
 8000f74:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f78:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7c:	fb09 f804 	mul.w	r8, r9, r4
 8000f80:	e7db      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f82:	4673      	mov	r3, lr
 8000f84:	e77f      	b.n	8000e86 <__udivmoddi4+0x1ce>
 8000f86:	4650      	mov	r0, sl
 8000f88:	e766      	b.n	8000e58 <__udivmoddi4+0x1a0>
 8000f8a:	4608      	mov	r0, r1
 8000f8c:	e6fd      	b.n	8000d8a <__udivmoddi4+0xd2>
 8000f8e:	443b      	add	r3, r7
 8000f90:	3a02      	subs	r2, #2
 8000f92:	e733      	b.n	8000dfc <__udivmoddi4+0x144>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	443b      	add	r3, r7
 8000f9a:	e71c      	b.n	8000dd6 <__udivmoddi4+0x11e>
 8000f9c:	4649      	mov	r1, r9
 8000f9e:	e79c      	b.n	8000eda <__udivmoddi4+0x222>
 8000fa0:	eba1 0109 	sub.w	r1, r1, r9
 8000fa4:	46c4      	mov	ip, r8
 8000fa6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000faa:	fb09 f804 	mul.w	r8, r9, r4
 8000fae:	e7c4      	b.n	8000f3a <__udivmoddi4+0x282>

08000fb0 <__aeabi_idiv0>:
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <bmi3_init>:
/*!
 * @brief This API is the entry point for bmi3 sensor. It reads and validates the
 * chip-id of the sensor.
 */
int8_t bmi3_init(struct bmi3_dev *dev)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to assign chip id */
    uint8_t chip_id[2] = { 0 };
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	81bb      	strh	r3, [r7, #12]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8000fc0:	6878      	ldr	r0, [r7, #4]
 8000fc2:	f001 fafb 	bl	80025bc <null_ptr_check>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMI3_OK)
 8000fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d10d      	bne.n	8000fee <bmi3_init+0x3a>
    {
        dev->chip_id = 0;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	701a      	strb	r2, [r3, #0]

        /* An extra dummy byte is read during SPI read */
        if (dev->intf == BMI3_SPI_INTF)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	7a5b      	ldrb	r3, [r3, #9]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d103      	bne.n	8000fe8 <bmi3_init+0x34>
        {
            dev->dummy_byte = 1;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	72da      	strb	r2, [r3, #11]
 8000fe6:	e002      	b.n	8000fee <bmi3_init+0x3a>
        }
        else
        {
            dev->dummy_byte = 2;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2202      	movs	r2, #2
 8000fec:	72da      	strb	r2, [r3, #11]
        }
    }

    if (rslt == BMI3_OK)
 8000fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d118      	bne.n	8001028 <bmi3_init+0x74>
    {
        /* Perform soft-reset to bring all register values to their default values */
        rslt = bmi3_soft_reset(dev);
 8000ff6:	6878      	ldr	r0, [r7, #4]
 8000ff8:	f000 f8d4 	bl	80011a4 <bmi3_soft_reset>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 8001000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d10f      	bne.n	8001028 <bmi3_init+0x74>
        {
            /* Read chip-id of the BMI3 sensor */
            rslt = bmi3_get_regs(BMI3_REG_CHIP_ID, chip_id, 2, dev);
 8001008:	f107 010c 	add.w	r1, r7, #12
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2202      	movs	r2, #2
 8001010:	2000      	movs	r0, #0
 8001012:	f000 f821 	bl	8001058 <bmi3_get_regs>
 8001016:	4603      	mov	r3, r0
 8001018:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMI3_OK)
 800101a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d102      	bne.n	8001028 <bmi3_init+0x74>
            {
                dev->chip_id = chip_id[0];
 8001022:	7b3a      	ldrb	r2, [r7, #12]
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if (rslt == BMI3_OK)
 8001028:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d10d      	bne.n	800104c <bmi3_init+0x98>
    {
        if (((chip_id[1] & BMI3_REV_ID_MASK) >> BMI3_REV_ID_POS) == BMI3_ENABLE)
 8001030:	7b7b      	ldrb	r3, [r7, #13]
 8001032:	091b      	lsrs	r3, r3, #4
 8001034:	b2db      	uxtb	r3, r3
 8001036:	2b01      	cmp	r3, #1
 8001038:	d104      	bne.n	8001044 <bmi3_init+0x90>
        {
            dev->accel_bit_width = BMI3_ACC_DP_OFF_XYZ_14_BIT_MASK;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	f643 72ff 	movw	r2, #16383	@ 0x3fff
 8001040:	839a      	strh	r2, [r3, #28]
 8001042:	e003      	b.n	800104c <bmi3_init+0x98>
        }
        else
        {
            dev->accel_bit_width = BMI3_ACC_DP_OFF_XYZ_13_BIT_MASK;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 800104a:	839a      	strh	r2, [r3, #28]
        }
    }

    return rslt;
 800104c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001050:	4618      	mov	r0, r3
 8001052:	3710      	adds	r7, #16
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <bmi3_get_regs>:
 * @note For most of the registers auto address increment applies, with the
 * exception of a few special registers, which trap the address. For e.g.,
 * Register address - 0x03.
 */
int8_t bmi3_get_regs(uint8_t reg_addr, uint8_t *data, uint16_t len, struct bmi3_dev *dev)
{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	b0a7      	sub	sp, #156	@ 0x9c
 800105c:	af00      	add	r7, sp, #0
 800105e:	60b9      	str	r1, [r7, #8]
 8001060:	607b      	str	r3, [r7, #4]
 8001062:	4603      	mov	r3, r0
 8001064:	73fb      	strb	r3, [r7, #15]
 8001066:	4613      	mov	r3, r2
 8001068:	81bb      	strh	r3, [r7, #12]

    /* Variable to define temporary buffer */
    uint8_t temp_buf[BMI3_MAX_LEN];

    /* Variable to define loop */
    uint16_t index = 0;
 800106a:	2300      	movs	r3, #0
 800106c:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f001 faa3 	bl	80025bc <null_ptr_check>
 8001076:	4603      	mov	r3, r0
 8001078:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97

    if ((rslt == BMI3_OK) && (data != NULL))
 800107c:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
 8001080:	2b00      	cmp	r3, #0
 8001082:	d145      	bne.n	8001110 <bmi3_get_regs+0xb8>
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d042      	beq.n	8001110 <bmi3_get_regs+0xb8>
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI3_SPI_INTF)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	7a5b      	ldrb	r3, [r3, #9]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d103      	bne.n	800109a <bmi3_get_regs+0x42>
        {
            reg_addr = (reg_addr | BMI3_SPI_RD_MASK);
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001098:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, temp_buf, len + dev->dummy_byte, dev->intf_ptr);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	691c      	ldr	r4, [r3, #16]
 800109e:	89bb      	ldrh	r3, [r7, #12]
 80010a0:	687a      	ldr	r2, [r7, #4]
 80010a2:	7ad2      	ldrb	r2, [r2, #11]
 80010a4:	4413      	add	r3, r2
 80010a6:	461a      	mov	r2, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	f107 0114 	add.w	r1, r7, #20
 80010b0:	7bf8      	ldrb	r0, [r7, #15]
 80010b2:	47a0      	blx	r4
 80010b4:	4603      	mov	r3, r0
 80010b6:	461a      	mov	r2, r3
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	729a      	strb	r2, [r3, #10]
        dev->delay_us(2, dev->intf_ptr);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	699b      	ldr	r3, [r3, #24]
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	6852      	ldr	r2, [r2, #4]
 80010c4:	4611      	mov	r1, r2
 80010c6:	2002      	movs	r0, #2
 80010c8:	4798      	blx	r3

        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d119      	bne.n	8001108 <bmi3_get_regs+0xb0>
        {
            /* Read the data from the position next to dummy byte */
            while (index < len)
 80010d4:	e012      	b.n	80010fc <bmi3_get_regs+0xa4>
            {
                data[index] = temp_buf[index + dev->dummy_byte];
 80010d6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	7ad2      	ldrb	r2, [r2, #11]
 80010de:	441a      	add	r2, r3
 80010e0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80010e4:	68b9      	ldr	r1, [r7, #8]
 80010e6:	440b      	add	r3, r1
 80010e8:	3298      	adds	r2, #152	@ 0x98
 80010ea:	443a      	add	r2, r7
 80010ec:	f812 2c84 	ldrb.w	r2, [r2, #-132]
 80010f0:	701a      	strb	r2, [r3, #0]
                index++;
 80010f2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80010f6:	3301      	adds	r3, #1
 80010f8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
            while (index < len)
 80010fc:	f8b7 2094 	ldrh.w	r2, [r7, #148]	@ 0x94
 8001100:	89bb      	ldrh	r3, [r7, #12]
 8001102:	429a      	cmp	r2, r3
 8001104:	d3e7      	bcc.n	80010d6 <bmi3_get_regs+0x7e>
        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 8001106:	e006      	b.n	8001116 <bmi3_get_regs+0xbe>
            }
        }
        else
        {
            rslt = BMI3_E_COM_FAIL;
 8001108:	23fe      	movs	r3, #254	@ 0xfe
 800110a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
        if (dev->intf_rslt == BMI3_INTF_RET_SUCCESS)
 800110e:	e002      	b.n	8001116 <bmi3_get_regs+0xbe>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001110:	23ff      	movs	r3, #255	@ 0xff
 8001112:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    }

    return rslt;
 8001116:	f997 3097 	ldrsb.w	r3, [r7, #151]	@ 0x97
}
 800111a:	4618      	mov	r0, r3
 800111c:	379c      	adds	r7, #156	@ 0x9c
 800111e:	46bd      	mov	sp, r7
 8001120:	bd90      	pop	{r4, r7, pc}

08001122 <bmi3_set_regs>:

/*!
 * @brief This API writes data to the given register address of bmi3 sensor.
 */
int8_t bmi3_set_regs(uint8_t reg_addr, const uint8_t *data, uint16_t len, struct bmi3_dev *dev)
{
 8001122:	b590      	push	{r4, r7, lr}
 8001124:	b087      	sub	sp, #28
 8001126:	af00      	add	r7, sp, #0
 8001128:	60b9      	str	r1, [r7, #8]
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	4603      	mov	r3, r0
 800112e:	73fb      	strb	r3, [r7, #15]
 8001130:	4613      	mov	r3, r2
 8001132:	81bb      	strh	r3, [r7, #12]
    /* Variable to store result of API */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f001 fa41 	bl	80025bc <null_ptr_check>
 800113a:	4603      	mov	r3, r0
 800113c:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (data != NULL))
 800113e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d125      	bne.n	8001192 <bmi3_set_regs+0x70>
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d022      	beq.n	8001192 <bmi3_set_regs+0x70>
    {
        /* Configuring reg_addr for SPI Interface */
        if (dev->intf == BMI3_SPI_INTF)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	7a5b      	ldrb	r3, [r3, #9]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d103      	bne.n	800115c <bmi3_set_regs+0x3a>
        {
            reg_addr = (reg_addr & BMI3_SPI_WR_MASK);
 8001154:	7bfb      	ldrb	r3, [r7, #15]
 8001156:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800115a:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->write(reg_addr, data, len, dev->intf_ptr);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	695c      	ldr	r4, [r3, #20]
 8001160:	89ba      	ldrh	r2, [r7, #12]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	7bf8      	ldrb	r0, [r7, #15]
 8001168:	68b9      	ldr	r1, [r7, #8]
 800116a:	47a0      	blx	r4
 800116c:	4603      	mov	r3, r0
 800116e:	461a      	mov	r2, r3
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	729a      	strb	r2, [r3, #10]
        dev->delay_us(2, dev->intf_ptr);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	699b      	ldr	r3, [r3, #24]
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	6852      	ldr	r2, [r2, #4]
 800117c:	4611      	mov	r1, r2
 800117e:	2002      	movs	r0, #2
 8001180:	4798      	blx	r3

        if (dev->intf_rslt != BMI3_INTF_RET_SUCCESS)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d004      	beq.n	8001196 <bmi3_set_regs+0x74>
        {
            rslt = BMI3_E_COM_FAIL;
 800118c:	23fe      	movs	r3, #254	@ 0xfe
 800118e:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMI3_INTF_RET_SUCCESS)
 8001190:	e001      	b.n	8001196 <bmi3_set_regs+0x74>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001192:	23ff      	movs	r3, #255	@ 0xff
 8001194:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001196:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800119a:	4618      	mov	r0, r3
 800119c:	371c      	adds	r7, #28
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd90      	pop	{r4, r7, pc}
	...

080011a4 <bmi3_soft_reset>:
/*!
 * @brief This API resets bmi3 sensor. All registers are overwritten with
 * their default values.
 */
int8_t bmi3_soft_reset(struct bmi3_dev *dev)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b088      	sub	sp, #32
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to read the dummy byte */
    uint8_t dummy_byte[2] = { 0 };
 80011ac:	2300      	movs	r3, #0
 80011ae:	83bb      	strh	r3, [r7, #28]

    /* Variable to store feature data array */
    uint8_t feature_data[2] = { 0x2c, 0x01 };
 80011b0:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 80011b4:	833b      	strh	r3, [r7, #24]

    /* Variable to enable feature engine bit */
    uint8_t feature_engine_en[2] = { BMI3_ENABLE, 0 };
 80011b6:	2301      	movs	r3, #1
 80011b8:	82bb      	strh	r3, [r7, #20]

    /* Variable to store status value for feature engine enable */
    uint8_t reg_data[2] = { 0 };
 80011ba:	2300      	movs	r3, #0
 80011bc:	823b      	strh	r3, [r7, #16]

    /* Array variable to store feature IO status */
    uint8_t feature_io_status[2] = { BMI3_ENABLE, 0 };
 80011be:	2301      	movs	r3, #1
 80011c0:	81bb      	strh	r3, [r7, #12]

    uint8_t loop = 1;
 80011c2:	2301      	movs	r3, #1
 80011c4:	77bb      	strb	r3, [r7, #30]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 80011c6:	6878      	ldr	r0, [r7, #4]
 80011c8:	f001 f9f8 	bl	80025bc <null_ptr_check>
 80011cc:	4603      	mov	r3, r0
 80011ce:	77fb      	strb	r3, [r7, #31]

    if (rslt == BMI3_OK)
 80011d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d16f      	bne.n	80012b8 <bmi3_soft_reset+0x114>
    {
        /* Reset bmi3 device */
        rslt = bmi3_set_command_register(BMI3_CMD_SOFT_RESET, dev);
 80011d8:	6879      	ldr	r1, [r7, #4]
 80011da:	f64d 60af 	movw	r0, #57007	@ 0xdeaf
 80011de:	f000 f873 	bl	80012c8 <bmi3_set_command_register>
 80011e2:	4603      	mov	r3, r0
 80011e4:	77fb      	strb	r3, [r7, #31]
        dev->delay_us(BMI3_SOFT_RESET_DELAY, dev->intf_ptr);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	699b      	ldr	r3, [r3, #24]
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	6852      	ldr	r2, [r2, #4]
 80011ee:	4611      	mov	r1, r2
 80011f0:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80011f4:	4798      	blx	r3

        /* Performing a dummy read after a soft-reset */
        if ((rslt == BMI3_OK) && (dev->intf == BMI3_SPI_INTF))
 80011f6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d10c      	bne.n	8001218 <bmi3_soft_reset+0x74>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	7a5b      	ldrb	r3, [r3, #9]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d108      	bne.n	8001218 <bmi3_soft_reset+0x74>
        {
            rslt = bmi3_get_regs(BMI3_REG_CHIP_ID, dummy_byte, 2, dev);
 8001206:	f107 011c 	add.w	r1, r7, #28
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	2202      	movs	r2, #2
 800120e:	2000      	movs	r0, #0
 8001210:	f7ff ff22 	bl	8001058 <bmi3_get_regs>
 8001214:	4603      	mov	r3, r0
 8001216:	77fb      	strb	r3, [r7, #31]
        }

        /* Enabling Feature engine */
        if (rslt == BMI3_OK)
 8001218:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d108      	bne.n	8001232 <bmi3_soft_reset+0x8e>
        {
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_IO2, feature_data, 2, dev);
 8001220:	f107 0118 	add.w	r1, r7, #24
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2202      	movs	r2, #2
 8001228:	2012      	movs	r0, #18
 800122a:	f7ff ff7a 	bl	8001122 <bmi3_set_regs>
 800122e:	4603      	mov	r3, r0
 8001230:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 8001232:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d108      	bne.n	800124c <bmi3_soft_reset+0xa8>
        {
            /* Enabling feature status bit */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_IO_STATUS, feature_io_status, 2, dev);
 800123a:	f107 010c 	add.w	r1, r7, #12
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	2202      	movs	r2, #2
 8001242:	2014      	movs	r0, #20
 8001244:	f7ff ff6d 	bl	8001122 <bmi3_set_regs>
 8001248:	4603      	mov	r3, r0
 800124a:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 800124c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d108      	bne.n	8001266 <bmi3_soft_reset+0xc2>
        {
            /* Enable feature engine bit */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_CTRL, feature_engine_en, 2, dev);
 8001254:	f107 0114 	add.w	r1, r7, #20
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2202      	movs	r2, #2
 800125c:	2040      	movs	r0, #64	@ 0x40
 800125e:	f7ff ff60 	bl	8001122 <bmi3_set_regs>
 8001262:	4603      	mov	r3, r0
 8001264:	77fb      	strb	r3, [r7, #31]
        }

        if (rslt == BMI3_OK)
 8001266:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d124      	bne.n	80012b8 <bmi3_soft_reset+0x114>
        {
            /* Checking the status bit for feature engine enable */
            while (loop <= 10)
 800126e:	e020      	b.n	80012b2 <bmi3_soft_reset+0x10e>
            {
                dev->delay_us(100000, dev->intf_ptr);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	6852      	ldr	r2, [r2, #4]
 8001278:	4611      	mov	r1, r2
 800127a:	4812      	ldr	r0, [pc, #72]	@ (80012c4 <bmi3_soft_reset+0x120>)
 800127c:	4798      	blx	r3

                rslt = bmi3_get_regs(BMI3_REG_FEATURE_IO1, reg_data, 2, dev);
 800127e:	f107 0110 	add.w	r1, r7, #16
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2202      	movs	r2, #2
 8001286:	2011      	movs	r0, #17
 8001288:	f7ff fee6 	bl	8001058 <bmi3_get_regs>
 800128c:	4603      	mov	r3, r0
 800128e:	77fb      	strb	r3, [r7, #31]

                if (rslt == BMI3_OK)
 8001290:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d109      	bne.n	80012ac <bmi3_soft_reset+0x108>
                {
                    if (reg_data[0] & BMI3_FEATURE_ENGINE_ENABLE_MASK)
 8001298:	7c3b      	ldrb	r3, [r7, #16]
 800129a:	f003 0301 	and.w	r3, r3, #1
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d002      	beq.n	80012a8 <bmi3_soft_reset+0x104>
                    {
                        rslt = BMI3_OK;
 80012a2:	2300      	movs	r3, #0
 80012a4:	77fb      	strb	r3, [r7, #31]

                        break;
 80012a6:	e007      	b.n	80012b8 <bmi3_soft_reset+0x114>
                    }
                    else
                    {
                        rslt = BMI3_E_FEATURE_ENGINE_STATUS;
 80012a8:	23f2      	movs	r3, #242	@ 0xf2
 80012aa:	77fb      	strb	r3, [r7, #31]
                    }
                }

                loop++;
 80012ac:	7fbb      	ldrb	r3, [r7, #30]
 80012ae:	3301      	adds	r3, #1
 80012b0:	77bb      	strb	r3, [r7, #30]
            while (loop <= 10)
 80012b2:	7fbb      	ldrb	r3, [r7, #30]
 80012b4:	2b0a      	cmp	r3, #10
 80012b6:	d9db      	bls.n	8001270 <bmi3_soft_reset+0xcc>
            }
        }
    }

    return rslt;
 80012b8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3720      	adds	r7, #32
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	000186a0 	.word	0x000186a0

080012c8 <bmi3_set_command_register>:

/*!
 * @brief This API writes the available sensor specific commands to the sensor.
 */
int8_t bmi3_set_command_register(uint16_t command, struct bmi3_dev *dev)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	6039      	str	r1, [r7, #0]
 80012d2:	80fb      	strh	r3, [r7, #6]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array variable to store command value */
    uint8_t reg_data[2] = { 0 };
 80012d4:	2300      	movs	r3, #0
 80012d6:	81bb      	strh	r3, [r7, #12]

    reg_data[0] = (uint8_t)(command & BMI3_SET_LOW_BYTE);
 80012d8:	88fb      	ldrh	r3, [r7, #6]
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	733b      	strb	r3, [r7, #12]
    reg_data[1] = (uint8_t)((command & BMI3_SET_HIGH_BYTE) >> 8);
 80012de:	88fb      	ldrh	r3, [r7, #6]
 80012e0:	0a1b      	lsrs	r3, r3, #8
 80012e2:	b29b      	uxth	r3, r3
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	737b      	strb	r3, [r7, #13]

    /* Set the command in the command register */
    rslt = bmi3_set_regs(BMI3_REG_CMD, reg_data, 2, dev);
 80012e8:	f107 010c 	add.w	r1, r7, #12
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	2202      	movs	r2, #2
 80012f0:	207e      	movs	r0, #126	@ 0x7e
 80012f2:	f7ff ff16 	bl	8001122 <bmi3_set_regs>
 80012f6:	4603      	mov	r3, r0
 80012f8:	73fb      	strb	r3, [r7, #15]

    return rslt;
 80012fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3710      	adds	r7, #16
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}

08001306 <bmi3_get_int1_status>:
/*!
 * @brief This API gets the interrupt 1 status of both feature and data
 * interrupts
 */
int8_t bmi3_get_int1_status(uint16_t *int_status, struct bmi3_dev *dev)
{
 8001306:	b580      	push	{r7, lr}
 8001308:	b084      	sub	sp, #16
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
 800130e:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 8001310:	2300      	movs	r3, #0
 8001312:	81bb      	strh	r3, [r7, #12]

    if (int_status != NULL)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d018      	beq.n	800134c <bmi3_get_int1_status+0x46>
    {
        /* Get the interrupt status */
        rslt = bmi3_get_regs(BMI3_REG_INT_STATUS_INT1, data_array, 2, dev);
 800131a:	f107 010c 	add.w	r1, r7, #12
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	2202      	movs	r2, #2
 8001322:	200d      	movs	r0, #13
 8001324:	f7ff fe98 	bl	8001058 <bmi3_get_regs>
 8001328:	4603      	mov	r3, r0
 800132a:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 800132c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d10d      	bne.n	8001350 <bmi3_get_int1_status+0x4a>
        {
            *int_status = (uint16_t)(data_array[0] | ((uint16_t)data_array[1] << 8));
 8001334:	7b3b      	ldrb	r3, [r7, #12]
 8001336:	b21a      	sxth	r2, r3
 8001338:	7b7b      	ldrb	r3, [r7, #13]
 800133a:	b21b      	sxth	r3, r3
 800133c:	021b      	lsls	r3, r3, #8
 800133e:	b21b      	sxth	r3, r3
 8001340:	4313      	orrs	r3, r2
 8001342:	b21b      	sxth	r3, r3
 8001344:	b29a      	uxth	r2, r3
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	801a      	strh	r2, [r3, #0]
 800134a:	e001      	b.n	8001350 <bmi3_get_int1_status+0x4a>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800134c:	23ff      	movs	r3, #255	@ 0xff
 800134e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001350:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001354:	4618      	mov	r0, r3
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}

0800135c <bmi3_set_sensor_config>:

/*!
 * @brief This API sets the sensor/feature configuration.
 */
int8_t bmi3_set_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	460b      	mov	r3, r1
 8001366:	607a      	str	r2, [r7, #4]
 8001368:	72fb      	strb	r3, [r7, #11]

    /* Variable to define loop */
    uint8_t loop;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f001 f926 	bl	80025bc <null_ptr_check>
 8001370:	4603      	mov	r3, r0
 8001372:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 8001374:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001378:	2b00      	cmp	r3, #0
 800137a:	f040 80f7 	bne.w	800156c <bmi3_set_sensor_config+0x210>
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	2b00      	cmp	r3, #0
 8001382:	f000 80f3 	beq.w	800156c <bmi3_set_sensor_config+0x210>
    {
        for (loop = 0; loop < n_sens; loop++)
 8001386:	2300      	movs	r3, #0
 8001388:	75bb      	strb	r3, [r7, #22]
 800138a:	e0e7      	b.n	800155c <bmi3_set_sensor_config+0x200>
        {
            switch (sens_cfg[loop].type)
 800138c:	7dbb      	ldrb	r3, [r7, #22]
 800138e:	222c      	movs	r2, #44	@ 0x2c
 8001390:	fb02 f303 	mul.w	r3, r2, r3
 8001394:	68fa      	ldr	r2, [r7, #12]
 8001396:	4413      	add	r3, r2
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	2b0c      	cmp	r3, #12
 800139c:	f200 80d4 	bhi.w	8001548 <bmi3_set_sensor_config+0x1ec>
 80013a0:	a201      	add	r2, pc, #4	@ (adr r2, 80013a8 <bmi3_set_sensor_config+0x4c>)
 80013a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013a6:	bf00      	nop
 80013a8:	080013dd 	.word	0x080013dd
 80013ac:	080013f9 	.word	0x080013f9
 80013b0:	0800144d 	.word	0x0800144d
 80013b4:	08001415 	.word	0x08001415
 80013b8:	08001431 	.word	0x08001431
 80013bc:	080014bd 	.word	0x080014bd
 80013c0:	08001485 	.word	0x08001485
 80013c4:	080014a1 	.word	0x080014a1
 80013c8:	08001469 	.word	0x08001469
 80013cc:	080014d9 	.word	0x080014d9
 80013d0:	080014f5 	.word	0x080014f5
 80013d4:	08001511 	.word	0x08001511
 80013d8:	0800152d 	.word	0x0800152d
            {
                case BMI3_ACCEL:
                    rslt = set_accel_config(&sens_cfg[loop].cfg.acc, dev);
 80013dc:	7dbb      	ldrb	r3, [r7, #22]
 80013de:	222c      	movs	r2, #44	@ 0x2c
 80013e0:	fb02 f303 	mul.w	r3, r2, r3
 80013e4:	68fa      	ldr	r2, [r7, #12]
 80013e6:	4413      	add	r3, r2
 80013e8:	3302      	adds	r3, #2
 80013ea:	6879      	ldr	r1, [r7, #4]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f000 fc1b 	bl	8001c28 <set_accel_config>
 80013f2:	4603      	mov	r3, r0
 80013f4:	75fb      	strb	r3, [r7, #23]
                    break;
 80013f6:	e0aa      	b.n	800154e <bmi3_set_sensor_config+0x1f2>

                case BMI3_GYRO:
                    rslt = set_gyro_config(&sens_cfg[loop].cfg.gyr, dev);
 80013f8:	7dbb      	ldrb	r3, [r7, #22]
 80013fa:	222c      	movs	r2, #44	@ 0x2c
 80013fc:	fb02 f303 	mul.w	r3, r2, r3
 8001400:	68fa      	ldr	r2, [r7, #12]
 8001402:	4413      	add	r3, r2
 8001404:	3302      	adds	r3, #2
 8001406:	6879      	ldr	r1, [r7, #4]
 8001408:	4618      	mov	r0, r3
 800140a:	f000 fdb3 	bl	8001f74 <set_gyro_config>
 800140e:	4603      	mov	r3, r0
 8001410:	75fb      	strb	r3, [r7, #23]
                    break;
 8001412:	e09c      	b.n	800154e <bmi3_set_sensor_config+0x1f2>

                case BMI3_ANY_MOTION:
                    rslt = set_any_motion_config(&sens_cfg[loop].cfg.any_motion, dev);
 8001414:	7dbb      	ldrb	r3, [r7, #22]
 8001416:	222c      	movs	r2, #44	@ 0x2c
 8001418:	fb02 f303 	mul.w	r3, r2, r3
 800141c:	68fa      	ldr	r2, [r7, #12]
 800141e:	4413      	add	r3, r2
 8001420:	3302      	adds	r3, #2
 8001422:	6879      	ldr	r1, [r7, #4]
 8001424:	4618      	mov	r0, r3
 8001426:	f001 f97b 	bl	8002720 <set_any_motion_config>
 800142a:	4603      	mov	r3, r0
 800142c:	75fb      	strb	r3, [r7, #23]
                    break;
 800142e:	e08e      	b.n	800154e <bmi3_set_sensor_config+0x1f2>

                case BMI3_NO_MOTION:
                    rslt = set_no_motion_config(&sens_cfg[loop].cfg.no_motion, dev);
 8001430:	7dbb      	ldrb	r3, [r7, #22]
 8001432:	222c      	movs	r2, #44	@ 0x2c
 8001434:	fb02 f303 	mul.w	r3, r2, r3
 8001438:	68fa      	ldr	r2, [r7, #12]
 800143a:	4413      	add	r3, r2
 800143c:	3302      	adds	r3, #2
 800143e:	6879      	ldr	r1, [r7, #4]
 8001440:	4618      	mov	r0, r3
 8001442:	f001 faa0 	bl	8002986 <set_no_motion_config>
 8001446:	4603      	mov	r3, r0
 8001448:	75fb      	strb	r3, [r7, #23]
                    break;
 800144a:	e080      	b.n	800154e <bmi3_set_sensor_config+0x1f2>

                case BMI3_SIG_MOTION:
                    rslt = set_sig_motion_config(&sens_cfg[loop].cfg.sig_motion, dev);
 800144c:	7dbb      	ldrb	r3, [r7, #22]
 800144e:	222c      	movs	r2, #44	@ 0x2c
 8001450:	fb02 f303 	mul.w	r3, r2, r3
 8001454:	68fa      	ldr	r2, [r7, #12]
 8001456:	4413      	add	r3, r2
 8001458:	3302      	adds	r3, #2
 800145a:	6879      	ldr	r1, [r7, #4]
 800145c:	4618      	mov	r0, r3
 800145e:	f001 fca0 	bl	8002da2 <set_sig_motion_config>
 8001462:	4603      	mov	r3, r0
 8001464:	75fb      	strb	r3, [r7, #23]
                    break;
 8001466:	e072      	b.n	800154e <bmi3_set_sensor_config+0x1f2>

                case BMI3_FLAT:
                    rslt = set_flat_config(&sens_cfg[loop].cfg.flat, dev);
 8001468:	7dbb      	ldrb	r3, [r7, #22]
 800146a:	222c      	movs	r2, #44	@ 0x2c
 800146c:	fb02 f303 	mul.w	r3, r2, r3
 8001470:	68fa      	ldr	r2, [r7, #12]
 8001472:	4413      	add	r3, r2
 8001474:	3302      	adds	r3, #2
 8001476:	6879      	ldr	r1, [r7, #4]
 8001478:	4618      	mov	r0, r3
 800147a:	f001 fb9d 	bl	8002bb8 <set_flat_config>
 800147e:	4603      	mov	r3, r0
 8001480:	75fb      	strb	r3, [r7, #23]
                    break;
 8001482:	e064      	b.n	800154e <bmi3_set_sensor_config+0x1f2>

                case BMI3_TILT:
                    rslt = set_tilt_config(&sens_cfg[loop].cfg.tilt, dev);
 8001484:	7dbb      	ldrb	r3, [r7, #22]
 8001486:	222c      	movs	r2, #44	@ 0x2c
 8001488:	fb02 f303 	mul.w	r3, r2, r3
 800148c:	68fa      	ldr	r2, [r7, #12]
 800148e:	4413      	add	r3, r2
 8001490:	3302      	adds	r3, #2
 8001492:	6879      	ldr	r1, [r7, #4]
 8001494:	4618      	mov	r0, r3
 8001496:	f001 fdb4 	bl	8003002 <set_tilt_config>
 800149a:	4603      	mov	r3, r0
 800149c:	75fb      	strb	r3, [r7, #23]
                    break;
 800149e:	e056      	b.n	800154e <bmi3_set_sensor_config+0x1f2>

                case BMI3_ORIENTATION:
                    rslt = set_orientation_config(&sens_cfg[loop].cfg.orientation, dev);
 80014a0:	7dbb      	ldrb	r3, [r7, #22]
 80014a2:	222c      	movs	r2, #44	@ 0x2c
 80014a4:	fb02 f303 	mul.w	r3, r2, r3
 80014a8:	68fa      	ldr	r2, [r7, #12]
 80014aa:	4413      	add	r3, r2
 80014ac:	3302      	adds	r3, #2
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f001 fe7d 	bl	80031b0 <set_orientation_config>
 80014b6:	4603      	mov	r3, r0
 80014b8:	75fb      	strb	r3, [r7, #23]
                    break;
 80014ba:	e048      	b.n	800154e <bmi3_set_sensor_config+0x1f2>

                case BMI3_STEP_COUNTER:
                    rslt = set_step_config(&sens_cfg[loop].cfg.step_counter, dev);
 80014bc:	7dbb      	ldrb	r3, [r7, #22]
 80014be:	222c      	movs	r2, #44	@ 0x2c
 80014c0:	fb02 f303 	mul.w	r3, r2, r3
 80014c4:	68fa      	ldr	r2, [r7, #12]
 80014c6:	4413      	add	r3, r2
 80014c8:	3302      	adds	r3, #2
 80014ca:	6879      	ldr	r1, [r7, #4]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f002 f926 	bl	800371e <set_step_config>
 80014d2:	4603      	mov	r3, r0
 80014d4:	75fb      	strb	r3, [r7, #23]
                    break;
 80014d6:	e03a      	b.n	800154e <bmi3_set_sensor_config+0x1f2>

                case BMI3_TAP:
                    rslt = set_tap_config(&sens_cfg[loop].cfg.tap, dev);
 80014d8:	7dbb      	ldrb	r3, [r7, #22]
 80014da:	222c      	movs	r2, #44	@ 0x2c
 80014dc:	fb02 f303 	mul.w	r3, r2, r3
 80014e0:	68fa      	ldr	r2, [r7, #12]
 80014e2:	4413      	add	r3, r2
 80014e4:	3302      	adds	r3, #2
 80014e6:	6879      	ldr	r1, [r7, #4]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f002 fbd4 	bl	8003c96 <set_tap_config>
 80014ee:	4603      	mov	r3, r0
 80014f0:	75fb      	strb	r3, [r7, #23]
                    break;
 80014f2:	e02c      	b.n	800154e <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_ACCEL:
                    rslt = set_alternate_accel_config(&sens_cfg[loop].cfg.alt_acc, dev);
 80014f4:	7dbb      	ldrb	r3, [r7, #22]
 80014f6:	222c      	movs	r2, #44	@ 0x2c
 80014f8:	fb02 f303 	mul.w	r3, r2, r3
 80014fc:	68fa      	ldr	r2, [r7, #12]
 80014fe:	4413      	add	r3, r2
 8001500:	3302      	adds	r3, #2
 8001502:	6879      	ldr	r1, [r7, #4]
 8001504:	4618      	mov	r0, r3
 8001506:	f002 fde4 	bl	80040d2 <set_alternate_accel_config>
 800150a:	4603      	mov	r3, r0
 800150c:	75fb      	strb	r3, [r7, #23]
                    break;
 800150e:	e01e      	b.n	800154e <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_GYRO:
                    rslt = set_alternate_gyro_config(&sens_cfg[loop].cfg.alt_gyr, dev);
 8001510:	7dbb      	ldrb	r3, [r7, #22]
 8001512:	222c      	movs	r2, #44	@ 0x2c
 8001514:	fb02 f303 	mul.w	r3, r2, r3
 8001518:	68fa      	ldr	r2, [r7, #12]
 800151a:	4413      	add	r3, r2
 800151c:	3302      	adds	r3, #2
 800151e:	6879      	ldr	r1, [r7, #4]
 8001520:	4618      	mov	r0, r3
 8001522:	f002 fe61 	bl	80041e8 <set_alternate_gyro_config>
 8001526:	4603      	mov	r3, r0
 8001528:	75fb      	strb	r3, [r7, #23]
                    break;
 800152a:	e010      	b.n	800154e <bmi3_set_sensor_config+0x1f2>

                case BMI3_ALT_AUTO_CONFIG:
                    rslt = set_alternate_auto_config(&sens_cfg[loop].cfg.alt_auto_cfg, dev);
 800152c:	7dbb      	ldrb	r3, [r7, #22]
 800152e:	222c      	movs	r2, #44	@ 0x2c
 8001530:	fb02 f303 	mul.w	r3, r2, r3
 8001534:	68fa      	ldr	r2, [r7, #12]
 8001536:	4413      	add	r3, r2
 8001538:	3302      	adds	r3, #2
 800153a:	6879      	ldr	r1, [r7, #4]
 800153c:	4618      	mov	r0, r3
 800153e:	f002 fede 	bl	80042fe <set_alternate_auto_config>
 8001542:	4603      	mov	r3, r0
 8001544:	75fb      	strb	r3, [r7, #23]
                    break;
 8001546:	e002      	b.n	800154e <bmi3_set_sensor_config+0x1f2>

                default:
                    rslt = BMI3_E_INVALID_SENSOR;
 8001548:	23fa      	movs	r3, #250	@ 0xfa
 800154a:	75fb      	strb	r3, [r7, #23]
                    break;
 800154c:	bf00      	nop
            }

            /* Return error if any of the get sensor data fails */
            if (rslt != BMI3_OK)
 800154e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d108      	bne.n	8001568 <bmi3_set_sensor_config+0x20c>
        for (loop = 0; loop < n_sens; loop++)
 8001556:	7dbb      	ldrb	r3, [r7, #22]
 8001558:	3301      	adds	r3, #1
 800155a:	75bb      	strb	r3, [r7, #22]
 800155c:	7dba      	ldrb	r2, [r7, #22]
 800155e:	7afb      	ldrb	r3, [r7, #11]
 8001560:	429a      	cmp	r2, r3
 8001562:	f4ff af13 	bcc.w	800138c <bmi3_set_sensor_config+0x30>
    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 8001566:	e003      	b.n	8001570 <bmi3_set_sensor_config+0x214>
            {
                break;
 8001568:	bf00      	nop
    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 800156a:	e001      	b.n	8001570 <bmi3_set_sensor_config+0x214>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800156c:	23ff      	movs	r3, #255	@ 0xff
 800156e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001570:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3718      	adds	r7, #24
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <bmi3_get_sensor_config>:

/*!
 * @brief This API gets the sensor/feature configuration.
 */
int8_t bmi3_get_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	460b      	mov	r3, r1
 8001586:	607a      	str	r2, [r7, #4]
 8001588:	72fb      	strb	r3, [r7, #11]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to define loop */
    uint8_t loop = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	75bb      	strb	r3, [r7, #22]

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f001 f814 	bl	80025bc <null_ptr_check>
 8001594:	4603      	mov	r3, r0
 8001596:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 8001598:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800159c:	2b00      	cmp	r3, #0
 800159e:	f040 80f7 	bne.w	8001790 <bmi3_get_sensor_config+0x214>
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f000 80f3 	beq.w	8001790 <bmi3_get_sensor_config+0x214>
    {
        for (loop = 0; loop < n_sens; loop++)
 80015aa:	2300      	movs	r3, #0
 80015ac:	75bb      	strb	r3, [r7, #22]
 80015ae:	e0e7      	b.n	8001780 <bmi3_get_sensor_config+0x204>
        {
            switch (sens_cfg[loop].type)
 80015b0:	7dbb      	ldrb	r3, [r7, #22]
 80015b2:	222c      	movs	r2, #44	@ 0x2c
 80015b4:	fb02 f303 	mul.w	r3, r2, r3
 80015b8:	68fa      	ldr	r2, [r7, #12]
 80015ba:	4413      	add	r3, r2
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	2b0c      	cmp	r3, #12
 80015c0:	f200 80d4 	bhi.w	800176c <bmi3_get_sensor_config+0x1f0>
 80015c4:	a201      	add	r2, pc, #4	@ (adr r2, 80015cc <bmi3_get_sensor_config+0x50>)
 80015c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ca:	bf00      	nop
 80015cc:	08001601 	.word	0x08001601
 80015d0:	0800161d 	.word	0x0800161d
 80015d4:	08001671 	.word	0x08001671
 80015d8:	08001639 	.word	0x08001639
 80015dc:	08001655 	.word	0x08001655
 80015e0:	080016e1 	.word	0x080016e1
 80015e4:	080016a9 	.word	0x080016a9
 80015e8:	080016c5 	.word	0x080016c5
 80015ec:	0800168d 	.word	0x0800168d
 80015f0:	080016fd 	.word	0x080016fd
 80015f4:	08001719 	.word	0x08001719
 80015f8:	08001735 	.word	0x08001735
 80015fc:	08001751 	.word	0x08001751
            {
                case BMI3_ACCEL:
                    rslt = get_accel_config(&sens_cfg[loop].cfg.acc, dev);
 8001600:	7dbb      	ldrb	r3, [r7, #22]
 8001602:	222c      	movs	r2, #44	@ 0x2c
 8001604:	fb02 f303 	mul.w	r3, r2, r3
 8001608:	68fa      	ldr	r2, [r7, #12]
 800160a:	4413      	add	r3, r2
 800160c:	3302      	adds	r3, #2
 800160e:	6879      	ldr	r1, [r7, #4]
 8001610:	4618      	mov	r0, r3
 8001612:	f000 fbc3 	bl	8001d9c <get_accel_config>
 8001616:	4603      	mov	r3, r0
 8001618:	75fb      	strb	r3, [r7, #23]
                    break;
 800161a:	e0aa      	b.n	8001772 <bmi3_get_sensor_config+0x1f6>

                case BMI3_GYRO:
                    rslt = get_gyro_config(&sens_cfg[loop].cfg.gyr, dev);
 800161c:	7dbb      	ldrb	r3, [r7, #22]
 800161e:	222c      	movs	r2, #44	@ 0x2c
 8001620:	fb02 f303 	mul.w	r3, r2, r3
 8001624:	68fa      	ldr	r2, [r7, #12]
 8001626:	4413      	add	r3, r2
 8001628:	3302      	adds	r3, #2
 800162a:	6879      	ldr	r1, [r7, #4]
 800162c:	4618      	mov	r0, r3
 800162e:	f000 ff79 	bl	8002524 <get_gyro_config>
 8001632:	4603      	mov	r3, r0
 8001634:	75fb      	strb	r3, [r7, #23]
                    break;
 8001636:	e09c      	b.n	8001772 <bmi3_get_sensor_config+0x1f6>

                case BMI3_ANY_MOTION:
                    rslt = get_any_motion_config(&sens_cfg[loop].cfg.any_motion, dev);
 8001638:	7dbb      	ldrb	r3, [r7, #22]
 800163a:	222c      	movs	r2, #44	@ 0x2c
 800163c:	fb02 f303 	mul.w	r3, r2, r3
 8001640:	68fa      	ldr	r2, [r7, #12]
 8001642:	4413      	add	r3, r2
 8001644:	3302      	adds	r3, #2
 8001646:	6879      	ldr	r1, [r7, #4]
 8001648:	4618      	mov	r0, r3
 800164a:	f000 ffd7 	bl	80025fc <get_any_motion_config>
 800164e:	4603      	mov	r3, r0
 8001650:	75fb      	strb	r3, [r7, #23]
                    break;
 8001652:	e08e      	b.n	8001772 <bmi3_get_sensor_config+0x1f6>

                case BMI3_NO_MOTION:
                    rslt = get_no_motion_config(&sens_cfg[loop].cfg.no_motion, dev);
 8001654:	7dbb      	ldrb	r3, [r7, #22]
 8001656:	222c      	movs	r2, #44	@ 0x2c
 8001658:	fb02 f303 	mul.w	r3, r2, r3
 800165c:	68fa      	ldr	r2, [r7, #12]
 800165e:	4413      	add	r3, r2
 8001660:	3302      	adds	r3, #2
 8001662:	6879      	ldr	r1, [r7, #4]
 8001664:	4618      	mov	r0, r3
 8001666:	f001 f8fc 	bl	8002862 <get_no_motion_config>
 800166a:	4603      	mov	r3, r0
 800166c:	75fb      	strb	r3, [r7, #23]
                    break;
 800166e:	e080      	b.n	8001772 <bmi3_get_sensor_config+0x1f6>

                case BMI3_SIG_MOTION:
                    rslt = get_sig_motion_config(&sens_cfg[loop].cfg.sig_motion, dev);
 8001670:	7dbb      	ldrb	r3, [r7, #22]
 8001672:	222c      	movs	r2, #44	@ 0x2c
 8001674:	fb02 f303 	mul.w	r3, r2, r3
 8001678:	68fa      	ldr	r2, [r7, #12]
 800167a:	4413      	add	r3, r2
 800167c:	3302      	adds	r3, #2
 800167e:	6879      	ldr	r1, [r7, #4]
 8001680:	4618      	mov	r0, r3
 8001682:	f001 fb05 	bl	8002c90 <get_sig_motion_config>
 8001686:	4603      	mov	r3, r0
 8001688:	75fb      	strb	r3, [r7, #23]
                    break;
 800168a:	e072      	b.n	8001772 <bmi3_get_sensor_config+0x1f6>

                case BMI3_FLAT:
                    rslt = get_flat_config(&sens_cfg[loop].cfg.flat, dev);
 800168c:	7dbb      	ldrb	r3, [r7, #22]
 800168e:	222c      	movs	r2, #44	@ 0x2c
 8001690:	fb02 f303 	mul.w	r3, r2, r3
 8001694:	68fa      	ldr	r2, [r7, #12]
 8001696:	4413      	add	r3, r2
 8001698:	3302      	adds	r3, #2
 800169a:	6879      	ldr	r1, [r7, #4]
 800169c:	4618      	mov	r0, r3
 800169e:	f001 fa13 	bl	8002ac8 <get_flat_config>
 80016a2:	4603      	mov	r3, r0
 80016a4:	75fb      	strb	r3, [r7, #23]
                    break;
 80016a6:	e064      	b.n	8001772 <bmi3_get_sensor_config+0x1f6>

                case BMI3_TILT:
                    rslt = get_tilt_config(&sens_cfg[loop].cfg.tilt, dev);
 80016a8:	7dbb      	ldrb	r3, [r7, #22]
 80016aa:	222c      	movs	r2, #44	@ 0x2c
 80016ac:	fb02 f303 	mul.w	r3, r2, r3
 80016b0:	68fa      	ldr	r2, [r7, #12]
 80016b2:	4413      	add	r3, r2
 80016b4:	3302      	adds	r3, #2
 80016b6:	6879      	ldr	r1, [r7, #4]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f001 fc32 	bl	8002f22 <get_tilt_config>
 80016be:	4603      	mov	r3, r0
 80016c0:	75fb      	strb	r3, [r7, #23]
                    break;
 80016c2:	e056      	b.n	8001772 <bmi3_get_sensor_config+0x1f6>

                case BMI3_ORIENTATION:
                    rslt = get_orientation_config(&sens_cfg[loop].cfg.orientation, dev);
 80016c4:	7dbb      	ldrb	r3, [r7, #22]
 80016c6:	222c      	movs	r2, #44	@ 0x2c
 80016c8:	fb02 f303 	mul.w	r3, r2, r3
 80016cc:	68fa      	ldr	r2, [r7, #12]
 80016ce:	4413      	add	r3, r2
 80016d0:	3302      	adds	r3, #2
 80016d2:	6879      	ldr	r1, [r7, #4]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f001 fce1 	bl	800309c <get_orientation_config>
 80016da:	4603      	mov	r3, r0
 80016dc:	75fb      	strb	r3, [r7, #23]
                    break;
 80016de:	e048      	b.n	8001772 <bmi3_get_sensor_config+0x1f6>

                case BMI3_STEP_COUNTER:
                    rslt = get_step_config(&sens_cfg[loop].cfg.step_counter, dev);
 80016e0:	7dbb      	ldrb	r3, [r7, #22]
 80016e2:	222c      	movs	r2, #44	@ 0x2c
 80016e4:	fb02 f303 	mul.w	r3, r2, r3
 80016e8:	68fa      	ldr	r2, [r7, #12]
 80016ea:	4413      	add	r3, r2
 80016ec:	3302      	adds	r3, #2
 80016ee:	6879      	ldr	r1, [r7, #4]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f001 fe09 	bl	8003308 <get_step_config>
 80016f6:	4603      	mov	r3, r0
 80016f8:	75fb      	strb	r3, [r7, #23]
                    break;
 80016fa:	e03a      	b.n	8001772 <bmi3_get_sensor_config+0x1f6>

                case BMI3_TAP:
                    rslt = get_tap_config(&sens_cfg[loop].cfg.tap, dev);
 80016fc:	7dbb      	ldrb	r3, [r7, #22]
 80016fe:	222c      	movs	r2, #44	@ 0x2c
 8001700:	fb02 f303 	mul.w	r3, r2, r3
 8001704:	68fa      	ldr	r2, [r7, #12]
 8001706:	4413      	add	r3, r2
 8001708:	3302      	adds	r3, #2
 800170a:	6879      	ldr	r1, [r7, #4]
 800170c:	4618      	mov	r0, r3
 800170e:	f002 fa04 	bl	8003b1a <get_tap_config>
 8001712:	4603      	mov	r3, r0
 8001714:	75fb      	strb	r3, [r7, #23]
                    break;
 8001716:	e02c      	b.n	8001772 <bmi3_get_sensor_config+0x1f6>

                case BMI3_ALT_ACCEL:
                    rslt = get_alternate_accel_config(&sens_cfg[loop].cfg.alt_acc, dev);
 8001718:	7dbb      	ldrb	r3, [r7, #22]
 800171a:	222c      	movs	r2, #44	@ 0x2c
 800171c:	fb02 f303 	mul.w	r3, r2, r3
 8001720:	68fa      	ldr	r2, [r7, #12]
 8001722:	4413      	add	r3, r2
 8001724:	3302      	adds	r3, #2
 8001726:	6879      	ldr	r1, [r7, #4]
 8001728:	4618      	mov	r0, r3
 800172a:	f002 fd21 	bl	8004170 <get_alternate_accel_config>
 800172e:	4603      	mov	r3, r0
 8001730:	75fb      	strb	r3, [r7, #23]
                    break;
 8001732:	e01e      	b.n	8001772 <bmi3_get_sensor_config+0x1f6>

                case BMI3_ALT_GYRO:
                    rslt = get_alternate_gyro_config(&sens_cfg[loop].cfg.alt_gyr, dev);
 8001734:	7dbb      	ldrb	r3, [r7, #22]
 8001736:	222c      	movs	r2, #44	@ 0x2c
 8001738:	fb02 f303 	mul.w	r3, r2, r3
 800173c:	68fa      	ldr	r2, [r7, #12]
 800173e:	4413      	add	r3, r2
 8001740:	3302      	adds	r3, #2
 8001742:	6879      	ldr	r1, [r7, #4]
 8001744:	4618      	mov	r0, r3
 8001746:	f002 fd9e 	bl	8004286 <get_alternate_gyro_config>
 800174a:	4603      	mov	r3, r0
 800174c:	75fb      	strb	r3, [r7, #23]
                    break;
 800174e:	e010      	b.n	8001772 <bmi3_get_sensor_config+0x1f6>

                case BMI3_ALT_AUTO_CONFIG:
                    rslt = get_alternate_auto_config(&sens_cfg[loop].cfg.alt_auto_cfg, dev);
 8001750:	7dbb      	ldrb	r3, [r7, #22]
 8001752:	222c      	movs	r2, #44	@ 0x2c
 8001754:	fb02 f303 	mul.w	r3, r2, r3
 8001758:	68fa      	ldr	r2, [r7, #12]
 800175a:	4413      	add	r3, r2
 800175c:	3302      	adds	r3, #2
 800175e:	6879      	ldr	r1, [r7, #4]
 8001760:	4618      	mov	r0, r3
 8001762:	f002 fe17 	bl	8004394 <get_alternate_auto_config>
 8001766:	4603      	mov	r3, r0
 8001768:	75fb      	strb	r3, [r7, #23]
                    break;
 800176a:	e002      	b.n	8001772 <bmi3_get_sensor_config+0x1f6>

                default:
                    rslt = BMI3_E_INVALID_SENSOR;
 800176c:	23fa      	movs	r3, #250	@ 0xfa
 800176e:	75fb      	strb	r3, [r7, #23]
                    break;
 8001770:	bf00      	nop
            }

            /* Return error if any of the get sensor data fails */
            if (rslt != BMI3_OK)
 8001772:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d108      	bne.n	800178c <bmi3_get_sensor_config+0x210>
        for (loop = 0; loop < n_sens; loop++)
 800177a:	7dbb      	ldrb	r3, [r7, #22]
 800177c:	3301      	adds	r3, #1
 800177e:	75bb      	strb	r3, [r7, #22]
 8001780:	7dba      	ldrb	r2, [r7, #22]
 8001782:	7afb      	ldrb	r3, [r7, #11]
 8001784:	429a      	cmp	r2, r3
 8001786:	f4ff af13 	bcc.w	80015b0 <bmi3_get_sensor_config+0x34>
    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 800178a:	e003      	b.n	8001794 <bmi3_get_sensor_config+0x218>
            {
                break;
 800178c:	bf00      	nop
    if ((rslt == BMI3_OK) && (sens_cfg != NULL))
 800178e:	e001      	b.n	8001794 <bmi3_get_sensor_config+0x218>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001790:	23ff      	movs	r3, #255	@ 0xff
 8001792:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001794:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001798:	4618      	mov	r0, r3
 800179a:	3718      	adds	r7, #24
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <bmi3_map_interrupt>:

/*!
 * @brief This API maps/un-maps data interrupts to that of interrupt pins.
 */
int8_t bmi3_map_interrupt(struct bmi3_map_int map_int, struct bmi3_dev *dev)
{
 80017a0:	b590      	push	{r4, r7, lr}
 80017a2:	b087      	sub	sp, #28
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	463c      	mov	r4, r7
 80017a8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store register data */
    uint8_t reg_data[4] = { 0 };
 80017ac:	2300      	movs	r3, #0
 80017ae:	613b      	str	r3, [r7, #16]
    uint16_t temp_value = 0;
 80017b0:	2300      	movs	r3, #0
 80017b2:	82bb      	strh	r3, [r7, #20]

    /* Read interrupt map1 and map2 and register */
    rslt = bmi3_get_regs(BMI3_REG_INT_MAP1, reg_data, 4, dev);
 80017b4:	f107 0110 	add.w	r1, r7, #16
 80017b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017ba:	2204      	movs	r2, #4
 80017bc:	203a      	movs	r0, #58	@ 0x3a
 80017be:	f7ff fc4b 	bl	8001058 <bmi3_get_regs>
 80017c2:	4603      	mov	r3, r0
 80017c4:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMI3_OK)
 80017c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f040 8101 	bne.w	80019d2 <bmi3_map_interrupt+0x232>
    {
        reg_data[0] = BMI3_SET_BIT_POS0(reg_data[0], BMI3_NO_MOTION_OUT, map_int.no_motion_out);
 80017d0:	7c3b      	ldrb	r3, [r7, #16]
 80017d2:	b25b      	sxtb	r3, r3
 80017d4:	f023 0303 	bic.w	r3, r3, #3
 80017d8:	b25a      	sxtb	r2, r3
 80017da:	783b      	ldrb	r3, [r7, #0]
 80017dc:	b25b      	sxtb	r3, r3
 80017de:	f003 0303 	and.w	r3, r3, #3
 80017e2:	b25b      	sxtb	r3, r3
 80017e4:	4313      	orrs	r3, r2
 80017e6:	b25b      	sxtb	r3, r3
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	743b      	strb	r3, [r7, #16]
        reg_data[0] = BMI3_SET_BITS(reg_data[0], BMI3_ANY_MOTION_OUT, map_int.any_motion_out);
 80017ec:	7c3b      	ldrb	r3, [r7, #16]
 80017ee:	b25b      	sxtb	r3, r3
 80017f0:	f023 030c 	bic.w	r3, r3, #12
 80017f4:	b25a      	sxtb	r2, r3
 80017f6:	787b      	ldrb	r3, [r7, #1]
 80017f8:	b25b      	sxtb	r3, r3
 80017fa:	009b      	lsls	r3, r3, #2
 80017fc:	b25b      	sxtb	r3, r3
 80017fe:	f003 030c 	and.w	r3, r3, #12
 8001802:	b25b      	sxtb	r3, r3
 8001804:	4313      	orrs	r3, r2
 8001806:	b25b      	sxtb	r3, r3
 8001808:	b2db      	uxtb	r3, r3
 800180a:	743b      	strb	r3, [r7, #16]
        reg_data[0] = BMI3_SET_BITS(reg_data[0], BMI3_FLAT_OUT, map_int.flat_out);
 800180c:	7c3b      	ldrb	r3, [r7, #16]
 800180e:	b25b      	sxtb	r3, r3
 8001810:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001814:	b25a      	sxtb	r2, r3
 8001816:	78bb      	ldrb	r3, [r7, #2]
 8001818:	b25b      	sxtb	r3, r3
 800181a:	011b      	lsls	r3, r3, #4
 800181c:	b25b      	sxtb	r3, r3
 800181e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001822:	b25b      	sxtb	r3, r3
 8001824:	4313      	orrs	r3, r2
 8001826:	b25b      	sxtb	r3, r3
 8001828:	b2db      	uxtb	r3, r3
 800182a:	743b      	strb	r3, [r7, #16]
        reg_data[0] = BMI3_SET_BITS(reg_data[0], BMI3_ORIENTATION_OUT, map_int.orientation_out);
 800182c:	7c3b      	ldrb	r3, [r7, #16]
 800182e:	b25b      	sxtb	r3, r3
 8001830:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001834:	b25a      	sxtb	r2, r3
 8001836:	78fb      	ldrb	r3, [r7, #3]
 8001838:	b25b      	sxtb	r3, r3
 800183a:	019b      	lsls	r3, r3, #6
 800183c:	b25b      	sxtb	r3, r3
 800183e:	4313      	orrs	r3, r2
 8001840:	b25b      	sxtb	r3, r3
 8001842:	b2db      	uxtb	r3, r3
 8001844:	743b      	strb	r3, [r7, #16]

        temp_value = (uint16_t)(reg_data[1]) << 8;
 8001846:	7c7b      	ldrb	r3, [r7, #17]
 8001848:	021b      	lsls	r3, r3, #8
 800184a:	82bb      	strh	r3, [r7, #20]
        temp_value = BMI3_SET_BITS(temp_value, BMI3_STEP_DETECTOR_OUT, map_int.step_detector_out);
 800184c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001850:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001854:	b21a      	sxth	r2, r3
 8001856:	793b      	ldrb	r3, [r7, #4]
 8001858:	b21b      	sxth	r3, r3
 800185a:	021b      	lsls	r3, r3, #8
 800185c:	b21b      	sxth	r3, r3
 800185e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001862:	b21b      	sxth	r3, r3
 8001864:	4313      	orrs	r3, r2
 8001866:	b21b      	sxth	r3, r3
 8001868:	82bb      	strh	r3, [r7, #20]
        temp_value = BMI3_SET_BITS(temp_value, BMI3_STEP_COUNTER_OUT, map_int.step_counter_out);
 800186a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800186e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001872:	b21a      	sxth	r2, r3
 8001874:	797b      	ldrb	r3, [r7, #5]
 8001876:	b21b      	sxth	r3, r3
 8001878:	029b      	lsls	r3, r3, #10
 800187a:	b21b      	sxth	r3, r3
 800187c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001880:	b21b      	sxth	r3, r3
 8001882:	4313      	orrs	r3, r2
 8001884:	b21b      	sxth	r3, r3
 8001886:	82bb      	strh	r3, [r7, #20]
        temp_value = BMI3_SET_BITS(temp_value, BMI3_SIG_MOTION_OUT, map_int.sig_motion_out);
 8001888:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800188c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001890:	b21a      	sxth	r2, r3
 8001892:	79bb      	ldrb	r3, [r7, #6]
 8001894:	b21b      	sxth	r3, r3
 8001896:	031b      	lsls	r3, r3, #12
 8001898:	b21b      	sxth	r3, r3
 800189a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800189e:	b21b      	sxth	r3, r3
 80018a0:	4313      	orrs	r3, r2
 80018a2:	b21b      	sxth	r3, r3
 80018a4:	82bb      	strh	r3, [r7, #20]
        temp_value = BMI3_SET_BITS(temp_value, BMI3_TILT_OUT, map_int.tilt_out);
 80018a6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80018aa:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80018ae:	b21a      	sxth	r2, r3
 80018b0:	79fb      	ldrb	r3, [r7, #7]
 80018b2:	b21b      	sxth	r3, r3
 80018b4:	039b      	lsls	r3, r3, #14
 80018b6:	b21b      	sxth	r3, r3
 80018b8:	4313      	orrs	r3, r2
 80018ba:	b21b      	sxth	r3, r3
 80018bc:	82bb      	strh	r3, [r7, #20]
        reg_data[1] = (uint8_t)(temp_value >> 8);
 80018be:	8abb      	ldrh	r3, [r7, #20]
 80018c0:	0a1b      	lsrs	r3, r3, #8
 80018c2:	b29b      	uxth	r3, r3
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	747b      	strb	r3, [r7, #17]

        reg_data[2] = BMI3_SET_BIT_POS0(reg_data[2], BMI3_TAP_OUT, map_int.tap_out);
 80018c8:	7cbb      	ldrb	r3, [r7, #18]
 80018ca:	b25b      	sxtb	r3, r3
 80018cc:	f023 0303 	bic.w	r3, r3, #3
 80018d0:	b25a      	sxtb	r2, r3
 80018d2:	7a3b      	ldrb	r3, [r7, #8]
 80018d4:	b25b      	sxtb	r3, r3
 80018d6:	f003 0303 	and.w	r3, r3, #3
 80018da:	b25b      	sxtb	r3, r3
 80018dc:	4313      	orrs	r3, r2
 80018de:	b25b      	sxtb	r3, r3
 80018e0:	b2db      	uxtb	r3, r3
 80018e2:	74bb      	strb	r3, [r7, #18]
        reg_data[2] = BMI3_SET_BITS(reg_data[2], BMI3_I3C_OUT, map_int.i3c_out);
 80018e4:	7cbb      	ldrb	r3, [r7, #18]
 80018e6:	b25b      	sxtb	r3, r3
 80018e8:	f023 030c 	bic.w	r3, r3, #12
 80018ec:	b25a      	sxtb	r2, r3
 80018ee:	7a7b      	ldrb	r3, [r7, #9]
 80018f0:	b25b      	sxtb	r3, r3
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	b25b      	sxtb	r3, r3
 80018f6:	f003 030c 	and.w	r3, r3, #12
 80018fa:	b25b      	sxtb	r3, r3
 80018fc:	4313      	orrs	r3, r2
 80018fe:	b25b      	sxtb	r3, r3
 8001900:	b2db      	uxtb	r3, r3
 8001902:	74bb      	strb	r3, [r7, #18]
        reg_data[2] = BMI3_SET_BITS(reg_data[2], BMI3_ERR_STATUS, map_int.err_status);
 8001904:	7cbb      	ldrb	r3, [r7, #18]
 8001906:	b25b      	sxtb	r3, r3
 8001908:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800190c:	b25a      	sxtb	r2, r3
 800190e:	7abb      	ldrb	r3, [r7, #10]
 8001910:	b25b      	sxtb	r3, r3
 8001912:	011b      	lsls	r3, r3, #4
 8001914:	b25b      	sxtb	r3, r3
 8001916:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800191a:	b25b      	sxtb	r3, r3
 800191c:	4313      	orrs	r3, r2
 800191e:	b25b      	sxtb	r3, r3
 8001920:	b2db      	uxtb	r3, r3
 8001922:	74bb      	strb	r3, [r7, #18]
        reg_data[2] = BMI3_SET_BITS(reg_data[2], BMI3_TEMP_DRDY_INT, map_int.temp_drdy_int);
 8001924:	7cbb      	ldrb	r3, [r7, #18]
 8001926:	b25b      	sxtb	r3, r3
 8001928:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800192c:	b25a      	sxtb	r2, r3
 800192e:	7afb      	ldrb	r3, [r7, #11]
 8001930:	b25b      	sxtb	r3, r3
 8001932:	019b      	lsls	r3, r3, #6
 8001934:	b25b      	sxtb	r3, r3
 8001936:	4313      	orrs	r3, r2
 8001938:	b25b      	sxtb	r3, r3
 800193a:	b2db      	uxtb	r3, r3
 800193c:	74bb      	strb	r3, [r7, #18]

        temp_value = (uint16_t)(reg_data[3]) << 8;
 800193e:	7cfb      	ldrb	r3, [r7, #19]
 8001940:	021b      	lsls	r3, r3, #8
 8001942:	82bb      	strh	r3, [r7, #20]
        temp_value = BMI3_SET_BITS(temp_value, BMI3_GYR_DRDY_INT, map_int.gyr_drdy_int);
 8001944:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001948:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800194c:	b21a      	sxth	r2, r3
 800194e:	7b3b      	ldrb	r3, [r7, #12]
 8001950:	b21b      	sxth	r3, r3
 8001952:	021b      	lsls	r3, r3, #8
 8001954:	b21b      	sxth	r3, r3
 8001956:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800195a:	b21b      	sxth	r3, r3
 800195c:	4313      	orrs	r3, r2
 800195e:	b21b      	sxth	r3, r3
 8001960:	82bb      	strh	r3, [r7, #20]
        temp_value = BMI3_SET_BITS(temp_value, BMI3_ACC_DRDY_INT, map_int.acc_drdy_int);
 8001962:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001966:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800196a:	b21a      	sxth	r2, r3
 800196c:	7b7b      	ldrb	r3, [r7, #13]
 800196e:	b21b      	sxth	r3, r3
 8001970:	029b      	lsls	r3, r3, #10
 8001972:	b21b      	sxth	r3, r3
 8001974:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001978:	b21b      	sxth	r3, r3
 800197a:	4313      	orrs	r3, r2
 800197c:	b21b      	sxth	r3, r3
 800197e:	82bb      	strh	r3, [r7, #20]
        temp_value = BMI3_SET_BITS(temp_value, BMI3_FIFO_WATERMARK_INT, map_int.fifo_watermark_int);
 8001980:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001984:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001988:	b21a      	sxth	r2, r3
 800198a:	7bbb      	ldrb	r3, [r7, #14]
 800198c:	b21b      	sxth	r3, r3
 800198e:	031b      	lsls	r3, r3, #12
 8001990:	b21b      	sxth	r3, r3
 8001992:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001996:	b21b      	sxth	r3, r3
 8001998:	4313      	orrs	r3, r2
 800199a:	b21b      	sxth	r3, r3
 800199c:	82bb      	strh	r3, [r7, #20]
        temp_value = BMI3_SET_BITS(temp_value, BMI3_FIFO_FULL_INT, map_int.fifo_full_int);
 800199e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80019a2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80019a6:	b21a      	sxth	r2, r3
 80019a8:	7bfb      	ldrb	r3, [r7, #15]
 80019aa:	b21b      	sxth	r3, r3
 80019ac:	039b      	lsls	r3, r3, #14
 80019ae:	b21b      	sxth	r3, r3
 80019b0:	4313      	orrs	r3, r2
 80019b2:	b21b      	sxth	r3, r3
 80019b4:	82bb      	strh	r3, [r7, #20]
        reg_data[3] = (uint8_t)(temp_value >> 8);
 80019b6:	8abb      	ldrh	r3, [r7, #20]
 80019b8:	0a1b      	lsrs	r3, r3, #8
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	74fb      	strb	r3, [r7, #19]

        rslt = bmi3_set_regs(BMI3_REG_INT_MAP1, reg_data, 4, dev);
 80019c0:	f107 0110 	add.w	r1, r7, #16
 80019c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019c6:	2204      	movs	r2, #4
 80019c8:	203a      	movs	r0, #58	@ 0x3a
 80019ca:	f7ff fbaa 	bl	8001122 <bmi3_set_regs>
 80019ce:	4603      	mov	r3, r0
 80019d0:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80019d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	371c      	adds	r7, #28
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd90      	pop	{r4, r7, pc}

080019de <bmi3_read_reg_data>:
/*!
 * @details This API gets the sensor data such as accel, gyro, temperature, sensor time, saturation flags
 * and interrupt status
 */
int8_t bmi3_read_reg_data(uint8_t *reg_data, struct bmi3_dev *dev)
{
 80019de:	b580      	push	{r7, lr}
 80019e0:	b084      	sub	sp, #16
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	6078      	str	r0, [r7, #4]
 80019e6:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    rslt = bmi3_get_regs(BMI3_REG_ACC_DATA_X, reg_data, BMI3_READ_REG_DATA_LEN, dev);
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	221a      	movs	r2, #26
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	2003      	movs	r0, #3
 80019f0:	f7ff fb32 	bl	8001058 <bmi3_get_regs>
 80019f4:	4603      	mov	r3, r0
 80019f6:	73fb      	strb	r3, [r7, #15]

    return rslt;
 80019f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3710      	adds	r7, #16
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <bmi3_get_sensor_data>:
/*!
 * @brief This API gets the sensor/feature data for accelerometer, gyroscope,
 * step counter, orientation, i3c sync accel, i3c sync gyro and i3c sync temperature.
 */
int8_t bmi3_get_sensor_data(struct bmi3_sensor_data *sensor_data, uint8_t n_sens, struct bmi3_dev *dev)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08c      	sub	sp, #48	@ 0x30
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	60f8      	str	r0, [r7, #12]
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	607a      	str	r2, [r7, #4]
 8001a10:	72fb      	strb	r3, [r7, #11]
    uint8_t loop;

    uint8_t reg_data[BMI3_READ_REG_DATA_LEN];

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f000 fdd2 	bl	80025bc <null_ptr_check>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if ((rslt == BMI3_OK) && (sensor_data != NULL))
 8001a1e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	f040 80f6 	bne.w	8001c14 <bmi3_get_sensor_data+0x210>
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	f000 80f2 	beq.w	8001c14 <bmi3_get_sensor_data+0x210>
    {
        rslt = bmi3_read_reg_data(reg_data, dev);
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	6879      	ldr	r1, [r7, #4]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff ffd1 	bl	80019de <bmi3_read_reg_data>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        if (rslt == BMI3_OK)
 8001a42:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	f040 80e7 	bne.w	8001c1a <bmi3_get_sensor_data+0x216>
        {
            for (loop = 0; loop < n_sens; loop++)
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001a52:	e0d6      	b.n	8001c02 <bmi3_get_sensor_data+0x1fe>
            {
                switch (sensor_data[loop].type)
 8001a54:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001a58:	4613      	mov	r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	4413      	add	r3, r2
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	461a      	mov	r2, r3
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	4413      	add	r3, r2
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b10      	cmp	r3, #16
 8001a6a:	f200 80bd 	bhi.w	8001be8 <bmi3_get_sensor_data+0x1e4>
 8001a6e:	a201      	add	r2, pc, #4	@ (adr r2, 8001a74 <bmi3_get_sensor_data+0x70>)
 8001a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a74:	08001ab9 	.word	0x08001ab9
 8001a78:	08001ae1 	.word	0x08001ae1
 8001a7c:	08001be9 	.word	0x08001be9
 8001a80:	08001be9 	.word	0x08001be9
 8001a84:	08001be9 	.word	0x08001be9
 8001a88:	08001b31 	.word	0x08001b31
 8001a8c:	08001be9 	.word	0x08001be9
 8001a90:	08001b57 	.word	0x08001b57
 8001a94:	08001be9 	.word	0x08001be9
 8001a98:	08001be9 	.word	0x08001be9
 8001a9c:	08001be9 	.word	0x08001be9
 8001aa0:	08001be9 	.word	0x08001be9
 8001aa4:	08001be9 	.word	0x08001be9
 8001aa8:	08001b09 	.word	0x08001b09
 8001aac:	08001b7d 	.word	0x08001b7d
 8001ab0:	08001ba1 	.word	0x08001ba1
 8001ab4:	08001bc5 	.word	0x08001bc5
                {
                    case BMI3_ACCEL:
                        rslt = get_accel_sensortime_sat_data(&sensor_data[loop].sens_data.acc, reg_data);
 8001ab8:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001abc:	4613      	mov	r3, r2
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	4413      	add	r3, r2
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	4413      	add	r3, r2
 8001aca:	3304      	adds	r3, #4
 8001acc:	f107 0214 	add.w	r2, r7, #20
 8001ad0:	4611      	mov	r1, r2
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f000 fb5a 	bl	800218c <get_accel_sensortime_sat_data>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                        break;
 8001ade:	e087      	b.n	8001bf0 <bmi3_get_sensor_data+0x1ec>

                    case BMI3_GYRO:
                        rslt = get_gyro_sensortime_sat_data(&sensor_data[loop].sens_data.gyr, reg_data);
 8001ae0:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	4413      	add	r3, r2
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	461a      	mov	r2, r3
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	4413      	add	r3, r2
 8001af2:	3304      	adds	r3, #4
 8001af4:	f107 0214 	add.w	r2, r7, #20
 8001af8:	4611      	mov	r1, r2
 8001afa:	4618      	mov	r0, r3
 8001afc:	f000 fbd7 	bl	80022ae <get_gyro_sensortime_sat_data>
 8001b00:	4603      	mov	r3, r0
 8001b02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                        break;
 8001b06:	e073      	b.n	8001bf0 <bmi3_get_sensor_data+0x1ec>

                    case BMI3_TEMP:
                        rslt = get_temp_sensortime_data(&sensor_data[loop].sens_data.temp, reg_data);
 8001b08:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	009b      	lsls	r3, r3, #2
 8001b10:	4413      	add	r3, r2
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	461a      	mov	r2, r3
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	4413      	add	r3, r2
 8001b1a:	3304      	adds	r3, #4
 8001b1c:	f107 0214 	add.w	r2, r7, #20
 8001b20:	4611      	mov	r1, r2
 8001b22:	4618      	mov	r0, r3
 8001b24:	f000 fc56 	bl	80023d4 <get_temp_sensortime_data>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                        break;
 8001b2e:	e05f      	b.n	8001bf0 <bmi3_get_sensor_data+0x1ec>

                    case BMI3_STEP_COUNTER:
                        rslt = get_step_counter_sensor_data(&sensor_data[loop].sens_data.step_counter_output,
 8001b30:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001b34:	4613      	mov	r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	4413      	add	r3, r2
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	4413      	add	r3, r2
 8001b42:	3304      	adds	r3, #4
 8001b44:	687a      	ldr	r2, [r7, #4]
 8001b46:	2112      	movs	r1, #18
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f000 fc80 	bl	800244e <get_step_counter_sensor_data>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                                            BMI3_REG_FEATURE_IO2,
                                                            dev);
                        break;
 8001b54:	e04c      	b.n	8001bf0 <bmi3_get_sensor_data+0x1ec>

                    case BMI3_ORIENTATION:
                        rslt = get_orient_output_data(&sensor_data[loop].sens_data.orient_output,
 8001b56:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001b5a:	4613      	mov	r3, r2
 8001b5c:	009b      	lsls	r3, r3, #2
 8001b5e:	4413      	add	r3, r2
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	461a      	mov	r2, r3
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	4413      	add	r3, r2
 8001b68:	3304      	adds	r3, #4
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	2147      	movs	r1, #71	@ 0x47
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f000 fca8 	bl	80024c4 <get_orient_output_data>
 8001b74:	4603      	mov	r3, r0
 8001b76:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                                      BMI3_REG_FEATURE_EVENT_EXT,
                                                      dev);
                        break;
 8001b7a:	e039      	b.n	8001bf0 <bmi3_get_sensor_data+0x1ec>

                    case BMI3_I3C_SYNC_ACCEL:
                        rslt = get_i3c_sync_accel_sensor_data(&sensor_data[loop].sens_data.i3c_sync, dev);
 8001b7c:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001b80:	4613      	mov	r3, r2
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	461a      	mov	r2, r3
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	3304      	adds	r3, #4
 8001b90:	6879      	ldr	r1, [r7, #4]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f002 f99d 	bl	8003ed2 <get_i3c_sync_accel_sensor_data>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                        break;
 8001b9e:	e027      	b.n	8001bf0 <bmi3_get_sensor_data+0x1ec>

                    case BMI3_I3C_SYNC_GYRO:
                        rslt = get_i3c_sync_gyro_sensor_data(&sensor_data[loop].sens_data.i3c_sync, dev);
 8001ba0:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	009b      	lsls	r3, r3, #2
 8001ba8:	4413      	add	r3, r2
 8001baa:	009b      	lsls	r3, r3, #2
 8001bac:	461a      	mov	r2, r3
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	3304      	adds	r3, #4
 8001bb4:	6879      	ldr	r1, [r7, #4]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f002 f9e7 	bl	8003f8a <get_i3c_sync_gyro_sensor_data>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                        break;
 8001bc2:	e015      	b.n	8001bf0 <bmi3_get_sensor_data+0x1ec>

                    case BMI3_I3C_SYNC_TEMP:
                        rslt = get_i3c_sync_temp_data(&sensor_data[loop].sens_data.i3c_sync, dev);
 8001bc4:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001bc8:	4613      	mov	r3, r2
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	4413      	add	r3, r2
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	3304      	adds	r3, #4
 8001bd8:	6879      	ldr	r1, [r7, #4]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f002 fa34 	bl	8004048 <get_i3c_sync_temp_data>
 8001be0:	4603      	mov	r3, r0
 8001be2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                        break;
 8001be6:	e003      	b.n	8001bf0 <bmi3_get_sensor_data+0x1ec>

                    default:
                        rslt = BMI3_E_INVALID_SENSOR;
 8001be8:	23fa      	movs	r3, #250	@ 0xfa
 8001bea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                        break;
 8001bee:	bf00      	nop
                }

                /* Return error if any of the get sensor data fails */
                if (rslt != BMI3_OK)
 8001bf0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d10b      	bne.n	8001c10 <bmi3_get_sensor_data+0x20c>
            for (loop = 0; loop < n_sens; loop++)
 8001bf8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001c02:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001c06:	7afb      	ldrb	r3, [r7, #11]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	f4ff af23 	bcc.w	8001a54 <bmi3_get_sensor_data+0x50>
        if (rslt == BMI3_OK)
 8001c0e:	e004      	b.n	8001c1a <bmi3_get_sensor_data+0x216>
                {
                    break;
 8001c10:	bf00      	nop
        if (rslt == BMI3_OK)
 8001c12:	e002      	b.n	8001c1a <bmi3_get_sensor_data+0x216>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001c14:	23ff      	movs	r3, #255	@ 0xff
 8001c16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return rslt;
 8001c1a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3730      	adds	r7, #48	@ 0x30
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop

08001c28 <set_accel_config>:
/*!
 * @brief This internal API sets accelerometer configurations like ODR, accel mode,
 * bandwidth, average samples and range.
 */
static int8_t set_accel_config(struct bmi3_accel_config *config, struct bmi3_dev *dev)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 8001c32:	2300      	movs	r3, #0
 8001c34:	813b      	strh	r3, [r7, #8]

    uint16_t odr, range, bwp, avg_num, acc_mode;

    if (config != NULL)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f000 80a7 	beq.w	8001d8c <set_accel_config+0x164>
    {
        /* Validate bandwidth and averaging samples */
        rslt = validate_bw_avg_acc_mode(&config->bwp, &config->acc_mode, &config->avg_num, dev);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	1c58      	adds	r0, r3, #1
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	1c99      	adds	r1, r3, #2
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	1d1a      	adds	r2, r3, #4
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	f000 f8f2 	bl	8001e34 <validate_bw_avg_acc_mode>
 8001c50:	4603      	mov	r3, r0
 8001c52:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001c54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d108      	bne.n	8001c6e <set_accel_config+0x46>
        {
            /* Validate ODR and range */
            rslt = validate_acc_odr_range(&config->odr, &config->range, dev);
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	3303      	adds	r3, #3
 8001c62:	683a      	ldr	r2, [r7, #0]
 8001c64:	4619      	mov	r1, r3
 8001c66:	f000 f920 	bl	8001eaa <validate_acc_odr_range>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	75fb      	strb	r3, [r7, #23]
        }

        if (rslt == BMI3_OK)
 8001c6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d11f      	bne.n	8001cb6 <set_accel_config+0x8e>
        {
            if (config->acc_mode == BMI3_ACC_MODE_LOW_PWR)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	789b      	ldrb	r3, [r3, #2]
 8001c7a:	2b03      	cmp	r3, #3
 8001c7c:	d109      	bne.n	8001c92 <set_accel_config+0x6a>
            {
                rslt = validate_acc_odr_avg(config->odr, config->avg_num);
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	781a      	ldrb	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	791b      	ldrb	r3, [r3, #4]
 8001c86:	4619      	mov	r1, r3
 8001c88:	4610      	mov	r0, r2
 8001c8a:	f002 fbbd 	bl	8004408 <validate_acc_odr_avg>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	75fb      	strb	r3, [r7, #23]
            }

            if ((config->acc_mode == BMI3_ACC_MODE_NORMAL) || (config->acc_mode == BMI3_ACC_MODE_HIGH_PERF))
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	789b      	ldrb	r3, [r3, #2]
 8001c96:	2b04      	cmp	r3, #4
 8001c98:	d003      	beq.n	8001ca2 <set_accel_config+0x7a>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	789b      	ldrb	r3, [r3, #2]
 8001c9e:	2b07      	cmp	r3, #7
 8001ca0:	d109      	bne.n	8001cb6 <set_accel_config+0x8e>
            {
                if ((config->odr >= BMI3_ACC_ODR_0_78HZ) && (config->odr <= BMI3_ACC_ODR_6_25HZ))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d005      	beq.n	8001cb6 <set_accel_config+0x8e>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	2b04      	cmp	r3, #4
 8001cb0:	d801      	bhi.n	8001cb6 <set_accel_config+0x8e>
                {
                    rslt = BMI3_E_ACC_INVALID_CFG;
 8001cb2:	23fc      	movs	r3, #252	@ 0xfc
 8001cb4:	75fb      	strb	r3, [r7, #23]
                }
            }
        }

        if (rslt == BMI3_OK)
 8001cb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d163      	bne.n	8001d86 <set_accel_config+0x15e>
        {
            /* Set accelerometer ODR */
            odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ACC_ODR, config->odr);
 8001cbe:	7a3b      	ldrb	r3, [r7, #8]
 8001cc0:	b21b      	sxth	r3, r3
 8001cc2:	f023 030f 	bic.w	r3, r3, #15
 8001cc6:	b21a      	sxth	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	b21b      	sxth	r3, r3
 8001cce:	f003 030f 	and.w	r3, r3, #15
 8001cd2:	b21b      	sxth	r3, r3
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	b21b      	sxth	r3, r3
 8001cd8:	82bb      	strh	r3, [r7, #20]

            /* Set accelerometer range */
            range = BMI3_SET_BITS(reg_data[0], BMI3_ACC_RANGE, config->range);
 8001cda:	7a3b      	ldrb	r3, [r7, #8]
 8001cdc:	b21b      	sxth	r3, r3
 8001cde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ce2:	b21a      	sxth	r2, r3
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	78db      	ldrb	r3, [r3, #3]
 8001ce8:	b21b      	sxth	r3, r3
 8001cea:	011b      	lsls	r3, r3, #4
 8001cec:	b21b      	sxth	r3, r3
 8001cee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001cf2:	b21b      	sxth	r3, r3
 8001cf4:	4313      	orrs	r3, r2
 8001cf6:	b21b      	sxth	r3, r3
 8001cf8:	827b      	strh	r3, [r7, #18]

            /* Set accelerometer bandwidth */
            bwp = BMI3_SET_BITS(reg_data[0], BMI3_ACC_BW, config->bwp);
 8001cfa:	7a3b      	ldrb	r3, [r7, #8]
 8001cfc:	b21b      	sxth	r3, r3
 8001cfe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d02:	b21a      	sxth	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	785b      	ldrb	r3, [r3, #1]
 8001d08:	b21b      	sxth	r3, r3
 8001d0a:	01db      	lsls	r3, r3, #7
 8001d0c:	b21b      	sxth	r3, r3
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	b21b      	sxth	r3, r3
 8001d12:	4313      	orrs	r3, r2
 8001d14:	b21b      	sxth	r3, r3
 8001d16:	823b      	strh	r3, [r7, #16]

            /* Set accelerometer average number of samples */
            avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ACC_AVG_NUM, config->avg_num);
 8001d18:	7a7b      	ldrb	r3, [r7, #9]
 8001d1a:	b21a      	sxth	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	791b      	ldrb	r3, [r3, #4]
 8001d20:	b21b      	sxth	r3, r3
 8001d22:	021b      	lsls	r3, r3, #8
 8001d24:	b21b      	sxth	r3, r3
 8001d26:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001d2a:	b21b      	sxth	r3, r3
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	b21b      	sxth	r3, r3
 8001d30:	81fb      	strh	r3, [r7, #14]

            /* Set accelerometer accel mode */
            acc_mode = BMI3_SET_BITS(reg_data[1], BMI3_ACC_MODE, config->acc_mode);
 8001d32:	7a7b      	ldrb	r3, [r7, #9]
 8001d34:	b21a      	sxth	r2, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	789b      	ldrb	r3, [r3, #2]
 8001d3a:	b21b      	sxth	r3, r3
 8001d3c:	031b      	lsls	r3, r3, #12
 8001d3e:	b21b      	sxth	r3, r3
 8001d40:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8001d44:	b21b      	sxth	r3, r3
 8001d46:	4313      	orrs	r3, r2
 8001d48:	b21b      	sxth	r3, r3
 8001d4a:	81bb      	strh	r3, [r7, #12]

            reg_data[0] = (uint8_t)(odr | range | bwp);
 8001d4c:	8abb      	ldrh	r3, [r7, #20]
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	8a7b      	ldrh	r3, [r7, #18]
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	4313      	orrs	r3, r2
 8001d56:	b2da      	uxtb	r2, r3
 8001d58:	8a3b      	ldrh	r3, [r7, #16]
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	723b      	strb	r3, [r7, #8]
            reg_data[1] = (uint8_t)((avg_num | acc_mode) >> 8);
 8001d62:	89fa      	ldrh	r2, [r7, #14]
 8001d64:	89bb      	ldrh	r3, [r7, #12]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	0a1b      	lsrs	r3, r3, #8
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	727b      	strb	r3, [r7, #9]

            /* Set configurations for accel */
            rslt = bmi3_set_regs(BMI3_REG_ACC_CONF, reg_data, 2, dev);
 8001d72:	f107 0108 	add.w	r1, r7, #8
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	2202      	movs	r2, #2
 8001d7a:	2020      	movs	r0, #32
 8001d7c:	f7ff f9d1 	bl	8001122 <bmi3_set_regs>
 8001d80:	4603      	mov	r3, r0
 8001d82:	75fb      	strb	r3, [r7, #23]
 8001d84:	e004      	b.n	8001d90 <set_accel_config+0x168>
        }
        else
        {
            rslt = BMI3_E_ACC_INVALID_CFG;
 8001d86:	23fc      	movs	r3, #252	@ 0xfc
 8001d88:	75fb      	strb	r3, [r7, #23]
 8001d8a:	e001      	b.n	8001d90 <set_accel_config+0x168>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001d8c:	23ff      	movs	r3, #255	@ 0xff
 8001d8e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001d90:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3718      	adds	r7, #24
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <get_accel_config>:
/*!
 * @brief This internal API gets accelerometer configurations like ODR,
 * bandwidth, accel mode, average samples and gravity range.
 */
static int8_t get_accel_config(struct bmi3_accel_config *config, struct bmi3_dev *dev)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 8001da6:	2300      	movs	r3, #0
 8001da8:	813b      	strh	r3, [r7, #8]

    uint16_t reg_data;

    if (config != NULL)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d039      	beq.n	8001e24 <get_accel_config+0x88>
    {
        /* Read the sensor configuration details */
        rslt = bmi3_get_regs(BMI3_REG_ACC_CONF, data_array, 2, dev);
 8001db0:	f107 0108 	add.w	r1, r7, #8
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	2202      	movs	r2, #2
 8001db8:	2020      	movs	r0, #32
 8001dba:	f7ff f94d 	bl	8001058 <bmi3_get_regs>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 8001dc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d12e      	bne.n	8001e28 <get_accel_config+0x8c>
        {
            reg_data = data_array[0];
 8001dca:	7a3b      	ldrb	r3, [r7, #8]
 8001dcc:	81bb      	strh	r3, [r7, #12]

            /* Get accelerometer ODR */
            config->odr = BMI3_GET_BIT_POS0(reg_data, BMI3_ACC_ODR);
 8001dce:	89bb      	ldrh	r3, [r7, #12]
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	f003 030f 	and.w	r3, r3, #15
 8001dd6:	b2da      	uxtb	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	701a      	strb	r2, [r3, #0]

            /* Get accelerometer range */
            config->range = BMI3_GET_BITS(reg_data, BMI3_ACC_RANGE);
 8001ddc:	89bb      	ldrh	r3, [r7, #12]
 8001dde:	111b      	asrs	r3, r3, #4
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	f003 0307 	and.w	r3, r3, #7
 8001de6:	b2da      	uxtb	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	70da      	strb	r2, [r3, #3]

            /* Get accelerometer bandwidth */
            config->bwp = BMI3_GET_BITS(reg_data, BMI3_ACC_BW);
 8001dec:	89bb      	ldrh	r3, [r7, #12]
 8001dee:	11db      	asrs	r3, r3, #7
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	b2da      	uxtb	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	705a      	strb	r2, [r3, #1]

            reg_data = (uint16_t)data_array[1] << 8;
 8001dfc:	7a7b      	ldrb	r3, [r7, #9]
 8001dfe:	021b      	lsls	r3, r3, #8
 8001e00:	81bb      	strh	r3, [r7, #12]

            /* Get accelerometer average samples */
            config->avg_num = BMI3_GET_BITS(reg_data, BMI3_ACC_AVG_NUM);
 8001e02:	89bb      	ldrh	r3, [r7, #12]
 8001e04:	121b      	asrs	r3, r3, #8
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	f003 0307 	and.w	r3, r3, #7
 8001e0c:	b2da      	uxtb	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	711a      	strb	r2, [r3, #4]

            /* Get accel mode */
            config->acc_mode = BMI3_GET_BITS(reg_data, BMI3_ACC_MODE);
 8001e12:	89bb      	ldrh	r3, [r7, #12]
 8001e14:	131b      	asrs	r3, r3, #12
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	f003 0307 	and.w	r3, r3, #7
 8001e1c:	b2da      	uxtb	r2, r3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	709a      	strb	r2, [r3, #2]
 8001e22:	e001      	b.n	8001e28 <get_accel_config+0x8c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001e24:	23ff      	movs	r3, #255	@ 0xff
 8001e26:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001e28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3710      	adds	r7, #16
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <validate_bw_avg_acc_mode>:
/*!
 * @brief This internal API validates bandwidth and accel mode of the
 * accelerometer set by the user.
 */
static int8_t validate_bw_avg_acc_mode(uint8_t *bandwidth, uint8_t *acc_mode, uint8_t *avg_num, struct bmi3_dev *dev)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b086      	sub	sp, #24
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	60f8      	str	r0, [r7, #12]
 8001e3c:	60b9      	str	r1, [r7, #8]
 8001e3e:	607a      	str	r2, [r7, #4]
 8001e40:	603b      	str	r3, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    if ((bandwidth != NULL) && (acc_mode != NULL) && (avg_num != NULL))
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d026      	beq.n	8001e96 <validate_bw_avg_acc_mode+0x62>
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d023      	beq.n	8001e96 <validate_bw_avg_acc_mode+0x62>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d020      	beq.n	8001e96 <validate_bw_avg_acc_mode+0x62>
    {
        /* Validate and auto-correct accel mode */
        rslt = check_boundary_val(acc_mode, BMI3_ACC_MODE_DISABLE, BMI3_ACC_MODE_HIGH_PERF, dev);
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	2207      	movs	r2, #7
 8001e58:	2100      	movs	r1, #0
 8001e5a:	68b8      	ldr	r0, [r7, #8]
 8001e5c:	f000 f84e 	bl	8001efc <check_boundary_val>
 8001e60:	4603      	mov	r3, r0
 8001e62:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001e64:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d117      	bne.n	8001e9c <validate_bw_avg_acc_mode+0x68>
        {
            /* Validate for averaging number of samples */
            rslt = check_boundary_val(avg_num, BMI3_ACC_AVG1, BMI3_ACC_AVG64, dev);
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	2206      	movs	r2, #6
 8001e70:	2100      	movs	r1, #0
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	f000 f842 	bl	8001efc <check_boundary_val>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 8001e7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d10b      	bne.n	8001e9c <validate_bw_avg_acc_mode+0x68>
            {
                /* Validate bandwidth */
                rslt = check_boundary_val(bandwidth, BMI3_ACC_BW_ODR_HALF, BMI3_ACC_BW_ODR_QUARTER, dev);
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	2201      	movs	r2, #1
 8001e88:	2100      	movs	r1, #0
 8001e8a:	68f8      	ldr	r0, [r7, #12]
 8001e8c:	f000 f836 	bl	8001efc <check_boundary_val>
 8001e90:	4603      	mov	r3, r0
 8001e92:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 8001e94:	e002      	b.n	8001e9c <validate_bw_avg_acc_mode+0x68>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001e96:	23ff      	movs	r3, #255	@ 0xff
 8001e98:	75fb      	strb	r3, [r7, #23]
 8001e9a:	e000      	b.n	8001e9e <validate_bw_avg_acc_mode+0x6a>
        if (rslt == BMI3_OK)
 8001e9c:	bf00      	nop
    }

    return rslt;
 8001e9e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3718      	adds	r7, #24
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <validate_acc_odr_range>:
/*!
 * @brief This internal API validates ODR and range of the accelerometer set by
 * the user.
 */
static int8_t validate_acc_odr_range(uint8_t *odr, uint8_t *range, struct bmi3_dev *dev)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b086      	sub	sp, #24
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	60f8      	str	r0, [r7, #12]
 8001eb2:	60b9      	str	r1, [r7, #8]
 8001eb4:	607a      	str	r2, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    if ((odr != NULL) && (range != NULL))
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d017      	beq.n	8001eec <validate_acc_odr_range+0x42>
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d014      	beq.n	8001eec <validate_acc_odr_range+0x42>
    {
        /* Validate and auto correct ODR */
        rslt = check_boundary_val(odr, BMI3_ACC_ODR_0_78HZ, BMI3_ACC_ODR_6400HZ, dev);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	220e      	movs	r2, #14
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	68f8      	ldr	r0, [r7, #12]
 8001eca:	f000 f817 	bl	8001efc <check_boundary_val>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001ed2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d10a      	bne.n	8001ef0 <validate_acc_odr_range+0x46>
        {
            /* Validate and auto correct Range */
            rslt = check_boundary_val(range, BMI3_ACC_RANGE_2G, BMI3_ACC_RANGE_16G, dev);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2203      	movs	r2, #3
 8001ede:	2100      	movs	r1, #0
 8001ee0:	68b8      	ldr	r0, [r7, #8]
 8001ee2:	f000 f80b 	bl	8001efc <check_boundary_val>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 8001eea:	e001      	b.n	8001ef0 <validate_acc_odr_range+0x46>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001eec:	23ff      	movs	r3, #255	@ 0xff
 8001eee:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001ef0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3718      	adds	r7, #24
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <check_boundary_val>:

/*!
 * @brief This internal API is used to validate the boundary conditions.
 */
static int8_t check_boundary_val(uint8_t *val, uint8_t min, uint8_t max, struct bmi3_dev *dev)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	607b      	str	r3, [r7, #4]
 8001f06:	460b      	mov	r3, r1
 8001f08:	72fb      	strb	r3, [r7, #11]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	72bb      	strb	r3, [r7, #10]
    /* Variable to store result of API */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8001f0e:	6878      	ldr	r0, [r7, #4]
 8001f10:	f000 fb54 	bl	80025bc <null_ptr_check>
 8001f14:	4603      	mov	r3, r0
 8001f16:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMI3_OK) && (val != NULL))
 8001f18:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d121      	bne.n	8001f64 <check_boundary_val+0x68>
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d01e      	beq.n	8001f64 <check_boundary_val+0x68>
    {
        /* Check if value is below minimum value */
        if (*val < min)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	7afa      	ldrb	r2, [r7, #11]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d909      	bls.n	8001f44 <check_boundary_val+0x48>
        {
            /* Auto correct the invalid value to minimum value */
            *val = min;
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	7afa      	ldrb	r2, [r7, #11]
 8001f34:	701a      	strb	r2, [r3, #0]
            dev->info |= BMI3_I_MIN_VALUE;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	7a1b      	ldrb	r3, [r3, #8]
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	b2da      	uxtb	r2, r3
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	721a      	strb	r2, [r3, #8]
        }

        /* Check if value is above maximum value */
        if (*val > max)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	7aba      	ldrb	r2, [r7, #10]
 8001f4a:	429a      	cmp	r2, r3
 8001f4c:	d20c      	bcs.n	8001f68 <check_boundary_val+0x6c>
        {
            /* Auto correct the invalid value to maximum value */
            *val = max;
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	7aba      	ldrb	r2, [r7, #10]
 8001f52:	701a      	strb	r2, [r3, #0]
            dev->info |= BMI3_I_MAX_VALUE;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	7a1b      	ldrb	r3, [r3, #8]
 8001f58:	f043 0302 	orr.w	r3, r3, #2
 8001f5c:	b2da      	uxtb	r2, r3
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	721a      	strb	r2, [r3, #8]
        if (*val > max)
 8001f62:	e001      	b.n	8001f68 <check_boundary_val+0x6c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8001f64:	23ff      	movs	r3, #255	@ 0xff
 8001f66:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001f68:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3718      	adds	r7, #24
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <set_gyro_config>:
/*!
 * @brief This internal API sets gyroscope configurations like ODR,
 * bandwidth, gyro mode, average samples and dps range.
 */
static int8_t set_gyro_config(struct bmi3_gyro_config *config, struct bmi3_dev *dev)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 8001f7e:	2300      	movs	r3, #0
 8001f80:	813b      	strh	r3, [r7, #8]

    uint16_t odr, range, bwp, avg_num, gyr_mode;

    if (config != NULL)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	f000 8095 	beq.w	80020b4 <set_gyro_config+0x140>
    {
        /* Validate bandwidth, average samples and mode */
        rslt = validate_bw_avg_gyr_mode(&config->bwp, &config->gyr_mode, &config->avg_num, dev);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	1c58      	adds	r0, r3, #1
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	1c99      	adds	r1, r3, #2
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	1d1a      	adds	r2, r3, #4
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	f000 f894 	bl	80020c4 <validate_bw_avg_gyr_mode>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8001fa0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d108      	bne.n	8001fba <set_gyro_config+0x46>
        {
            /* Validate ODR and range */
            rslt = validate_gyr_odr_range(&config->odr, &config->range, dev);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	3303      	adds	r3, #3
 8001fae:	683a      	ldr	r2, [r7, #0]
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	f000 f8c2 	bl	800213a <validate_gyr_odr_range>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	75fb      	strb	r3, [r7, #23]
        }

        if (rslt == BMI3_OK)
 8001fba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d10d      	bne.n	8001fde <set_gyro_config+0x6a>
        {
            if (config->gyr_mode == BMI3_GYR_MODE_LOW_PWR)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	789b      	ldrb	r3, [r3, #2]
 8001fc6:	2b03      	cmp	r3, #3
 8001fc8:	d109      	bne.n	8001fde <set_gyro_config+0x6a>
            {
                rslt = validate_gyr_odr_avg(config->odr, config->avg_num);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	781a      	ldrb	r2, [r3, #0]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	791b      	ldrb	r3, [r3, #4]
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	4610      	mov	r0, r2
 8001fd6:	f002 faf5 	bl	80045c4 <validate_gyr_odr_avg>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	75fb      	strb	r3, [r7, #23]
            }
        }

        if (rslt == BMI3_OK)
 8001fde:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d163      	bne.n	80020ae <set_gyro_config+0x13a>
        {
            /* Set gyroscope ODR */
            odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_GYR_ODR, config->odr);
 8001fe6:	7a3b      	ldrb	r3, [r7, #8]
 8001fe8:	b21b      	sxth	r3, r3
 8001fea:	f023 030f 	bic.w	r3, r3, #15
 8001fee:	b21a      	sxth	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	b21b      	sxth	r3, r3
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	b21b      	sxth	r3, r3
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	b21b      	sxth	r3, r3
 8002000:	82bb      	strh	r3, [r7, #20]

            /* Set gyroscope range */
            range = BMI3_SET_BITS(reg_data[0], BMI3_GYR_RANGE, config->range);
 8002002:	7a3b      	ldrb	r3, [r7, #8]
 8002004:	b21b      	sxth	r3, r3
 8002006:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800200a:	b21a      	sxth	r2, r3
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	78db      	ldrb	r3, [r3, #3]
 8002010:	b21b      	sxth	r3, r3
 8002012:	011b      	lsls	r3, r3, #4
 8002014:	b21b      	sxth	r3, r3
 8002016:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800201a:	b21b      	sxth	r3, r3
 800201c:	4313      	orrs	r3, r2
 800201e:	b21b      	sxth	r3, r3
 8002020:	827b      	strh	r3, [r7, #18]

            /* Set gyroscope bandwidth */
            bwp = BMI3_SET_BITS(reg_data[0], BMI3_GYR_BW, config->bwp);
 8002022:	7a3b      	ldrb	r3, [r7, #8]
 8002024:	b21b      	sxth	r3, r3
 8002026:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800202a:	b21a      	sxth	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	785b      	ldrb	r3, [r3, #1]
 8002030:	b21b      	sxth	r3, r3
 8002032:	01db      	lsls	r3, r3, #7
 8002034:	b21b      	sxth	r3, r3
 8002036:	b2db      	uxtb	r3, r3
 8002038:	b21b      	sxth	r3, r3
 800203a:	4313      	orrs	r3, r2
 800203c:	b21b      	sxth	r3, r3
 800203e:	823b      	strh	r3, [r7, #16]

            /* Set gyroscope average sample */
            avg_num = BMI3_SET_BITS(reg_data[1], BMI3_GYR_AVG_NUM, config->avg_num);
 8002040:	7a7b      	ldrb	r3, [r7, #9]
 8002042:	b21a      	sxth	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	791b      	ldrb	r3, [r3, #4]
 8002048:	b21b      	sxth	r3, r3
 800204a:	021b      	lsls	r3, r3, #8
 800204c:	b21b      	sxth	r3, r3
 800204e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002052:	b21b      	sxth	r3, r3
 8002054:	4313      	orrs	r3, r2
 8002056:	b21b      	sxth	r3, r3
 8002058:	81fb      	strh	r3, [r7, #14]

            /* Set gyroscope mode */
            gyr_mode = BMI3_SET_BITS(reg_data[1], BMI3_GYR_MODE, config->gyr_mode);
 800205a:	7a7b      	ldrb	r3, [r7, #9]
 800205c:	b21a      	sxth	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	789b      	ldrb	r3, [r3, #2]
 8002062:	b21b      	sxth	r3, r3
 8002064:	031b      	lsls	r3, r3, #12
 8002066:	b21b      	sxth	r3, r3
 8002068:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800206c:	b21b      	sxth	r3, r3
 800206e:	4313      	orrs	r3, r2
 8002070:	b21b      	sxth	r3, r3
 8002072:	81bb      	strh	r3, [r7, #12]

            reg_data[0] = (uint8_t)(odr | range | bwp);
 8002074:	8abb      	ldrh	r3, [r7, #20]
 8002076:	b2da      	uxtb	r2, r3
 8002078:	8a7b      	ldrh	r3, [r7, #18]
 800207a:	b2db      	uxtb	r3, r3
 800207c:	4313      	orrs	r3, r2
 800207e:	b2da      	uxtb	r2, r3
 8002080:	8a3b      	ldrh	r3, [r7, #16]
 8002082:	b2db      	uxtb	r3, r3
 8002084:	4313      	orrs	r3, r2
 8002086:	b2db      	uxtb	r3, r3
 8002088:	723b      	strb	r3, [r7, #8]
            reg_data[1] = (uint8_t)((avg_num | gyr_mode) >> 8);
 800208a:	89fa      	ldrh	r2, [r7, #14]
 800208c:	89bb      	ldrh	r3, [r7, #12]
 800208e:	4313      	orrs	r3, r2
 8002090:	b29b      	uxth	r3, r3
 8002092:	0a1b      	lsrs	r3, r3, #8
 8002094:	b29b      	uxth	r3, r3
 8002096:	b2db      	uxtb	r3, r3
 8002098:	727b      	strb	r3, [r7, #9]

            /* Set gyro configurations */
            rslt = bmi3_set_regs(BMI3_REG_GYR_CONF, reg_data, 2, dev);
 800209a:	f107 0108 	add.w	r1, r7, #8
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	2202      	movs	r2, #2
 80020a2:	2021      	movs	r0, #33	@ 0x21
 80020a4:	f7ff f83d 	bl	8001122 <bmi3_set_regs>
 80020a8:	4603      	mov	r3, r0
 80020aa:	75fb      	strb	r3, [r7, #23]
 80020ac:	e004      	b.n	80020b8 <set_gyro_config+0x144>
        }
        else
        {
            rslt = BMI3_E_GYRO_INVALID_CFG;
 80020ae:	23fb      	movs	r3, #251	@ 0xfb
 80020b0:	75fb      	strb	r3, [r7, #23]
 80020b2:	e001      	b.n	80020b8 <set_gyro_config+0x144>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80020b4:	23ff      	movs	r3, #255	@ 0xff
 80020b6:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80020b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3718      	adds	r7, #24
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <validate_bw_avg_gyr_mode>:
 */
static int8_t validate_bw_avg_gyr_mode(uint8_t *bandwidth,
                                       uint8_t *gyr_mode,
                                       const uint8_t *avg_num,
                                       struct bmi3_dev *dev)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
 80020d0:	603b      	str	r3, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    if ((bandwidth != NULL) && (gyr_mode != NULL) && (avg_num != NULL))
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d026      	beq.n	8002126 <validate_bw_avg_gyr_mode+0x62>
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d023      	beq.n	8002126 <validate_bw_avg_gyr_mode+0x62>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d020      	beq.n	8002126 <validate_bw_avg_gyr_mode+0x62>
    {
        /* Validate and auto-correct gyro mode */
        rslt = check_boundary_val(gyr_mode, BMI3_GYR_MODE_DISABLE, BMI3_GYR_MODE_HIGH_PERF, dev);
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	2207      	movs	r2, #7
 80020e8:	2100      	movs	r1, #0
 80020ea:	68b8      	ldr	r0, [r7, #8]
 80020ec:	f7ff ff06 	bl	8001efc <check_boundary_val>
 80020f0:	4603      	mov	r3, r0
 80020f2:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80020f4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d117      	bne.n	800212c <validate_bw_avg_gyr_mode+0x68>
        {
            /* Validate for averaging mode */
            rslt = check_boundary_val(bandwidth, BMI3_GYR_AVG1, BMI3_GYR_AVG64, dev);
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	2206      	movs	r2, #6
 8002100:	2100      	movs	r1, #0
 8002102:	68f8      	ldr	r0, [r7, #12]
 8002104:	f7ff fefa 	bl	8001efc <check_boundary_val>
 8002108:	4603      	mov	r3, r0
 800210a:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 800210c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d10b      	bne.n	800212c <validate_bw_avg_gyr_mode+0x68>
            {
                /* Validate for bandwidth */
                rslt = check_boundary_val(bandwidth, BMI3_GYR_BW_ODR_HALF, BMI3_GYR_BW_ODR_QUARTER, dev);
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	2201      	movs	r2, #1
 8002118:	2100      	movs	r1, #0
 800211a:	68f8      	ldr	r0, [r7, #12]
 800211c:	f7ff feee 	bl	8001efc <check_boundary_val>
 8002120:	4603      	mov	r3, r0
 8002122:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 8002124:	e002      	b.n	800212c <validate_bw_avg_gyr_mode+0x68>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002126:	23ff      	movs	r3, #255	@ 0xff
 8002128:	75fb      	strb	r3, [r7, #23]
 800212a:	e000      	b.n	800212e <validate_bw_avg_gyr_mode+0x6a>
        if (rslt == BMI3_OK)
 800212c:	bf00      	nop
    }

    return rslt;
 800212e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002132:	4618      	mov	r0, r3
 8002134:	3718      	adds	r7, #24
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <validate_gyr_odr_range>:
/*!
 * @brief This internal API validates ODR and range of the gyroscope set by
 * the user.
 */
static int8_t validate_gyr_odr_range(uint8_t *odr, uint8_t *range, struct bmi3_dev *dev)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b086      	sub	sp, #24
 800213e:	af00      	add	r7, sp, #0
 8002140:	60f8      	str	r0, [r7, #12]
 8002142:	60b9      	str	r1, [r7, #8]
 8002144:	607a      	str	r2, [r7, #4]
    /* Variable to store result of API */
    int8_t rslt;

    if ((odr != NULL) && (range != NULL))
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d017      	beq.n	800217c <validate_gyr_odr_range+0x42>
 800214c:	68bb      	ldr	r3, [r7, #8]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d014      	beq.n	800217c <validate_gyr_odr_range+0x42>
    {
        /* Validate and auto correct ODR */
        rslt = check_boundary_val(odr, BMI3_GYR_ODR_0_78HZ, BMI3_GYR_ODR_6400HZ, dev);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	220e      	movs	r2, #14
 8002156:	2101      	movs	r1, #1
 8002158:	68f8      	ldr	r0, [r7, #12]
 800215a:	f7ff fecf 	bl	8001efc <check_boundary_val>
 800215e:	4603      	mov	r3, r0
 8002160:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8002162:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d10a      	bne.n	8002180 <validate_gyr_odr_range+0x46>
        {
            /* Validate and auto correct Range */
            rslt = check_boundary_val(range, BMI3_GYR_RANGE_125DPS, BMI3_GYR_RANGE_2000DPS, dev);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2204      	movs	r2, #4
 800216e:	2100      	movs	r1, #0
 8002170:	68b8      	ldr	r0, [r7, #8]
 8002172:	f7ff fec3 	bl	8001efc <check_boundary_val>
 8002176:	4603      	mov	r3, r0
 8002178:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMI3_OK)
 800217a:	e001      	b.n	8002180 <validate_gyr_odr_range+0x46>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800217c:	23ff      	movs	r3, #255	@ 0xff
 800217e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002180:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002184:	4618      	mov	r0, r3
 8002186:	3718      	adds	r7, #24
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <get_accel_sensortime_sat_data>:

/*!
 * @brief This internal API stores the accelerometer, sensortime and accel saturation data from the register.
 */
static int8_t get_accel_sensortime_sat_data(struct bmi3_sens_axes_data *data, const uint8_t *reg_data)
{
 800218c:	b480      	push	{r7}
 800218e:	b087      	sub	sp, #28
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt = BMI3_OK;
 8002196:	2300      	movs	r3, #0
 8002198:	75fb      	strb	r3, [r7, #23]

    /* Stores the accel x, y, z axis, sensortime and accel saturation data from register */
    uint16_t acc_data[6];

    if ((data != NULL) && (reg_data != NULL))
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d07c      	beq.n	800229a <get_accel_sensortime_sat_data+0x10e>
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d079      	beq.n	800229a <get_accel_sensortime_sat_data+0x10e>
    {
        acc_data[0] = (reg_data[0] | (uint16_t)reg_data[1] << 8);
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	781b      	ldrb	r3, [r3, #0]
 80021aa:	b21a      	sxth	r2, r3
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	3301      	adds	r3, #1
 80021b0:	781b      	ldrb	r3, [r3, #0]
 80021b2:	b21b      	sxth	r3, r3
 80021b4:	021b      	lsls	r3, r3, #8
 80021b6:	b21b      	sxth	r3, r3
 80021b8:	4313      	orrs	r3, r2
 80021ba:	b21b      	sxth	r3, r3
 80021bc:	b29b      	uxth	r3, r3
 80021be:	813b      	strh	r3, [r7, #8]
        acc_data[1] = (reg_data[2] | (uint16_t)reg_data[3] << 8);
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	3302      	adds	r3, #2
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	b21a      	sxth	r2, r3
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	3303      	adds	r3, #3
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	b21b      	sxth	r3, r3
 80021d0:	021b      	lsls	r3, r3, #8
 80021d2:	b21b      	sxth	r3, r3
 80021d4:	4313      	orrs	r3, r2
 80021d6:	b21b      	sxth	r3, r3
 80021d8:	b29b      	uxth	r3, r3
 80021da:	817b      	strh	r3, [r7, #10]
        acc_data[2] = (reg_data[4] | (uint16_t)reg_data[5] << 8);
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	3304      	adds	r3, #4
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	b21a      	sxth	r2, r3
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	3305      	adds	r3, #5
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	b21b      	sxth	r3, r3
 80021ec:	021b      	lsls	r3, r3, #8
 80021ee:	b21b      	sxth	r3, r3
 80021f0:	4313      	orrs	r3, r2
 80021f2:	b21b      	sxth	r3, r3
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	81bb      	strh	r3, [r7, #12]
        acc_data[3] = (reg_data[14] | (uint16_t)reg_data[15] << 8);
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	330e      	adds	r3, #14
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	b21a      	sxth	r2, r3
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	330f      	adds	r3, #15
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	b21b      	sxth	r3, r3
 8002208:	021b      	lsls	r3, r3, #8
 800220a:	b21b      	sxth	r3, r3
 800220c:	4313      	orrs	r3, r2
 800220e:	b21b      	sxth	r3, r3
 8002210:	b29b      	uxth	r3, r3
 8002212:	81fb      	strh	r3, [r7, #14]
        acc_data[4] = (reg_data[16] | (uint16_t)reg_data[17] << 8);
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	3310      	adds	r3, #16
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	b21a      	sxth	r2, r3
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	3311      	adds	r3, #17
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	b21b      	sxth	r3, r3
 8002224:	021b      	lsls	r3, r3, #8
 8002226:	b21b      	sxth	r3, r3
 8002228:	4313      	orrs	r3, r2
 800222a:	b21b      	sxth	r3, r3
 800222c:	b29b      	uxth	r3, r3
 800222e:	823b      	strh	r3, [r7, #16]
        acc_data[5] = reg_data[18];
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	3312      	adds	r3, #18
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	827b      	strh	r3, [r7, #18]

        /* Stores accel x-axis data */
        data->x = (int16_t)acc_data[0];
 8002238:	893b      	ldrh	r3, [r7, #8]
 800223a:	b21a      	sxth	r2, r3
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	801a      	strh	r2, [r3, #0]

        /* Stores accel y-axis data */
        data->y = (int16_t)acc_data[1];
 8002240:	897b      	ldrh	r3, [r7, #10]
 8002242:	b21a      	sxth	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	805a      	strh	r2, [r3, #2]

        /* Stores accel z-axis data */
        data->z = (int16_t)acc_data[2];
 8002248:	89bb      	ldrh	r3, [r7, #12]
 800224a:	b21a      	sxth	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	809a      	strh	r2, [r3, #4]

        /* Stores sensor time data */
        data->sens_time = (acc_data[3] | ((uint32_t)acc_data[4] << 16));
 8002250:	89fb      	ldrh	r3, [r7, #14]
 8002252:	461a      	mov	r2, r3
 8002254:	8a3b      	ldrh	r3, [r7, #16]
 8002256:	041b      	lsls	r3, r3, #16
 8002258:	431a      	orrs	r2, r3
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	609a      	str	r2, [r3, #8]

        /* Stores saturation x-axis data */
        data->sat_x = (acc_data[5] & BMI3_SATF_ACC_X_MASK);
 800225e:	8a7b      	ldrh	r3, [r7, #18]
 8002260:	f003 0301 	and.w	r3, r3, #1
 8002264:	b2d9      	uxtb	r1, r3
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	7b13      	ldrb	r3, [r2, #12]
 800226a:	f361 0300 	bfi	r3, r1, #0, #1
 800226e:	7313      	strb	r3, [r2, #12]

        /* Stores saturation y-axis data */
        data->sat_y = (acc_data[5] & BMI3_SATF_ACC_Y_MASK) >> BMI3_SATF_ACC_Y_POS;
 8002270:	8a7b      	ldrh	r3, [r7, #18]
 8002272:	105b      	asrs	r3, r3, #1
 8002274:	f003 0301 	and.w	r3, r3, #1
 8002278:	b2d9      	uxtb	r1, r3
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	7b13      	ldrb	r3, [r2, #12]
 800227e:	f361 0341 	bfi	r3, r1, #1, #1
 8002282:	7313      	strb	r3, [r2, #12]

        /* Stores saturation z-axis data */
        data->sat_z = (acc_data[5] & BMI3_SATF_ACC_Z_MASK) >> BMI3_SATF_ACC_Z_POS;
 8002284:	8a7b      	ldrh	r3, [r7, #18]
 8002286:	109b      	asrs	r3, r3, #2
 8002288:	f003 0301 	and.w	r3, r3, #1
 800228c:	b2d9      	uxtb	r1, r3
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	7b13      	ldrb	r3, [r2, #12]
 8002292:	f361 0382 	bfi	r3, r1, #2, #1
 8002296:	7313      	strb	r3, [r2, #12]
 8002298:	e001      	b.n	800229e <get_accel_sensortime_sat_data+0x112>
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800229a:	23ff      	movs	r3, #255	@ 0xff
 800229c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800229e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	371c      	adds	r7, #28
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr

080022ae <get_gyro_sensortime_sat_data>:

/*!
 * @brief This internal API stores the gyroscope, sensortime and gyro saturation data from the register.
 */
static int8_t get_gyro_sensortime_sat_data(struct bmi3_sens_axes_data *data, const uint8_t *reg_data)
{
 80022ae:	b480      	push	{r7}
 80022b0:	b087      	sub	sp, #28
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
 80022b6:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt = BMI3_OK;
 80022b8:	2300      	movs	r3, #0
 80022ba:	75fb      	strb	r3, [r7, #23]

    /* Variable to store x, y and z axis gyro data */
    uint16_t gyr_data[6];

    if ((data != NULL) && (reg_data != NULL))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d07e      	beq.n	80023c0 <get_gyro_sensortime_sat_data+0x112>
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d07b      	beq.n	80023c0 <get_gyro_sensortime_sat_data+0x112>
    {
        gyr_data[0] = (reg_data[6] | (uint16_t)reg_data[7] << 8);
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	3306      	adds	r3, #6
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	b21a      	sxth	r2, r3
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	3307      	adds	r3, #7
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	b21b      	sxth	r3, r3
 80022d8:	021b      	lsls	r3, r3, #8
 80022da:	b21b      	sxth	r3, r3
 80022dc:	4313      	orrs	r3, r2
 80022de:	b21b      	sxth	r3, r3
 80022e0:	b29b      	uxth	r3, r3
 80022e2:	813b      	strh	r3, [r7, #8]
        gyr_data[1] = (reg_data[8] | (uint16_t)reg_data[9] << 8);
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	3308      	adds	r3, #8
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	b21a      	sxth	r2, r3
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	3309      	adds	r3, #9
 80022f0:	781b      	ldrb	r3, [r3, #0]
 80022f2:	b21b      	sxth	r3, r3
 80022f4:	021b      	lsls	r3, r3, #8
 80022f6:	b21b      	sxth	r3, r3
 80022f8:	4313      	orrs	r3, r2
 80022fa:	b21b      	sxth	r3, r3
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	817b      	strh	r3, [r7, #10]
        gyr_data[2] = (reg_data[10] | (uint16_t)reg_data[11] << 8);
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	330a      	adds	r3, #10
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	b21a      	sxth	r2, r3
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	330b      	adds	r3, #11
 800230c:	781b      	ldrb	r3, [r3, #0]
 800230e:	b21b      	sxth	r3, r3
 8002310:	021b      	lsls	r3, r3, #8
 8002312:	b21b      	sxth	r3, r3
 8002314:	4313      	orrs	r3, r2
 8002316:	b21b      	sxth	r3, r3
 8002318:	b29b      	uxth	r3, r3
 800231a:	81bb      	strh	r3, [r7, #12]
        gyr_data[3] = (reg_data[14] | (uint16_t)reg_data[15] << 8);
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	330e      	adds	r3, #14
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	b21a      	sxth	r2, r3
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	330f      	adds	r3, #15
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	b21b      	sxth	r3, r3
 800232c:	021b      	lsls	r3, r3, #8
 800232e:	b21b      	sxth	r3, r3
 8002330:	4313      	orrs	r3, r2
 8002332:	b21b      	sxth	r3, r3
 8002334:	b29b      	uxth	r3, r3
 8002336:	81fb      	strh	r3, [r7, #14]
        gyr_data[4] = (reg_data[16] | (uint16_t)reg_data[17] << 8);
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	3310      	adds	r3, #16
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	b21a      	sxth	r2, r3
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	3311      	adds	r3, #17
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	b21b      	sxth	r3, r3
 8002348:	021b      	lsls	r3, r3, #8
 800234a:	b21b      	sxth	r3, r3
 800234c:	4313      	orrs	r3, r2
 800234e:	b21b      	sxth	r3, r3
 8002350:	b29b      	uxth	r3, r3
 8002352:	823b      	strh	r3, [r7, #16]
        gyr_data[5] = reg_data[18];
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	3312      	adds	r3, #18
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	827b      	strh	r3, [r7, #18]

        /* Stores gyro x-axis data */
        data->x = (int16_t)gyr_data[0];
 800235c:	893b      	ldrh	r3, [r7, #8]
 800235e:	b21a      	sxth	r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	801a      	strh	r2, [r3, #0]

        /* Stores gyro y-axis data */
        data->y = (int16_t)gyr_data[1];
 8002364:	897b      	ldrh	r3, [r7, #10]
 8002366:	b21a      	sxth	r2, r3
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	805a      	strh	r2, [r3, #2]

        /* Stores gyro z-axis data */
        data->z = (int16_t)gyr_data[2];
 800236c:	89bb      	ldrh	r3, [r7, #12]
 800236e:	b21a      	sxth	r2, r3
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	809a      	strh	r2, [r3, #4]

        /* Stores sensor time data */
        data->sens_time = (gyr_data[3] | ((uint32_t)gyr_data[4] << 16));
 8002374:	89fb      	ldrh	r3, [r7, #14]
 8002376:	461a      	mov	r2, r3
 8002378:	8a3b      	ldrh	r3, [r7, #16]
 800237a:	041b      	lsls	r3, r3, #16
 800237c:	431a      	orrs	r2, r3
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	609a      	str	r2, [r3, #8]

        /* Stores saturation x-axis data */
        data->sat_x = (gyr_data[5] & BMI3_SATF_GYR_X_MASK) >> BMI3_SATF_GYR_X_POS;
 8002382:	8a7b      	ldrh	r3, [r7, #18]
 8002384:	10db      	asrs	r3, r3, #3
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	b2d9      	uxtb	r1, r3
 800238c:	687a      	ldr	r2, [r7, #4]
 800238e:	7b13      	ldrb	r3, [r2, #12]
 8002390:	f361 0300 	bfi	r3, r1, #0, #1
 8002394:	7313      	strb	r3, [r2, #12]

        /* Stores saturation y-axis data */
        data->sat_y = (gyr_data[5] & BMI3_SATF_GYR_Y_MASK) >> BMI3_SATF_GYR_Y_POS;
 8002396:	8a7b      	ldrh	r3, [r7, #18]
 8002398:	111b      	asrs	r3, r3, #4
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	b2d9      	uxtb	r1, r3
 80023a0:	687a      	ldr	r2, [r7, #4]
 80023a2:	7b13      	ldrb	r3, [r2, #12]
 80023a4:	f361 0341 	bfi	r3, r1, #1, #1
 80023a8:	7313      	strb	r3, [r2, #12]

        /* Stores saturation z-axis data */
        data->sat_z = (gyr_data[5] & BMI3_SATF_GYR_Z_MASK) >> BMI3_SATF_GYR_Z_POS;
 80023aa:	8a7b      	ldrh	r3, [r7, #18]
 80023ac:	115b      	asrs	r3, r3, #5
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	b2d9      	uxtb	r1, r3
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	7b13      	ldrb	r3, [r2, #12]
 80023b8:	f361 0382 	bfi	r3, r1, #2, #1
 80023bc:	7313      	strb	r3, [r2, #12]
 80023be:	e001      	b.n	80023c4 <get_gyro_sensortime_sat_data+0x116>
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80023c0:	23ff      	movs	r3, #255	@ 0xff
 80023c2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80023c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	371c      	adds	r7, #28
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <get_temp_sensortime_data>:
/*!
 * @brief This internal API reads the raw temperature data from the register and can be
 * converted into degree celsius.
 */
static int8_t get_temp_sensortime_data(struct bmi3_sens_axes_data *data, const uint8_t *reg_data)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b085      	sub	sp, #20
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt = BMI3_OK;
 80023de:	2300      	movs	r3, #0
 80023e0:	73fb      	strb	r3, [r7, #15]

    if ((data != NULL) && (reg_data != NULL))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d028      	beq.n	800243a <get_temp_sensortime_data+0x66>
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d025      	beq.n	800243a <get_temp_sensortime_data+0x66>
    {
        data->temp_data = (uint16_t)(reg_data[12] | ((uint16_t)reg_data[13] << 8));
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	330c      	adds	r3, #12
 80023f2:	781b      	ldrb	r3, [r3, #0]
 80023f4:	b21a      	sxth	r2, r3
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	330d      	adds	r3, #13
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	b21b      	sxth	r3, r3
 80023fe:	021b      	lsls	r3, r3, #8
 8002400:	b21b      	sxth	r3, r3
 8002402:	4313      	orrs	r3, r2
 8002404:	b21b      	sxth	r3, r3
 8002406:	b29a      	uxth	r2, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	81da      	strh	r2, [r3, #14]

        /* Stores sensor time data */
        data->sens_time =
            (reg_data[14] | (uint16_t)reg_data[15] << 8 | (uint32_t)reg_data[16] << 16 | (uint32_t)reg_data[17] << 24);
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	330e      	adds	r3, #14
 8002410:	781b      	ldrb	r3, [r3, #0]
 8002412:	461a      	mov	r2, r3
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	330f      	adds	r3, #15
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	021b      	lsls	r3, r3, #8
 800241c:	4313      	orrs	r3, r2
 800241e:	461a      	mov	r2, r3
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	3310      	adds	r3, #16
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	041b      	lsls	r3, r3, #16
 8002428:	431a      	orrs	r2, r3
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	3311      	adds	r3, #17
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	061b      	lsls	r3, r3, #24
 8002432:	431a      	orrs	r2, r3
        data->sens_time =
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	609a      	str	r2, [r3, #8]
 8002438:	e001      	b.n	800243e <get_temp_sensortime_data+0x6a>
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800243a:	23ff      	movs	r3, #255	@ 0xff
 800243c:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 800243e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8002442:	4618      	mov	r0, r3
 8002444:	3714      	adds	r7, #20
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <get_step_counter_sensor_data>:

/*!
 * @brief This internal API gets the step counter data from the register.
 */
static int8_t get_step_counter_sensor_data(uint32_t *step_count, uint8_t reg_addr, struct bmi3_dev *dev)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b086      	sub	sp, #24
 8002452:	af00      	add	r7, sp, #0
 8002454:	60f8      	str	r0, [r7, #12]
 8002456:	460b      	mov	r3, r1
 8002458:	607a      	str	r2, [r7, #4]
 800245a:	72fb      	strb	r3, [r7, #11]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define data stored in register */
    uint8_t reg_data[4] = { 0 };
 800245c:	2300      	movs	r3, #0
 800245e:	613b      	str	r3, [r7, #16]

    if (step_count != NULL)
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d026      	beq.n	80024b4 <get_step_counter_sensor_data+0x66>
    {
        /* Read the sensor data */
        rslt = bmi3_get_regs(reg_addr, reg_data, 4, dev);
 8002466:	f107 0110 	add.w	r1, r7, #16
 800246a:	7af8      	ldrb	r0, [r7, #11]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2204      	movs	r2, #4
 8002470:	f7fe fdf2 	bl	8001058 <bmi3_get_regs>
 8002474:	4603      	mov	r3, r0
 8002476:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8002478:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d11b      	bne.n	80024b8 <get_step_counter_sensor_data+0x6a>
        {
            /* Get the step counter output in 4 bytes */
            *step_count = (uint32_t) reg_data[0];
 8002480:	7c3b      	ldrb	r3, [r7, #16]
 8002482:	461a      	mov	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	601a      	str	r2, [r3, #0]
            *step_count |= ((uint32_t) reg_data[1] << 8);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	7c7b      	ldrb	r3, [r7, #17]
 800248e:	021b      	lsls	r3, r3, #8
 8002490:	431a      	orrs	r2, r3
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	601a      	str	r2, [r3, #0]
            *step_count |= ((uint32_t) reg_data[2] << 16);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	7cbb      	ldrb	r3, [r7, #18]
 800249c:	041b      	lsls	r3, r3, #16
 800249e:	431a      	orrs	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	601a      	str	r2, [r3, #0]
            *step_count |= ((uint32_t) reg_data[3] << 24);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	7cfb      	ldrb	r3, [r7, #19]
 80024aa:	061b      	lsls	r3, r3, #24
 80024ac:	431a      	orrs	r2, r3
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	e001      	b.n	80024b8 <get_step_counter_sensor_data+0x6a>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80024b4:	23ff      	movs	r3, #255	@ 0xff
 80024b6:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80024b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80024bc:	4618      	mov	r0, r3
 80024be:	3718      	adds	r7, #24
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd80      	pop	{r7, pc}

080024c4 <get_orient_output_data>:
/*!
 * @brief This internal API gets the output values of orientation: portrait-
 * landscape and face up-down.
 */
static int8_t get_orient_output_data(struct bmi3_orientation_output *orient_out, uint8_t reg_addr, struct bmi3_dev *dev)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	460b      	mov	r3, r1
 80024ce:	607a      	str	r2, [r7, #4]
 80024d0:	72fb      	strb	r3, [r7, #11]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define data stored in register */
    uint8_t reg_data[2] = { 0 };
 80024d2:	2300      	movs	r3, #0
 80024d4:	82bb      	strh	r3, [r7, #20]

    if (orient_out != NULL)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d01b      	beq.n	8002514 <get_orient_output_data+0x50>
    {
        /* Read the data from feature engine status register */
        rslt = bmi3_get_regs(reg_addr, reg_data, 2, dev);
 80024dc:	f107 0114 	add.w	r1, r7, #20
 80024e0:	7af8      	ldrb	r0, [r7, #11]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2202      	movs	r2, #2
 80024e6:	f7fe fdb7 	bl	8001058 <bmi3_get_regs>
 80024ea:	4603      	mov	r3, r0
 80024ec:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80024ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d110      	bne.n	8002518 <get_orient_output_data+0x54>
        {
            /* Get the output value of the orientation detection feature */
            orient_out->orientation_portrait_landscape = BMI3_GET_BIT_POS0(reg_data[0],
 80024f6:	7d3b      	ldrb	r3, [r7, #20]
 80024f8:	f003 0303 	and.w	r3, r3, #3
 80024fc:	b2da      	uxtb	r2, r3
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	701a      	strb	r2, [r3, #0]
                                                                           BMI3_ORIENTATION_PORTRAIT_LANDSCAPE);

            /* Get the output value of the orientation face up-down feature */
            orient_out->orientation_faceup_down = BMI3_GET_BITS(reg_data[0], BMI3_ORIENTATION_FACEUP_DOWN);
 8002502:	7d3b      	ldrb	r3, [r7, #20]
 8002504:	109b      	asrs	r3, r3, #2
 8002506:	b2db      	uxtb	r3, r3
 8002508:	f003 0301 	and.w	r3, r3, #1
 800250c:	b2da      	uxtb	r2, r3
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	705a      	strb	r2, [r3, #1]
 8002512:	e001      	b.n	8002518 <get_orient_output_data+0x54>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002514:	23ff      	movs	r3, #255	@ 0xff
 8002516:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002518:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3718      	adds	r7, #24
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <get_gyro_config>:
/*!
 * @brief This internal API gets gyroscope configurations like ODR, gyro mode,
 * bandwidth, averaging samples and range.
 */
static int8_t get_gyro_config(struct bmi3_gyro_config *config, struct bmi3_dev *dev)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 800252e:	2300      	movs	r3, #0
 8002530:	813b      	strh	r3, [r7, #8]

    uint16_t reg_data;

    if (config != NULL)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b00      	cmp	r3, #0
 8002536:	d039      	beq.n	80025ac <get_gyro_config+0x88>
    {
        /* Read the sensor configuration details */
        rslt = bmi3_get_regs(BMI3_REG_GYR_CONF, data_array, 2, dev);
 8002538:	f107 0108 	add.w	r1, r7, #8
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	2202      	movs	r2, #2
 8002540:	2021      	movs	r0, #33	@ 0x21
 8002542:	f7fe fd89 	bl	8001058 <bmi3_get_regs>
 8002546:	4603      	mov	r3, r0
 8002548:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 800254a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d12e      	bne.n	80025b0 <get_gyro_config+0x8c>
        {
            reg_data = data_array[0];
 8002552:	7a3b      	ldrb	r3, [r7, #8]
 8002554:	81bb      	strh	r3, [r7, #12]

            /* Get gyro ODR */
            config->odr = BMI3_GET_BIT_POS0(reg_data, BMI3_GYR_ODR);
 8002556:	89bb      	ldrh	r3, [r7, #12]
 8002558:	b2db      	uxtb	r3, r3
 800255a:	f003 030f 	and.w	r3, r3, #15
 800255e:	b2da      	uxtb	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	701a      	strb	r2, [r3, #0]

            /* Get gyro range */
            config->range = BMI3_GET_BITS(reg_data, BMI3_GYR_RANGE);
 8002564:	89bb      	ldrh	r3, [r7, #12]
 8002566:	111b      	asrs	r3, r3, #4
 8002568:	b2db      	uxtb	r3, r3
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	b2da      	uxtb	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	70da      	strb	r2, [r3, #3]

            /* Get gyro bandwidth */
            config->bwp = BMI3_GET_BITS(reg_data, BMI3_GYR_BW);
 8002574:	89bb      	ldrh	r3, [r7, #12]
 8002576:	11db      	asrs	r3, r3, #7
 8002578:	b2db      	uxtb	r3, r3
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	b2da      	uxtb	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	705a      	strb	r2, [r3, #1]

            reg_data = (uint16_t)data_array[1] << 8;
 8002584:	7a7b      	ldrb	r3, [r7, #9]
 8002586:	021b      	lsls	r3, r3, #8
 8002588:	81bb      	strh	r3, [r7, #12]

            /* Get gyro average sample */
            config->avg_num = BMI3_GET_BITS(reg_data, BMI3_GYR_AVG_NUM);
 800258a:	89bb      	ldrh	r3, [r7, #12]
 800258c:	121b      	asrs	r3, r3, #8
 800258e:	b2db      	uxtb	r3, r3
 8002590:	f003 0307 	and.w	r3, r3, #7
 8002594:	b2da      	uxtb	r2, r3
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	711a      	strb	r2, [r3, #4]

            /* Get gyro mode */
            config->gyr_mode = BMI3_GET_BITS(reg_data, BMI3_GYR_MODE);
 800259a:	89bb      	ldrh	r3, [r7, #12]
 800259c:	131b      	asrs	r3, r3, #12
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	f003 0307 	and.w	r3, r3, #7
 80025a4:	b2da      	uxtb	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	709a      	strb	r2, [r3, #2]
 80025aa:	e001      	b.n	80025b0 <get_gyro_config+0x8c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80025ac:	23ff      	movs	r3, #255	@ 0xff
 80025ae:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80025b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	3710      	adds	r7, #16
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bd80      	pop	{r7, pc}

080025bc <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi3_dev *dev)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d00b      	beq.n	80025e2 <null_ptr_check+0x26>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d007      	beq.n	80025e2 <null_ptr_check+0x26>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d003      	beq.n	80025e2 <null_ptr_check+0x26>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	699b      	ldr	r3, [r3, #24]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d102      	bne.n	80025e8 <null_ptr_check+0x2c>
    {
        rslt = BMI3_E_NULL_PTR;
 80025e2:	23ff      	movs	r3, #255	@ 0xff
 80025e4:	73fb      	strb	r3, [r7, #15]
 80025e6:	e001      	b.n	80025ec <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMI3_OK;
 80025e8:	2300      	movs	r3, #0
 80025ea:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80025ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3714      	adds	r7, #20
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <get_any_motion_config>:
/*!
 * @brief This internal API gets any-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t get_any_motion_config(struct bmi3_any_motion_config *config, struct bmi3_dev *dev)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b088      	sub	sp, #32
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t any_mot_config[6] = { 0 };
 8002606:	f107 0310 	add.w	r3, r7, #16
 800260a:	2200      	movs	r2, #0
 800260c:	601a      	str	r2, [r3, #0]
 800260e:	809a      	strh	r2, [r3, #4]

    /* Array to set the base address of any-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ANY_MOTION, 0 };
 8002610:	2305      	movs	r3, #5
 8002612:	81bb      	strh	r3, [r7, #12]

    uint8_t idx = 0;
 8002614:	2300      	movs	r3, #0
 8002616:	77bb      	strb	r3, [r7, #30]
    uint16_t msb;

    /* Variable to define a word */
    uint16_t lsb_msb;

    if (config != NULL)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d078      	beq.n	8002710 <get_any_motion_config+0x114>
    {
        /* Set the any-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 800261e:	f107 010c 	add.w	r1, r7, #12
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	2202      	movs	r2, #2
 8002626:	2041      	movs	r0, #65	@ 0x41
 8002628:	f7fe fd7b 	bl	8001122 <bmi3_set_regs>
 800262c:	4603      	mov	r3, r0
 800262e:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8002630:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002634:	2b00      	cmp	r3, #0
 8002636:	d16d      	bne.n	8002714 <get_any_motion_config+0x118>
        {
            /* Get the configuration from the feature engine register where any-motion feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, any_mot_config, 6, dev);
 8002638:	f107 0110 	add.w	r1, r7, #16
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	2206      	movs	r2, #6
 8002640:	2042      	movs	r0, #66	@ 0x42
 8002642:	f7fe fd09 	bl	8001058 <bmi3_get_regs>
 8002646:	4603      	mov	r3, r0
 8002648:	77fb      	strb	r3, [r7, #31]

            if (rslt == BMI3_OK)
 800264a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d160      	bne.n	8002714 <get_any_motion_config+0x118>
            {
                /* Get word to calculate threshold and accel reference up from same word */
                lsb = (uint16_t) any_mot_config[idx++];
 8002652:	7fbb      	ldrb	r3, [r7, #30]
 8002654:	1c5a      	adds	r2, r3, #1
 8002656:	77ba      	strb	r2, [r7, #30]
 8002658:	3320      	adds	r3, #32
 800265a:	443b      	add	r3, r7
 800265c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002660:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) any_mot_config[idx++] << 8);
 8002662:	7fbb      	ldrb	r3, [r7, #30]
 8002664:	1c5a      	adds	r2, r3, #1
 8002666:	77ba      	strb	r2, [r7, #30]
 8002668:	3320      	adds	r3, #32
 800266a:	443b      	add	r3, r7
 800266c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002670:	021b      	lsls	r3, r3, #8
 8002672:	837b      	strh	r3, [r7, #26]
                lsb_msb = (lsb | msb);
 8002674:	8bba      	ldrh	r2, [r7, #28]
 8002676:	8b7b      	ldrh	r3, [r7, #26]
 8002678:	4313      	orrs	r3, r2
 800267a:	833b      	strh	r3, [r7, #24]

                /* Get threshold */
                config->slope_thres = (lsb_msb & BMI3_ANY_NO_SLOPE_THRESHOLD_MASK);
 800267c:	8b3b      	ldrh	r3, [r7, #24]
 800267e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002682:	b29a      	uxth	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	805a      	strh	r2, [r3, #2]

                /* Get accel reference up */
                config->acc_ref_up = (lsb_msb & BMI3_ANY_NO_ACC_REF_UP_MASK) >> BMI3_ANY_NO_ACC_REF_UP_POS;
 8002688:	8b3b      	ldrh	r3, [r7, #24]
 800268a:	131b      	asrs	r3, r3, #12
 800268c:	b2db      	uxtb	r3, r3
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	b2da      	uxtb	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	711a      	strb	r2, [r3, #4]

                /* Get word to calculate hysteresis from the word */
                lsb = (uint16_t) any_mot_config[idx++];
 8002698:	7fbb      	ldrb	r3, [r7, #30]
 800269a:	1c5a      	adds	r2, r3, #1
 800269c:	77ba      	strb	r2, [r7, #30]
 800269e:	3320      	adds	r3, #32
 80026a0:	443b      	add	r3, r7
 80026a2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80026a6:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) any_mot_config[idx++] << 8);
 80026a8:	7fbb      	ldrb	r3, [r7, #30]
 80026aa:	1c5a      	adds	r2, r3, #1
 80026ac:	77ba      	strb	r2, [r7, #30]
 80026ae:	3320      	adds	r3, #32
 80026b0:	443b      	add	r3, r7
 80026b2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80026b6:	021b      	lsls	r3, r3, #8
 80026b8:	837b      	strh	r3, [r7, #26]
                lsb_msb = (lsb | msb);
 80026ba:	8bba      	ldrh	r2, [r7, #28]
 80026bc:	8b7b      	ldrh	r3, [r7, #26]
 80026be:	4313      	orrs	r3, r2
 80026c0:	833b      	strh	r3, [r7, #24]

                /* Get hysteresis */
                config->hysteresis = (lsb_msb & BMI3_ANY_NO_HYSTERESIS_MASK);
 80026c2:	8b3b      	ldrh	r3, [r7, #24]
 80026c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	80da      	strh	r2, [r3, #6]

                /* Get word to calculate duration and wait time from the same word */
                lsb = (uint16_t) any_mot_config[idx++];
 80026ce:	7fbb      	ldrb	r3, [r7, #30]
 80026d0:	1c5a      	adds	r2, r3, #1
 80026d2:	77ba      	strb	r2, [r7, #30]
 80026d4:	3320      	adds	r3, #32
 80026d6:	443b      	add	r3, r7
 80026d8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80026dc:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) any_mot_config[idx++] << 8);
 80026de:	7fbb      	ldrb	r3, [r7, #30]
 80026e0:	1c5a      	adds	r2, r3, #1
 80026e2:	77ba      	strb	r2, [r7, #30]
 80026e4:	3320      	adds	r3, #32
 80026e6:	443b      	add	r3, r7
 80026e8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80026ec:	021b      	lsls	r3, r3, #8
 80026ee:	837b      	strh	r3, [r7, #26]
                lsb_msb = (lsb | msb);
 80026f0:	8bba      	ldrh	r2, [r7, #28]
 80026f2:	8b7b      	ldrh	r3, [r7, #26]
 80026f4:	4313      	orrs	r3, r2
 80026f6:	833b      	strh	r3, [r7, #24]

                /* Get duration */
                config->duration = (lsb_msb & BMI3_ANY_NO_DURATION_MASK);
 80026f8:	8b3b      	ldrh	r3, [r7, #24]
 80026fa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80026fe:	b29a      	uxth	r2, r3
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	801a      	strh	r2, [r3, #0]

                /* Get wait time */
                config->wait_time = (lsb_msb & BMI3_ANY_NO_WAIT_TIME_MASK) >> BMI3_ANY_NO_WAIT_TIME_POS;
 8002704:	8b3b      	ldrh	r3, [r7, #24]
 8002706:	0b5b      	lsrs	r3, r3, #13
 8002708:	b29a      	uxth	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	811a      	strh	r2, [r3, #8]
 800270e:	e001      	b.n	8002714 <get_any_motion_config+0x118>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002710:	23ff      	movs	r3, #255	@ 0xff
 8002712:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8002714:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002718:	4618      	mov	r0, r3
 800271a:	3720      	adds	r7, #32
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <set_any_motion_config>:
/*!
 * @brief This internal API sets any-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t set_any_motion_config(const struct bmi3_any_motion_config *config, struct bmi3_dev *dev)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b088      	sub	sp, #32
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of any-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ANY_MOTION, 0 };
 800272a:	2305      	movs	r3, #5
 800272c:	823b      	strh	r3, [r7, #16]

    /* Array to define the feature configuration */
    uint8_t any_mot_config[6] = { 0 };
 800272e:	f107 0308 	add.w	r3, r7, #8
 8002732:	2200      	movs	r2, #0
 8002734:	601a      	str	r2, [r3, #0]
 8002736:	809a      	strh	r2, [r3, #4]

    uint16_t threshold, acc_ref_up, hysteresis, duration, wait_time;

    if (config != NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2b00      	cmp	r3, #0
 800273c:	f000 8089 	beq.w	8002852 <set_any_motion_config+0x132>
    {
        /* Set the any-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002740:	f107 0110 	add.w	r1, r7, #16
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	2202      	movs	r2, #2
 8002748:	2041      	movs	r0, #65	@ 0x41
 800274a:	f7fe fcea 	bl	8001122 <bmi3_set_regs>
 800274e:	4603      	mov	r3, r0
 8002750:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8002752:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d17d      	bne.n	8002856 <set_any_motion_config+0x136>
        {
            /* Set threshold for lsb 8 bits */
            any_mot_config[0] = (uint8_t)BMI3_SET_BIT_POS0(any_mot_config[0],
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	885b      	ldrh	r3, [r3, #2]
 800275e:	b2db      	uxtb	r3, r3
 8002760:	723b      	strb	r3, [r7, #8]
                                                           BMI3_ANY_NO_SLOPE_THRESHOLD,
                                                           config->slope_thres);

            threshold = ((uint16_t)any_mot_config[1] << 8);
 8002762:	7a7b      	ldrb	r3, [r7, #9]
 8002764:	021b      	lsls	r3, r3, #8
 8002766:	83bb      	strh	r3, [r7, #28]

            /* Set threshold for msb 8 bits */
            any_mot_config[1] =
                (BMI3_SET_BIT_POS0(threshold, BMI3_ANY_NO_SLOPE_THRESHOLD,
 8002768:	8bbb      	ldrh	r3, [r7, #28]
 800276a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800276e:	f023 030f 	bic.w	r3, r3, #15
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	8852      	ldrh	r2, [r2, #2]
 8002776:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800277a:	4313      	orrs	r3, r2
                                   config->slope_thres) & BMI3_ANY_NO_SLOPE_THRESHOLD_MASK) >> 8;
 800277c:	121b      	asrs	r3, r3, #8
 800277e:	b2db      	uxtb	r3, r3
 8002780:	f003 030f 	and.w	r3, r3, #15
 8002784:	b2db      	uxtb	r3, r3
            any_mot_config[1] =
 8002786:	727b      	strb	r3, [r7, #9]

            acc_ref_up = ((uint16_t)any_mot_config[1] << 8);
 8002788:	7a7b      	ldrb	r3, [r7, #9]
 800278a:	021b      	lsls	r3, r3, #8
 800278c:	837b      	strh	r3, [r7, #26]

            /* Set accel reference */
            any_mot_config[1] |=
 800278e:	7a7b      	ldrb	r3, [r7, #9]
 8002790:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(acc_ref_up, BMI3_ANY_NO_ACC_REF_UP,
 8002792:	8b7b      	ldrh	r3, [r7, #26]
 8002794:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	791b      	ldrb	r3, [r3, #4]
 800279c:	031b      	lsls	r3, r3, #12
 800279e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80027a2:	430b      	orrs	r3, r1
                               config->acc_ref_up) & BMI3_ANY_NO_ACC_REF_UP_MASK) >> 8;
 80027a4:	121b      	asrs	r3, r3, #8
 80027a6:	b25b      	sxtb	r3, r3
 80027a8:	f003 0310 	and.w	r3, r3, #16
 80027ac:	b25b      	sxtb	r3, r3
            any_mot_config[1] |=
 80027ae:	4313      	orrs	r3, r2
 80027b0:	b25b      	sxtb	r3, r3
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	727b      	strb	r3, [r7, #9]

            /* Set hysteresis for lsb 8 bits */
            any_mot_config[2] =
                (uint8_t)BMI3_SET_BIT_POS0(any_mot_config[2], BMI3_ANY_NO_HYSTERESIS, config->hysteresis);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	88db      	ldrh	r3, [r3, #6]
 80027ba:	b2db      	uxtb	r3, r3
            any_mot_config[2] =
 80027bc:	72bb      	strb	r3, [r7, #10]

            hysteresis = ((uint16_t)any_mot_config[3] << 8);
 80027be:	7afb      	ldrb	r3, [r7, #11]
 80027c0:	021b      	lsls	r3, r3, #8
 80027c2:	833b      	strh	r3, [r7, #24]

            /* Set hysteresis for msb 8 bits */
            any_mot_config[3] =
                (BMI3_SET_BIT_POS0(hysteresis, BMI3_ANY_NO_HYSTERESIS,
 80027c4:	8b3b      	ldrh	r3, [r7, #24]
 80027c6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80027ca:	f023 0303 	bic.w	r3, r3, #3
 80027ce:	687a      	ldr	r2, [r7, #4]
 80027d0:	88d2      	ldrh	r2, [r2, #6]
 80027d2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80027d6:	4313      	orrs	r3, r2
                                   config->hysteresis) & BMI3_ANY_NO_HYSTERESIS_MASK) >> 8;
 80027d8:	121b      	asrs	r3, r3, #8
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	f003 0303 	and.w	r3, r3, #3
 80027e0:	b2db      	uxtb	r3, r3
            any_mot_config[3] =
 80027e2:	72fb      	strb	r3, [r7, #11]

            /* Set duration for lsb 8 bits */
            any_mot_config[4] = (uint8_t)BMI3_SET_BIT_POS0(any_mot_config[4], BMI3_ANY_NO_DURATION, config->duration);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	881b      	ldrh	r3, [r3, #0]
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	733b      	strb	r3, [r7, #12]

            duration = ((uint16_t)any_mot_config[5] << 8);
 80027ec:	7b7b      	ldrb	r3, [r7, #13]
 80027ee:	021b      	lsls	r3, r3, #8
 80027f0:	82fb      	strh	r3, [r7, #22]

            /* Set duration for msb 8 bits */
            any_mot_config[5] =
                (BMI3_SET_BIT_POS0(duration, BMI3_ANY_NO_DURATION, config->duration) & BMI3_ANY_NO_DURATION_MASK) >> 8;
 80027f2:	8afb      	ldrh	r3, [r7, #22]
 80027f4:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 80027f8:	f023 031f 	bic.w	r3, r3, #31
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	8812      	ldrh	r2, [r2, #0]
 8002800:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8002804:	4313      	orrs	r3, r2
 8002806:	121b      	asrs	r3, r3, #8
 8002808:	b2db      	uxtb	r3, r3
 800280a:	f003 031f 	and.w	r3, r3, #31
 800280e:	b2db      	uxtb	r3, r3
            any_mot_config[5] =
 8002810:	737b      	strb	r3, [r7, #13]

            wait_time = ((uint16_t)any_mot_config[5] << 8);
 8002812:	7b7b      	ldrb	r3, [r7, #13]
 8002814:	021b      	lsls	r3, r3, #8
 8002816:	82bb      	strh	r3, [r7, #20]

            /* Set wait time */
            any_mot_config[5] |=
 8002818:	7b7b      	ldrb	r3, [r7, #13]
 800281a:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(wait_time, BMI3_ANY_NO_WAIT_TIME, config->wait_time) & BMI3_ANY_NO_WAIT_TIME_MASK) >> 8;
 800281c:	8abb      	ldrh	r3, [r7, #20]
 800281e:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	891b      	ldrh	r3, [r3, #8]
 8002826:	035b      	lsls	r3, r3, #13
 8002828:	b29b      	uxth	r3, r3
 800282a:	430b      	orrs	r3, r1
 800282c:	121b      	asrs	r3, r3, #8
 800282e:	b25b      	sxtb	r3, r3
 8002830:	f023 031f 	bic.w	r3, r3, #31
 8002834:	b25b      	sxtb	r3, r3
            any_mot_config[5] |=
 8002836:	4313      	orrs	r3, r2
 8002838:	b25b      	sxtb	r3, r3
 800283a:	b2db      	uxtb	r3, r3
 800283c:	737b      	strb	r3, [r7, #13]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, any_mot_config, 6, dev);
 800283e:	f107 0108 	add.w	r1, r7, #8
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	2206      	movs	r2, #6
 8002846:	2042      	movs	r0, #66	@ 0x42
 8002848:	f7fe fc6b 	bl	8001122 <bmi3_set_regs>
 800284c:	4603      	mov	r3, r0
 800284e:	77fb      	strb	r3, [r7, #31]
 8002850:	e001      	b.n	8002856 <set_any_motion_config+0x136>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002852:	23ff      	movs	r3, #255	@ 0xff
 8002854:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8002856:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800285a:	4618      	mov	r0, r3
 800285c:	3720      	adds	r7, #32
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}

08002862 <get_no_motion_config>:
/*!
 * @brief This internal API gets no-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t get_no_motion_config(struct bmi3_no_motion_config *config, struct bmi3_dev *dev)
{
 8002862:	b580      	push	{r7, lr}
 8002864:	b088      	sub	sp, #32
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]
 800286a:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t no_mot_config[6] = { 0 };
 800286c:	f107 0310 	add.w	r3, r7, #16
 8002870:	2200      	movs	r2, #0
 8002872:	601a      	str	r2, [r3, #0]
 8002874:	809a      	strh	r2, [r3, #4]

    /* Array to set the base address of no-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_NO_MOTION, 0 };
 8002876:	2308      	movs	r3, #8
 8002878:	81bb      	strh	r3, [r7, #12]

    /* Variable to define array offset */
    uint8_t idx = 0;
 800287a:	2300      	movs	r3, #0
 800287c:	77bb      	strb	r3, [r7, #30]
    uint16_t msb;

    /* Variable to define a word */
    uint16_t lsb_msb;

    if (config != NULL)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2b00      	cmp	r3, #0
 8002882:	d078      	beq.n	8002976 <get_no_motion_config+0x114>
    {
        /* Set the no-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002884:	f107 010c 	add.w	r1, r7, #12
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	2202      	movs	r2, #2
 800288c:	2041      	movs	r0, #65	@ 0x41
 800288e:	f7fe fc48 	bl	8001122 <bmi3_set_regs>
 8002892:	4603      	mov	r3, r0
 8002894:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8002896:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d16d      	bne.n	800297a <get_no_motion_config+0x118>
        {
            /* Get the configuration from the feature engine register where no-motion feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, no_mot_config, 6, dev);
 800289e:	f107 0110 	add.w	r1, r7, #16
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	2206      	movs	r2, #6
 80028a6:	2042      	movs	r0, #66	@ 0x42
 80028a8:	f7fe fbd6 	bl	8001058 <bmi3_get_regs>
 80028ac:	4603      	mov	r3, r0
 80028ae:	77fb      	strb	r3, [r7, #31]

            if (rslt == BMI3_OK)
 80028b0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d160      	bne.n	800297a <get_no_motion_config+0x118>
            {
                /* Get word to calculate threshold and accel reference up from same word */
                lsb = (uint16_t) no_mot_config[idx++];
 80028b8:	7fbb      	ldrb	r3, [r7, #30]
 80028ba:	1c5a      	adds	r2, r3, #1
 80028bc:	77ba      	strb	r2, [r7, #30]
 80028be:	3320      	adds	r3, #32
 80028c0:	443b      	add	r3, r7
 80028c2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80028c6:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) no_mot_config[idx++] << 8);
 80028c8:	7fbb      	ldrb	r3, [r7, #30]
 80028ca:	1c5a      	adds	r2, r3, #1
 80028cc:	77ba      	strb	r2, [r7, #30]
 80028ce:	3320      	adds	r3, #32
 80028d0:	443b      	add	r3, r7
 80028d2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80028d6:	021b      	lsls	r3, r3, #8
 80028d8:	837b      	strh	r3, [r7, #26]
                lsb_msb = (uint16_t)(lsb | msb);
 80028da:	8bba      	ldrh	r2, [r7, #28]
 80028dc:	8b7b      	ldrh	r3, [r7, #26]
 80028de:	4313      	orrs	r3, r2
 80028e0:	833b      	strh	r3, [r7, #24]

                /* Get threshold */
                config->slope_thres = (lsb_msb & BMI3_ANY_NO_SLOPE_THRESHOLD_MASK);
 80028e2:	8b3b      	ldrh	r3, [r7, #24]
 80028e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028e8:	b29a      	uxth	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	805a      	strh	r2, [r3, #2]

                /* Get accel reference up */
                config->acc_ref_up = (lsb_msb & BMI3_ANY_NO_ACC_REF_UP_MASK) >> BMI3_ANY_NO_ACC_REF_UP_POS;
 80028ee:	8b3b      	ldrh	r3, [r7, #24]
 80028f0:	131b      	asrs	r3, r3, #12
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	f003 0301 	and.w	r3, r3, #1
 80028f8:	b2da      	uxtb	r2, r3
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	711a      	strb	r2, [r3, #4]

                /* Get word to calculate hysteresis */
                lsb = (uint16_t) no_mot_config[idx++];
 80028fe:	7fbb      	ldrb	r3, [r7, #30]
 8002900:	1c5a      	adds	r2, r3, #1
 8002902:	77ba      	strb	r2, [r7, #30]
 8002904:	3320      	adds	r3, #32
 8002906:	443b      	add	r3, r7
 8002908:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800290c:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) no_mot_config[idx++] << 8);
 800290e:	7fbb      	ldrb	r3, [r7, #30]
 8002910:	1c5a      	adds	r2, r3, #1
 8002912:	77ba      	strb	r2, [r7, #30]
 8002914:	3320      	adds	r3, #32
 8002916:	443b      	add	r3, r7
 8002918:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800291c:	021b      	lsls	r3, r3, #8
 800291e:	837b      	strh	r3, [r7, #26]
                lsb_msb = (uint16_t)(lsb | msb);
 8002920:	8bba      	ldrh	r2, [r7, #28]
 8002922:	8b7b      	ldrh	r3, [r7, #26]
 8002924:	4313      	orrs	r3, r2
 8002926:	833b      	strh	r3, [r7, #24]

                /* Get hysteresis */
                config->hysteresis = (lsb_msb & BMI3_ANY_NO_HYSTERESIS_MASK);
 8002928:	8b3b      	ldrh	r3, [r7, #24]
 800292a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800292e:	b29a      	uxth	r2, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	80da      	strh	r2, [r3, #6]

                /* Get word to calculate duration and wait time from same word */
                lsb = (uint16_t) no_mot_config[idx++];
 8002934:	7fbb      	ldrb	r3, [r7, #30]
 8002936:	1c5a      	adds	r2, r3, #1
 8002938:	77ba      	strb	r2, [r7, #30]
 800293a:	3320      	adds	r3, #32
 800293c:	443b      	add	r3, r7
 800293e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002942:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) no_mot_config[idx++] << 8);
 8002944:	7fbb      	ldrb	r3, [r7, #30]
 8002946:	1c5a      	adds	r2, r3, #1
 8002948:	77ba      	strb	r2, [r7, #30]
 800294a:	3320      	adds	r3, #32
 800294c:	443b      	add	r3, r7
 800294e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002952:	021b      	lsls	r3, r3, #8
 8002954:	837b      	strh	r3, [r7, #26]
                lsb_msb = (uint16_t)(lsb | msb);
 8002956:	8bba      	ldrh	r2, [r7, #28]
 8002958:	8b7b      	ldrh	r3, [r7, #26]
 800295a:	4313      	orrs	r3, r2
 800295c:	833b      	strh	r3, [r7, #24]

                /* Get duration */
                config->duration = (lsb_msb & BMI3_ANY_NO_DURATION_MASK);
 800295e:	8b3b      	ldrh	r3, [r7, #24]
 8002960:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002964:	b29a      	uxth	r2, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	801a      	strh	r2, [r3, #0]

                /* Get wait time */
                config->wait_time = (lsb_msb & BMI3_ANY_NO_WAIT_TIME_MASK) >> BMI3_ANY_NO_WAIT_TIME_POS;
 800296a:	8b3b      	ldrh	r3, [r7, #24]
 800296c:	0b5b      	lsrs	r3, r3, #13
 800296e:	b29a      	uxth	r2, r3
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	811a      	strh	r2, [r3, #8]
 8002974:	e001      	b.n	800297a <get_no_motion_config+0x118>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002976:	23ff      	movs	r3, #255	@ 0xff
 8002978:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 800297a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800297e:	4618      	mov	r0, r3
 8002980:	3720      	adds	r7, #32
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}

08002986 <set_no_motion_config>:
/*!
 * @brief This internal API sets no-motion configurations like threshold,
 * duration, accel reference up, hysteresis and wait time.
 */
static int8_t set_no_motion_config(const struct bmi3_no_motion_config *config, struct bmi3_dev *dev)
{
 8002986:	b580      	push	{r7, lr}
 8002988:	b088      	sub	sp, #32
 800298a:	af00      	add	r7, sp, #0
 800298c:	6078      	str	r0, [r7, #4]
 800298e:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of no-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_NO_MOTION, 0 };
 8002990:	2308      	movs	r3, #8
 8002992:	823b      	strh	r3, [r7, #16]

    /* Array to define the feature configuration */
    uint8_t no_mot_config[6] = { 0 };
 8002994:	f107 0308 	add.w	r3, r7, #8
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	809a      	strh	r2, [r3, #4]

    uint16_t threshold, acc_ref_up, hysteresis, duration, wait_time;

    if (config != NULL)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f000 8089 	beq.w	8002ab8 <set_no_motion_config+0x132>
    {
        /* Set the no-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 80029a6:	f107 0110 	add.w	r1, r7, #16
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	2202      	movs	r2, #2
 80029ae:	2041      	movs	r0, #65	@ 0x41
 80029b0:	f7fe fbb7 	bl	8001122 <bmi3_set_regs>
 80029b4:	4603      	mov	r3, r0
 80029b6:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 80029b8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d17d      	bne.n	8002abc <set_no_motion_config+0x136>
        {
            /* Set threshold for lsb 8 bits */
            no_mot_config[0] = (uint8_t)BMI3_SET_BIT_POS0(no_mot_config[0],
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	885b      	ldrh	r3, [r3, #2]
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	723b      	strb	r3, [r7, #8]
                                                          BMI3_ANY_NO_SLOPE_THRESHOLD,
                                                          config->slope_thres);

            threshold = ((uint16_t)no_mot_config[1] << 8);
 80029c8:	7a7b      	ldrb	r3, [r7, #9]
 80029ca:	021b      	lsls	r3, r3, #8
 80029cc:	83bb      	strh	r3, [r7, #28]

            /* Set threshold for msb 8 bits */
            no_mot_config[1] =
                (BMI3_SET_BIT_POS0(threshold, BMI3_ANY_NO_SLOPE_THRESHOLD,
 80029ce:	8bbb      	ldrh	r3, [r7, #28]
 80029d0:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80029d4:	f023 030f 	bic.w	r3, r3, #15
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	8852      	ldrh	r2, [r2, #2]
 80029dc:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80029e0:	4313      	orrs	r3, r2
                                   config->slope_thres) & BMI3_ANY_NO_SLOPE_THRESHOLD_MASK) >> 8;
 80029e2:	121b      	asrs	r3, r3, #8
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	f003 030f 	and.w	r3, r3, #15
 80029ea:	b2db      	uxtb	r3, r3
            no_mot_config[1] =
 80029ec:	727b      	strb	r3, [r7, #9]

            acc_ref_up = ((uint16_t)no_mot_config[1] << 8);
 80029ee:	7a7b      	ldrb	r3, [r7, #9]
 80029f0:	021b      	lsls	r3, r3, #8
 80029f2:	837b      	strh	r3, [r7, #26]

            /* Set accel reference */
            no_mot_config[1] |=
 80029f4:	7a7b      	ldrb	r3, [r7, #9]
 80029f6:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(acc_ref_up, BMI3_ANY_NO_ACC_REF_UP,
 80029f8:	8b7b      	ldrh	r3, [r7, #26]
 80029fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	791b      	ldrb	r3, [r3, #4]
 8002a02:	031b      	lsls	r3, r3, #12
 8002a04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a08:	430b      	orrs	r3, r1
                               config->acc_ref_up) & BMI3_ANY_NO_ACC_REF_UP_MASK) >> 8;
 8002a0a:	121b      	asrs	r3, r3, #8
 8002a0c:	b25b      	sxtb	r3, r3
 8002a0e:	f003 0310 	and.w	r3, r3, #16
 8002a12:	b25b      	sxtb	r3, r3
            no_mot_config[1] |=
 8002a14:	4313      	orrs	r3, r2
 8002a16:	b25b      	sxtb	r3, r3
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	727b      	strb	r3, [r7, #9]

            /* Set hysteresis for lsb 8 bits */
            no_mot_config[2] = (uint8_t)BMI3_SET_BIT_POS0(no_mot_config[2], BMI3_ANY_NO_HYSTERESIS, config->hysteresis);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	88db      	ldrh	r3, [r3, #6]
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	72bb      	strb	r3, [r7, #10]

            hysteresis = ((uint16_t)no_mot_config[3] << 8);
 8002a24:	7afb      	ldrb	r3, [r7, #11]
 8002a26:	021b      	lsls	r3, r3, #8
 8002a28:	833b      	strh	r3, [r7, #24]

            /* Set hysteresis for msb 8 bits */
            no_mot_config[3] =
                (BMI3_SET_BIT_POS0(hysteresis, BMI3_ANY_NO_HYSTERESIS,
 8002a2a:	8b3b      	ldrh	r3, [r7, #24]
 8002a2c:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a30:	f023 0303 	bic.w	r3, r3, #3
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	88d2      	ldrh	r2, [r2, #6]
 8002a38:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002a3c:	4313      	orrs	r3, r2
                                   config->hysteresis) & BMI3_ANY_NO_HYSTERESIS_MASK) >> 8;
 8002a3e:	121b      	asrs	r3, r3, #8
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	f003 0303 	and.w	r3, r3, #3
 8002a46:	b2db      	uxtb	r3, r3
            no_mot_config[3] =
 8002a48:	72fb      	strb	r3, [r7, #11]

            /* Set duration for lsb 8 bits */
            no_mot_config[4] = (uint8_t)BMI3_SET_BIT_POS0(no_mot_config[4], BMI3_ANY_NO_DURATION, config->duration);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	881b      	ldrh	r3, [r3, #0]
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	733b      	strb	r3, [r7, #12]

            duration = ((uint16_t)no_mot_config[5] << 8);
 8002a52:	7b7b      	ldrb	r3, [r7, #13]
 8002a54:	021b      	lsls	r3, r3, #8
 8002a56:	82fb      	strh	r3, [r7, #22]

            /* Set duration for msb 8 bits */
            no_mot_config[5] =
                (BMI3_SET_BIT_POS0(duration, BMI3_ANY_NO_DURATION, config->duration) & BMI3_ANY_NO_DURATION_MASK) >> 8;
 8002a58:	8afb      	ldrh	r3, [r7, #22]
 8002a5a:	f423 53ff 	bic.w	r3, r3, #8160	@ 0x1fe0
 8002a5e:	f023 031f 	bic.w	r3, r3, #31
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	8812      	ldrh	r2, [r2, #0]
 8002a66:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	121b      	asrs	r3, r3, #8
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	f003 031f 	and.w	r3, r3, #31
 8002a74:	b2db      	uxtb	r3, r3
            no_mot_config[5] =
 8002a76:	737b      	strb	r3, [r7, #13]

            wait_time = ((uint16_t)no_mot_config[5] << 8);
 8002a78:	7b7b      	ldrb	r3, [r7, #13]
 8002a7a:	021b      	lsls	r3, r3, #8
 8002a7c:	82bb      	strh	r3, [r7, #20]

            /* Set wait time */
            no_mot_config[5] |=
 8002a7e:	7b7b      	ldrb	r3, [r7, #13]
 8002a80:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(wait_time, BMI3_ANY_NO_WAIT_TIME, config->wait_time) & BMI3_ANY_NO_WAIT_TIME_MASK) >> 8;
 8002a82:	8abb      	ldrh	r3, [r7, #20]
 8002a84:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	891b      	ldrh	r3, [r3, #8]
 8002a8c:	035b      	lsls	r3, r3, #13
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	430b      	orrs	r3, r1
 8002a92:	121b      	asrs	r3, r3, #8
 8002a94:	b25b      	sxtb	r3, r3
 8002a96:	f023 031f 	bic.w	r3, r3, #31
 8002a9a:	b25b      	sxtb	r3, r3
            no_mot_config[5] |=
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	b25b      	sxtb	r3, r3
 8002aa0:	b2db      	uxtb	r3, r3
 8002aa2:	737b      	strb	r3, [r7, #13]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, no_mot_config, 6, dev);
 8002aa4:	f107 0108 	add.w	r1, r7, #8
 8002aa8:	683b      	ldr	r3, [r7, #0]
 8002aaa:	2206      	movs	r2, #6
 8002aac:	2042      	movs	r0, #66	@ 0x42
 8002aae:	f7fe fb38 	bl	8001122 <bmi3_set_regs>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	77fb      	strb	r3, [r7, #31]
 8002ab6:	e001      	b.n	8002abc <set_no_motion_config+0x136>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002ab8:	23ff      	movs	r3, #255	@ 0xff
 8002aba:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8002abc:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3720      	adds	r7, #32
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <get_flat_config>:
/*!
 * @brief This internal API gets flat configurations like theta, blocking,
 * hold-time, hysteresis, and slope threshold.
 */
static int8_t get_flat_config(struct bmi3_flat_config *config, struct bmi3_dev *dev)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b086      	sub	sp, #24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t flat_config[4] = { 0 };
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of flat feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_FLAT, 0 };
 8002ad6:	230b      	movs	r3, #11
 8002ad8:	813b      	strh	r3, [r7, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 8002ada:	2300      	movs	r3, #0
 8002adc:	75bb      	strb	r3, [r7, #22]
    uint16_t msb;

    /* Variable to define a word */
    uint16_t lsb_msb;

    if (config != NULL)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d061      	beq.n	8002ba8 <get_flat_config+0xe0>
    {
        /* Set the flat base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002ae4:	f107 0108 	add.w	r1, r7, #8
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	2202      	movs	r2, #2
 8002aec:	2041      	movs	r0, #65	@ 0x41
 8002aee:	f7fe fb18 	bl	8001122 <bmi3_set_regs>
 8002af2:	4603      	mov	r3, r0
 8002af4:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8002af6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d156      	bne.n	8002bac <get_flat_config+0xe4>
        {
            /* Get the configuration from the feature engine register where flat feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, flat_config, 4, dev);
 8002afe:	f107 010c 	add.w	r1, r7, #12
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	2204      	movs	r2, #4
 8002b06:	2042      	movs	r0, #66	@ 0x42
 8002b08:	f7fe faa6 	bl	8001058 <bmi3_get_regs>
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 8002b10:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d149      	bne.n	8002bac <get_flat_config+0xe4>
            {
                /* Get word to calculate theta, blocking and hold time from the same word */
                lsb = (uint16_t) flat_config[idx++];
 8002b18:	7dbb      	ldrb	r3, [r7, #22]
 8002b1a:	1c5a      	adds	r2, r3, #1
 8002b1c:	75ba      	strb	r2, [r7, #22]
 8002b1e:	3318      	adds	r3, #24
 8002b20:	443b      	add	r3, r7
 8002b22:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002b26:	82bb      	strh	r3, [r7, #20]
                msb = ((uint16_t) flat_config[idx++] << 8);
 8002b28:	7dbb      	ldrb	r3, [r7, #22]
 8002b2a:	1c5a      	adds	r2, r3, #1
 8002b2c:	75ba      	strb	r2, [r7, #22]
 8002b2e:	3318      	adds	r3, #24
 8002b30:	443b      	add	r3, r7
 8002b32:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002b36:	021b      	lsls	r3, r3, #8
 8002b38:	827b      	strh	r3, [r7, #18]
                lsb_msb = (lsb | msb);
 8002b3a:	8aba      	ldrh	r2, [r7, #20]
 8002b3c:	8a7b      	ldrh	r3, [r7, #18]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	823b      	strh	r3, [r7, #16]

                /* Get theta */
                config->theta = lsb_msb & BMI3_FLAT_THETA_MASK;
 8002b42:	8a3b      	ldrh	r3, [r7, #16]
 8002b44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	801a      	strh	r2, [r3, #0]

                /* Get blocking */
                config->blocking = (lsb_msb & BMI3_FLAT_BLOCKING_MASK) >> BMI3_FLAT_BLOCKING_POS;
 8002b4e:	8a3b      	ldrh	r3, [r7, #16]
 8002b50:	119b      	asrs	r3, r3, #6
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	f003 0303 	and.w	r3, r3, #3
 8002b58:	b29a      	uxth	r2, r3
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	805a      	strh	r2, [r3, #2]

                /* Get hold time */
                config->hold_time = (lsb_msb & BMI3_FLAT_HOLD_TIME_MASK) >> BMI3_FLAT_HOLD_TIME_POS;
 8002b5e:	8a3b      	ldrh	r3, [r7, #16]
 8002b60:	0a1b      	lsrs	r3, r3, #8
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	80da      	strh	r2, [r3, #6]

                /* Get word to calculate slope threshold and hysteresis from the same word */
                lsb = (uint16_t) flat_config[idx++];
 8002b68:	7dbb      	ldrb	r3, [r7, #22]
 8002b6a:	1c5a      	adds	r2, r3, #1
 8002b6c:	75ba      	strb	r2, [r7, #22]
 8002b6e:	3318      	adds	r3, #24
 8002b70:	443b      	add	r3, r7
 8002b72:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002b76:	82bb      	strh	r3, [r7, #20]
                msb = ((uint16_t) flat_config[idx++] << 8);
 8002b78:	7dbb      	ldrb	r3, [r7, #22]
 8002b7a:	1c5a      	adds	r2, r3, #1
 8002b7c:	75ba      	strb	r2, [r7, #22]
 8002b7e:	3318      	adds	r3, #24
 8002b80:	443b      	add	r3, r7
 8002b82:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002b86:	021b      	lsls	r3, r3, #8
 8002b88:	827b      	strh	r3, [r7, #18]
                lsb_msb = lsb | msb;
 8002b8a:	8aba      	ldrh	r2, [r7, #20]
 8002b8c:	8a7b      	ldrh	r3, [r7, #18]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	823b      	strh	r3, [r7, #16]

                /* Get slope threshold */
                config->slope_thres = lsb_msb & BMI3_FLAT_SLOPE_THRES_MASK;
 8002b92:	8a3b      	ldrh	r3, [r7, #16]
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	b29a      	uxth	r2, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	811a      	strh	r2, [r3, #8]

                /* Get hysteresis */
                config->hysteresis = (lsb_msb & BMI3_FLAT_HYST_MASK) >> BMI3_FLAT_HYST_POS;
 8002b9c:	8a3b      	ldrh	r3, [r7, #16]
 8002b9e:	0a1b      	lsrs	r3, r3, #8
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	809a      	strh	r2, [r3, #4]
 8002ba6:	e001      	b.n	8002bac <get_flat_config+0xe4>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002ba8:	23ff      	movs	r3, #255	@ 0xff
 8002baa:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002bac:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3718      	adds	r7, #24
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <set_flat_config>:
/*!
 * @brief This internal API sets flat configurations like theta, blocking,
 * hold-time, hysteresis, and slope threshold.
 */
static int8_t set_flat_config(const struct bmi3_flat_config *config, struct bmi3_dev *dev)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b086      	sub	sp, #24
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
 8002bc0:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t flat_config[4] = { 0 };
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of flat feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_FLAT, 0 };
 8002bc6:	230b      	movs	r3, #11
 8002bc8:	813b      	strh	r3, [r7, #8]

    uint16_t holdtime, hyst;

    if (config != NULL)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d057      	beq.n	8002c80 <set_flat_config+0xc8>
    {
        /* Set the flat base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002bd0:	f107 0108 	add.w	r1, r7, #8
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	2202      	movs	r2, #2
 8002bd8:	2041      	movs	r0, #65	@ 0x41
 8002bda:	f7fe faa2 	bl	8001122 <bmi3_set_regs>
 8002bde:	4603      	mov	r3, r0
 8002be0:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8002be2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d14c      	bne.n	8002c84 <set_flat_config+0xcc>
        {
            /* Set theta */
            flat_config[0] = BMI3_SET_BIT_POS0(flat_config[0], BMI3_FLAT_THETA, config->theta);
 8002bea:	7b3b      	ldrb	r3, [r7, #12]
 8002bec:	b25b      	sxtb	r3, r3
 8002bee:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002bf2:	b25a      	sxtb	r2, r3
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	881b      	ldrh	r3, [r3, #0]
 8002bf8:	b25b      	sxtb	r3, r3
 8002bfa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002bfe:	b25b      	sxtb	r3, r3
 8002c00:	4313      	orrs	r3, r2
 8002c02:	b25b      	sxtb	r3, r3
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	733b      	strb	r3, [r7, #12]

            /* Set blocking */
            flat_config[0] |= BMI3_SET_BITS(flat_config[0], BMI3_FLAT_BLOCKING, config->blocking);
 8002c08:	7b3b      	ldrb	r3, [r7, #12]
 8002c0a:	b25a      	sxtb	r2, r3
 8002c0c:	7b3b      	ldrb	r3, [r7, #12]
 8002c0e:	b25b      	sxtb	r3, r3
 8002c10:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c14:	b259      	sxtb	r1, r3
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	885b      	ldrh	r3, [r3, #2]
 8002c1a:	b25b      	sxtb	r3, r3
 8002c1c:	019b      	lsls	r3, r3, #6
 8002c1e:	b25b      	sxtb	r3, r3
 8002c20:	430b      	orrs	r3, r1
 8002c22:	b25b      	sxtb	r3, r3
 8002c24:	4313      	orrs	r3, r2
 8002c26:	b25b      	sxtb	r3, r3
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	733b      	strb	r3, [r7, #12]

            /* Set hold time */
            holdtime = ((uint16_t)flat_config[1] << 8);
 8002c2c:	7b7b      	ldrb	r3, [r7, #13]
 8002c2e:	021b      	lsls	r3, r3, #8
 8002c30:	82bb      	strh	r3, [r7, #20]
            flat_config[1] =
                (BMI3_SET_BITS(holdtime, BMI3_FLAT_HOLD_TIME, config->hold_time) & BMI3_FLAT_HOLD_TIME_MASK) >> 8;
 8002c32:	8abb      	ldrh	r3, [r7, #20]
 8002c34:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	88db      	ldrh	r3, [r3, #6]
 8002c3c:	021b      	lsls	r3, r3, #8
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	4313      	orrs	r3, r2
 8002c42:	121b      	asrs	r3, r3, #8
            flat_config[1] =
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	737b      	strb	r3, [r7, #13]

            /* Set slope threshold */
            flat_config[2] = BMI3_SET_BIT_POS0(flat_config[2], BMI3_FLAT_SLOPE_THRES, config->slope_thres);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	891b      	ldrh	r3, [r3, #8]
 8002c4c:	b2db      	uxtb	r3, r3
 8002c4e:	73bb      	strb	r3, [r7, #14]

            /* Set hysteresis */
            hyst = ((uint16_t)flat_config[3] << 8);
 8002c50:	7bfb      	ldrb	r3, [r7, #15]
 8002c52:	021b      	lsls	r3, r3, #8
 8002c54:	827b      	strh	r3, [r7, #18]
            flat_config[3] = (BMI3_SET_BITS(hyst, BMI3_FLAT_HYST, config->hysteresis) & BMI3_FLAT_HYST_MASK) >> 8;
 8002c56:	8a7b      	ldrh	r3, [r7, #18]
 8002c58:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	889b      	ldrh	r3, [r3, #4]
 8002c60:	021b      	lsls	r3, r3, #8
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	4313      	orrs	r3, r2
 8002c66:	121b      	asrs	r3, r3, #8
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	73fb      	strb	r3, [r7, #15]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, flat_config, 4, dev);
 8002c6c:	f107 010c 	add.w	r1, r7, #12
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	2204      	movs	r2, #4
 8002c74:	2042      	movs	r0, #66	@ 0x42
 8002c76:	f7fe fa54 	bl	8001122 <bmi3_set_regs>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	75fb      	strb	r3, [r7, #23]
 8002c7e:	e001      	b.n	8002c84 <set_flat_config+0xcc>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002c80:	23ff      	movs	r3, #255	@ 0xff
 8002c82:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002c84:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3718      	adds	r7, #24
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <get_sig_motion_config>:
/*!
 * @brief This internal API gets sig-motion configurations like block size,
 * peak 2 peak min, mcr min, peak 2 peak max and mcr max.
 */
static int8_t get_sig_motion_config(struct bmi3_sig_motion_config *config, struct bmi3_dev *dev)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b088      	sub	sp, #32
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
 8002c98:	6039      	str	r1, [r7, #0]

    /* Variable to define a word */
    uint16_t lsb_msb;

    /* Array to set the base address of sig-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_SIG_MOTION, 0 };
 8002c9a:	230d      	movs	r3, #13
 8002c9c:	81bb      	strh	r3, [r7, #12]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	77bb      	strb	r3, [r7, #30]

    if (config != NULL)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d074      	beq.n	8002d92 <get_sig_motion_config+0x102>
    {
        /* Set the sig-motion base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002ca8:	f107 010c 	add.w	r1, r7, #12
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	2202      	movs	r2, #2
 8002cb0:	2041      	movs	r0, #65	@ 0x41
 8002cb2:	f7fe fa36 	bl	8001122 <bmi3_set_regs>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8002cba:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d169      	bne.n	8002d96 <get_sig_motion_config+0x106>
        {
            /* Get the configuration from the feature engine register where sig motion feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, sig_mot_config, 6, dev);
 8002cc2:	f107 0110 	add.w	r1, r7, #16
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	2206      	movs	r2, #6
 8002cca:	2042      	movs	r0, #66	@ 0x42
 8002ccc:	f7fe f9c4 	bl	8001058 <bmi3_get_regs>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	77fb      	strb	r3, [r7, #31]

            if (rslt == BMI3_OK)
 8002cd4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d15c      	bne.n	8002d96 <get_sig_motion_config+0x106>
            {
                /* Get word to calculate block size */
                lsb = (uint16_t) sig_mot_config[idx++];
 8002cdc:	7fbb      	ldrb	r3, [r7, #30]
 8002cde:	1c5a      	adds	r2, r3, #1
 8002ce0:	77ba      	strb	r2, [r7, #30]
 8002ce2:	3320      	adds	r3, #32
 8002ce4:	443b      	add	r3, r7
 8002ce6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002cea:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) sig_mot_config[idx++] << 8);
 8002cec:	7fbb      	ldrb	r3, [r7, #30]
 8002cee:	1c5a      	adds	r2, r3, #1
 8002cf0:	77ba      	strb	r2, [r7, #30]
 8002cf2:	3320      	adds	r3, #32
 8002cf4:	443b      	add	r3, r7
 8002cf6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002cfa:	021b      	lsls	r3, r3, #8
 8002cfc:	837b      	strh	r3, [r7, #26]
                lsb_msb = (lsb | msb);
 8002cfe:	8bba      	ldrh	r2, [r7, #28]
 8002d00:	8b7b      	ldrh	r3, [r7, #26]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	833b      	strh	r3, [r7, #24]

                /* Get block size */
                config->block_size = lsb_msb & BMI3_SIG_BLOCK_SIZE_MASK;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	8b3a      	ldrh	r2, [r7, #24]
 8002d0a:	801a      	strh	r2, [r3, #0]

                /* Get word to calculate peak 2 peak minimum from the same word */
                lsb = (uint16_t) sig_mot_config[idx++];
 8002d0c:	7fbb      	ldrb	r3, [r7, #30]
 8002d0e:	1c5a      	adds	r2, r3, #1
 8002d10:	77ba      	strb	r2, [r7, #30]
 8002d12:	3320      	adds	r3, #32
 8002d14:	443b      	add	r3, r7
 8002d16:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002d1a:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) sig_mot_config[idx++] << 8);
 8002d1c:	7fbb      	ldrb	r3, [r7, #30]
 8002d1e:	1c5a      	adds	r2, r3, #1
 8002d20:	77ba      	strb	r2, [r7, #30]
 8002d22:	3320      	adds	r3, #32
 8002d24:	443b      	add	r3, r7
 8002d26:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002d2a:	021b      	lsls	r3, r3, #8
 8002d2c:	837b      	strh	r3, [r7, #26]
                lsb_msb = (lsb | msb);
 8002d2e:	8bba      	ldrh	r2, [r7, #28]
 8002d30:	8b7b      	ldrh	r3, [r7, #26]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	833b      	strh	r3, [r7, #24]

                /* Get peak 2 peak minimum */
                config->peak_2_peak_min = (lsb_msb & BMI3_SIG_P2P_MIN_MASK);
 8002d36:	8b3b      	ldrh	r3, [r7, #24]
 8002d38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d3c:	b29a      	uxth	r2, r3
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	805a      	strh	r2, [r3, #2]

                /* Get mcr minimum */
                config->mcr_min = (lsb_msb & BMI3_SIG_MCR_MIN_MASK) >> BMI3_SIG_MCR_MIN_POS;
 8002d42:	8b3b      	ldrh	r3, [r7, #24]
 8002d44:	0a9b      	lsrs	r3, r3, #10
 8002d46:	b29b      	uxth	r3, r3
 8002d48:	b2da      	uxtb	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	711a      	strb	r2, [r3, #4]

                /* Get word to calculate peak 2 peak maximum and mcr maximum from the same word */
                lsb = (uint16_t) sig_mot_config[idx++];
 8002d4e:	7fbb      	ldrb	r3, [r7, #30]
 8002d50:	1c5a      	adds	r2, r3, #1
 8002d52:	77ba      	strb	r2, [r7, #30]
 8002d54:	3320      	adds	r3, #32
 8002d56:	443b      	add	r3, r7
 8002d58:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002d5c:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) sig_mot_config[idx++] << 8);
 8002d5e:	7fbb      	ldrb	r3, [r7, #30]
 8002d60:	1c5a      	adds	r2, r3, #1
 8002d62:	77ba      	strb	r2, [r7, #30]
 8002d64:	3320      	adds	r3, #32
 8002d66:	443b      	add	r3, r7
 8002d68:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8002d6c:	021b      	lsls	r3, r3, #8
 8002d6e:	837b      	strh	r3, [r7, #26]
                lsb_msb = (lsb | msb);
 8002d70:	8bba      	ldrh	r2, [r7, #28]
 8002d72:	8b7b      	ldrh	r3, [r7, #26]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	833b      	strh	r3, [r7, #24]

                /* Get peak 2 peak maximum */
                config->peak_2_peak_max = (lsb_msb & BMI3_SIG_P2P_MAX_MASK);
 8002d78:	8b3b      	ldrh	r3, [r7, #24]
 8002d7a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d7e:	b29a      	uxth	r2, r3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	80da      	strh	r2, [r3, #6]

                /* Get mcr maximum */
                config->mcr_max = (lsb_msb & BMI3_MCR_MAX_MASK) >> BMI3_MCR_MAX_POS;
 8002d84:	8b3b      	ldrh	r3, [r7, #24]
 8002d86:	0a9b      	lsrs	r3, r3, #10
 8002d88:	b29b      	uxth	r3, r3
 8002d8a:	b2da      	uxtb	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	721a      	strb	r2, [r3, #8]
 8002d90:	e001      	b.n	8002d96 <get_sig_motion_config+0x106>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002d92:	23ff      	movs	r3, #255	@ 0xff
 8002d94:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8002d96:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3720      	adds	r7, #32
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <set_sig_motion_config>:
/*!
 * @brief This internal API sets sig-motion configurations like block size,
 * peak 2 peak min, mcr min, peak 2 peak max and mcr max.
 */
static int8_t set_sig_motion_config(const struct bmi3_sig_motion_config *config, struct bmi3_dev *dev)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b08a      	sub	sp, #40	@ 0x28
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
 8002daa:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of sig-motion feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_SIG_MOTION, 0 };
 8002dac:	230d      	movs	r3, #13
 8002dae:	833b      	strh	r3, [r7, #24]

    /* Array to define the feature configuration */
    uint8_t sig_mot_config[6] = { 0 };
 8002db0:	f107 0310 	add.w	r3, r7, #16
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	809a      	strh	r2, [r3, #4]

    struct bmi3_accel_config acc_config = { 0 };
 8002dba:	f107 0308 	add.w	r3, r7, #8
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	601a      	str	r2, [r3, #0]
 8002dc2:	711a      	strb	r2, [r3, #4]

    uint16_t block_size, p2p_min, mcr_min, p2p_max, mcr_max;

    if (config != NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	f000 80a2 	beq.w	8002f10 <set_sig_motion_config+0x16e>
    {
        rslt = get_accel_config(&acc_config, dev);
 8002dcc:	f107 0308 	add.w	r3, r7, #8
 8002dd0:	6839      	ldr	r1, [r7, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fe ffe2 	bl	8001d9c <get_accel_config>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if ((rslt == BMI3_OK) && (acc_config.acc_mode == BMI3_ACC_MODE_LOW_PWR))
 8002dde:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d10c      	bne.n	8002e00 <set_sig_motion_config+0x5e>
 8002de6:	7abb      	ldrb	r3, [r7, #10]
 8002de8:	2b03      	cmp	r3, #3
 8002dea:	d109      	bne.n	8002e00 <set_sig_motion_config+0x5e>
        {
            if (acc_config.odr >= BMI3_ACC_ODR_50HZ)
 8002dec:	7a3b      	ldrb	r3, [r7, #8]
 8002dee:	2b06      	cmp	r3, #6
 8002df0:	d903      	bls.n	8002dfa <set_sig_motion_config+0x58>
            {
                rslt = BMI3_OK;
 8002df2:	2300      	movs	r3, #0
 8002df4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002df8:	e002      	b.n	8002e00 <set_sig_motion_config+0x5e>
            }
            else
            {
                rslt = BMI3_E_ACC_INVALID_CFG;
 8002dfa:	23fc      	movs	r3, #252	@ 0xfc
 8002dfc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if (rslt == BMI3_OK)
 8002e00:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	f040 8086 	bne.w	8002f16 <set_sig_motion_config+0x174>
        {
            /* Set the sig-motion base address to feature engine transmission address to start DMA transaction */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002e0a:	f107 0118 	add.w	r1, r7, #24
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	2202      	movs	r2, #2
 8002e12:	2041      	movs	r0, #65	@ 0x41
 8002e14:	f7fe f985 	bl	8001122 <bmi3_set_regs>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if (rslt == BMI3_OK)
 8002e1e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d177      	bne.n	8002f16 <set_sig_motion_config+0x174>
            {
                /* Set block size for lsb 8 bits */
                sig_mot_config[0] = (uint8_t)BMI3_SET_BIT_POS0(sig_mot_config[0],
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	881b      	ldrh	r3, [r3, #0]
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	743b      	strb	r3, [r7, #16]
                                                               BMI3_SIG_BLOCK_SIZE,
                                                               config->block_size);

                block_size = ((uint16_t)sig_mot_config[1] << 8);
 8002e2e:	7c7b      	ldrb	r3, [r7, #17]
 8002e30:	021b      	lsls	r3, r3, #8
 8002e32:	84bb      	strh	r3, [r7, #36]	@ 0x24

                /* Set block size for msb 8 bits */
                sig_mot_config[1] =
                    (BMI3_SET_BIT_POS0(block_size, BMI3_SIG_BLOCK_SIZE,
 8002e34:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002e36:	0c1b      	lsrs	r3, r3, #16
 8002e38:	041b      	lsls	r3, r3, #16
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	8812      	ldrh	r2, [r2, #0]
 8002e3e:	4313      	orrs	r3, r2
                                       config->block_size) & BMI3_SIG_BLOCK_SIZE_MASK) >> 8;
 8002e40:	121b      	asrs	r3, r3, #8
                sig_mot_config[1] =
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	747b      	strb	r3, [r7, #17]

                /* Set peak to peak minimum for lsb 8 bits */
                sig_mot_config[2] = (uint8_t)BMI3_SET_BIT_POS0(sig_mot_config[2],
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	885b      	ldrh	r3, [r3, #2]
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	74bb      	strb	r3, [r7, #18]
                                                               BMI3_SIG_P2P_MIN,
                                                               config->peak_2_peak_min);

                p2p_min = ((uint16_t)sig_mot_config[3] << 8);
 8002e4e:	7cfb      	ldrb	r3, [r7, #19]
 8002e50:	021b      	lsls	r3, r3, #8
 8002e52:	847b      	strh	r3, [r7, #34]	@ 0x22

                /* Set peak to peak minimum for msb 8 bits */
                sig_mot_config[3] =
                    (BMI3_SET_BIT_POS0(p2p_min, BMI3_SIG_P2P_MIN,
 8002e54:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002e56:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002e5a:	f023 0303 	bic.w	r3, r3, #3
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	8852      	ldrh	r2, [r2, #2]
 8002e62:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002e66:	4313      	orrs	r3, r2
                                       config->peak_2_peak_min) & BMI3_SIG_P2P_MIN_MASK) >> 8;
 8002e68:	121b      	asrs	r3, r3, #8
 8002e6a:	b2db      	uxtb	r3, r3
 8002e6c:	f003 0303 	and.w	r3, r3, #3
 8002e70:	b2db      	uxtb	r3, r3
                sig_mot_config[3] =
 8002e72:	74fb      	strb	r3, [r7, #19]

                mcr_min = ((uint16_t)sig_mot_config[3] << 8);
 8002e74:	7cfb      	ldrb	r3, [r7, #19]
 8002e76:	021b      	lsls	r3, r3, #8
 8002e78:	843b      	strh	r3, [r7, #32]

                /* Set mcr minimum */
                sig_mot_config[3] |=
 8002e7a:	7cfb      	ldrb	r3, [r7, #19]
 8002e7c:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(mcr_min, BMI3_SIG_MCR_MIN, config->mcr_min) & BMI3_SIG_MCR_MIN_MASK) >> 8;
 8002e7e:	8c3b      	ldrh	r3, [r7, #32]
 8002e80:	f423 417c 	bic.w	r1, r3, #64512	@ 0xfc00
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	791b      	ldrb	r3, [r3, #4]
 8002e88:	029b      	lsls	r3, r3, #10
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	430b      	orrs	r3, r1
 8002e8e:	121b      	asrs	r3, r3, #8
 8002e90:	b25b      	sxtb	r3, r3
 8002e92:	f023 0303 	bic.w	r3, r3, #3
 8002e96:	b25b      	sxtb	r3, r3
                sig_mot_config[3] |=
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	b25b      	sxtb	r3, r3
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	74fb      	strb	r3, [r7, #19]

                /* Set peak to peak maximum for lsb 8 bits */
                sig_mot_config[4] = (uint8_t)BMI3_SET_BIT_POS0(sig_mot_config[4],
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	88db      	ldrh	r3, [r3, #6]
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	753b      	strb	r3, [r7, #20]
                                                               BMI3_SIG_P2P_MAX,
                                                               config->peak_2_peak_max);

                p2p_max = ((uint16_t)sig_mot_config[5] << 8);
 8002ea8:	7d7b      	ldrb	r3, [r7, #21]
 8002eaa:	021b      	lsls	r3, r3, #8
 8002eac:	83fb      	strh	r3, [r7, #30]

                /* Set peak to peak maximum for msb 8 bits */
                sig_mot_config[5] =
                    (BMI3_SET_BIT_POS0(p2p_max, BMI3_SIG_P2P_MAX,
 8002eae:	8bfb      	ldrh	r3, [r7, #30]
 8002eb0:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002eb4:	f023 0303 	bic.w	r3, r3, #3
 8002eb8:	687a      	ldr	r2, [r7, #4]
 8002eba:	88d2      	ldrh	r2, [r2, #6]
 8002ebc:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002ec0:	4313      	orrs	r3, r2
                                       config->peak_2_peak_max) & BMI3_SIG_P2P_MAX_MASK) >> 8;
 8002ec2:	121b      	asrs	r3, r3, #8
 8002ec4:	b2db      	uxtb	r3, r3
 8002ec6:	f003 0303 	and.w	r3, r3, #3
 8002eca:	b2db      	uxtb	r3, r3
                sig_mot_config[5] =
 8002ecc:	757b      	strb	r3, [r7, #21]

                mcr_max = ((uint16_t)sig_mot_config[5] << 8);
 8002ece:	7d7b      	ldrb	r3, [r7, #21]
 8002ed0:	021b      	lsls	r3, r3, #8
 8002ed2:	83bb      	strh	r3, [r7, #28]

                /* Set mcr maximum */
                sig_mot_config[5] |= (BMI3_SET_BITS(mcr_max, BMI3_MCR_MAX, config->mcr_max) & BMI3_MCR_MAX_MASK) >> 8;
 8002ed4:	7d7b      	ldrb	r3, [r7, #21]
 8002ed6:	b25a      	sxtb	r2, r3
 8002ed8:	8bbb      	ldrh	r3, [r7, #28]
 8002eda:	f423 417c 	bic.w	r1, r3, #64512	@ 0xfc00
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	7a1b      	ldrb	r3, [r3, #8]
 8002ee2:	029b      	lsls	r3, r3, #10
 8002ee4:	b29b      	uxth	r3, r3
 8002ee6:	430b      	orrs	r3, r1
 8002ee8:	121b      	asrs	r3, r3, #8
 8002eea:	b25b      	sxtb	r3, r3
 8002eec:	f023 0303 	bic.w	r3, r3, #3
 8002ef0:	b25b      	sxtb	r3, r3
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	b25b      	sxtb	r3, r3
 8002ef6:	b2db      	uxtb	r3, r3
 8002ef8:	757b      	strb	r3, [r7, #21]

                /* Set the configuration back to the feature engine register */
                rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, sig_mot_config, 6, dev);
 8002efa:	f107 0110 	add.w	r1, r7, #16
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	2206      	movs	r2, #6
 8002f02:	2042      	movs	r0, #66	@ 0x42
 8002f04:	f7fe f90d 	bl	8001122 <bmi3_set_regs>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002f0e:	e002      	b.n	8002f16 <set_sig_motion_config+0x174>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002f10:	23ff      	movs	r3, #255	@ 0xff
 8002f12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8002f16:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	3728      	adds	r7, #40	@ 0x28
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd80      	pop	{r7, pc}

08002f22 <get_tilt_config>:
/*!
 * @brief This internal API gets tilt configurations like segment size,
 * tilt angle, beta accel mean.
 */
static int8_t get_tilt_config(struct bmi3_tilt_config *config, struct bmi3_dev *dev)
{
 8002f22:	b580      	push	{r7, lr}
 8002f24:	b086      	sub	sp, #24
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
 8002f2a:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t tilt_config[4] = { 0 };
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of tilt feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_TILT, 0 };
 8002f30:	2321      	movs	r3, #33	@ 0x21
 8002f32:	813b      	strh	r3, [r7, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 8002f34:	2300      	movs	r3, #0
 8002f36:	75bb      	strb	r3, [r7, #22]
    uint16_t msb;

    /* Variable to define word */
    uint16_t lsb_msb;

    if (config != NULL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d059      	beq.n	8002ff2 <get_tilt_config+0xd0>
    {
        /* Set the tilt base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8002f3e:	f107 0108 	add.w	r1, r7, #8
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	2202      	movs	r2, #2
 8002f46:	2041      	movs	r0, #65	@ 0x41
 8002f48:	f7fe f8eb 	bl	8001122 <bmi3_set_regs>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8002f50:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d14e      	bne.n	8002ff6 <get_tilt_config+0xd4>
        {
            /* Get the configuration from the feature engine register where tilt feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, tilt_config, 4, dev);
 8002f58:	f107 010c 	add.w	r1, r7, #12
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	2204      	movs	r2, #4
 8002f60:	2042      	movs	r0, #66	@ 0x42
 8002f62:	f7fe f879 	bl	8001058 <bmi3_get_regs>
 8002f66:	4603      	mov	r3, r0
 8002f68:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 8002f6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d141      	bne.n	8002ff6 <get_tilt_config+0xd4>
            {
                /* Get word to calculate segment size and minimum tilt angle from the same word */
                lsb = ((uint16_t)tilt_config[idx++]);
 8002f72:	7dbb      	ldrb	r3, [r7, #22]
 8002f74:	1c5a      	adds	r2, r3, #1
 8002f76:	75ba      	strb	r2, [r7, #22]
 8002f78:	3318      	adds	r3, #24
 8002f7a:	443b      	add	r3, r7
 8002f7c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002f80:	82bb      	strh	r3, [r7, #20]
                msb = ((uint16_t)tilt_config[idx++]);
 8002f82:	7dbb      	ldrb	r3, [r7, #22]
 8002f84:	1c5a      	adds	r2, r3, #1
 8002f86:	75ba      	strb	r2, [r7, #22]
 8002f88:	3318      	adds	r3, #24
 8002f8a:	443b      	add	r3, r7
 8002f8c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002f90:	827b      	strh	r3, [r7, #18]
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8002f92:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002f96:	021b      	lsls	r3, r3, #8
 8002f98:	b21a      	sxth	r2, r3
 8002f9a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	b21b      	sxth	r3, r3
 8002fa2:	823b      	strh	r3, [r7, #16]

                /* Get segment size */
                config->segment_size = lsb_msb & BMI3_TILT_SEGMENT_SIZE_MASK;
 8002fa4:	8a3b      	ldrh	r3, [r7, #16]
 8002fa6:	b2db      	uxtb	r3, r3
 8002fa8:	b29a      	uxth	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	801a      	strh	r2, [r3, #0]

                /* Get minimum tilt angle */
                config->min_tilt_angle = (lsb_msb & BMI3_TILT_MIN_TILT_ANGLE_MASK) >> BMI3_TILT_MIN_TILT_ANGLE_POS;
 8002fae:	8a3b      	ldrh	r3, [r7, #16]
 8002fb0:	0a1b      	lsrs	r3, r3, #8
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	805a      	strh	r2, [r3, #2]

                /* Get word to calculate beta accel mean */
                lsb = ((uint16_t)tilt_config[idx++]);
 8002fb8:	7dbb      	ldrb	r3, [r7, #22]
 8002fba:	1c5a      	adds	r2, r3, #1
 8002fbc:	75ba      	strb	r2, [r7, #22]
 8002fbe:	3318      	adds	r3, #24
 8002fc0:	443b      	add	r3, r7
 8002fc2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002fc6:	82bb      	strh	r3, [r7, #20]
                msb = ((uint16_t)tilt_config[idx++]);
 8002fc8:	7dbb      	ldrb	r3, [r7, #22]
 8002fca:	1c5a      	adds	r2, r3, #1
 8002fcc:	75ba      	strb	r2, [r7, #22]
 8002fce:	3318      	adds	r3, #24
 8002fd0:	443b      	add	r3, r7
 8002fd2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002fd6:	827b      	strh	r3, [r7, #18]
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8002fd8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002fdc:	021b      	lsls	r3, r3, #8
 8002fde:	b21a      	sxth	r2, r3
 8002fe0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	b21b      	sxth	r3, r3
 8002fe8:	823b      	strh	r3, [r7, #16]

                /* Get beta accel mean */
                config->beta_acc_mean = lsb_msb & BMI3_TILT_BETA_ACC_MEAN_MASK;
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	8a3a      	ldrh	r2, [r7, #16]
 8002fee:	809a      	strh	r2, [r3, #4]
 8002ff0:	e001      	b.n	8002ff6 <get_tilt_config+0xd4>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8002ff2:	23ff      	movs	r3, #255	@ 0xff
 8002ff4:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8002ff6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3718      	adds	r7, #24
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <set_tilt_config>:
/*!
 * @brief This internal API sets tilt configurations like segment size,
 * tilt angle, beta accel mean.
 */
static int8_t set_tilt_config(const struct bmi3_tilt_config *config, struct bmi3_dev *dev)
{
 8003002:	b580      	push	{r7, lr}
 8003004:	b086      	sub	sp, #24
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
 800300a:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of tilt feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_TILT, 0 };
 800300c:	2321      	movs	r3, #33	@ 0x21
 800300e:	823b      	strh	r3, [r7, #16]

    /* Array to define the feature configuration */
    uint8_t tilt_config[4] = { 0 };
 8003010:	2300      	movs	r3, #0
 8003012:	60fb      	str	r3, [r7, #12]

    uint16_t min_tilt_angle, beta_acc_mean;

    if (config != NULL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d038      	beq.n	800308c <set_tilt_config+0x8a>
    {
        /* Set the tilt base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 800301a:	f107 0110 	add.w	r1, r7, #16
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	2202      	movs	r2, #2
 8003022:	2041      	movs	r0, #65	@ 0x41
 8003024:	f7fe f87d 	bl	8001122 <bmi3_set_regs>
 8003028:	4603      	mov	r3, r0
 800302a:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 800302c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d12d      	bne.n	8003090 <set_tilt_config+0x8e>
        {
            /* Set segment size */
            tilt_config[0] = BMI3_SET_BIT_POS0(tilt_config[0], BMI3_TILT_SEGMENT_SIZE, config->segment_size);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	881b      	ldrh	r3, [r3, #0]
 8003038:	b2db      	uxtb	r3, r3
 800303a:	733b      	strb	r3, [r7, #12]

            min_tilt_angle = ((uint16_t)tilt_config[1] << 8);
 800303c:	7b7b      	ldrb	r3, [r7, #13]
 800303e:	021b      	lsls	r3, r3, #8
 8003040:	82bb      	strh	r3, [r7, #20]

            /* Set minimum tilt angle */
            tilt_config[1] =
                (BMI3_SET_BITS(min_tilt_angle, BMI3_TILT_MIN_TILT_ANGLE,
 8003042:	8abb      	ldrh	r3, [r7, #20]
 8003044:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	885b      	ldrh	r3, [r3, #2]
 800304c:	021b      	lsls	r3, r3, #8
 800304e:	b29b      	uxth	r3, r3
 8003050:	4313      	orrs	r3, r2
                               config->min_tilt_angle) & BMI3_TILT_MIN_TILT_ANGLE_MASK) >> 8;
 8003052:	121b      	asrs	r3, r3, #8
            tilt_config[1] =
 8003054:	b2db      	uxtb	r3, r3
 8003056:	737b      	strb	r3, [r7, #13]

            /* Set beta accel mean for lsb 8 bits */
            tilt_config[2] = (uint8_t)BMI3_SET_BIT_POS0(tilt_config[2], BMI3_TILT_BETA_ACC_MEAN, config->beta_acc_mean);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	889b      	ldrh	r3, [r3, #4]
 800305c:	b2db      	uxtb	r3, r3
 800305e:	73bb      	strb	r3, [r7, #14]

            beta_acc_mean = ((uint16_t)tilt_config[3] << 8);
 8003060:	7bfb      	ldrb	r3, [r7, #15]
 8003062:	021b      	lsls	r3, r3, #8
 8003064:	827b      	strh	r3, [r7, #18]

            /* Set beta accel mean for msb 8 bits */
            tilt_config[3] =
                (BMI3_SET_BIT_POS0(beta_acc_mean, BMI3_TILT_BETA_ACC_MEAN,
 8003066:	8a7b      	ldrh	r3, [r7, #18]
 8003068:	0c1b      	lsrs	r3, r3, #16
 800306a:	041b      	lsls	r3, r3, #16
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	8892      	ldrh	r2, [r2, #4]
 8003070:	4313      	orrs	r3, r2
                                   config->beta_acc_mean) & BMI3_TILT_BETA_ACC_MEAN_MASK) >> 8;
 8003072:	121b      	asrs	r3, r3, #8
            tilt_config[3] =
 8003074:	b2db      	uxtb	r3, r3
 8003076:	73fb      	strb	r3, [r7, #15]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, tilt_config, 4, dev);
 8003078:	f107 010c 	add.w	r1, r7, #12
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	2204      	movs	r2, #4
 8003080:	2042      	movs	r0, #66	@ 0x42
 8003082:	f7fe f84e 	bl	8001122 <bmi3_set_regs>
 8003086:	4603      	mov	r3, r0
 8003088:	75fb      	strb	r3, [r7, #23]
 800308a:	e001      	b.n	8003090 <set_tilt_config+0x8e>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 800308c:	23ff      	movs	r3, #255	@ 0xff
 800308e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8003090:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003094:	4618      	mov	r0, r3
 8003096:	3718      	adds	r7, #24
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <get_orientation_config>:
/*!
 * @brief This internal API gets orientation configurations like upside enable,
 * mode, blocking, theta, hold time, slope threshold and hysteresis.
 */
static int8_t get_orientation_config(struct bmi3_orientation_config *config, struct bmi3_dev *dev)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b086      	sub	sp, #24
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
 80030a4:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t orient_config[4] = { 0 };
 80030a6:	2300      	movs	r3, #0
 80030a8:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of orient feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ORIENT, 0 };
 80030aa:	231c      	movs	r3, #28
 80030ac:	813b      	strh	r3, [r7, #8]

    /* Variable to define the array offset */
    uint8_t idx = 0;
 80030ae:	2300      	movs	r3, #0
 80030b0:	75bb      	strb	r3, [r7, #22]
    uint16_t msb;

    /* Variable to define a word */
    uint16_t lsb_msb;

    if (config != NULL)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d073      	beq.n	80031a0 <get_orientation_config+0x104>
    {
        /* Set the orient base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 80030b8:	f107 0108 	add.w	r1, r7, #8
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	2202      	movs	r2, #2
 80030c0:	2041      	movs	r0, #65	@ 0x41
 80030c2:	f7fe f82e 	bl	8001122 <bmi3_set_regs>
 80030c6:	4603      	mov	r3, r0
 80030c8:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80030ca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d168      	bne.n	80031a4 <get_orientation_config+0x108>
        {
            /* Get the configuration from the feature engine register where orientation feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, orient_config, 4, dev);
 80030d2:	f107 010c 	add.w	r1, r7, #12
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	2204      	movs	r2, #4
 80030da:	2042      	movs	r0, #66	@ 0x42
 80030dc:	f7fd ffbc 	bl	8001058 <bmi3_get_regs>
 80030e0:	4603      	mov	r3, r0
 80030e2:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 80030e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d15b      	bne.n	80031a4 <get_orientation_config+0x108>
            {
                /* Get word to calculate upside down enable, mode, blocking, theta and hold time
                 * from the same word */
                lsb = (uint16_t) orient_config[idx++];
 80030ec:	7dbb      	ldrb	r3, [r7, #22]
 80030ee:	1c5a      	adds	r2, r3, #1
 80030f0:	75ba      	strb	r2, [r7, #22]
 80030f2:	3318      	adds	r3, #24
 80030f4:	443b      	add	r3, r7
 80030f6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80030fa:	82bb      	strh	r3, [r7, #20]
                msb = ((uint16_t) orient_config[idx++] << 8);
 80030fc:	7dbb      	ldrb	r3, [r7, #22]
 80030fe:	1c5a      	adds	r2, r3, #1
 8003100:	75ba      	strb	r2, [r7, #22]
 8003102:	3318      	adds	r3, #24
 8003104:	443b      	add	r3, r7
 8003106:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800310a:	021b      	lsls	r3, r3, #8
 800310c:	827b      	strh	r3, [r7, #18]
                lsb_msb = lsb | msb;
 800310e:	8aba      	ldrh	r2, [r7, #20]
 8003110:	8a7b      	ldrh	r3, [r7, #18]
 8003112:	4313      	orrs	r3, r2
 8003114:	823b      	strh	r3, [r7, #16]

                /* Get upside enable */
                config->ud_en = lsb_msb & BMI3_ORIENT_UD_EN_MASK;
 8003116:	8a3b      	ldrh	r3, [r7, #16]
 8003118:	b2db      	uxtb	r3, r3
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	b2da      	uxtb	r2, r3
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	701a      	strb	r2, [r3, #0]

                /* Get mode */
                config->mode = (lsb_msb & BMI3_ORIENT_MODE_MASK) >> BMI3_ORIENT_MODE_POS;
 8003124:	8a3b      	ldrh	r3, [r7, #16]
 8003126:	105b      	asrs	r3, r3, #1
 8003128:	b2db      	uxtb	r3, r3
 800312a:	f003 0303 	and.w	r3, r3, #3
 800312e:	b2da      	uxtb	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	705a      	strb	r2, [r3, #1]

                /* Get blocking */
                config->blocking = (lsb_msb & BMI3_ORIENT_BLOCKING_MASK) >> BMI3_ORIENT_BLOCKING_POS;
 8003134:	8a3b      	ldrh	r3, [r7, #16]
 8003136:	10db      	asrs	r3, r3, #3
 8003138:	b2db      	uxtb	r3, r3
 800313a:	f003 0303 	and.w	r3, r3, #3
 800313e:	b2da      	uxtb	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	709a      	strb	r2, [r3, #2]

                /* Get theta */
                config->theta = (lsb_msb & BMI3_ORIENT_THETA_MASK) >> BMI3_ORIENT_THETA_POS;
 8003144:	8a3b      	ldrh	r3, [r7, #16]
 8003146:	115b      	asrs	r3, r3, #5
 8003148:	b2db      	uxtb	r3, r3
 800314a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800314e:	b2da      	uxtb	r2, r3
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	70da      	strb	r2, [r3, #3]

                /* Get hold time */
                config->hold_time = (lsb_msb & BMI3_ORIENT_HOLD_TIME_MASK) >> BMI3_ORIENT_HOLD_TIME_POS;
 8003154:	8a3b      	ldrh	r3, [r7, #16]
 8003156:	0adb      	lsrs	r3, r3, #11
 8003158:	b29b      	uxth	r3, r3
 800315a:	b2da      	uxtb	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	711a      	strb	r2, [r3, #4]

                /* Get word to calculate slope threshold and hysteresis from the same word */
                lsb = (uint16_t) orient_config[idx++];
 8003160:	7dbb      	ldrb	r3, [r7, #22]
 8003162:	1c5a      	adds	r2, r3, #1
 8003164:	75ba      	strb	r2, [r7, #22]
 8003166:	3318      	adds	r3, #24
 8003168:	443b      	add	r3, r7
 800316a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800316e:	82bb      	strh	r3, [r7, #20]
                msb = ((uint16_t) orient_config[idx++] << 8);
 8003170:	7dbb      	ldrb	r3, [r7, #22]
 8003172:	1c5a      	adds	r2, r3, #1
 8003174:	75ba      	strb	r2, [r7, #22]
 8003176:	3318      	adds	r3, #24
 8003178:	443b      	add	r3, r7
 800317a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800317e:	021b      	lsls	r3, r3, #8
 8003180:	827b      	strh	r3, [r7, #18]
                lsb_msb = lsb | msb;
 8003182:	8aba      	ldrh	r2, [r7, #20]
 8003184:	8a7b      	ldrh	r3, [r7, #18]
 8003186:	4313      	orrs	r3, r2
 8003188:	823b      	strh	r3, [r7, #16]

                /* Get slope threshold */
                config->slope_thres = lsb_msb & BMI3_ORIENT_SLOPE_THRES_MASK;
 800318a:	8a3b      	ldrh	r3, [r7, #16]
 800318c:	b2da      	uxtb	r2, r3
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	719a      	strb	r2, [r3, #6]

                /* Get hysteresis */
                config->hysteresis = (lsb_msb & BMI3_ORIENT_HYST_MASK) >> BMI3_ORIENT_HYST_POS;
 8003192:	8a3b      	ldrh	r3, [r7, #16]
 8003194:	0a1b      	lsrs	r3, r3, #8
 8003196:	b29b      	uxth	r3, r3
 8003198:	b2da      	uxtb	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	715a      	strb	r2, [r3, #5]
 800319e:	e001      	b.n	80031a4 <get_orientation_config+0x108>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80031a0:	23ff      	movs	r3, #255	@ 0xff
 80031a2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80031a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3718      	adds	r7, #24
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <set_orientation_config>:
/*!
 * @brief This internal API sets orientation configurations like upside enable,
 * mode, blocking, theta, hold time, slope threshold and hysteresis.
 */
static int8_t set_orientation_config(const struct bmi3_orientation_config *config, struct bmi3_dev *dev)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b086      	sub	sp, #24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t orient_config[4] = { 0 };
 80031ba:	2300      	movs	r3, #0
 80031bc:	60fb      	str	r3, [r7, #12]

    /* Array to set the base address of orient feature */
    uint8_t base_aadr[2] = { BMI3_BASE_ADDR_ORIENT, 0 };
 80031be:	231c      	movs	r3, #28
 80031c0:	813b      	strh	r3, [r7, #8]

    uint16_t theta, hysteresis;

    if (config != NULL)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	f000 8097 	beq.w	80032f8 <set_orientation_config+0x148>
    {
        /* Set the orient base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_aadr, 2, dev);
 80031ca:	f107 0108 	add.w	r1, r7, #8
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	2202      	movs	r2, #2
 80031d2:	2041      	movs	r0, #65	@ 0x41
 80031d4:	f7fd ffa5 	bl	8001122 <bmi3_set_regs>
 80031d8:	4603      	mov	r3, r0
 80031da:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 80031dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	f040 808b 	bne.w	80032fc <set_orientation_config+0x14c>
        {
            /* Set upside down bit */
            orient_config[0] = BMI3_SET_BIT_POS0(orient_config[0], BMI3_ORIENT_UD_EN, config->ud_en);
 80031e6:	7b3b      	ldrb	r3, [r7, #12]
 80031e8:	b25b      	sxtb	r3, r3
 80031ea:	f023 0301 	bic.w	r3, r3, #1
 80031ee:	b25a      	sxtb	r2, r3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	b25b      	sxtb	r3, r3
 80031f6:	f003 0301 	and.w	r3, r3, #1
 80031fa:	b25b      	sxtb	r3, r3
 80031fc:	4313      	orrs	r3, r2
 80031fe:	b25b      	sxtb	r3, r3
 8003200:	b2db      	uxtb	r3, r3
 8003202:	733b      	strb	r3, [r7, #12]

            /* Set mode */
            orient_config[0] |= BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_MODE, config->mode);
 8003204:	7b3b      	ldrb	r3, [r7, #12]
 8003206:	b25a      	sxtb	r2, r3
 8003208:	7b3b      	ldrb	r3, [r7, #12]
 800320a:	b25b      	sxtb	r3, r3
 800320c:	f023 0306 	bic.w	r3, r3, #6
 8003210:	b259      	sxtb	r1, r3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	785b      	ldrb	r3, [r3, #1]
 8003216:	b25b      	sxtb	r3, r3
 8003218:	005b      	lsls	r3, r3, #1
 800321a:	b25b      	sxtb	r3, r3
 800321c:	f003 0306 	and.w	r3, r3, #6
 8003220:	b25b      	sxtb	r3, r3
 8003222:	430b      	orrs	r3, r1
 8003224:	b25b      	sxtb	r3, r3
 8003226:	4313      	orrs	r3, r2
 8003228:	b25b      	sxtb	r3, r3
 800322a:	b2db      	uxtb	r3, r3
 800322c:	733b      	strb	r3, [r7, #12]

            /* Set blocking */
            orient_config[0] |= BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_BLOCKING, config->blocking);
 800322e:	7b3b      	ldrb	r3, [r7, #12]
 8003230:	b25a      	sxtb	r2, r3
 8003232:	7b3b      	ldrb	r3, [r7, #12]
 8003234:	b25b      	sxtb	r3, r3
 8003236:	f023 0318 	bic.w	r3, r3, #24
 800323a:	b259      	sxtb	r1, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	789b      	ldrb	r3, [r3, #2]
 8003240:	b25b      	sxtb	r3, r3
 8003242:	00db      	lsls	r3, r3, #3
 8003244:	b25b      	sxtb	r3, r3
 8003246:	f003 0318 	and.w	r3, r3, #24
 800324a:	b25b      	sxtb	r3, r3
 800324c:	430b      	orrs	r3, r1
 800324e:	b25b      	sxtb	r3, r3
 8003250:	4313      	orrs	r3, r2
 8003252:	b25b      	sxtb	r3, r3
 8003254:	b2db      	uxtb	r3, r3
 8003256:	733b      	strb	r3, [r7, #12]

            /* Set theta for lsb 8 bits */
            orient_config[0] |= (uint8_t)BMI3_SET_BITS(orient_config[0], BMI3_ORIENT_THETA, config->theta);
 8003258:	7b3a      	ldrb	r2, [r7, #12]
 800325a:	7b3b      	ldrb	r3, [r7, #12]
 800325c:	b25b      	sxtb	r3, r3
 800325e:	f003 031f 	and.w	r3, r3, #31
 8003262:	b259      	sxtb	r1, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	78db      	ldrb	r3, [r3, #3]
 8003268:	b25b      	sxtb	r3, r3
 800326a:	015b      	lsls	r3, r3, #5
 800326c:	b25b      	sxtb	r3, r3
 800326e:	430b      	orrs	r3, r1
 8003270:	b25b      	sxtb	r3, r3
 8003272:	b2db      	uxtb	r3, r3
 8003274:	4313      	orrs	r3, r2
 8003276:	b2db      	uxtb	r3, r3
 8003278:	733b      	strb	r3, [r7, #12]

            theta = ((uint16_t)orient_config[1] << 8);
 800327a:	7b7b      	ldrb	r3, [r7, #13]
 800327c:	021b      	lsls	r3, r3, #8
 800327e:	82bb      	strh	r3, [r7, #20]

            /* Set theta for msb 8 bits */
            orient_config[1] = (BMI3_SET_BITS(theta, BMI3_ORIENT_THETA, config->theta) & BMI3_ORIENT_THETA_MASK) >> 8;
 8003280:	8abb      	ldrh	r3, [r7, #20]
 8003282:	f423 62fc 	bic.w	r2, r3, #2016	@ 0x7e0
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	78db      	ldrb	r3, [r3, #3]
 800328a:	015b      	lsls	r3, r3, #5
 800328c:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8003290:	4313      	orrs	r3, r2
 8003292:	121b      	asrs	r3, r3, #8
 8003294:	b2db      	uxtb	r3, r3
 8003296:	f003 0307 	and.w	r3, r3, #7
 800329a:	b2db      	uxtb	r3, r3
 800329c:	737b      	strb	r3, [r7, #13]

            /* Set hold time */
            orient_config[1] |=
 800329e:	7b7b      	ldrb	r3, [r7, #13]
 80032a0:	b25a      	sxtb	r2, r3
                (BMI3_SET_BITS(orient_config[1], BMI3_ORIENT_HOLD_TIME,
 80032a2:	7b7b      	ldrb	r3, [r7, #13]
 80032a4:	4619      	mov	r1, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	791b      	ldrb	r3, [r3, #4]
 80032aa:	02db      	lsls	r3, r3, #11
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	430b      	orrs	r3, r1
                               config->hold_time) & BMI3_ORIENT_HOLD_TIME_MASK) >> 8;
 80032b0:	121b      	asrs	r3, r3, #8
 80032b2:	b25b      	sxtb	r3, r3
 80032b4:	f023 0307 	bic.w	r3, r3, #7
 80032b8:	b25b      	sxtb	r3, r3
            orient_config[1] |=
 80032ba:	4313      	orrs	r3, r2
 80032bc:	b25b      	sxtb	r3, r3
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	737b      	strb	r3, [r7, #13]

            /* Set slope threshold */
            orient_config[2] = BMI3_SET_BIT_POS0(orient_config[2], BMI3_ORIENT_SLOPE_THRES, config->slope_thres);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	799b      	ldrb	r3, [r3, #6]
 80032c6:	73bb      	strb	r3, [r7, #14]

            hysteresis = ((uint16_t)orient_config[3] << 8);
 80032c8:	7bfb      	ldrb	r3, [r7, #15]
 80032ca:	021b      	lsls	r3, r3, #8
 80032cc:	827b      	strh	r3, [r7, #18]

            /* Set hysteresis */
            orient_config[3] =
                (BMI3_SET_BITS(hysteresis, BMI3_ORIENT_HYST, config->hysteresis) & BMI3_ORIENT_HYST_MASK) >> 8;
 80032ce:	8a7b      	ldrh	r3, [r7, #18]
 80032d0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	795b      	ldrb	r3, [r3, #5]
 80032d8:	021b      	lsls	r3, r3, #8
 80032da:	b29b      	uxth	r3, r3
 80032dc:	4313      	orrs	r3, r2
 80032de:	121b      	asrs	r3, r3, #8
            orient_config[3] =
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	73fb      	strb	r3, [r7, #15]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, orient_config, 4, dev);
 80032e4:	f107 010c 	add.w	r1, r7, #12
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	2204      	movs	r2, #4
 80032ec:	2042      	movs	r0, #66	@ 0x42
 80032ee:	f7fd ff18 	bl	8001122 <bmi3_set_regs>
 80032f2:	4603      	mov	r3, r0
 80032f4:	75fb      	strb	r3, [r7, #23]
 80032f6:	e001      	b.n	80032fc <set_orientation_config+0x14c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80032f8:	23ff      	movs	r3, #255	@ 0xff
 80032fa:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80032fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003300:	4618      	mov	r0, r3
 8003302:	3718      	adds	r7, #24
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <get_step_config>:
/*!
 * @brief This internal API gets step counter configurations like water-mark level,
 * reset counter and step counter parameters.
 */
static int8_t get_step_config(struct bmi3_step_counter_config *config, struct bmi3_dev *dev)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b08c      	sub	sp, #48	@ 0x30
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t step_config[24] = { 0 };
 8003312:	f107 0310 	add.w	r3, r7, #16
 8003316:	2200      	movs	r2, #0
 8003318:	601a      	str	r2, [r3, #0]
 800331a:	605a      	str	r2, [r3, #4]
 800331c:	609a      	str	r2, [r3, #8]
 800331e:	60da      	str	r2, [r3, #12]
 8003320:	611a      	str	r2, [r3, #16]
 8003322:	615a      	str	r2, [r3, #20]

    /* Array to set the base address of step counter feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_STEP_CNT, 0 };
 8003324:	2310      	movs	r3, #16
 8003326:	81bb      	strh	r3, [r7, #12]

    /* Variable to define array offset */
    uint8_t idx = 0;
 8003328:	2300      	movs	r3, #0
 800332a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint16_t msb;

    /* Variable to define word */
    uint16_t lsb_msb;

    if (config != NULL)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 81eb 	beq.w	800370c <get_step_config+0x404>
    {
        /* Set the step counter base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8003336:	f107 010c 	add.w	r1, r7, #12
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	2202      	movs	r2, #2
 800333e:	2041      	movs	r0, #65	@ 0x41
 8003340:	f7fd feef 	bl	8001122 <bmi3_set_regs>
 8003344:	4603      	mov	r3, r0
 8003346:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

        if (rslt == BMI3_OK)
 800334a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800334e:	2b00      	cmp	r3, #0
 8003350:	f040 81df 	bne.w	8003712 <get_step_config+0x40a>
        {
            /* Get the configuration from the feature engine register where step counter feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, step_config, 24, dev);
 8003354:	f107 0110 	add.w	r1, r7, #16
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	2218      	movs	r2, #24
 800335c:	2042      	movs	r0, #66	@ 0x42
 800335e:	f7fd fe7b 	bl	8001058 <bmi3_get_regs>
 8003362:	4603      	mov	r3, r0
 8003364:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            if (rslt == BMI3_OK)
 8003368:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800336c:	2b00      	cmp	r3, #0
 800336e:	f040 81d0 	bne.w	8003712 <get_step_config+0x40a>
            {
                /* Get word to calculate water-mark level, reset counter from the same word */
                lsb = ((uint16_t)step_config[idx++]);
 8003372:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003376:	1c5a      	adds	r2, r3, #1
 8003378:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800337c:	3330      	adds	r3, #48	@ 0x30
 800337e:	443b      	add	r3, r7
 8003380:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003384:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 8003386:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800338a:	1c5a      	adds	r2, r3, #1
 800338c:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003390:	3330      	adds	r3, #48	@ 0x30
 8003392:	443b      	add	r3, r7
 8003394:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003398:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 800339a:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 800339e:	021b      	lsls	r3, r3, #8
 80033a0:	b21a      	sxth	r2, r3
 80033a2:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80033a6:	4313      	orrs	r3, r2
 80033a8:	b21b      	sxth	r3, r3
 80033aa:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get water-mark level */
                config->watermark_level = lsb_msb & BMI3_STEP_WATERMARK_MASK;
 80033ac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80033ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	801a      	strh	r2, [r3, #0]

                /* Get reset counter */
                config->reset_counter = (lsb_msb & BMI3_STEP_RESET_COUNTER_MASK) >> BMI3_STEP_RESET_COUNTER_POS;
 80033b8:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80033ba:	129b      	asrs	r3, r3, #10
 80033bc:	b29b      	uxth	r3, r3
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	805a      	strh	r2, [r3, #2]

                /* Get word to calculate minimum distance up */
                lsb = ((uint16_t)step_config[idx++]);
 80033c8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80033cc:	1c5a      	adds	r2, r3, #1
 80033ce:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80033d2:	3330      	adds	r3, #48	@ 0x30
 80033d4:	443b      	add	r3, r7
 80033d6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80033da:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 80033dc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80033e0:	1c5a      	adds	r2, r3, #1
 80033e2:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80033e6:	3330      	adds	r3, #48	@ 0x30
 80033e8:	443b      	add	r3, r7
 80033ea:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80033ee:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 80033f0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80033f4:	021b      	lsls	r3, r3, #8
 80033f6:	b21a      	sxth	r2, r3
 80033f8:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80033fc:	4313      	orrs	r3, r2
 80033fe:	b21b      	sxth	r3, r3
 8003400:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get minimum distance up */
                config->env_min_dist_up = (lsb_msb & BMI3_STEP_ENV_MIN_DIST_UP_MASK);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003406:	809a      	strh	r2, [r3, #4]

                /* Get word to calculate env coefficient up */
                lsb = ((uint16_t)step_config[idx++]);
 8003408:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800340c:	1c5a      	adds	r2, r3, #1
 800340e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003412:	3330      	adds	r3, #48	@ 0x30
 8003414:	443b      	add	r3, r7
 8003416:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800341a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 800341c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003420:	1c5a      	adds	r2, r3, #1
 8003422:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003426:	3330      	adds	r3, #48	@ 0x30
 8003428:	443b      	add	r3, r7
 800342a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800342e:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003430:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8003434:	021b      	lsls	r3, r3, #8
 8003436:	b21a      	sxth	r2, r3
 8003438:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 800343c:	4313      	orrs	r3, r2
 800343e:	b21b      	sxth	r3, r3
 8003440:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get env coefficient up */
                config->env_coef_up = (lsb_msb & BMI3_STEP_ENV_COEF_UP_MASK);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003446:	80da      	strh	r2, [r3, #6]

                /* Get word to calculate env minimum distance down */
                lsb = ((uint16_t)step_config[idx++]);
 8003448:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800344c:	1c5a      	adds	r2, r3, #1
 800344e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003452:	3330      	adds	r3, #48	@ 0x30
 8003454:	443b      	add	r3, r7
 8003456:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800345a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 800345c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003460:	1c5a      	adds	r2, r3, #1
 8003462:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003466:	3330      	adds	r3, #48	@ 0x30
 8003468:	443b      	add	r3, r7
 800346a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800346e:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003470:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8003474:	021b      	lsls	r3, r3, #8
 8003476:	b21a      	sxth	r2, r3
 8003478:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 800347c:	4313      	orrs	r3, r2
 800347e:	b21b      	sxth	r3, r3
 8003480:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get env minimum distance down */
                config->env_min_dist_down = (lsb_msb & BMI3_STEP_ENV_MIN_DIST_DOWN_MASK);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003486:	811a      	strh	r2, [r3, #8]

                /* Get word to calculate env coefficient down */
                lsb = ((uint16_t)step_config[idx++]);
 8003488:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800348c:	1c5a      	adds	r2, r3, #1
 800348e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003492:	3330      	adds	r3, #48	@ 0x30
 8003494:	443b      	add	r3, r7
 8003496:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800349a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 800349c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80034a0:	1c5a      	adds	r2, r3, #1
 80034a2:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80034a6:	3330      	adds	r3, #48	@ 0x30
 80034a8:	443b      	add	r3, r7
 80034aa:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80034ae:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 80034b0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80034b4:	021b      	lsls	r3, r3, #8
 80034b6:	b21a      	sxth	r2, r3
 80034b8:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80034bc:	4313      	orrs	r3, r2
 80034be:	b21b      	sxth	r3, r3
 80034c0:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get env coefficient down */
                config->env_coef_down = (lsb_msb & BMI3_STEP_ENV_COEF_DOWN_MASK);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80034c6:	815a      	strh	r2, [r3, #10]

                /* Get word to calculate mean val decay */
                lsb = ((uint16_t)step_config[idx++]);
 80034c8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80034cc:	1c5a      	adds	r2, r3, #1
 80034ce:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80034d2:	3330      	adds	r3, #48	@ 0x30
 80034d4:	443b      	add	r3, r7
 80034d6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80034da:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 80034dc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80034e0:	1c5a      	adds	r2, r3, #1
 80034e2:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80034e6:	3330      	adds	r3, #48	@ 0x30
 80034e8:	443b      	add	r3, r7
 80034ea:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80034ee:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 80034f0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80034f4:	021b      	lsls	r3, r3, #8
 80034f6:	b21a      	sxth	r2, r3
 80034f8:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80034fc:	4313      	orrs	r3, r2
 80034fe:	b21b      	sxth	r3, r3
 8003500:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get mean val decay */
                config->mean_val_decay = (lsb_msb & BMI3_STEP_MEAN_VAL_DECAY_MASK);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003506:	819a      	strh	r2, [r3, #12]

                /* Get word to calculate mean step duration */
                lsb = ((uint16_t)step_config[idx++]);
 8003508:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800350c:	1c5a      	adds	r2, r3, #1
 800350e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003512:	3330      	adds	r3, #48	@ 0x30
 8003514:	443b      	add	r3, r7
 8003516:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800351a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 800351c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003520:	1c5a      	adds	r2, r3, #1
 8003522:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003526:	3330      	adds	r3, #48	@ 0x30
 8003528:	443b      	add	r3, r7
 800352a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800352e:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003530:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8003534:	021b      	lsls	r3, r3, #8
 8003536:	b21a      	sxth	r2, r3
 8003538:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 800353c:	4313      	orrs	r3, r2
 800353e:	b21b      	sxth	r3, r3
 8003540:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get mean step duration */
                config->mean_step_dur = (lsb_msb & BMI3_STEP_MEAN_STEP_DUR_MASK);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003546:	81da      	strh	r2, [r3, #14]

                /* Get word to calculate step buffer size, filter cascade enabled and step counter increment
                 * from the same word */
                lsb = ((uint16_t)step_config[idx++]);
 8003548:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800354c:	1c5a      	adds	r2, r3, #1
 800354e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003552:	3330      	adds	r3, #48	@ 0x30
 8003554:	443b      	add	r3, r7
 8003556:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800355a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 800355c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003560:	1c5a      	adds	r2, r3, #1
 8003562:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003566:	3330      	adds	r3, #48	@ 0x30
 8003568:	443b      	add	r3, r7
 800356a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800356e:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 8003570:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8003574:	021b      	lsls	r3, r3, #8
 8003576:	b21a      	sxth	r2, r3
 8003578:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 800357c:	4313      	orrs	r3, r2
 800357e:	b21b      	sxth	r3, r3
 8003580:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get step buffer size */
                config->step_buffer_size = lsb_msb & BMI3_STEP_BUFFER_SIZE_MASK;
 8003582:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003584:	f003 030f 	and.w	r3, r3, #15
 8003588:	b29a      	uxth	r2, r3
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	821a      	strh	r2, [r3, #16]

                /* Get filter cascade enable */
                config->filter_cascade_enabled = (lsb_msb & BMI3_STEP_FILTER_CASCADE_ENABLED_MASK) >>
 800358e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003590:	111b      	asrs	r3, r3, #4
 8003592:	b29b      	uxth	r3, r3
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	b29a      	uxth	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	825a      	strh	r2, [r3, #18]
                                                 BMI3_STEP_FILTER_CASCADE_ENABLED_POS;

                /* Get step counter increment */
                config->step_counter_increment = (lsb_msb & BMI3_STEP_COUNTER_INCREMENT_MASK) >>
 800359e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80035a0:	095b      	lsrs	r3, r3, #5
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	829a      	strh	r2, [r3, #20]
                                                 BMI3_STEP_COUNTER_INCREMENT_POS;

                /* Get word to calculate peak duration minimum walking and peak duration minimum running */
                lsb = ((uint16_t)step_config[idx++]);
 80035a8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80035ac:	1c5a      	adds	r2, r3, #1
 80035ae:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80035b2:	3330      	adds	r3, #48	@ 0x30
 80035b4:	443b      	add	r3, r7
 80035b6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80035ba:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 80035bc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80035c0:	1c5a      	adds	r2, r3, #1
 80035c2:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80035c6:	3330      	adds	r3, #48	@ 0x30
 80035c8:	443b      	add	r3, r7
 80035ca:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80035ce:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 80035d0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80035d4:	021b      	lsls	r3, r3, #8
 80035d6:	b21a      	sxth	r2, r3
 80035d8:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80035dc:	4313      	orrs	r3, r2
 80035de:	b21b      	sxth	r3, r3
 80035e0:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get peak duration minimum walking */
                config->peak_duration_min_walking = lsb_msb & BMI3_STEP_PEAK_DURATION_MIN_WALKING_MASK;
 80035e2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80035e4:	b2db      	uxtb	r3, r3
 80035e6:	b29a      	uxth	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	82da      	strh	r2, [r3, #22]

                /* Get peak duration minimum running */
                config->peak_duration_min_running = (lsb_msb & BMI3_STEP_PEAK_DURATION_MIN_RUNNING_MASK) >>
 80035ec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80035ee:	0a1b      	lsrs	r3, r3, #8
 80035f0:	b29a      	uxth	r2, r3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	831a      	strh	r2, [r3, #24]
                                                    BMI3_STEP_PEAK_DURATION_MIN_RUNNING_POS;

                /* Get word to calculate activity detection factor and activity detection threshold
                 * from the same word */
                lsb = ((uint16_t)step_config[idx++]);
 80035f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80035fa:	1c5a      	adds	r2, r3, #1
 80035fc:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003600:	3330      	adds	r3, #48	@ 0x30
 8003602:	443b      	add	r3, r7
 8003604:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003608:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 800360a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800360e:	1c5a      	adds	r2, r3, #1
 8003610:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003614:	3330      	adds	r3, #48	@ 0x30
 8003616:	443b      	add	r3, r7
 8003618:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800361c:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 800361e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8003622:	021b      	lsls	r3, r3, #8
 8003624:	b21a      	sxth	r2, r3
 8003626:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 800362a:	4313      	orrs	r3, r2
 800362c:	b21b      	sxth	r3, r3
 800362e:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get activity detection factor */
                config->activity_detection_factor = lsb_msb & BMI3_STEP_ACTIVITY_DETECTION_FACTOR_MASK;
 8003630:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003632:	f003 030f 	and.w	r3, r3, #15
 8003636:	b29a      	uxth	r2, r3
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	835a      	strh	r2, [r3, #26]

                /* Get activity detection threshold */
                config->activity_detection_thres = (lsb_msb & BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD_MASK) >>
 800363c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800363e:	091b      	lsrs	r3, r3, #4
 8003640:	b29a      	uxth	r2, r3
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	839a      	strh	r2, [r3, #28]
                                                   BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD_POS;

                /* Get word to calculate step duration max and step duration window from the same word */
                lsb = ((uint16_t)step_config[idx++]);
 8003646:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800364a:	1c5a      	adds	r2, r3, #1
 800364c:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003650:	3330      	adds	r3, #48	@ 0x30
 8003652:	443b      	add	r3, r7
 8003654:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003658:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 800365a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8003664:	3330      	adds	r3, #48	@ 0x30
 8003666:	443b      	add	r3, r7
 8003668:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800366c:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 800366e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8003672:	021b      	lsls	r3, r3, #8
 8003674:	b21a      	sxth	r2, r3
 8003676:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 800367a:	4313      	orrs	r3, r2
 800367c:	b21b      	sxth	r3, r3
 800367e:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get step duration max */
                config->step_duration_max = lsb_msb & BMI3_STEP_DURATION_MAX_MASK;
 8003680:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8003682:	b2db      	uxtb	r3, r3
 8003684:	b29a      	uxth	r2, r3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	83da      	strh	r2, [r3, #30]

                /* Get step duration window */
                config->step_duration_window = (lsb_msb & BMI3_STEP_DURATION_WINDOW_MASK) >>
 800368a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800368c:	0a1b      	lsrs	r3, r3, #8
 800368e:	b29a      	uxth	r2, r3
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	841a      	strh	r2, [r3, #32]
                                               BMI3_STEP_DURATION_WINDOW_POS;

                /* Get word to calculate step duration pp enabled, duration threshold,
                 * mean crossing pp enabled, mcr threshold from the same word */
                lsb = ((uint16_t)step_config[idx++]);
 8003694:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003698:	1c5a      	adds	r2, r3, #1
 800369a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800369e:	3330      	adds	r3, #48	@ 0x30
 80036a0:	443b      	add	r3, r7
 80036a2:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80036a6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                msb = ((uint16_t)step_config[idx++]);
 80036a8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80036ac:	1c5a      	adds	r2, r3, #1
 80036ae:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 80036b2:	3330      	adds	r3, #48	@ 0x30
 80036b4:	443b      	add	r3, r7
 80036b6:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80036ba:	857b      	strh	r3, [r7, #42]	@ 0x2a
                lsb_msb = (uint16_t)(lsb | (msb << 8));
 80036bc:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 80036c0:	021b      	lsls	r3, r3, #8
 80036c2:	b21a      	sxth	r2, r3
 80036c4:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80036c8:	4313      	orrs	r3, r2
 80036ca:	b21b      	sxth	r3, r3
 80036cc:	853b      	strh	r3, [r7, #40]	@ 0x28

                /* Get step duration pp enable */
                config->step_duration_pp_enabled = lsb_msb & BMI3_STEP_DURATION_PP_ENABLED_MASK;
 80036ce:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	845a      	strh	r2, [r3, #34]	@ 0x22

                /* Get step duration threshold */
                config->step_duration_thres = (lsb_msb & BMI3_STEP_DURATION_THRESHOLD_MASK) >>
 80036da:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80036dc:	105b      	asrs	r3, r3, #1
 80036de:	b29b      	uxth	r3, r3
 80036e0:	f003 0307 	and.w	r3, r3, #7
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	849a      	strh	r2, [r3, #36]	@ 0x24
                                              BMI3_STEP_DURATION_THRESHOLD_POS;

                /* Get mean crossing pp enabled */
                config->mean_crossing_pp_enabled = (lsb_msb & BMI3_STEP_MEAN_CROSSING_PP_ENABLED_MASK) >>
 80036ea:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80036ec:	111b      	asrs	r3, r3, #4
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	f003 0301 	and.w	r3, r3, #1
 80036f4:	b29a      	uxth	r2, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	84da      	strh	r2, [r3, #38]	@ 0x26
                                                   BMI3_STEP_MEAN_CROSSING_PP_ENABLED_POS;

                /* Get mcr threshold */
                config->mcr_threshold = (lsb_msb & BMI3_STEP_MCR_THRESHOLD_MASK) >> BMI3_STEP_MCR_THRESHOLD_POS;
 80036fa:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80036fc:	115b      	asrs	r3, r3, #5
 80036fe:	b29b      	uxth	r3, r3
 8003700:	f003 031f 	and.w	r3, r3, #31
 8003704:	b29a      	uxth	r2, r3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	851a      	strh	r2, [r3, #40]	@ 0x28
 800370a:	e002      	b.n	8003712 <get_step_config+0x40a>
            }
        }
    }
    else
    {
        rslt = BMI3_E_INVALID_SENSOR;
 800370c:	23fa      	movs	r3, #250	@ 0xfa
 800370e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return rslt;
 8003712:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8003716:	4618      	mov	r0, r3
 8003718:	3730      	adds	r7, #48	@ 0x30
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <set_step_config>:
/*!
 * @brief This internal API sets step counter configurations like water-mark level,
 * reset counter and step counter parameters.
 */
static int8_t set_step_config(const struct bmi3_step_counter_config *config, struct bmi3_dev *dev)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b092      	sub	sp, #72	@ 0x48
 8003722:	af00      	add	r7, sp, #0
 8003724:	6078      	str	r0, [r7, #4]
 8003726:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to set the base address of step counter feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_STEP_CNT, 0 };
 8003728:	2310      	movs	r3, #16
 800372a:	853b      	strh	r3, [r7, #40]	@ 0x28

    /* Array to define the feature configuration */
    uint8_t step_config[24] = { 0 };
 800372c:	f107 0310 	add.w	r3, r7, #16
 8003730:	2200      	movs	r2, #0
 8003732:	601a      	str	r2, [r3, #0]
 8003734:	605a      	str	r2, [r3, #4]
 8003736:	609a      	str	r2, [r3, #8]
 8003738:	60da      	str	r2, [r3, #12]
 800373a:	611a      	str	r2, [r3, #16]
 800373c:	615a      	str	r2, [r3, #20]

    struct bmi3_accel_config acc_config = { 0 };
 800373e:	f107 0308 	add.w	r3, r7, #8
 8003742:	2200      	movs	r2, #0
 8003744:	601a      	str	r2, [r3, #0]
 8003746:	711a      	strb	r2, [r3, #4]

    uint16_t watermark, reset_counter, env_min_dist_up, env_coef_up, env_min_dist_down, env_coef_down;
    uint16_t mean_val_decay, mean_step_dur, step_counter_increment, peak_duration_min_running;
    uint16_t activity_detection_threshold, step_duration_window, mcr_threshold;

    if (config != NULL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	f000 81dc 	beq.w	8003b08 <set_step_config+0x3ea>
    {
        rslt = get_accel_config(&acc_config, dev);
 8003750:	f107 0308 	add.w	r3, r7, #8
 8003754:	6839      	ldr	r1, [r7, #0]
 8003756:	4618      	mov	r0, r3
 8003758:	f7fe fb20 	bl	8001d9c <get_accel_config>
 800375c:	4603      	mov	r3, r0
 800375e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        if ((rslt == BMI3_OK) && (acc_config.acc_mode == BMI3_ACC_MODE_LOW_PWR))
 8003762:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8003766:	2b00      	cmp	r3, #0
 8003768:	d10c      	bne.n	8003784 <set_step_config+0x66>
 800376a:	7abb      	ldrb	r3, [r7, #10]
 800376c:	2b03      	cmp	r3, #3
 800376e:	d109      	bne.n	8003784 <set_step_config+0x66>
        {
            if (acc_config.odr >= BMI3_ACC_ODR_50HZ)
 8003770:	7a3b      	ldrb	r3, [r7, #8]
 8003772:	2b06      	cmp	r3, #6
 8003774:	d903      	bls.n	800377e <set_step_config+0x60>
            {
                rslt = BMI3_OK;
 8003776:	2300      	movs	r3, #0
 8003778:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800377c:	e002      	b.n	8003784 <set_step_config+0x66>
            }
            else
            {
                rslt = BMI3_E_ACC_INVALID_CFG;
 800377e:	23fc      	movs	r3, #252	@ 0xfc
 8003780:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            }
        }

        if (rslt == BMI3_OK)
 8003784:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8003788:	2b00      	cmp	r3, #0
 800378a:	f040 81c0 	bne.w	8003b0e <set_step_config+0x3f0>
        {
            /* Set the step counter base address to feature engine transmission address to start DMA transaction */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 800378e:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	2202      	movs	r2, #2
 8003796:	2041      	movs	r0, #65	@ 0x41
 8003798:	f7fd fcc3 	bl	8001122 <bmi3_set_regs>
 800379c:	4603      	mov	r3, r0
 800379e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

            if (rslt == BMI3_OK)
 80037a2:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	f040 81b1 	bne.w	8003b0e <set_step_config+0x3f0>
            {
                /* Set water-mark for lsb 8 bits */
                step_config[0] =
                    (uint8_t)BMI3_SET_BIT_POS0(step_config[0], BMI3_STEP_WATERMARK, config->watermark_level);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	881b      	ldrh	r3, [r3, #0]
 80037b0:	b2db      	uxtb	r3, r3
                step_config[0] =
 80037b2:	743b      	strb	r3, [r7, #16]

                watermark = ((uint16_t)step_config[1] << 8);
 80037b4:	7c7b      	ldrb	r3, [r7, #17]
 80037b6:	021b      	lsls	r3, r3, #8
 80037b8:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44

                /* Set water-mark for msb 8 bits */
                step_config[1] =
                    (BMI3_SET_BIT_POS0(watermark, BMI3_STEP_WATERMARK,
 80037bc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80037c0:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80037c4:	f023 0303 	bic.w	r3, r3, #3
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	8812      	ldrh	r2, [r2, #0]
 80037cc:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80037d0:	4313      	orrs	r3, r2
                                       config->watermark_level) & BMI3_STEP_WATERMARK_MASK) >> 8;
 80037d2:	121b      	asrs	r3, r3, #8
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	f003 0303 	and.w	r3, r3, #3
 80037da:	b2db      	uxtb	r3, r3
                step_config[1] =
 80037dc:	747b      	strb	r3, [r7, #17]

                reset_counter = ((uint16_t)step_config[1] << 8);
 80037de:	7c7b      	ldrb	r3, [r7, #17]
 80037e0:	021b      	lsls	r3, r3, #8
 80037e2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

                /* Set reset counter */
                step_config[1] |=
 80037e6:	7c7b      	ldrb	r3, [r7, #17]
 80037e8:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(reset_counter, BMI3_STEP_RESET_COUNTER,
 80037ea:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80037ee:	f423 6180 	bic.w	r1, r3, #1024	@ 0x400
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	885b      	ldrh	r3, [r3, #2]
 80037f6:	029b      	lsls	r3, r3, #10
 80037f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037fc:	430b      	orrs	r3, r1
                                   config->reset_counter) & BMI3_STEP_RESET_COUNTER_MASK) >> 8;
 80037fe:	121b      	asrs	r3, r3, #8
 8003800:	b25b      	sxtb	r3, r3
 8003802:	f003 0304 	and.w	r3, r3, #4
 8003806:	b25b      	sxtb	r3, r3
                step_config[1] |=
 8003808:	4313      	orrs	r3, r2
 800380a:	b25b      	sxtb	r3, r3
 800380c:	b2db      	uxtb	r3, r3
 800380e:	747b      	strb	r3, [r7, #17]

                /* Set env_min_dist_up for lsb 8 bits */
                step_config[2] = (uint8_t)BMI3_SET_BIT_POS0(step_config[2],
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	889b      	ldrh	r3, [r3, #4]
 8003814:	b2db      	uxtb	r3, r3
 8003816:	74bb      	strb	r3, [r7, #18]
                                                            BMI3_STEP_ENV_MIN_DIST_UP,
                                                            config->env_min_dist_up);

                env_min_dist_up = ((uint16_t)step_config[3] << 8);
 8003818:	7cfb      	ldrb	r3, [r7, #19]
 800381a:	021b      	lsls	r3, r3, #8
 800381c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

                /* Set env_min_dist_up for msb 8 bits */
                step_config[3] =
                    (BMI3_SET_BIT_POS0(env_min_dist_up, BMI3_STEP_ENV_MIN_DIST_UP,
 8003820:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003824:	0c1b      	lsrs	r3, r3, #16
 8003826:	041b      	lsls	r3, r3, #16
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	8892      	ldrh	r2, [r2, #4]
 800382c:	4313      	orrs	r3, r2
                                       config->env_min_dist_up) & BMI3_STEP_ENV_MIN_DIST_UP_MASK) >> 8;
 800382e:	121b      	asrs	r3, r3, #8
                step_config[3] =
 8003830:	b2db      	uxtb	r3, r3
 8003832:	74fb      	strb	r3, [r7, #19]

                /* Set env_coef_up for lsb 8 bits */
                step_config[4] = (uint8_t)BMI3_SET_BIT_POS0(step_config[4], BMI3_STEP_ENV_COEF_UP, config->env_coef_up);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	88db      	ldrh	r3, [r3, #6]
 8003838:	b2db      	uxtb	r3, r3
 800383a:	753b      	strb	r3, [r7, #20]

                env_coef_up = ((uint16_t)step_config[5] << 8);
 800383c:	7d7b      	ldrb	r3, [r7, #21]
 800383e:	021b      	lsls	r3, r3, #8
 8003840:	87fb      	strh	r3, [r7, #62]	@ 0x3e

                /* Set env_coef_up for msb 8 bits */
                step_config[5] =
                    (BMI3_SET_BIT_POS0(env_coef_up, BMI3_STEP_ENV_COEF_UP,
 8003842:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8003844:	0c1b      	lsrs	r3, r3, #16
 8003846:	041b      	lsls	r3, r3, #16
 8003848:	687a      	ldr	r2, [r7, #4]
 800384a:	88d2      	ldrh	r2, [r2, #6]
 800384c:	4313      	orrs	r3, r2
                                       config->env_coef_up) & BMI3_STEP_ENV_COEF_UP_MASK) >> 8;
 800384e:	121b      	asrs	r3, r3, #8
                step_config[5] =
 8003850:	b2db      	uxtb	r3, r3
 8003852:	757b      	strb	r3, [r7, #21]

                /* Set env_min_dist_down for lsb 8 bits */
                step_config[6] = (uint8_t)BMI3_SET_BIT_POS0(step_config[6],
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	891b      	ldrh	r3, [r3, #8]
 8003858:	b2db      	uxtb	r3, r3
 800385a:	75bb      	strb	r3, [r7, #22]
                                                            BMI3_STEP_ENV_MIN_DIST_DOWN,
                                                            config->env_min_dist_down);

                env_min_dist_down = ((uint16_t)step_config[7] << 8);
 800385c:	7dfb      	ldrb	r3, [r7, #23]
 800385e:	021b      	lsls	r3, r3, #8
 8003860:	87bb      	strh	r3, [r7, #60]	@ 0x3c

                /* Set env_min_dist_down for msb 8 bits */
                step_config[7] =
                    (BMI3_SET_BIT_POS0(env_min_dist_down, BMI3_STEP_ENV_MIN_DIST_DOWN,
 8003862:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003864:	0c1b      	lsrs	r3, r3, #16
 8003866:	041b      	lsls	r3, r3, #16
 8003868:	687a      	ldr	r2, [r7, #4]
 800386a:	8912      	ldrh	r2, [r2, #8]
 800386c:	4313      	orrs	r3, r2
                                       config->env_min_dist_down) & BMI3_STEP_ENV_MIN_DIST_DOWN_MASK) >> 8;
 800386e:	121b      	asrs	r3, r3, #8
                step_config[7] =
 8003870:	b2db      	uxtb	r3, r3
 8003872:	75fb      	strb	r3, [r7, #23]

                /* Set env_coef_down for lsb 8 bits */
                step_config[8] = (uint8_t)BMI3_SET_BIT_POS0(step_config[8],
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	895b      	ldrh	r3, [r3, #10]
 8003878:	b2db      	uxtb	r3, r3
 800387a:	763b      	strb	r3, [r7, #24]
                                                            BMI3_STEP_ENV_COEF_DOWN,
                                                            config->env_coef_down);

                env_coef_down = ((uint16_t)step_config[9] << 8);
 800387c:	7e7b      	ldrb	r3, [r7, #25]
 800387e:	021b      	lsls	r3, r3, #8
 8003880:	877b      	strh	r3, [r7, #58]	@ 0x3a

                /* Set env_coef_down for msb 8 bits */
                step_config[9] =
                    (BMI3_SET_BIT_POS0(env_coef_down, BMI3_STEP_ENV_COEF_DOWN,
 8003882:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8003884:	0c1b      	lsrs	r3, r3, #16
 8003886:	041b      	lsls	r3, r3, #16
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	8952      	ldrh	r2, [r2, #10]
 800388c:	4313      	orrs	r3, r2
                                       config->env_coef_down) & BMI3_STEP_ENV_COEF_DOWN_MASK) >> 8;
 800388e:	121b      	asrs	r3, r3, #8
                step_config[9] =
 8003890:	b2db      	uxtb	r3, r3
 8003892:	767b      	strb	r3, [r7, #25]

                /* Set mean_val_decay for lsb 8 bits */
                step_config[10] = (uint8_t)BMI3_SET_BIT_POS0(step_config[10],
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	899b      	ldrh	r3, [r3, #12]
 8003898:	b2db      	uxtb	r3, r3
 800389a:	76bb      	strb	r3, [r7, #26]
                                                             BMI3_STEP_MEAN_VAL_DECAY,
                                                             config->mean_val_decay);

                mean_val_decay = ((uint16_t)step_config[11] << 8);
 800389c:	7efb      	ldrb	r3, [r7, #27]
 800389e:	021b      	lsls	r3, r3, #8
 80038a0:	873b      	strh	r3, [r7, #56]	@ 0x38

                /* Set mean_val_decay for msb 8 bits */
                step_config[11] =
                    (BMI3_SET_BIT_POS0(mean_val_decay, BMI3_STEP_MEAN_VAL_DECAY,
 80038a2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80038a4:	0c1b      	lsrs	r3, r3, #16
 80038a6:	041b      	lsls	r3, r3, #16
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	8992      	ldrh	r2, [r2, #12]
 80038ac:	4313      	orrs	r3, r2
                                       config->mean_val_decay) & BMI3_STEP_MEAN_VAL_DECAY_MASK) >> 8;
 80038ae:	121b      	asrs	r3, r3, #8
                step_config[11] =
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	76fb      	strb	r3, [r7, #27]

                /* Set mean_step_dur for lsb 8 bits */
                step_config[12] = (uint8_t)BMI3_SET_BIT_POS0(step_config[12],
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	89db      	ldrh	r3, [r3, #14]
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	773b      	strb	r3, [r7, #28]
                                                             BMI3_STEP_MEAN_STEP_DUR,
                                                             config->mean_step_dur);

                mean_step_dur = ((uint16_t)step_config[13] << 8);
 80038bc:	7f7b      	ldrb	r3, [r7, #29]
 80038be:	021b      	lsls	r3, r3, #8
 80038c0:	86fb      	strh	r3, [r7, #54]	@ 0x36

                /* Set mean_step_dur for msb 8 bits */
                step_config[13] =
                    (BMI3_SET_BIT_POS0(mean_step_dur, BMI3_STEP_MEAN_STEP_DUR,
 80038c2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80038c4:	0c1b      	lsrs	r3, r3, #16
 80038c6:	041b      	lsls	r3, r3, #16
 80038c8:	687a      	ldr	r2, [r7, #4]
 80038ca:	89d2      	ldrh	r2, [r2, #14]
 80038cc:	4313      	orrs	r3, r2
                                       config->mean_step_dur) & BMI3_STEP_MEAN_STEP_DUR_MASK) >> 8;
 80038ce:	121b      	asrs	r3, r3, #8
                step_config[13] =
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	777b      	strb	r3, [r7, #29]

                /* Set step buffer size */
                step_config[14] = BMI3_SET_BIT_POS0(step_config[14], BMI3_STEP_BUFFER_SIZE, config->step_buffer_size);
 80038d4:	7fbb      	ldrb	r3, [r7, #30]
 80038d6:	b25b      	sxtb	r3, r3
 80038d8:	f023 030f 	bic.w	r3, r3, #15
 80038dc:	b25a      	sxtb	r2, r3
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	8a1b      	ldrh	r3, [r3, #16]
 80038e2:	b25b      	sxtb	r3, r3
 80038e4:	f003 030f 	and.w	r3, r3, #15
 80038e8:	b25b      	sxtb	r3, r3
 80038ea:	4313      	orrs	r3, r2
 80038ec:	b25b      	sxtb	r3, r3
 80038ee:	b2db      	uxtb	r3, r3
 80038f0:	77bb      	strb	r3, [r7, #30]

                /* Set filter cascade */
                step_config[14] |= BMI3_SET_BITS(step_config[14],
 80038f2:	7fbb      	ldrb	r3, [r7, #30]
 80038f4:	b25a      	sxtb	r2, r3
 80038f6:	7fbb      	ldrb	r3, [r7, #30]
 80038f8:	b25b      	sxtb	r3, r3
 80038fa:	f023 0310 	bic.w	r3, r3, #16
 80038fe:	b259      	sxtb	r1, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	8a5b      	ldrh	r3, [r3, #18]
 8003904:	b25b      	sxtb	r3, r3
 8003906:	011b      	lsls	r3, r3, #4
 8003908:	b25b      	sxtb	r3, r3
 800390a:	f003 0310 	and.w	r3, r3, #16
 800390e:	b25b      	sxtb	r3, r3
 8003910:	430b      	orrs	r3, r1
 8003912:	b25b      	sxtb	r3, r3
 8003914:	4313      	orrs	r3, r2
 8003916:	b25b      	sxtb	r3, r3
 8003918:	b2db      	uxtb	r3, r3
 800391a:	77bb      	strb	r3, [r7, #30]
                                                 BMI3_STEP_FILTER_CASCADE_ENABLED,
                                                 config->filter_cascade_enabled);

                /* Set step_counter_increment for lsb 8 bits */
                step_config[14] |= (uint8_t)BMI3_SET_BITS(step_config[14],
 800391c:	7fba      	ldrb	r2, [r7, #30]
 800391e:	7fbb      	ldrb	r3, [r7, #30]
 8003920:	b25b      	sxtb	r3, r3
 8003922:	f003 031f 	and.w	r3, r3, #31
 8003926:	b259      	sxtb	r1, r3
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	8a9b      	ldrh	r3, [r3, #20]
 800392c:	b25b      	sxtb	r3, r3
 800392e:	015b      	lsls	r3, r3, #5
 8003930:	b25b      	sxtb	r3, r3
 8003932:	430b      	orrs	r3, r1
 8003934:	b25b      	sxtb	r3, r3
 8003936:	b2db      	uxtb	r3, r3
 8003938:	4313      	orrs	r3, r2
 800393a:	b2db      	uxtb	r3, r3
 800393c:	77bb      	strb	r3, [r7, #30]
                                                          BMI3_STEP_COUNTER_INCREMENT,
                                                          config->step_counter_increment);

                step_counter_increment = ((uint16_t)step_config[15] << 8);
 800393e:	7ffb      	ldrb	r3, [r7, #31]
 8003940:	021b      	lsls	r3, r3, #8
 8003942:	86bb      	strh	r3, [r7, #52]	@ 0x34

                /* Set step_counter_increment for msb 8 bits */
                step_config[15] =
                    (BMI3_SET_BITS(step_counter_increment, BMI3_STEP_COUNTER_INCREMENT,
 8003944:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8003946:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800394a:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	8a92      	ldrh	r2, [r2, #20]
 8003952:	0152      	lsls	r2, r2, #5
 8003954:	b292      	uxth	r2, r2
 8003956:	4313      	orrs	r3, r2
                                   config->step_counter_increment) & BMI3_STEP_COUNTER_INCREMENT_MASK) >> 8;
 8003958:	121b      	asrs	r3, r3, #8
                step_config[15] =
 800395a:	b2db      	uxtb	r3, r3
 800395c:	77fb      	strb	r3, [r7, #31]

                /* Set peak_duration_min_walking for lsb 8 bits */
                step_config[16] = BMI3_SET_BIT_POS0(step_config[16],
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	8adb      	ldrh	r3, [r3, #22]
 8003962:	b2db      	uxtb	r3, r3
 8003964:	f887 3020 	strb.w	r3, [r7, #32]
                                                    BMI3_STEP_PEAK_DURATION_MIN_WALKING,
                                                    config->peak_duration_min_walking);

                peak_duration_min_running = ((uint16_t)step_config[17] << 8);
 8003968:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800396c:	021b      	lsls	r3, r3, #8
 800396e:	867b      	strh	r3, [r7, #50]	@ 0x32

                /* Set peak_duration_min_walking for msb 8 bits */
                step_config[17] =
                    (BMI3_SET_BITS(peak_duration_min_running, BMI3_STEP_PEAK_DURATION_MIN_RUNNING,
 8003970:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003972:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	8b1b      	ldrh	r3, [r3, #24]
 800397a:	021b      	lsls	r3, r3, #8
 800397c:	b29b      	uxth	r3, r3
 800397e:	4313      	orrs	r3, r2
                                   config->peak_duration_min_running) & BMI3_STEP_PEAK_DURATION_MIN_RUNNING_MASK) >> 8;
 8003980:	121b      	asrs	r3, r3, #8
                step_config[17] =
 8003982:	b2db      	uxtb	r3, r3
 8003984:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                /* Set activity detection fsctor */
                step_config[18] = BMI3_SET_BIT_POS0(step_config[18],
 8003988:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800398c:	b25b      	sxtb	r3, r3
 800398e:	f023 030f 	bic.w	r3, r3, #15
 8003992:	b25a      	sxtb	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	8b5b      	ldrh	r3, [r3, #26]
 8003998:	b25b      	sxtb	r3, r3
 800399a:	f003 030f 	and.w	r3, r3, #15
 800399e:	b25b      	sxtb	r3, r3
 80039a0:	4313      	orrs	r3, r2
 80039a2:	b25b      	sxtb	r3, r3
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                                                    BMI3_STEP_ACTIVITY_DETECTION_FACTOR,
                                                    config->activity_detection_factor);

                /* Set activity_detection_threshold for lsb 8 bits */
                step_config[18] |= (uint8_t)BMI3_SET_BITS(step_config[18],
 80039aa:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 80039ae:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80039b2:	b25b      	sxtb	r3, r3
 80039b4:	f003 030f 	and.w	r3, r3, #15
 80039b8:	b259      	sxtb	r1, r3
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	8b9b      	ldrh	r3, [r3, #28]
 80039be:	b25b      	sxtb	r3, r3
 80039c0:	011b      	lsls	r3, r3, #4
 80039c2:	b25b      	sxtb	r3, r3
 80039c4:	430b      	orrs	r3, r1
 80039c6:	b25b      	sxtb	r3, r3
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	4313      	orrs	r3, r2
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                                                          BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD,
                                                          config->activity_detection_thres);

                activity_detection_threshold = ((uint16_t)step_config[19] << 8);
 80039d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80039d6:	021b      	lsls	r3, r3, #8
 80039d8:	863b      	strh	r3, [r7, #48]	@ 0x30

                /* Set activity_detection_threshold for msb 8 bits */
                step_config[19] =
                    (BMI3_SET_BITS(activity_detection_threshold, BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD,
 80039da:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80039dc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80039e0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80039e4:	687a      	ldr	r2, [r7, #4]
 80039e6:	8b92      	ldrh	r2, [r2, #28]
 80039e8:	0112      	lsls	r2, r2, #4
 80039ea:	b292      	uxth	r2, r2
 80039ec:	4313      	orrs	r3, r2
                                   config->activity_detection_thres) & BMI3_STEP_ACTIVITY_DETECTION_THRESHOLD_MASK) >>
 80039ee:	121b      	asrs	r3, r3, #8
                step_config[19] =
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                    8;

                /* Set maximum step duration */
                step_config[20] = BMI3_SET_BIT_POS0(step_config[20], BMI3_STEP_DURATION_MAX, config->step_duration_max);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	8bdb      	ldrh	r3, [r3, #30]
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

                step_duration_window = ((uint16_t)step_config[21] << 8);
 8003a00:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003a04:	021b      	lsls	r3, r3, #8
 8003a06:	85fb      	strh	r3, [r7, #46]	@ 0x2e

                /* Set step duration window */
                step_config[21] =
                    (BMI3_SET_BITS(step_duration_window, BMI3_STEP_DURATION_WINDOW,
 8003a08:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8003a0a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	8c1b      	ldrh	r3, [r3, #32]
 8003a12:	021b      	lsls	r3, r3, #8
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	4313      	orrs	r3, r2
                                   config->step_duration_window) & BMI3_STEP_DURATION_WINDOW_MASK) >> 8;
 8003a18:	121b      	asrs	r3, r3, #8
                step_config[21] =
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                step_config[22] = BMI3_SET_BIT_POS0(step_config[22],
 8003a20:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003a24:	b25b      	sxtb	r3, r3
 8003a26:	f023 0301 	bic.w	r3, r3, #1
 8003a2a:	b25a      	sxtb	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8003a30:	b25b      	sxtb	r3, r3
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	b25b      	sxtb	r3, r3
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	b25b      	sxtb	r3, r3
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                    BMI3_STEP_DURATION_PP_ENABLED,
                                                    config->step_duration_pp_enabled);

                step_config[22] |= BMI3_SET_BITS(step_config[22],
 8003a42:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003a46:	b25a      	sxtb	r2, r3
 8003a48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003a4c:	b25b      	sxtb	r3, r3
 8003a4e:	f023 030e 	bic.w	r3, r3, #14
 8003a52:	b259      	sxtb	r1, r3
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003a58:	b25b      	sxtb	r3, r3
 8003a5a:	005b      	lsls	r3, r3, #1
 8003a5c:	b25b      	sxtb	r3, r3
 8003a5e:	f003 030e 	and.w	r3, r3, #14
 8003a62:	b25b      	sxtb	r3, r3
 8003a64:	430b      	orrs	r3, r1
 8003a66:	b25b      	sxtb	r3, r3
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	b25b      	sxtb	r3, r3
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                 BMI3_STEP_DURATION_THRESHOLD,
                                                 config->step_duration_thres);

                step_config[22] |= BMI3_SET_BITS(step_config[22],
 8003a72:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003a76:	b25a      	sxtb	r2, r3
 8003a78:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003a7c:	b25b      	sxtb	r3, r3
 8003a7e:	f023 0310 	bic.w	r3, r3, #16
 8003a82:	b259      	sxtb	r1, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003a88:	b25b      	sxtb	r3, r3
 8003a8a:	011b      	lsls	r3, r3, #4
 8003a8c:	b25b      	sxtb	r3, r3
 8003a8e:	f003 0310 	and.w	r3, r3, #16
 8003a92:	b25b      	sxtb	r3, r3
 8003a94:	430b      	orrs	r3, r1
 8003a96:	b25b      	sxtb	r3, r3
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	b25b      	sxtb	r3, r3
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                 BMI3_STEP_MEAN_CROSSING_PP_ENABLED,
                                                 config->mean_crossing_pp_enabled);

                /* Set mcr_threshold for lsb 8 bits */
                step_config[22] |= (uint8_t)BMI3_SET_BITS(step_config[22],
 8003aa2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8003aa6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003aaa:	b25b      	sxtb	r3, r3
 8003aac:	f003 031f 	and.w	r3, r3, #31
 8003ab0:	b259      	sxtb	r1, r3
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ab6:	b25b      	sxtb	r3, r3
 8003ab8:	015b      	lsls	r3, r3, #5
 8003aba:	b25b      	sxtb	r3, r3
 8003abc:	430b      	orrs	r3, r1
 8003abe:	b25b      	sxtb	r3, r3
 8003ac0:	b2db      	uxtb	r3, r3
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                                                          BMI3_STEP_MCR_THRESHOLD,
                                                          config->mcr_threshold);

                mcr_threshold = ((uint16_t)step_config[23] << 8);
 8003aca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ace:	021b      	lsls	r3, r3, #8
 8003ad0:	85bb      	strh	r3, [r7, #44]	@ 0x2c

                /* Set mcr_threshold for msb 8 bits */
                step_config[23] =
                    (BMI3_SET_BITS(mcr_threshold, BMI3_STEP_MCR_THRESHOLD,
 8003ad2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8003ad4:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003adc:	015b      	lsls	r3, r3, #5
 8003ade:	f403 7378 	and.w	r3, r3, #992	@ 0x3e0
 8003ae2:	4313      	orrs	r3, r2
                                   config->mcr_threshold) & BMI3_STEP_MCR_THRESHOLD_MASK) >> 8;
 8003ae4:	121b      	asrs	r3, r3, #8
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	f003 0303 	and.w	r3, r3, #3
 8003aec:	b2db      	uxtb	r3, r3
                step_config[23] =
 8003aee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                /* Set the configuration back to feature engine register */
                rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, step_config, 24, dev);
 8003af2:	f107 0110 	add.w	r1, r7, #16
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	2218      	movs	r2, #24
 8003afa:	2042      	movs	r0, #66	@ 0x42
 8003afc:	f7fd fb11 	bl	8001122 <bmi3_set_regs>
 8003b00:	4603      	mov	r3, r0
 8003b02:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8003b06:	e002      	b.n	8003b0e <set_step_config+0x3f0>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8003b08:	23ff      	movs	r3, #255	@ 0xff
 8003b0a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 8003b0e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8003b12:	4618      	mov	r0, r3
 8003b14:	3748      	adds	r7, #72	@ 0x48
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}

08003b1a <get_tap_config>:
 * @brief This internal API gets tap configurations like axes select, wait for time out, mode,
 * max peaks for tap, duration, tap peak threshold, max gest duration, max dur bw peaks,
 * shock settling duration.
 */
static int8_t get_tap_config(struct bmi3_tap_detector_config *config, struct bmi3_dev *dev)
{
 8003b1a:	b580      	push	{r7, lr}
 8003b1c:	b088      	sub	sp, #32
 8003b1e:	af00      	add	r7, sp, #0
 8003b20:	6078      	str	r0, [r7, #4]
 8003b22:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t tap_config[6] = { 0 };
 8003b24:	f107 0310 	add.w	r3, r7, #16
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	809a      	strh	r2, [r3, #4]

    /* Array to set the base address of tap feature */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_TAP, 0 };
 8003b2e:	231e      	movs	r3, #30
 8003b30:	81bb      	strh	r3, [r7, #12]

    /* Variable to define array offset */
    uint8_t idx = 0;
 8003b32:	2300      	movs	r3, #0
 8003b34:	77bb      	strb	r3, [r7, #30]
    uint16_t msb;

    /* Variable to define a word */
    uint16_t lsb_msb;

    if (config != NULL)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	f000 80a4 	beq.w	8003c86 <get_tap_config+0x16c>
    {
        /* Set the tap base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8003b3e:	f107 010c 	add.w	r1, r7, #12
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	2202      	movs	r2, #2
 8003b46:	2041      	movs	r0, #65	@ 0x41
 8003b48:	f7fd faeb 	bl	8001122 <bmi3_set_regs>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8003b50:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f040 8098 	bne.w	8003c8a <get_tap_config+0x170>
        {
            /* Get the configuration from the feature engine register where tap feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, tap_config, 6, dev);
 8003b5a:	f107 0110 	add.w	r1, r7, #16
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	2206      	movs	r2, #6
 8003b62:	2042      	movs	r0, #66	@ 0x42
 8003b64:	f7fd fa78 	bl	8001058 <bmi3_get_regs>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	77fb      	strb	r3, [r7, #31]

            if (rslt == BMI3_OK)
 8003b6c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	f040 808a 	bne.w	8003c8a <get_tap_config+0x170>
            {
                /* Get word to calculate axis select, wait for time out, max peaks for tap and mode
                 * from the same word */
                lsb = (uint16_t) tap_config[idx++];
 8003b76:	7fbb      	ldrb	r3, [r7, #30]
 8003b78:	1c5a      	adds	r2, r3, #1
 8003b7a:	77ba      	strb	r2, [r7, #30]
 8003b7c:	3320      	adds	r3, #32
 8003b7e:	443b      	add	r3, r7
 8003b80:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003b84:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) tap_config[idx++] << 8);
 8003b86:	7fbb      	ldrb	r3, [r7, #30]
 8003b88:	1c5a      	adds	r2, r3, #1
 8003b8a:	77ba      	strb	r2, [r7, #30]
 8003b8c:	3320      	adds	r3, #32
 8003b8e:	443b      	add	r3, r7
 8003b90:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003b94:	021b      	lsls	r3, r3, #8
 8003b96:	837b      	strh	r3, [r7, #26]
                lsb_msb = lsb | msb;
 8003b98:	8bba      	ldrh	r2, [r7, #28]
 8003b9a:	8b7b      	ldrh	r3, [r7, #26]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	833b      	strh	r3, [r7, #24]

                /* Get axis selection */
                config->axis_sel = lsb_msb & BMI3_TAP_AXIS_SEL_MASK;
 8003ba0:	8b3b      	ldrh	r3, [r7, #24]
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	f003 0303 	and.w	r3, r3, #3
 8003ba8:	b2da      	uxtb	r2, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	701a      	strb	r2, [r3, #0]

                /* Get wait for time out */
                config->wait_for_timeout = (lsb_msb & BMI3_TAP_WAIT_FR_TIME_OUT_MASK) >> BMI3_TAP_WAIT_FR_TIME_OUT_POS;
 8003bae:	8b3b      	ldrh	r3, [r7, #24]
 8003bb0:	109b      	asrs	r3, r3, #2
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	f003 0301 	and.w	r3, r3, #1
 8003bb8:	b2da      	uxtb	r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	705a      	strb	r2, [r3, #1]

                /* Get max peaks for tap */
                config->max_peaks_for_tap = (lsb_msb & BMI3_TAP_MAX_PEAKS_MASK) >> BMI3_TAP_MAX_PEAKS_POS;
 8003bbe:	8b3b      	ldrh	r3, [r7, #24]
 8003bc0:	10db      	asrs	r3, r3, #3
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	f003 0307 	and.w	r3, r3, #7
 8003bc8:	b2da      	uxtb	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	709a      	strb	r2, [r3, #2]

                /* Get mode */
                config->mode = (lsb_msb & BMI3_TAP_MODE_MASK) >> BMI3_TAP_MODE_POS;
 8003bce:	8b3b      	ldrh	r3, [r7, #24]
 8003bd0:	119b      	asrs	r3, r3, #6
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	f003 0303 	and.w	r3, r3, #3
 8003bd8:	b2da      	uxtb	r2, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	70da      	strb	r2, [r3, #3]

                /* Get word to calculate threshold, output configuration from the same word */
                lsb = (uint16_t) tap_config[idx++];
 8003bde:	7fbb      	ldrb	r3, [r7, #30]
 8003be0:	1c5a      	adds	r2, r3, #1
 8003be2:	77ba      	strb	r2, [r7, #30]
 8003be4:	3320      	adds	r3, #32
 8003be6:	443b      	add	r3, r7
 8003be8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003bec:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) tap_config[idx++] << 8);
 8003bee:	7fbb      	ldrb	r3, [r7, #30]
 8003bf0:	1c5a      	adds	r2, r3, #1
 8003bf2:	77ba      	strb	r2, [r7, #30]
 8003bf4:	3320      	adds	r3, #32
 8003bf6:	443b      	add	r3, r7
 8003bf8:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003bfc:	021b      	lsls	r3, r3, #8
 8003bfe:	837b      	strh	r3, [r7, #26]
                lsb_msb = lsb | msb;
 8003c00:	8bba      	ldrh	r2, [r7, #28]
 8003c02:	8b7b      	ldrh	r3, [r7, #26]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	833b      	strh	r3, [r7, #24]

                /* Get tap peak threshold */
                config->tap_peak_thres = lsb_msb & BMI3_TAP_PEAK_THRES_MASK;
 8003c08:	8b3b      	ldrh	r3, [r7, #24]
 8003c0a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	809a      	strh	r2, [r3, #4]

                /* Get max gesture duration */
                config->max_gest_dur = (lsb_msb & BMI3_TAP_MAX_GEST_DUR_MASK) >> BMI3_TAP_MAX_GEST_DUR_POS;
 8003c14:	8b3b      	ldrh	r3, [r7, #24]
 8003c16:	0a9b      	lsrs	r3, r3, #10
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	b2da      	uxtb	r2, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	719a      	strb	r2, [r3, #6]

                /* Get word to calculate max_dur_between_peaks, tap_shock_settling_dur, min_quite_dur_between_taps
                 *  and quite_time_after_gest from the same word */
                lsb = (uint16_t) tap_config[idx++];
 8003c20:	7fbb      	ldrb	r3, [r7, #30]
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	77ba      	strb	r2, [r7, #30]
 8003c26:	3320      	adds	r3, #32
 8003c28:	443b      	add	r3, r7
 8003c2a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003c2e:	83bb      	strh	r3, [r7, #28]
                msb = ((uint16_t) tap_config[idx++] << 8);
 8003c30:	7fbb      	ldrb	r3, [r7, #30]
 8003c32:	1c5a      	adds	r2, r3, #1
 8003c34:	77ba      	strb	r2, [r7, #30]
 8003c36:	3320      	adds	r3, #32
 8003c38:	443b      	add	r3, r7
 8003c3a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8003c3e:	021b      	lsls	r3, r3, #8
 8003c40:	837b      	strh	r3, [r7, #26]
                lsb_msb = lsb | msb;
 8003c42:	8bba      	ldrh	r2, [r7, #28]
 8003c44:	8b7b      	ldrh	r3, [r7, #26]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	833b      	strh	r3, [r7, #24]

                /* Get maximum duration between peaks */
                config->max_dur_between_peaks = lsb_msb & BMI3_TAP_MAX_DUR_BW_PEAKS_MASK;
 8003c4a:	8b3b      	ldrh	r3, [r7, #24]
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	f003 030f 	and.w	r3, r3, #15
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	71da      	strb	r2, [r3, #7]

                /* Get tap shock settling duration */
                config->tap_shock_settling_dur = (lsb_msb & BMI3_TAP_SHOCK_SETT_DUR_MASK) >>
 8003c58:	8b3b      	ldrh	r3, [r7, #24]
 8003c5a:	111b      	asrs	r3, r3, #4
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	f003 030f 	and.w	r3, r3, #15
 8003c62:	b2da      	uxtb	r2, r3
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	721a      	strb	r2, [r3, #8]
                                                 BMI3_TAP_SHOCK_SETT_DUR_POS;

                /* Get minimum quite duration between taps */
                config->min_quite_dur_between_taps = (lsb_msb & BMI3_TAP_MIN_QUITE_DUR_BW_TAPS_MASK) >>
 8003c68:	8b3b      	ldrh	r3, [r7, #24]
 8003c6a:	121b      	asrs	r3, r3, #8
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	f003 030f 	and.w	r3, r3, #15
 8003c72:	b2da      	uxtb	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	725a      	strb	r2, [r3, #9]
                                                     BMI3_TAP_MIN_QUITE_DUR_BW_TAPS_POS;

                /* Get quite time after gesture */
                config->quite_time_after_gest = (lsb_msb & BMI3_TAP_QUITE_TIME_AFTR_GEST_MASK) >>
 8003c78:	8b3b      	ldrh	r3, [r7, #24]
 8003c7a:	0b1b      	lsrs	r3, r3, #12
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	b2da      	uxtb	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	729a      	strb	r2, [r3, #10]
 8003c84:	e001      	b.n	8003c8a <get_tap_config+0x170>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8003c86:	23ff      	movs	r3, #255	@ 0xff
 8003c88:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8003c8a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3720      	adds	r7, #32
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <set_tap_config>:
 * @brief This internal API sets tap configurations like axes select, wait for time out, mode,
 * max peaks for tap, duration, tap peak threshold, max gest duration, max dur bw peaks,
 * shock settling duration.
 */
static int8_t set_tap_config(const struct bmi3_tap_detector_config *config, struct bmi3_dev *dev)
{
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b08a      	sub	sp, #40	@ 0x28
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
 8003c9e:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the feature configuration */
    uint8_t tap_config[6] = { 0 };
 8003ca0:	f107 0318 	add.w	r3, r7, #24
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	601a      	str	r2, [r3, #0]
 8003ca8:	809a      	strh	r2, [r3, #4]

    /* Array to set the base address of tap feature */
    uint8_t base_aadr[2] = { BMI3_BASE_ADDR_TAP, 0 };
 8003caa:	231e      	movs	r3, #30
 8003cac:	82bb      	strh	r3, [r7, #20]

    struct bmi3_accel_config acc_config = { 0 };
 8003cae:	f107 030c 	add.w	r3, r7, #12
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	601a      	str	r2, [r3, #0]
 8003cb6:	711a      	strb	r2, [r3, #4]

    uint16_t tap_peak_thres, max_gest_dur, min_quite_dur_between_taps, quite_time_after_gest;

    if (config != NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 8100 	beq.w	8003ec0 <set_tap_config+0x22a>
    {
        rslt = get_accel_config(&acc_config, dev);
 8003cc0:	f107 030c 	add.w	r3, r7, #12
 8003cc4:	6839      	ldr	r1, [r7, #0]
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f7fe f868 	bl	8001d9c <get_accel_config>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if ((rslt == BMI3_OK) && (acc_config.acc_mode == BMI3_ACC_MODE_LOW_PWR))
 8003cd2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d10c      	bne.n	8003cf4 <set_tap_config+0x5e>
 8003cda:	7bbb      	ldrb	r3, [r7, #14]
 8003cdc:	2b03      	cmp	r3, #3
 8003cde:	d109      	bne.n	8003cf4 <set_tap_config+0x5e>
        {
            if (acc_config.odr >= BMI3_ACC_ODR_200HZ)
 8003ce0:	7b3b      	ldrb	r3, [r7, #12]
 8003ce2:	2b08      	cmp	r3, #8
 8003ce4:	d903      	bls.n	8003cee <set_tap_config+0x58>
            {
                rslt = BMI3_OK;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003cec:	e002      	b.n	8003cf4 <set_tap_config+0x5e>
            }
            else
            {
                rslt = BMI3_E_ACC_INVALID_CFG;
 8003cee:	23fc      	movs	r3, #252	@ 0xfc
 8003cf0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
        }

        if (rslt == BMI3_OK)
 8003cf4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	f040 80e4 	bne.w	8003ec6 <set_tap_config+0x230>
        {
            /* Set the tap base address to feature engine transmission address to start DMA transaction */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_aadr, 2, dev);
 8003cfe:	f107 0114 	add.w	r1, r7, #20
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	2202      	movs	r2, #2
 8003d06:	2041      	movs	r0, #65	@ 0x41
 8003d08:	f7fd fa0b 	bl	8001122 <bmi3_set_regs>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

            if (rslt == BMI3_OK)
 8003d12:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	f040 80d5 	bne.w	8003ec6 <set_tap_config+0x230>
            {
                /* Set axis_sel */
                tap_config[0] = BMI3_SET_BIT_POS0(tap_config[0], BMI3_TAP_AXIS_SEL, config->axis_sel);
 8003d1c:	7e3b      	ldrb	r3, [r7, #24]
 8003d1e:	b25b      	sxtb	r3, r3
 8003d20:	f023 0303 	bic.w	r3, r3, #3
 8003d24:	b25a      	sxtb	r2, r3
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	781b      	ldrb	r3, [r3, #0]
 8003d2a:	b25b      	sxtb	r3, r3
 8003d2c:	f003 0303 	and.w	r3, r3, #3
 8003d30:	b25b      	sxtb	r3, r3
 8003d32:	4313      	orrs	r3, r2
 8003d34:	b25b      	sxtb	r3, r3
 8003d36:	b2db      	uxtb	r3, r3
 8003d38:	763b      	strb	r3, [r7, #24]

                /* Set wait for time out */
                tap_config[0] |= BMI3_SET_BITS(tap_config[0], BMI3_TAP_WAIT_FR_TIME_OUT, config->wait_for_timeout);
 8003d3a:	7e3b      	ldrb	r3, [r7, #24]
 8003d3c:	b25a      	sxtb	r2, r3
 8003d3e:	7e3b      	ldrb	r3, [r7, #24]
 8003d40:	b25b      	sxtb	r3, r3
 8003d42:	f023 0304 	bic.w	r3, r3, #4
 8003d46:	b259      	sxtb	r1, r3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	785b      	ldrb	r3, [r3, #1]
 8003d4c:	b25b      	sxtb	r3, r3
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	b25b      	sxtb	r3, r3
 8003d52:	f003 0304 	and.w	r3, r3, #4
 8003d56:	b25b      	sxtb	r3, r3
 8003d58:	430b      	orrs	r3, r1
 8003d5a:	b25b      	sxtb	r3, r3
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	b25b      	sxtb	r3, r3
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	763b      	strb	r3, [r7, #24]

                /* Set maximum peaks for tap */
                tap_config[0] |= BMI3_SET_BITS(tap_config[0], BMI3_TAP_MAX_PEAKS, config->max_peaks_for_tap);
 8003d64:	7e3b      	ldrb	r3, [r7, #24]
 8003d66:	b25a      	sxtb	r2, r3
 8003d68:	7e3b      	ldrb	r3, [r7, #24]
 8003d6a:	b25b      	sxtb	r3, r3
 8003d6c:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8003d70:	b259      	sxtb	r1, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	789b      	ldrb	r3, [r3, #2]
 8003d76:	b25b      	sxtb	r3, r3
 8003d78:	00db      	lsls	r3, r3, #3
 8003d7a:	b25b      	sxtb	r3, r3
 8003d7c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003d80:	b25b      	sxtb	r3, r3
 8003d82:	430b      	orrs	r3, r1
 8003d84:	b25b      	sxtb	r3, r3
 8003d86:	4313      	orrs	r3, r2
 8003d88:	b25b      	sxtb	r3, r3
 8003d8a:	b2db      	uxtb	r3, r3
 8003d8c:	763b      	strb	r3, [r7, #24]

                /* Set mode */
                tap_config[0] |= BMI3_SET_BITS(tap_config[0], BMI3_TAP_MODE, config->mode);
 8003d8e:	7e3b      	ldrb	r3, [r7, #24]
 8003d90:	b25a      	sxtb	r2, r3
 8003d92:	7e3b      	ldrb	r3, [r7, #24]
 8003d94:	b25b      	sxtb	r3, r3
 8003d96:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003d9a:	b259      	sxtb	r1, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	78db      	ldrb	r3, [r3, #3]
 8003da0:	b25b      	sxtb	r3, r3
 8003da2:	019b      	lsls	r3, r3, #6
 8003da4:	b25b      	sxtb	r3, r3
 8003da6:	430b      	orrs	r3, r1
 8003da8:	b25b      	sxtb	r3, r3
 8003daa:	4313      	orrs	r3, r2
 8003dac:	b25b      	sxtb	r3, r3
 8003dae:	b2db      	uxtb	r3, r3
 8003db0:	763b      	strb	r3, [r7, #24]

                /* Set peak threshold first byte in word */
                tap_config[2] = (uint8_t)BMI3_SET_BIT_POS0(tap_config[2], BMI3_TAP_PEAK_THRES, config->tap_peak_thres);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	889b      	ldrh	r3, [r3, #4]
 8003db6:	b2db      	uxtb	r3, r3
 8003db8:	76bb      	strb	r3, [r7, #26]

                /* Left shift by 8 times so that we can set rest of the values of tap peak threshold conf in word */
                tap_peak_thres = ((uint16_t)tap_config[3] << 8);
 8003dba:	7efb      	ldrb	r3, [r7, #27]
 8003dbc:	021b      	lsls	r3, r3, #8
 8003dbe:	84bb      	strh	r3, [r7, #36]	@ 0x24

                /* Set peak threshold second byte in word */
                tap_config[3] =
                    (BMI3_SET_BIT_POS0(tap_peak_thres, BMI3_TAP_PEAK_THRES,
 8003dc0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003dc2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003dc6:	f023 0303 	bic.w	r3, r3, #3
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	8892      	ldrh	r2, [r2, #4]
 8003dce:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003dd2:	4313      	orrs	r3, r2
                                       config->tap_peak_thres) & BMI3_TAP_PEAK_THRES_MASK) >> 8;
 8003dd4:	121b      	asrs	r3, r3, #8
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	f003 0303 	and.w	r3, r3, #3
 8003ddc:	b2db      	uxtb	r3, r3
                tap_config[3] =
 8003dde:	76fb      	strb	r3, [r7, #27]

                max_gest_dur = ((uint16_t)tap_config[3] << 8);
 8003de0:	7efb      	ldrb	r3, [r7, #27]
 8003de2:	021b      	lsls	r3, r3, #8
 8003de4:	847b      	strh	r3, [r7, #34]	@ 0x22

                /* Set max gesture duration */
                tap_config[3] |=
 8003de6:	7efb      	ldrb	r3, [r7, #27]
 8003de8:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(max_gest_dur, BMI3_TAP_MAX_GEST_DUR,
 8003dea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003dec:	f423 417c 	bic.w	r1, r3, #64512	@ 0xfc00
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	799b      	ldrb	r3, [r3, #6]
 8003df4:	029b      	lsls	r3, r3, #10
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	430b      	orrs	r3, r1
                                   config->max_gest_dur) & BMI3_TAP_MAX_GEST_DUR_MASK) >> 8;
 8003dfa:	121b      	asrs	r3, r3, #8
 8003dfc:	b25b      	sxtb	r3, r3
 8003dfe:	f023 0303 	bic.w	r3, r3, #3
 8003e02:	b25b      	sxtb	r3, r3
                tap_config[3] |=
 8003e04:	4313      	orrs	r3, r2
 8003e06:	b25b      	sxtb	r3, r3
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	76fb      	strb	r3, [r7, #27]

                /* Set max duration between peaks */
                tap_config[4] =
                    (BMI3_SET_BIT_POS0(tap_config[4], BMI3_TAP_MAX_DUR_BW_PEAKS,
 8003e0c:	7f3b      	ldrb	r3, [r7, #28]
 8003e0e:	b25b      	sxtb	r3, r3
 8003e10:	f023 030f 	bic.w	r3, r3, #15
 8003e14:	b25a      	sxtb	r2, r3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	79db      	ldrb	r3, [r3, #7]
 8003e1a:	b25b      	sxtb	r3, r3
 8003e1c:	f003 030f 	and.w	r3, r3, #15
 8003e20:	b25b      	sxtb	r3, r3
 8003e22:	4313      	orrs	r3, r2
 8003e24:	b25b      	sxtb	r3, r3
                                       config->max_dur_between_peaks) & BMI3_TAP_MAX_DUR_BW_PEAKS_MASK);
 8003e26:	b2db      	uxtb	r3, r3
 8003e28:	f003 030f 	and.w	r3, r3, #15
 8003e2c:	b2db      	uxtb	r3, r3
                tap_config[4] =
 8003e2e:	773b      	strb	r3, [r7, #28]

                /* Set shock settling duration */
                tap_config[4] |=
 8003e30:	7f3b      	ldrb	r3, [r7, #28]
 8003e32:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(tap_config[4], BMI3_TAP_SHOCK_SETT_DUR,
 8003e34:	7f3b      	ldrb	r3, [r7, #28]
 8003e36:	b25b      	sxtb	r3, r3
 8003e38:	f003 030f 	and.w	r3, r3, #15
 8003e3c:	b259      	sxtb	r1, r3
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	7a1b      	ldrb	r3, [r3, #8]
 8003e42:	b25b      	sxtb	r3, r3
 8003e44:	011b      	lsls	r3, r3, #4
 8003e46:	b25b      	sxtb	r3, r3
 8003e48:	430b      	orrs	r3, r1
 8003e4a:	b25b      	sxtb	r3, r3
                                   config->tap_shock_settling_dur) & BMI3_TAP_SHOCK_SETT_DUR_MASK);
 8003e4c:	f023 030f 	bic.w	r3, r3, #15
 8003e50:	b25b      	sxtb	r3, r3
                tap_config[4] |=
 8003e52:	4313      	orrs	r3, r2
 8003e54:	b25b      	sxtb	r3, r3
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	773b      	strb	r3, [r7, #28]

                min_quite_dur_between_taps = ((uint16_t)tap_config[5] << 8);
 8003e5a:	7f7b      	ldrb	r3, [r7, #29]
 8003e5c:	021b      	lsls	r3, r3, #8
 8003e5e:	843b      	strh	r3, [r7, #32]

                /* Set quite duration between taps */
                tap_config[5] =
                    (BMI3_SET_BITS(min_quite_dur_between_taps, BMI3_TAP_MIN_QUITE_DUR_BW_TAPS,
 8003e60:	8c3b      	ldrh	r3, [r7, #32]
 8003e62:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	7a5b      	ldrb	r3, [r3, #9]
 8003e6a:	021b      	lsls	r3, r3, #8
 8003e6c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003e70:	4313      	orrs	r3, r2
                                   config->min_quite_dur_between_taps) & BMI3_TAP_MIN_QUITE_DUR_BW_TAPS_MASK) >> 8;
 8003e72:	121b      	asrs	r3, r3, #8
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	f003 030f 	and.w	r3, r3, #15
 8003e7a:	b2db      	uxtb	r3, r3
                tap_config[5] =
 8003e7c:	777b      	strb	r3, [r7, #29]

                quite_time_after_gest = ((uint16_t)tap_config[5] << 8);
 8003e7e:	7f7b      	ldrb	r3, [r7, #29]
 8003e80:	021b      	lsls	r3, r3, #8
 8003e82:	83fb      	strh	r3, [r7, #30]

                /* Set quite time after gesture */
                tap_config[5] |=
 8003e84:	7f7b      	ldrb	r3, [r7, #29]
 8003e86:	b25a      	sxtb	r2, r3
                    (BMI3_SET_BITS(quite_time_after_gest, BMI3_TAP_QUITE_TIME_AFTR_GEST,
 8003e88:	8bfb      	ldrh	r3, [r7, #30]
 8003e8a:	f423 4170 	bic.w	r1, r3, #61440	@ 0xf000
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	7a9b      	ldrb	r3, [r3, #10]
 8003e92:	031b      	lsls	r3, r3, #12
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	430b      	orrs	r3, r1
                                   config->quite_time_after_gest) & BMI3_TAP_QUITE_TIME_AFTR_GEST_MASK) >> 8;
 8003e98:	121b      	asrs	r3, r3, #8
 8003e9a:	b25b      	sxtb	r3, r3
 8003e9c:	f023 030f 	bic.w	r3, r3, #15
 8003ea0:	b25b      	sxtb	r3, r3
                tap_config[5] |=
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	b25b      	sxtb	r3, r3
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	777b      	strb	r3, [r7, #29]

                /* Set the configuration back to the feature engine register */
                rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, tap_config, 6, dev);
 8003eaa:	f107 0118 	add.w	r1, r7, #24
 8003eae:	683b      	ldr	r3, [r7, #0]
 8003eb0:	2206      	movs	r2, #6
 8003eb2:	2042      	movs	r0, #66	@ 0x42
 8003eb4:	f7fd f935 	bl	8001122 <bmi3_set_regs>
 8003eb8:	4603      	mov	r3, r0
 8003eba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003ebe:	e002      	b.n	8003ec6 <set_tap_config+0x230>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8003ec0:	23ff      	movs	r3, #255	@ 0xff
 8003ec2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    return rslt;
 8003ec6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3728      	adds	r7, #40	@ 0x28
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <get_i3c_sync_accel_sensor_data>:

/*!
 * @brief This internal API gets the i3c sync accelerometer data from the register.
 */
static int8_t get_i3c_sync_accel_sensor_data(struct bmi3_i3c_sync_data *data, struct bmi3_dev *dev)
{
 8003ed2:	b580      	push	{r7, lr}
 8003ed4:	b088      	sub	sp, #32
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	6078      	str	r0, [r7, #4]
 8003eda:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define data stored in register */
    uint8_t reg_data[BMI3_NUM_BYTES_I3C_SYNC_ACC] = { 0 };
 8003edc:	f107 030c 	add.w	r3, r7, #12
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	601a      	str	r2, [r3, #0]
 8003ee4:	605a      	str	r2, [r3, #4]
 8003ee6:	609a      	str	r2, [r3, #8]
 8003ee8:	60da      	str	r2, [r3, #12]

    /* Array to set the base address of i3c sync accel data */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_I3C_SYNC_ACC, 0 };
 8003eea:	2337      	movs	r3, #55	@ 0x37
 8003eec:	813b      	strh	r3, [r7, #8]

    if (data != NULL)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d042      	beq.n	8003f7a <get_i3c_sync_accel_sensor_data+0xa8>
    {
        /* Set the i3c sync accelerometer base address to feature engine transmission address to start DMA transaction
         * */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8003ef4:	f107 0108 	add.w	r1, r7, #8
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	2202      	movs	r2, #2
 8003efc:	2041      	movs	r0, #65	@ 0x41
 8003efe:	f7fd f910 	bl	8001122 <bmi3_set_regs>
 8003f02:	4603      	mov	r3, r0
 8003f04:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMI3_OK)
 8003f06:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d137      	bne.n	8003f7e <get_i3c_sync_accel_sensor_data+0xac>
        {
            /* Get the configuration from the feature engine register where i3c sync accel data resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, reg_data, BMI3_NUM_BYTES_I3C_SYNC_ACC, dev);
 8003f0e:	f107 010c 	add.w	r1, r7, #12
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	2210      	movs	r2, #16
 8003f16:	2042      	movs	r0, #66	@ 0x42
 8003f18:	f7fd f89e 	bl	8001058 <bmi3_get_regs>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	77fb      	strb	r3, [r7, #31]

            data->sync_x = (reg_data[0] | (uint16_t)reg_data[1] << 8);
 8003f20:	7b3b      	ldrb	r3, [r7, #12]
 8003f22:	b21a      	sxth	r2, r3
 8003f24:	7b7b      	ldrb	r3, [r7, #13]
 8003f26:	b21b      	sxth	r3, r3
 8003f28:	021b      	lsls	r3, r3, #8
 8003f2a:	b21b      	sxth	r3, r3
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	b21b      	sxth	r3, r3
 8003f30:	b29a      	uxth	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	801a      	strh	r2, [r3, #0]
            data->sync_y = (reg_data[2] | (uint16_t)reg_data[3] << 8);
 8003f36:	7bbb      	ldrb	r3, [r7, #14]
 8003f38:	b21a      	sxth	r2, r3
 8003f3a:	7bfb      	ldrb	r3, [r7, #15]
 8003f3c:	b21b      	sxth	r3, r3
 8003f3e:	021b      	lsls	r3, r3, #8
 8003f40:	b21b      	sxth	r3, r3
 8003f42:	4313      	orrs	r3, r2
 8003f44:	b21b      	sxth	r3, r3
 8003f46:	b29a      	uxth	r2, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	805a      	strh	r2, [r3, #2]
            data->sync_z = (reg_data[4] | (uint16_t)reg_data[5] << 8);
 8003f4c:	7c3b      	ldrb	r3, [r7, #16]
 8003f4e:	b21a      	sxth	r2, r3
 8003f50:	7c7b      	ldrb	r3, [r7, #17]
 8003f52:	b21b      	sxth	r3, r3
 8003f54:	021b      	lsls	r3, r3, #8
 8003f56:	b21b      	sxth	r3, r3
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	b21b      	sxth	r3, r3
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	809a      	strh	r2, [r3, #4]
            data->sync_time = (reg_data[14] | (uint16_t)reg_data[15] << 8);
 8003f62:	7ebb      	ldrb	r3, [r7, #26]
 8003f64:	b21a      	sxth	r2, r3
 8003f66:	7efb      	ldrb	r3, [r7, #27]
 8003f68:	b21b      	sxth	r3, r3
 8003f6a:	021b      	lsls	r3, r3, #8
 8003f6c:	b21b      	sxth	r3, r3
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	b21b      	sxth	r3, r3
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	811a      	strh	r2, [r3, #8]
 8003f78:	e001      	b.n	8003f7e <get_i3c_sync_accel_sensor_data+0xac>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8003f7a:	23ff      	movs	r3, #255	@ 0xff
 8003f7c:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8003f7e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3720      	adds	r7, #32
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}

08003f8a <get_i3c_sync_gyro_sensor_data>:

/*!
 * @brief This internal API gets the i3c sync gyroscope data from the register.
 */
static int8_t get_i3c_sync_gyro_sensor_data(struct bmi3_i3c_sync_data *data, struct bmi3_dev *dev)
{
 8003f8a:	b580      	push	{r7, lr}
 8003f8c:	b086      	sub	sp, #24
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	6078      	str	r0, [r7, #4]
 8003f92:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define data stored in register */
    uint8_t reg_data[BMI3_NUM_BYTES_I3C_SYNC_GYR] = { 0 };
 8003f94:	f107 030c 	add.w	r3, r7, #12
 8003f98:	2200      	movs	r2, #0
 8003f9a:	601a      	str	r2, [r3, #0]
 8003f9c:	605a      	str	r2, [r3, #4]
 8003f9e:	811a      	strh	r2, [r3, #8]

    /* Array to set the base address of i3c sync gyro data */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_I3C_SYNC_GYR, 0 };
 8003fa0:	233a      	movs	r3, #58	@ 0x3a
 8003fa2:	813b      	strh	r3, [r7, #8]

    if (data != NULL)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d046      	beq.n	8004038 <get_i3c_sync_gyro_sensor_data+0xae>
    {
        /* Set the i3c sync gyroscope base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8003faa:	f107 0108 	add.w	r1, r7, #8
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	2202      	movs	r2, #2
 8003fb2:	2041      	movs	r0, #65	@ 0x41
 8003fb4:	f7fd f8b5 	bl	8001122 <bmi3_set_regs>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8003fbc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d13b      	bne.n	800403c <get_i3c_sync_gyro_sensor_data+0xb2>
        {
            /* Get the configuration from the feature engine register where i3c sync gyro data resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, reg_data, BMI3_NUM_BYTES_I3C_SYNC_GYR, dev);
 8003fc4:	f107 010c 	add.w	r1, r7, #12
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	220a      	movs	r2, #10
 8003fcc:	2042      	movs	r0, #66	@ 0x42
 8003fce:	f7fd f843 	bl	8001058 <bmi3_get_regs>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 8003fd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d12e      	bne.n	800403c <get_i3c_sync_gyro_sensor_data+0xb2>
            {
                data->sync_x = (reg_data[0] | (uint16_t)reg_data[1] << 8);
 8003fde:	7b3b      	ldrb	r3, [r7, #12]
 8003fe0:	b21a      	sxth	r2, r3
 8003fe2:	7b7b      	ldrb	r3, [r7, #13]
 8003fe4:	b21b      	sxth	r3, r3
 8003fe6:	021b      	lsls	r3, r3, #8
 8003fe8:	b21b      	sxth	r3, r3
 8003fea:	4313      	orrs	r3, r2
 8003fec:	b21b      	sxth	r3, r3
 8003fee:	b29a      	uxth	r2, r3
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	801a      	strh	r2, [r3, #0]
                data->sync_y = (reg_data[2] | (uint16_t)reg_data[3] << 8);
 8003ff4:	7bbb      	ldrb	r3, [r7, #14]
 8003ff6:	b21a      	sxth	r2, r3
 8003ff8:	7bfb      	ldrb	r3, [r7, #15]
 8003ffa:	b21b      	sxth	r3, r3
 8003ffc:	021b      	lsls	r3, r3, #8
 8003ffe:	b21b      	sxth	r3, r3
 8004000:	4313      	orrs	r3, r2
 8004002:	b21b      	sxth	r3, r3
 8004004:	b29a      	uxth	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	805a      	strh	r2, [r3, #2]
                data->sync_z = (reg_data[4] | (uint16_t)reg_data[5] << 8);
 800400a:	7c3b      	ldrb	r3, [r7, #16]
 800400c:	b21a      	sxth	r2, r3
 800400e:	7c7b      	ldrb	r3, [r7, #17]
 8004010:	b21b      	sxth	r3, r3
 8004012:	021b      	lsls	r3, r3, #8
 8004014:	b21b      	sxth	r3, r3
 8004016:	4313      	orrs	r3, r2
 8004018:	b21b      	sxth	r3, r3
 800401a:	b29a      	uxth	r2, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	809a      	strh	r2, [r3, #4]
                data->sync_time = (reg_data[8] | (uint16_t)reg_data[9] << 8);
 8004020:	7d3b      	ldrb	r3, [r7, #20]
 8004022:	b21a      	sxth	r2, r3
 8004024:	7d7b      	ldrb	r3, [r7, #21]
 8004026:	b21b      	sxth	r3, r3
 8004028:	021b      	lsls	r3, r3, #8
 800402a:	b21b      	sxth	r3, r3
 800402c:	4313      	orrs	r3, r2
 800402e:	b21b      	sxth	r3, r3
 8004030:	b29a      	uxth	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	811a      	strh	r2, [r3, #8]
 8004036:	e001      	b.n	800403c <get_i3c_sync_gyro_sensor_data+0xb2>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8004038:	23ff      	movs	r3, #255	@ 0xff
 800403a:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800403c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004040:	4618      	mov	r0, r3
 8004042:	3718      	adds	r7, #24
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}

08004048 <get_i3c_sync_temp_data>:

/*!
 * @brief This internal API gets the i3c sync temperature data from the register.
 */
static int8_t get_i3c_sync_temp_data(struct bmi3_i3c_sync_data *data, struct bmi3_dev *dev)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b086      	sub	sp, #24
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define data stored in register */
    uint8_t reg_data[BMI3_NUM_BYTES_I3C_SYNC_TEMP] = { 0 };
 8004052:	2300      	movs	r3, #0
 8004054:	613b      	str	r3, [r7, #16]

    /* Array to set the base address of i3c sync temperature data */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_I3C_SYNC_TEMP, 0 };
 8004056:	233d      	movs	r3, #61	@ 0x3d
 8004058:	81bb      	strh	r3, [r7, #12]

    if (data != NULL)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d030      	beq.n	80040c2 <get_i3c_sync_temp_data+0x7a>
    {
        /* Set the i3c sync temperature base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8004060:	f107 010c 	add.w	r1, r7, #12
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	2202      	movs	r2, #2
 8004068:	2041      	movs	r0, #65	@ 0x41
 800406a:	f7fd f85a 	bl	8001122 <bmi3_set_regs>
 800406e:	4603      	mov	r3, r0
 8004070:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8004072:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d125      	bne.n	80040c6 <get_i3c_sync_temp_data+0x7e>
        {
            /* Get the configuration from the feature engine register where i3c sync temperature data resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, reg_data, BMI3_NUM_BYTES_I3C_SYNC_TEMP, dev);
 800407a:	f107 0110 	add.w	r1, r7, #16
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	2204      	movs	r2, #4
 8004082:	2042      	movs	r0, #66	@ 0x42
 8004084:	f7fc ffe8 	bl	8001058 <bmi3_get_regs>
 8004088:	4603      	mov	r3, r0
 800408a:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMI3_OK)
 800408c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d118      	bne.n	80040c6 <get_i3c_sync_temp_data+0x7e>
            {
                data->sync_temp = (reg_data[0] | (uint16_t)reg_data[1] << 8);
 8004094:	7c3b      	ldrb	r3, [r7, #16]
 8004096:	b21a      	sxth	r2, r3
 8004098:	7c7b      	ldrb	r3, [r7, #17]
 800409a:	b21b      	sxth	r3, r3
 800409c:	021b      	lsls	r3, r3, #8
 800409e:	b21b      	sxth	r3, r3
 80040a0:	4313      	orrs	r3, r2
 80040a2:	b21b      	sxth	r3, r3
 80040a4:	b29a      	uxth	r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	80da      	strh	r2, [r3, #6]
                data->sync_time = (reg_data[2] | (uint16_t)reg_data[3] << 8);
 80040aa:	7cbb      	ldrb	r3, [r7, #18]
 80040ac:	b21a      	sxth	r2, r3
 80040ae:	7cfb      	ldrb	r3, [r7, #19]
 80040b0:	b21b      	sxth	r3, r3
 80040b2:	021b      	lsls	r3, r3, #8
 80040b4:	b21b      	sxth	r3, r3
 80040b6:	4313      	orrs	r3, r2
 80040b8:	b21b      	sxth	r3, r3
 80040ba:	b29a      	uxth	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	811a      	strh	r2, [r3, #8]
 80040c0:	e001      	b.n	80040c6 <get_i3c_sync_temp_data+0x7e>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80040c2:	23ff      	movs	r3, #255	@ 0xff
 80040c4:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80040c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3718      	adds	r7, #24
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <set_alternate_accel_config>:
/*!
 * @brief This internal API sets alternate accelerometer configurations like ODR,
 * accel mode and average number of samples.
 */
static int8_t set_alternate_accel_config(const struct bmi3_alt_accel_config *config, struct bmi3_dev *dev)
{
 80040d2:	b580      	push	{r7, lr}
 80040d4:	b086      	sub	sp, #24
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
 80040da:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 80040dc:	2300      	movs	r3, #0
 80040de:	81bb      	strh	r3, [r7, #12]

    uint16_t alt_acc_odr, alt_acc_avg_num, alt_acc_mode;

    if (config != NULL)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d03c      	beq.n	8004160 <set_alternate_accel_config+0x8e>
    {
        /* Set alternate accelerometer ODR */
        alt_acc_odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ALT_ACC_ODR, config->alt_acc_odr);
 80040e6:	7b3b      	ldrb	r3, [r7, #12]
 80040e8:	b21b      	sxth	r3, r3
 80040ea:	f023 030f 	bic.w	r3, r3, #15
 80040ee:	b21a      	sxth	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	b21b      	sxth	r3, r3
 80040f6:	f003 030f 	and.w	r3, r3, #15
 80040fa:	b21b      	sxth	r3, r3
 80040fc:	4313      	orrs	r3, r2
 80040fe:	b21b      	sxth	r3, r3
 8004100:	82bb      	strh	r3, [r7, #20]

        /* Set alternate accelerometer average number of samples */
        alt_acc_avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ALT_ACC_AVG_NUM, config->alt_acc_avg_num);
 8004102:	7b7b      	ldrb	r3, [r7, #13]
 8004104:	b21a      	sxth	r2, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	789b      	ldrb	r3, [r3, #2]
 800410a:	b21b      	sxth	r3, r3
 800410c:	021b      	lsls	r3, r3, #8
 800410e:	b21b      	sxth	r3, r3
 8004110:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004114:	b21b      	sxth	r3, r3
 8004116:	4313      	orrs	r3, r2
 8004118:	b21b      	sxth	r3, r3
 800411a:	827b      	strh	r3, [r7, #18]

        /* Set alternate accelerometer mode */
        alt_acc_mode = BMI3_SET_BITS(reg_data[1], BMI3_ALT_ACC_MODE, config->alt_acc_mode);
 800411c:	7b7b      	ldrb	r3, [r7, #13]
 800411e:	b21a      	sxth	r2, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	785b      	ldrb	r3, [r3, #1]
 8004124:	b21b      	sxth	r3, r3
 8004126:	031b      	lsls	r3, r3, #12
 8004128:	b21b      	sxth	r3, r3
 800412a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800412e:	b21b      	sxth	r3, r3
 8004130:	4313      	orrs	r3, r2
 8004132:	b21b      	sxth	r3, r3
 8004134:	823b      	strh	r3, [r7, #16]

        reg_data[0] = (uint8_t)(alt_acc_odr);
 8004136:	8abb      	ldrh	r3, [r7, #20]
 8004138:	b2db      	uxtb	r3, r3
 800413a:	733b      	strb	r3, [r7, #12]
        reg_data[1] = (uint8_t)((alt_acc_avg_num | alt_acc_mode) >> 8);
 800413c:	8a7a      	ldrh	r2, [r7, #18]
 800413e:	8a3b      	ldrh	r3, [r7, #16]
 8004140:	4313      	orrs	r3, r2
 8004142:	b29b      	uxth	r3, r3
 8004144:	0a1b      	lsrs	r3, r3, #8
 8004146:	b29b      	uxth	r3, r3
 8004148:	b2db      	uxtb	r3, r3
 800414a:	737b      	strb	r3, [r7, #13]

        /* Set configurations of alternate accel */
        rslt = bmi3_set_regs(BMI3_REG_ALT_ACC_CONF, reg_data, 2, dev);
 800414c:	f107 010c 	add.w	r1, r7, #12
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	2202      	movs	r2, #2
 8004154:	2028      	movs	r0, #40	@ 0x28
 8004156:	f7fc ffe4 	bl	8001122 <bmi3_set_regs>
 800415a:	4603      	mov	r3, r0
 800415c:	75fb      	strb	r3, [r7, #23]
 800415e:	e001      	b.n	8004164 <set_alternate_accel_config+0x92>
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8004160:	23ff      	movs	r3, #255	@ 0xff
 8004162:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8004164:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004168:	4618      	mov	r0, r3
 800416a:	3718      	adds	r7, #24
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <get_alternate_accel_config>:
/*!
 * @brief This internal API gets alternate accelerometer configurations like ODR,
 * accel mode and average number of samples.
 */
static int8_t get_alternate_accel_config(struct bmi3_alt_accel_config *config, struct bmi3_dev *dev)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 800417a:	2300      	movs	r3, #0
 800417c:	813b      	strh	r3, [r7, #8]

    uint16_t reg_data;

    if (config != NULL)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d029      	beq.n	80041d8 <get_alternate_accel_config+0x68>
    {
        /* Read the sensor configuration details */
        rslt = bmi3_get_regs(BMI3_REG_ALT_ACC_CONF, data_array, 2, dev);
 8004184:	f107 0108 	add.w	r1, r7, #8
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	2202      	movs	r2, #2
 800418c:	2028      	movs	r0, #40	@ 0x28
 800418e:	f7fc ff63 	bl	8001058 <bmi3_get_regs>
 8004192:	4603      	mov	r3, r0
 8004194:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 8004196:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d11e      	bne.n	80041dc <get_alternate_accel_config+0x6c>
        {
            reg_data = data_array[0];
 800419e:	7a3b      	ldrb	r3, [r7, #8]
 80041a0:	81bb      	strh	r3, [r7, #12]

            /* Get alternate accelerometer ODR */
            config->alt_acc_odr = BMI3_GET_BIT_POS0(reg_data, BMI3_ALT_ACC_ODR);
 80041a2:	89bb      	ldrh	r3, [r7, #12]
 80041a4:	b2db      	uxtb	r3, r3
 80041a6:	f003 030f 	and.w	r3, r3, #15
 80041aa:	b2da      	uxtb	r2, r3
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	701a      	strb	r2, [r3, #0]

            reg_data = ((uint16_t)data_array[1] << 8);
 80041b0:	7a7b      	ldrb	r3, [r7, #9]
 80041b2:	021b      	lsls	r3, r3, #8
 80041b4:	81bb      	strh	r3, [r7, #12]

            /* Get alternate accelerometer average samples */
            config->alt_acc_avg_num = BMI3_GET_BITS(reg_data, BMI3_ALT_ACC_AVG_NUM);
 80041b6:	89bb      	ldrh	r3, [r7, #12]
 80041b8:	121b      	asrs	r3, r3, #8
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	f003 0307 	and.w	r3, r3, #7
 80041c0:	b2da      	uxtb	r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	709a      	strb	r2, [r3, #2]

            /* Get alternate accel mode */
            config->alt_acc_mode = BMI3_GET_BITS(reg_data, BMI3_ALT_ACC_MODE);
 80041c6:	89bb      	ldrh	r3, [r7, #12]
 80041c8:	131b      	asrs	r3, r3, #12
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	f003 0307 	and.w	r3, r3, #7
 80041d0:	b2da      	uxtb	r2, r3
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	705a      	strb	r2, [r3, #1]
 80041d6:	e001      	b.n	80041dc <get_alternate_accel_config+0x6c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80041d8:	23ff      	movs	r3, #255	@ 0xff
 80041da:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80041dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3710      	adds	r7, #16
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <set_alternate_gyro_config>:
/*!
 * @brief This internal API sets alternate gyro configurations like ODR,
 * gyro mode and average number of samples.
 */
static int8_t set_alternate_gyro_config(const struct bmi3_alt_gyro_config *config, struct bmi3_dev *dev)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
 80041f0:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Variable to store data */
    uint8_t reg_data[2] = { 0 };
 80041f2:	2300      	movs	r3, #0
 80041f4:	81bb      	strh	r3, [r7, #12]

    uint16_t alt_gyro_odr, alt_gyro_avg_num, alt_gyro_mode;

    if (config != NULL)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d03c      	beq.n	8004276 <set_alternate_gyro_config+0x8e>
    {
        /* Set alternate gyro ODR */
        alt_gyro_odr = BMI3_SET_BIT_POS0(reg_data[0], BMI3_ALT_GYR_ODR, config->alt_gyro_odr);
 80041fc:	7b3b      	ldrb	r3, [r7, #12]
 80041fe:	b21b      	sxth	r3, r3
 8004200:	f023 030f 	bic.w	r3, r3, #15
 8004204:	b21a      	sxth	r2, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	b21b      	sxth	r3, r3
 800420c:	f003 030f 	and.w	r3, r3, #15
 8004210:	b21b      	sxth	r3, r3
 8004212:	4313      	orrs	r3, r2
 8004214:	b21b      	sxth	r3, r3
 8004216:	82bb      	strh	r3, [r7, #20]

        /* Set alternate gyro average number of samples */
        alt_gyro_avg_num = BMI3_SET_BITS(reg_data[1], BMI3_ALT_GYR_AVG_NUM, config->alt_gyro_avg_num);
 8004218:	7b7b      	ldrb	r3, [r7, #13]
 800421a:	b21a      	sxth	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	789b      	ldrb	r3, [r3, #2]
 8004220:	b21b      	sxth	r3, r3
 8004222:	021b      	lsls	r3, r3, #8
 8004224:	b21b      	sxth	r3, r3
 8004226:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800422a:	b21b      	sxth	r3, r3
 800422c:	4313      	orrs	r3, r2
 800422e:	b21b      	sxth	r3, r3
 8004230:	827b      	strh	r3, [r7, #18]

        /* Set alternate gyro mode */
        alt_gyro_mode = BMI3_SET_BITS(reg_data[1], BMI3_ALT_GYR_MODE, config->alt_gyro_mode);
 8004232:	7b7b      	ldrb	r3, [r7, #13]
 8004234:	b21a      	sxth	r2, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	785b      	ldrb	r3, [r3, #1]
 800423a:	b21b      	sxth	r3, r3
 800423c:	031b      	lsls	r3, r3, #12
 800423e:	b21b      	sxth	r3, r3
 8004240:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8004244:	b21b      	sxth	r3, r3
 8004246:	4313      	orrs	r3, r2
 8004248:	b21b      	sxth	r3, r3
 800424a:	823b      	strh	r3, [r7, #16]

        reg_data[0] = (uint8_t)(alt_gyro_odr);
 800424c:	8abb      	ldrh	r3, [r7, #20]
 800424e:	b2db      	uxtb	r3, r3
 8004250:	733b      	strb	r3, [r7, #12]
        reg_data[1] = (uint8_t)((alt_gyro_avg_num | alt_gyro_mode) >> 8);
 8004252:	8a7a      	ldrh	r2, [r7, #18]
 8004254:	8a3b      	ldrh	r3, [r7, #16]
 8004256:	4313      	orrs	r3, r2
 8004258:	b29b      	uxth	r3, r3
 800425a:	0a1b      	lsrs	r3, r3, #8
 800425c:	b29b      	uxth	r3, r3
 800425e:	b2db      	uxtb	r3, r3
 8004260:	737b      	strb	r3, [r7, #13]

        /* Set configurations of alternate gyro */
        rslt = bmi3_set_regs(BMI3_REG_ALT_GYR_CONF, reg_data, 2, dev);
 8004262:	f107 010c 	add.w	r1, r7, #12
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	2202      	movs	r2, #2
 800426a:	2029      	movs	r0, #41	@ 0x29
 800426c:	f7fc ff59 	bl	8001122 <bmi3_set_regs>
 8004270:	4603      	mov	r3, r0
 8004272:	75fb      	strb	r3, [r7, #23]
 8004274:	e001      	b.n	800427a <set_alternate_gyro_config+0x92>
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8004276:	23ff      	movs	r3, #255	@ 0xff
 8004278:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800427a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800427e:	4618      	mov	r0, r3
 8004280:	3718      	adds	r7, #24
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <get_alternate_gyro_config>:
/*!
 * @brief This internal API gets alternate gyro configurations like ODR,
 * gyro mode and average number of samples.
 */
static int8_t get_alternate_gyro_config(struct bmi3_alt_gyro_config *config, struct bmi3_dev *dev)
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b084      	sub	sp, #16
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
 800428e:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to store data */
    uint8_t data_array[2] = { 0 };
 8004290:	2300      	movs	r3, #0
 8004292:	813b      	strh	r3, [r7, #8]

    uint16_t reg_data;

    if (config != NULL)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d029      	beq.n	80042ee <get_alternate_gyro_config+0x68>
    {
        /* Read the sensor configuration details */
        rslt = bmi3_get_regs(BMI3_REG_ALT_GYR_CONF, data_array, 2, dev);
 800429a:	f107 0108 	add.w	r1, r7, #8
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2202      	movs	r2, #2
 80042a2:	2029      	movs	r0, #41	@ 0x29
 80042a4:	f7fc fed8 	bl	8001058 <bmi3_get_regs>
 80042a8:	4603      	mov	r3, r0
 80042aa:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 80042ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d11e      	bne.n	80042f2 <get_alternate_gyro_config+0x6c>
        {
            reg_data = data_array[0];
 80042b4:	7a3b      	ldrb	r3, [r7, #8]
 80042b6:	81bb      	strh	r3, [r7, #12]

            /* Get alternate gyro ODR */
            config->alt_gyro_odr = BMI3_GET_BIT_POS0(reg_data, BMI3_ALT_GYR_ODR);
 80042b8:	89bb      	ldrh	r3, [r7, #12]
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	f003 030f 	and.w	r3, r3, #15
 80042c0:	b2da      	uxtb	r2, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	701a      	strb	r2, [r3, #0]

            reg_data = ((uint16_t)data_array[1] << 8);
 80042c6:	7a7b      	ldrb	r3, [r7, #9]
 80042c8:	021b      	lsls	r3, r3, #8
 80042ca:	81bb      	strh	r3, [r7, #12]

            /* Get alternate gyro average samples */
            config->alt_gyro_avg_num = BMI3_GET_BITS(reg_data, BMI3_ALT_GYR_AVG_NUM);
 80042cc:	89bb      	ldrh	r3, [r7, #12]
 80042ce:	121b      	asrs	r3, r3, #8
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	f003 0307 	and.w	r3, r3, #7
 80042d6:	b2da      	uxtb	r2, r3
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	709a      	strb	r2, [r3, #2]

            /* Get alternate gyro mode */
            config->alt_gyro_mode = BMI3_GET_BITS(reg_data, BMI3_ALT_GYR_MODE);
 80042dc:	89bb      	ldrh	r3, [r7, #12]
 80042de:	131b      	asrs	r3, r3, #12
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	f003 0307 	and.w	r3, r3, #7
 80042e6:	b2da      	uxtb	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	705a      	strb	r2, [r3, #1]
 80042ec:	e001      	b.n	80042f2 <get_alternate_gyro_config+0x6c>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80042ee:	23ff      	movs	r3, #255	@ 0xff
 80042f0:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80042f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <set_alternate_auto_config>:

/*!
 * @brief This internal API sets alternate auto configurations for feature interrupts.
 */
static int8_t set_alternate_auto_config(const struct bmi3_auto_config_change *config, struct bmi3_dev *dev)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b086      	sub	sp, #24
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
 8004306:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the alternate auto configuration */
    uint8_t alt_auto_config[2] = { 0 };
 8004308:	2300      	movs	r3, #0
 800430a:	823b      	strh	r3, [r7, #16]

    /* Array to set the base address of alternate auto config */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ALT_AUTO_CONFIG, 0 };
 800430c:	2323      	movs	r3, #35	@ 0x23
 800430e:	81bb      	strh	r3, [r7, #12]

    uint8_t alt_switch, user_switch;

    if (config != NULL)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d036      	beq.n	8004384 <set_alternate_auto_config+0x86>
    {
        /* Set the alternate auto config base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 8004316:	f107 010c 	add.w	r1, r7, #12
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	2202      	movs	r2, #2
 800431e:	2041      	movs	r0, #65	@ 0x41
 8004320:	f7fc feff 	bl	8001122 <bmi3_set_regs>
 8004324:	4603      	mov	r3, r0
 8004326:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMI3_OK)
 8004328:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d12b      	bne.n	8004388 <set_alternate_auto_config+0x8a>
        {
            /* Set alternate switch config */
            alt_switch = BMI3_SET_BIT_POS0(alt_auto_config[0],
 8004330:	7c3b      	ldrb	r3, [r7, #16]
 8004332:	b25b      	sxtb	r3, r3
 8004334:	f023 030f 	bic.w	r3, r3, #15
 8004338:	b25a      	sxtb	r2, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	781b      	ldrb	r3, [r3, #0]
 800433e:	b25b      	sxtb	r3, r3
 8004340:	f003 030f 	and.w	r3, r3, #15
 8004344:	b25b      	sxtb	r3, r3
 8004346:	4313      	orrs	r3, r2
 8004348:	b25b      	sxtb	r3, r3
 800434a:	75bb      	strb	r3, [r7, #22]
                                           BMI3_ALT_CONF_ALT_SWITCH,
                                           config->alt_conf_alt_switch_src_select);

            /* Set alternate user config */
            user_switch = BMI3_SET_BITS(alt_auto_config[0],
 800434c:	7c3b      	ldrb	r3, [r7, #16]
 800434e:	b25b      	sxtb	r3, r3
 8004350:	f003 030f 	and.w	r3, r3, #15
 8004354:	b25a      	sxtb	r2, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	785b      	ldrb	r3, [r3, #1]
 800435a:	b25b      	sxtb	r3, r3
 800435c:	011b      	lsls	r3, r3, #4
 800435e:	b25b      	sxtb	r3, r3
 8004360:	4313      	orrs	r3, r2
 8004362:	b25b      	sxtb	r3, r3
 8004364:	757b      	strb	r3, [r7, #21]
                                        BMI3_ALT_CONF_USER_SWITCH,
                                        config->alt_conf_user_switch_src_select);

            alt_auto_config[0] = alt_switch | user_switch;
 8004366:	7dba      	ldrb	r2, [r7, #22]
 8004368:	7d7b      	ldrb	r3, [r7, #21]
 800436a:	4313      	orrs	r3, r2
 800436c:	b2db      	uxtb	r3, r3
 800436e:	743b      	strb	r3, [r7, #16]

            /* Set the configuration back to the feature engine register */
            rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_TX, alt_auto_config, 2, dev);
 8004370:	f107 0110 	add.w	r1, r7, #16
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	2202      	movs	r2, #2
 8004378:	2042      	movs	r0, #66	@ 0x42
 800437a:	f7fc fed2 	bl	8001122 <bmi3_set_regs>
 800437e:	4603      	mov	r3, r0
 8004380:	75fb      	strb	r3, [r7, #23]
 8004382:	e001      	b.n	8004388 <set_alternate_auto_config+0x8a>
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 8004384:	23ff      	movs	r3, #255	@ 0xff
 8004386:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8004388:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800438c:	4618      	mov	r0, r3
 800438e:	3718      	adds	r7, #24
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <get_alternate_auto_config>:

/*!
 * @brief This internal API gets alternate auto configurations for feature interrupts.
 */
static int8_t get_alternate_auto_config(struct bmi3_auto_config_change *config, struct bmi3_dev *dev)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b084      	sub	sp, #16
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
    /* Variable to store result of API */
    int8_t rslt;

    /* Array to define the alternate auto configuration */
    uint8_t alt_auto_config[2] = { 0 };
 800439e:	2300      	movs	r3, #0
 80043a0:	81bb      	strh	r3, [r7, #12]

    /* Array to set the base address of alternate auto config */
    uint8_t base_addr[2] = { BMI3_BASE_ADDR_ALT_AUTO_CONFIG, 0 };
 80043a2:	2323      	movs	r3, #35	@ 0x23
 80043a4:	813b      	strh	r3, [r7, #8]

    if (config != NULL)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d025      	beq.n	80043f8 <get_alternate_auto_config+0x64>
    {
        /* Set the alternate auto config base address to feature engine transmission address to start DMA transaction */
        rslt = bmi3_set_regs(BMI3_REG_FEATURE_DATA_ADDR, base_addr, 2, dev);
 80043ac:	f107 0108 	add.w	r1, r7, #8
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	2202      	movs	r2, #2
 80043b4:	2041      	movs	r0, #65	@ 0x41
 80043b6:	f7fc feb4 	bl	8001122 <bmi3_set_regs>
 80043ba:	4603      	mov	r3, r0
 80043bc:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMI3_OK)
 80043be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d11a      	bne.n	80043fc <get_alternate_auto_config+0x68>
        {
            /* Get the configuration from the feature engine register where alternate config feature resides */
            rslt = bmi3_get_regs(BMI3_REG_FEATURE_DATA_TX, alt_auto_config, 2, dev);
 80043c6:	f107 010c 	add.w	r1, r7, #12
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2202      	movs	r2, #2
 80043ce:	2042      	movs	r0, #66	@ 0x42
 80043d0:	f7fc fe42 	bl	8001058 <bmi3_get_regs>
 80043d4:	4603      	mov	r3, r0
 80043d6:	73fb      	strb	r3, [r7, #15]

            if (rslt == BMI3_OK)
 80043d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d10d      	bne.n	80043fc <get_alternate_auto_config+0x68>
            {
                /* Get alternate switch config */
                config->alt_conf_alt_switch_src_select = alt_auto_config[0] & BMI3_ALT_CONF_ALT_SWITCH_MASK;
 80043e0:	7b3b      	ldrb	r3, [r7, #12]
 80043e2:	f003 030f 	and.w	r3, r3, #15
 80043e6:	b2da      	uxtb	r2, r3
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	701a      	strb	r2, [r3, #0]

                /* Get alternate user config */
                config->alt_conf_user_switch_src_select = (alt_auto_config[0] & BMI3_ALT_CONF_USER_SWITCH_MASK) >>
 80043ec:	7b3b      	ldrb	r3, [r7, #12]
 80043ee:	091b      	lsrs	r3, r3, #4
 80043f0:	b2da      	uxtb	r2, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	705a      	strb	r2, [r3, #1]
 80043f6:	e001      	b.n	80043fc <get_alternate_auto_config+0x68>
            }
        }
    }
    else
    {
        rslt = BMI3_E_NULL_PTR;
 80043f8:	23ff      	movs	r3, #255	@ 0xff
 80043fa:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80043fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004400:	4618      	mov	r0, r3
 8004402:	3710      	adds	r7, #16
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}

08004408 <validate_acc_odr_avg>:

/*!
 * @brief This internal API is used to validate ODR and AVG combinations for accel
 */
static int8_t validate_acc_odr_avg(uint8_t acc_odr, uint8_t acc_avg)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b086      	sub	sp, #24
 800440c:	af00      	add	r7, sp, #0
 800440e:	4603      	mov	r3, r0
 8004410:	460a      	mov	r2, r1
 8004412:	71fb      	strb	r3, [r7, #7]
 8004414:	4613      	mov	r3, r2
 8004416:	71bb      	strb	r3, [r7, #6]
    int8_t rslt;

    float odr = 0.0, avg = 0.0;
 8004418:	f04f 0300 	mov.w	r3, #0
 800441c:	617b      	str	r3, [r7, #20]
 800441e:	f04f 0300 	mov.w	r3, #0
 8004422:	613b      	str	r3, [r7, #16]

    switch (acc_odr)
 8004424:	79fb      	ldrb	r3, [r7, #7]
 8004426:	3b01      	subs	r3, #1
 8004428:	2b09      	cmp	r3, #9
 800442a:	d835      	bhi.n	8004498 <validate_acc_odr_avg+0x90>
 800442c:	a201      	add	r2, pc, #4	@ (adr r2, 8004434 <validate_acc_odr_avg+0x2c>)
 800442e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004432:	bf00      	nop
 8004434:	0800445d 	.word	0x0800445d
 8004438:	08004463 	.word	0x08004463
 800443c:	08004469 	.word	0x08004469
 8004440:	0800446f 	.word	0x0800446f
 8004444:	08004475 	.word	0x08004475
 8004448:	0800447b 	.word	0x0800447b
 800444c:	08004481 	.word	0x08004481
 8004450:	08004487 	.word	0x08004487
 8004454:	0800448d 	.word	0x0800448d
 8004458:	08004493 	.word	0x08004493
    {
        case BMI3_ACC_ODR_0_78HZ:
            odr = 0.78125;
 800445c:	4b2f      	ldr	r3, [pc, #188]	@ (800451c <validate_acc_odr_avg+0x114>)
 800445e:	617b      	str	r3, [r7, #20]
            break;
 8004460:	e01b      	b.n	800449a <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_1_56HZ:
            odr = 1.5625;
 8004462:	4b2f      	ldr	r3, [pc, #188]	@ (8004520 <validate_acc_odr_avg+0x118>)
 8004464:	617b      	str	r3, [r7, #20]
            break;
 8004466:	e018      	b.n	800449a <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_3_125HZ:
            odr = 3.125;
 8004468:	4b2e      	ldr	r3, [pc, #184]	@ (8004524 <validate_acc_odr_avg+0x11c>)
 800446a:	617b      	str	r3, [r7, #20]
            break;
 800446c:	e015      	b.n	800449a <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_6_25HZ:
            odr = 6.25;
 800446e:	4b2e      	ldr	r3, [pc, #184]	@ (8004528 <validate_acc_odr_avg+0x120>)
 8004470:	617b      	str	r3, [r7, #20]
            break;
 8004472:	e012      	b.n	800449a <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_12_5HZ:
            odr = 12.5;
 8004474:	4b2d      	ldr	r3, [pc, #180]	@ (800452c <validate_acc_odr_avg+0x124>)
 8004476:	617b      	str	r3, [r7, #20]
            break;
 8004478:	e00f      	b.n	800449a <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_25HZ:
            odr = 25.0;
 800447a:	4b2d      	ldr	r3, [pc, #180]	@ (8004530 <validate_acc_odr_avg+0x128>)
 800447c:	617b      	str	r3, [r7, #20]
            break;
 800447e:	e00c      	b.n	800449a <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_50HZ:
            odr = 50.0;
 8004480:	4b2c      	ldr	r3, [pc, #176]	@ (8004534 <validate_acc_odr_avg+0x12c>)
 8004482:	617b      	str	r3, [r7, #20]
            break;
 8004484:	e009      	b.n	800449a <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_100HZ:
            odr = 100.0;
 8004486:	4b2c      	ldr	r3, [pc, #176]	@ (8004538 <validate_acc_odr_avg+0x130>)
 8004488:	617b      	str	r3, [r7, #20]
            break;
 800448a:	e006      	b.n	800449a <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_200HZ:
            odr = 200.0;
 800448c:	4b2b      	ldr	r3, [pc, #172]	@ (800453c <validate_acc_odr_avg+0x134>)
 800448e:	617b      	str	r3, [r7, #20]
            break;
 8004490:	e003      	b.n	800449a <validate_acc_odr_avg+0x92>
        case BMI3_ACC_ODR_400HZ:
            odr = 400.0;
 8004492:	4b2b      	ldr	r3, [pc, #172]	@ (8004540 <validate_acc_odr_avg+0x138>)
 8004494:	617b      	str	r3, [r7, #20]
            break;
 8004496:	e000      	b.n	800449a <validate_acc_odr_avg+0x92>
        default:
            break;
 8004498:	bf00      	nop
    }

    switch (acc_avg)
 800449a:	79bb      	ldrb	r3, [r7, #6]
 800449c:	2b06      	cmp	r3, #6
 800449e:	d82d      	bhi.n	80044fc <validate_acc_odr_avg+0xf4>
 80044a0:	a201      	add	r2, pc, #4	@ (adr r2, 80044a8 <validate_acc_odr_avg+0xa0>)
 80044a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044a6:	bf00      	nop
 80044a8:	080044c5 	.word	0x080044c5
 80044ac:	080044cd 	.word	0x080044cd
 80044b0:	080044d5 	.word	0x080044d5
 80044b4:	080044dd 	.word	0x080044dd
 80044b8:	080044e5 	.word	0x080044e5
 80044bc:	080044ed 	.word	0x080044ed
 80044c0:	080044f5 	.word	0x080044f5
    {
        case BMI3_ACC_AVG1:
            avg = 1.0;
 80044c4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80044c8:	613b      	str	r3, [r7, #16]
            break;
 80044ca:	e018      	b.n	80044fe <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG2:
            avg = 2.0;
 80044cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80044d0:	613b      	str	r3, [r7, #16]
            break;
 80044d2:	e014      	b.n	80044fe <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG4:
            avg = 4.0;
 80044d4:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 80044d8:	613b      	str	r3, [r7, #16]
            break;
 80044da:	e010      	b.n	80044fe <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG8:
            avg = 8.0;
 80044dc:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 80044e0:	613b      	str	r3, [r7, #16]
            break;
 80044e2:	e00c      	b.n	80044fe <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG16:
            avg = 16.0;
 80044e4:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 80044e8:	613b      	str	r3, [r7, #16]
            break;
 80044ea:	e008      	b.n	80044fe <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG32:
            avg = 32.0;
 80044ec:	f04f 4384 	mov.w	r3, #1107296256	@ 0x42000000
 80044f0:	613b      	str	r3, [r7, #16]
            break;
 80044f2:	e004      	b.n	80044fe <validate_acc_odr_avg+0xf6>
        case BMI3_ACC_AVG64:
            avg = 64.0;
 80044f4:	f04f 4385 	mov.w	r3, #1115684864	@ 0x42800000
 80044f8:	613b      	str	r3, [r7, #16]
            break;
 80044fa:	e000      	b.n	80044fe <validate_acc_odr_avg+0xf6>
        default:
            break;
 80044fc:	bf00      	nop
    }

    rslt = accel_skipped_samples_check(odr, avg);
 80044fe:	edd7 0a04 	vldr	s1, [r7, #16]
 8004502:	ed97 0a05 	vldr	s0, [r7, #20]
 8004506:	f000 f81d 	bl	8004544 <accel_skipped_samples_check>
 800450a:	4603      	mov	r3, r0
 800450c:	73fb      	strb	r3, [r7, #15]

    return rslt;
 800450e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004512:	4618      	mov	r0, r3
 8004514:	3718      	adds	r7, #24
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	3f480000 	.word	0x3f480000
 8004520:	3fc80000 	.word	0x3fc80000
 8004524:	40480000 	.word	0x40480000
 8004528:	40c80000 	.word	0x40c80000
 800452c:	41480000 	.word	0x41480000
 8004530:	41c80000 	.word	0x41c80000
 8004534:	42480000 	.word	0x42480000
 8004538:	42c80000 	.word	0x42c80000
 800453c:	43480000 	.word	0x43480000
 8004540:	43c80000 	.word	0x43c80000

08004544 <accel_skipped_samples_check>:

/*!
 * @brief This internal API is used to check skipped samples for accel
 */
static int8_t accel_skipped_samples_check(float odr, float avg)
{
 8004544:	b480      	push	{r7}
 8004546:	b087      	sub	sp, #28
 8004548:	af00      	add	r7, sp, #0
 800454a:	ed87 0a01 	vstr	s0, [r7, #4]
 800454e:	edc7 0a00 	vstr	s1, [r7]
    int8_t rslt;

    float max_odr = 6400.0;
 8004552:	4b1b      	ldr	r3, [pc, #108]	@ (80045c0 <accel_skipped_samples_check+0x7c>)
 8004554:	613b      	str	r3, [r7, #16]

    float skipped_samples = 0.0;
 8004556:	f04f 0300 	mov.w	r3, #0
 800455a:	60fb      	str	r3, [r7, #12]

    if ((odr > 0.0) && (avg > 0.0))
 800455c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004560:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004568:	dd1f      	ble.n	80045aa <accel_skipped_samples_check+0x66>
 800456a:	edd7 7a00 	vldr	s15, [r7]
 800456e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004576:	dd18      	ble.n	80045aa <accel_skipped_samples_check+0x66>
    {
        skipped_samples = (float)(max_odr / odr) - avg;
 8004578:	edd7 6a04 	vldr	s13, [r7, #16]
 800457c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004580:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004584:	edd7 7a00 	vldr	s15, [r7]
 8004588:	ee77 7a67 	vsub.f32	s15, s14, s15
 800458c:	edc7 7a03 	vstr	s15, [r7, #12]

        if (skipped_samples > 0.0)
 8004590:	edd7 7a03 	vldr	s15, [r7, #12]
 8004594:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800459c:	dd02      	ble.n	80045a4 <accel_skipped_samples_check+0x60>
        {
            rslt = BMI3_OK;
 800459e:	2300      	movs	r3, #0
 80045a0:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 80045a2:	e004      	b.n	80045ae <accel_skipped_samples_check+0x6a>
        }
        else
        {
            rslt = BMI3_E_ACC_INVALID_CFG;
 80045a4:	23fc      	movs	r3, #252	@ 0xfc
 80045a6:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 80045a8:	e001      	b.n	80045ae <accel_skipped_samples_check+0x6a>
        }
    }
    else
    {
        rslt = BMI3_E_ACC_INVALID_CFG;
 80045aa:	23fc      	movs	r3, #252	@ 0xfc
 80045ac:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80045ae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	371c      	adds	r7, #28
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	45c80000 	.word	0x45c80000

080045c4 <validate_gyr_odr_avg>:

/*!
 * @brief This internal API is used to validate ODR and AVG combinations for gyro
 */
static int8_t validate_gyr_odr_avg(uint8_t gyr_odr, uint8_t gyr_avg)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b086      	sub	sp, #24
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	4603      	mov	r3, r0
 80045cc:	460a      	mov	r2, r1
 80045ce:	71fb      	strb	r3, [r7, #7]
 80045d0:	4613      	mov	r3, r2
 80045d2:	71bb      	strb	r3, [r7, #6]
    int8_t rslt;

    float odr = 0.0, avg = 0.0;
 80045d4:	f04f 0300 	mov.w	r3, #0
 80045d8:	617b      	str	r3, [r7, #20]
 80045da:	f04f 0300 	mov.w	r3, #0
 80045de:	613b      	str	r3, [r7, #16]

    switch (gyr_odr)
 80045e0:	79fb      	ldrb	r3, [r7, #7]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	2b09      	cmp	r3, #9
 80045e6:	d835      	bhi.n	8004654 <validate_gyr_odr_avg+0x90>
 80045e8:	a201      	add	r2, pc, #4	@ (adr r2, 80045f0 <validate_gyr_odr_avg+0x2c>)
 80045ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ee:	bf00      	nop
 80045f0:	08004619 	.word	0x08004619
 80045f4:	0800461f 	.word	0x0800461f
 80045f8:	08004625 	.word	0x08004625
 80045fc:	0800462b 	.word	0x0800462b
 8004600:	08004631 	.word	0x08004631
 8004604:	08004637 	.word	0x08004637
 8004608:	0800463d 	.word	0x0800463d
 800460c:	08004643 	.word	0x08004643
 8004610:	08004649 	.word	0x08004649
 8004614:	0800464f 	.word	0x0800464f
    {
        case BMI3_GYR_ODR_0_78HZ:
            odr = 0.78125;
 8004618:	4b2f      	ldr	r3, [pc, #188]	@ (80046d8 <validate_gyr_odr_avg+0x114>)
 800461a:	617b      	str	r3, [r7, #20]
            break;
 800461c:	e01b      	b.n	8004656 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_1_56HZ:
            odr = 1.5625;
 800461e:	4b2f      	ldr	r3, [pc, #188]	@ (80046dc <validate_gyr_odr_avg+0x118>)
 8004620:	617b      	str	r3, [r7, #20]
            break;
 8004622:	e018      	b.n	8004656 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_3_125HZ:
            odr = 3.125;
 8004624:	4b2e      	ldr	r3, [pc, #184]	@ (80046e0 <validate_gyr_odr_avg+0x11c>)
 8004626:	617b      	str	r3, [r7, #20]
            break;
 8004628:	e015      	b.n	8004656 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_6_25HZ:
            odr = 6.25;
 800462a:	4b2e      	ldr	r3, [pc, #184]	@ (80046e4 <validate_gyr_odr_avg+0x120>)
 800462c:	617b      	str	r3, [r7, #20]
            break;
 800462e:	e012      	b.n	8004656 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_12_5HZ:
            odr = 12.5;
 8004630:	4b2d      	ldr	r3, [pc, #180]	@ (80046e8 <validate_gyr_odr_avg+0x124>)
 8004632:	617b      	str	r3, [r7, #20]
            break;
 8004634:	e00f      	b.n	8004656 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_25HZ:
            odr = 25.0;
 8004636:	4b2d      	ldr	r3, [pc, #180]	@ (80046ec <validate_gyr_odr_avg+0x128>)
 8004638:	617b      	str	r3, [r7, #20]
            break;
 800463a:	e00c      	b.n	8004656 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_50HZ:
            odr = 50.0;
 800463c:	4b2c      	ldr	r3, [pc, #176]	@ (80046f0 <validate_gyr_odr_avg+0x12c>)
 800463e:	617b      	str	r3, [r7, #20]
            break;
 8004640:	e009      	b.n	8004656 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_100HZ:
            odr = 100.0;
 8004642:	4b2c      	ldr	r3, [pc, #176]	@ (80046f4 <validate_gyr_odr_avg+0x130>)
 8004644:	617b      	str	r3, [r7, #20]
            break;
 8004646:	e006      	b.n	8004656 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_200HZ:
            odr = 200.0;
 8004648:	4b2b      	ldr	r3, [pc, #172]	@ (80046f8 <validate_gyr_odr_avg+0x134>)
 800464a:	617b      	str	r3, [r7, #20]
            break;
 800464c:	e003      	b.n	8004656 <validate_gyr_odr_avg+0x92>
        case BMI3_GYR_ODR_400HZ:
            odr = 400.0;
 800464e:	4b2b      	ldr	r3, [pc, #172]	@ (80046fc <validate_gyr_odr_avg+0x138>)
 8004650:	617b      	str	r3, [r7, #20]
            break;
 8004652:	e000      	b.n	8004656 <validate_gyr_odr_avg+0x92>
        default:
            break;
 8004654:	bf00      	nop
    }

    switch (gyr_avg)
 8004656:	79bb      	ldrb	r3, [r7, #6]
 8004658:	2b06      	cmp	r3, #6
 800465a:	d82d      	bhi.n	80046b8 <validate_gyr_odr_avg+0xf4>
 800465c:	a201      	add	r2, pc, #4	@ (adr r2, 8004664 <validate_gyr_odr_avg+0xa0>)
 800465e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004662:	bf00      	nop
 8004664:	08004681 	.word	0x08004681
 8004668:	08004689 	.word	0x08004689
 800466c:	08004691 	.word	0x08004691
 8004670:	08004699 	.word	0x08004699
 8004674:	080046a1 	.word	0x080046a1
 8004678:	080046a9 	.word	0x080046a9
 800467c:	080046b1 	.word	0x080046b1
    {
        case BMI3_GYR_AVG1:
            avg = 1.0;
 8004680:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004684:	613b      	str	r3, [r7, #16]
            break;
 8004686:	e018      	b.n	80046ba <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG2:
            avg = 2.0;
 8004688:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800468c:	613b      	str	r3, [r7, #16]
            break;
 800468e:	e014      	b.n	80046ba <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG4:
            avg = 4.0;
 8004690:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 8004694:	613b      	str	r3, [r7, #16]
            break;
 8004696:	e010      	b.n	80046ba <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG8:
            avg = 8.0;
 8004698:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 800469c:	613b      	str	r3, [r7, #16]
            break;
 800469e:	e00c      	b.n	80046ba <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG16:
            avg = 16.0;
 80046a0:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 80046a4:	613b      	str	r3, [r7, #16]
            break;
 80046a6:	e008      	b.n	80046ba <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG32:
            avg = 32.0;
 80046a8:	f04f 4384 	mov.w	r3, #1107296256	@ 0x42000000
 80046ac:	613b      	str	r3, [r7, #16]
            break;
 80046ae:	e004      	b.n	80046ba <validate_gyr_odr_avg+0xf6>
        case BMI3_GYR_AVG64:
            avg = 64.0;
 80046b0:	f04f 4385 	mov.w	r3, #1115684864	@ 0x42800000
 80046b4:	613b      	str	r3, [r7, #16]
            break;
 80046b6:	e000      	b.n	80046ba <validate_gyr_odr_avg+0xf6>
        default:
            break;
 80046b8:	bf00      	nop
    }

    rslt = gyro_skipped_samples_check(odr, avg);
 80046ba:	edd7 0a04 	vldr	s1, [r7, #16]
 80046be:	ed97 0a05 	vldr	s0, [r7, #20]
 80046c2:	f000 f81d 	bl	8004700 <gyro_skipped_samples_check>
 80046c6:	4603      	mov	r3, r0
 80046c8:	73fb      	strb	r3, [r7, #15]

    return rslt;
 80046ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3718      	adds	r7, #24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	3f480000 	.word	0x3f480000
 80046dc:	3fc80000 	.word	0x3fc80000
 80046e0:	40480000 	.word	0x40480000
 80046e4:	40c80000 	.word	0x40c80000
 80046e8:	41480000 	.word	0x41480000
 80046ec:	41c80000 	.word	0x41c80000
 80046f0:	42480000 	.word	0x42480000
 80046f4:	42c80000 	.word	0x42c80000
 80046f8:	43480000 	.word	0x43480000
 80046fc:	43c80000 	.word	0x43c80000

08004700 <gyro_skipped_samples_check>:

/*!
 * @brief This internal API is used to check skipped samples for gyro
 */
static int8_t gyro_skipped_samples_check(float odr, float avg)
{
 8004700:	b480      	push	{r7}
 8004702:	b087      	sub	sp, #28
 8004704:	af00      	add	r7, sp, #0
 8004706:	ed87 0a01 	vstr	s0, [r7, #4]
 800470a:	edc7 0a00 	vstr	s1, [r7]
    int8_t rslt;

    float max_odr = 6400.0;
 800470e:	4b1b      	ldr	r3, [pc, #108]	@ (800477c <gyro_skipped_samples_check+0x7c>)
 8004710:	613b      	str	r3, [r7, #16]

    float skipped_samples = 0.0;
 8004712:	f04f 0300 	mov.w	r3, #0
 8004716:	60fb      	str	r3, [r7, #12]

    if ((odr > 0.0) && (avg > 0.0))
 8004718:	edd7 7a01 	vldr	s15, [r7, #4]
 800471c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004724:	dd1f      	ble.n	8004766 <gyro_skipped_samples_check+0x66>
 8004726:	edd7 7a00 	vldr	s15, [r7]
 800472a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800472e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004732:	dd18      	ble.n	8004766 <gyro_skipped_samples_check+0x66>
    {
        skipped_samples = (float)(max_odr / odr) - avg;
 8004734:	edd7 6a04 	vldr	s13, [r7, #16]
 8004738:	edd7 7a01 	vldr	s15, [r7, #4]
 800473c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004740:	edd7 7a00 	vldr	s15, [r7]
 8004744:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004748:	edc7 7a03 	vstr	s15, [r7, #12]

        if (skipped_samples > 0.0)
 800474c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004750:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004758:	dd02      	ble.n	8004760 <gyro_skipped_samples_check+0x60>
        {
            rslt = BMI3_OK;
 800475a:	2300      	movs	r3, #0
 800475c:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 800475e:	e004      	b.n	800476a <gyro_skipped_samples_check+0x6a>
        }
        else
        {
            rslt = BMI3_E_GYRO_INVALID_CFG;
 8004760:	23fb      	movs	r3, #251	@ 0xfb
 8004762:	75fb      	strb	r3, [r7, #23]
        if (skipped_samples > 0.0)
 8004764:	e001      	b.n	800476a <gyro_skipped_samples_check+0x6a>
        }
    }
    else
    {
        rslt = BMI3_E_GYRO_INVALID_CFG;
 8004766:	23fb      	movs	r3, #251	@ 0xfb
 8004768:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800476a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800476e:	4618      	mov	r0, r3
 8004770:	371c      	adds	r7, #28
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	45c80000 	.word	0x45c80000

08004780 <bmi323_init>:
/*!
 * @brief This API is the entry point for bmi323 sensor. It reads and validates the
 * chip-id of the sensor.
 */
int8_t bmi323_init(struct bmi3_dev *dev)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
    /* Variable to define error */
    int8_t rslt;

    /* Null-pointer check */
    rslt = null_ptr_check(dev);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 fe17 	bl	80053bc <null_ptr_check>
 800478e:	4603      	mov	r3, r0
 8004790:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMI323_OK)
 8004792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d104      	bne.n	80047a4 <bmi323_init+0x24>
    {
        rslt = bmi3_init(dev);
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f7fc fc0a 	bl	8000fb4 <bmi3_init>
 80047a0:	4603      	mov	r3, r0
 80047a2:	73fb      	strb	r3, [r7, #15]
    }

    if (rslt == BMI323_OK)
 80047a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d109      	bne.n	80047c0 <bmi323_init+0x40>
    {
        /* Validate chip-id */
        if (dev->chip_id == BMI323_CHIP_ID)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	2b43      	cmp	r3, #67	@ 0x43
 80047b2:	d103      	bne.n	80047bc <bmi323_init+0x3c>
        {
            /* Assign resolution to the structure */
            dev->resolution = BMI323_16_BIT_RESOLUTION;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2210      	movs	r2, #16
 80047b8:	731a      	strb	r2, [r3, #12]
 80047ba:	e001      	b.n	80047c0 <bmi323_init+0x40>
        }
        else
        {
            rslt = BMI323_E_DEV_NOT_FOUND;
 80047bc:	23fd      	movs	r3, #253	@ 0xfd
 80047be:	73fb      	strb	r3, [r7, #15]
        }
    }

    if (rslt == BMI323_OK)
 80047c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d105      	bne.n	80047d4 <bmi323_init+0x54>
    {
        rslt = bmi323_context_switch_selection(BMI323_WEARABLE_SEL, dev);
 80047c8:	6879      	ldr	r1, [r7, #4]
 80047ca:	2001      	movs	r0, #1
 80047cc:	f000 f86c 	bl	80048a8 <bmi323_context_switch_selection>
 80047d0:	4603      	mov	r3, r0
 80047d2:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80047d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80047d8:	4618      	mov	r0, r3
 80047da:	3710      	adds	r7, #16
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}

080047e0 <bmi323_get_int1_status>:
/*!
 * @brief This API gets the interrupt 1 status of both feature and data
 * interrupts
 */
int8_t bmi323_get_int1_status(uint16_t *int_status, struct bmi3_dev *dev)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
    /* Variable to define error */
    int8_t rslt;

    /* Get the interrupt status */
    rslt = bmi3_get_int1_status(int_status, dev);
 80047ea:	6839      	ldr	r1, [r7, #0]
 80047ec:	6878      	ldr	r0, [r7, #4]
 80047ee:	f7fc fd8a 	bl	8001306 <bmi3_get_int1_status>
 80047f2:	4603      	mov	r3, r0
 80047f4:	73fb      	strb	r3, [r7, #15]

    return rslt;
 80047f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80047fa:	4618      	mov	r0, r3
 80047fc:	3710      	adds	r7, #16
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <bmi323_set_sensor_config>:

/*!
 * @brief This API sets the sensor/feature configuration.
 */
int8_t bmi323_set_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 8004802:	b580      	push	{r7, lr}
 8004804:	b086      	sub	sp, #24
 8004806:	af00      	add	r7, sp, #0
 8004808:	60f8      	str	r0, [r7, #12]
 800480a:	460b      	mov	r3, r1
 800480c:	607a      	str	r2, [r7, #4]
 800480e:	72fb      	strb	r3, [r7, #11]
    /* Variable to define error */
    int8_t rslt;

    rslt = bmi3_set_sensor_config(sens_cfg, n_sens, dev);
 8004810:	7afb      	ldrb	r3, [r7, #11]
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	4619      	mov	r1, r3
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f7fc fda0 	bl	800135c <bmi3_set_sensor_config>
 800481c:	4603      	mov	r3, r0
 800481e:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8004820:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004824:	4618      	mov	r0, r3
 8004826:	3718      	adds	r7, #24
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <bmi323_get_sensor_config>:

/*!
 * @brief This API gets the sensor/feature configuration.
 */
int8_t bmi323_get_sensor_config(struct bmi3_sens_config *sens_cfg, uint8_t n_sens, struct bmi3_dev *dev)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b086      	sub	sp, #24
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	460b      	mov	r3, r1
 8004836:	607a      	str	r2, [r7, #4]
 8004838:	72fb      	strb	r3, [r7, #11]
    /* Variable to define error */
    int8_t rslt;

    rslt = bmi3_get_sensor_config(sens_cfg, n_sens, dev);
 800483a:	7afb      	ldrb	r3, [r7, #11]
 800483c:	687a      	ldr	r2, [r7, #4]
 800483e:	4619      	mov	r1, r3
 8004840:	68f8      	ldr	r0, [r7, #12]
 8004842:	f7fc fe9b 	bl	800157c <bmi3_get_sensor_config>
 8004846:	4603      	mov	r3, r0
 8004848:	75fb      	strb	r3, [r7, #23]

    return rslt;
 800484a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800484e:	4618      	mov	r0, r3
 8004850:	3718      	adds	r7, #24
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}

08004856 <bmi323_map_interrupt>:

/*!
 * @brief This API maps/un-maps data interrupts to that of interrupt pins.
 */
int8_t bmi323_map_interrupt(struct bmi3_map_int map_int, struct bmi3_dev *dev)
{
 8004856:	b590      	push	{r4, r7, lr}
 8004858:	b089      	sub	sp, #36	@ 0x24
 800485a:	af02      	add	r7, sp, #8
 800485c:	463c      	mov	r4, r7
 800485e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    /* Variable to define error */
    int8_t rslt;

    /* Read map interrupt data */
    rslt = bmi3_map_interrupt(map_int, dev);
 8004862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004864:	9300      	str	r3, [sp, #0]
 8004866:	463b      	mov	r3, r7
 8004868:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800486a:	f7fc ff99 	bl	80017a0 <bmi3_map_interrupt>
 800486e:	4603      	mov	r3, r0
 8004870:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8004872:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004876:	4618      	mov	r0, r3
 8004878:	371c      	adds	r7, #28
 800487a:	46bd      	mov	sp, r7
 800487c:	bd90      	pop	{r4, r7, pc}

0800487e <bmi323_get_sensor_data>:
 * @brief This API gets the sensor/feature data for accelerometer, gyroscope,
 * step counter, high-g, gyroscope user-gain update,
 * orientation, gyroscope cross sensitivity and error status for NVM and VFRM.
 */
int8_t bmi323_get_sensor_data(struct bmi3_sensor_data *sensor_data, uint8_t n_sens, struct bmi3_dev *dev)
{
 800487e:	b580      	push	{r7, lr}
 8004880:	b086      	sub	sp, #24
 8004882:	af00      	add	r7, sp, #0
 8004884:	60f8      	str	r0, [r7, #12]
 8004886:	460b      	mov	r3, r1
 8004888:	607a      	str	r2, [r7, #4]
 800488a:	72fb      	strb	r3, [r7, #11]
    /* Variable to define error */
    int8_t rslt;

    rslt = bmi3_get_sensor_data(sensor_data, n_sens, dev);
 800488c:	7afb      	ldrb	r3, [r7, #11]
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	4619      	mov	r1, r3
 8004892:	68f8      	ldr	r0, [r7, #12]
 8004894:	f7fd f8b6 	bl	8001a04 <bmi3_get_sensor_data>
 8004898:	4603      	mov	r3, r0
 800489a:	75fb      	strb	r3, [r7, #23]

    return rslt;
 800489c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3718      	adds	r7, #24
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}

080048a8 <bmi323_context_switch_selection>:

/*!
 * @brief This API writes the configurations of context feature for smart phone, wearables and hearables.
 */
int8_t bmi323_context_switch_selection(uint8_t context_sel, struct bmi3_dev *dev)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b0c6      	sub	sp, #280	@ 0x118
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	4602      	mov	r2, r0
 80048b0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80048b4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80048b8:	6019      	str	r1, [r3, #0]
 80048ba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80048be:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80048c2:	701a      	strb	r2, [r3, #0]
    /* Variable to define error */
    int8_t rslt;

    struct bmi3_sens_config sens_cfg[BMI323_MAX_FEATURE];

    uint8_t index = 0;
 80048c4:	2300      	movs	r3, #0
 80048c6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

    if (context_sel < BMI323_SEL_MAX)
 80048ca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80048ce:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	2b02      	cmp	r3, #2
 80048d6:	f200 8560 	bhi.w	800539a <bmi323_context_switch_selection+0xaf2>
    {
        /* Set any-motion configuration */
        sens_cfg[0].type = BMI323_ANY_MOTION;
 80048da:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80048de:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80048e2:	2203      	movs	r2, #3
 80048e4:	701a      	strb	r2, [r3, #0]
        sens_cfg[0].cfg.any_motion.slope_thres = any_motion_param_set[context_sel][index++];
 80048e6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80048ea:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80048ee:	781a      	ldrb	r2, [r3, #0]
 80048f0:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80048f4:	1c59      	adds	r1, r3, #1
 80048f6:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80048fa:	4618      	mov	r0, r3
 80048fc:	49e3      	ldr	r1, [pc, #908]	@ (8004c8c <bmi323_context_switch_selection+0x3e4>)
 80048fe:	4613      	mov	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	4413      	add	r3, r2
 8004904:	4403      	add	r3, r0
 8004906:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800490a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800490e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004912:	809a      	strh	r2, [r3, #4]
        sens_cfg[0].cfg.any_motion.acc_ref_up = (uint8_t)(any_motion_param_set[context_sel][index++]);
 8004914:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004918:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800491c:	781a      	ldrb	r2, [r3, #0]
 800491e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004922:	1c59      	adds	r1, r3, #1
 8004924:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004928:	4618      	mov	r0, r3
 800492a:	49d8      	ldr	r1, [pc, #864]	@ (8004c8c <bmi323_context_switch_selection+0x3e4>)
 800492c:	4613      	mov	r3, r2
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	4413      	add	r3, r2
 8004932:	4403      	add	r3, r0
 8004934:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004938:	b2da      	uxtb	r2, r3
 800493a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800493e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004942:	719a      	strb	r2, [r3, #6]
        sens_cfg[0].cfg.any_motion.hysteresis = any_motion_param_set[context_sel][index++];
 8004944:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004948:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800494c:	781a      	ldrb	r2, [r3, #0]
 800494e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004952:	1c59      	adds	r1, r3, #1
 8004954:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004958:	4618      	mov	r0, r3
 800495a:	49cc      	ldr	r1, [pc, #816]	@ (8004c8c <bmi323_context_switch_selection+0x3e4>)
 800495c:	4613      	mov	r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4413      	add	r3, r2
 8004962:	4403      	add	r3, r0
 8004964:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004968:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800496c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004970:	811a      	strh	r2, [r3, #8]
        sens_cfg[0].cfg.any_motion.duration = any_motion_param_set[context_sel][index++];
 8004972:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004976:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800497a:	781a      	ldrb	r2, [r3, #0]
 800497c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004980:	1c59      	adds	r1, r3, #1
 8004982:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004986:	4618      	mov	r0, r3
 8004988:	49c0      	ldr	r1, [pc, #768]	@ (8004c8c <bmi323_context_switch_selection+0x3e4>)
 800498a:	4613      	mov	r3, r2
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	4413      	add	r3, r2
 8004990:	4403      	add	r3, r0
 8004992:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004996:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800499a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800499e:	805a      	strh	r2, [r3, #2]
        sens_cfg[0].cfg.any_motion.wait_time = any_motion_param_set[context_sel][index++];
 80049a0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80049a4:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80049a8:	781a      	ldrb	r2, [r3, #0]
 80049aa:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80049ae:	1c59      	adds	r1, r3, #1
 80049b0:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80049b4:	4618      	mov	r0, r3
 80049b6:	49b5      	ldr	r1, [pc, #724]	@ (8004c8c <bmi323_context_switch_selection+0x3e4>)
 80049b8:	4613      	mov	r3, r2
 80049ba:	009b      	lsls	r3, r3, #2
 80049bc:	4413      	add	r3, r2
 80049be:	4403      	add	r3, r0
 80049c0:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80049c4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80049c8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80049cc:	815a      	strh	r2, [r3, #10]

        /* Set no-motion configuration */
        index = 0;
 80049ce:	2300      	movs	r3, #0
 80049d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[1].type = BMI323_NO_MOTION;
 80049d4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80049d8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80049dc:	2204      	movs	r2, #4
 80049de:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        sens_cfg[1].cfg.no_motion.slope_thres = no_motion_param_set[context_sel][index++];
 80049e2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80049e6:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80049ea:	781a      	ldrb	r2, [r3, #0]
 80049ec:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80049f0:	1c59      	adds	r1, r3, #1
 80049f2:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80049f6:	4618      	mov	r0, r3
 80049f8:	49a5      	ldr	r1, [pc, #660]	@ (8004c90 <bmi323_context_switch_selection+0x3e8>)
 80049fa:	4613      	mov	r3, r2
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	4413      	add	r3, r2
 8004a00:	4403      	add	r3, r0
 8004a02:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004a06:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004a0a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004a0e:	861a      	strh	r2, [r3, #48]	@ 0x30
        sens_cfg[1].cfg.no_motion.acc_ref_up = (uint8_t)(no_motion_param_set[context_sel][index++]);
 8004a10:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004a14:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004a18:	781a      	ldrb	r2, [r3, #0]
 8004a1a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004a1e:	1c59      	adds	r1, r3, #1
 8004a20:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004a24:	4618      	mov	r0, r3
 8004a26:	499a      	ldr	r1, [pc, #616]	@ (8004c90 <bmi323_context_switch_selection+0x3e8>)
 8004a28:	4613      	mov	r3, r2
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	4413      	add	r3, r2
 8004a2e:	4403      	add	r3, r0
 8004a30:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004a34:	b2da      	uxtb	r2, r3
 8004a36:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004a3a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004a3e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        sens_cfg[1].cfg.no_motion.hysteresis = no_motion_param_set[context_sel][index++];
 8004a42:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004a46:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004a4a:	781a      	ldrb	r2, [r3, #0]
 8004a4c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004a50:	1c59      	adds	r1, r3, #1
 8004a52:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004a56:	4618      	mov	r0, r3
 8004a58:	498d      	ldr	r1, [pc, #564]	@ (8004c90 <bmi323_context_switch_selection+0x3e8>)
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	4413      	add	r3, r2
 8004a60:	4403      	add	r3, r0
 8004a62:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004a66:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004a6a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004a6e:	869a      	strh	r2, [r3, #52]	@ 0x34
        sens_cfg[1].cfg.no_motion.duration = no_motion_param_set[context_sel][index++];
 8004a70:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004a74:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004a78:	781a      	ldrb	r2, [r3, #0]
 8004a7a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004a7e:	1c59      	adds	r1, r3, #1
 8004a80:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004a84:	4618      	mov	r0, r3
 8004a86:	4982      	ldr	r1, [pc, #520]	@ (8004c90 <bmi323_context_switch_selection+0x3e8>)
 8004a88:	4613      	mov	r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	4413      	add	r3, r2
 8004a8e:	4403      	add	r3, r0
 8004a90:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004a94:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004a98:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004a9c:	85da      	strh	r2, [r3, #46]	@ 0x2e
        sens_cfg[1].cfg.no_motion.wait_time = no_motion_param_set[context_sel][index++];
 8004a9e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004aa2:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004aa6:	781a      	ldrb	r2, [r3, #0]
 8004aa8:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004aac:	1c59      	adds	r1, r3, #1
 8004aae:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	4976      	ldr	r1, [pc, #472]	@ (8004c90 <bmi323_context_switch_selection+0x3e8>)
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	4413      	add	r3, r2
 8004abc:	4403      	add	r3, r0
 8004abe:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004ac2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004ac6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004aca:	86da      	strh	r2, [r3, #54]	@ 0x36

        /* Set tap configuration */
        index = 0;
 8004acc:	2300      	movs	r3, #0
 8004ace:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[2].type = BMI323_TAP;
 8004ad2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004ad6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004ada:	2209      	movs	r2, #9
 8004adc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
        sens_cfg[2].cfg.tap.axis_sel = (uint8_t)tap_param_set[context_sel][index++];
 8004ae0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004ae4:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004ae8:	781a      	ldrb	r2, [r3, #0]
 8004aea:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004aee:	1c59      	adds	r1, r3, #1
 8004af0:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004af4:	4618      	mov	r0, r3
 8004af6:	4967      	ldr	r1, [pc, #412]	@ (8004c94 <bmi323_context_switch_selection+0x3ec>)
 8004af8:	4613      	mov	r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	4413      	add	r3, r2
 8004afe:	005b      	lsls	r3, r3, #1
 8004b00:	4403      	add	r3, r0
 8004b02:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004b0c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004b10:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
        sens_cfg[2].cfg.tap.wait_for_timeout = (uint8_t)tap_param_set[context_sel][index++];
 8004b14:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004b18:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004b1c:	781a      	ldrb	r2, [r3, #0]
 8004b1e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004b22:	1c59      	adds	r1, r3, #1
 8004b24:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004b28:	4618      	mov	r0, r3
 8004b2a:	495a      	ldr	r1, [pc, #360]	@ (8004c94 <bmi323_context_switch_selection+0x3ec>)
 8004b2c:	4613      	mov	r3, r2
 8004b2e:	009b      	lsls	r3, r3, #2
 8004b30:	4413      	add	r3, r2
 8004b32:	005b      	lsls	r3, r3, #1
 8004b34:	4403      	add	r3, r0
 8004b36:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004b3a:	b2da      	uxtb	r2, r3
 8004b3c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004b40:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004b44:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
        sens_cfg[2].cfg.tap.max_peaks_for_tap = (uint8_t)tap_param_set[context_sel][index++];
 8004b48:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004b4c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004b50:	781a      	ldrb	r2, [r3, #0]
 8004b52:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004b56:	1c59      	adds	r1, r3, #1
 8004b58:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	494d      	ldr	r1, [pc, #308]	@ (8004c94 <bmi323_context_switch_selection+0x3ec>)
 8004b60:	4613      	mov	r3, r2
 8004b62:	009b      	lsls	r3, r3, #2
 8004b64:	4413      	add	r3, r2
 8004b66:	005b      	lsls	r3, r3, #1
 8004b68:	4403      	add	r3, r0
 8004b6a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004b6e:	b2da      	uxtb	r2, r3
 8004b70:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004b74:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004b78:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        sens_cfg[2].cfg.tap.mode = (uint8_t)tap_param_set[context_sel][index++];
 8004b7c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004b80:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004b84:	781a      	ldrb	r2, [r3, #0]
 8004b86:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004b8a:	1c59      	adds	r1, r3, #1
 8004b8c:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004b90:	4618      	mov	r0, r3
 8004b92:	4940      	ldr	r1, [pc, #256]	@ (8004c94 <bmi323_context_switch_selection+0x3ec>)
 8004b94:	4613      	mov	r3, r2
 8004b96:	009b      	lsls	r3, r3, #2
 8004b98:	4413      	add	r3, r2
 8004b9a:	005b      	lsls	r3, r3, #1
 8004b9c:	4403      	add	r3, r0
 8004b9e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004ba2:	b2da      	uxtb	r2, r3
 8004ba4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004ba8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004bac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        sens_cfg[2].cfg.tap.tap_peak_thres = tap_param_set[context_sel][index++];
 8004bb0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004bb4:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004bb8:	781a      	ldrb	r2, [r3, #0]
 8004bba:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004bbe:	1c59      	adds	r1, r3, #1
 8004bc0:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	4933      	ldr	r1, [pc, #204]	@ (8004c94 <bmi323_context_switch_selection+0x3ec>)
 8004bc8:	4613      	mov	r3, r2
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	4413      	add	r3, r2
 8004bce:	005b      	lsls	r3, r3, #1
 8004bd0:	4403      	add	r3, r0
 8004bd2:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004bd6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004bda:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004bde:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
        sens_cfg[2].cfg.tap.max_gest_dur = (uint8_t)tap_param_set[context_sel][index++];
 8004be2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004be6:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004bea:	781a      	ldrb	r2, [r3, #0]
 8004bec:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004bf0:	1c59      	adds	r1, r3, #1
 8004bf2:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	4926      	ldr	r1, [pc, #152]	@ (8004c94 <bmi323_context_switch_selection+0x3ec>)
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	4413      	add	r3, r2
 8004c00:	005b      	lsls	r3, r3, #1
 8004c02:	4403      	add	r3, r0
 8004c04:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004c08:	b2da      	uxtb	r2, r3
 8004c0a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004c0e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004c12:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60
        sens_cfg[2].cfg.tap.max_dur_between_peaks = (uint8_t)tap_param_set[context_sel][index++];
 8004c16:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004c1a:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004c1e:	781a      	ldrb	r2, [r3, #0]
 8004c20:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004c24:	1c59      	adds	r1, r3, #1
 8004c26:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	4919      	ldr	r1, [pc, #100]	@ (8004c94 <bmi323_context_switch_selection+0x3ec>)
 8004c2e:	4613      	mov	r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	4413      	add	r3, r2
 8004c34:	005b      	lsls	r3, r3, #1
 8004c36:	4403      	add	r3, r0
 8004c38:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004c3c:	b2da      	uxtb	r2, r3
 8004c3e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004c42:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004c46:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
        sens_cfg[2].cfg.tap.tap_shock_settling_dur = (uint8_t)tap_param_set[context_sel][index++];
 8004c4a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004c4e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004c52:	781a      	ldrb	r2, [r3, #0]
 8004c54:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004c58:	1c59      	adds	r1, r3, #1
 8004c5a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004c5e:	4618      	mov	r0, r3
 8004c60:	490c      	ldr	r1, [pc, #48]	@ (8004c94 <bmi323_context_switch_selection+0x3ec>)
 8004c62:	4613      	mov	r3, r2
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	4413      	add	r3, r2
 8004c68:	005b      	lsls	r3, r3, #1
 8004c6a:	4403      	add	r3, r0
 8004c6c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004c70:	b2da      	uxtb	r2, r3
 8004c72:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004c76:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004c7a:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
        sens_cfg[2].cfg.tap.min_quite_dur_between_taps = (uint8_t)tap_param_set[context_sel][index++];
 8004c7e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004c82:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004c86:	781a      	ldrb	r2, [r3, #0]
 8004c88:	e006      	b.n	8004c98 <bmi323_context_switch_selection+0x3f0>
 8004c8a:	bf00      	nop
 8004c8c:	20000000 	.word	0x20000000
 8004c90:	20000020 	.word	0x20000020
 8004c94:	20000040 	.word	0x20000040
 8004c98:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004c9c:	1c59      	adds	r1, r3, #1
 8004c9e:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	49e9      	ldr	r1, [pc, #932]	@ (800504c <bmi323_context_switch_selection+0x7a4>)
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	4413      	add	r3, r2
 8004cac:	005b      	lsls	r3, r3, #1
 8004cae:	4403      	add	r3, r0
 8004cb0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004cb4:	b2da      	uxtb	r2, r3
 8004cb6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004cba:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004cbe:	f883 2063 	strb.w	r2, [r3, #99]	@ 0x63
        sens_cfg[2].cfg.tap.quite_time_after_gest = (uint8_t)tap_param_set[context_sel][index++];
 8004cc2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004cc6:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004cca:	781a      	ldrb	r2, [r3, #0]
 8004ccc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004cd0:	1c59      	adds	r1, r3, #1
 8004cd2:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	49dc      	ldr	r1, [pc, #880]	@ (800504c <bmi323_context_switch_selection+0x7a4>)
 8004cda:	4613      	mov	r3, r2
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	4413      	add	r3, r2
 8004ce0:	005b      	lsls	r3, r3, #1
 8004ce2:	4403      	add	r3, r0
 8004ce4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8004ce8:	b2da      	uxtb	r2, r3
 8004cea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004cee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004cf2:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64

        /* Set step counter configuration */
        index = 0;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[3].type = BMI323_STEP_COUNTER;
 8004cfc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004d00:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004d04:	2205      	movs	r2, #5
 8004d06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        sens_cfg[3].cfg.step_counter.watermark_level = step_counter_param_set[context_sel][index++];
 8004d0a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004d0e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004d12:	781a      	ldrb	r2, [r3, #0]
 8004d14:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004d18:	1c59      	adds	r1, r3, #1
 8004d1a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004d1e:	4618      	mov	r0, r3
 8004d20:	49cb      	ldr	r1, [pc, #812]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004d22:	2316      	movs	r3, #22
 8004d24:	fb02 f303 	mul.w	r3, r2, r3
 8004d28:	4403      	add	r3, r0
 8004d2a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004d2e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004d32:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004d36:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
        sens_cfg[3].cfg.step_counter.reset_counter = step_counter_param_set[context_sel][index++];
 8004d3a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004d3e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004d42:	781a      	ldrb	r2, [r3, #0]
 8004d44:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004d48:	1c59      	adds	r1, r3, #1
 8004d4a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004d4e:	4618      	mov	r0, r3
 8004d50:	49bf      	ldr	r1, [pc, #764]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004d52:	2316      	movs	r3, #22
 8004d54:	fb02 f303 	mul.w	r3, r2, r3
 8004d58:	4403      	add	r3, r0
 8004d5a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004d5e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004d62:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004d66:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
        sens_cfg[3].cfg.step_counter.env_min_dist_up = step_counter_param_set[context_sel][index++];
 8004d6a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004d6e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004d72:	781a      	ldrb	r2, [r3, #0]
 8004d74:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004d78:	1c59      	adds	r1, r3, #1
 8004d7a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004d7e:	4618      	mov	r0, r3
 8004d80:	49b3      	ldr	r1, [pc, #716]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004d82:	2316      	movs	r3, #22
 8004d84:	fb02 f303 	mul.w	r3, r2, r3
 8004d88:	4403      	add	r3, r0
 8004d8a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004d8e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004d92:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004d96:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
        sens_cfg[3].cfg.step_counter.env_coef_up = step_counter_param_set[context_sel][index++];
 8004d9a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004d9e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004da2:	781a      	ldrb	r2, [r3, #0]
 8004da4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004da8:	1c59      	adds	r1, r3, #1
 8004daa:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004dae:	4618      	mov	r0, r3
 8004db0:	49a7      	ldr	r1, [pc, #668]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004db2:	2316      	movs	r3, #22
 8004db4:	fb02 f303 	mul.w	r3, r2, r3
 8004db8:	4403      	add	r3, r0
 8004dba:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004dbe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004dc2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004dc6:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
        sens_cfg[3].cfg.step_counter.env_min_dist_down = step_counter_param_set[context_sel][index++];
 8004dca:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004dce:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004dd2:	781a      	ldrb	r2, [r3, #0]
 8004dd4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004dd8:	1c59      	adds	r1, r3, #1
 8004dda:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004dde:	4618      	mov	r0, r3
 8004de0:	499b      	ldr	r1, [pc, #620]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004de2:	2316      	movs	r3, #22
 8004de4:	fb02 f303 	mul.w	r3, r2, r3
 8004de8:	4403      	add	r3, r0
 8004dea:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004dee:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004df2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004df6:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
        sens_cfg[3].cfg.step_counter.env_coef_down = step_counter_param_set[context_sel][index++];
 8004dfa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004dfe:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004e02:	781a      	ldrb	r2, [r3, #0]
 8004e04:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004e08:	1c59      	adds	r1, r3, #1
 8004e0a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004e0e:	4618      	mov	r0, r3
 8004e10:	498f      	ldr	r1, [pc, #572]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004e12:	2316      	movs	r3, #22
 8004e14:	fb02 f303 	mul.w	r3, r2, r3
 8004e18:	4403      	add	r3, r0
 8004e1a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004e1e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004e22:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004e26:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
        sens_cfg[3].cfg.step_counter.mean_val_decay = step_counter_param_set[context_sel][index++];
 8004e2a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004e2e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004e32:	781a      	ldrb	r2, [r3, #0]
 8004e34:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004e38:	1c59      	adds	r1, r3, #1
 8004e3a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004e3e:	4618      	mov	r0, r3
 8004e40:	4983      	ldr	r1, [pc, #524]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004e42:	2316      	movs	r3, #22
 8004e44:	fb02 f303 	mul.w	r3, r2, r3
 8004e48:	4403      	add	r3, r0
 8004e4a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004e4e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004e52:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004e56:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
        sens_cfg[3].cfg.step_counter.mean_step_dur = step_counter_param_set[context_sel][index++];
 8004e5a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004e5e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004e62:	781a      	ldrb	r2, [r3, #0]
 8004e64:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004e68:	1c59      	adds	r1, r3, #1
 8004e6a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004e6e:	4618      	mov	r0, r3
 8004e70:	4977      	ldr	r1, [pc, #476]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004e72:	2316      	movs	r3, #22
 8004e74:	fb02 f303 	mul.w	r3, r2, r3
 8004e78:	4403      	add	r3, r0
 8004e7a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004e7e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004e82:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004e86:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
        sens_cfg[3].cfg.step_counter.step_buffer_size = step_counter_param_set[context_sel][index++];
 8004e8a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004e8e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004e92:	781a      	ldrb	r2, [r3, #0]
 8004e94:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004e98:	1c59      	adds	r1, r3, #1
 8004e9a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	496b      	ldr	r1, [pc, #428]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004ea2:	2316      	movs	r3, #22
 8004ea4:	fb02 f303 	mul.w	r3, r2, r3
 8004ea8:	4403      	add	r3, r0
 8004eaa:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004eae:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004eb2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004eb6:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
        sens_cfg[3].cfg.step_counter.filter_cascade_enabled = step_counter_param_set[context_sel][index++];
 8004eba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004ebe:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004ec2:	781a      	ldrb	r2, [r3, #0]
 8004ec4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004ec8:	1c59      	adds	r1, r3, #1
 8004eca:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004ece:	4618      	mov	r0, r3
 8004ed0:	495f      	ldr	r1, [pc, #380]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004ed2:	2316      	movs	r3, #22
 8004ed4:	fb02 f303 	mul.w	r3, r2, r3
 8004ed8:	4403      	add	r3, r0
 8004eda:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004ede:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004ee2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004ee6:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
        sens_cfg[3].cfg.step_counter.step_counter_increment = step_counter_param_set[context_sel][index++];
 8004eea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004eee:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004ef2:	781a      	ldrb	r2, [r3, #0]
 8004ef4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004ef8:	1c59      	adds	r1, r3, #1
 8004efa:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004efe:	4618      	mov	r0, r3
 8004f00:	4953      	ldr	r1, [pc, #332]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004f02:	2316      	movs	r3, #22
 8004f04:	fb02 f303 	mul.w	r3, r2, r3
 8004f08:	4403      	add	r3, r0
 8004f0a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004f0e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004f12:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004f16:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
        sens_cfg[3].cfg.step_counter.peak_duration_min_walking = step_counter_param_set[context_sel][index++];
 8004f1a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004f1e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004f22:	781a      	ldrb	r2, [r3, #0]
 8004f24:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004f28:	1c59      	adds	r1, r3, #1
 8004f2a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004f2e:	4618      	mov	r0, r3
 8004f30:	4947      	ldr	r1, [pc, #284]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004f32:	2316      	movs	r3, #22
 8004f34:	fb02 f303 	mul.w	r3, r2, r3
 8004f38:	4403      	add	r3, r0
 8004f3a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004f3e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004f42:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004f46:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
        sens_cfg[3].cfg.step_counter.peak_duration_min_running = step_counter_param_set[context_sel][index++];
 8004f4a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004f4e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004f52:	781a      	ldrb	r2, [r3, #0]
 8004f54:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004f58:	1c59      	adds	r1, r3, #1
 8004f5a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004f5e:	4618      	mov	r0, r3
 8004f60:	493b      	ldr	r1, [pc, #236]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004f62:	2316      	movs	r3, #22
 8004f64:	fb02 f303 	mul.w	r3, r2, r3
 8004f68:	4403      	add	r3, r0
 8004f6a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004f6e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004f72:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004f76:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
        sens_cfg[3].cfg.step_counter.activity_detection_factor = step_counter_param_set[context_sel][index++];
 8004f7a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004f7e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004f82:	781a      	ldrb	r2, [r3, #0]
 8004f84:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004f88:	1c59      	adds	r1, r3, #1
 8004f8a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004f8e:	4618      	mov	r0, r3
 8004f90:	492f      	ldr	r1, [pc, #188]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004f92:	2316      	movs	r3, #22
 8004f94:	fb02 f303 	mul.w	r3, r2, r3
 8004f98:	4403      	add	r3, r0
 8004f9a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004f9e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004fa2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004fa6:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        sens_cfg[3].cfg.step_counter.activity_detection_thres = step_counter_param_set[context_sel][index++];
 8004faa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004fae:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004fb2:	781a      	ldrb	r2, [r3, #0]
 8004fb4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004fb8:	1c59      	adds	r1, r3, #1
 8004fba:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	4923      	ldr	r1, [pc, #140]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004fc2:	2316      	movs	r3, #22
 8004fc4:	fb02 f303 	mul.w	r3, r2, r3
 8004fc8:	4403      	add	r3, r0
 8004fca:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004fce:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004fd2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8004fd6:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
        sens_cfg[3].cfg.step_counter.step_duration_max = step_counter_param_set[context_sel][index++];
 8004fda:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8004fde:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8004fe2:	781a      	ldrb	r2, [r3, #0]
 8004fe4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004fe8:	1c59      	adds	r1, r3, #1
 8004fea:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8004fee:	4618      	mov	r0, r3
 8004ff0:	4917      	ldr	r1, [pc, #92]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8004ff2:	2316      	movs	r3, #22
 8004ff4:	fb02 f303 	mul.w	r3, r2, r3
 8004ff8:	4403      	add	r3, r0
 8004ffa:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8004ffe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005002:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005006:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
        sens_cfg[3].cfg.step_counter.step_duration_window = step_counter_param_set[context_sel][index++];
 800500a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800500e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8005012:	781a      	ldrb	r2, [r3, #0]
 8005014:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005018:	1c59      	adds	r1, r3, #1
 800501a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800501e:	4618      	mov	r0, r3
 8005020:	490b      	ldr	r1, [pc, #44]	@ (8005050 <bmi323_context_switch_selection+0x7a8>)
 8005022:	2316      	movs	r3, #22
 8005024:	fb02 f303 	mul.w	r3, r2, r3
 8005028:	4403      	add	r3, r0
 800502a:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800502e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005032:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005036:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
        sens_cfg[3].cfg.step_counter.step_duration_pp_enabled = step_counter_param_set[context_sel][index++];
 800503a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800503e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8005042:	781a      	ldrb	r2, [r3, #0]
 8005044:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005048:	1c59      	adds	r1, r3, #1
 800504a:	e003      	b.n	8005054 <bmi323_context_switch_selection+0x7ac>
 800504c:	20000040 	.word	0x20000040
 8005050:	2000007c 	.word	0x2000007c
 8005054:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8005058:	4618      	mov	r0, r3
 800505a:	49d5      	ldr	r1, [pc, #852]	@ (80053b0 <bmi323_context_switch_selection+0xb08>)
 800505c:	2316      	movs	r3, #22
 800505e:	fb02 f303 	mul.w	r3, r2, r3
 8005062:	4403      	add	r3, r0
 8005064:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005068:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800506c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005070:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
        sens_cfg[3].cfg.step_counter.step_duration_thres = step_counter_param_set[context_sel][index++];
 8005074:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005078:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800507c:	781a      	ldrb	r2, [r3, #0]
 800507e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005082:	1c59      	adds	r1, r3, #1
 8005084:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8005088:	4618      	mov	r0, r3
 800508a:	49c9      	ldr	r1, [pc, #804]	@ (80053b0 <bmi323_context_switch_selection+0xb08>)
 800508c:	2316      	movs	r3, #22
 800508e:	fb02 f303 	mul.w	r3, r2, r3
 8005092:	4403      	add	r3, r0
 8005094:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 8005098:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800509c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80050a0:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
        sens_cfg[3].cfg.step_counter.mean_crossing_pp_enabled = step_counter_param_set[context_sel][index++];
 80050a4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050a8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80050ac:	781a      	ldrb	r2, [r3, #0]
 80050ae:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80050b2:	1c59      	adds	r1, r3, #1
 80050b4:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80050b8:	4618      	mov	r0, r3
 80050ba:	49bd      	ldr	r1, [pc, #756]	@ (80053b0 <bmi323_context_switch_selection+0xb08>)
 80050bc:	2316      	movs	r3, #22
 80050be:	fb02 f303 	mul.w	r3, r2, r3
 80050c2:	4403      	add	r3, r0
 80050c4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80050c8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050cc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80050d0:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
        sens_cfg[3].cfg.step_counter.mcr_threshold = step_counter_param_set[context_sel][index++];
 80050d4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050d8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80050dc:	781a      	ldrb	r2, [r3, #0]
 80050de:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80050e2:	1c59      	adds	r1, r3, #1
 80050e4:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80050e8:	4618      	mov	r0, r3
 80050ea:	49b1      	ldr	r1, [pc, #708]	@ (80053b0 <bmi323_context_switch_selection+0xb08>)
 80050ec:	2316      	movs	r3, #22
 80050ee:	fb02 f303 	mul.w	r3, r2, r3
 80050f2:	4403      	add	r3, r0
 80050f4:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80050f8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80050fc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005100:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae

        /* Set significant motion configuration */
        index = 0;
 8005104:	2300      	movs	r3, #0
 8005106:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[4].type = BMI323_SIG_MOTION;
 800510a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800510e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005112:	2202      	movs	r2, #2
 8005114:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
        sens_cfg[4].cfg.sig_motion.block_size = sig_motion_param_set[context_sel][index++];
 8005118:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800511c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8005120:	781a      	ldrb	r2, [r3, #0]
 8005122:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005126:	1c59      	adds	r1, r3, #1
 8005128:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800512c:	4618      	mov	r0, r3
 800512e:	49a1      	ldr	r1, [pc, #644]	@ (80053b4 <bmi323_context_switch_selection+0xb0c>)
 8005130:	4613      	mov	r3, r2
 8005132:	009b      	lsls	r3, r3, #2
 8005134:	4413      	add	r3, r2
 8005136:	4403      	add	r3, r0
 8005138:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800513c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005140:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005144:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
        sens_cfg[4].cfg.sig_motion.peak_2_peak_min = sig_motion_param_set[context_sel][index++];
 8005148:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800514c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8005150:	781a      	ldrb	r2, [r3, #0]
 8005152:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005156:	1c59      	adds	r1, r3, #1
 8005158:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800515c:	4618      	mov	r0, r3
 800515e:	4995      	ldr	r1, [pc, #596]	@ (80053b4 <bmi323_context_switch_selection+0xb0c>)
 8005160:	4613      	mov	r3, r2
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	4413      	add	r3, r2
 8005166:	4403      	add	r3, r0
 8005168:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 800516c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005170:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005174:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
        sens_cfg[4].cfg.sig_motion.mcr_min = (uint8_t)sig_motion_param_set[context_sel][index++];
 8005178:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800517c:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8005180:	781a      	ldrb	r2, [r3, #0]
 8005182:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005186:	1c59      	adds	r1, r3, #1
 8005188:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800518c:	4618      	mov	r0, r3
 800518e:	4989      	ldr	r1, [pc, #548]	@ (80053b4 <bmi323_context_switch_selection+0xb0c>)
 8005190:	4613      	mov	r3, r2
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	4413      	add	r3, r2
 8005196:	4403      	add	r3, r0
 8005198:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800519c:	b2da      	uxtb	r2, r3
 800519e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80051a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80051a6:	f883 20b6 	strb.w	r2, [r3, #182]	@ 0xb6
        sens_cfg[4].cfg.sig_motion.peak_2_peak_max = sig_motion_param_set[context_sel][index++];
 80051aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80051ae:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80051b2:	781a      	ldrb	r2, [r3, #0]
 80051b4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80051b8:	1c59      	adds	r1, r3, #1
 80051ba:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80051be:	4618      	mov	r0, r3
 80051c0:	497c      	ldr	r1, [pc, #496]	@ (80053b4 <bmi323_context_switch_selection+0xb0c>)
 80051c2:	4613      	mov	r3, r2
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	4413      	add	r3, r2
 80051c8:	4403      	add	r3, r0
 80051ca:	f831 2013 	ldrh.w	r2, [r1, r3, lsl #1]
 80051ce:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80051d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80051d6:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
        sens_cfg[4].cfg.sig_motion.mcr_max = (uint8_t)sig_motion_param_set[context_sel][index++];
 80051da:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80051de:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80051e2:	781a      	ldrb	r2, [r3, #0]
 80051e4:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80051e8:	1c59      	adds	r1, r3, #1
 80051ea:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80051ee:	4618      	mov	r0, r3
 80051f0:	4970      	ldr	r1, [pc, #448]	@ (80053b4 <bmi323_context_switch_selection+0xb0c>)
 80051f2:	4613      	mov	r3, r2
 80051f4:	009b      	lsls	r3, r3, #2
 80051f6:	4413      	add	r3, r2
 80051f8:	4403      	add	r3, r0
 80051fa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80051fe:	b2da      	uxtb	r2, r3
 8005200:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005204:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005208:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba

        /* Set orientation configuration */
        index = 0;
 800520c:	2300      	movs	r3, #0
 800520e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
        sens_cfg[5].type = BMI323_ORIENTATION;
 8005212:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005216:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800521a:	2207      	movs	r2, #7
 800521c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
        sens_cfg[5].cfg.orientation.ud_en = (uint8_t)orientation_param_set[context_sel][index++];
 8005220:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005224:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8005228:	781a      	ldrb	r2, [r3, #0]
 800522a:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800522e:	1c59      	adds	r1, r3, #1
 8005230:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8005234:	4618      	mov	r0, r3
 8005236:	4960      	ldr	r1, [pc, #384]	@ (80053b8 <bmi323_context_switch_selection+0xb10>)
 8005238:	4613      	mov	r3, r2
 800523a:	00db      	lsls	r3, r3, #3
 800523c:	1a9b      	subs	r3, r3, r2
 800523e:	4403      	add	r3, r0
 8005240:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005244:	b2da      	uxtb	r2, r3
 8005246:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800524a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800524e:	f883 20de 	strb.w	r2, [r3, #222]	@ 0xde
        sens_cfg[5].cfg.orientation.mode = (uint8_t)orientation_param_set[context_sel][index++];
 8005252:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005256:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800525a:	781a      	ldrb	r2, [r3, #0]
 800525c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005260:	1c59      	adds	r1, r3, #1
 8005262:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8005266:	4618      	mov	r0, r3
 8005268:	4953      	ldr	r1, [pc, #332]	@ (80053b8 <bmi323_context_switch_selection+0xb10>)
 800526a:	4613      	mov	r3, r2
 800526c:	00db      	lsls	r3, r3, #3
 800526e:	1a9b      	subs	r3, r3, r2
 8005270:	4403      	add	r3, r0
 8005272:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005276:	b2da      	uxtb	r2, r3
 8005278:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800527c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005280:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
        sens_cfg[5].cfg.orientation.blocking = (uint8_t)orientation_param_set[context_sel][index++];
 8005284:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005288:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 800528c:	781a      	ldrb	r2, [r3, #0]
 800528e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005292:	1c59      	adds	r1, r3, #1
 8005294:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8005298:	4618      	mov	r0, r3
 800529a:	4947      	ldr	r1, [pc, #284]	@ (80053b8 <bmi323_context_switch_selection+0xb10>)
 800529c:	4613      	mov	r3, r2
 800529e:	00db      	lsls	r3, r3, #3
 80052a0:	1a9b      	subs	r3, r3, r2
 80052a2:	4403      	add	r3, r0
 80052a4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80052a8:	b2da      	uxtb	r2, r3
 80052aa:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80052ae:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80052b2:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
        sens_cfg[5].cfg.orientation.theta = (uint8_t)orientation_param_set[context_sel][index++];
 80052b6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80052ba:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80052be:	781a      	ldrb	r2, [r3, #0]
 80052c0:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80052c4:	1c59      	adds	r1, r3, #1
 80052c6:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80052ca:	4618      	mov	r0, r3
 80052cc:	493a      	ldr	r1, [pc, #232]	@ (80053b8 <bmi323_context_switch_selection+0xb10>)
 80052ce:	4613      	mov	r3, r2
 80052d0:	00db      	lsls	r3, r3, #3
 80052d2:	1a9b      	subs	r3, r3, r2
 80052d4:	4403      	add	r3, r0
 80052d6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80052da:	b2da      	uxtb	r2, r3
 80052dc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80052e0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80052e4:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1
        sens_cfg[5].cfg.orientation.hold_time = (uint8_t)orientation_param_set[context_sel][index++];
 80052e8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80052ec:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80052f0:	781a      	ldrb	r2, [r3, #0]
 80052f2:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 80052f6:	1c59      	adds	r1, r3, #1
 80052f8:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 80052fc:	4618      	mov	r0, r3
 80052fe:	492e      	ldr	r1, [pc, #184]	@ (80053b8 <bmi323_context_switch_selection+0xb10>)
 8005300:	4613      	mov	r3, r2
 8005302:	00db      	lsls	r3, r3, #3
 8005304:	1a9b      	subs	r3, r3, r2
 8005306:	4403      	add	r3, r0
 8005308:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800530c:	b2da      	uxtb	r2, r3
 800530e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005312:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005316:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
        sens_cfg[5].cfg.orientation.slope_thres = (uint8_t)orientation_param_set[context_sel][index++];
 800531a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800531e:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8005322:	781a      	ldrb	r2, [r3, #0]
 8005324:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005328:	1c59      	adds	r1, r3, #1
 800532a:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 800532e:	4618      	mov	r0, r3
 8005330:	4921      	ldr	r1, [pc, #132]	@ (80053b8 <bmi323_context_switch_selection+0xb10>)
 8005332:	4613      	mov	r3, r2
 8005334:	00db      	lsls	r3, r3, #3
 8005336:	1a9b      	subs	r3, r3, r2
 8005338:	4403      	add	r3, r0
 800533a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800533e:	b2da      	uxtb	r2, r3
 8005340:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005344:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8005348:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
        sens_cfg[5].cfg.orientation.hysteresis = (uint8_t)orientation_param_set[context_sel][index++];
 800534c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005350:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 8005354:	781a      	ldrb	r2, [r3, #0]
 8005356:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 800535a:	1c59      	adds	r1, r3, #1
 800535c:	f887 1116 	strb.w	r1, [r7, #278]	@ 0x116
 8005360:	4618      	mov	r0, r3
 8005362:	4915      	ldr	r1, [pc, #84]	@ (80053b8 <bmi323_context_switch_selection+0xb10>)
 8005364:	4613      	mov	r3, r2
 8005366:	00db      	lsls	r3, r3, #3
 8005368:	1a9b      	subs	r3, r3, r2
 800536a:	4403      	add	r3, r0
 800536c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005370:	b2da      	uxtb	r2, r3
 8005372:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005376:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800537a:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3

        /* Set the context configurations */
        rslt = bmi323_set_sensor_config(sens_cfg, BMI323_MAX_FEATURE, dev);
 800537e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8005382:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8005386:	f107 000c 	add.w	r0, r7, #12
 800538a:	681a      	ldr	r2, [r3, #0]
 800538c:	2106      	movs	r1, #6
 800538e:	f7ff fa38 	bl	8004802 <bmi323_set_sensor_config>
 8005392:	4603      	mov	r3, r0
 8005394:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
 8005398:	e002      	b.n	80053a0 <bmi323_context_switch_selection+0xaf8>
    }
    else
    {
        rslt = BMI323_E_INVALID_CONTEXT_SEL;
 800539a:	23f3      	movs	r3, #243	@ 0xf3
 800539c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    }

    return rslt;
 80053a0:	f997 3117 	ldrsb.w	r3, [r7, #279]	@ 0x117
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	2000007c 	.word	0x2000007c
 80053b4:	20000100 	.word	0x20000100
 80053b8:	20000120 	.word	0x20000120

080053bc <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmi3_dev *dev)
{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00b      	beq.n	80053e2 <null_ptr_check+0x26>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	691b      	ldr	r3, [r3, #16]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d007      	beq.n	80053e2 <null_ptr_check+0x26>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	695b      	ldr	r3, [r3, #20]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d003      	beq.n	80053e2 <null_ptr_check+0x26>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d102      	bne.n	80053e8 <null_ptr_check+0x2c>
    {
        rslt = BMI323_E_NULL_PTR;
 80053e2:	23ff      	movs	r3, #255	@ 0xff
 80053e4:	73fb      	strb	r3, [r7, #15]
 80053e6:	e001      	b.n	80053ec <null_ptr_check+0x30>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMI323_OK;
 80053e8:	2300      	movs	r3, #0
 80053ea:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80053ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3714      	adds	r7, #20
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <bmi3_error_codes_print_result>:
static BMI3_INTF_RET_TYPE bmi3_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr);
static void               bmi3_delay_us(uint32_t period, void *intf_ptr);

/* ---------- Helper: printf error decoder (unchanged) ---------- */
void bmi3_error_codes_print_result(const char api_name[], int8_t rslt)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	460b      	mov	r3, r1
 8005406:	70fb      	strb	r3, [r7, #3]
    switch (rslt)
 8005408:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800540c:	330e      	adds	r3, #14
 800540e:	2b0e      	cmp	r3, #14
 8005410:	f200 8092 	bhi.w	8005538 <bmi3_error_codes_print_result+0x13c>
 8005414:	a201      	add	r2, pc, #4	@ (adr r2, 800541c <bmi3_error_codes_print_result+0x20>)
 8005416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800541a:	bf00      	nop
 800541c:	08005529 	.word	0x08005529
 8005420:	08005519 	.word	0x08005519
 8005424:	08005509 	.word	0x08005509
 8005428:	080054f9 	.word	0x080054f9
 800542c:	080054e9 	.word	0x080054e9
 8005430:	080054d9 	.word	0x080054d9
 8005434:	080054c9 	.word	0x080054c9
 8005438:	08005499 	.word	0x08005499
 800543c:	08005489 	.word	0x08005489
 8005440:	080054b9 	.word	0x080054b9
 8005444:	080054a9 	.word	0x080054a9
 8005448:	08005479 	.word	0x08005479
 800544c:	08005469 	.word	0x08005469
 8005450:	08005459 	.word	0x08005459
 8005454:	08005549 	.word	0x08005549
    {
        case BMI3_OK: break;
        case BMI3_E_NULL_PTR:
            printf("%s\tError [%d] : Null pointer\r\n", api_name, rslt); break;
 8005458:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800545c:	461a      	mov	r2, r3
 800545e:	6879      	ldr	r1, [r7, #4]
 8005460:	483c      	ldr	r0, [pc, #240]	@ (8005554 <bmi3_error_codes_print_result+0x158>)
 8005462:	f005 ff51 	bl	800b308 <iprintf>
 8005466:	e070      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_COM_FAIL:
            printf("%s\tError [%d] : Communication failure\r\n", api_name, rslt); break;
 8005468:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800546c:	461a      	mov	r2, r3
 800546e:	6879      	ldr	r1, [r7, #4]
 8005470:	4839      	ldr	r0, [pc, #228]	@ (8005558 <bmi3_error_codes_print_result+0x15c>)
 8005472:	f005 ff49 	bl	800b308 <iprintf>
 8005476:	e068      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_DEV_NOT_FOUND:
            printf("%s\tError [%d] : Device not found (bad chip-id?)\r\n", api_name, rslt); break;
 8005478:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800547c:	461a      	mov	r2, r3
 800547e:	6879      	ldr	r1, [r7, #4]
 8005480:	4836      	ldr	r0, [pc, #216]	@ (800555c <bmi3_error_codes_print_result+0x160>)
 8005482:	f005 ff41 	bl	800b308 <iprintf>
 8005486:	e060      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_SENSOR:
            printf("%s\tError [%d] : Invalid sensor selection\r\n", api_name, rslt); break;
 8005488:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800548c:	461a      	mov	r2, r3
 800548e:	6879      	ldr	r1, [r7, #4]
 8005490:	4833      	ldr	r0, [pc, #204]	@ (8005560 <bmi3_error_codes_print_result+0x164>)
 8005492:	f005 ff39 	bl	800b308 <iprintf>
 8005496:	e058      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_INT_PIN:
            printf("%s\tError [%d] : Invalid INT pin (only INT1/INT2)\r\n", api_name, rslt); break;
 8005498:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800549c:	461a      	mov	r2, r3
 800549e:	6879      	ldr	r1, [r7, #4]
 80054a0:	4830      	ldr	r0, [pc, #192]	@ (8005564 <bmi3_error_codes_print_result+0x168>)
 80054a2:	f005 ff31 	bl	800b308 <iprintf>
 80054a6:	e050      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_ACC_INVALID_CFG:
            printf("%s\tError [%d] : Accel config invalid\r\n", api_name, rslt); break;
 80054a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054ac:	461a      	mov	r2, r3
 80054ae:	6879      	ldr	r1, [r7, #4]
 80054b0:	482d      	ldr	r0, [pc, #180]	@ (8005568 <bmi3_error_codes_print_result+0x16c>)
 80054b2:	f005 ff29 	bl	800b308 <iprintf>
 80054b6:	e048      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_GYRO_INVALID_CFG:
            printf("%s\tError [%d] : Gyro config invalid\r\n", api_name, rslt); break;
 80054b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054bc:	461a      	mov	r2, r3
 80054be:	6879      	ldr	r1, [r7, #4]
 80054c0:	482a      	ldr	r0, [pc, #168]	@ (800556c <bmi3_error_codes_print_result+0x170>)
 80054c2:	f005 ff21 	bl	800b308 <iprintf>
 80054c6:	e040      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_INPUT:
            printf("%s\tError [%d] : Invalid input\r\n", api_name, rslt); break;
 80054c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054cc:	461a      	mov	r2, r3
 80054ce:	6879      	ldr	r1, [r7, #4]
 80054d0:	4827      	ldr	r0, [pc, #156]	@ (8005570 <bmi3_error_codes_print_result+0x174>)
 80054d2:	f005 ff19 	bl	800b308 <iprintf>
 80054d6:	e038      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_STATUS:
            printf("%s\tError [%d] : Invalid status\r\n", api_name, rslt); break;
 80054d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054dc:	461a      	mov	r2, r3
 80054de:	6879      	ldr	r1, [r7, #4]
 80054e0:	4824      	ldr	r0, [pc, #144]	@ (8005574 <bmi3_error_codes_print_result+0x178>)
 80054e2:	f005 ff11 	bl	800b308 <iprintf>
 80054e6:	e030      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_DATA_RDY_INT_FAILED:
            printf("%s\tError [%d] : DRDY error\r\n", api_name, rslt); break;
 80054e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054ec:	461a      	mov	r2, r3
 80054ee:	6879      	ldr	r1, [r7, #4]
 80054f0:	4821      	ldr	r0, [pc, #132]	@ (8005578 <bmi3_error_codes_print_result+0x17c>)
 80054f2:	f005 ff09 	bl	800b308 <iprintf>
 80054f6:	e028      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_FOC_POSITION:
            printf("%s\tError [%d] : FOC position invalid\r\n", api_name, rslt); break;
 80054f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80054fc:	461a      	mov	r2, r3
 80054fe:	6879      	ldr	r1, [r7, #4]
 8005500:	481e      	ldr	r0, [pc, #120]	@ (800557c <bmi3_error_codes_print_result+0x180>)
 8005502:	f005 ff01 	bl	800b308 <iprintf>
 8005506:	e020      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_INVALID_ST_SELECTION:
            printf("%s\tError [%d] : Self-test selection invalid\r\n", api_name, rslt); break;
 8005508:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800550c:	461a      	mov	r2, r3
 800550e:	6879      	ldr	r1, [r7, #4]
 8005510:	481b      	ldr	r0, [pc, #108]	@ (8005580 <bmi3_error_codes_print_result+0x184>)
 8005512:	f005 fef9 	bl	800b308 <iprintf>
 8005516:	e018      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_OUT_OF_RANGE:
            printf("%s\tError [%d] : Out of range\r\n", api_name, rslt); break;
 8005518:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800551c:	461a      	mov	r2, r3
 800551e:	6879      	ldr	r1, [r7, #4]
 8005520:	4818      	ldr	r0, [pc, #96]	@ (8005584 <bmi3_error_codes_print_result+0x188>)
 8005522:	f005 fef1 	bl	800b308 <iprintf>
 8005526:	e010      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_E_FEATURE_ENGINE_STATUS:
            printf("%s\tError [%d] : Feature engine enable mask missing\r\n", api_name, rslt); break;
 8005528:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800552c:	461a      	mov	r2, r3
 800552e:	6879      	ldr	r1, [r7, #4]
 8005530:	4815      	ldr	r0, [pc, #84]	@ (8005588 <bmi3_error_codes_print_result+0x18c>)
 8005532:	f005 fee9 	bl	800b308 <iprintf>
 8005536:	e008      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        default:
            printf("%s\tError [%d] : Unknown\r\n", api_name, rslt); break;
 8005538:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800553c:	461a      	mov	r2, r3
 800553e:	6879      	ldr	r1, [r7, #4]
 8005540:	4812      	ldr	r0, [pc, #72]	@ (800558c <bmi3_error_codes_print_result+0x190>)
 8005542:	f005 fee1 	bl	800b308 <iprintf>
 8005546:	e000      	b.n	800554a <bmi3_error_codes_print_result+0x14e>
        case BMI3_OK: break;
 8005548:	bf00      	nop
    }
}
 800554a:	bf00      	nop
 800554c:	3708      	adds	r7, #8
 800554e:	46bd      	mov	sp, r7
 8005550:	bd80      	pop	{r7, pc}
 8005552:	bf00      	nop
 8005554:	0800e0e0 	.word	0x0800e0e0
 8005558:	0800e100 	.word	0x0800e100
 800555c:	0800e128 	.word	0x0800e128
 8005560:	0800e15c 	.word	0x0800e15c
 8005564:	0800e188 	.word	0x0800e188
 8005568:	0800e1bc 	.word	0x0800e1bc
 800556c:	0800e1e4 	.word	0x0800e1e4
 8005570:	0800e20c 	.word	0x0800e20c
 8005574:	0800e22c 	.word	0x0800e22c
 8005578:	0800e250 	.word	0x0800e250
 800557c:	0800e270 	.word	0x0800e270
 8005580:	0800e298 	.word	0x0800e298
 8005584:	0800e2c8 	.word	0x0800e2c8
 8005588:	0800e2e8 	.word	0x0800e2e8
 800558c:	0800e320 	.word	0x0800e320

08005590 <bmi3_interface_init>:

/* Bind Bosch */
int8_t bmi3_interface_init(struct bmi3_dev *dev, int8_t intf)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	460b      	mov	r3, r1
 800559a:	70fb      	strb	r3, [r7, #3]
    if (dev == NULL) return BMI3_E_NULL_PTR;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d102      	bne.n	80055a8 <bmi3_interface_init+0x18>
 80055a2:	f04f 33ff 	mov.w	r3, #4294967295
 80055a6:	e02b      	b.n	8005600 <bmi3_interface_init+0x70>

    /* Configure delay callback (Bosch often requests us-level delays; coarse ms is OK) */
    dev->delay_us = bmi3_delay_us;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a18      	ldr	r2, [pc, #96]	@ (800560c <bmi3_interface_init+0x7c>)
 80055ac:	619a      	str	r2, [r3, #24]

    /* Configure max read/write length (not strictly required on MCU, but set anyway) */
    dev->read_write_len = READ_WRITE_LEN;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2220      	movs	r2, #32
 80055b2:	81da      	strh	r2, [r3, #14]

    /* Choose interface: prefer I2C for bring-up */
    if (intf == BMI3_I2C_INTF)
 80055b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d10c      	bne.n	80055d6 <bmi3_interface_init+0x46>
    {
        dev->intf     = BMI3_I2C_INTF;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	725a      	strb	r2, [r3, #9]
        dev->read     = bmi3_i2c_read;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4a12      	ldr	r2, [pc, #72]	@ (8005610 <bmi3_interface_init+0x80>)
 80055c6:	611a      	str	r2, [r3, #16]
        dev->write    = bmi3_i2c_write;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	4a12      	ldr	r2, [pc, #72]	@ (8005614 <bmi3_interface_init+0x84>)
 80055cc:	615a      	str	r2, [r3, #20]

        /* Pass the HAL handle as intf_ptr (driver passes it back to our hooks) */
        dev->intf_ptr = (void*)&BMI3_I2C_HANDLE;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a11      	ldr	r2, [pc, #68]	@ (8005618 <bmi3_interface_init+0x88>)
 80055d2:	605a      	str	r2, [r3, #4]
 80055d4:	e013      	b.n	80055fe <bmi3_interface_init+0x6e>
    }
    else if (intf == BMI3_SPI_INTF)
 80055d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d10c      	bne.n	80055f8 <bmi3_interface_init+0x68>
    {
        dev->intf     = BMI3_SPI_INTF;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	725a      	strb	r2, [r3, #9]
        dev->read     = bmi3_spi_read;   /* currently stubbed to return error */
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a0d      	ldr	r2, [pc, #52]	@ (800561c <bmi3_interface_init+0x8c>)
 80055e8:	611a      	str	r2, [r3, #16]
        dev->write    = bmi3_spi_write;  /* currently stubbed to return error */
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a0c      	ldr	r2, [pc, #48]	@ (8005620 <bmi3_interface_init+0x90>)
 80055ee:	615a      	str	r2, [r3, #20]
        dev->intf_ptr = NULL;            /* set later if you implement SPI */
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2200      	movs	r2, #0
 80055f4:	605a      	str	r2, [r3, #4]
 80055f6:	e002      	b.n	80055fe <bmi3_interface_init+0x6e>
    }
    else
    {
        return BMI3_E_INVALID_INPUT;
 80055f8:	f06f 0307 	mvn.w	r3, #7
 80055fc:	e000      	b.n	8005600 <bmi3_interface_init+0x70>
    }

    return BMI3_OK;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	370c      	adds	r7, #12
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr
 800560c:	0800571d 	.word	0x0800571d
 8005610:	08005625 	.word	0x08005625
 8005614:	08005681 	.word	0x08005681
 8005618:	200003e4 	.word	0x200003e4
 800561c:	080056dd 	.word	0x080056dd
 8005620:	080056fd 	.word	0x080056fd

08005624 <bmi3_i2c_read>:

/* ========== HAL-backed implementations ========== */
/* I2C: use HAL_I2C_Mem_Read/Write, note HAL uses 8-bit address */
static BMI3_INTF_RET_TYPE bmi3_i2c_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b08a      	sub	sp, #40	@ 0x28
 8005628:	af04      	add	r7, sp, #16
 800562a:	60b9      	str	r1, [r7, #8]
 800562c:	607a      	str	r2, [r7, #4]
 800562e:	603b      	str	r3, [r7, #0]
 8005630:	4603      	mov	r3, r0
 8005632:	73fb      	strb	r3, [r7, #15]
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef*)intf_ptr;
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	617b      	str	r3, [r7, #20]
    if (hi2c == NULL) hi2c = &BMI3_I2C_HANDLE;
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d101      	bne.n	8005642 <bmi3_i2c_read+0x1e>
 800563e:	4b0f      	ldr	r3, [pc, #60]	@ (800567c <bmi3_i2c_read+0x58>)
 8005640:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef st = HAL_I2C_Mem_Read(hi2c,
 8005642:	7bfb      	ldrb	r3, [r7, #15]
 8005644:	b29a      	uxth	r2, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	b29b      	uxth	r3, r3
 800564a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800564e:	9102      	str	r1, [sp, #8]
 8005650:	9301      	str	r3, [sp, #4]
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	9300      	str	r3, [sp, #0]
 8005656:	2301      	movs	r3, #1
 8005658:	21d0      	movs	r1, #208	@ 0xd0
 800565a:	6978      	ldr	r0, [r7, #20]
 800565c:	f002 fb7e 	bl	8007d5c <HAL_I2C_Mem_Read>
 8005660:	4603      	mov	r3, r0
 8005662:	74fb      	strb	r3, [r7, #19]
                                            reg_addr,
                                            I2C_MEMADD_SIZE_8BIT,
                                            reg_data,
                                            (uint16_t)len,
                                            1000);
    return (st == HAL_OK) ? BMI3_INTF_RET_SUCCESS : BMI3_E_COM_FAIL;
 8005664:	7cfb      	ldrb	r3, [r7, #19]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d101      	bne.n	800566e <bmi3_i2c_read+0x4a>
 800566a:	2300      	movs	r3, #0
 800566c:	e001      	b.n	8005672 <bmi3_i2c_read+0x4e>
 800566e:	f06f 0301 	mvn.w	r3, #1
}
 8005672:	4618      	mov	r0, r3
 8005674:	3718      	adds	r7, #24
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	200003e4 	.word	0x200003e4

08005680 <bmi3_i2c_write>:

static BMI3_INTF_RET_TYPE bmi3_i2c_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	b08a      	sub	sp, #40	@ 0x28
 8005684:	af04      	add	r7, sp, #16
 8005686:	60b9      	str	r1, [r7, #8]
 8005688:	607a      	str	r2, [r7, #4]
 800568a:	603b      	str	r3, [r7, #0]
 800568c:	4603      	mov	r3, r0
 800568e:	73fb      	strb	r3, [r7, #15]
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef*)intf_ptr;
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	617b      	str	r3, [r7, #20]
    if (hi2c == NULL) hi2c = &BMI3_I2C_HANDLE;
 8005694:	697b      	ldr	r3, [r7, #20]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d101      	bne.n	800569e <bmi3_i2c_write+0x1e>
 800569a:	4b0f      	ldr	r3, [pc, #60]	@ (80056d8 <bmi3_i2c_write+0x58>)
 800569c:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef st = HAL_I2C_Mem_Write(hi2c,
 800569e:	7bfb      	ldrb	r3, [r7, #15]
 80056a0:	b29a      	uxth	r2, r3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80056aa:	9102      	str	r1, [sp, #8]
 80056ac:	9301      	str	r3, [sp, #4]
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	9300      	str	r3, [sp, #0]
 80056b2:	2301      	movs	r3, #1
 80056b4:	21d0      	movs	r1, #208	@ 0xd0
 80056b6:	6978      	ldr	r0, [r7, #20]
 80056b8:	f002 fa56 	bl	8007b68 <HAL_I2C_Mem_Write>
 80056bc:	4603      	mov	r3, r0
 80056be:	74fb      	strb	r3, [r7, #19]
                                             reg_addr,
                                             I2C_MEMADD_SIZE_8BIT,
                                             (uint8_t*)reg_data,
                                             (uint16_t)len,
                                             1000);
    return (st == HAL_OK) ? BMI3_INTF_RET_SUCCESS : BMI3_E_COM_FAIL;
 80056c0:	7cfb      	ldrb	r3, [r7, #19]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d101      	bne.n	80056ca <bmi3_i2c_write+0x4a>
 80056c6:	2300      	movs	r3, #0
 80056c8:	e001      	b.n	80056ce <bmi3_i2c_write+0x4e>
 80056ca:	f06f 0301 	mvn.w	r3, #1
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3718      	adds	r7, #24
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	bf00      	nop
 80056d8:	200003e4 	.word	0x200003e4

080056dc <bmi3_spi_read>:

/* SPI: leave as stubs until you wire SPI + CS pin; prevents link errors */
static BMI3_INTF_RET_TYPE bmi3_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 80056dc:	b480      	push	{r7}
 80056de:	b085      	sub	sp, #20
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	60b9      	str	r1, [r7, #8]
 80056e4:	607a      	str	r2, [r7, #4]
 80056e6:	603b      	str	r3, [r7, #0]
 80056e8:	4603      	mov	r3, r0
 80056ea:	73fb      	strb	r3, [r7, #15]
    (void)reg_addr; (void)reg_data; (void)len; (void)intf_ptr;
    return BMI3_E_COM_FAIL;
 80056ec:	f06f 0301 	mvn.w	r3, #1
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3714      	adds	r7, #20
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr

080056fc <bmi3_spi_write>:

static BMI3_INTF_RET_TYPE bmi3_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr)
{
 80056fc:	b480      	push	{r7}
 80056fe:	b085      	sub	sp, #20
 8005700:	af00      	add	r7, sp, #0
 8005702:	60b9      	str	r1, [r7, #8]
 8005704:	607a      	str	r2, [r7, #4]
 8005706:	603b      	str	r3, [r7, #0]
 8005708:	4603      	mov	r3, r0
 800570a:	73fb      	strb	r3, [r7, #15]
    (void)reg_addr; (void)reg_data; (void)len; (void)intf_ptr;
    return BMI3_E_COM_FAIL;
 800570c:	f06f 0301 	mvn.w	r3, #1
}
 8005710:	4618      	mov	r0, r3
 8005712:	3714      	adds	r7, #20
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr

0800571c <bmi3_delay_us>:

/* Delay: Bosch passes microseconds; we approximate using HAL_Delay(ms) */
static void bmi3_delay_us(uint32_t period, void *intf_ptr)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
 8005724:	6039      	str	r1, [r7, #0]
    (void)intf_ptr;
    HAL_Delay((period + 999) / 1000);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 800572c:	4a05      	ldr	r2, [pc, #20]	@ (8005744 <bmi3_delay_us+0x28>)
 800572e:	fba2 2303 	umull	r2, r3, r2, r3
 8005732:	099b      	lsrs	r3, r3, #6
 8005734:	4618      	mov	r0, r3
 8005736:	f001 f87b 	bl	8006830 <HAL_Delay>
}
 800573a:	bf00      	nop
 800573c:	3708      	adds	r7, #8
 800573e:	46bd      	mov	sp, r7
 8005740:	bd80      	pop	{r7, pc}
 8005742:	bf00      	nop
 8005744:	10624dd3 	.word	0x10624dd3

08005748 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8005750:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8005754:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8005758:	f003 0301 	and.w	r3, r3, #1
 800575c:	2b00      	cmp	r3, #0
 800575e:	d013      	beq.n	8005788 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8005760:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8005764:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8005768:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800576c:	2b00      	cmp	r3, #0
 800576e:	d00b      	beq.n	8005788 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8005770:	e000      	b.n	8005774 <ITM_SendChar+0x2c>
    {
      __NOP();
 8005772:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8005774:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d0f9      	beq.n	8005772 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800577e:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	b2d2      	uxtb	r2, r2
 8005786:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8005788:	687b      	ldr	r3, [r7, #4]
}
 800578a:	4618      	mov	r0, r3
 800578c:	370c      	adds	r7, #12
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr
	...

08005798 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800579c:	b0a5      	sub	sp, #148	@ 0x94
 800579e:	af16      	add	r7, sp, #88	@ 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80057a0:	f000 ffd4 	bl	800674c <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80057a4:	f000 f9e4 	bl	8005b70 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80057a8:	f000 fa54 	bl	8005c54 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80057ac:	f000 fb90 	bl	8005ed0 <MX_GPIO_Init>
  MX_DMA_Init();
 80057b0:	f000 fb6e 	bl	8005e90 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80057b4:	f000 fb42 	bl	8005e3c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80057b8:	f000 fae8 	bl	8005d8c <MX_TIM1_Init>
  MX_ADC1_Init();
 80057bc:	f000 fa66 	bl	8005c8c <MX_ADC1_Init>
  MX_I2C1_Init();
 80057c0:	f000 fab6 	bl	8005d30 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80057c4:	213c      	movs	r1, #60	@ 0x3c
 80057c6:	48bb      	ldr	r0, [pc, #748]	@ (8005ab4 <main+0x31c>)
 80057c8:	f004 fab6 	bl	8009d38 <HAL_TIM_Encoder_Start>
    * Interface reference is given as a parameter
    * For I2C : BMI3_I2C_INTF
    * For SPI : BMI3_SPI_INTF
    */
  /* Select accel and gyro sensor. */
   sensor_data[0].type = BMI323_ACCEL;
 80057cc:	4bba      	ldr	r3, [pc, #744]	@ (8005ab8 <main+0x320>)
 80057ce:	2200      	movs	r2, #0
 80057d0:	701a      	strb	r2, [r3, #0]
   sensor_data[1].type = BMI323_GYRO;
 80057d2:	4bb9      	ldr	r3, [pc, #740]	@ (8005ab8 <main+0x320>)
 80057d4:	2201      	movs	r2, #1
 80057d6:	751a      	strb	r2, [r3, #20]
   sensor_data[2].type = BMI323_TEMP;
 80057d8:	4bb7      	ldr	r3, [pc, #732]	@ (8005ab8 <main+0x320>)
 80057da:	220d      	movs	r2, #13
 80057dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
   rslt = bmi3_interface_init(&dev, BMI3_I2C_INTF);
 80057e0:	2101      	movs	r1, #1
 80057e2:	48b6      	ldr	r0, [pc, #728]	@ (8005abc <main+0x324>)
 80057e4:	f7ff fed4 	bl	8005590 <bmi3_interface_init>
 80057e8:	4603      	mov	r3, r0
 80057ea:	461a      	mov	r2, r3
 80057ec:	4bb4      	ldr	r3, [pc, #720]	@ (8005ac0 <main+0x328>)
 80057ee:	701a      	strb	r2, [r3, #0]
   bmi3_error_codes_print_result("bmi3_interface_init", rslt);
 80057f0:	4bb3      	ldr	r3, [pc, #716]	@ (8005ac0 <main+0x328>)
 80057f2:	f993 3000 	ldrsb.w	r3, [r3]
 80057f6:	4619      	mov	r1, r3
 80057f8:	48b2      	ldr	r0, [pc, #712]	@ (8005ac4 <main+0x32c>)
 80057fa:	f7ff fdff 	bl	80053fc <bmi3_error_codes_print_result>

   /* Initialize bmi323. */
   rslt = bmi323_init(&dev);
 80057fe:	48af      	ldr	r0, [pc, #700]	@ (8005abc <main+0x324>)
 8005800:	f7fe ffbe 	bl	8004780 <bmi323_init>
 8005804:	4603      	mov	r3, r0
 8005806:	461a      	mov	r2, r3
 8005808:	4bad      	ldr	r3, [pc, #692]	@ (8005ac0 <main+0x328>)
 800580a:	701a      	strb	r2, [r3, #0]
   bmi3_error_codes_print_result("bmi323_init", rslt);
 800580c:	4bac      	ldr	r3, [pc, #688]	@ (8005ac0 <main+0x328>)
 800580e:	f993 3000 	ldrsb.w	r3, [r3]
 8005812:	4619      	mov	r1, r3
 8005814:	48ac      	ldr	r0, [pc, #688]	@ (8005ac8 <main+0x330>)
 8005816:	f7ff fdf1 	bl	80053fc <bmi3_error_codes_print_result>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  position= TIM1->CNT;
 800581a:	4bac      	ldr	r3, [pc, #688]	@ (8005acc <main+0x334>)
 800581c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800581e:	4aac      	ldr	r2, [pc, #688]	@ (8005ad0 <main+0x338>)
 8005820:	6013      	str	r3, [r2, #0]

	  if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13)){
 8005822:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005826:	48ab      	ldr	r0, [pc, #684]	@ (8005ad4 <main+0x33c>)
 8005828:	f002 f828 	bl	800787c <HAL_GPIO_ReadPin>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d103      	bne.n	800583a <main+0xa2>
		  __HAL_TIM_SET_COUNTER(&htim1,0);
 8005832:	4ba0      	ldr	r3, [pc, #640]	@ (8005ab4 <main+0x31c>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	2200      	movs	r2, #0
 8005838:	625a      	str	r2, [r3, #36]	@ 0x24
	  }


	  angle = (position/2048.0)*360;
 800583a:	4ba5      	ldr	r3, [pc, #660]	@ (8005ad0 <main+0x338>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4618      	mov	r0, r3
 8005840:	f7fa fe80 	bl	8000544 <__aeabi_ui2d>
 8005844:	f04f 0200 	mov.w	r2, #0
 8005848:	4ba3      	ldr	r3, [pc, #652]	@ (8005ad8 <main+0x340>)
 800584a:	f7fb f81f 	bl	800088c <__aeabi_ddiv>
 800584e:	4602      	mov	r2, r0
 8005850:	460b      	mov	r3, r1
 8005852:	4610      	mov	r0, r2
 8005854:	4619      	mov	r1, r3
 8005856:	f04f 0200 	mov.w	r2, #0
 800585a:	4ba0      	ldr	r3, [pc, #640]	@ (8005adc <main+0x344>)
 800585c:	f7fa feec 	bl	8000638 <__aeabi_dmul>
 8005860:	4602      	mov	r2, r0
 8005862:	460b      	mov	r3, r1
 8005864:	4610      	mov	r0, r2
 8005866:	4619      	mov	r1, r3
 8005868:	f7fb f9be 	bl	8000be8 <__aeabi_d2f>
 800586c:	4603      	mov	r3, r0
 800586e:	4a9c      	ldr	r2, [pc, #624]	@ (8005ae0 <main+0x348>)
 8005870:	6013      	str	r3, [r2, #0]


      //copied  direct read (no interrupt status check)
	    if (rslt == BMI323_OK)
 8005872:	4b93      	ldr	r3, [pc, #588]	@ (8005ac0 <main+0x328>)
 8005874:	f993 3000 	ldrsb.w	r3, [r3]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d1ce      	bne.n	800581a <main+0x82>
	    {
	        /* Accel and Gyro configuration settings. */
	        rslt = set_accel_gyro_config(&dev);
 800587c:	488f      	ldr	r0, [pc, #572]	@ (8005abc <main+0x324>)
 800587e:	f000 fba3 	bl	8005fc8 <set_accel_gyro_config>
 8005882:	4603      	mov	r3, r0
 8005884:	461a      	mov	r2, r3
 8005886:	4b8e      	ldr	r3, [pc, #568]	@ (8005ac0 <main+0x328>)
 8005888:	701a      	strb	r2, [r3, #0]

	        if (rslt == BMI323_OK)
 800588a:	4b8d      	ldr	r3, [pc, #564]	@ (8005ac0 <main+0x328>)
 800588c:	f993 3000 	ldrsb.w	r3, [r3]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d1c2      	bne.n	800581a <main+0x82>
	            //printf(
	            //    "\nData set, Acc_Raw_X, Acc_Raw_Y, Acc_Raw_Z, Acc_G_X, Acc_G_Y, Acc_G_Z,  Gyr_Raw_X, Gyr_Raw_Y, Gyr_Raw_Z, Gyr_dps_X, Gyr_dps_Y, Gyr_dps_Z, Temperature data (Degree celsius), SensorTime(secs)\n\n");


	                /* To get the status of accel data ready interrupt. */
	                rslt = bmi323_get_int1_status(&int_status, &dev);
 8005894:	4989      	ldr	r1, [pc, #548]	@ (8005abc <main+0x324>)
 8005896:	4893      	ldr	r0, [pc, #588]	@ (8005ae4 <main+0x34c>)
 8005898:	f7fe ffa2 	bl	80047e0 <bmi323_get_int1_status>
 800589c:	4603      	mov	r3, r0
 800589e:	461a      	mov	r2, r3
 80058a0:	4b87      	ldr	r3, [pc, #540]	@ (8005ac0 <main+0x328>)
 80058a2:	701a      	strb	r2, [r3, #0]
	                bmi3_error_codes_print_result("bmi323_get_int1_status", rslt);
 80058a4:	4b86      	ldr	r3, [pc, #536]	@ (8005ac0 <main+0x328>)
 80058a6:	f993 3000 	ldrsb.w	r3, [r3]
 80058aa:	4619      	mov	r1, r3
 80058ac:	488e      	ldr	r0, [pc, #568]	@ (8005ae8 <main+0x350>)
 80058ae:	f7ff fda5 	bl	80053fc <bmi3_error_codes_print_result>

	                /* To check the accel data ready interrupt status and print the status for 100 samples. */
	                if ((int_status & BMI3_INT_STATUS_ACC_DRDY) && (int_status & BMI3_INT_STATUS_GYR_DRDY) &&
 80058b2:	4b8c      	ldr	r3, [pc, #560]	@ (8005ae4 <main+0x34c>)
 80058b4:	881b      	ldrh	r3, [r3, #0]
 80058b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d0ad      	beq.n	800581a <main+0x82>
 80058be:	4b89      	ldr	r3, [pc, #548]	@ (8005ae4 <main+0x34c>)
 80058c0:	881b      	ldrh	r3, [r3, #0]
 80058c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d0a7      	beq.n	800581a <main+0x82>
	                    (int_status & BMI3_INT_STATUS_TEMP_DRDY))
 80058ca:	4b86      	ldr	r3, [pc, #536]	@ (8005ae4 <main+0x34c>)
 80058cc:	881b      	ldrh	r3, [r3, #0]
 80058ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
	                if ((int_status & BMI3_INT_STATUS_ACC_DRDY) && (int_status & BMI3_INT_STATUS_GYR_DRDY) &&
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d0a1      	beq.n	800581a <main+0x82>
	                {
	                    /* Get accelerometer data for x, y and z axis. */
	                    rslt = bmi323_get_sensor_data(sensor_data, 3, &dev);
 80058d6:	4a79      	ldr	r2, [pc, #484]	@ (8005abc <main+0x324>)
 80058d8:	2103      	movs	r1, #3
 80058da:	4877      	ldr	r0, [pc, #476]	@ (8005ab8 <main+0x320>)
 80058dc:	f7fe ffcf 	bl	800487e <bmi323_get_sensor_data>
 80058e0:	4603      	mov	r3, r0
 80058e2:	461a      	mov	r2, r3
 80058e4:	4b76      	ldr	r3, [pc, #472]	@ (8005ac0 <main+0x328>)
 80058e6:	701a      	strb	r2, [r3, #0]
	                    bmi3_error_codes_print_result("bmi323_get_sensor_data", rslt);
 80058e8:	4b75      	ldr	r3, [pc, #468]	@ (8005ac0 <main+0x328>)
 80058ea:	f993 3000 	ldrsb.w	r3, [r3]
 80058ee:	4619      	mov	r1, r3
 80058f0:	487e      	ldr	r0, [pc, #504]	@ (8005aec <main+0x354>)
 80058f2:	f7ff fd83 	bl	80053fc <bmi3_error_codes_print_result>

	                    /* Converting lsb to gravity for 16 bit accelerometer at 2G range. */
	                    gyr_x = lsb_to_g(sensor_data[0].sens_data.acc.x, 2.0f, dev.resolution);
 80058f6:	4b70      	ldr	r3, [pc, #448]	@ (8005ab8 <main+0x320>)
 80058f8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80058fc:	4a6f      	ldr	r2, [pc, #444]	@ (8005abc <main+0x324>)
 80058fe:	7b12      	ldrb	r2, [r2, #12]
 8005900:	4611      	mov	r1, r2
 8005902:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8005906:	4618      	mov	r0, r3
 8005908:	f000 fbd4 	bl	80060b4 <lsb_to_g>
 800590c:	eef0 7a40 	vmov.f32	s15, s0
 8005910:	4b77      	ldr	r3, [pc, #476]	@ (8005af0 <main+0x358>)
 8005912:	edc3 7a00 	vstr	s15, [r3]
	                    gyr_y = lsb_to_g(sensor_data[0].sens_data.acc.y, 2.0f, dev.resolution);
 8005916:	4b68      	ldr	r3, [pc, #416]	@ (8005ab8 <main+0x320>)
 8005918:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800591c:	4a67      	ldr	r2, [pc, #412]	@ (8005abc <main+0x324>)
 800591e:	7b12      	ldrb	r2, [r2, #12]
 8005920:	4611      	mov	r1, r2
 8005922:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8005926:	4618      	mov	r0, r3
 8005928:	f000 fbc4 	bl	80060b4 <lsb_to_g>
 800592c:	eef0 7a40 	vmov.f32	s15, s0
 8005930:	4b70      	ldr	r3, [pc, #448]	@ (8005af4 <main+0x35c>)
 8005932:	edc3 7a00 	vstr	s15, [r3]
	                    gyr_z = lsb_to_g(sensor_data[0].sens_data.acc.z, 2.0f, dev.resolution);
 8005936:	4b60      	ldr	r3, [pc, #384]	@ (8005ab8 <main+0x320>)
 8005938:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800593c:	4a5f      	ldr	r2, [pc, #380]	@ (8005abc <main+0x324>)
 800593e:	7b12      	ldrb	r2, [r2, #12]
 8005940:	4611      	mov	r1, r2
 8005942:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8005946:	4618      	mov	r0, r3
 8005948:	f000 fbb4 	bl	80060b4 <lsb_to_g>
 800594c:	eef0 7a40 	vmov.f32	s15, s0
 8005950:	4b69      	ldr	r3, [pc, #420]	@ (8005af8 <main+0x360>)
 8005952:	edc3 7a00 	vstr	s15, [r3]

	                    /* Converting lsb to degree per second for 16 bit gyro at 2000dps range. */
	                    acc_x = lsb_to_dps(sensor_data[1].sens_data.gyr.x, (float)2000, dev.resolution);
 8005956:	4b58      	ldr	r3, [pc, #352]	@ (8005ab8 <main+0x320>)
 8005958:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 800595c:	4a57      	ldr	r2, [pc, #348]	@ (8005abc <main+0x324>)
 800595e:	7b12      	ldrb	r2, [r2, #12]
 8005960:	4611      	mov	r1, r2
 8005962:	ed9f 0a66 	vldr	s0, [pc, #408]	@ 8005afc <main+0x364>
 8005966:	4618      	mov	r0, r3
 8005968:	f000 fbe5 	bl	8006136 <lsb_to_dps>
 800596c:	eef0 7a40 	vmov.f32	s15, s0
 8005970:	4b63      	ldr	r3, [pc, #396]	@ (8005b00 <main+0x368>)
 8005972:	edc3 7a00 	vstr	s15, [r3]
	                    acc_y = lsb_to_dps(sensor_data[1].sens_data.gyr.y, (float)2000, dev.resolution);
 8005976:	4b50      	ldr	r3, [pc, #320]	@ (8005ab8 <main+0x320>)
 8005978:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 800597c:	4a4f      	ldr	r2, [pc, #316]	@ (8005abc <main+0x324>)
 800597e:	7b12      	ldrb	r2, [r2, #12]
 8005980:	4611      	mov	r1, r2
 8005982:	ed9f 0a5e 	vldr	s0, [pc, #376]	@ 8005afc <main+0x364>
 8005986:	4618      	mov	r0, r3
 8005988:	f000 fbd5 	bl	8006136 <lsb_to_dps>
 800598c:	eef0 7a40 	vmov.f32	s15, s0
 8005990:	4b5c      	ldr	r3, [pc, #368]	@ (8005b04 <main+0x36c>)
 8005992:	edc3 7a00 	vstr	s15, [r3]
	                    acc_z = lsb_to_dps(sensor_data[1].sens_data.gyr.z, (float)2000, dev.resolution);
 8005996:	4b48      	ldr	r3, [pc, #288]	@ (8005ab8 <main+0x320>)
 8005998:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800599c:	4a47      	ldr	r2, [pc, #284]	@ (8005abc <main+0x324>)
 800599e:	7b12      	ldrb	r2, [r2, #12]
 80059a0:	4611      	mov	r1, r2
 80059a2:	ed9f 0a56 	vldr	s0, [pc, #344]	@ 8005afc <main+0x364>
 80059a6:	4618      	mov	r0, r3
 80059a8:	f000 fbc5 	bl	8006136 <lsb_to_dps>
 80059ac:	eef0 7a40 	vmov.f32	s15, s0
 80059b0:	4b55      	ldr	r3, [pc, #340]	@ (8005b08 <main+0x370>)
 80059b2:	edc3 7a00 	vstr	s15, [r3]

	                    temperature_value =
	                        (float)((((float)((int16_t)sensor_data[2].sens_data.temp.temp_data)) / 512.0) + 23.0);
 80059b6:	4b40      	ldr	r3, [pc, #256]	@ (8005ab8 <main+0x320>)
 80059b8:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 80059ba:	b21b      	sxth	r3, r3
 80059bc:	ee07 3a90 	vmov	s15, r3
 80059c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059c4:	ee17 0a90 	vmov	r0, s15
 80059c8:	f7fa fdde 	bl	8000588 <__aeabi_f2d>
 80059cc:	f04f 0200 	mov.w	r2, #0
 80059d0:	f04f 4381 	mov.w	r3, #1082130432	@ 0x40800000
 80059d4:	f7fa ff5a 	bl	800088c <__aeabi_ddiv>
 80059d8:	4602      	mov	r2, r0
 80059da:	460b      	mov	r3, r1
 80059dc:	4610      	mov	r0, r2
 80059de:	4619      	mov	r1, r3
 80059e0:	f04f 0200 	mov.w	r2, #0
 80059e4:	4b49      	ldr	r3, [pc, #292]	@ (8005b0c <main+0x374>)
 80059e6:	f7fa fc71 	bl	80002cc <__adddf3>
 80059ea:	4602      	mov	r2, r0
 80059ec:	460b      	mov	r3, r1
 80059ee:	4610      	mov	r0, r2
 80059f0:	4619      	mov	r1, r3
 80059f2:	f7fb f8f9 	bl	8000be8 <__aeabi_d2f>
 80059f6:	4603      	mov	r3, r0
	                    temperature_value =
 80059f8:	4a45      	ldr	r2, [pc, #276]	@ (8005b10 <main+0x378>)
 80059fa:	6013      	str	r3, [r2, #0]

	                    /* Print the accel data in gravity and gyro data in dps. */
	                    printf("%d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %d, %d, %d, %4.2f, %4.2f, %4.2f, %f, %.4lf\n",
 80059fc:	4b45      	ldr	r3, [pc, #276]	@ (8005b14 <main+0x37c>)
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	637b      	str	r3, [r7, #52]	@ 0x34
	                           indx,
	                           sensor_data[0].sens_data.acc.x,
 8005a02:	4b2d      	ldr	r3, [pc, #180]	@ (8005ab8 <main+0x320>)
 8005a04:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
	                    printf("%d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %d, %d, %d, %4.2f, %4.2f, %4.2f, %f, %.4lf\n",
 8005a08:	633b      	str	r3, [r7, #48]	@ 0x30
	                           sensor_data[0].sens_data.acc.y,
 8005a0a:	4b2b      	ldr	r3, [pc, #172]	@ (8005ab8 <main+0x320>)
 8005a0c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
	                    printf("%d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %d, %d, %d, %4.2f, %4.2f, %4.2f, %f, %.4lf\n",
 8005a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
	                           sensor_data[0].sens_data.acc.z,
 8005a12:	4b29      	ldr	r3, [pc, #164]	@ (8005ab8 <main+0x320>)
 8005a14:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
	                    printf("%d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %d, %d, %d, %4.2f, %4.2f, %4.2f, %f, %.4lf\n",
 8005a18:	461e      	mov	r6, r3
 8005a1a:	4b39      	ldr	r3, [pc, #228]	@ (8005b00 <main+0x368>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f7fa fdb2 	bl	8000588 <__aeabi_f2d>
 8005a24:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8005a28:	4b36      	ldr	r3, [pc, #216]	@ (8005b04 <main+0x36c>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f7fa fdab 	bl	8000588 <__aeabi_f2d>
 8005a32:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8005a36:	4b34      	ldr	r3, [pc, #208]	@ (8005b08 <main+0x370>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	f7fa fda4 	bl	8000588 <__aeabi_f2d>
 8005a40:	e9c7 0104 	strd	r0, r1, [r7, #16]
	                           acc_x,
	                           acc_y,
	                           acc_z,
	                           sensor_data[1].sens_data.gyr.x,
 8005a44:	4b1c      	ldr	r3, [pc, #112]	@ (8005ab8 <main+0x320>)
 8005a46:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
	                    printf("%d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %d, %d, %d, %4.2f, %4.2f, %4.2f, %f, %.4lf\n",
 8005a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
	                           sensor_data[1].sens_data.gyr.y,
 8005a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8005ab8 <main+0x320>)
 8005a4e:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
	                    printf("%d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %d, %d, %d, %4.2f, %4.2f, %4.2f, %f, %.4lf\n",
 8005a52:	60fb      	str	r3, [r7, #12]
	                           sensor_data[1].sens_data.gyr.z,
 8005a54:	4b18      	ldr	r3, [pc, #96]	@ (8005ab8 <main+0x320>)
 8005a56:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
	                    printf("%d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %d, %d, %d, %4.2f, %4.2f, %4.2f, %f, %.4lf\n",
 8005a5a:	60bb      	str	r3, [r7, #8]
 8005a5c:	4b24      	ldr	r3, [pc, #144]	@ (8005af0 <main+0x358>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4618      	mov	r0, r3
 8005a62:	f7fa fd91 	bl	8000588 <__aeabi_f2d>
 8005a66:	e9c7 0100 	strd	r0, r1, [r7]
 8005a6a:	4b22      	ldr	r3, [pc, #136]	@ (8005af4 <main+0x35c>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4618      	mov	r0, r3
 8005a70:	f7fa fd8a 	bl	8000588 <__aeabi_f2d>
 8005a74:	4682      	mov	sl, r0
 8005a76:	468b      	mov	fp, r1
 8005a78:	4b1f      	ldr	r3, [pc, #124]	@ (8005af8 <main+0x360>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f7fa fd83 	bl	8000588 <__aeabi_f2d>
 8005a82:	4680      	mov	r8, r0
 8005a84:	4689      	mov	r9, r1
 8005a86:	4b22      	ldr	r3, [pc, #136]	@ (8005b10 <main+0x378>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f7fa fd7c 	bl	8000588 <__aeabi_f2d>
 8005a90:	4604      	mov	r4, r0
 8005a92:	460d      	mov	r5, r1
	                           gyr_x,
	                           gyr_y,
	                           gyr_z,
	                           temperature_value,
	                           (sensor_data[1].sens_data.temp.sens_time * BMI3_SENSORTIME_RESOLUTION));
 8005a94:	4b08      	ldr	r3, [pc, #32]	@ (8005ab8 <main+0x320>)
 8005a96:	6a1b      	ldr	r3, [r3, #32]
 8005a98:	ee07 3a90 	vmov	s15, r3
 8005a9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005aa0:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8005b18 <main+0x380>
 8005aa4:	ee67 7a87 	vmul.f32	s15, s15, s14
	                    printf("%d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %d, %d, %d, %4.2f, %4.2f, %4.2f, %f, %.4lf\n",
 8005aa8:	ee17 0a90 	vmov	r0, s15
 8005aac:	f7fa fd6c 	bl	8000588 <__aeabi_f2d>
 8005ab0:	e034      	b.n	8005b1c <main+0x384>
 8005ab2:	bf00      	nop
 8005ab4:	20000438 	.word	0x20000438
 8005ab8:	200004f4 	.word	0x200004f4
 8005abc:	200004d0 	.word	0x200004d0
 8005ac0:	200004f0 	.word	0x200004f0
 8005ac4:	0800e33c 	.word	0x0800e33c
 8005ac8:	0800e350 	.word	0x0800e350
 8005acc:	40010000 	.word	0x40010000
 8005ad0:	200004c8 	.word	0x200004c8
 8005ad4:	40020800 	.word	0x40020800
 8005ad8:	40a00000 	.word	0x40a00000
 8005adc:	40768000 	.word	0x40768000
 8005ae0:	200004cc 	.word	0x200004cc
 8005ae4:	20000530 	.word	0x20000530
 8005ae8:	0800e35c 	.word	0x0800e35c
 8005aec:	0800e374 	.word	0x0800e374
 8005af0:	20000548 	.word	0x20000548
 8005af4:	2000054c 	.word	0x2000054c
 8005af8:	20000550 	.word	0x20000550
 8005afc:	44fa0000 	.word	0x44fa0000
 8005b00:	2000053c 	.word	0x2000053c
 8005b04:	20000540 	.word	0x20000540
 8005b08:	20000544 	.word	0x20000544
 8005b0c:	40370000 	.word	0x40370000
 8005b10:	20000534 	.word	0x20000534
 8005b14:	20000538 	.word	0x20000538
 8005b18:	3823d70a 	.word	0x3823d70a
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	460b      	mov	r3, r1
 8005b20:	e9cd 2314 	strd	r2, r3, [sp, #80]	@ 0x50
 8005b24:	e9cd 4512 	strd	r4, r5, [sp, #72]	@ 0x48
 8005b28:	e9cd 8910 	strd	r8, r9, [sp, #64]	@ 0x40
 8005b2c:	e9cd ab0e 	strd	sl, fp, [sp, #56]	@ 0x38
 8005b30:	ed97 7b00 	vldr	d7, [r7]
 8005b34:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005b38:	68bc      	ldr	r4, [r7, #8]
 8005b3a:	940a      	str	r4, [sp, #40]	@ 0x28
 8005b3c:	68fc      	ldr	r4, [r7, #12]
 8005b3e:	9409      	str	r4, [sp, #36]	@ 0x24
 8005b40:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 8005b42:	9408      	str	r4, [sp, #32]
 8005b44:	ed97 7b04 	vldr	d7, [r7, #16]
 8005b48:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005b4c:	ed97 7b06 	vldr	d7, [r7, #24]
 8005b50:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005b54:	ed97 7b08 	vldr	d7, [r7, #32]
 8005b58:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005b5c:	9600      	str	r6, [sp, #0]
 8005b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b62:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8005b64:	4801      	ldr	r0, [pc, #4]	@ (8005b6c <main+0x3d4>)
 8005b66:	f005 fbcf 	bl	800b308 <iprintf>
	  position= TIM1->CNT;
 8005b6a:	e656      	b.n	800581a <main+0x82>
 8005b6c:	0800e38c 	.word	0x0800e38c

08005b70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b094      	sub	sp, #80	@ 0x50
 8005b74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005b76:	f107 031c 	add.w	r3, r7, #28
 8005b7a:	2234      	movs	r2, #52	@ 0x34
 8005b7c:	2100      	movs	r1, #0
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f005 fc17 	bl	800b3b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005b84:	f107 0308 	add.w	r3, r7, #8
 8005b88:	2200      	movs	r2, #0
 8005b8a:	601a      	str	r2, [r3, #0]
 8005b8c:	605a      	str	r2, [r3, #4]
 8005b8e:	609a      	str	r2, [r3, #8]
 8005b90:	60da      	str	r2, [r3, #12]
 8005b92:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005b94:	2300      	movs	r3, #0
 8005b96:	607b      	str	r3, [r7, #4]
 8005b98:	4b2c      	ldr	r3, [pc, #176]	@ (8005c4c <SystemClock_Config+0xdc>)
 8005b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b9c:	4a2b      	ldr	r2, [pc, #172]	@ (8005c4c <SystemClock_Config+0xdc>)
 8005b9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ba2:	6413      	str	r3, [r2, #64]	@ 0x40
 8005ba4:	4b29      	ldr	r3, [pc, #164]	@ (8005c4c <SystemClock_Config+0xdc>)
 8005ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bac:	607b      	str	r3, [r7, #4]
 8005bae:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	603b      	str	r3, [r7, #0]
 8005bb4:	4b26      	ldr	r3, [pc, #152]	@ (8005c50 <SystemClock_Config+0xe0>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a25      	ldr	r2, [pc, #148]	@ (8005c50 <SystemClock_Config+0xe0>)
 8005bba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005bbe:	6013      	str	r3, [r2, #0]
 8005bc0:	4b23      	ldr	r3, [pc, #140]	@ (8005c50 <SystemClock_Config+0xe0>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005bc8:	603b      	str	r3, [r7, #0]
 8005bca:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005bcc:	2302      	movs	r3, #2
 8005bce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005bd4:	2310      	movs	r3, #16
 8005bd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005bd8:	2302      	movs	r3, #2
 8005bda:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005bdc:	2300      	movs	r3, #0
 8005bde:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8005be0:	2308      	movs	r3, #8
 8005be2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8005be4:	23b4      	movs	r3, #180	@ 0xb4
 8005be6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005be8:	2302      	movs	r3, #2
 8005bea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8005bec:	2302      	movs	r3, #2
 8005bee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005bf0:	2302      	movs	r3, #2
 8005bf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005bf4:	f107 031c 	add.w	r3, r7, #28
 8005bf8:	4618      	mov	r0, r3
 8005bfa:	f003 fd59 	bl	80096b0 <HAL_RCC_OscConfig>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d001      	beq.n	8005c08 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8005c04:	f000 fad6 	bl	80061b4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8005c08:	f002 fe8e 	bl	8008928 <HAL_PWREx_EnableOverDrive>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d001      	beq.n	8005c16 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8005c12:	f000 facf 	bl	80061b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005c16:	230f      	movs	r3, #15
 8005c18:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005c1a:	2302      	movs	r3, #2
 8005c1c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005c22:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8005c26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005c28:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005c2c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005c2e:	f107 0308 	add.w	r3, r7, #8
 8005c32:	2105      	movs	r1, #5
 8005c34:	4618      	mov	r0, r3
 8005c36:	f002 fec7 	bl	80089c8 <HAL_RCC_ClockConfig>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d001      	beq.n	8005c44 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8005c40:	f000 fab8 	bl	80061b4 <Error_Handler>
  }
}
 8005c44:	bf00      	nop
 8005c46:	3750      	adds	r7, #80	@ 0x50
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}
 8005c4c:	40023800 	.word	0x40023800
 8005c50:	40007000 	.word	0x40007000

08005c54 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b098      	sub	sp, #96	@ 0x60
 8005c58:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005c5a:	1d3b      	adds	r3, r7, #4
 8005c5c:	225c      	movs	r2, #92	@ 0x5c
 8005c5e:	2100      	movs	r1, #0
 8005c60:	4618      	mov	r0, r3
 8005c62:	f005 fba6 	bl	800b3b2 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_TIM;
 8005c66:	2310      	movs	r3, #16
 8005c68:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005c70:	1d3b      	adds	r3, r7, #4
 8005c72:	4618      	mov	r0, r3
 8005c74:	f002 ffc2 	bl	8008bfc <HAL_RCCEx_PeriphCLKConfig>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d001      	beq.n	8005c82 <PeriphCommonClock_Config+0x2e>
  {
    Error_Handler();
 8005c7e:	f000 fa99 	bl	80061b4 <Error_Handler>
  }
}
 8005c82:	bf00      	nop
 8005c84:	3760      	adds	r7, #96	@ 0x60
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bd80      	pop	{r7, pc}
	...

08005c8c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005c92:	463b      	mov	r3, r7
 8005c94:	2200      	movs	r2, #0
 8005c96:	601a      	str	r2, [r3, #0]
 8005c98:	605a      	str	r2, [r3, #4]
 8005c9a:	609a      	str	r2, [r3, #8]
 8005c9c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8005c9e:	4b21      	ldr	r3, [pc, #132]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005ca0:	4a21      	ldr	r2, [pc, #132]	@ (8005d28 <MX_ADC1_Init+0x9c>)
 8005ca2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8005ca4:	4b1f      	ldr	r3, [pc, #124]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005ca6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8005caa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005cac:	4b1d      	ldr	r3, [pc, #116]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005cae:	2200      	movs	r2, #0
 8005cb0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8005cb2:	4b1c      	ldr	r3, [pc, #112]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005cb8:	4b1a      	ldr	r3, [pc, #104]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005cba:	2201      	movs	r2, #1
 8005cbc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005cbe:	4b19      	ldr	r3, [pc, #100]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005cc6:	4b17      	ldr	r3, [pc, #92]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005cc8:	2200      	movs	r2, #0
 8005cca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005ccc:	4b15      	ldr	r3, [pc, #84]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005cce:	4a17      	ldr	r2, [pc, #92]	@ (8005d2c <MX_ADC1_Init+0xa0>)
 8005cd0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005cd2:	4b14      	ldr	r3, [pc, #80]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8005cd8:	4b12      	ldr	r3, [pc, #72]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005cda:	2201      	movs	r2, #1
 8005cdc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8005cde:	4b11      	ldr	r3, [pc, #68]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005ce6:	4b0f      	ldr	r3, [pc, #60]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005ce8:	2201      	movs	r2, #1
 8005cea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005cec:	480d      	ldr	r0, [pc, #52]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005cee:	f000 fdc3 	bl	8006878 <HAL_ADC_Init>
 8005cf2:	4603      	mov	r3, r0
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d001      	beq.n	8005cfc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8005cf8:	f000 fa5c 	bl	80061b4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005d00:	2301      	movs	r3, #1
 8005d02:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8005d04:	2300      	movs	r3, #0
 8005d06:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005d08:	463b      	mov	r3, r7
 8005d0a:	4619      	mov	r1, r3
 8005d0c:	4805      	ldr	r0, [pc, #20]	@ (8005d24 <MX_ADC1_Init+0x98>)
 8005d0e:	f000 fdf7 	bl	8006900 <HAL_ADC_ConfigChannel>
 8005d12:	4603      	mov	r3, r0
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d001      	beq.n	8005d1c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8005d18:	f000 fa4c 	bl	80061b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005d1c:	bf00      	nop
 8005d1e:	3710      	adds	r7, #16
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	2000033c 	.word	0x2000033c
 8005d28:	40012000 	.word	0x40012000
 8005d2c:	0f000001 	.word	0x0f000001

08005d30 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005d34:	4b12      	ldr	r3, [pc, #72]	@ (8005d80 <MX_I2C1_Init+0x50>)
 8005d36:	4a13      	ldr	r2, [pc, #76]	@ (8005d84 <MX_I2C1_Init+0x54>)
 8005d38:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8005d3a:	4b11      	ldr	r3, [pc, #68]	@ (8005d80 <MX_I2C1_Init+0x50>)
 8005d3c:	4a12      	ldr	r2, [pc, #72]	@ (8005d88 <MX_I2C1_Init+0x58>)
 8005d3e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005d40:	4b0f      	ldr	r3, [pc, #60]	@ (8005d80 <MX_I2C1_Init+0x50>)
 8005d42:	2200      	movs	r2, #0
 8005d44:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8005d46:	4b0e      	ldr	r3, [pc, #56]	@ (8005d80 <MX_I2C1_Init+0x50>)
 8005d48:	2200      	movs	r2, #0
 8005d4a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8005d80 <MX_I2C1_Init+0x50>)
 8005d4e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005d52:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005d54:	4b0a      	ldr	r3, [pc, #40]	@ (8005d80 <MX_I2C1_Init+0x50>)
 8005d56:	2200      	movs	r2, #0
 8005d58:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8005d5a:	4b09      	ldr	r3, [pc, #36]	@ (8005d80 <MX_I2C1_Init+0x50>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005d60:	4b07      	ldr	r3, [pc, #28]	@ (8005d80 <MX_I2C1_Init+0x50>)
 8005d62:	2200      	movs	r2, #0
 8005d64:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005d66:	4b06      	ldr	r3, [pc, #24]	@ (8005d80 <MX_I2C1_Init+0x50>)
 8005d68:	2200      	movs	r2, #0
 8005d6a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005d6c:	4804      	ldr	r0, [pc, #16]	@ (8005d80 <MX_I2C1_Init+0x50>)
 8005d6e:	f001 fdb7 	bl	80078e0 <HAL_I2C_Init>
 8005d72:	4603      	mov	r3, r0
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d001      	beq.n	8005d7c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8005d78:	f000 fa1c 	bl	80061b4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005d7c:	bf00      	nop
 8005d7e:	bd80      	pop	{r7, pc}
 8005d80:	200003e4 	.word	0x200003e4
 8005d84:	40005400 	.word	0x40005400
 8005d88:	000186a0 	.word	0x000186a0

08005d8c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b08c      	sub	sp, #48	@ 0x30
 8005d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8005d92:	f107 030c 	add.w	r3, r7, #12
 8005d96:	2224      	movs	r2, #36	@ 0x24
 8005d98:	2100      	movs	r1, #0
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f005 fb09 	bl	800b3b2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005da0:	1d3b      	adds	r3, r7, #4
 8005da2:	2200      	movs	r2, #0
 8005da4:	601a      	str	r2, [r3, #0]
 8005da6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8005da8:	4b22      	ldr	r3, [pc, #136]	@ (8005e34 <MX_TIM1_Init+0xa8>)
 8005daa:	4a23      	ldr	r2, [pc, #140]	@ (8005e38 <MX_TIM1_Init+0xac>)
 8005dac:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8005dae:	4b21      	ldr	r3, [pc, #132]	@ (8005e34 <MX_TIM1_Init+0xa8>)
 8005db0:	2200      	movs	r2, #0
 8005db2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005db4:	4b1f      	ldr	r3, [pc, #124]	@ (8005e34 <MX_TIM1_Init+0xa8>)
 8005db6:	2200      	movs	r2, #0
 8005db8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2048;
 8005dba:	4b1e      	ldr	r3, [pc, #120]	@ (8005e34 <MX_TIM1_Init+0xa8>)
 8005dbc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005dc0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005dc2:	4b1c      	ldr	r3, [pc, #112]	@ (8005e34 <MX_TIM1_Init+0xa8>)
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8005dc8:	4b1a      	ldr	r3, [pc, #104]	@ (8005e34 <MX_TIM1_Init+0xa8>)
 8005dca:	2200      	movs	r2, #0
 8005dcc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005dce:	4b19      	ldr	r3, [pc, #100]	@ (8005e34 <MX_TIM1_Init+0xa8>)
 8005dd0:	2280      	movs	r2, #128	@ 0x80
 8005dd2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8005dd8:	2302      	movs	r3, #2
 8005dda:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005de0:	2300      	movs	r3, #0
 8005de2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8005de4:	230a      	movs	r3, #10
 8005de6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8005de8:	2302      	movs	r3, #2
 8005dea:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005dec:	2301      	movs	r3, #1
 8005dee:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005df0:	2300      	movs	r3, #0
 8005df2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8005df4:	230a      	movs	r3, #10
 8005df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005df8:	f107 030c 	add.w	r3, r7, #12
 8005dfc:	4619      	mov	r1, r3
 8005dfe:	480d      	ldr	r0, [pc, #52]	@ (8005e34 <MX_TIM1_Init+0xa8>)
 8005e00:	f003 fef4 	bl	8009bec <HAL_TIM_Encoder_Init>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d001      	beq.n	8005e0e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8005e0a:	f000 f9d3 	bl	80061b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005e12:	2300      	movs	r3, #0
 8005e14:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8005e16:	1d3b      	adds	r3, r7, #4
 8005e18:	4619      	mov	r1, r3
 8005e1a:	4806      	ldr	r0, [pc, #24]	@ (8005e34 <MX_TIM1_Init+0xa8>)
 8005e1c:	f004 fa08 	bl	800a230 <HAL_TIMEx_MasterConfigSynchronization>
 8005e20:	4603      	mov	r3, r0
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d001      	beq.n	8005e2a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8005e26:	f000 f9c5 	bl	80061b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8005e2a:	bf00      	nop
 8005e2c:	3730      	adds	r7, #48	@ 0x30
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
 8005e32:	bf00      	nop
 8005e34:	20000438 	.word	0x20000438
 8005e38:	40010000 	.word	0x40010000

08005e3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8005e40:	4b11      	ldr	r3, [pc, #68]	@ (8005e88 <MX_USART2_UART_Init+0x4c>)
 8005e42:	4a12      	ldr	r2, [pc, #72]	@ (8005e8c <MX_USART2_UART_Init+0x50>)
 8005e44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005e46:	4b10      	ldr	r3, [pc, #64]	@ (8005e88 <MX_USART2_UART_Init+0x4c>)
 8005e48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8005e4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8005e88 <MX_USART2_UART_Init+0x4c>)
 8005e50:	2200      	movs	r2, #0
 8005e52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005e54:	4b0c      	ldr	r3, [pc, #48]	@ (8005e88 <MX_USART2_UART_Init+0x4c>)
 8005e56:	2200      	movs	r2, #0
 8005e58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8005e88 <MX_USART2_UART_Init+0x4c>)
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005e60:	4b09      	ldr	r3, [pc, #36]	@ (8005e88 <MX_USART2_UART_Init+0x4c>)
 8005e62:	220c      	movs	r2, #12
 8005e64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005e66:	4b08      	ldr	r3, [pc, #32]	@ (8005e88 <MX_USART2_UART_Init+0x4c>)
 8005e68:	2200      	movs	r2, #0
 8005e6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005e6c:	4b06      	ldr	r3, [pc, #24]	@ (8005e88 <MX_USART2_UART_Init+0x4c>)
 8005e6e:	2200      	movs	r2, #0
 8005e70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005e72:	4805      	ldr	r0, [pc, #20]	@ (8005e88 <MX_USART2_UART_Init+0x4c>)
 8005e74:	f004 fa6c 	bl	800a350 <HAL_UART_Init>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d001      	beq.n	8005e82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005e7e:	f000 f999 	bl	80061b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8005e82:	bf00      	nop
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	20000480 	.word	0x20000480
 8005e8c:	40004400 	.word	0x40004400

08005e90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8005e96:	2300      	movs	r3, #0
 8005e98:	607b      	str	r3, [r7, #4]
 8005e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8005ecc <MX_DMA_Init+0x3c>)
 8005e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e9e:	4a0b      	ldr	r2, [pc, #44]	@ (8005ecc <MX_DMA_Init+0x3c>)
 8005ea0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8005ea6:	4b09      	ldr	r3, [pc, #36]	@ (8005ecc <MX_DMA_Init+0x3c>)
 8005ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005eae:	607b      	str	r3, [r7, #4]
 8005eb0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	2100      	movs	r1, #0
 8005eb6:	2038      	movs	r0, #56	@ 0x38
 8005eb8:	f001 f82b 	bl	8006f12 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8005ebc:	2038      	movs	r0, #56	@ 0x38
 8005ebe:	f001 f844 	bl	8006f4a <HAL_NVIC_EnableIRQ>

}
 8005ec2:	bf00      	nop
 8005ec4:	3708      	adds	r7, #8
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	40023800 	.word	0x40023800

08005ed0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b08a      	sub	sp, #40	@ 0x28
 8005ed4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ed6:	f107 0314 	add.w	r3, r7, #20
 8005eda:	2200      	movs	r2, #0
 8005edc:	601a      	str	r2, [r3, #0]
 8005ede:	605a      	str	r2, [r3, #4]
 8005ee0:	609a      	str	r2, [r3, #8]
 8005ee2:	60da      	str	r2, [r3, #12]
 8005ee4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005ee6:	2300      	movs	r3, #0
 8005ee8:	613b      	str	r3, [r7, #16]
 8005eea:	4b2d      	ldr	r3, [pc, #180]	@ (8005fa0 <MX_GPIO_Init+0xd0>)
 8005eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eee:	4a2c      	ldr	r2, [pc, #176]	@ (8005fa0 <MX_GPIO_Init+0xd0>)
 8005ef0:	f043 0304 	orr.w	r3, r3, #4
 8005ef4:	6313      	str	r3, [r2, #48]	@ 0x30
 8005ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8005fa0 <MX_GPIO_Init+0xd0>)
 8005ef8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005efa:	f003 0304 	and.w	r3, r3, #4
 8005efe:	613b      	str	r3, [r7, #16]
 8005f00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005f02:	2300      	movs	r3, #0
 8005f04:	60fb      	str	r3, [r7, #12]
 8005f06:	4b26      	ldr	r3, [pc, #152]	@ (8005fa0 <MX_GPIO_Init+0xd0>)
 8005f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f0a:	4a25      	ldr	r2, [pc, #148]	@ (8005fa0 <MX_GPIO_Init+0xd0>)
 8005f0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f12:	4b23      	ldr	r3, [pc, #140]	@ (8005fa0 <MX_GPIO_Init+0xd0>)
 8005f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f1a:	60fb      	str	r3, [r7, #12]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f1e:	2300      	movs	r3, #0
 8005f20:	60bb      	str	r3, [r7, #8]
 8005f22:	4b1f      	ldr	r3, [pc, #124]	@ (8005fa0 <MX_GPIO_Init+0xd0>)
 8005f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f26:	4a1e      	ldr	r2, [pc, #120]	@ (8005fa0 <MX_GPIO_Init+0xd0>)
 8005f28:	f043 0301 	orr.w	r3, r3, #1
 8005f2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f2e:	4b1c      	ldr	r3, [pc, #112]	@ (8005fa0 <MX_GPIO_Init+0xd0>)
 8005f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f32:	f003 0301 	and.w	r3, r3, #1
 8005f36:	60bb      	str	r3, [r7, #8]
 8005f38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	607b      	str	r3, [r7, #4]
 8005f3e:	4b18      	ldr	r3, [pc, #96]	@ (8005fa0 <MX_GPIO_Init+0xd0>)
 8005f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f42:	4a17      	ldr	r2, [pc, #92]	@ (8005fa0 <MX_GPIO_Init+0xd0>)
 8005f44:	f043 0302 	orr.w	r3, r3, #2
 8005f48:	6313      	str	r3, [r2, #48]	@ 0x30
 8005f4a:	4b15      	ldr	r3, [pc, #84]	@ (8005fa0 <MX_GPIO_Init+0xd0>)
 8005f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f4e:	f003 0302 	and.w	r3, r3, #2
 8005f52:	607b      	str	r3, [r7, #4]
 8005f54:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8005f56:	2200      	movs	r2, #0
 8005f58:	2120      	movs	r1, #32
 8005f5a:	4812      	ldr	r0, [pc, #72]	@ (8005fa4 <MX_GPIO_Init+0xd4>)
 8005f5c:	f001 fca6 	bl	80078ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8005f60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005f64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005f66:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8005f6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005f70:	f107 0314 	add.w	r3, r7, #20
 8005f74:	4619      	mov	r1, r3
 8005f76:	480c      	ldr	r0, [pc, #48]	@ (8005fa8 <MX_GPIO_Init+0xd8>)
 8005f78:	f001 faec 	bl	8007554 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8005f7c:	2320      	movs	r3, #32
 8005f7e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005f80:	2301      	movs	r3, #1
 8005f82:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f84:	2300      	movs	r3, #0
 8005f86:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8005f8c:	f107 0314 	add.w	r3, r7, #20
 8005f90:	4619      	mov	r1, r3
 8005f92:	4804      	ldr	r0, [pc, #16]	@ (8005fa4 <MX_GPIO_Init+0xd4>)
 8005f94:	f001 fade 	bl	8007554 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8005f98:	bf00      	nop
 8005f9a:	3728      	adds	r7, #40	@ 0x28
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bd80      	pop	{r7, pc}
 8005fa0:	40023800 	.word	0x40023800
 8005fa4:	40020000 	.word	0x40020000
 8005fa8:	40020800 	.word	0x40020800

08005fac <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b082      	sub	sp, #8
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f7ff fbc6 	bl	8005748 <ITM_SendChar>
	return 0;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3708      	adds	r7, #8
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}
	...

08005fc8 <set_accel_gyro_config>:
//taken from bmi323 lib
static int8_t set_accel_gyro_config(struct bmi3_dev *dev)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b0a0      	sub	sp, #128	@ 0x80
 8005fcc:	af02      	add	r7, sp, #8
 8005fce:	6078      	str	r0, [r7, #4]

    /* Structure to define accelerometer configuration. */
    struct bmi3_sens_config config[2];

    /* Structure to map interrupt */
    struct bmi3_map_int map_int = { 0 };
 8005fd0:	f107 030c 	add.w	r3, r7, #12
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	601a      	str	r2, [r3, #0]
 8005fd8:	605a      	str	r2, [r3, #4]
 8005fda:	609a      	str	r2, [r3, #8]
 8005fdc:	60da      	str	r2, [r3, #12]

    /* Configure the type of feature. */
    config[0].type = BMI323_ACCEL;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	773b      	strb	r3, [r7, #28]
    config[1].type = BMI323_GYRO;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

    /* Get default configurations for the type of feature selected. */
    rslt = bmi323_get_sensor_config(config, 2, dev);
 8005fe8:	f107 031c 	add.w	r3, r7, #28
 8005fec:	687a      	ldr	r2, [r7, #4]
 8005fee:	2102      	movs	r1, #2
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f7fe fc1b 	bl	800482c <bmi323_get_sensor_config>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    bmi3_error_codes_print_result("bmi323_get_sensor_config", rslt);
 8005ffc:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8006000:	4619      	mov	r1, r3
 8006002:	4829      	ldr	r0, [pc, #164]	@ (80060a8 <set_accel_gyro_config+0xe0>)
 8006004:	f7ff f9fa 	bl	80053fc <bmi3_error_codes_print_result>

    if (rslt == BMI323_OK)
 8006008:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 800600c:	2b00      	cmp	r3, #0
 800600e:	d145      	bne.n	800609c <set_accel_gyro_config+0xd4>
    {
        map_int.acc_drdy_int = BMI3_INT1;
 8006010:	2301      	movs	r3, #1
 8006012:	767b      	strb	r3, [r7, #25]
        map_int.gyr_drdy_int = BMI3_INT1;
 8006014:	2301      	movs	r3, #1
 8006016:	763b      	strb	r3, [r7, #24]
        map_int.temp_drdy_int = BMI3_INT1;
 8006018:	2301      	movs	r3, #1
 800601a:	75fb      	strb	r3, [r7, #23]

        /* Map data ready interrupt to interrupt pin. */
        rslt = bmi323_map_interrupt(map_int, dev);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	9300      	str	r3, [sp, #0]
 8006020:	f107 030c 	add.w	r3, r7, #12
 8006024:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006026:	f7fe fc16 	bl	8004856 <bmi323_map_interrupt>
 800602a:	4603      	mov	r3, r0
 800602c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
        bmi3_error_codes_print_result("bmi323_map_interrupt", rslt);
 8006030:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8006034:	4619      	mov	r1, r3
 8006036:	481d      	ldr	r0, [pc, #116]	@ (80060ac <set_accel_gyro_config+0xe4>)
 8006038:	f7ff f9e0 	bl	80053fc <bmi3_error_codes_print_result>

        if (rslt == BMI323_OK)
 800603c:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8006040:	2b00      	cmp	r3, #0
 8006042:	d12b      	bne.n	800609c <set_accel_gyro_config+0xd4>
        {
            /* NOTE: The user can change the following configuration parameters according to their requirement. */
            /* Output Data Rate. By default ODR is set as 100Hz for accel. */
            config[0].cfg.acc.odr = BMI3_ACC_ODR_50HZ;
 8006044:	2307      	movs	r3, #7
 8006046:	77bb      	strb	r3, [r7, #30]

            /* Gravity range of the sensor (+/- 2G, 4G, 8G, 16G). */
            config[0].cfg.acc.range = BMI3_ACC_RANGE_2G;
 8006048:	2300      	movs	r3, #0
 800604a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

            /* The Accel bandwidth coefficient defines the 3 dB cutoff frequency in relation to the ODR. */
            config[0].cfg.acc.bwp = BMI3_ACC_BW_ODR_QUARTER;
 800604e:	2301      	movs	r3, #1
 8006050:	77fb      	strb	r3, [r7, #31]

            /* Set number of average samples for accel. */
            config[0].cfg.acc.avg_num = BMI3_ACC_AVG64;
 8006052:	2306      	movs	r3, #6
 8006054:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            /* Enable the accel mode where averaging of samples
             * will be done based on above set bandwidth and ODR.
             * Note : By default accel is disabled. The accel will get enable by selecting the mode.
             */
            config[0].cfg.acc.acc_mode = BMI3_ACC_MODE_NORMAL;
 8006058:	2304      	movs	r3, #4
 800605a:	f887 3020 	strb.w	r3, [r7, #32]

            /* Output Data Rate. By default ODR is set as 100Hz for gyro. */
            config[1].cfg.gyr.odr = BMI3_GYR_ODR_50HZ;
 800605e:	2307      	movs	r3, #7
 8006060:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

            /* Gyroscope Angular Rate Measurement Range. By default the range is 2000dps. */
            config[1].cfg.gyr.range = BMI3_GYR_RANGE_2000DPS;
 8006064:	2304      	movs	r3, #4
 8006066:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
            /*  The Gyroscope bandwidth coefficient defines the 3 dB cutoff frequency in relation to the ODR
             *  Value   Name      Description
             *    0   odr_half   BW = gyr_odr/2
             *    1  odr_quarter BW = gyr_odr/4
             */
            config[1].cfg.gyr.bwp = BMI3_GYR_BW_ODR_HALF;
 800606a:	2300      	movs	r3, #0
 800606c:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

            /* By default the gyro is disabled. Gyro is enabled by selecting the mode. */
            config[1].cfg.gyr.gyr_mode = BMI3_GYR_MODE_NORMAL;
 8006070:	2304      	movs	r3, #4
 8006072:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
             *  0b011     avg_8   Averaging of 8 samples
             *  0b100     avg_16  Averaging of 16 samples
             *  0b101     avg_32  Averaging of 32 samples
             *  0b110     avg_64  Averaging of 64 samples
             */
            config[1].cfg.gyr.avg_num = BMI3_GYR_AVG1;
 8006076:	2300      	movs	r3, #0
 8006078:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e

            /* Set the accel and gyro configurations. */
            rslt = bmi323_set_sensor_config(config, 2, dev);
 800607c:	f107 031c 	add.w	r3, r7, #28
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	2102      	movs	r1, #2
 8006084:	4618      	mov	r0, r3
 8006086:	f7fe fbbc 	bl	8004802 <bmi323_set_sensor_config>
 800608a:	4603      	mov	r3, r0
 800608c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
            bmi3_error_codes_print_result("bmi323_set_sensor_config", rslt);
 8006090:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8006094:	4619      	mov	r1, r3
 8006096:	4806      	ldr	r0, [pc, #24]	@ (80060b0 <set_accel_gyro_config+0xe8>)
 8006098:	f7ff f9b0 	bl	80053fc <bmi3_error_codes_print_result>
        }
    }

    return rslt;
 800609c:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3778      	adds	r7, #120	@ 0x78
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}
 80060a8:	0800e3e0 	.word	0x0800e3e0
 80060ac:	0800e3fc 	.word	0x0800e3fc
 80060b0:	0800e414 	.word	0x0800e414

080060b4 <lsb_to_g>:
 *
 *  @return Accel values in Gravity(G)
 *
 */
static float lsb_to_g(int16_t val, float g_range, uint8_t bit_width)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b086      	sub	sp, #24
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	4603      	mov	r3, r0
 80060bc:	ed87 0a00 	vstr	s0, [r7]
 80060c0:	460a      	mov	r2, r1
 80060c2:	80fb      	strh	r3, [r7, #6]
 80060c4:	4613      	mov	r3, r2
 80060c6:	717b      	strb	r3, [r7, #5]
    double power = 2;
 80060c8:	f04f 0200 	mov.w	r2, #0
 80060cc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80060d0:	e9c7 2304 	strd	r2, r3, [r7, #16]

    float half_scale = (float)((pow((double)power, (double)bit_width) / 2.0f));
 80060d4:	797b      	ldrb	r3, [r7, #5]
 80060d6:	4618      	mov	r0, r3
 80060d8:	f7fa fa34 	bl	8000544 <__aeabi_ui2d>
 80060dc:	4602      	mov	r2, r0
 80060de:	460b      	mov	r3, r1
 80060e0:	ec43 2b11 	vmov	d1, r2, r3
 80060e4:	ed97 0b04 	vldr	d0, [r7, #16]
 80060e8:	f007 f88c 	bl	800d204 <pow>
 80060ec:	ec51 0b10 	vmov	r0, r1, d0
 80060f0:	f04f 0200 	mov.w	r2, #0
 80060f4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80060f8:	f7fa fbc8 	bl	800088c <__aeabi_ddiv>
 80060fc:	4602      	mov	r2, r0
 80060fe:	460b      	mov	r3, r1
 8006100:	4610      	mov	r0, r2
 8006102:	4619      	mov	r1, r3
 8006104:	f7fa fd70 	bl	8000be8 <__aeabi_d2f>
 8006108:	4603      	mov	r3, r0
 800610a:	60fb      	str	r3, [r7, #12]

    return (val * g_range) / half_scale;
 800610c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006110:	ee07 3a90 	vmov	s15, r3
 8006114:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006118:	edd7 7a00 	vldr	s15, [r7]
 800611c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006120:	edd7 7a03 	vldr	s15, [r7, #12]
 8006124:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006128:	eef0 7a66 	vmov.f32	s15, s13
}
 800612c:	eeb0 0a67 	vmov.f32	s0, s15
 8006130:	3718      	adds	r7, #24
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}

08006136 <lsb_to_dps>:
/*!
 * @brief This function converts lsb to degree per second for 16 bit gyro at
 * range 125, 250, 500, 1000 or 2000dps.
 */
static float lsb_to_dps(int16_t val, float dps, uint8_t bit_width)
{
 8006136:	b580      	push	{r7, lr}
 8006138:	b086      	sub	sp, #24
 800613a:	af00      	add	r7, sp, #0
 800613c:	4603      	mov	r3, r0
 800613e:	ed87 0a00 	vstr	s0, [r7]
 8006142:	460a      	mov	r2, r1
 8006144:	80fb      	strh	r3, [r7, #6]
 8006146:	4613      	mov	r3, r2
 8006148:	717b      	strb	r3, [r7, #5]
    double power = 2;
 800614a:	f04f 0200 	mov.w	r2, #0
 800614e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006152:	e9c7 2304 	strd	r2, r3, [r7, #16]

    float half_scale = (float)((pow((double)power, (double)bit_width) / 2.0f));
 8006156:	797b      	ldrb	r3, [r7, #5]
 8006158:	4618      	mov	r0, r3
 800615a:	f7fa f9f3 	bl	8000544 <__aeabi_ui2d>
 800615e:	4602      	mov	r2, r0
 8006160:	460b      	mov	r3, r1
 8006162:	ec43 2b11 	vmov	d1, r2, r3
 8006166:	ed97 0b04 	vldr	d0, [r7, #16]
 800616a:	f007 f84b 	bl	800d204 <pow>
 800616e:	ec51 0b10 	vmov	r0, r1, d0
 8006172:	f04f 0200 	mov.w	r2, #0
 8006176:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800617a:	f7fa fb87 	bl	800088c <__aeabi_ddiv>
 800617e:	4602      	mov	r2, r0
 8006180:	460b      	mov	r3, r1
 8006182:	4610      	mov	r0, r2
 8006184:	4619      	mov	r1, r3
 8006186:	f7fa fd2f 	bl	8000be8 <__aeabi_d2f>
 800618a:	4603      	mov	r3, r0
 800618c:	60fb      	str	r3, [r7, #12]

    return (dps / (half_scale)) * (val);
 800618e:	edd7 6a00 	vldr	s13, [r7]
 8006192:	edd7 7a03 	vldr	s15, [r7, #12]
 8006196:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800619a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800619e:	ee07 3a90 	vmov	s15, r3
 80061a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061a6:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80061aa:	eeb0 0a67 	vmov.f32	s0, s15
 80061ae:	3718      	adds	r7, #24
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80061b4:	b480      	push	{r7}
 80061b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80061b8:	b672      	cpsid	i
}
 80061ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80061bc:	bf00      	nop
 80061be:	e7fd      	b.n	80061bc <Error_Handler+0x8>

080061c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b082      	sub	sp, #8
 80061c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80061c6:	2300      	movs	r3, #0
 80061c8:	607b      	str	r3, [r7, #4]
 80061ca:	4b10      	ldr	r3, [pc, #64]	@ (800620c <HAL_MspInit+0x4c>)
 80061cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061ce:	4a0f      	ldr	r2, [pc, #60]	@ (800620c <HAL_MspInit+0x4c>)
 80061d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80061d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80061d6:	4b0d      	ldr	r3, [pc, #52]	@ (800620c <HAL_MspInit+0x4c>)
 80061d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061de:	607b      	str	r3, [r7, #4]
 80061e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80061e2:	2300      	movs	r3, #0
 80061e4:	603b      	str	r3, [r7, #0]
 80061e6:	4b09      	ldr	r3, [pc, #36]	@ (800620c <HAL_MspInit+0x4c>)
 80061e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ea:	4a08      	ldr	r2, [pc, #32]	@ (800620c <HAL_MspInit+0x4c>)
 80061ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80061f2:	4b06      	ldr	r3, [pc, #24]	@ (800620c <HAL_MspInit+0x4c>)
 80061f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061fa:	603b      	str	r3, [r7, #0]
 80061fc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80061fe:	2007      	movs	r0, #7
 8006200:	f000 fe7c 	bl	8006efc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006204:	bf00      	nop
 8006206:	3708      	adds	r7, #8
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	40023800 	.word	0x40023800

08006210 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b08a      	sub	sp, #40	@ 0x28
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006218:	f107 0314 	add.w	r3, r7, #20
 800621c:	2200      	movs	r2, #0
 800621e:	601a      	str	r2, [r3, #0]
 8006220:	605a      	str	r2, [r3, #4]
 8006222:	609a      	str	r2, [r3, #8]
 8006224:	60da      	str	r2, [r3, #12]
 8006226:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	4a2f      	ldr	r2, [pc, #188]	@ (80062ec <HAL_ADC_MspInit+0xdc>)
 800622e:	4293      	cmp	r3, r2
 8006230:	d157      	bne.n	80062e2 <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006232:	2300      	movs	r3, #0
 8006234:	613b      	str	r3, [r7, #16]
 8006236:	4b2e      	ldr	r3, [pc, #184]	@ (80062f0 <HAL_ADC_MspInit+0xe0>)
 8006238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800623a:	4a2d      	ldr	r2, [pc, #180]	@ (80062f0 <HAL_ADC_MspInit+0xe0>)
 800623c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006240:	6453      	str	r3, [r2, #68]	@ 0x44
 8006242:	4b2b      	ldr	r3, [pc, #172]	@ (80062f0 <HAL_ADC_MspInit+0xe0>)
 8006244:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006246:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800624a:	613b      	str	r3, [r7, #16]
 800624c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800624e:	2300      	movs	r3, #0
 8006250:	60fb      	str	r3, [r7, #12]
 8006252:	4b27      	ldr	r3, [pc, #156]	@ (80062f0 <HAL_ADC_MspInit+0xe0>)
 8006254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006256:	4a26      	ldr	r2, [pc, #152]	@ (80062f0 <HAL_ADC_MspInit+0xe0>)
 8006258:	f043 0301 	orr.w	r3, r3, #1
 800625c:	6313      	str	r3, [r2, #48]	@ 0x30
 800625e:	4b24      	ldr	r3, [pc, #144]	@ (80062f0 <HAL_ADC_MspInit+0xe0>)
 8006260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	60fb      	str	r3, [r7, #12]
 8006268:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Hall_sensor_Pin;
 800626a:	2301      	movs	r3, #1
 800626c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800626e:	2303      	movs	r3, #3
 8006270:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006272:	2300      	movs	r3, #0
 8006274:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Hall_sensor_GPIO_Port, &GPIO_InitStruct);
 8006276:	f107 0314 	add.w	r3, r7, #20
 800627a:	4619      	mov	r1, r3
 800627c:	481d      	ldr	r0, [pc, #116]	@ (80062f4 <HAL_ADC_MspInit+0xe4>)
 800627e:	f001 f969 	bl	8007554 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8006282:	4b1d      	ldr	r3, [pc, #116]	@ (80062f8 <HAL_ADC_MspInit+0xe8>)
 8006284:	4a1d      	ldr	r2, [pc, #116]	@ (80062fc <HAL_ADC_MspInit+0xec>)
 8006286:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8006288:	4b1b      	ldr	r3, [pc, #108]	@ (80062f8 <HAL_ADC_MspInit+0xe8>)
 800628a:	2200      	movs	r2, #0
 800628c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800628e:	4b1a      	ldr	r3, [pc, #104]	@ (80062f8 <HAL_ADC_MspInit+0xe8>)
 8006290:	2200      	movs	r2, #0
 8006292:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006294:	4b18      	ldr	r3, [pc, #96]	@ (80062f8 <HAL_ADC_MspInit+0xe8>)
 8006296:	2200      	movs	r2, #0
 8006298:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800629a:	4b17      	ldr	r3, [pc, #92]	@ (80062f8 <HAL_ADC_MspInit+0xe8>)
 800629c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80062a0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80062a2:	4b15      	ldr	r3, [pc, #84]	@ (80062f8 <HAL_ADC_MspInit+0xe8>)
 80062a4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80062a8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80062aa:	4b13      	ldr	r3, [pc, #76]	@ (80062f8 <HAL_ADC_MspInit+0xe8>)
 80062ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80062b0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80062b2:	4b11      	ldr	r3, [pc, #68]	@ (80062f8 <HAL_ADC_MspInit+0xe8>)
 80062b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80062b8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80062ba:	4b0f      	ldr	r3, [pc, #60]	@ (80062f8 <HAL_ADC_MspInit+0xe8>)
 80062bc:	2200      	movs	r2, #0
 80062be:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80062c0:	4b0d      	ldr	r3, [pc, #52]	@ (80062f8 <HAL_ADC_MspInit+0xe8>)
 80062c2:	2200      	movs	r2, #0
 80062c4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80062c6:	480c      	ldr	r0, [pc, #48]	@ (80062f8 <HAL_ADC_MspInit+0xe8>)
 80062c8:	f000 fe5a 	bl	8006f80 <HAL_DMA_Init>
 80062cc:	4603      	mov	r3, r0
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d001      	beq.n	80062d6 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80062d2:	f7ff ff6f 	bl	80061b4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a07      	ldr	r2, [pc, #28]	@ (80062f8 <HAL_ADC_MspInit+0xe8>)
 80062da:	639a      	str	r2, [r3, #56]	@ 0x38
 80062dc:	4a06      	ldr	r2, [pc, #24]	@ (80062f8 <HAL_ADC_MspInit+0xe8>)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80062e2:	bf00      	nop
 80062e4:	3728      	adds	r7, #40	@ 0x28
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	40012000 	.word	0x40012000
 80062f0:	40023800 	.word	0x40023800
 80062f4:	40020000 	.word	0x40020000
 80062f8:	20000384 	.word	0x20000384
 80062fc:	40026410 	.word	0x40026410

08006300 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b08a      	sub	sp, #40	@ 0x28
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006308:	f107 0314 	add.w	r3, r7, #20
 800630c:	2200      	movs	r2, #0
 800630e:	601a      	str	r2, [r3, #0]
 8006310:	605a      	str	r2, [r3, #4]
 8006312:	609a      	str	r2, [r3, #8]
 8006314:	60da      	str	r2, [r3, #12]
 8006316:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a19      	ldr	r2, [pc, #100]	@ (8006384 <HAL_I2C_MspInit+0x84>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d12b      	bne.n	800637a <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006322:	2300      	movs	r3, #0
 8006324:	613b      	str	r3, [r7, #16]
 8006326:	4b18      	ldr	r3, [pc, #96]	@ (8006388 <HAL_I2C_MspInit+0x88>)
 8006328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800632a:	4a17      	ldr	r2, [pc, #92]	@ (8006388 <HAL_I2C_MspInit+0x88>)
 800632c:	f043 0302 	orr.w	r3, r3, #2
 8006330:	6313      	str	r3, [r2, #48]	@ 0x30
 8006332:	4b15      	ldr	r3, [pc, #84]	@ (8006388 <HAL_I2C_MspInit+0x88>)
 8006334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006336:	f003 0302 	and.w	r3, r3, #2
 800633a:	613b      	str	r3, [r7, #16]
 800633c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800633e:	23c0      	movs	r3, #192	@ 0xc0
 8006340:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006342:	2312      	movs	r3, #18
 8006344:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006346:	2300      	movs	r3, #0
 8006348:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800634a:	2303      	movs	r3, #3
 800634c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800634e:	2304      	movs	r3, #4
 8006350:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006352:	f107 0314 	add.w	r3, r7, #20
 8006356:	4619      	mov	r1, r3
 8006358:	480c      	ldr	r0, [pc, #48]	@ (800638c <HAL_I2C_MspInit+0x8c>)
 800635a:	f001 f8fb 	bl	8007554 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800635e:	2300      	movs	r3, #0
 8006360:	60fb      	str	r3, [r7, #12]
 8006362:	4b09      	ldr	r3, [pc, #36]	@ (8006388 <HAL_I2C_MspInit+0x88>)
 8006364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006366:	4a08      	ldr	r2, [pc, #32]	@ (8006388 <HAL_I2C_MspInit+0x88>)
 8006368:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800636c:	6413      	str	r3, [r2, #64]	@ 0x40
 800636e:	4b06      	ldr	r3, [pc, #24]	@ (8006388 <HAL_I2C_MspInit+0x88>)
 8006370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006372:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006376:	60fb      	str	r3, [r7, #12]
 8006378:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800637a:	bf00      	nop
 800637c:	3728      	adds	r7, #40	@ 0x28
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	40005400 	.word	0x40005400
 8006388:	40023800 	.word	0x40023800
 800638c:	40020400 	.word	0x40020400

08006390 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b08a      	sub	sp, #40	@ 0x28
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006398:	f107 0314 	add.w	r3, r7, #20
 800639c:	2200      	movs	r2, #0
 800639e:	601a      	str	r2, [r3, #0]
 80063a0:	605a      	str	r2, [r3, #4]
 80063a2:	609a      	str	r2, [r3, #8]
 80063a4:	60da      	str	r2, [r3, #12]
 80063a6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a1d      	ldr	r2, [pc, #116]	@ (8006424 <HAL_TIM_Encoder_MspInit+0x94>)
 80063ae:	4293      	cmp	r3, r2
 80063b0:	d134      	bne.n	800641c <HAL_TIM_Encoder_MspInit+0x8c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80063b2:	2300      	movs	r3, #0
 80063b4:	613b      	str	r3, [r7, #16]
 80063b6:	4b1c      	ldr	r3, [pc, #112]	@ (8006428 <HAL_TIM_Encoder_MspInit+0x98>)
 80063b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ba:	4a1b      	ldr	r2, [pc, #108]	@ (8006428 <HAL_TIM_Encoder_MspInit+0x98>)
 80063bc:	f043 0301 	orr.w	r3, r3, #1
 80063c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80063c2:	4b19      	ldr	r3, [pc, #100]	@ (8006428 <HAL_TIM_Encoder_MspInit+0x98>)
 80063c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063c6:	f003 0301 	and.w	r3, r3, #1
 80063ca:	613b      	str	r3, [r7, #16]
 80063cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80063ce:	2300      	movs	r3, #0
 80063d0:	60fb      	str	r3, [r7, #12]
 80063d2:	4b15      	ldr	r3, [pc, #84]	@ (8006428 <HAL_TIM_Encoder_MspInit+0x98>)
 80063d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063d6:	4a14      	ldr	r2, [pc, #80]	@ (8006428 <HAL_TIM_Encoder_MspInit+0x98>)
 80063d8:	f043 0301 	orr.w	r3, r3, #1
 80063dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80063de:	4b12      	ldr	r3, [pc, #72]	@ (8006428 <HAL_TIM_Encoder_MspInit+0x98>)
 80063e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063e2:	f003 0301 	and.w	r3, r3, #1
 80063e6:	60fb      	str	r3, [r7, #12]
 80063e8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80063ea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80063ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80063f0:	2302      	movs	r3, #2
 80063f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063f4:	2300      	movs	r3, #0
 80063f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80063f8:	2300      	movs	r3, #0
 80063fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80063fc:	2301      	movs	r3, #1
 80063fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006400:	f107 0314 	add.w	r3, r7, #20
 8006404:	4619      	mov	r1, r3
 8006406:	4809      	ldr	r0, [pc, #36]	@ (800642c <HAL_TIM_Encoder_MspInit+0x9c>)
 8006408:	f001 f8a4 	bl	8007554 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800640c:	2200      	movs	r2, #0
 800640e:	2100      	movs	r1, #0
 8006410:	2019      	movs	r0, #25
 8006412:	f000 fd7e 	bl	8006f12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8006416:	2019      	movs	r0, #25
 8006418:	f000 fd97 	bl	8006f4a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 800641c:	bf00      	nop
 800641e:	3728      	adds	r7, #40	@ 0x28
 8006420:	46bd      	mov	sp, r7
 8006422:	bd80      	pop	{r7, pc}
 8006424:	40010000 	.word	0x40010000
 8006428:	40023800 	.word	0x40023800
 800642c:	40020000 	.word	0x40020000

08006430 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8006430:	b580      	push	{r7, lr}
 8006432:	b08a      	sub	sp, #40	@ 0x28
 8006434:	af00      	add	r7, sp, #0
 8006436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006438:	f107 0314 	add.w	r3, r7, #20
 800643c:	2200      	movs	r2, #0
 800643e:	601a      	str	r2, [r3, #0]
 8006440:	605a      	str	r2, [r3, #4]
 8006442:	609a      	str	r2, [r3, #8]
 8006444:	60da      	str	r2, [r3, #12]
 8006446:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a19      	ldr	r2, [pc, #100]	@ (80064b4 <HAL_UART_MspInit+0x84>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d12b      	bne.n	80064aa <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006452:	2300      	movs	r3, #0
 8006454:	613b      	str	r3, [r7, #16]
 8006456:	4b18      	ldr	r3, [pc, #96]	@ (80064b8 <HAL_UART_MspInit+0x88>)
 8006458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800645a:	4a17      	ldr	r2, [pc, #92]	@ (80064b8 <HAL_UART_MspInit+0x88>)
 800645c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006460:	6413      	str	r3, [r2, #64]	@ 0x40
 8006462:	4b15      	ldr	r3, [pc, #84]	@ (80064b8 <HAL_UART_MspInit+0x88>)
 8006464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800646a:	613b      	str	r3, [r7, #16]
 800646c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800646e:	2300      	movs	r3, #0
 8006470:	60fb      	str	r3, [r7, #12]
 8006472:	4b11      	ldr	r3, [pc, #68]	@ (80064b8 <HAL_UART_MspInit+0x88>)
 8006474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006476:	4a10      	ldr	r2, [pc, #64]	@ (80064b8 <HAL_UART_MspInit+0x88>)
 8006478:	f043 0301 	orr.w	r3, r3, #1
 800647c:	6313      	str	r3, [r2, #48]	@ 0x30
 800647e:	4b0e      	ldr	r3, [pc, #56]	@ (80064b8 <HAL_UART_MspInit+0x88>)
 8006480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006482:	f003 0301 	and.w	r3, r3, #1
 8006486:	60fb      	str	r3, [r7, #12]
 8006488:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800648a:	230c      	movs	r3, #12
 800648c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800648e:	2302      	movs	r3, #2
 8006490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006492:	2300      	movs	r3, #0
 8006494:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006496:	2303      	movs	r3, #3
 8006498:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800649a:	2307      	movs	r3, #7
 800649c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800649e:	f107 0314 	add.w	r3, r7, #20
 80064a2:	4619      	mov	r1, r3
 80064a4:	4805      	ldr	r0, [pc, #20]	@ (80064bc <HAL_UART_MspInit+0x8c>)
 80064a6:	f001 f855 	bl	8007554 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80064aa:	bf00      	nop
 80064ac:	3728      	adds	r7, #40	@ 0x28
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	40004400 	.word	0x40004400
 80064b8:	40023800 	.word	0x40023800
 80064bc:	40020000 	.word	0x40020000

080064c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80064c0:	b480      	push	{r7}
 80064c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80064c4:	bf00      	nop
 80064c6:	e7fd      	b.n	80064c4 <NMI_Handler+0x4>

080064c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80064c8:	b480      	push	{r7}
 80064ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80064cc:	bf00      	nop
 80064ce:	e7fd      	b.n	80064cc <HardFault_Handler+0x4>

080064d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80064d0:	b480      	push	{r7}
 80064d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80064d4:	bf00      	nop
 80064d6:	e7fd      	b.n	80064d4 <MemManage_Handler+0x4>

080064d8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80064d8:	b480      	push	{r7}
 80064da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80064dc:	bf00      	nop
 80064de:	e7fd      	b.n	80064dc <BusFault_Handler+0x4>

080064e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80064e0:	b480      	push	{r7}
 80064e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80064e4:	bf00      	nop
 80064e6:	e7fd      	b.n	80064e4 <UsageFault_Handler+0x4>

080064e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80064e8:	b480      	push	{r7}
 80064ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80064ec:	bf00      	nop
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr

080064f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80064f6:	b480      	push	{r7}
 80064f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80064fa:	bf00      	nop
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006504:	b480      	push	{r7}
 8006506:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006508:	bf00      	nop
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr

08006512 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006512:	b580      	push	{r7, lr}
 8006514:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006516:	f000 f96b 	bl	80067f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800651a:	bf00      	nop
 800651c:	bd80      	pop	{r7, pc}
	...

08006520 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8006524:	4802      	ldr	r0, [pc, #8]	@ (8006530 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8006526:	f003 fc95 	bl	8009e54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800652a:	bf00      	nop
 800652c:	bd80      	pop	{r7, pc}
 800652e:	bf00      	nop
 8006530:	20000438 	.word	0x20000438

08006534 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006538:	4802      	ldr	r0, [pc, #8]	@ (8006544 <DMA2_Stream0_IRQHandler+0x10>)
 800653a:	f000 fdcf 	bl	80070dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800653e:	bf00      	nop
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop
 8006544:	20000384 	.word	0x20000384

08006548 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006548:	b480      	push	{r7}
 800654a:	af00      	add	r7, sp, #0
  return 1;
 800654c:	2301      	movs	r3, #1
}
 800654e:	4618      	mov	r0, r3
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <_kill>:

int _kill(int pid, int sig)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	b082      	sub	sp, #8
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
 8006560:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8006562:	f004 ff79 	bl	800b458 <__errno>
 8006566:	4603      	mov	r3, r0
 8006568:	2216      	movs	r2, #22
 800656a:	601a      	str	r2, [r3, #0]
  return -1;
 800656c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006570:	4618      	mov	r0, r3
 8006572:	3708      	adds	r7, #8
 8006574:	46bd      	mov	sp, r7
 8006576:	bd80      	pop	{r7, pc}

08006578 <_exit>:

void _exit (int status)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b082      	sub	sp, #8
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006580:	f04f 31ff 	mov.w	r1, #4294967295
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f7ff ffe7 	bl	8006558 <_kill>
  while (1) {}    /* Make sure we hang here */
 800658a:	bf00      	nop
 800658c:	e7fd      	b.n	800658a <_exit+0x12>

0800658e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800658e:	b580      	push	{r7, lr}
 8006590:	b086      	sub	sp, #24
 8006592:	af00      	add	r7, sp, #0
 8006594:	60f8      	str	r0, [r7, #12]
 8006596:	60b9      	str	r1, [r7, #8]
 8006598:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800659a:	2300      	movs	r3, #0
 800659c:	617b      	str	r3, [r7, #20]
 800659e:	e00a      	b.n	80065b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80065a0:	f3af 8000 	nop.w
 80065a4:	4601      	mov	r1, r0
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	1c5a      	adds	r2, r3, #1
 80065aa:	60ba      	str	r2, [r7, #8]
 80065ac:	b2ca      	uxtb	r2, r1
 80065ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	3301      	adds	r3, #1
 80065b4:	617b      	str	r3, [r7, #20]
 80065b6:	697a      	ldr	r2, [r7, #20]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	429a      	cmp	r2, r3
 80065bc:	dbf0      	blt.n	80065a0 <_read+0x12>
  }

  return len;
 80065be:	687b      	ldr	r3, [r7, #4]
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3718      	adds	r7, #24
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b086      	sub	sp, #24
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	60f8      	str	r0, [r7, #12]
 80065d0:	60b9      	str	r1, [r7, #8]
 80065d2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80065d4:	2300      	movs	r3, #0
 80065d6:	617b      	str	r3, [r7, #20]
 80065d8:	e009      	b.n	80065ee <_write+0x26>
  {
    __io_putchar(*ptr++);
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	1c5a      	adds	r2, r3, #1
 80065de:	60ba      	str	r2, [r7, #8]
 80065e0:	781b      	ldrb	r3, [r3, #0]
 80065e2:	4618      	mov	r0, r3
 80065e4:	f7ff fce2 	bl	8005fac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	3301      	adds	r3, #1
 80065ec:	617b      	str	r3, [r7, #20]
 80065ee:	697a      	ldr	r2, [r7, #20]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	dbf1      	blt.n	80065da <_write+0x12>
  }
  return len;
 80065f6:	687b      	ldr	r3, [r7, #4]
}
 80065f8:	4618      	mov	r0, r3
 80065fa:	3718      	adds	r7, #24
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}

08006600 <_close>:

int _close(int file)
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8006608:	f04f 33ff 	mov.w	r3, #4294967295
}
 800660c:	4618      	mov	r0, r3
 800660e:	370c      	adds	r7, #12
 8006610:	46bd      	mov	sp, r7
 8006612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006616:	4770      	bx	lr

08006618 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
 800661e:	6078      	str	r0, [r7, #4]
 8006620:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8006622:	683b      	ldr	r3, [r7, #0]
 8006624:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006628:	605a      	str	r2, [r3, #4]
  return 0;
 800662a:	2300      	movs	r3, #0
}
 800662c:	4618      	mov	r0, r3
 800662e:	370c      	adds	r7, #12
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <_isatty>:

int _isatty(int file)
{
 8006638:	b480      	push	{r7}
 800663a:	b083      	sub	sp, #12
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006640:	2301      	movs	r3, #1
}
 8006642:	4618      	mov	r0, r3
 8006644:	370c      	adds	r7, #12
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr

0800664e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800664e:	b480      	push	{r7}
 8006650:	b085      	sub	sp, #20
 8006652:	af00      	add	r7, sp, #0
 8006654:	60f8      	str	r0, [r7, #12]
 8006656:	60b9      	str	r1, [r7, #8]
 8006658:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800665a:	2300      	movs	r3, #0
}
 800665c:	4618      	mov	r0, r3
 800665e:	3714      	adds	r7, #20
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b086      	sub	sp, #24
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006670:	4a14      	ldr	r2, [pc, #80]	@ (80066c4 <_sbrk+0x5c>)
 8006672:	4b15      	ldr	r3, [pc, #84]	@ (80066c8 <_sbrk+0x60>)
 8006674:	1ad3      	subs	r3, r2, r3
 8006676:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006678:	697b      	ldr	r3, [r7, #20]
 800667a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800667c:	4b13      	ldr	r3, [pc, #76]	@ (80066cc <_sbrk+0x64>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d102      	bne.n	800668a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006684:	4b11      	ldr	r3, [pc, #68]	@ (80066cc <_sbrk+0x64>)
 8006686:	4a12      	ldr	r2, [pc, #72]	@ (80066d0 <_sbrk+0x68>)
 8006688:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800668a:	4b10      	ldr	r3, [pc, #64]	@ (80066cc <_sbrk+0x64>)
 800668c:	681a      	ldr	r2, [r3, #0]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	4413      	add	r3, r2
 8006692:	693a      	ldr	r2, [r7, #16]
 8006694:	429a      	cmp	r2, r3
 8006696:	d207      	bcs.n	80066a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006698:	f004 fede 	bl	800b458 <__errno>
 800669c:	4603      	mov	r3, r0
 800669e:	220c      	movs	r2, #12
 80066a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80066a2:	f04f 33ff 	mov.w	r3, #4294967295
 80066a6:	e009      	b.n	80066bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80066a8:	4b08      	ldr	r3, [pc, #32]	@ (80066cc <_sbrk+0x64>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80066ae:	4b07      	ldr	r3, [pc, #28]	@ (80066cc <_sbrk+0x64>)
 80066b0:	681a      	ldr	r2, [r3, #0]
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4413      	add	r3, r2
 80066b6:	4a05      	ldr	r2, [pc, #20]	@ (80066cc <_sbrk+0x64>)
 80066b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80066ba:	68fb      	ldr	r3, [r7, #12]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3718      	adds	r7, #24
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	20020000 	.word	0x20020000
 80066c8:	00000400 	.word	0x00000400
 80066cc:	20000554 	.word	0x20000554
 80066d0:	200006a8 	.word	0x200006a8

080066d4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80066d4:	b480      	push	{r7}
 80066d6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80066d8:	4b06      	ldr	r3, [pc, #24]	@ (80066f4 <SystemInit+0x20>)
 80066da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066de:	4a05      	ldr	r2, [pc, #20]	@ (80066f4 <SystemInit+0x20>)
 80066e0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80066e4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80066e8:	bf00      	nop
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	e000ed00 	.word	0xe000ed00

080066f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80066f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8006730 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80066fc:	f7ff ffea 	bl	80066d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006700:	480c      	ldr	r0, [pc, #48]	@ (8006734 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006702:	490d      	ldr	r1, [pc, #52]	@ (8006738 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006704:	4a0d      	ldr	r2, [pc, #52]	@ (800673c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006708:	e002      	b.n	8006710 <LoopCopyDataInit>

0800670a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800670a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800670c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800670e:	3304      	adds	r3, #4

08006710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006714:	d3f9      	bcc.n	800670a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006716:	4a0a      	ldr	r2, [pc, #40]	@ (8006740 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006718:	4c0a      	ldr	r4, [pc, #40]	@ (8006744 <LoopFillZerobss+0x22>)
  movs r3, #0
 800671a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800671c:	e001      	b.n	8006722 <LoopFillZerobss>

0800671e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800671e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006720:	3204      	adds	r2, #4

08006722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006724:	d3fb      	bcc.n	800671e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8006726:	f004 fe9d 	bl	800b464 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800672a:	f7ff f835 	bl	8005798 <main>
  bx  lr    
 800672e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006730:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006738:	20000320 	.word	0x20000320
  ldr r2, =_sidata
 800673c:	0800e818 	.word	0x0800e818
  ldr r2, =_sbss
 8006740:	20000320 	.word	0x20000320
  ldr r4, =_ebss
 8006744:	200006a8 	.word	0x200006a8

08006748 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006748:	e7fe      	b.n	8006748 <ADC_IRQHandler>
	...

0800674c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006750:	4b0e      	ldr	r3, [pc, #56]	@ (800678c <HAL_Init+0x40>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a0d      	ldr	r2, [pc, #52]	@ (800678c <HAL_Init+0x40>)
 8006756:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800675a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800675c:	4b0b      	ldr	r3, [pc, #44]	@ (800678c <HAL_Init+0x40>)
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a0a      	ldr	r2, [pc, #40]	@ (800678c <HAL_Init+0x40>)
 8006762:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006766:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006768:	4b08      	ldr	r3, [pc, #32]	@ (800678c <HAL_Init+0x40>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a07      	ldr	r2, [pc, #28]	@ (800678c <HAL_Init+0x40>)
 800676e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006772:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006774:	2003      	movs	r0, #3
 8006776:	f000 fbc1 	bl	8006efc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800677a:	2000      	movs	r0, #0
 800677c:	f000 f808 	bl	8006790 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006780:	f7ff fd1e 	bl	80061c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	40023c00 	.word	0x40023c00

08006790 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b082      	sub	sp, #8
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006798:	4b12      	ldr	r3, [pc, #72]	@ (80067e4 <HAL_InitTick+0x54>)
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	4b12      	ldr	r3, [pc, #72]	@ (80067e8 <HAL_InitTick+0x58>)
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	4619      	mov	r1, r3
 80067a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80067a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80067aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80067ae:	4618      	mov	r0, r3
 80067b0:	f000 fbd9 	bl	8006f66 <HAL_SYSTICK_Config>
 80067b4:	4603      	mov	r3, r0
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d001      	beq.n	80067be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80067ba:	2301      	movs	r3, #1
 80067bc:	e00e      	b.n	80067dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2b0f      	cmp	r3, #15
 80067c2:	d80a      	bhi.n	80067da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80067c4:	2200      	movs	r2, #0
 80067c6:	6879      	ldr	r1, [r7, #4]
 80067c8:	f04f 30ff 	mov.w	r0, #4294967295
 80067cc:	f000 fba1 	bl	8006f12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80067d0:	4a06      	ldr	r2, [pc, #24]	@ (80067ec <HAL_InitTick+0x5c>)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80067d6:	2300      	movs	r3, #0
 80067d8:	e000      	b.n	80067dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
}
 80067dc:	4618      	mov	r0, r3
 80067de:	3708      	adds	r7, #8
 80067e0:	46bd      	mov	sp, r7
 80067e2:	bd80      	pop	{r7, pc}
 80067e4:	2000014c 	.word	0x2000014c
 80067e8:	20000154 	.word	0x20000154
 80067ec:	20000150 	.word	0x20000150

080067f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80067f0:	b480      	push	{r7}
 80067f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80067f4:	4b06      	ldr	r3, [pc, #24]	@ (8006810 <HAL_IncTick+0x20>)
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	461a      	mov	r2, r3
 80067fa:	4b06      	ldr	r3, [pc, #24]	@ (8006814 <HAL_IncTick+0x24>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	4413      	add	r3, r2
 8006800:	4a04      	ldr	r2, [pc, #16]	@ (8006814 <HAL_IncTick+0x24>)
 8006802:	6013      	str	r3, [r2, #0]
}
 8006804:	bf00      	nop
 8006806:	46bd      	mov	sp, r7
 8006808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680c:	4770      	bx	lr
 800680e:	bf00      	nop
 8006810:	20000154 	.word	0x20000154
 8006814:	20000558 	.word	0x20000558

08006818 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006818:	b480      	push	{r7}
 800681a:	af00      	add	r7, sp, #0
  return uwTick;
 800681c:	4b03      	ldr	r3, [pc, #12]	@ (800682c <HAL_GetTick+0x14>)
 800681e:	681b      	ldr	r3, [r3, #0]
}
 8006820:	4618      	mov	r0, r3
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr
 800682a:	bf00      	nop
 800682c:	20000558 	.word	0x20000558

08006830 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b084      	sub	sp, #16
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006838:	f7ff ffee 	bl	8006818 <HAL_GetTick>
 800683c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006848:	d005      	beq.n	8006856 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800684a:	4b0a      	ldr	r3, [pc, #40]	@ (8006874 <HAL_Delay+0x44>)
 800684c:	781b      	ldrb	r3, [r3, #0]
 800684e:	461a      	mov	r2, r3
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	4413      	add	r3, r2
 8006854:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006856:	bf00      	nop
 8006858:	f7ff ffde 	bl	8006818 <HAL_GetTick>
 800685c:	4602      	mov	r2, r0
 800685e:	68bb      	ldr	r3, [r7, #8]
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	68fa      	ldr	r2, [r7, #12]
 8006864:	429a      	cmp	r2, r3
 8006866:	d8f7      	bhi.n	8006858 <HAL_Delay+0x28>
  {
  }
}
 8006868:	bf00      	nop
 800686a:	bf00      	nop
 800686c:	3710      	adds	r7, #16
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	20000154 	.word	0x20000154

08006878 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b084      	sub	sp, #16
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006880:	2300      	movs	r3, #0
 8006882:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d101      	bne.n	800688e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	e033      	b.n	80068f6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006892:	2b00      	cmp	r3, #0
 8006894:	d109      	bne.n	80068aa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f7ff fcba 	bl	8006210 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2200      	movs	r2, #0
 80068a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ae:	f003 0310 	and.w	r3, r3, #16
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d118      	bne.n	80068e8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ba:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80068be:	f023 0302 	bic.w	r3, r3, #2
 80068c2:	f043 0202 	orr.w	r2, r3, #2
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f000 f94a 	bl	8006b64 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068da:	f023 0303 	bic.w	r3, r3, #3
 80068de:	f043 0201 	orr.w	r2, r3, #1
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80068e6:	e001      	b.n	80068ec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2200      	movs	r2, #0
 80068f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80068f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3710      	adds	r7, #16
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
	...

08006900 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8006900:	b480      	push	{r7}
 8006902:	b085      	sub	sp, #20
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800690a:	2300      	movs	r3, #0
 800690c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006914:	2b01      	cmp	r3, #1
 8006916:	d101      	bne.n	800691c <HAL_ADC_ConfigChannel+0x1c>
 8006918:	2302      	movs	r3, #2
 800691a:	e113      	b.n	8006b44 <HAL_ADC_ConfigChannel+0x244>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2201      	movs	r2, #1
 8006920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	2b09      	cmp	r3, #9
 800692a:	d925      	bls.n	8006978 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68d9      	ldr	r1, [r3, #12]
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	b29b      	uxth	r3, r3
 8006938:	461a      	mov	r2, r3
 800693a:	4613      	mov	r3, r2
 800693c:	005b      	lsls	r3, r3, #1
 800693e:	4413      	add	r3, r2
 8006940:	3b1e      	subs	r3, #30
 8006942:	2207      	movs	r2, #7
 8006944:	fa02 f303 	lsl.w	r3, r2, r3
 8006948:	43da      	mvns	r2, r3
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	400a      	ands	r2, r1
 8006950:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	68d9      	ldr	r1, [r3, #12]
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	689a      	ldr	r2, [r3, #8]
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	b29b      	uxth	r3, r3
 8006962:	4618      	mov	r0, r3
 8006964:	4603      	mov	r3, r0
 8006966:	005b      	lsls	r3, r3, #1
 8006968:	4403      	add	r3, r0
 800696a:	3b1e      	subs	r3, #30
 800696c:	409a      	lsls	r2, r3
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	430a      	orrs	r2, r1
 8006974:	60da      	str	r2, [r3, #12]
 8006976:	e022      	b.n	80069be <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	6919      	ldr	r1, [r3, #16]
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	b29b      	uxth	r3, r3
 8006984:	461a      	mov	r2, r3
 8006986:	4613      	mov	r3, r2
 8006988:	005b      	lsls	r3, r3, #1
 800698a:	4413      	add	r3, r2
 800698c:	2207      	movs	r2, #7
 800698e:	fa02 f303 	lsl.w	r3, r2, r3
 8006992:	43da      	mvns	r2, r3
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	400a      	ands	r2, r1
 800699a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	6919      	ldr	r1, [r3, #16]
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	689a      	ldr	r2, [r3, #8]
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	4618      	mov	r0, r3
 80069ae:	4603      	mov	r3, r0
 80069b0:	005b      	lsls	r3, r3, #1
 80069b2:	4403      	add	r3, r0
 80069b4:	409a      	lsls	r2, r3
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	430a      	orrs	r2, r1
 80069bc:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	685b      	ldr	r3, [r3, #4]
 80069c2:	2b06      	cmp	r3, #6
 80069c4:	d824      	bhi.n	8006a10 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	685a      	ldr	r2, [r3, #4]
 80069d0:	4613      	mov	r3, r2
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	4413      	add	r3, r2
 80069d6:	3b05      	subs	r3, #5
 80069d8:	221f      	movs	r2, #31
 80069da:	fa02 f303 	lsl.w	r3, r2, r3
 80069de:	43da      	mvns	r2, r3
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	400a      	ands	r2, r1
 80069e6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	4618      	mov	r0, r3
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	685a      	ldr	r2, [r3, #4]
 80069fa:	4613      	mov	r3, r2
 80069fc:	009b      	lsls	r3, r3, #2
 80069fe:	4413      	add	r3, r2
 8006a00:	3b05      	subs	r3, #5
 8006a02:	fa00 f203 	lsl.w	r2, r0, r3
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	430a      	orrs	r2, r1
 8006a0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8006a0e:	e04c      	b.n	8006aaa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	2b0c      	cmp	r3, #12
 8006a16:	d824      	bhi.n	8006a62 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	685a      	ldr	r2, [r3, #4]
 8006a22:	4613      	mov	r3, r2
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	4413      	add	r3, r2
 8006a28:	3b23      	subs	r3, #35	@ 0x23
 8006a2a:	221f      	movs	r2, #31
 8006a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a30:	43da      	mvns	r2, r3
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	400a      	ands	r2, r1
 8006a38:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	4618      	mov	r0, r3
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	685a      	ldr	r2, [r3, #4]
 8006a4c:	4613      	mov	r3, r2
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	4413      	add	r3, r2
 8006a52:	3b23      	subs	r3, #35	@ 0x23
 8006a54:	fa00 f203 	lsl.w	r2, r0, r3
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	430a      	orrs	r2, r1
 8006a5e:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a60:	e023      	b.n	8006aaa <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	685a      	ldr	r2, [r3, #4]
 8006a6c:	4613      	mov	r3, r2
 8006a6e:	009b      	lsls	r3, r3, #2
 8006a70:	4413      	add	r3, r2
 8006a72:	3b41      	subs	r3, #65	@ 0x41
 8006a74:	221f      	movs	r2, #31
 8006a76:	fa02 f303 	lsl.w	r3, r2, r3
 8006a7a:	43da      	mvns	r2, r3
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	400a      	ands	r2, r1
 8006a82:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	4618      	mov	r0, r3
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	685a      	ldr	r2, [r3, #4]
 8006a96:	4613      	mov	r3, r2
 8006a98:	009b      	lsls	r3, r3, #2
 8006a9a:	4413      	add	r3, r2
 8006a9c:	3b41      	subs	r3, #65	@ 0x41
 8006a9e:	fa00 f203 	lsl.w	r2, r0, r3
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	430a      	orrs	r2, r1
 8006aa8:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006aaa:	4b29      	ldr	r3, [pc, #164]	@ (8006b50 <HAL_ADC_ConfigChannel+0x250>)
 8006aac:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	4a28      	ldr	r2, [pc, #160]	@ (8006b54 <HAL_ADC_ConfigChannel+0x254>)
 8006ab4:	4293      	cmp	r3, r2
 8006ab6:	d10f      	bne.n	8006ad8 <HAL_ADC_ConfigChannel+0x1d8>
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2b12      	cmp	r3, #18
 8006abe:	d10b      	bne.n	8006ad8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	4a1d      	ldr	r2, [pc, #116]	@ (8006b54 <HAL_ADC_ConfigChannel+0x254>)
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	d12b      	bne.n	8006b3a <HAL_ADC_ConfigChannel+0x23a>
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a1c      	ldr	r2, [pc, #112]	@ (8006b58 <HAL_ADC_ConfigChannel+0x258>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d003      	beq.n	8006af4 <HAL_ADC_ConfigChannel+0x1f4>
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2b11      	cmp	r3, #17
 8006af2:	d122      	bne.n	8006b3a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	685b      	ldr	r3, [r3, #4]
 8006af8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a11      	ldr	r2, [pc, #68]	@ (8006b58 <HAL_ADC_ConfigChannel+0x258>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d111      	bne.n	8006b3a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006b16:	4b11      	ldr	r3, [pc, #68]	@ (8006b5c <HAL_ADC_ConfigChannel+0x25c>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a11      	ldr	r2, [pc, #68]	@ (8006b60 <HAL_ADC_ConfigChannel+0x260>)
 8006b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006b20:	0c9a      	lsrs	r2, r3, #18
 8006b22:	4613      	mov	r3, r2
 8006b24:	009b      	lsls	r3, r3, #2
 8006b26:	4413      	add	r3, r2
 8006b28:	005b      	lsls	r3, r3, #1
 8006b2a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006b2c:	e002      	b.n	8006b34 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	3b01      	subs	r3, #1
 8006b32:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d1f9      	bne.n	8006b2e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8006b42:	2300      	movs	r3, #0
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3714      	adds	r7, #20
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr
 8006b50:	40012300 	.word	0x40012300
 8006b54:	40012000 	.word	0x40012000
 8006b58:	10000012 	.word	0x10000012
 8006b5c:	2000014c 	.word	0x2000014c
 8006b60:	431bde83 	.word	0x431bde83

08006b64 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b085      	sub	sp, #20
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006b6c:	4b79      	ldr	r3, [pc, #484]	@ (8006d54 <ADC_Init+0x1f0>)
 8006b6e:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	685a      	ldr	r2, [r3, #4]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	431a      	orrs	r2, r3
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	685a      	ldr	r2, [r3, #4]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b98:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	6859      	ldr	r1, [r3, #4]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	691b      	ldr	r3, [r3, #16]
 8006ba4:	021a      	lsls	r2, r3, #8
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	430a      	orrs	r2, r1
 8006bac:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	685a      	ldr	r2, [r3, #4]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8006bbc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	6859      	ldr	r1, [r3, #4]
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	689a      	ldr	r2, [r3, #8]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	430a      	orrs	r2, r1
 8006bce:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	689a      	ldr	r2, [r3, #8]
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006bde:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	6899      	ldr	r1, [r3, #8]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	68da      	ldr	r2, [r3, #12]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	430a      	orrs	r2, r1
 8006bf0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bf6:	4a58      	ldr	r2, [pc, #352]	@ (8006d58 <ADC_Init+0x1f4>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d022      	beq.n	8006c42 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	689a      	ldr	r2, [r3, #8]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006c0a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	6899      	ldr	r1, [r3, #8]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	430a      	orrs	r2, r1
 8006c1c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	689a      	ldr	r2, [r3, #8]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006c2c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	6899      	ldr	r1, [r3, #8]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	430a      	orrs	r2, r1
 8006c3e:	609a      	str	r2, [r3, #8]
 8006c40:	e00f      	b.n	8006c62 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	689a      	ldr	r2, [r3, #8]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006c50:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	689a      	ldr	r2, [r3, #8]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006c60:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	689a      	ldr	r2, [r3, #8]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f022 0202 	bic.w	r2, r2, #2
 8006c70:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	6899      	ldr	r1, [r3, #8]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	7e1b      	ldrb	r3, [r3, #24]
 8006c7c:	005a      	lsls	r2, r3, #1
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	430a      	orrs	r2, r1
 8006c84:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d01b      	beq.n	8006cc8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	685a      	ldr	r2, [r3, #4]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006c9e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	685a      	ldr	r2, [r3, #4]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8006cae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	6859      	ldr	r1, [r3, #4]
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	035a      	lsls	r2, r3, #13
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	430a      	orrs	r2, r1
 8006cc4:	605a      	str	r2, [r3, #4]
 8006cc6:	e007      	b.n	8006cd8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	685a      	ldr	r2, [r3, #4]
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006cd6:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8006ce6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	69db      	ldr	r3, [r3, #28]
 8006cf2:	3b01      	subs	r3, #1
 8006cf4:	051a      	lsls	r2, r3, #20
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	689a      	ldr	r2, [r3, #8]
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006d0c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	6899      	ldr	r1, [r3, #8]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006d1a:	025a      	lsls	r2, r3, #9
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	430a      	orrs	r2, r1
 8006d22:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	689a      	ldr	r2, [r3, #8]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d32:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	6899      	ldr	r1, [r3, #8]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	695b      	ldr	r3, [r3, #20]
 8006d3e:	029a      	lsls	r2, r3, #10
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	430a      	orrs	r2, r1
 8006d46:	609a      	str	r2, [r3, #8]
}
 8006d48:	bf00      	nop
 8006d4a:	3714      	adds	r7, #20
 8006d4c:	46bd      	mov	sp, r7
 8006d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d52:	4770      	bx	lr
 8006d54:	40012300 	.word	0x40012300
 8006d58:	0f000001 	.word	0x0f000001

08006d5c <__NVIC_SetPriorityGrouping>:
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b085      	sub	sp, #20
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f003 0307 	and.w	r3, r3, #7
 8006d6a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006d6c:	4b0c      	ldr	r3, [pc, #48]	@ (8006da0 <__NVIC_SetPriorityGrouping+0x44>)
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006d72:	68ba      	ldr	r2, [r7, #8]
 8006d74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006d78:	4013      	ands	r3, r2
 8006d7a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006d84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006d88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006d8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006d8e:	4a04      	ldr	r2, [pc, #16]	@ (8006da0 <__NVIC_SetPriorityGrouping+0x44>)
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	60d3      	str	r3, [r2, #12]
}
 8006d94:	bf00      	nop
 8006d96:	3714      	adds	r7, #20
 8006d98:	46bd      	mov	sp, r7
 8006d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9e:	4770      	bx	lr
 8006da0:	e000ed00 	.word	0xe000ed00

08006da4 <__NVIC_GetPriorityGrouping>:
{
 8006da4:	b480      	push	{r7}
 8006da6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006da8:	4b04      	ldr	r3, [pc, #16]	@ (8006dbc <__NVIC_GetPriorityGrouping+0x18>)
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	0a1b      	lsrs	r3, r3, #8
 8006dae:	f003 0307 	and.w	r3, r3, #7
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr
 8006dbc:	e000ed00 	.word	0xe000ed00

08006dc0 <__NVIC_EnableIRQ>:
{
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	db0b      	blt.n	8006dea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006dd2:	79fb      	ldrb	r3, [r7, #7]
 8006dd4:	f003 021f 	and.w	r2, r3, #31
 8006dd8:	4907      	ldr	r1, [pc, #28]	@ (8006df8 <__NVIC_EnableIRQ+0x38>)
 8006dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006dde:	095b      	lsrs	r3, r3, #5
 8006de0:	2001      	movs	r0, #1
 8006de2:	fa00 f202 	lsl.w	r2, r0, r2
 8006de6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006dea:	bf00      	nop
 8006dec:	370c      	adds	r7, #12
 8006dee:	46bd      	mov	sp, r7
 8006df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df4:	4770      	bx	lr
 8006df6:	bf00      	nop
 8006df8:	e000e100 	.word	0xe000e100

08006dfc <__NVIC_SetPriority>:
{
 8006dfc:	b480      	push	{r7}
 8006dfe:	b083      	sub	sp, #12
 8006e00:	af00      	add	r7, sp, #0
 8006e02:	4603      	mov	r3, r0
 8006e04:	6039      	str	r1, [r7, #0]
 8006e06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	db0a      	blt.n	8006e26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	b2da      	uxtb	r2, r3
 8006e14:	490c      	ldr	r1, [pc, #48]	@ (8006e48 <__NVIC_SetPriority+0x4c>)
 8006e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e1a:	0112      	lsls	r2, r2, #4
 8006e1c:	b2d2      	uxtb	r2, r2
 8006e1e:	440b      	add	r3, r1
 8006e20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006e24:	e00a      	b.n	8006e3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	b2da      	uxtb	r2, r3
 8006e2a:	4908      	ldr	r1, [pc, #32]	@ (8006e4c <__NVIC_SetPriority+0x50>)
 8006e2c:	79fb      	ldrb	r3, [r7, #7]
 8006e2e:	f003 030f 	and.w	r3, r3, #15
 8006e32:	3b04      	subs	r3, #4
 8006e34:	0112      	lsls	r2, r2, #4
 8006e36:	b2d2      	uxtb	r2, r2
 8006e38:	440b      	add	r3, r1
 8006e3a:	761a      	strb	r2, [r3, #24]
}
 8006e3c:	bf00      	nop
 8006e3e:	370c      	adds	r7, #12
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr
 8006e48:	e000e100 	.word	0xe000e100
 8006e4c:	e000ed00 	.word	0xe000ed00

08006e50 <NVIC_EncodePriority>:
{
 8006e50:	b480      	push	{r7}
 8006e52:	b089      	sub	sp, #36	@ 0x24
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	60f8      	str	r0, [r7, #12]
 8006e58:	60b9      	str	r1, [r7, #8]
 8006e5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f003 0307 	and.w	r3, r3, #7
 8006e62:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006e64:	69fb      	ldr	r3, [r7, #28]
 8006e66:	f1c3 0307 	rsb	r3, r3, #7
 8006e6a:	2b04      	cmp	r3, #4
 8006e6c:	bf28      	it	cs
 8006e6e:	2304      	movcs	r3, #4
 8006e70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	3304      	adds	r3, #4
 8006e76:	2b06      	cmp	r3, #6
 8006e78:	d902      	bls.n	8006e80 <NVIC_EncodePriority+0x30>
 8006e7a:	69fb      	ldr	r3, [r7, #28]
 8006e7c:	3b03      	subs	r3, #3
 8006e7e:	e000      	b.n	8006e82 <NVIC_EncodePriority+0x32>
 8006e80:	2300      	movs	r3, #0
 8006e82:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006e84:	f04f 32ff 	mov.w	r2, #4294967295
 8006e88:	69bb      	ldr	r3, [r7, #24]
 8006e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8006e8e:	43da      	mvns	r2, r3
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	401a      	ands	r2, r3
 8006e94:	697b      	ldr	r3, [r7, #20]
 8006e96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006e98:	f04f 31ff 	mov.w	r1, #4294967295
 8006e9c:	697b      	ldr	r3, [r7, #20]
 8006e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8006ea2:	43d9      	mvns	r1, r3
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ea8:	4313      	orrs	r3, r2
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3724      	adds	r7, #36	@ 0x24
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb4:	4770      	bx	lr
	...

08006eb8 <SysTick_Config>:
{
 8006eb8:	b580      	push	{r7, lr}
 8006eba:	b082      	sub	sp, #8
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	3b01      	subs	r3, #1
 8006ec4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ec8:	d301      	bcc.n	8006ece <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8006eca:	2301      	movs	r3, #1
 8006ecc:	e00f      	b.n	8006eee <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006ece:	4a0a      	ldr	r2, [pc, #40]	@ (8006ef8 <SysTick_Config+0x40>)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	3b01      	subs	r3, #1
 8006ed4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006ed6:	210f      	movs	r1, #15
 8006ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8006edc:	f7ff ff8e 	bl	8006dfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006ee0:	4b05      	ldr	r3, [pc, #20]	@ (8006ef8 <SysTick_Config+0x40>)
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006ee6:	4b04      	ldr	r3, [pc, #16]	@ (8006ef8 <SysTick_Config+0x40>)
 8006ee8:	2207      	movs	r2, #7
 8006eea:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3708      	adds	r7, #8
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}
 8006ef6:	bf00      	nop
 8006ef8:	e000e010 	.word	0xe000e010

08006efc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b082      	sub	sp, #8
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f7ff ff29 	bl	8006d5c <__NVIC_SetPriorityGrouping>
}
 8006f0a:	bf00      	nop
 8006f0c:	3708      	adds	r7, #8
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	bd80      	pop	{r7, pc}

08006f12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006f12:	b580      	push	{r7, lr}
 8006f14:	b086      	sub	sp, #24
 8006f16:	af00      	add	r7, sp, #0
 8006f18:	4603      	mov	r3, r0
 8006f1a:	60b9      	str	r1, [r7, #8]
 8006f1c:	607a      	str	r2, [r7, #4]
 8006f1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006f20:	2300      	movs	r3, #0
 8006f22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006f24:	f7ff ff3e 	bl	8006da4 <__NVIC_GetPriorityGrouping>
 8006f28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006f2a:	687a      	ldr	r2, [r7, #4]
 8006f2c:	68b9      	ldr	r1, [r7, #8]
 8006f2e:	6978      	ldr	r0, [r7, #20]
 8006f30:	f7ff ff8e 	bl	8006e50 <NVIC_EncodePriority>
 8006f34:	4602      	mov	r2, r0
 8006f36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006f3a:	4611      	mov	r1, r2
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7ff ff5d 	bl	8006dfc <__NVIC_SetPriority>
}
 8006f42:	bf00      	nop
 8006f44:	3718      	adds	r7, #24
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}

08006f4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f4a:	b580      	push	{r7, lr}
 8006f4c:	b082      	sub	sp, #8
 8006f4e:	af00      	add	r7, sp, #0
 8006f50:	4603      	mov	r3, r0
 8006f52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006f54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f58:	4618      	mov	r0, r3
 8006f5a:	f7ff ff31 	bl	8006dc0 <__NVIC_EnableIRQ>
}
 8006f5e:	bf00      	nop
 8006f60:	3708      	adds	r7, #8
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}

08006f66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006f66:	b580      	push	{r7, lr}
 8006f68:	b082      	sub	sp, #8
 8006f6a:	af00      	add	r7, sp, #0
 8006f6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f7ff ffa2 	bl	8006eb8 <SysTick_Config>
 8006f74:	4603      	mov	r3, r0
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3708      	adds	r7, #8
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}
	...

08006f80 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b086      	sub	sp, #24
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006f88:	2300      	movs	r3, #0
 8006f8a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006f8c:	f7ff fc44 	bl	8006818 <HAL_GetTick>
 8006f90:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d101      	bne.n	8006f9c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e099      	b.n	80070d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2202      	movs	r2, #2
 8006fa0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	681a      	ldr	r2, [r3, #0]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f022 0201 	bic.w	r2, r2, #1
 8006fba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006fbc:	e00f      	b.n	8006fde <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006fbe:	f7ff fc2b 	bl	8006818 <HAL_GetTick>
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	1ad3      	subs	r3, r2, r3
 8006fc8:	2b05      	cmp	r3, #5
 8006fca:	d908      	bls.n	8006fde <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2220      	movs	r2, #32
 8006fd0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2203      	movs	r2, #3
 8006fd6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8006fda:	2303      	movs	r3, #3
 8006fdc:	e078      	b.n	80070d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f003 0301 	and.w	r3, r3, #1
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d1e8      	bne.n	8006fbe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	4b38      	ldr	r3, [pc, #224]	@ (80070d8 <HAL_DMA_Init+0x158>)
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	685a      	ldr	r2, [r3, #4]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	689b      	ldr	r3, [r3, #8]
 8007004:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800700a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	691b      	ldr	r3, [r3, #16]
 8007010:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007016:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	699b      	ldr	r3, [r3, #24]
 800701c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007022:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6a1b      	ldr	r3, [r3, #32]
 8007028:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800702a:	697a      	ldr	r2, [r7, #20]
 800702c:	4313      	orrs	r3, r2
 800702e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007034:	2b04      	cmp	r3, #4
 8007036:	d107      	bne.n	8007048 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007040:	4313      	orrs	r3, r2
 8007042:	697a      	ldr	r2, [r7, #20]
 8007044:	4313      	orrs	r3, r2
 8007046:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	697a      	ldr	r2, [r7, #20]
 800704e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	695b      	ldr	r3, [r3, #20]
 8007056:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	f023 0307 	bic.w	r3, r3, #7
 800705e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007064:	697a      	ldr	r2, [r7, #20]
 8007066:	4313      	orrs	r3, r2
 8007068:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800706e:	2b04      	cmp	r3, #4
 8007070:	d117      	bne.n	80070a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007076:	697a      	ldr	r2, [r7, #20]
 8007078:	4313      	orrs	r3, r2
 800707a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00e      	beq.n	80070a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f000 f9e9 	bl	800745c <DMA_CheckFifoParam>
 800708a:	4603      	mov	r3, r0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d008      	beq.n	80070a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2240      	movs	r2, #64	@ 0x40
 8007094:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2201      	movs	r2, #1
 800709a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800709e:	2301      	movs	r3, #1
 80070a0:	e016      	b.n	80070d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	697a      	ldr	r2, [r7, #20]
 80070a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80070aa:	6878      	ldr	r0, [r7, #4]
 80070ac:	f000 f9a0 	bl	80073f0 <DMA_CalcBaseAndBitshift>
 80070b0:	4603      	mov	r3, r0
 80070b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80070b8:	223f      	movs	r2, #63	@ 0x3f
 80070ba:	409a      	lsls	r2, r3
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2200      	movs	r2, #0
 80070c4:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	2201      	movs	r2, #1
 80070ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80070ce:	2300      	movs	r3, #0
}
 80070d0:	4618      	mov	r0, r3
 80070d2:	3718      	adds	r7, #24
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}
 80070d8:	f010803f 	.word	0xf010803f

080070dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b086      	sub	sp, #24
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80070e4:	2300      	movs	r3, #0
 80070e6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80070e8:	4b8e      	ldr	r3, [pc, #568]	@ (8007324 <HAL_DMA_IRQHandler+0x248>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a8e      	ldr	r2, [pc, #568]	@ (8007328 <HAL_DMA_IRQHandler+0x24c>)
 80070ee:	fba2 2303 	umull	r2, r3, r2, r3
 80070f2:	0a9b      	lsrs	r3, r3, #10
 80070f4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80070fa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007106:	2208      	movs	r2, #8
 8007108:	409a      	lsls	r2, r3
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	4013      	ands	r3, r2
 800710e:	2b00      	cmp	r3, #0
 8007110:	d01a      	beq.n	8007148 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f003 0304 	and.w	r3, r3, #4
 800711c:	2b00      	cmp	r3, #0
 800711e:	d013      	beq.n	8007148 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f022 0204 	bic.w	r2, r2, #4
 800712e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007134:	2208      	movs	r2, #8
 8007136:	409a      	lsls	r2, r3
 8007138:	693b      	ldr	r3, [r7, #16]
 800713a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007140:	f043 0201 	orr.w	r2, r3, #1
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800714c:	2201      	movs	r2, #1
 800714e:	409a      	lsls	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	4013      	ands	r3, r2
 8007154:	2b00      	cmp	r3, #0
 8007156:	d012      	beq.n	800717e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	695b      	ldr	r3, [r3, #20]
 800715e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007162:	2b00      	cmp	r3, #0
 8007164:	d00b      	beq.n	800717e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800716a:	2201      	movs	r2, #1
 800716c:	409a      	lsls	r2, r3
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007176:	f043 0202 	orr.w	r2, r3, #2
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007182:	2204      	movs	r2, #4
 8007184:	409a      	lsls	r2, r3
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	4013      	ands	r3, r2
 800718a:	2b00      	cmp	r3, #0
 800718c:	d012      	beq.n	80071b4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 0302 	and.w	r3, r3, #2
 8007198:	2b00      	cmp	r3, #0
 800719a:	d00b      	beq.n	80071b4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071a0:	2204      	movs	r2, #4
 80071a2:	409a      	lsls	r2, r3
 80071a4:	693b      	ldr	r3, [r7, #16]
 80071a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80071ac:	f043 0204 	orr.w	r2, r3, #4
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071b8:	2210      	movs	r2, #16
 80071ba:	409a      	lsls	r2, r3
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	4013      	ands	r3, r2
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d043      	beq.n	800724c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f003 0308 	and.w	r3, r3, #8
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d03c      	beq.n	800724c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071d6:	2210      	movs	r2, #16
 80071d8:	409a      	lsls	r2, r3
 80071da:	693b      	ldr	r3, [r7, #16]
 80071dc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d018      	beq.n	800721e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d108      	bne.n	800720c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d024      	beq.n	800724c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	4798      	blx	r3
 800720a:	e01f      	b.n	800724c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007210:	2b00      	cmp	r3, #0
 8007212:	d01b      	beq.n	800724c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	4798      	blx	r3
 800721c:	e016      	b.n	800724c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007228:	2b00      	cmp	r3, #0
 800722a:	d107      	bne.n	800723c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f022 0208 	bic.w	r2, r2, #8
 800723a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007240:	2b00      	cmp	r3, #0
 8007242:	d003      	beq.n	800724c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007250:	2220      	movs	r2, #32
 8007252:	409a      	lsls	r2, r3
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	4013      	ands	r3, r2
 8007258:	2b00      	cmp	r3, #0
 800725a:	f000 808f 	beq.w	800737c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f003 0310 	and.w	r3, r3, #16
 8007268:	2b00      	cmp	r3, #0
 800726a:	f000 8087 	beq.w	800737c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007272:	2220      	movs	r2, #32
 8007274:	409a      	lsls	r2, r3
 8007276:	693b      	ldr	r3, [r7, #16]
 8007278:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007280:	b2db      	uxtb	r3, r3
 8007282:	2b05      	cmp	r3, #5
 8007284:	d136      	bne.n	80072f4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f022 0216 	bic.w	r2, r2, #22
 8007294:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	695a      	ldr	r2, [r3, #20]
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80072a4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d103      	bne.n	80072b6 <HAL_DMA_IRQHandler+0x1da>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d007      	beq.n	80072c6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f022 0208 	bic.w	r2, r2, #8
 80072c4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072ca:	223f      	movs	r2, #63	@ 0x3f
 80072cc:	409a      	lsls	r2, r3
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2201      	movs	r2, #1
 80072d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2200      	movs	r2, #0
 80072de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d07e      	beq.n	80073e8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	4798      	blx	r3
        }
        return;
 80072f2:	e079      	b.n	80073e8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d01d      	beq.n	800733e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800730c:	2b00      	cmp	r3, #0
 800730e:	d10d      	bne.n	800732c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007314:	2b00      	cmp	r3, #0
 8007316:	d031      	beq.n	800737c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800731c:	6878      	ldr	r0, [r7, #4]
 800731e:	4798      	blx	r3
 8007320:	e02c      	b.n	800737c <HAL_DMA_IRQHandler+0x2a0>
 8007322:	bf00      	nop
 8007324:	2000014c 	.word	0x2000014c
 8007328:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007330:	2b00      	cmp	r3, #0
 8007332:	d023      	beq.n	800737c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007338:	6878      	ldr	r0, [r7, #4]
 800733a:	4798      	blx	r3
 800733c:	e01e      	b.n	800737c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007348:	2b00      	cmp	r3, #0
 800734a:	d10f      	bne.n	800736c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	681a      	ldr	r2, [r3, #0]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f022 0210 	bic.w	r2, r2, #16
 800735a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2201      	movs	r2, #1
 8007360:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007370:	2b00      	cmp	r3, #0
 8007372:	d003      	beq.n	800737c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007380:	2b00      	cmp	r3, #0
 8007382:	d032      	beq.n	80073ea <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007388:	f003 0301 	and.w	r3, r3, #1
 800738c:	2b00      	cmp	r3, #0
 800738e:	d022      	beq.n	80073d6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2205      	movs	r2, #5
 8007394:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f022 0201 	bic.w	r2, r2, #1
 80073a6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	3301      	adds	r3, #1
 80073ac:	60bb      	str	r3, [r7, #8]
 80073ae:	697a      	ldr	r2, [r7, #20]
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d307      	bcc.n	80073c4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f003 0301 	and.w	r3, r3, #1
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d1f2      	bne.n	80073a8 <HAL_DMA_IRQHandler+0x2cc>
 80073c2:	e000      	b.n	80073c6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80073c4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2201      	movs	r2, #1
 80073ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2200      	movs	r2, #0
 80073d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d005      	beq.n	80073ea <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	4798      	blx	r3
 80073e6:	e000      	b.n	80073ea <HAL_DMA_IRQHandler+0x30e>
        return;
 80073e8:	bf00      	nop
    }
  }
}
 80073ea:	3718      	adds	r7, #24
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b085      	sub	sp, #20
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	b2db      	uxtb	r3, r3
 80073fe:	3b10      	subs	r3, #16
 8007400:	4a14      	ldr	r2, [pc, #80]	@ (8007454 <DMA_CalcBaseAndBitshift+0x64>)
 8007402:	fba2 2303 	umull	r2, r3, r2, r3
 8007406:	091b      	lsrs	r3, r3, #4
 8007408:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800740a:	4a13      	ldr	r2, [pc, #76]	@ (8007458 <DMA_CalcBaseAndBitshift+0x68>)
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	4413      	add	r3, r2
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	461a      	mov	r2, r3
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2b03      	cmp	r3, #3
 800741c:	d909      	bls.n	8007432 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8007426:	f023 0303 	bic.w	r3, r3, #3
 800742a:	1d1a      	adds	r2, r3, #4
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	659a      	str	r2, [r3, #88]	@ 0x58
 8007430:	e007      	b.n	8007442 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800743a:	f023 0303 	bic.w	r3, r3, #3
 800743e:	687a      	ldr	r2, [r7, #4]
 8007440:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8007446:	4618      	mov	r0, r3
 8007448:	3714      	adds	r7, #20
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr
 8007452:	bf00      	nop
 8007454:	aaaaaaab 	.word	0xaaaaaaab
 8007458:	0800e448 	.word	0x0800e448

0800745c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800745c:	b480      	push	{r7}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007464:	2300      	movs	r3, #0
 8007466:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800746c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	699b      	ldr	r3, [r3, #24]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d11f      	bne.n	80074b6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	2b03      	cmp	r3, #3
 800747a:	d856      	bhi.n	800752a <DMA_CheckFifoParam+0xce>
 800747c:	a201      	add	r2, pc, #4	@ (adr r2, 8007484 <DMA_CheckFifoParam+0x28>)
 800747e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007482:	bf00      	nop
 8007484:	08007495 	.word	0x08007495
 8007488:	080074a7 	.word	0x080074a7
 800748c:	08007495 	.word	0x08007495
 8007490:	0800752b 	.word	0x0800752b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007498:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800749c:	2b00      	cmp	r3, #0
 800749e:	d046      	beq.n	800752e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80074a0:	2301      	movs	r3, #1
 80074a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80074a4:	e043      	b.n	800752e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074aa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80074ae:	d140      	bne.n	8007532 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80074b0:	2301      	movs	r3, #1
 80074b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80074b4:	e03d      	b.n	8007532 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	699b      	ldr	r3, [r3, #24]
 80074ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80074be:	d121      	bne.n	8007504 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	2b03      	cmp	r3, #3
 80074c4:	d837      	bhi.n	8007536 <DMA_CheckFifoParam+0xda>
 80074c6:	a201      	add	r2, pc, #4	@ (adr r2, 80074cc <DMA_CheckFifoParam+0x70>)
 80074c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074cc:	080074dd 	.word	0x080074dd
 80074d0:	080074e3 	.word	0x080074e3
 80074d4:	080074dd 	.word	0x080074dd
 80074d8:	080074f5 	.word	0x080074f5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80074dc:	2301      	movs	r3, #1
 80074de:	73fb      	strb	r3, [r7, #15]
      break;
 80074e0:	e030      	b.n	8007544 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d025      	beq.n	800753a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80074ee:	2301      	movs	r3, #1
 80074f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80074f2:	e022      	b.n	800753a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074f8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80074fc:	d11f      	bne.n	800753e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80074fe:	2301      	movs	r3, #1
 8007500:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007502:	e01c      	b.n	800753e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	2b02      	cmp	r3, #2
 8007508:	d903      	bls.n	8007512 <DMA_CheckFifoParam+0xb6>
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	2b03      	cmp	r3, #3
 800750e:	d003      	beq.n	8007518 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007510:	e018      	b.n	8007544 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8007512:	2301      	movs	r3, #1
 8007514:	73fb      	strb	r3, [r7, #15]
      break;
 8007516:	e015      	b.n	8007544 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800751c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007520:	2b00      	cmp	r3, #0
 8007522:	d00e      	beq.n	8007542 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	73fb      	strb	r3, [r7, #15]
      break;
 8007528:	e00b      	b.n	8007542 <DMA_CheckFifoParam+0xe6>
      break;
 800752a:	bf00      	nop
 800752c:	e00a      	b.n	8007544 <DMA_CheckFifoParam+0xe8>
      break;
 800752e:	bf00      	nop
 8007530:	e008      	b.n	8007544 <DMA_CheckFifoParam+0xe8>
      break;
 8007532:	bf00      	nop
 8007534:	e006      	b.n	8007544 <DMA_CheckFifoParam+0xe8>
      break;
 8007536:	bf00      	nop
 8007538:	e004      	b.n	8007544 <DMA_CheckFifoParam+0xe8>
      break;
 800753a:	bf00      	nop
 800753c:	e002      	b.n	8007544 <DMA_CheckFifoParam+0xe8>
      break;   
 800753e:	bf00      	nop
 8007540:	e000      	b.n	8007544 <DMA_CheckFifoParam+0xe8>
      break;
 8007542:	bf00      	nop
    }
  } 
  
  return status; 
 8007544:	7bfb      	ldrb	r3, [r7, #15]
}
 8007546:	4618      	mov	r0, r3
 8007548:	3714      	adds	r7, #20
 800754a:	46bd      	mov	sp, r7
 800754c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007550:	4770      	bx	lr
 8007552:	bf00      	nop

08007554 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007554:	b480      	push	{r7}
 8007556:	b089      	sub	sp, #36	@ 0x24
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
 800755c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800755e:	2300      	movs	r3, #0
 8007560:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007562:	2300      	movs	r3, #0
 8007564:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007566:	2300      	movs	r3, #0
 8007568:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800756a:	2300      	movs	r3, #0
 800756c:	61fb      	str	r3, [r7, #28]
 800756e:	e165      	b.n	800783c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007570:	2201      	movs	r2, #1
 8007572:	69fb      	ldr	r3, [r7, #28]
 8007574:	fa02 f303 	lsl.w	r3, r2, r3
 8007578:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800757a:	683b      	ldr	r3, [r7, #0]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	697a      	ldr	r2, [r7, #20]
 8007580:	4013      	ands	r3, r2
 8007582:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007584:	693a      	ldr	r2, [r7, #16]
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	429a      	cmp	r2, r3
 800758a:	f040 8154 	bne.w	8007836 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800758e:	683b      	ldr	r3, [r7, #0]
 8007590:	685b      	ldr	r3, [r3, #4]
 8007592:	f003 0303 	and.w	r3, r3, #3
 8007596:	2b01      	cmp	r3, #1
 8007598:	d005      	beq.n	80075a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80075a2:	2b02      	cmp	r3, #2
 80075a4:	d130      	bne.n	8007608 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	689b      	ldr	r3, [r3, #8]
 80075aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	005b      	lsls	r3, r3, #1
 80075b0:	2203      	movs	r2, #3
 80075b2:	fa02 f303 	lsl.w	r3, r2, r3
 80075b6:	43db      	mvns	r3, r3
 80075b8:	69ba      	ldr	r2, [r7, #24]
 80075ba:	4013      	ands	r3, r2
 80075bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	68da      	ldr	r2, [r3, #12]
 80075c2:	69fb      	ldr	r3, [r7, #28]
 80075c4:	005b      	lsls	r3, r3, #1
 80075c6:	fa02 f303 	lsl.w	r3, r2, r3
 80075ca:	69ba      	ldr	r2, [r7, #24]
 80075cc:	4313      	orrs	r3, r2
 80075ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	69ba      	ldr	r2, [r7, #24]
 80075d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80075dc:	2201      	movs	r2, #1
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	fa02 f303 	lsl.w	r3, r2, r3
 80075e4:	43db      	mvns	r3, r3
 80075e6:	69ba      	ldr	r2, [r7, #24]
 80075e8:	4013      	ands	r3, r2
 80075ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	091b      	lsrs	r3, r3, #4
 80075f2:	f003 0201 	and.w	r2, r3, #1
 80075f6:	69fb      	ldr	r3, [r7, #28]
 80075f8:	fa02 f303 	lsl.w	r3, r2, r3
 80075fc:	69ba      	ldr	r2, [r7, #24]
 80075fe:	4313      	orrs	r3, r2
 8007600:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	69ba      	ldr	r2, [r7, #24]
 8007606:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	f003 0303 	and.w	r3, r3, #3
 8007610:	2b03      	cmp	r3, #3
 8007612:	d017      	beq.n	8007644 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	68db      	ldr	r3, [r3, #12]
 8007618:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800761a:	69fb      	ldr	r3, [r7, #28]
 800761c:	005b      	lsls	r3, r3, #1
 800761e:	2203      	movs	r2, #3
 8007620:	fa02 f303 	lsl.w	r3, r2, r3
 8007624:	43db      	mvns	r3, r3
 8007626:	69ba      	ldr	r2, [r7, #24]
 8007628:	4013      	ands	r3, r2
 800762a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	689a      	ldr	r2, [r3, #8]
 8007630:	69fb      	ldr	r3, [r7, #28]
 8007632:	005b      	lsls	r3, r3, #1
 8007634:	fa02 f303 	lsl.w	r3, r2, r3
 8007638:	69ba      	ldr	r2, [r7, #24]
 800763a:	4313      	orrs	r3, r2
 800763c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	69ba      	ldr	r2, [r7, #24]
 8007642:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	685b      	ldr	r3, [r3, #4]
 8007648:	f003 0303 	and.w	r3, r3, #3
 800764c:	2b02      	cmp	r3, #2
 800764e:	d123      	bne.n	8007698 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007650:	69fb      	ldr	r3, [r7, #28]
 8007652:	08da      	lsrs	r2, r3, #3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	3208      	adds	r2, #8
 8007658:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800765c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800765e:	69fb      	ldr	r3, [r7, #28]
 8007660:	f003 0307 	and.w	r3, r3, #7
 8007664:	009b      	lsls	r3, r3, #2
 8007666:	220f      	movs	r2, #15
 8007668:	fa02 f303 	lsl.w	r3, r2, r3
 800766c:	43db      	mvns	r3, r3
 800766e:	69ba      	ldr	r2, [r7, #24]
 8007670:	4013      	ands	r3, r2
 8007672:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	691a      	ldr	r2, [r3, #16]
 8007678:	69fb      	ldr	r3, [r7, #28]
 800767a:	f003 0307 	and.w	r3, r3, #7
 800767e:	009b      	lsls	r3, r3, #2
 8007680:	fa02 f303 	lsl.w	r3, r2, r3
 8007684:	69ba      	ldr	r2, [r7, #24]
 8007686:	4313      	orrs	r3, r2
 8007688:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800768a:	69fb      	ldr	r3, [r7, #28]
 800768c:	08da      	lsrs	r2, r3, #3
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	3208      	adds	r2, #8
 8007692:	69b9      	ldr	r1, [r7, #24]
 8007694:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800769e:	69fb      	ldr	r3, [r7, #28]
 80076a0:	005b      	lsls	r3, r3, #1
 80076a2:	2203      	movs	r2, #3
 80076a4:	fa02 f303 	lsl.w	r3, r2, r3
 80076a8:	43db      	mvns	r3, r3
 80076aa:	69ba      	ldr	r2, [r7, #24]
 80076ac:	4013      	ands	r3, r2
 80076ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	f003 0203 	and.w	r2, r3, #3
 80076b8:	69fb      	ldr	r3, [r7, #28]
 80076ba:	005b      	lsls	r3, r3, #1
 80076bc:	fa02 f303 	lsl.w	r3, r2, r3
 80076c0:	69ba      	ldr	r2, [r7, #24]
 80076c2:	4313      	orrs	r3, r2
 80076c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	69ba      	ldr	r2, [r7, #24]
 80076ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	685b      	ldr	r3, [r3, #4]
 80076d0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	f000 80ae 	beq.w	8007836 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80076da:	2300      	movs	r3, #0
 80076dc:	60fb      	str	r3, [r7, #12]
 80076de:	4b5d      	ldr	r3, [pc, #372]	@ (8007854 <HAL_GPIO_Init+0x300>)
 80076e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076e2:	4a5c      	ldr	r2, [pc, #368]	@ (8007854 <HAL_GPIO_Init+0x300>)
 80076e4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80076e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80076ea:	4b5a      	ldr	r3, [pc, #360]	@ (8007854 <HAL_GPIO_Init+0x300>)
 80076ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80076ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80076f2:	60fb      	str	r3, [r7, #12]
 80076f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80076f6:	4a58      	ldr	r2, [pc, #352]	@ (8007858 <HAL_GPIO_Init+0x304>)
 80076f8:	69fb      	ldr	r3, [r7, #28]
 80076fa:	089b      	lsrs	r3, r3, #2
 80076fc:	3302      	adds	r3, #2
 80076fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007702:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007704:	69fb      	ldr	r3, [r7, #28]
 8007706:	f003 0303 	and.w	r3, r3, #3
 800770a:	009b      	lsls	r3, r3, #2
 800770c:	220f      	movs	r2, #15
 800770e:	fa02 f303 	lsl.w	r3, r2, r3
 8007712:	43db      	mvns	r3, r3
 8007714:	69ba      	ldr	r2, [r7, #24]
 8007716:	4013      	ands	r3, r2
 8007718:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	4a4f      	ldr	r2, [pc, #316]	@ (800785c <HAL_GPIO_Init+0x308>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d025      	beq.n	800776e <HAL_GPIO_Init+0x21a>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	4a4e      	ldr	r2, [pc, #312]	@ (8007860 <HAL_GPIO_Init+0x30c>)
 8007726:	4293      	cmp	r3, r2
 8007728:	d01f      	beq.n	800776a <HAL_GPIO_Init+0x216>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	4a4d      	ldr	r2, [pc, #308]	@ (8007864 <HAL_GPIO_Init+0x310>)
 800772e:	4293      	cmp	r3, r2
 8007730:	d019      	beq.n	8007766 <HAL_GPIO_Init+0x212>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4a4c      	ldr	r2, [pc, #304]	@ (8007868 <HAL_GPIO_Init+0x314>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d013      	beq.n	8007762 <HAL_GPIO_Init+0x20e>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a4b      	ldr	r2, [pc, #300]	@ (800786c <HAL_GPIO_Init+0x318>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d00d      	beq.n	800775e <HAL_GPIO_Init+0x20a>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a4a      	ldr	r2, [pc, #296]	@ (8007870 <HAL_GPIO_Init+0x31c>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d007      	beq.n	800775a <HAL_GPIO_Init+0x206>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a49      	ldr	r2, [pc, #292]	@ (8007874 <HAL_GPIO_Init+0x320>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d101      	bne.n	8007756 <HAL_GPIO_Init+0x202>
 8007752:	2306      	movs	r3, #6
 8007754:	e00c      	b.n	8007770 <HAL_GPIO_Init+0x21c>
 8007756:	2307      	movs	r3, #7
 8007758:	e00a      	b.n	8007770 <HAL_GPIO_Init+0x21c>
 800775a:	2305      	movs	r3, #5
 800775c:	e008      	b.n	8007770 <HAL_GPIO_Init+0x21c>
 800775e:	2304      	movs	r3, #4
 8007760:	e006      	b.n	8007770 <HAL_GPIO_Init+0x21c>
 8007762:	2303      	movs	r3, #3
 8007764:	e004      	b.n	8007770 <HAL_GPIO_Init+0x21c>
 8007766:	2302      	movs	r3, #2
 8007768:	e002      	b.n	8007770 <HAL_GPIO_Init+0x21c>
 800776a:	2301      	movs	r3, #1
 800776c:	e000      	b.n	8007770 <HAL_GPIO_Init+0x21c>
 800776e:	2300      	movs	r3, #0
 8007770:	69fa      	ldr	r2, [r7, #28]
 8007772:	f002 0203 	and.w	r2, r2, #3
 8007776:	0092      	lsls	r2, r2, #2
 8007778:	4093      	lsls	r3, r2
 800777a:	69ba      	ldr	r2, [r7, #24]
 800777c:	4313      	orrs	r3, r2
 800777e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007780:	4935      	ldr	r1, [pc, #212]	@ (8007858 <HAL_GPIO_Init+0x304>)
 8007782:	69fb      	ldr	r3, [r7, #28]
 8007784:	089b      	lsrs	r3, r3, #2
 8007786:	3302      	adds	r3, #2
 8007788:	69ba      	ldr	r2, [r7, #24]
 800778a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800778e:	4b3a      	ldr	r3, [pc, #232]	@ (8007878 <HAL_GPIO_Init+0x324>)
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	43db      	mvns	r3, r3
 8007798:	69ba      	ldr	r2, [r7, #24]
 800779a:	4013      	ands	r3, r2
 800779c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d003      	beq.n	80077b2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80077aa:	69ba      	ldr	r2, [r7, #24]
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	4313      	orrs	r3, r2
 80077b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80077b2:	4a31      	ldr	r2, [pc, #196]	@ (8007878 <HAL_GPIO_Init+0x324>)
 80077b4:	69bb      	ldr	r3, [r7, #24]
 80077b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80077b8:	4b2f      	ldr	r3, [pc, #188]	@ (8007878 <HAL_GPIO_Init+0x324>)
 80077ba:	68db      	ldr	r3, [r3, #12]
 80077bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	43db      	mvns	r3, r3
 80077c2:	69ba      	ldr	r2, [r7, #24]
 80077c4:	4013      	ands	r3, r2
 80077c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80077c8:	683b      	ldr	r3, [r7, #0]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d003      	beq.n	80077dc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80077d4:	69ba      	ldr	r2, [r7, #24]
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	4313      	orrs	r3, r2
 80077da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80077dc:	4a26      	ldr	r2, [pc, #152]	@ (8007878 <HAL_GPIO_Init+0x324>)
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80077e2:	4b25      	ldr	r3, [pc, #148]	@ (8007878 <HAL_GPIO_Init+0x324>)
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	43db      	mvns	r3, r3
 80077ec:	69ba      	ldr	r2, [r7, #24]
 80077ee:	4013      	ands	r3, r2
 80077f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d003      	beq.n	8007806 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80077fe:	69ba      	ldr	r2, [r7, #24]
 8007800:	693b      	ldr	r3, [r7, #16]
 8007802:	4313      	orrs	r3, r2
 8007804:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007806:	4a1c      	ldr	r2, [pc, #112]	@ (8007878 <HAL_GPIO_Init+0x324>)
 8007808:	69bb      	ldr	r3, [r7, #24]
 800780a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800780c:	4b1a      	ldr	r3, [pc, #104]	@ (8007878 <HAL_GPIO_Init+0x324>)
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	43db      	mvns	r3, r3
 8007816:	69ba      	ldr	r2, [r7, #24]
 8007818:	4013      	ands	r3, r2
 800781a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800781c:	683b      	ldr	r3, [r7, #0]
 800781e:	685b      	ldr	r3, [r3, #4]
 8007820:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007824:	2b00      	cmp	r3, #0
 8007826:	d003      	beq.n	8007830 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007828:	69ba      	ldr	r2, [r7, #24]
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	4313      	orrs	r3, r2
 800782e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007830:	4a11      	ldr	r2, [pc, #68]	@ (8007878 <HAL_GPIO_Init+0x324>)
 8007832:	69bb      	ldr	r3, [r7, #24]
 8007834:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007836:	69fb      	ldr	r3, [r7, #28]
 8007838:	3301      	adds	r3, #1
 800783a:	61fb      	str	r3, [r7, #28]
 800783c:	69fb      	ldr	r3, [r7, #28]
 800783e:	2b0f      	cmp	r3, #15
 8007840:	f67f ae96 	bls.w	8007570 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007844:	bf00      	nop
 8007846:	bf00      	nop
 8007848:	3724      	adds	r7, #36	@ 0x24
 800784a:	46bd      	mov	sp, r7
 800784c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007850:	4770      	bx	lr
 8007852:	bf00      	nop
 8007854:	40023800 	.word	0x40023800
 8007858:	40013800 	.word	0x40013800
 800785c:	40020000 	.word	0x40020000
 8007860:	40020400 	.word	0x40020400
 8007864:	40020800 	.word	0x40020800
 8007868:	40020c00 	.word	0x40020c00
 800786c:	40021000 	.word	0x40021000
 8007870:	40021400 	.word	0x40021400
 8007874:	40021800 	.word	0x40021800
 8007878:	40013c00 	.word	0x40013c00

0800787c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800787c:	b480      	push	{r7}
 800787e:	b085      	sub	sp, #20
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	460b      	mov	r3, r1
 8007886:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	691a      	ldr	r2, [r3, #16]
 800788c:	887b      	ldrh	r3, [r7, #2]
 800788e:	4013      	ands	r3, r2
 8007890:	2b00      	cmp	r3, #0
 8007892:	d002      	beq.n	800789a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007894:	2301      	movs	r3, #1
 8007896:	73fb      	strb	r3, [r7, #15]
 8007898:	e001      	b.n	800789e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800789a:	2300      	movs	r3, #0
 800789c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800789e:	7bfb      	ldrb	r3, [r7, #15]
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3714      	adds	r7, #20
 80078a4:	46bd      	mov	sp, r7
 80078a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078aa:	4770      	bx	lr

080078ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80078ac:	b480      	push	{r7}
 80078ae:	b083      	sub	sp, #12
 80078b0:	af00      	add	r7, sp, #0
 80078b2:	6078      	str	r0, [r7, #4]
 80078b4:	460b      	mov	r3, r1
 80078b6:	807b      	strh	r3, [r7, #2]
 80078b8:	4613      	mov	r3, r2
 80078ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80078bc:	787b      	ldrb	r3, [r7, #1]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d003      	beq.n	80078ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80078c2:	887a      	ldrh	r2, [r7, #2]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80078c8:	e003      	b.n	80078d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80078ca:	887b      	ldrh	r3, [r7, #2]
 80078cc:	041a      	lsls	r2, r3, #16
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	619a      	str	r2, [r3, #24]
}
 80078d2:	bf00      	nop
 80078d4:	370c      	adds	r7, #12
 80078d6:	46bd      	mov	sp, r7
 80078d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078dc:	4770      	bx	lr
	...

080078e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80078e0:	b580      	push	{r7, lr}
 80078e2:	b084      	sub	sp, #16
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d101      	bne.n	80078f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80078ee:	2301      	movs	r3, #1
 80078f0:	e12b      	b.n	8007b4a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80078f8:	b2db      	uxtb	r3, r3
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d106      	bne.n	800790c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	2200      	movs	r2, #0
 8007902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f7fe fcfa 	bl	8006300 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2224      	movs	r2, #36	@ 0x24
 8007910:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f022 0201 	bic.w	r2, r2, #1
 8007922:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007932:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	681a      	ldr	r2, [r3, #0]
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007942:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007944:	f001 f932 	bl	8008bac <HAL_RCC_GetPCLK1Freq>
 8007948:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	685b      	ldr	r3, [r3, #4]
 800794e:	4a81      	ldr	r2, [pc, #516]	@ (8007b54 <HAL_I2C_Init+0x274>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d807      	bhi.n	8007964 <HAL_I2C_Init+0x84>
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	4a80      	ldr	r2, [pc, #512]	@ (8007b58 <HAL_I2C_Init+0x278>)
 8007958:	4293      	cmp	r3, r2
 800795a:	bf94      	ite	ls
 800795c:	2301      	movls	r3, #1
 800795e:	2300      	movhi	r3, #0
 8007960:	b2db      	uxtb	r3, r3
 8007962:	e006      	b.n	8007972 <HAL_I2C_Init+0x92>
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	4a7d      	ldr	r2, [pc, #500]	@ (8007b5c <HAL_I2C_Init+0x27c>)
 8007968:	4293      	cmp	r3, r2
 800796a:	bf94      	ite	ls
 800796c:	2301      	movls	r3, #1
 800796e:	2300      	movhi	r3, #0
 8007970:	b2db      	uxtb	r3, r3
 8007972:	2b00      	cmp	r3, #0
 8007974:	d001      	beq.n	800797a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	e0e7      	b.n	8007b4a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	4a78      	ldr	r2, [pc, #480]	@ (8007b60 <HAL_I2C_Init+0x280>)
 800797e:	fba2 2303 	umull	r2, r3, r2, r3
 8007982:	0c9b      	lsrs	r3, r3, #18
 8007984:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	685b      	ldr	r3, [r3, #4]
 800798c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	68ba      	ldr	r2, [r7, #8]
 8007996:	430a      	orrs	r2, r1
 8007998:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	6a1b      	ldr	r3, [r3, #32]
 80079a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	4a6a      	ldr	r2, [pc, #424]	@ (8007b54 <HAL_I2C_Init+0x274>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d802      	bhi.n	80079b4 <HAL_I2C_Init+0xd4>
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	3301      	adds	r3, #1
 80079b2:	e009      	b.n	80079c8 <HAL_I2C_Init+0xe8>
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80079ba:	fb02 f303 	mul.w	r3, r2, r3
 80079be:	4a69      	ldr	r2, [pc, #420]	@ (8007b64 <HAL_I2C_Init+0x284>)
 80079c0:	fba2 2303 	umull	r2, r3, r2, r3
 80079c4:	099b      	lsrs	r3, r3, #6
 80079c6:	3301      	adds	r3, #1
 80079c8:	687a      	ldr	r2, [r7, #4]
 80079ca:	6812      	ldr	r2, [r2, #0]
 80079cc:	430b      	orrs	r3, r1
 80079ce:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	69db      	ldr	r3, [r3, #28]
 80079d6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80079da:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	495c      	ldr	r1, [pc, #368]	@ (8007b54 <HAL_I2C_Init+0x274>)
 80079e4:	428b      	cmp	r3, r1
 80079e6:	d819      	bhi.n	8007a1c <HAL_I2C_Init+0x13c>
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	1e59      	subs	r1, r3, #1
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	005b      	lsls	r3, r3, #1
 80079f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80079f6:	1c59      	adds	r1, r3, #1
 80079f8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80079fc:	400b      	ands	r3, r1
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00a      	beq.n	8007a18 <HAL_I2C_Init+0x138>
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	1e59      	subs	r1, r3, #1
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	005b      	lsls	r3, r3, #1
 8007a0c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007a10:	3301      	adds	r3, #1
 8007a12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a16:	e051      	b.n	8007abc <HAL_I2C_Init+0x1dc>
 8007a18:	2304      	movs	r3, #4
 8007a1a:	e04f      	b.n	8007abc <HAL_I2C_Init+0x1dc>
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	689b      	ldr	r3, [r3, #8]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d111      	bne.n	8007a48 <HAL_I2C_Init+0x168>
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	1e58      	subs	r0, r3, #1
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6859      	ldr	r1, [r3, #4]
 8007a2c:	460b      	mov	r3, r1
 8007a2e:	005b      	lsls	r3, r3, #1
 8007a30:	440b      	add	r3, r1
 8007a32:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a36:	3301      	adds	r3, #1
 8007a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	bf0c      	ite	eq
 8007a40:	2301      	moveq	r3, #1
 8007a42:	2300      	movne	r3, #0
 8007a44:	b2db      	uxtb	r3, r3
 8007a46:	e012      	b.n	8007a6e <HAL_I2C_Init+0x18e>
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	1e58      	subs	r0, r3, #1
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6859      	ldr	r1, [r3, #4]
 8007a50:	460b      	mov	r3, r1
 8007a52:	009b      	lsls	r3, r3, #2
 8007a54:	440b      	add	r3, r1
 8007a56:	0099      	lsls	r1, r3, #2
 8007a58:	440b      	add	r3, r1
 8007a5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a5e:	3301      	adds	r3, #1
 8007a60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	bf0c      	ite	eq
 8007a68:	2301      	moveq	r3, #1
 8007a6a:	2300      	movne	r3, #0
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d001      	beq.n	8007a76 <HAL_I2C_Init+0x196>
 8007a72:	2301      	movs	r3, #1
 8007a74:	e022      	b.n	8007abc <HAL_I2C_Init+0x1dc>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d10e      	bne.n	8007a9c <HAL_I2C_Init+0x1bc>
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	1e58      	subs	r0, r3, #1
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6859      	ldr	r1, [r3, #4]
 8007a86:	460b      	mov	r3, r1
 8007a88:	005b      	lsls	r3, r3, #1
 8007a8a:	440b      	add	r3, r1
 8007a8c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007a90:	3301      	adds	r3, #1
 8007a92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a9a:	e00f      	b.n	8007abc <HAL_I2C_Init+0x1dc>
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	1e58      	subs	r0, r3, #1
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6859      	ldr	r1, [r3, #4]
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	009b      	lsls	r3, r3, #2
 8007aa8:	440b      	add	r3, r1
 8007aaa:	0099      	lsls	r1, r3, #2
 8007aac:	440b      	add	r3, r1
 8007aae:	fbb0 f3f3 	udiv	r3, r0, r3
 8007ab2:	3301      	adds	r3, #1
 8007ab4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007ab8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007abc:	6879      	ldr	r1, [r7, #4]
 8007abe:	6809      	ldr	r1, [r1, #0]
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	69da      	ldr	r2, [r3, #28]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a1b      	ldr	r3, [r3, #32]
 8007ad6:	431a      	orrs	r2, r3
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	430a      	orrs	r2, r1
 8007ade:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	689b      	ldr	r3, [r3, #8]
 8007ae6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007aea:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007aee:	687a      	ldr	r2, [r7, #4]
 8007af0:	6911      	ldr	r1, [r2, #16]
 8007af2:	687a      	ldr	r2, [r7, #4]
 8007af4:	68d2      	ldr	r2, [r2, #12]
 8007af6:	4311      	orrs	r1, r2
 8007af8:	687a      	ldr	r2, [r7, #4]
 8007afa:	6812      	ldr	r2, [r2, #0]
 8007afc:	430b      	orrs	r3, r1
 8007afe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	68db      	ldr	r3, [r3, #12]
 8007b06:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	695a      	ldr	r2, [r3, #20]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	699b      	ldr	r3, [r3, #24]
 8007b12:	431a      	orrs	r2, r3
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	430a      	orrs	r2, r1
 8007b1a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	f042 0201 	orr.w	r2, r2, #1
 8007b2a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	2220      	movs	r2, #32
 8007b36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2200      	movs	r2, #0
 8007b44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007b48:	2300      	movs	r3, #0
}
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	3710      	adds	r7, #16
 8007b4e:	46bd      	mov	sp, r7
 8007b50:	bd80      	pop	{r7, pc}
 8007b52:	bf00      	nop
 8007b54:	000186a0 	.word	0x000186a0
 8007b58:	001e847f 	.word	0x001e847f
 8007b5c:	003d08ff 	.word	0x003d08ff
 8007b60:	431bde83 	.word	0x431bde83
 8007b64:	10624dd3 	.word	0x10624dd3

08007b68 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b088      	sub	sp, #32
 8007b6c:	af02      	add	r7, sp, #8
 8007b6e:	60f8      	str	r0, [r7, #12]
 8007b70:	4608      	mov	r0, r1
 8007b72:	4611      	mov	r1, r2
 8007b74:	461a      	mov	r2, r3
 8007b76:	4603      	mov	r3, r0
 8007b78:	817b      	strh	r3, [r7, #10]
 8007b7a:	460b      	mov	r3, r1
 8007b7c:	813b      	strh	r3, [r7, #8]
 8007b7e:	4613      	mov	r3, r2
 8007b80:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007b82:	f7fe fe49 	bl	8006818 <HAL_GetTick>
 8007b86:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b8e:	b2db      	uxtb	r3, r3
 8007b90:	2b20      	cmp	r3, #32
 8007b92:	f040 80d9 	bne.w	8007d48 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007b96:	697b      	ldr	r3, [r7, #20]
 8007b98:	9300      	str	r3, [sp, #0]
 8007b9a:	2319      	movs	r3, #25
 8007b9c:	2201      	movs	r2, #1
 8007b9e:	496d      	ldr	r1, [pc, #436]	@ (8007d54 <HAL_I2C_Mem_Write+0x1ec>)
 8007ba0:	68f8      	ldr	r0, [r7, #12]
 8007ba2:	f000 fc8b 	bl	80084bc <I2C_WaitOnFlagUntilTimeout>
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d001      	beq.n	8007bb0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007bac:	2302      	movs	r3, #2
 8007bae:	e0cc      	b.n	8007d4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007bb6:	2b01      	cmp	r3, #1
 8007bb8:	d101      	bne.n	8007bbe <HAL_I2C_Mem_Write+0x56>
 8007bba:	2302      	movs	r3, #2
 8007bbc:	e0c5      	b.n	8007d4a <HAL_I2C_Mem_Write+0x1e2>
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2201      	movs	r2, #1
 8007bc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f003 0301 	and.w	r3, r3, #1
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d007      	beq.n	8007be4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681a      	ldr	r2, [r3, #0]
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f042 0201 	orr.w	r2, r2, #1
 8007be2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007bf2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	2221      	movs	r2, #33	@ 0x21
 8007bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	2240      	movs	r2, #64	@ 0x40
 8007c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2200      	movs	r2, #0
 8007c08:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6a3a      	ldr	r2, [r7, #32]
 8007c0e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007c14:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c1a:	b29a      	uxth	r2, r3
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	4a4d      	ldr	r2, [pc, #308]	@ (8007d58 <HAL_I2C_Mem_Write+0x1f0>)
 8007c24:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007c26:	88f8      	ldrh	r0, [r7, #6]
 8007c28:	893a      	ldrh	r2, [r7, #8]
 8007c2a:	8979      	ldrh	r1, [r7, #10]
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	9301      	str	r3, [sp, #4]
 8007c30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c32:	9300      	str	r3, [sp, #0]
 8007c34:	4603      	mov	r3, r0
 8007c36:	68f8      	ldr	r0, [r7, #12]
 8007c38:	f000 fac2 	bl	80081c0 <I2C_RequestMemoryWrite>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d052      	beq.n	8007ce8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007c42:	2301      	movs	r3, #1
 8007c44:	e081      	b.n	8007d4a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c46:	697a      	ldr	r2, [r7, #20]
 8007c48:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c4a:	68f8      	ldr	r0, [r7, #12]
 8007c4c:	f000 fd50 	bl	80086f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d00d      	beq.n	8007c72 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c5a:	2b04      	cmp	r3, #4
 8007c5c:	d107      	bne.n	8007c6e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	681a      	ldr	r2, [r3, #0]
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c6c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007c6e:	2301      	movs	r3, #1
 8007c70:	e06b      	b.n	8007d4a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c76:	781a      	ldrb	r2, [r3, #0]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c82:	1c5a      	adds	r2, r3, #1
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c8c:	3b01      	subs	r3, #1
 8007c8e:	b29a      	uxth	r2, r3
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	b29a      	uxth	r2, r3
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	695b      	ldr	r3, [r3, #20]
 8007ca8:	f003 0304 	and.w	r3, r3, #4
 8007cac:	2b04      	cmp	r3, #4
 8007cae:	d11b      	bne.n	8007ce8 <HAL_I2C_Mem_Write+0x180>
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d017      	beq.n	8007ce8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cbc:	781a      	ldrb	r2, [r3, #0]
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cc8:	1c5a      	adds	r2, r3, #1
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cd2:	3b01      	subs	r3, #1
 8007cd4:	b29a      	uxth	r2, r3
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	3b01      	subs	r3, #1
 8007ce2:	b29a      	uxth	r2, r3
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1aa      	bne.n	8007c46 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007cf0:	697a      	ldr	r2, [r7, #20]
 8007cf2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007cf4:	68f8      	ldr	r0, [r7, #12]
 8007cf6:	f000 fd43 	bl	8008780 <I2C_WaitOnBTFFlagUntilTimeout>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d00d      	beq.n	8007d1c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d04:	2b04      	cmp	r3, #4
 8007d06:	d107      	bne.n	8007d18 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681a      	ldr	r2, [r3, #0]
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d16:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	e016      	b.n	8007d4a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d2a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	2220      	movs	r2, #32
 8007d30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	2200      	movs	r2, #0
 8007d38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007d44:	2300      	movs	r3, #0
 8007d46:	e000      	b.n	8007d4a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007d48:	2302      	movs	r3, #2
  }
}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3718      	adds	r7, #24
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
 8007d52:	bf00      	nop
 8007d54:	00100002 	.word	0x00100002
 8007d58:	ffff0000 	.word	0xffff0000

08007d5c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b08c      	sub	sp, #48	@ 0x30
 8007d60:	af02      	add	r7, sp, #8
 8007d62:	60f8      	str	r0, [r7, #12]
 8007d64:	4608      	mov	r0, r1
 8007d66:	4611      	mov	r1, r2
 8007d68:	461a      	mov	r2, r3
 8007d6a:	4603      	mov	r3, r0
 8007d6c:	817b      	strh	r3, [r7, #10]
 8007d6e:	460b      	mov	r3, r1
 8007d70:	813b      	strh	r3, [r7, #8]
 8007d72:	4613      	mov	r3, r2
 8007d74:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007d76:	f7fe fd4f 	bl	8006818 <HAL_GetTick>
 8007d7a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	2b20      	cmp	r3, #32
 8007d86:	f040 8214 	bne.w	80081b2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d8c:	9300      	str	r3, [sp, #0]
 8007d8e:	2319      	movs	r3, #25
 8007d90:	2201      	movs	r2, #1
 8007d92:	497b      	ldr	r1, [pc, #492]	@ (8007f80 <HAL_I2C_Mem_Read+0x224>)
 8007d94:	68f8      	ldr	r0, [r7, #12]
 8007d96:	f000 fb91 	bl	80084bc <I2C_WaitOnFlagUntilTimeout>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	d001      	beq.n	8007da4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8007da0:	2302      	movs	r3, #2
 8007da2:	e207      	b.n	80081b4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	d101      	bne.n	8007db2 <HAL_I2C_Mem_Read+0x56>
 8007dae:	2302      	movs	r3, #2
 8007db0:	e200      	b.n	80081b4 <HAL_I2C_Mem_Read+0x458>
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	2201      	movs	r2, #1
 8007db6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f003 0301 	and.w	r3, r3, #1
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d007      	beq.n	8007dd8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f042 0201 	orr.w	r2, r2, #1
 8007dd6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007de6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2222      	movs	r2, #34	@ 0x22
 8007dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2240      	movs	r2, #64	@ 0x40
 8007df4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007e02:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007e08:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e0e:	b29a      	uxth	r2, r3
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	4a5b      	ldr	r2, [pc, #364]	@ (8007f84 <HAL_I2C_Mem_Read+0x228>)
 8007e18:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007e1a:	88f8      	ldrh	r0, [r7, #6]
 8007e1c:	893a      	ldrh	r2, [r7, #8]
 8007e1e:	8979      	ldrh	r1, [r7, #10]
 8007e20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e22:	9301      	str	r3, [sp, #4]
 8007e24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e26:	9300      	str	r3, [sp, #0]
 8007e28:	4603      	mov	r3, r0
 8007e2a:	68f8      	ldr	r0, [r7, #12]
 8007e2c:	f000 fa5e 	bl	80082ec <I2C_RequestMemoryRead>
 8007e30:	4603      	mov	r3, r0
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d001      	beq.n	8007e3a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	e1bc      	b.n	80081b4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d113      	bne.n	8007e6a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e42:	2300      	movs	r3, #0
 8007e44:	623b      	str	r3, [r7, #32]
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	695b      	ldr	r3, [r3, #20]
 8007e4c:	623b      	str	r3, [r7, #32]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	699b      	ldr	r3, [r3, #24]
 8007e54:	623b      	str	r3, [r7, #32]
 8007e56:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e66:	601a      	str	r2, [r3, #0]
 8007e68:	e190      	b.n	800818c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d11b      	bne.n	8007eaa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e82:	2300      	movs	r3, #0
 8007e84:	61fb      	str	r3, [r7, #28]
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	695b      	ldr	r3, [r3, #20]
 8007e8c:	61fb      	str	r3, [r7, #28]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	699b      	ldr	r3, [r3, #24]
 8007e94:	61fb      	str	r3, [r7, #28]
 8007e96:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ea6:	601a      	str	r2, [r3, #0]
 8007ea8:	e170      	b.n	800818c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007eae:	2b02      	cmp	r3, #2
 8007eb0:	d11b      	bne.n	8007eea <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ec0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007ed0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	61bb      	str	r3, [r7, #24]
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	695b      	ldr	r3, [r3, #20]
 8007edc:	61bb      	str	r3, [r7, #24]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	699b      	ldr	r3, [r3, #24]
 8007ee4:	61bb      	str	r3, [r7, #24]
 8007ee6:	69bb      	ldr	r3, [r7, #24]
 8007ee8:	e150      	b.n	800818c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007eea:	2300      	movs	r3, #0
 8007eec:	617b      	str	r3, [r7, #20]
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	695b      	ldr	r3, [r3, #20]
 8007ef4:	617b      	str	r3, [r7, #20]
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	699b      	ldr	r3, [r3, #24]
 8007efc:	617b      	str	r3, [r7, #20]
 8007efe:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007f00:	e144      	b.n	800818c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f06:	2b03      	cmp	r3, #3
 8007f08:	f200 80f1 	bhi.w	80080ee <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f10:	2b01      	cmp	r3, #1
 8007f12:	d123      	bne.n	8007f5c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f16:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007f18:	68f8      	ldr	r0, [r7, #12]
 8007f1a:	f000 fc79 	bl	8008810 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007f1e:	4603      	mov	r3, r0
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d001      	beq.n	8007f28 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007f24:	2301      	movs	r3, #1
 8007f26:	e145      	b.n	80081b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	691a      	ldr	r2, [r3, #16]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f32:	b2d2      	uxtb	r2, r2
 8007f34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f3a:	1c5a      	adds	r2, r3, #1
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f44:	3b01      	subs	r3, #1
 8007f46:	b29a      	uxth	r2, r3
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	3b01      	subs	r3, #1
 8007f54:	b29a      	uxth	r2, r3
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007f5a:	e117      	b.n	800818c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f60:	2b02      	cmp	r3, #2
 8007f62:	d14e      	bne.n	8008002 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007f64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f66:	9300      	str	r3, [sp, #0]
 8007f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	4906      	ldr	r1, [pc, #24]	@ (8007f88 <HAL_I2C_Mem_Read+0x22c>)
 8007f6e:	68f8      	ldr	r0, [r7, #12]
 8007f70:	f000 faa4 	bl	80084bc <I2C_WaitOnFlagUntilTimeout>
 8007f74:	4603      	mov	r3, r0
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d008      	beq.n	8007f8c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	e11a      	b.n	80081b4 <HAL_I2C_Mem_Read+0x458>
 8007f7e:	bf00      	nop
 8007f80:	00100002 	.word	0x00100002
 8007f84:	ffff0000 	.word	0xffff0000
 8007f88:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	681a      	ldr	r2, [r3, #0]
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f9a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	691a      	ldr	r2, [r3, #16]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fa6:	b2d2      	uxtb	r2, r2
 8007fa8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fae:	1c5a      	adds	r2, r3, #1
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fb8:	3b01      	subs	r3, #1
 8007fba:	b29a      	uxth	r2, r3
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	3b01      	subs	r3, #1
 8007fc8:	b29a      	uxth	r2, r3
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	691a      	ldr	r2, [r3, #16]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fd8:	b2d2      	uxtb	r2, r2
 8007fda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fe0:	1c5a      	adds	r2, r3, #1
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fea:	3b01      	subs	r3, #1
 8007fec:	b29a      	uxth	r2, r3
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ff6:	b29b      	uxth	r3, r3
 8007ff8:	3b01      	subs	r3, #1
 8007ffa:	b29a      	uxth	r2, r3
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8008000:	e0c4      	b.n	800818c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008004:	9300      	str	r3, [sp, #0]
 8008006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008008:	2200      	movs	r2, #0
 800800a:	496c      	ldr	r1, [pc, #432]	@ (80081bc <HAL_I2C_Mem_Read+0x460>)
 800800c:	68f8      	ldr	r0, [r7, #12]
 800800e:	f000 fa55 	bl	80084bc <I2C_WaitOnFlagUntilTimeout>
 8008012:	4603      	mov	r3, r0
 8008014:	2b00      	cmp	r3, #0
 8008016:	d001      	beq.n	800801c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008018:	2301      	movs	r3, #1
 800801a:	e0cb      	b.n	80081b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800802a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	691a      	ldr	r2, [r3, #16]
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008036:	b2d2      	uxtb	r2, r2
 8008038:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800803e:	1c5a      	adds	r2, r3, #1
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008048:	3b01      	subs	r3, #1
 800804a:	b29a      	uxth	r2, r3
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008054:	b29b      	uxth	r3, r3
 8008056:	3b01      	subs	r3, #1
 8008058:	b29a      	uxth	r2, r3
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800805e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008060:	9300      	str	r3, [sp, #0]
 8008062:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008064:	2200      	movs	r2, #0
 8008066:	4955      	ldr	r1, [pc, #340]	@ (80081bc <HAL_I2C_Mem_Read+0x460>)
 8008068:	68f8      	ldr	r0, [r7, #12]
 800806a:	f000 fa27 	bl	80084bc <I2C_WaitOnFlagUntilTimeout>
 800806e:	4603      	mov	r3, r0
 8008070:	2b00      	cmp	r3, #0
 8008072:	d001      	beq.n	8008078 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8008074:	2301      	movs	r3, #1
 8008076:	e09d      	b.n	80081b4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	681a      	ldr	r2, [r3, #0]
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008086:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	691a      	ldr	r2, [r3, #16]
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008092:	b2d2      	uxtb	r2, r2
 8008094:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800809a:	1c5a      	adds	r2, r3, #1
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080a4:	3b01      	subs	r3, #1
 80080a6:	b29a      	uxth	r2, r3
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	3b01      	subs	r3, #1
 80080b4:	b29a      	uxth	r2, r3
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	691a      	ldr	r2, [r3, #16]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080c4:	b2d2      	uxtb	r2, r2
 80080c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080cc:	1c5a      	adds	r2, r3, #1
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080d6:	3b01      	subs	r3, #1
 80080d8:	b29a      	uxth	r2, r3
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80080e2:	b29b      	uxth	r3, r3
 80080e4:	3b01      	subs	r3, #1
 80080e6:	b29a      	uxth	r2, r3
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80080ec:	e04e      	b.n	800818c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80080ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80080f2:	68f8      	ldr	r0, [r7, #12]
 80080f4:	f000 fb8c 	bl	8008810 <I2C_WaitOnRXNEFlagUntilTimeout>
 80080f8:	4603      	mov	r3, r0
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d001      	beq.n	8008102 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80080fe:	2301      	movs	r3, #1
 8008100:	e058      	b.n	80081b4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	691a      	ldr	r2, [r3, #16]
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800810c:	b2d2      	uxtb	r2, r2
 800810e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008114:	1c5a      	adds	r2, r3, #1
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800811e:	3b01      	subs	r3, #1
 8008120:	b29a      	uxth	r2, r3
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800812a:	b29b      	uxth	r3, r3
 800812c:	3b01      	subs	r3, #1
 800812e:	b29a      	uxth	r2, r3
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	695b      	ldr	r3, [r3, #20]
 800813a:	f003 0304 	and.w	r3, r3, #4
 800813e:	2b04      	cmp	r3, #4
 8008140:	d124      	bne.n	800818c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008146:	2b03      	cmp	r3, #3
 8008148:	d107      	bne.n	800815a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	681a      	ldr	r2, [r3, #0]
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008158:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	691a      	ldr	r2, [r3, #16]
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008164:	b2d2      	uxtb	r2, r2
 8008166:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800816c:	1c5a      	adds	r2, r3, #1
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008176:	3b01      	subs	r3, #1
 8008178:	b29a      	uxth	r2, r3
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008182:	b29b      	uxth	r3, r3
 8008184:	3b01      	subs	r3, #1
 8008186:	b29a      	uxth	r2, r3
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008190:	2b00      	cmp	r3, #0
 8008192:	f47f aeb6 	bne.w	8007f02 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2220      	movs	r2, #32
 800819a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	2200      	movs	r2, #0
 80081a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80081ae:	2300      	movs	r3, #0
 80081b0:	e000      	b.n	80081b4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80081b2:	2302      	movs	r3, #2
  }
}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3728      	adds	r7, #40	@ 0x28
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}
 80081bc:	00010004 	.word	0x00010004

080081c0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b088      	sub	sp, #32
 80081c4:	af02      	add	r7, sp, #8
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	4608      	mov	r0, r1
 80081ca:	4611      	mov	r1, r2
 80081cc:	461a      	mov	r2, r3
 80081ce:	4603      	mov	r3, r0
 80081d0:	817b      	strh	r3, [r7, #10]
 80081d2:	460b      	mov	r3, r1
 80081d4:	813b      	strh	r3, [r7, #8]
 80081d6:	4613      	mov	r3, r2
 80081d8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80081e8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80081ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ec:	9300      	str	r3, [sp, #0]
 80081ee:	6a3b      	ldr	r3, [r7, #32]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80081f6:	68f8      	ldr	r0, [r7, #12]
 80081f8:	f000 f960 	bl	80084bc <I2C_WaitOnFlagUntilTimeout>
 80081fc:	4603      	mov	r3, r0
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d00d      	beq.n	800821e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800820c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008210:	d103      	bne.n	800821a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008218:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800821a:	2303      	movs	r3, #3
 800821c:	e05f      	b.n	80082de <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800821e:	897b      	ldrh	r3, [r7, #10]
 8008220:	b2db      	uxtb	r3, r3
 8008222:	461a      	mov	r2, r3
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800822c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800822e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008230:	6a3a      	ldr	r2, [r7, #32]
 8008232:	492d      	ldr	r1, [pc, #180]	@ (80082e8 <I2C_RequestMemoryWrite+0x128>)
 8008234:	68f8      	ldr	r0, [r7, #12]
 8008236:	f000 f9bb 	bl	80085b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800823a:	4603      	mov	r3, r0
 800823c:	2b00      	cmp	r3, #0
 800823e:	d001      	beq.n	8008244 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008240:	2301      	movs	r3, #1
 8008242:	e04c      	b.n	80082de <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008244:	2300      	movs	r3, #0
 8008246:	617b      	str	r3, [r7, #20]
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	695b      	ldr	r3, [r3, #20]
 800824e:	617b      	str	r3, [r7, #20]
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	699b      	ldr	r3, [r3, #24]
 8008256:	617b      	str	r3, [r7, #20]
 8008258:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800825a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800825c:	6a39      	ldr	r1, [r7, #32]
 800825e:	68f8      	ldr	r0, [r7, #12]
 8008260:	f000 fa46 	bl	80086f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008264:	4603      	mov	r3, r0
 8008266:	2b00      	cmp	r3, #0
 8008268:	d00d      	beq.n	8008286 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800826e:	2b04      	cmp	r3, #4
 8008270:	d107      	bne.n	8008282 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	681a      	ldr	r2, [r3, #0]
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008280:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008282:	2301      	movs	r3, #1
 8008284:	e02b      	b.n	80082de <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008286:	88fb      	ldrh	r3, [r7, #6]
 8008288:	2b01      	cmp	r3, #1
 800828a:	d105      	bne.n	8008298 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800828c:	893b      	ldrh	r3, [r7, #8]
 800828e:	b2da      	uxtb	r2, r3
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	611a      	str	r2, [r3, #16]
 8008296:	e021      	b.n	80082dc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008298:	893b      	ldrh	r3, [r7, #8]
 800829a:	0a1b      	lsrs	r3, r3, #8
 800829c:	b29b      	uxth	r3, r3
 800829e:	b2da      	uxtb	r2, r3
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80082a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082a8:	6a39      	ldr	r1, [r7, #32]
 80082aa:	68f8      	ldr	r0, [r7, #12]
 80082ac:	f000 fa20 	bl	80086f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80082b0:	4603      	mov	r3, r0
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d00d      	beq.n	80082d2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ba:	2b04      	cmp	r3, #4
 80082bc:	d107      	bne.n	80082ce <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80082cc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80082ce:	2301      	movs	r3, #1
 80082d0:	e005      	b.n	80082de <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80082d2:	893b      	ldrh	r3, [r7, #8]
 80082d4:	b2da      	uxtb	r2, r3
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80082dc:	2300      	movs	r3, #0
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3718      	adds	r7, #24
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
 80082e6:	bf00      	nop
 80082e8:	00010002 	.word	0x00010002

080082ec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b088      	sub	sp, #32
 80082f0:	af02      	add	r7, sp, #8
 80082f2:	60f8      	str	r0, [r7, #12]
 80082f4:	4608      	mov	r0, r1
 80082f6:	4611      	mov	r1, r2
 80082f8:	461a      	mov	r2, r3
 80082fa:	4603      	mov	r3, r0
 80082fc:	817b      	strh	r3, [r7, #10]
 80082fe:	460b      	mov	r3, r1
 8008300:	813b      	strh	r3, [r7, #8]
 8008302:	4613      	mov	r3, r2
 8008304:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8008314:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	681a      	ldr	r2, [r3, #0]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008324:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008328:	9300      	str	r3, [sp, #0]
 800832a:	6a3b      	ldr	r3, [r7, #32]
 800832c:	2200      	movs	r2, #0
 800832e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008332:	68f8      	ldr	r0, [r7, #12]
 8008334:	f000 f8c2 	bl	80084bc <I2C_WaitOnFlagUntilTimeout>
 8008338:	4603      	mov	r3, r0
 800833a:	2b00      	cmp	r3, #0
 800833c:	d00d      	beq.n	800835a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008348:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800834c:	d103      	bne.n	8008356 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008354:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008356:	2303      	movs	r3, #3
 8008358:	e0aa      	b.n	80084b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800835a:	897b      	ldrh	r3, [r7, #10]
 800835c:	b2db      	uxtb	r3, r3
 800835e:	461a      	mov	r2, r3
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8008368:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800836a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800836c:	6a3a      	ldr	r2, [r7, #32]
 800836e:	4952      	ldr	r1, [pc, #328]	@ (80084b8 <I2C_RequestMemoryRead+0x1cc>)
 8008370:	68f8      	ldr	r0, [r7, #12]
 8008372:	f000 f91d 	bl	80085b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008376:	4603      	mov	r3, r0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d001      	beq.n	8008380 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	e097      	b.n	80084b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008380:	2300      	movs	r3, #0
 8008382:	617b      	str	r3, [r7, #20]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	617b      	str	r3, [r7, #20]
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	699b      	ldr	r3, [r3, #24]
 8008392:	617b      	str	r3, [r7, #20]
 8008394:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008396:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008398:	6a39      	ldr	r1, [r7, #32]
 800839a:	68f8      	ldr	r0, [r7, #12]
 800839c:	f000 f9a8 	bl	80086f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d00d      	beq.n	80083c2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083aa:	2b04      	cmp	r3, #4
 80083ac:	d107      	bne.n	80083be <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80083bc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80083be:	2301      	movs	r3, #1
 80083c0:	e076      	b.n	80084b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80083c2:	88fb      	ldrh	r3, [r7, #6]
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d105      	bne.n	80083d4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80083c8:	893b      	ldrh	r3, [r7, #8]
 80083ca:	b2da      	uxtb	r2, r3
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	611a      	str	r2, [r3, #16]
 80083d2:	e021      	b.n	8008418 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80083d4:	893b      	ldrh	r3, [r7, #8]
 80083d6:	0a1b      	lsrs	r3, r3, #8
 80083d8:	b29b      	uxth	r3, r3
 80083da:	b2da      	uxtb	r2, r3
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80083e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083e4:	6a39      	ldr	r1, [r7, #32]
 80083e6:	68f8      	ldr	r0, [r7, #12]
 80083e8:	f000 f982 	bl	80086f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80083ec:	4603      	mov	r3, r0
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d00d      	beq.n	800840e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f6:	2b04      	cmp	r3, #4
 80083f8:	d107      	bne.n	800840a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	681a      	ldr	r2, [r3, #0]
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008408:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800840a:	2301      	movs	r3, #1
 800840c:	e050      	b.n	80084b0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800840e:	893b      	ldrh	r3, [r7, #8]
 8008410:	b2da      	uxtb	r2, r3
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008418:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800841a:	6a39      	ldr	r1, [r7, #32]
 800841c:	68f8      	ldr	r0, [r7, #12]
 800841e:	f000 f967 	bl	80086f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008422:	4603      	mov	r3, r0
 8008424:	2b00      	cmp	r3, #0
 8008426:	d00d      	beq.n	8008444 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800842c:	2b04      	cmp	r3, #4
 800842e:	d107      	bne.n	8008440 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681a      	ldr	r2, [r3, #0]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800843e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008440:	2301      	movs	r3, #1
 8008442:	e035      	b.n	80084b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	681a      	ldr	r2, [r3, #0]
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008452:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008456:	9300      	str	r3, [sp, #0]
 8008458:	6a3b      	ldr	r3, [r7, #32]
 800845a:	2200      	movs	r2, #0
 800845c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008460:	68f8      	ldr	r0, [r7, #12]
 8008462:	f000 f82b 	bl	80084bc <I2C_WaitOnFlagUntilTimeout>
 8008466:	4603      	mov	r3, r0
 8008468:	2b00      	cmp	r3, #0
 800846a:	d00d      	beq.n	8008488 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008476:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800847a:	d103      	bne.n	8008484 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008482:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008484:	2303      	movs	r3, #3
 8008486:	e013      	b.n	80084b0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008488:	897b      	ldrh	r3, [r7, #10]
 800848a:	b2db      	uxtb	r3, r3
 800848c:	f043 0301 	orr.w	r3, r3, #1
 8008490:	b2da      	uxtb	r2, r3
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800849a:	6a3a      	ldr	r2, [r7, #32]
 800849c:	4906      	ldr	r1, [pc, #24]	@ (80084b8 <I2C_RequestMemoryRead+0x1cc>)
 800849e:	68f8      	ldr	r0, [r7, #12]
 80084a0:	f000 f886 	bl	80085b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80084a4:	4603      	mov	r3, r0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d001      	beq.n	80084ae <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80084aa:	2301      	movs	r3, #1
 80084ac:	e000      	b.n	80084b0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80084ae:	2300      	movs	r3, #0
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3718      	adds	r7, #24
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}
 80084b8:	00010002 	.word	0x00010002

080084bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80084bc:	b580      	push	{r7, lr}
 80084be:	b084      	sub	sp, #16
 80084c0:	af00      	add	r7, sp, #0
 80084c2:	60f8      	str	r0, [r7, #12]
 80084c4:	60b9      	str	r1, [r7, #8]
 80084c6:	603b      	str	r3, [r7, #0]
 80084c8:	4613      	mov	r3, r2
 80084ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80084cc:	e048      	b.n	8008560 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084d4:	d044      	beq.n	8008560 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084d6:	f7fe f99f 	bl	8006818 <HAL_GetTick>
 80084da:	4602      	mov	r2, r0
 80084dc:	69bb      	ldr	r3, [r7, #24]
 80084de:	1ad3      	subs	r3, r2, r3
 80084e0:	683a      	ldr	r2, [r7, #0]
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d302      	bcc.n	80084ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80084e6:	683b      	ldr	r3, [r7, #0]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d139      	bne.n	8008560 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	0c1b      	lsrs	r3, r3, #16
 80084f0:	b2db      	uxtb	r3, r3
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d10d      	bne.n	8008512 <I2C_WaitOnFlagUntilTimeout+0x56>
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	695b      	ldr	r3, [r3, #20]
 80084fc:	43da      	mvns	r2, r3
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	4013      	ands	r3, r2
 8008502:	b29b      	uxth	r3, r3
 8008504:	2b00      	cmp	r3, #0
 8008506:	bf0c      	ite	eq
 8008508:	2301      	moveq	r3, #1
 800850a:	2300      	movne	r3, #0
 800850c:	b2db      	uxtb	r3, r3
 800850e:	461a      	mov	r2, r3
 8008510:	e00c      	b.n	800852c <I2C_WaitOnFlagUntilTimeout+0x70>
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	699b      	ldr	r3, [r3, #24]
 8008518:	43da      	mvns	r2, r3
 800851a:	68bb      	ldr	r3, [r7, #8]
 800851c:	4013      	ands	r3, r2
 800851e:	b29b      	uxth	r3, r3
 8008520:	2b00      	cmp	r3, #0
 8008522:	bf0c      	ite	eq
 8008524:	2301      	moveq	r3, #1
 8008526:	2300      	movne	r3, #0
 8008528:	b2db      	uxtb	r3, r3
 800852a:	461a      	mov	r2, r3
 800852c:	79fb      	ldrb	r3, [r7, #7]
 800852e:	429a      	cmp	r2, r3
 8008530:	d116      	bne.n	8008560 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2200      	movs	r2, #0
 8008536:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	2220      	movs	r2, #32
 800853c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	2200      	movs	r2, #0
 8008544:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800854c:	f043 0220 	orr.w	r2, r3, #32
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2200      	movs	r2, #0
 8008558:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800855c:	2301      	movs	r3, #1
 800855e:	e023      	b.n	80085a8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	0c1b      	lsrs	r3, r3, #16
 8008564:	b2db      	uxtb	r3, r3
 8008566:	2b01      	cmp	r3, #1
 8008568:	d10d      	bne.n	8008586 <I2C_WaitOnFlagUntilTimeout+0xca>
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	695b      	ldr	r3, [r3, #20]
 8008570:	43da      	mvns	r2, r3
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	4013      	ands	r3, r2
 8008576:	b29b      	uxth	r3, r3
 8008578:	2b00      	cmp	r3, #0
 800857a:	bf0c      	ite	eq
 800857c:	2301      	moveq	r3, #1
 800857e:	2300      	movne	r3, #0
 8008580:	b2db      	uxtb	r3, r3
 8008582:	461a      	mov	r2, r3
 8008584:	e00c      	b.n	80085a0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	699b      	ldr	r3, [r3, #24]
 800858c:	43da      	mvns	r2, r3
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	4013      	ands	r3, r2
 8008592:	b29b      	uxth	r3, r3
 8008594:	2b00      	cmp	r3, #0
 8008596:	bf0c      	ite	eq
 8008598:	2301      	moveq	r3, #1
 800859a:	2300      	movne	r3, #0
 800859c:	b2db      	uxtb	r3, r3
 800859e:	461a      	mov	r2, r3
 80085a0:	79fb      	ldrb	r3, [r7, #7]
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d093      	beq.n	80084ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80085a6:	2300      	movs	r3, #0
}
 80085a8:	4618      	mov	r0, r3
 80085aa:	3710      	adds	r7, #16
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}

080085b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b084      	sub	sp, #16
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	60f8      	str	r0, [r7, #12]
 80085b8:	60b9      	str	r1, [r7, #8]
 80085ba:	607a      	str	r2, [r7, #4]
 80085bc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80085be:	e071      	b.n	80086a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	695b      	ldr	r3, [r3, #20]
 80085c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80085ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085ce:	d123      	bne.n	8008618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	681a      	ldr	r2, [r3, #0]
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80085de:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80085e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2200      	movs	r2, #0
 80085ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	2220      	movs	r2, #32
 80085f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	2200      	movs	r2, #0
 80085fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008604:	f043 0204 	orr.w	r2, r3, #4
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2200      	movs	r2, #0
 8008610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008614:	2301      	movs	r3, #1
 8008616:	e067      	b.n	80086e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800861e:	d041      	beq.n	80086a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008620:	f7fe f8fa 	bl	8006818 <HAL_GetTick>
 8008624:	4602      	mov	r2, r0
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	1ad3      	subs	r3, r2, r3
 800862a:	687a      	ldr	r2, [r7, #4]
 800862c:	429a      	cmp	r2, r3
 800862e:	d302      	bcc.n	8008636 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d136      	bne.n	80086a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	0c1b      	lsrs	r3, r3, #16
 800863a:	b2db      	uxtb	r3, r3
 800863c:	2b01      	cmp	r3, #1
 800863e:	d10c      	bne.n	800865a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	43da      	mvns	r2, r3
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	4013      	ands	r3, r2
 800864c:	b29b      	uxth	r3, r3
 800864e:	2b00      	cmp	r3, #0
 8008650:	bf14      	ite	ne
 8008652:	2301      	movne	r3, #1
 8008654:	2300      	moveq	r3, #0
 8008656:	b2db      	uxtb	r3, r3
 8008658:	e00b      	b.n	8008672 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	699b      	ldr	r3, [r3, #24]
 8008660:	43da      	mvns	r2, r3
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	4013      	ands	r3, r2
 8008666:	b29b      	uxth	r3, r3
 8008668:	2b00      	cmp	r3, #0
 800866a:	bf14      	ite	ne
 800866c:	2301      	movne	r3, #1
 800866e:	2300      	moveq	r3, #0
 8008670:	b2db      	uxtb	r3, r3
 8008672:	2b00      	cmp	r3, #0
 8008674:	d016      	beq.n	80086a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	2200      	movs	r2, #0
 800867a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2220      	movs	r2, #32
 8008680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2200      	movs	r2, #0
 8008688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008690:	f043 0220 	orr.w	r2, r3, #32
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2200      	movs	r2, #0
 800869c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80086a0:	2301      	movs	r3, #1
 80086a2:	e021      	b.n	80086e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	0c1b      	lsrs	r3, r3, #16
 80086a8:	b2db      	uxtb	r3, r3
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	d10c      	bne.n	80086c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	695b      	ldr	r3, [r3, #20]
 80086b4:	43da      	mvns	r2, r3
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	4013      	ands	r3, r2
 80086ba:	b29b      	uxth	r3, r3
 80086bc:	2b00      	cmp	r3, #0
 80086be:	bf14      	ite	ne
 80086c0:	2301      	movne	r3, #1
 80086c2:	2300      	moveq	r3, #0
 80086c4:	b2db      	uxtb	r3, r3
 80086c6:	e00b      	b.n	80086e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	699b      	ldr	r3, [r3, #24]
 80086ce:	43da      	mvns	r2, r3
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	4013      	ands	r3, r2
 80086d4:	b29b      	uxth	r3, r3
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	bf14      	ite	ne
 80086da:	2301      	movne	r3, #1
 80086dc:	2300      	moveq	r3, #0
 80086de:	b2db      	uxtb	r3, r3
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	f47f af6d 	bne.w	80085c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80086e6:	2300      	movs	r3, #0
}
 80086e8:	4618      	mov	r0, r3
 80086ea:	3710      	adds	r7, #16
 80086ec:	46bd      	mov	sp, r7
 80086ee:	bd80      	pop	{r7, pc}

080086f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b084      	sub	sp, #16
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	60f8      	str	r0, [r7, #12]
 80086f8:	60b9      	str	r1, [r7, #8]
 80086fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80086fc:	e034      	b.n	8008768 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80086fe:	68f8      	ldr	r0, [r7, #12]
 8008700:	f000 f8e3 	bl	80088ca <I2C_IsAcknowledgeFailed>
 8008704:	4603      	mov	r3, r0
 8008706:	2b00      	cmp	r3, #0
 8008708:	d001      	beq.n	800870e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800870a:	2301      	movs	r3, #1
 800870c:	e034      	b.n	8008778 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008714:	d028      	beq.n	8008768 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008716:	f7fe f87f 	bl	8006818 <HAL_GetTick>
 800871a:	4602      	mov	r2, r0
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	1ad3      	subs	r3, r2, r3
 8008720:	68ba      	ldr	r2, [r7, #8]
 8008722:	429a      	cmp	r2, r3
 8008724:	d302      	bcc.n	800872c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d11d      	bne.n	8008768 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	695b      	ldr	r3, [r3, #20]
 8008732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008736:	2b80      	cmp	r3, #128	@ 0x80
 8008738:	d016      	beq.n	8008768 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	2200      	movs	r2, #0
 800873e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	2220      	movs	r2, #32
 8008744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	2200      	movs	r2, #0
 800874c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008754:	f043 0220 	orr.w	r2, r3, #32
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2200      	movs	r2, #0
 8008760:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008764:	2301      	movs	r3, #1
 8008766:	e007      	b.n	8008778 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	695b      	ldr	r3, [r3, #20]
 800876e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008772:	2b80      	cmp	r3, #128	@ 0x80
 8008774:	d1c3      	bne.n	80086fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008776:	2300      	movs	r3, #0
}
 8008778:	4618      	mov	r0, r3
 800877a:	3710      	adds	r7, #16
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	60f8      	str	r0, [r7, #12]
 8008788:	60b9      	str	r1, [r7, #8]
 800878a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800878c:	e034      	b.n	80087f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800878e:	68f8      	ldr	r0, [r7, #12]
 8008790:	f000 f89b 	bl	80088ca <I2C_IsAcknowledgeFailed>
 8008794:	4603      	mov	r3, r0
 8008796:	2b00      	cmp	r3, #0
 8008798:	d001      	beq.n	800879e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800879a:	2301      	movs	r3, #1
 800879c:	e034      	b.n	8008808 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087a4:	d028      	beq.n	80087f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087a6:	f7fe f837 	bl	8006818 <HAL_GetTick>
 80087aa:	4602      	mov	r2, r0
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	1ad3      	subs	r3, r2, r3
 80087b0:	68ba      	ldr	r2, [r7, #8]
 80087b2:	429a      	cmp	r2, r3
 80087b4:	d302      	bcc.n	80087bc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d11d      	bne.n	80087f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	695b      	ldr	r3, [r3, #20]
 80087c2:	f003 0304 	and.w	r3, r3, #4
 80087c6:	2b04      	cmp	r3, #4
 80087c8:	d016      	beq.n	80087f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2200      	movs	r2, #0
 80087ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2220      	movs	r2, #32
 80087d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	2200      	movs	r2, #0
 80087dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087e4:	f043 0220 	orr.w	r2, r3, #32
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	2200      	movs	r2, #0
 80087f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	e007      	b.n	8008808 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	695b      	ldr	r3, [r3, #20]
 80087fe:	f003 0304 	and.w	r3, r3, #4
 8008802:	2b04      	cmp	r3, #4
 8008804:	d1c3      	bne.n	800878e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008806:	2300      	movs	r3, #0
}
 8008808:	4618      	mov	r0, r3
 800880a:	3710      	adds	r7, #16
 800880c:	46bd      	mov	sp, r7
 800880e:	bd80      	pop	{r7, pc}

08008810 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008810:	b580      	push	{r7, lr}
 8008812:	b084      	sub	sp, #16
 8008814:	af00      	add	r7, sp, #0
 8008816:	60f8      	str	r0, [r7, #12]
 8008818:	60b9      	str	r1, [r7, #8]
 800881a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800881c:	e049      	b.n	80088b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	695b      	ldr	r3, [r3, #20]
 8008824:	f003 0310 	and.w	r3, r3, #16
 8008828:	2b10      	cmp	r3, #16
 800882a:	d119      	bne.n	8008860 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f06f 0210 	mvn.w	r2, #16
 8008834:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2200      	movs	r2, #0
 800883a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	2220      	movs	r2, #32
 8008840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	2200      	movs	r2, #0
 8008848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2200      	movs	r2, #0
 8008858:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800885c:	2301      	movs	r3, #1
 800885e:	e030      	b.n	80088c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008860:	f7fd ffda 	bl	8006818 <HAL_GetTick>
 8008864:	4602      	mov	r2, r0
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	1ad3      	subs	r3, r2, r3
 800886a:	68ba      	ldr	r2, [r7, #8]
 800886c:	429a      	cmp	r2, r3
 800886e:	d302      	bcc.n	8008876 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d11d      	bne.n	80088b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	695b      	ldr	r3, [r3, #20]
 800887c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008880:	2b40      	cmp	r3, #64	@ 0x40
 8008882:	d016      	beq.n	80088b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2200      	movs	r2, #0
 8008888:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	2220      	movs	r2, #32
 800888e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2200      	movs	r2, #0
 8008896:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800889e:	f043 0220 	orr.w	r2, r3, #32
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2200      	movs	r2, #0
 80088aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80088ae:	2301      	movs	r3, #1
 80088b0:	e007      	b.n	80088c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	695b      	ldr	r3, [r3, #20]
 80088b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088bc:	2b40      	cmp	r3, #64	@ 0x40
 80088be:	d1ae      	bne.n	800881e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80088c0:	2300      	movs	r3, #0
}
 80088c2:	4618      	mov	r0, r3
 80088c4:	3710      	adds	r7, #16
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bd80      	pop	{r7, pc}

080088ca <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80088ca:	b480      	push	{r7}
 80088cc:	b083      	sub	sp, #12
 80088ce:	af00      	add	r7, sp, #0
 80088d0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	695b      	ldr	r3, [r3, #20]
 80088d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80088dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80088e0:	d11b      	bne.n	800891a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80088ea:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2200      	movs	r2, #0
 80088f0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2220      	movs	r2, #32
 80088f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	2200      	movs	r2, #0
 80088fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008906:	f043 0204 	orr.w	r2, r3, #4
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2200      	movs	r2, #0
 8008912:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008916:	2301      	movs	r3, #1
 8008918:	e000      	b.n	800891c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800891a:	2300      	movs	r3, #0
}
 800891c:	4618      	mov	r0, r3
 800891e:	370c      	adds	r7, #12
 8008920:	46bd      	mov	sp, r7
 8008922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008926:	4770      	bx	lr

08008928 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b082      	sub	sp, #8
 800892c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800892e:	2300      	movs	r3, #0
 8008930:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008932:	2300      	movs	r3, #0
 8008934:	603b      	str	r3, [r7, #0]
 8008936:	4b20      	ldr	r3, [pc, #128]	@ (80089b8 <HAL_PWREx_EnableOverDrive+0x90>)
 8008938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800893a:	4a1f      	ldr	r2, [pc, #124]	@ (80089b8 <HAL_PWREx_EnableOverDrive+0x90>)
 800893c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008940:	6413      	str	r3, [r2, #64]	@ 0x40
 8008942:	4b1d      	ldr	r3, [pc, #116]	@ (80089b8 <HAL_PWREx_EnableOverDrive+0x90>)
 8008944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800894a:	603b      	str	r3, [r7, #0]
 800894c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800894e:	4b1b      	ldr	r3, [pc, #108]	@ (80089bc <HAL_PWREx_EnableOverDrive+0x94>)
 8008950:	2201      	movs	r2, #1
 8008952:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008954:	f7fd ff60 	bl	8006818 <HAL_GetTick>
 8008958:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800895a:	e009      	b.n	8008970 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800895c:	f7fd ff5c 	bl	8006818 <HAL_GetTick>
 8008960:	4602      	mov	r2, r0
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	1ad3      	subs	r3, r2, r3
 8008966:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800896a:	d901      	bls.n	8008970 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800896c:	2303      	movs	r3, #3
 800896e:	e01f      	b.n	80089b0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008970:	4b13      	ldr	r3, [pc, #76]	@ (80089c0 <HAL_PWREx_EnableOverDrive+0x98>)
 8008972:	685b      	ldr	r3, [r3, #4]
 8008974:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008978:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800897c:	d1ee      	bne.n	800895c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800897e:	4b11      	ldr	r3, [pc, #68]	@ (80089c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008980:	2201      	movs	r2, #1
 8008982:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008984:	f7fd ff48 	bl	8006818 <HAL_GetTick>
 8008988:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800898a:	e009      	b.n	80089a0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800898c:	f7fd ff44 	bl	8006818 <HAL_GetTick>
 8008990:	4602      	mov	r2, r0
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	1ad3      	subs	r3, r2, r3
 8008996:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800899a:	d901      	bls.n	80089a0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800899c:	2303      	movs	r3, #3
 800899e:	e007      	b.n	80089b0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80089a0:	4b07      	ldr	r3, [pc, #28]	@ (80089c0 <HAL_PWREx_EnableOverDrive+0x98>)
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089ac:	d1ee      	bne.n	800898c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80089ae:	2300      	movs	r3, #0
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	3708      	adds	r7, #8
 80089b4:	46bd      	mov	sp, r7
 80089b6:	bd80      	pop	{r7, pc}
 80089b8:	40023800 	.word	0x40023800
 80089bc:	420e0040 	.word	0x420e0040
 80089c0:	40007000 	.word	0x40007000
 80089c4:	420e0044 	.word	0x420e0044

080089c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b084      	sub	sp, #16
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
 80089d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d101      	bne.n	80089dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80089d8:	2301      	movs	r3, #1
 80089da:	e0cc      	b.n	8008b76 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80089dc:	4b68      	ldr	r3, [pc, #416]	@ (8008b80 <HAL_RCC_ClockConfig+0x1b8>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f003 030f 	and.w	r3, r3, #15
 80089e4:	683a      	ldr	r2, [r7, #0]
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d90c      	bls.n	8008a04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089ea:	4b65      	ldr	r3, [pc, #404]	@ (8008b80 <HAL_RCC_ClockConfig+0x1b8>)
 80089ec:	683a      	ldr	r2, [r7, #0]
 80089ee:	b2d2      	uxtb	r2, r2
 80089f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80089f2:	4b63      	ldr	r3, [pc, #396]	@ (8008b80 <HAL_RCC_ClockConfig+0x1b8>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f003 030f 	and.w	r3, r3, #15
 80089fa:	683a      	ldr	r2, [r7, #0]
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d001      	beq.n	8008a04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008a00:	2301      	movs	r3, #1
 8008a02:	e0b8      	b.n	8008b76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f003 0302 	and.w	r3, r3, #2
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d020      	beq.n	8008a52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f003 0304 	and.w	r3, r3, #4
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d005      	beq.n	8008a28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008a1c:	4b59      	ldr	r3, [pc, #356]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	4a58      	ldr	r2, [pc, #352]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008a22:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8008a26:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f003 0308 	and.w	r3, r3, #8
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d005      	beq.n	8008a40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008a34:	4b53      	ldr	r3, [pc, #332]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008a36:	689b      	ldr	r3, [r3, #8]
 8008a38:	4a52      	ldr	r2, [pc, #328]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008a3a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8008a3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008a40:	4b50      	ldr	r3, [pc, #320]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008a42:	689b      	ldr	r3, [r3, #8]
 8008a44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	689b      	ldr	r3, [r3, #8]
 8008a4c:	494d      	ldr	r1, [pc, #308]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	f003 0301 	and.w	r3, r3, #1
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d044      	beq.n	8008ae8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d107      	bne.n	8008a76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a66:	4b47      	ldr	r3, [pc, #284]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	d119      	bne.n	8008aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008a72:	2301      	movs	r3, #1
 8008a74:	e07f      	b.n	8008b76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	2b02      	cmp	r3, #2
 8008a7c:	d003      	beq.n	8008a86 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008a82:	2b03      	cmp	r3, #3
 8008a84:	d107      	bne.n	8008a96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008a86:	4b3f      	ldr	r3, [pc, #252]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d109      	bne.n	8008aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008a92:	2301      	movs	r3, #1
 8008a94:	e06f      	b.n	8008b76 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a96:	4b3b      	ldr	r3, [pc, #236]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	f003 0302 	and.w	r3, r3, #2
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d101      	bne.n	8008aa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	e067      	b.n	8008b76 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008aa6:	4b37      	ldr	r3, [pc, #220]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008aa8:	689b      	ldr	r3, [r3, #8]
 8008aaa:	f023 0203 	bic.w	r2, r3, #3
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	685b      	ldr	r3, [r3, #4]
 8008ab2:	4934      	ldr	r1, [pc, #208]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008ab4:	4313      	orrs	r3, r2
 8008ab6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008ab8:	f7fd feae 	bl	8006818 <HAL_GetTick>
 8008abc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008abe:	e00a      	b.n	8008ad6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ac0:	f7fd feaa 	bl	8006818 <HAL_GetTick>
 8008ac4:	4602      	mov	r2, r0
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	1ad3      	subs	r3, r2, r3
 8008aca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d901      	bls.n	8008ad6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008ad2:	2303      	movs	r3, #3
 8008ad4:	e04f      	b.n	8008b76 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ad6:	4b2b      	ldr	r3, [pc, #172]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008ad8:	689b      	ldr	r3, [r3, #8]
 8008ada:	f003 020c 	and.w	r2, r3, #12
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	685b      	ldr	r3, [r3, #4]
 8008ae2:	009b      	lsls	r3, r3, #2
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d1eb      	bne.n	8008ac0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008ae8:	4b25      	ldr	r3, [pc, #148]	@ (8008b80 <HAL_RCC_ClockConfig+0x1b8>)
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	f003 030f 	and.w	r3, r3, #15
 8008af0:	683a      	ldr	r2, [r7, #0]
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d20c      	bcs.n	8008b10 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008af6:	4b22      	ldr	r3, [pc, #136]	@ (8008b80 <HAL_RCC_ClockConfig+0x1b8>)
 8008af8:	683a      	ldr	r2, [r7, #0]
 8008afa:	b2d2      	uxtb	r2, r2
 8008afc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008afe:	4b20      	ldr	r3, [pc, #128]	@ (8008b80 <HAL_RCC_ClockConfig+0x1b8>)
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	f003 030f 	and.w	r3, r3, #15
 8008b06:	683a      	ldr	r2, [r7, #0]
 8008b08:	429a      	cmp	r2, r3
 8008b0a:	d001      	beq.n	8008b10 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008b0c:	2301      	movs	r3, #1
 8008b0e:	e032      	b.n	8008b76 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f003 0304 	and.w	r3, r3, #4
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d008      	beq.n	8008b2e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008b1c:	4b19      	ldr	r3, [pc, #100]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008b1e:	689b      	ldr	r3, [r3, #8]
 8008b20:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	4916      	ldr	r1, [pc, #88]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008b2a:	4313      	orrs	r3, r2
 8008b2c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	f003 0308 	and.w	r3, r3, #8
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d009      	beq.n	8008b4e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008b3a:	4b12      	ldr	r3, [pc, #72]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008b3c:	689b      	ldr	r3, [r3, #8]
 8008b3e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	691b      	ldr	r3, [r3, #16]
 8008b46:	00db      	lsls	r3, r3, #3
 8008b48:	490e      	ldr	r1, [pc, #56]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008b4a:	4313      	orrs	r3, r2
 8008b4c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008b4e:	f000 fb7f 	bl	8009250 <HAL_RCC_GetSysClockFreq>
 8008b52:	4602      	mov	r2, r0
 8008b54:	4b0b      	ldr	r3, [pc, #44]	@ (8008b84 <HAL_RCC_ClockConfig+0x1bc>)
 8008b56:	689b      	ldr	r3, [r3, #8]
 8008b58:	091b      	lsrs	r3, r3, #4
 8008b5a:	f003 030f 	and.w	r3, r3, #15
 8008b5e:	490a      	ldr	r1, [pc, #40]	@ (8008b88 <HAL_RCC_ClockConfig+0x1c0>)
 8008b60:	5ccb      	ldrb	r3, [r1, r3]
 8008b62:	fa22 f303 	lsr.w	r3, r2, r3
 8008b66:	4a09      	ldr	r2, [pc, #36]	@ (8008b8c <HAL_RCC_ClockConfig+0x1c4>)
 8008b68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008b6a:	4b09      	ldr	r3, [pc, #36]	@ (8008b90 <HAL_RCC_ClockConfig+0x1c8>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f7fd fe0e 	bl	8006790 <HAL_InitTick>

  return HAL_OK;
 8008b74:	2300      	movs	r3, #0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3710      	adds	r7, #16
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}
 8008b7e:	bf00      	nop
 8008b80:	40023c00 	.word	0x40023c00
 8008b84:	40023800 	.word	0x40023800
 8008b88:	0800e430 	.word	0x0800e430
 8008b8c:	2000014c 	.word	0x2000014c
 8008b90:	20000150 	.word	0x20000150

08008b94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008b94:	b480      	push	{r7}
 8008b96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008b98:	4b03      	ldr	r3, [pc, #12]	@ (8008ba8 <HAL_RCC_GetHCLKFreq+0x14>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	46bd      	mov	sp, r7
 8008ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba4:	4770      	bx	lr
 8008ba6:	bf00      	nop
 8008ba8:	2000014c 	.word	0x2000014c

08008bac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008bac:	b580      	push	{r7, lr}
 8008bae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008bb0:	f7ff fff0 	bl	8008b94 <HAL_RCC_GetHCLKFreq>
 8008bb4:	4602      	mov	r2, r0
 8008bb6:	4b05      	ldr	r3, [pc, #20]	@ (8008bcc <HAL_RCC_GetPCLK1Freq+0x20>)
 8008bb8:	689b      	ldr	r3, [r3, #8]
 8008bba:	0a9b      	lsrs	r3, r3, #10
 8008bbc:	f003 0307 	and.w	r3, r3, #7
 8008bc0:	4903      	ldr	r1, [pc, #12]	@ (8008bd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008bc2:	5ccb      	ldrb	r3, [r1, r3]
 8008bc4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	bd80      	pop	{r7, pc}
 8008bcc:	40023800 	.word	0x40023800
 8008bd0:	0800e440 	.word	0x0800e440

08008bd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008bd8:	f7ff ffdc 	bl	8008b94 <HAL_RCC_GetHCLKFreq>
 8008bdc:	4602      	mov	r2, r0
 8008bde:	4b05      	ldr	r3, [pc, #20]	@ (8008bf4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008be0:	689b      	ldr	r3, [r3, #8]
 8008be2:	0b5b      	lsrs	r3, r3, #13
 8008be4:	f003 0307 	and.w	r3, r3, #7
 8008be8:	4903      	ldr	r1, [pc, #12]	@ (8008bf8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008bea:	5ccb      	ldrb	r3, [r1, r3]
 8008bec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	bd80      	pop	{r7, pc}
 8008bf4:	40023800 	.word	0x40023800
 8008bf8:	0800e440 	.word	0x0800e440

08008bfc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b08c      	sub	sp, #48	@ 0x30
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008c04:	2300      	movs	r3, #0
 8008c06:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8008c10:	2300      	movs	r3, #0
 8008c12:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8008c14:	2300      	movs	r3, #0
 8008c16:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8008c18:	2300      	movs	r3, #0
 8008c1a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8008c20:	2300      	movs	r3, #0
 8008c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8008c24:	2300      	movs	r3, #0
 8008c26:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f003 0301 	and.w	r3, r3, #1
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d010      	beq.n	8008c56 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8008c34:	4b6f      	ldr	r3, [pc, #444]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008c36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c3a:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c42:	496c      	ldr	r1, [pc, #432]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008c44:	4313      	orrs	r3, r2
 8008c46:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d101      	bne.n	8008c56 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8008c52:	2301      	movs	r3, #1
 8008c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f003 0302 	and.w	r3, r3, #2
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d010      	beq.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8008c62:	4b64      	ldr	r3, [pc, #400]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008c64:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c68:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c70:	4960      	ldr	r1, [pc, #384]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008c72:	4313      	orrs	r3, r2
 8008c74:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d101      	bne.n	8008c84 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8008c80:	2301      	movs	r3, #1
 8008c82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f003 0304 	and.w	r3, r3, #4
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d017      	beq.n	8008cc0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008c90:	4b58      	ldr	r3, [pc, #352]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008c92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c96:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c9e:	4955      	ldr	r1, [pc, #340]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008ca0:	4313      	orrs	r3, r2
 8008ca2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008caa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008cae:	d101      	bne.n	8008cb4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8008cb0:	2301      	movs	r3, #1
 8008cb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d101      	bne.n	8008cc0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f003 0308 	and.w	r3, r3, #8
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d017      	beq.n	8008cfc <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008ccc:	4b49      	ldr	r3, [pc, #292]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008cce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008cd2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cda:	4946      	ldr	r1, [pc, #280]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008ce6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008cea:	d101      	bne.n	8008cf0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8008cec:	2301      	movs	r3, #1
 8008cee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d101      	bne.n	8008cfc <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f003 0320 	and.w	r3, r3, #32
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	f000 808a 	beq.w	8008e1e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	60bb      	str	r3, [r7, #8]
 8008d0e:	4b39      	ldr	r3, [pc, #228]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d12:	4a38      	ldr	r2, [pc, #224]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008d14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d18:	6413      	str	r3, [r2, #64]	@ 0x40
 8008d1a:	4b36      	ldr	r3, [pc, #216]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008d22:	60bb      	str	r3, [r7, #8]
 8008d24:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008d26:	4b34      	ldr	r3, [pc, #208]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	4a33      	ldr	r2, [pc, #204]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8008d2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008d30:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008d32:	f7fd fd71 	bl	8006818 <HAL_GetTick>
 8008d36:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008d38:	e008      	b.n	8008d4c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008d3a:	f7fd fd6d 	bl	8006818 <HAL_GetTick>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d42:	1ad3      	subs	r3, r2, r3
 8008d44:	2b02      	cmp	r3, #2
 8008d46:	d901      	bls.n	8008d4c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8008d48:	2303      	movs	r3, #3
 8008d4a:	e278      	b.n	800923e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008d4c:	4b2a      	ldr	r3, [pc, #168]	@ (8008df8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d0f0      	beq.n	8008d3a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008d58:	4b26      	ldr	r3, [pc, #152]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d5c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d60:	623b      	str	r3, [r7, #32]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008d62:	6a3b      	ldr	r3, [r7, #32]
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d02f      	beq.n	8008dc8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d70:	6a3a      	ldr	r2, [r7, #32]
 8008d72:	429a      	cmp	r2, r3
 8008d74:	d028      	beq.n	8008dc8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008d76:	4b1f      	ldr	r3, [pc, #124]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008d7e:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008d80:	4b1e      	ldr	r3, [pc, #120]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8008d82:	2201      	movs	r2, #1
 8008d84:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008d86:	4b1d      	ldr	r3, [pc, #116]	@ (8008dfc <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8008d88:	2200      	movs	r2, #0
 8008d8a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008d8c:	4a19      	ldr	r2, [pc, #100]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008d8e:	6a3b      	ldr	r3, [r7, #32]
 8008d90:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008d92:	4b18      	ldr	r3, [pc, #96]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008d94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008d96:	f003 0301 	and.w	r3, r3, #1
 8008d9a:	2b01      	cmp	r3, #1
 8008d9c:	d114      	bne.n	8008dc8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008d9e:	f7fd fd3b 	bl	8006818 <HAL_GetTick>
 8008da2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008da4:	e00a      	b.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008da6:	f7fd fd37 	bl	8006818 <HAL_GetTick>
 8008daa:	4602      	mov	r2, r0
 8008dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dae:	1ad3      	subs	r3, r2, r3
 8008db0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d901      	bls.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8008db8:	2303      	movs	r3, #3
 8008dba:	e240      	b.n	800923e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008dbc:	4b0d      	ldr	r3, [pc, #52]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008dbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008dc0:	f003 0302 	and.w	r3, r3, #2
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d0ee      	beq.n	8008da6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008dd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008dd4:	d114      	bne.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8008dd6:	4b07      	ldr	r3, [pc, #28]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008dd8:	689b      	ldr	r3, [r3, #8]
 8008dda:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008de2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8008de6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008dea:	4902      	ldr	r1, [pc, #8]	@ (8008df4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8008dec:	4313      	orrs	r3, r2
 8008dee:	608b      	str	r3, [r1, #8]
 8008df0:	e00c      	b.n	8008e0c <HAL_RCCEx_PeriphCLKConfig+0x210>
 8008df2:	bf00      	nop
 8008df4:	40023800 	.word	0x40023800
 8008df8:	40007000 	.word	0x40007000
 8008dfc:	42470e40 	.word	0x42470e40
 8008e00:	4b4a      	ldr	r3, [pc, #296]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008e02:	689b      	ldr	r3, [r3, #8]
 8008e04:	4a49      	ldr	r2, [pc, #292]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008e06:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008e0a:	6093      	str	r3, [r2, #8]
 8008e0c:	4b47      	ldr	r3, [pc, #284]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008e0e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008e18:	4944      	ldr	r1, [pc, #272]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f003 0310 	and.w	r3, r3, #16
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d004      	beq.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8008e30:	4b3f      	ldr	r3, [pc, #252]	@ (8008f30 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8008e32:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d00a      	beq.n	8008e56 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8008e40:	4b3a      	ldr	r3, [pc, #232]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e46:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008e4e:	4937      	ldr	r1, [pc, #220]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008e50:	4313      	orrs	r3, r2
 8008e52:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d00a      	beq.n	8008e78 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008e62:	4b32      	ldr	r3, [pc, #200]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008e64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e68:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008e70:	492e      	ldr	r1, [pc, #184]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008e72:	4313      	orrs	r3, r2
 8008e74:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d011      	beq.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8008e84:	4b29      	ldr	r3, [pc, #164]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008e86:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008e8a:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e92:	4926      	ldr	r1, [pc, #152]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008e94:	4313      	orrs	r3, r2
 8008e96:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ea2:	d101      	bne.n	8008ea8 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d00a      	beq.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8008eb4:	4b1d      	ldr	r3, [pc, #116]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008eb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008eba:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ec2:	491a      	ldr	r1, [pc, #104]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d011      	beq.n	8008efa <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8008ed6:	4b15      	ldr	r3, [pc, #84]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008ed8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008edc:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ee4:	4911      	ldr	r1, [pc, #68]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8008ee6:	4313      	orrs	r3, r2
 8008ee8:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ef0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ef4:	d101      	bne.n	8008efa <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8008efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d005      	beq.n	8008f0c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f08:	f040 80ff 	bne.w	800910a <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8008f0c:	4b09      	ldr	r3, [pc, #36]	@ (8008f34 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f0e:	2200      	movs	r2, #0
 8008f10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008f12:	f7fd fc81 	bl	8006818 <HAL_GetTick>
 8008f16:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008f18:	e00e      	b.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8008f1a:	f7fd fc7d 	bl	8006818 <HAL_GetTick>
 8008f1e:	4602      	mov	r2, r0
 8008f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f22:	1ad3      	subs	r3, r2, r3
 8008f24:	2b02      	cmp	r3, #2
 8008f26:	d907      	bls.n	8008f38 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008f28:	2303      	movs	r3, #3
 8008f2a:	e188      	b.n	800923e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8008f2c:	40023800 	.word	0x40023800
 8008f30:	424711e0 	.word	0x424711e0
 8008f34:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8008f38:	4b7e      	ldr	r3, [pc, #504]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d1ea      	bne.n	8008f1a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f003 0301 	and.w	r3, r3, #1
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d003      	beq.n	8008f58 <HAL_RCCEx_PeriphCLKConfig+0x35c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d009      	beq.n	8008f6c <HAL_RCCEx_PeriphCLKConfig+0x370>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d028      	beq.n	8008fb6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d124      	bne.n	8008fb6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8008f6c:	4b71      	ldr	r3, [pc, #452]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008f6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f72:	0c1b      	lsrs	r3, r3, #16
 8008f74:	f003 0303 	and.w	r3, r3, #3
 8008f78:	3301      	adds	r3, #1
 8008f7a:	005b      	lsls	r3, r3, #1
 8008f7c:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8008f7e:	4b6d      	ldr	r3, [pc, #436]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008f80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008f84:	0e1b      	lsrs	r3, r3, #24
 8008f86:	f003 030f 	and.w	r3, r3, #15
 8008f8a:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	685a      	ldr	r2, [r3, #4]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	689b      	ldr	r3, [r3, #8]
 8008f94:	019b      	lsls	r3, r3, #6
 8008f96:	431a      	orrs	r2, r3
 8008f98:	69fb      	ldr	r3, [r7, #28]
 8008f9a:	085b      	lsrs	r3, r3, #1
 8008f9c:	3b01      	subs	r3, #1
 8008f9e:	041b      	lsls	r3, r3, #16
 8008fa0:	431a      	orrs	r2, r3
 8008fa2:	69bb      	ldr	r3, [r7, #24]
 8008fa4:	061b      	lsls	r3, r3, #24
 8008fa6:	431a      	orrs	r2, r3
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	695b      	ldr	r3, [r3, #20]
 8008fac:	071b      	lsls	r3, r3, #28
 8008fae:	4961      	ldr	r1, [pc, #388]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008fb0:	4313      	orrs	r3, r2
 8008fb2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f003 0304 	and.w	r3, r3, #4
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d004      	beq.n	8008fcc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008fca:	d00a      	beq.n	8008fe2 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d035      	beq.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x448>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008fdc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008fe0:	d130      	bne.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8008fe2:	4b54      	ldr	r3, [pc, #336]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008fe4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008fe8:	0c1b      	lsrs	r3, r3, #16
 8008fea:	f003 0303 	and.w	r3, r3, #3
 8008fee:	3301      	adds	r3, #1
 8008ff0:	005b      	lsls	r3, r3, #1
 8008ff2:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8008ff4:	4b4f      	ldr	r3, [pc, #316]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8008ff6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008ffa:	0f1b      	lsrs	r3, r3, #28
 8008ffc:	f003 0307 	and.w	r3, r3, #7
 8009000:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	685a      	ldr	r2, [r3, #4]
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	689b      	ldr	r3, [r3, #8]
 800900a:	019b      	lsls	r3, r3, #6
 800900c:	431a      	orrs	r2, r3
 800900e:	69fb      	ldr	r3, [r7, #28]
 8009010:	085b      	lsrs	r3, r3, #1
 8009012:	3b01      	subs	r3, #1
 8009014:	041b      	lsls	r3, r3, #16
 8009016:	431a      	orrs	r2, r3
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	691b      	ldr	r3, [r3, #16]
 800901c:	061b      	lsls	r3, r3, #24
 800901e:	431a      	orrs	r2, r3
 8009020:	697b      	ldr	r3, [r7, #20]
 8009022:	071b      	lsls	r3, r3, #28
 8009024:	4943      	ldr	r1, [pc, #268]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009026:	4313      	orrs	r3, r2
 8009028:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800902c:	4b41      	ldr	r3, [pc, #260]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800902e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009032:	f023 021f 	bic.w	r2, r3, #31
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800903a:	3b01      	subs	r3, #1
 800903c:	493d      	ldr	r1, [pc, #244]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800903e:	4313      	orrs	r3, r2
 8009040:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800904c:	2b00      	cmp	r3, #0
 800904e:	d029      	beq.n	80090a4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009054:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009058:	d124      	bne.n	80090a4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800905a:	4b36      	ldr	r3, [pc, #216]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800905c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009060:	0c1b      	lsrs	r3, r3, #16
 8009062:	f003 0303 	and.w	r3, r3, #3
 8009066:	3301      	adds	r3, #1
 8009068:	005b      	lsls	r3, r3, #1
 800906a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800906c:	4b31      	ldr	r3, [pc, #196]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800906e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009072:	0f1b      	lsrs	r3, r3, #28
 8009074:	f003 0307 	and.w	r3, r3, #7
 8009078:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	685a      	ldr	r2, [r3, #4]
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	689b      	ldr	r3, [r3, #8]
 8009082:	019b      	lsls	r3, r3, #6
 8009084:	431a      	orrs	r2, r3
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	68db      	ldr	r3, [r3, #12]
 800908a:	085b      	lsrs	r3, r3, #1
 800908c:	3b01      	subs	r3, #1
 800908e:	041b      	lsls	r3, r3, #16
 8009090:	431a      	orrs	r2, r3
 8009092:	69bb      	ldr	r3, [r7, #24]
 8009094:	061b      	lsls	r3, r3, #24
 8009096:	431a      	orrs	r2, r3
 8009098:	697b      	ldr	r3, [r7, #20]
 800909a:	071b      	lsls	r3, r3, #28
 800909c:	4925      	ldr	r1, [pc, #148]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800909e:	4313      	orrs	r3, r2
 80090a0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              plli2sq, plli2sr);
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d016      	beq.n	80090de <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	685a      	ldr	r2, [r3, #4]
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	689b      	ldr	r3, [r3, #8]
 80090b8:	019b      	lsls	r3, r3, #6
 80090ba:	431a      	orrs	r2, r3
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	68db      	ldr	r3, [r3, #12]
 80090c0:	085b      	lsrs	r3, r3, #1
 80090c2:	3b01      	subs	r3, #1
 80090c4:	041b      	lsls	r3, r3, #16
 80090c6:	431a      	orrs	r2, r3
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	691b      	ldr	r3, [r3, #16]
 80090cc:	061b      	lsls	r3, r3, #24
 80090ce:	431a      	orrs	r2, r3
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	695b      	ldr	r3, [r3, #20]
 80090d4:	071b      	lsls	r3, r3, #28
 80090d6:	4917      	ldr	r1, [pc, #92]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80090d8:	4313      	orrs	r3, r2
 80090da:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80090de:	4b16      	ldr	r3, [pc, #88]	@ (8009138 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80090e0:	2201      	movs	r2, #1
 80090e2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80090e4:	f7fd fb98 	bl	8006818 <HAL_GetTick>
 80090e8:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80090ea:	e008      	b.n	80090fe <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80090ec:	f7fd fb94 	bl	8006818 <HAL_GetTick>
 80090f0:	4602      	mov	r2, r0
 80090f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f4:	1ad3      	subs	r3, r2, r3
 80090f6:	2b02      	cmp	r3, #2
 80090f8:	d901      	bls.n	80090fe <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80090fa:	2303      	movs	r3, #3
 80090fc:	e09f      	b.n	800923e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80090fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009134 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009106:	2b00      	cmp	r3, #0
 8009108:	d0f0      	beq.n	80090ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if (pllsaiused == 1U)
 800910a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800910c:	2b01      	cmp	r3, #1
 800910e:	f040 8095 	bne.w	800923c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8009112:	4b0a      	ldr	r3, [pc, #40]	@ (800913c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8009114:	2200      	movs	r2, #0
 8009116:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009118:	f7fd fb7e 	bl	8006818 <HAL_GetTick>
 800911c:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800911e:	e00f      	b.n	8009140 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009120:	f7fd fb7a 	bl	8006818 <HAL_GetTick>
 8009124:	4602      	mov	r2, r0
 8009126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009128:	1ad3      	subs	r3, r2, r3
 800912a:	2b02      	cmp	r3, #2
 800912c:	d908      	bls.n	8009140 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800912e:	2303      	movs	r3, #3
 8009130:	e085      	b.n	800923e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8009132:	bf00      	nop
 8009134:	40023800 	.word	0x40023800
 8009138:	42470068 	.word	0x42470068
 800913c:	42470070 	.word	0x42470070
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009140:	4b41      	ldr	r3, [pc, #260]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009148:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800914c:	d0e8      	beq.n	8009120 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f003 0304 	and.w	r3, r3, #4
 8009156:	2b00      	cmp	r3, #0
 8009158:	d003      	beq.n	8009162 <HAL_RCCEx_PeriphCLKConfig+0x566>
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800915e:	2b00      	cmp	r3, #0
 8009160:	d009      	beq.n	8009176 <HAL_RCCEx_PeriphCLKConfig+0x57a>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f003 0308 	and.w	r3, r3, #8
         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800916a:	2b00      	cmp	r3, #0
 800916c:	d02b      	beq.n	80091c6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009172:	2b00      	cmp	r3, #0
 8009174:	d127      	bne.n	80091c6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8009176:	4b34      	ldr	r3, [pc, #208]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8009178:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800917c:	0c1b      	lsrs	r3, r3, #16
 800917e:	f003 0303 	and.w	r3, r3, #3
 8009182:	3301      	adds	r3, #1
 8009184:	005b      	lsls	r3, r3, #1
 8009186:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	699a      	ldr	r2, [r3, #24]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	69db      	ldr	r3, [r3, #28]
 8009190:	019b      	lsls	r3, r3, #6
 8009192:	431a      	orrs	r2, r3
 8009194:	693b      	ldr	r3, [r7, #16]
 8009196:	085b      	lsrs	r3, r3, #1
 8009198:	3b01      	subs	r3, #1
 800919a:	041b      	lsls	r3, r3, #16
 800919c:	431a      	orrs	r2, r3
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091a2:	061b      	lsls	r3, r3, #24
 80091a4:	4928      	ldr	r1, [pc, #160]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80091a6:	4313      	orrs	r3, r2
 80091a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80091ac:	4b26      	ldr	r3, [pc, #152]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80091ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80091b2:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091ba:	3b01      	subs	r3, #1
 80091bc:	021b      	lsls	r3, r3, #8
 80091be:	4922      	ldr	r1, [pc, #136]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80091c0:	4313      	orrs	r3, r2
 80091c2:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d01d      	beq.n	800920e <HAL_RCCEx_PeriphCLKConfig+0x612>
        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80091d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80091da:	d118      	bne.n	800920e <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80091dc:	4b1a      	ldr	r3, [pc, #104]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80091de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091e2:	0e1b      	lsrs	r3, r3, #24
 80091e4:	f003 030f 	and.w	r3, r3, #15
 80091e8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	699a      	ldr	r2, [r3, #24]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	69db      	ldr	r3, [r3, #28]
 80091f2:	019b      	lsls	r3, r3, #6
 80091f4:	431a      	orrs	r2, r3
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	6a1b      	ldr	r3, [r3, #32]
 80091fa:	085b      	lsrs	r3, r3, #1
 80091fc:	3b01      	subs	r3, #1
 80091fe:	041b      	lsls	r3, r3, #16
 8009200:	431a      	orrs	r2, r3
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	061b      	lsls	r3, r3, #24
 8009206:	4910      	ldr	r1, [pc, #64]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8009208:	4313      	orrs	r3, r2
 800920a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
                              pllsaiq, 0U);
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800920e:	4b0f      	ldr	r3, [pc, #60]	@ (800924c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8009210:	2201      	movs	r2, #1
 8009212:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8009214:	f7fd fb00 	bl	8006818 <HAL_GetTick>
 8009218:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800921a:	e008      	b.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800921c:	f7fd fafc 	bl	8006818 <HAL_GetTick>
 8009220:	4602      	mov	r2, r0
 8009222:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009224:	1ad3      	subs	r3, r2, r3
 8009226:	2b02      	cmp	r3, #2
 8009228:	d901      	bls.n	800922e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800922a:	2303      	movs	r3, #3
 800922c:	e007      	b.n	800923e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800922e:	4b06      	ldr	r3, [pc, #24]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009236:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800923a:	d1ef      	bne.n	800921c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 800923c:	2300      	movs	r3, #0
}
 800923e:	4618      	mov	r0, r3
 8009240:	3730      	adds	r7, #48	@ 0x30
 8009242:	46bd      	mov	sp, r7
 8009244:	bd80      	pop	{r7, pc}
 8009246:	bf00      	nop
 8009248:	40023800 	.word	0x40023800
 800924c:	42470070 	.word	0x42470070

08009250 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009250:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009254:	b0ae      	sub	sp, #184	@ 0xb8
 8009256:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8009258:	2300      	movs	r3, #0
 800925a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800925e:	2300      	movs	r3, #0
 8009260:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8009264:	2300      	movs	r3, #0
 8009266:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 800926a:	2300      	movs	r3, #0
 800926c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8009270:	2300      	movs	r3, #0
 8009272:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009276:	4bcb      	ldr	r3, [pc, #812]	@ (80095a4 <HAL_RCC_GetSysClockFreq+0x354>)
 8009278:	689b      	ldr	r3, [r3, #8]
 800927a:	f003 030c 	and.w	r3, r3, #12
 800927e:	2b0c      	cmp	r3, #12
 8009280:	f200 8206 	bhi.w	8009690 <HAL_RCC_GetSysClockFreq+0x440>
 8009284:	a201      	add	r2, pc, #4	@ (adr r2, 800928c <HAL_RCC_GetSysClockFreq+0x3c>)
 8009286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800928a:	bf00      	nop
 800928c:	080092c1 	.word	0x080092c1
 8009290:	08009691 	.word	0x08009691
 8009294:	08009691 	.word	0x08009691
 8009298:	08009691 	.word	0x08009691
 800929c:	080092c9 	.word	0x080092c9
 80092a0:	08009691 	.word	0x08009691
 80092a4:	08009691 	.word	0x08009691
 80092a8:	08009691 	.word	0x08009691
 80092ac:	080092d1 	.word	0x080092d1
 80092b0:	08009691 	.word	0x08009691
 80092b4:	08009691 	.word	0x08009691
 80092b8:	08009691 	.word	0x08009691
 80092bc:	080094c1 	.word	0x080094c1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80092c0:	4bb9      	ldr	r3, [pc, #740]	@ (80095a8 <HAL_RCC_GetSysClockFreq+0x358>)
 80092c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80092c6:	e1e7      	b.n	8009698 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80092c8:	4bb8      	ldr	r3, [pc, #736]	@ (80095ac <HAL_RCC_GetSysClockFreq+0x35c>)
 80092ca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80092ce:	e1e3      	b.n	8009698 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80092d0:	4bb4      	ldr	r3, [pc, #720]	@ (80095a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80092d2:	685b      	ldr	r3, [r3, #4]
 80092d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80092d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80092dc:	4bb1      	ldr	r3, [pc, #708]	@ (80095a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80092de:	685b      	ldr	r3, [r3, #4]
 80092e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d071      	beq.n	80093cc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80092e8:	4bae      	ldr	r3, [pc, #696]	@ (80095a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	099b      	lsrs	r3, r3, #6
 80092ee:	2200      	movs	r2, #0
 80092f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80092f4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80092f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80092fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009300:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009304:	2300      	movs	r3, #0
 8009306:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800930a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800930e:	4622      	mov	r2, r4
 8009310:	462b      	mov	r3, r5
 8009312:	f04f 0000 	mov.w	r0, #0
 8009316:	f04f 0100 	mov.w	r1, #0
 800931a:	0159      	lsls	r1, r3, #5
 800931c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009320:	0150      	lsls	r0, r2, #5
 8009322:	4602      	mov	r2, r0
 8009324:	460b      	mov	r3, r1
 8009326:	4621      	mov	r1, r4
 8009328:	1a51      	subs	r1, r2, r1
 800932a:	6439      	str	r1, [r7, #64]	@ 0x40
 800932c:	4629      	mov	r1, r5
 800932e:	eb63 0301 	sbc.w	r3, r3, r1
 8009332:	647b      	str	r3, [r7, #68]	@ 0x44
 8009334:	f04f 0200 	mov.w	r2, #0
 8009338:	f04f 0300 	mov.w	r3, #0
 800933c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8009340:	4649      	mov	r1, r9
 8009342:	018b      	lsls	r3, r1, #6
 8009344:	4641      	mov	r1, r8
 8009346:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800934a:	4641      	mov	r1, r8
 800934c:	018a      	lsls	r2, r1, #6
 800934e:	4641      	mov	r1, r8
 8009350:	1a51      	subs	r1, r2, r1
 8009352:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009354:	4649      	mov	r1, r9
 8009356:	eb63 0301 	sbc.w	r3, r3, r1
 800935a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800935c:	f04f 0200 	mov.w	r2, #0
 8009360:	f04f 0300 	mov.w	r3, #0
 8009364:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8009368:	4649      	mov	r1, r9
 800936a:	00cb      	lsls	r3, r1, #3
 800936c:	4641      	mov	r1, r8
 800936e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009372:	4641      	mov	r1, r8
 8009374:	00ca      	lsls	r2, r1, #3
 8009376:	4610      	mov	r0, r2
 8009378:	4619      	mov	r1, r3
 800937a:	4603      	mov	r3, r0
 800937c:	4622      	mov	r2, r4
 800937e:	189b      	adds	r3, r3, r2
 8009380:	633b      	str	r3, [r7, #48]	@ 0x30
 8009382:	462b      	mov	r3, r5
 8009384:	460a      	mov	r2, r1
 8009386:	eb42 0303 	adc.w	r3, r2, r3
 800938a:	637b      	str	r3, [r7, #52]	@ 0x34
 800938c:	f04f 0200 	mov.w	r2, #0
 8009390:	f04f 0300 	mov.w	r3, #0
 8009394:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8009398:	4629      	mov	r1, r5
 800939a:	024b      	lsls	r3, r1, #9
 800939c:	4621      	mov	r1, r4
 800939e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80093a2:	4621      	mov	r1, r4
 80093a4:	024a      	lsls	r2, r1, #9
 80093a6:	4610      	mov	r0, r2
 80093a8:	4619      	mov	r1, r3
 80093aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80093ae:	2200      	movs	r2, #0
 80093b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80093b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80093b8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80093bc:	f7f7 fc64 	bl	8000c88 <__aeabi_uldivmod>
 80093c0:	4602      	mov	r2, r0
 80093c2:	460b      	mov	r3, r1
 80093c4:	4613      	mov	r3, r2
 80093c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80093ca:	e067      	b.n	800949c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80093cc:	4b75      	ldr	r3, [pc, #468]	@ (80095a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80093ce:	685b      	ldr	r3, [r3, #4]
 80093d0:	099b      	lsrs	r3, r3, #6
 80093d2:	2200      	movs	r2, #0
 80093d4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80093d8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80093dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80093e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80093e6:	2300      	movs	r3, #0
 80093e8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80093ea:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80093ee:	4622      	mov	r2, r4
 80093f0:	462b      	mov	r3, r5
 80093f2:	f04f 0000 	mov.w	r0, #0
 80093f6:	f04f 0100 	mov.w	r1, #0
 80093fa:	0159      	lsls	r1, r3, #5
 80093fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009400:	0150      	lsls	r0, r2, #5
 8009402:	4602      	mov	r2, r0
 8009404:	460b      	mov	r3, r1
 8009406:	4621      	mov	r1, r4
 8009408:	1a51      	subs	r1, r2, r1
 800940a:	62b9      	str	r1, [r7, #40]	@ 0x28
 800940c:	4629      	mov	r1, r5
 800940e:	eb63 0301 	sbc.w	r3, r3, r1
 8009412:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009414:	f04f 0200 	mov.w	r2, #0
 8009418:	f04f 0300 	mov.w	r3, #0
 800941c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8009420:	4649      	mov	r1, r9
 8009422:	018b      	lsls	r3, r1, #6
 8009424:	4641      	mov	r1, r8
 8009426:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800942a:	4641      	mov	r1, r8
 800942c:	018a      	lsls	r2, r1, #6
 800942e:	4641      	mov	r1, r8
 8009430:	ebb2 0a01 	subs.w	sl, r2, r1
 8009434:	4649      	mov	r1, r9
 8009436:	eb63 0b01 	sbc.w	fp, r3, r1
 800943a:	f04f 0200 	mov.w	r2, #0
 800943e:	f04f 0300 	mov.w	r3, #0
 8009442:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009446:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800944a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800944e:	4692      	mov	sl, r2
 8009450:	469b      	mov	fp, r3
 8009452:	4623      	mov	r3, r4
 8009454:	eb1a 0303 	adds.w	r3, sl, r3
 8009458:	623b      	str	r3, [r7, #32]
 800945a:	462b      	mov	r3, r5
 800945c:	eb4b 0303 	adc.w	r3, fp, r3
 8009460:	627b      	str	r3, [r7, #36]	@ 0x24
 8009462:	f04f 0200 	mov.w	r2, #0
 8009466:	f04f 0300 	mov.w	r3, #0
 800946a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800946e:	4629      	mov	r1, r5
 8009470:	028b      	lsls	r3, r1, #10
 8009472:	4621      	mov	r1, r4
 8009474:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8009478:	4621      	mov	r1, r4
 800947a:	028a      	lsls	r2, r1, #10
 800947c:	4610      	mov	r0, r2
 800947e:	4619      	mov	r1, r3
 8009480:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009484:	2200      	movs	r2, #0
 8009486:	673b      	str	r3, [r7, #112]	@ 0x70
 8009488:	677a      	str	r2, [r7, #116]	@ 0x74
 800948a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800948e:	f7f7 fbfb 	bl	8000c88 <__aeabi_uldivmod>
 8009492:	4602      	mov	r2, r0
 8009494:	460b      	mov	r3, r1
 8009496:	4613      	mov	r3, r2
 8009498:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800949c:	4b41      	ldr	r3, [pc, #260]	@ (80095a4 <HAL_RCC_GetSysClockFreq+0x354>)
 800949e:	685b      	ldr	r3, [r3, #4]
 80094a0:	0c1b      	lsrs	r3, r3, #16
 80094a2:	f003 0303 	and.w	r3, r3, #3
 80094a6:	3301      	adds	r3, #1
 80094a8:	005b      	lsls	r3, r3, #1
 80094aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80094ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80094b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80094b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80094ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80094be:	e0eb      	b.n	8009698 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80094c0:	4b38      	ldr	r3, [pc, #224]	@ (80095a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80094c2:	685b      	ldr	r3, [r3, #4]
 80094c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80094c8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80094cc:	4b35      	ldr	r3, [pc, #212]	@ (80095a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80094ce:	685b      	ldr	r3, [r3, #4]
 80094d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d06b      	beq.n	80095b0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80094d8:	4b32      	ldr	r3, [pc, #200]	@ (80095a4 <HAL_RCC_GetSysClockFreq+0x354>)
 80094da:	685b      	ldr	r3, [r3, #4]
 80094dc:	099b      	lsrs	r3, r3, #6
 80094de:	2200      	movs	r2, #0
 80094e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80094e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80094e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80094e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094ea:	663b      	str	r3, [r7, #96]	@ 0x60
 80094ec:	2300      	movs	r3, #0
 80094ee:	667b      	str	r3, [r7, #100]	@ 0x64
 80094f0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80094f4:	4622      	mov	r2, r4
 80094f6:	462b      	mov	r3, r5
 80094f8:	f04f 0000 	mov.w	r0, #0
 80094fc:	f04f 0100 	mov.w	r1, #0
 8009500:	0159      	lsls	r1, r3, #5
 8009502:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009506:	0150      	lsls	r0, r2, #5
 8009508:	4602      	mov	r2, r0
 800950a:	460b      	mov	r3, r1
 800950c:	4621      	mov	r1, r4
 800950e:	1a51      	subs	r1, r2, r1
 8009510:	61b9      	str	r1, [r7, #24]
 8009512:	4629      	mov	r1, r5
 8009514:	eb63 0301 	sbc.w	r3, r3, r1
 8009518:	61fb      	str	r3, [r7, #28]
 800951a:	f04f 0200 	mov.w	r2, #0
 800951e:	f04f 0300 	mov.w	r3, #0
 8009522:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8009526:	4659      	mov	r1, fp
 8009528:	018b      	lsls	r3, r1, #6
 800952a:	4651      	mov	r1, sl
 800952c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009530:	4651      	mov	r1, sl
 8009532:	018a      	lsls	r2, r1, #6
 8009534:	4651      	mov	r1, sl
 8009536:	ebb2 0801 	subs.w	r8, r2, r1
 800953a:	4659      	mov	r1, fp
 800953c:	eb63 0901 	sbc.w	r9, r3, r1
 8009540:	f04f 0200 	mov.w	r2, #0
 8009544:	f04f 0300 	mov.w	r3, #0
 8009548:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800954c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009550:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009554:	4690      	mov	r8, r2
 8009556:	4699      	mov	r9, r3
 8009558:	4623      	mov	r3, r4
 800955a:	eb18 0303 	adds.w	r3, r8, r3
 800955e:	613b      	str	r3, [r7, #16]
 8009560:	462b      	mov	r3, r5
 8009562:	eb49 0303 	adc.w	r3, r9, r3
 8009566:	617b      	str	r3, [r7, #20]
 8009568:	f04f 0200 	mov.w	r2, #0
 800956c:	f04f 0300 	mov.w	r3, #0
 8009570:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8009574:	4629      	mov	r1, r5
 8009576:	024b      	lsls	r3, r1, #9
 8009578:	4621      	mov	r1, r4
 800957a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800957e:	4621      	mov	r1, r4
 8009580:	024a      	lsls	r2, r1, #9
 8009582:	4610      	mov	r0, r2
 8009584:	4619      	mov	r1, r3
 8009586:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800958a:	2200      	movs	r2, #0
 800958c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800958e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8009590:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009594:	f7f7 fb78 	bl	8000c88 <__aeabi_uldivmod>
 8009598:	4602      	mov	r2, r0
 800959a:	460b      	mov	r3, r1
 800959c:	4613      	mov	r3, r2
 800959e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80095a2:	e065      	b.n	8009670 <HAL_RCC_GetSysClockFreq+0x420>
 80095a4:	40023800 	.word	0x40023800
 80095a8:	00f42400 	.word	0x00f42400
 80095ac:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80095b0:	4b3d      	ldr	r3, [pc, #244]	@ (80096a8 <HAL_RCC_GetSysClockFreq+0x458>)
 80095b2:	685b      	ldr	r3, [r3, #4]
 80095b4:	099b      	lsrs	r3, r3, #6
 80095b6:	2200      	movs	r2, #0
 80095b8:	4618      	mov	r0, r3
 80095ba:	4611      	mov	r1, r2
 80095bc:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80095c0:	653b      	str	r3, [r7, #80]	@ 0x50
 80095c2:	2300      	movs	r3, #0
 80095c4:	657b      	str	r3, [r7, #84]	@ 0x54
 80095c6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80095ca:	4642      	mov	r2, r8
 80095cc:	464b      	mov	r3, r9
 80095ce:	f04f 0000 	mov.w	r0, #0
 80095d2:	f04f 0100 	mov.w	r1, #0
 80095d6:	0159      	lsls	r1, r3, #5
 80095d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80095dc:	0150      	lsls	r0, r2, #5
 80095de:	4602      	mov	r2, r0
 80095e0:	460b      	mov	r3, r1
 80095e2:	4641      	mov	r1, r8
 80095e4:	1a51      	subs	r1, r2, r1
 80095e6:	60b9      	str	r1, [r7, #8]
 80095e8:	4649      	mov	r1, r9
 80095ea:	eb63 0301 	sbc.w	r3, r3, r1
 80095ee:	60fb      	str	r3, [r7, #12]
 80095f0:	f04f 0200 	mov.w	r2, #0
 80095f4:	f04f 0300 	mov.w	r3, #0
 80095f8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80095fc:	4659      	mov	r1, fp
 80095fe:	018b      	lsls	r3, r1, #6
 8009600:	4651      	mov	r1, sl
 8009602:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8009606:	4651      	mov	r1, sl
 8009608:	018a      	lsls	r2, r1, #6
 800960a:	4651      	mov	r1, sl
 800960c:	1a54      	subs	r4, r2, r1
 800960e:	4659      	mov	r1, fp
 8009610:	eb63 0501 	sbc.w	r5, r3, r1
 8009614:	f04f 0200 	mov.w	r2, #0
 8009618:	f04f 0300 	mov.w	r3, #0
 800961c:	00eb      	lsls	r3, r5, #3
 800961e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009622:	00e2      	lsls	r2, r4, #3
 8009624:	4614      	mov	r4, r2
 8009626:	461d      	mov	r5, r3
 8009628:	4643      	mov	r3, r8
 800962a:	18e3      	adds	r3, r4, r3
 800962c:	603b      	str	r3, [r7, #0]
 800962e:	464b      	mov	r3, r9
 8009630:	eb45 0303 	adc.w	r3, r5, r3
 8009634:	607b      	str	r3, [r7, #4]
 8009636:	f04f 0200 	mov.w	r2, #0
 800963a:	f04f 0300 	mov.w	r3, #0
 800963e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8009642:	4629      	mov	r1, r5
 8009644:	028b      	lsls	r3, r1, #10
 8009646:	4621      	mov	r1, r4
 8009648:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800964c:	4621      	mov	r1, r4
 800964e:	028a      	lsls	r2, r1, #10
 8009650:	4610      	mov	r0, r2
 8009652:	4619      	mov	r1, r3
 8009654:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009658:	2200      	movs	r2, #0
 800965a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800965c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800965e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009662:	f7f7 fb11 	bl	8000c88 <__aeabi_uldivmod>
 8009666:	4602      	mov	r2, r0
 8009668:	460b      	mov	r3, r1
 800966a:	4613      	mov	r3, r2
 800966c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8009670:	4b0d      	ldr	r3, [pc, #52]	@ (80096a8 <HAL_RCC_GetSysClockFreq+0x458>)
 8009672:	685b      	ldr	r3, [r3, #4]
 8009674:	0f1b      	lsrs	r3, r3, #28
 8009676:	f003 0307 	and.w	r3, r3, #7
 800967a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800967e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009682:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009686:	fbb2 f3f3 	udiv	r3, r2, r3
 800968a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800968e:	e003      	b.n	8009698 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009690:	4b06      	ldr	r3, [pc, #24]	@ (80096ac <HAL_RCC_GetSysClockFreq+0x45c>)
 8009692:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8009696:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009698:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800969c:	4618      	mov	r0, r3
 800969e:	37b8      	adds	r7, #184	@ 0xb8
 80096a0:	46bd      	mov	sp, r7
 80096a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80096a6:	bf00      	nop
 80096a8:	40023800 	.word	0x40023800
 80096ac:	00f42400 	.word	0x00f42400

080096b0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b086      	sub	sp, #24
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d101      	bne.n	80096c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80096be:	2301      	movs	r3, #1
 80096c0:	e28d      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f003 0301 	and.w	r3, r3, #1
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	f000 8083 	beq.w	80097d6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80096d0:	4b94      	ldr	r3, [pc, #592]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 80096d2:	689b      	ldr	r3, [r3, #8]
 80096d4:	f003 030c 	and.w	r3, r3, #12
 80096d8:	2b04      	cmp	r3, #4
 80096da:	d019      	beq.n	8009710 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80096dc:	4b91      	ldr	r3, [pc, #580]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 80096de:	689b      	ldr	r3, [r3, #8]
 80096e0:	f003 030c 	and.w	r3, r3, #12
        || \
 80096e4:	2b08      	cmp	r3, #8
 80096e6:	d106      	bne.n	80096f6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80096e8:	4b8e      	ldr	r3, [pc, #568]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 80096ea:	685b      	ldr	r3, [r3, #4]
 80096ec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80096f0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80096f4:	d00c      	beq.n	8009710 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80096f6:	4b8b      	ldr	r3, [pc, #556]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 80096f8:	689b      	ldr	r3, [r3, #8]
 80096fa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80096fe:	2b0c      	cmp	r3, #12
 8009700:	d112      	bne.n	8009728 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009702:	4b88      	ldr	r3, [pc, #544]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009704:	685b      	ldr	r3, [r3, #4]
 8009706:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800970a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800970e:	d10b      	bne.n	8009728 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009710:	4b84      	ldr	r3, [pc, #528]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009718:	2b00      	cmp	r3, #0
 800971a:	d05b      	beq.n	80097d4 <HAL_RCC_OscConfig+0x124>
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	685b      	ldr	r3, [r3, #4]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d157      	bne.n	80097d4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8009724:	2301      	movs	r3, #1
 8009726:	e25a      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	685b      	ldr	r3, [r3, #4]
 800972c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009730:	d106      	bne.n	8009740 <HAL_RCC_OscConfig+0x90>
 8009732:	4b7c      	ldr	r3, [pc, #496]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4a7b      	ldr	r2, [pc, #492]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009738:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800973c:	6013      	str	r3, [r2, #0]
 800973e:	e01d      	b.n	800977c <HAL_RCC_OscConfig+0xcc>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	685b      	ldr	r3, [r3, #4]
 8009744:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009748:	d10c      	bne.n	8009764 <HAL_RCC_OscConfig+0xb4>
 800974a:	4b76      	ldr	r3, [pc, #472]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a75      	ldr	r2, [pc, #468]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009750:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009754:	6013      	str	r3, [r2, #0]
 8009756:	4b73      	ldr	r3, [pc, #460]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4a72      	ldr	r2, [pc, #456]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 800975c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009760:	6013      	str	r3, [r2, #0]
 8009762:	e00b      	b.n	800977c <HAL_RCC_OscConfig+0xcc>
 8009764:	4b6f      	ldr	r3, [pc, #444]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	4a6e      	ldr	r2, [pc, #440]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 800976a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800976e:	6013      	str	r3, [r2, #0]
 8009770:	4b6c      	ldr	r3, [pc, #432]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	4a6b      	ldr	r2, [pc, #428]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009776:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800977a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d013      	beq.n	80097ac <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009784:	f7fd f848 	bl	8006818 <HAL_GetTick>
 8009788:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800978a:	e008      	b.n	800979e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800978c:	f7fd f844 	bl	8006818 <HAL_GetTick>
 8009790:	4602      	mov	r2, r0
 8009792:	693b      	ldr	r3, [r7, #16]
 8009794:	1ad3      	subs	r3, r2, r3
 8009796:	2b64      	cmp	r3, #100	@ 0x64
 8009798:	d901      	bls.n	800979e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800979a:	2303      	movs	r3, #3
 800979c:	e21f      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800979e:	4b61      	ldr	r3, [pc, #388]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d0f0      	beq.n	800978c <HAL_RCC_OscConfig+0xdc>
 80097aa:	e014      	b.n	80097d6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80097ac:	f7fd f834 	bl	8006818 <HAL_GetTick>
 80097b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80097b2:	e008      	b.n	80097c6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80097b4:	f7fd f830 	bl	8006818 <HAL_GetTick>
 80097b8:	4602      	mov	r2, r0
 80097ba:	693b      	ldr	r3, [r7, #16]
 80097bc:	1ad3      	subs	r3, r2, r3
 80097be:	2b64      	cmp	r3, #100	@ 0x64
 80097c0:	d901      	bls.n	80097c6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80097c2:	2303      	movs	r3, #3
 80097c4:	e20b      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80097c6:	4b57      	ldr	r3, [pc, #348]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d1f0      	bne.n	80097b4 <HAL_RCC_OscConfig+0x104>
 80097d2:	e000      	b.n	80097d6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80097d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	f003 0302 	and.w	r3, r3, #2
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d06f      	beq.n	80098c2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80097e2:	4b50      	ldr	r3, [pc, #320]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 80097e4:	689b      	ldr	r3, [r3, #8]
 80097e6:	f003 030c 	and.w	r3, r3, #12
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d017      	beq.n	800981e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80097ee:	4b4d      	ldr	r3, [pc, #308]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 80097f0:	689b      	ldr	r3, [r3, #8]
 80097f2:	f003 030c 	and.w	r3, r3, #12
        || \
 80097f6:	2b08      	cmp	r3, #8
 80097f8:	d105      	bne.n	8009806 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80097fa:	4b4a      	ldr	r3, [pc, #296]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009802:	2b00      	cmp	r3, #0
 8009804:	d00b      	beq.n	800981e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009806:	4b47      	ldr	r3, [pc, #284]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009808:	689b      	ldr	r3, [r3, #8]
 800980a:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 800980e:	2b0c      	cmp	r3, #12
 8009810:	d11c      	bne.n	800984c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009812:	4b44      	ldr	r3, [pc, #272]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009814:	685b      	ldr	r3, [r3, #4]
 8009816:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800981a:	2b00      	cmp	r3, #0
 800981c:	d116      	bne.n	800984c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800981e:	4b41      	ldr	r3, [pc, #260]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f003 0302 	and.w	r3, r3, #2
 8009826:	2b00      	cmp	r3, #0
 8009828:	d005      	beq.n	8009836 <HAL_RCC_OscConfig+0x186>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	68db      	ldr	r3, [r3, #12]
 800982e:	2b01      	cmp	r3, #1
 8009830:	d001      	beq.n	8009836 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8009832:	2301      	movs	r3, #1
 8009834:	e1d3      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009836:	4b3b      	ldr	r3, [pc, #236]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	691b      	ldr	r3, [r3, #16]
 8009842:	00db      	lsls	r3, r3, #3
 8009844:	4937      	ldr	r1, [pc, #220]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009846:	4313      	orrs	r3, r2
 8009848:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800984a:	e03a      	b.n	80098c2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	68db      	ldr	r3, [r3, #12]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d020      	beq.n	8009896 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009854:	4b34      	ldr	r3, [pc, #208]	@ (8009928 <HAL_RCC_OscConfig+0x278>)
 8009856:	2201      	movs	r2, #1
 8009858:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800985a:	f7fc ffdd 	bl	8006818 <HAL_GetTick>
 800985e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009860:	e008      	b.n	8009874 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009862:	f7fc ffd9 	bl	8006818 <HAL_GetTick>
 8009866:	4602      	mov	r2, r0
 8009868:	693b      	ldr	r3, [r7, #16]
 800986a:	1ad3      	subs	r3, r2, r3
 800986c:	2b02      	cmp	r3, #2
 800986e:	d901      	bls.n	8009874 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8009870:	2303      	movs	r3, #3
 8009872:	e1b4      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009874:	4b2b      	ldr	r3, [pc, #172]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	f003 0302 	and.w	r3, r3, #2
 800987c:	2b00      	cmp	r3, #0
 800987e:	d0f0      	beq.n	8009862 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009880:	4b28      	ldr	r3, [pc, #160]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	691b      	ldr	r3, [r3, #16]
 800988c:	00db      	lsls	r3, r3, #3
 800988e:	4925      	ldr	r1, [pc, #148]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 8009890:	4313      	orrs	r3, r2
 8009892:	600b      	str	r3, [r1, #0]
 8009894:	e015      	b.n	80098c2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009896:	4b24      	ldr	r3, [pc, #144]	@ (8009928 <HAL_RCC_OscConfig+0x278>)
 8009898:	2200      	movs	r2, #0
 800989a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800989c:	f7fc ffbc 	bl	8006818 <HAL_GetTick>
 80098a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80098a2:	e008      	b.n	80098b6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80098a4:	f7fc ffb8 	bl	8006818 <HAL_GetTick>
 80098a8:	4602      	mov	r2, r0
 80098aa:	693b      	ldr	r3, [r7, #16]
 80098ac:	1ad3      	subs	r3, r2, r3
 80098ae:	2b02      	cmp	r3, #2
 80098b0:	d901      	bls.n	80098b6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80098b2:	2303      	movs	r3, #3
 80098b4:	e193      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80098b6:	4b1b      	ldr	r3, [pc, #108]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	f003 0302 	and.w	r3, r3, #2
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d1f0      	bne.n	80098a4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	f003 0308 	and.w	r3, r3, #8
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d036      	beq.n	800993c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	695b      	ldr	r3, [r3, #20]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d016      	beq.n	8009904 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80098d6:	4b15      	ldr	r3, [pc, #84]	@ (800992c <HAL_RCC_OscConfig+0x27c>)
 80098d8:	2201      	movs	r2, #1
 80098da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098dc:	f7fc ff9c 	bl	8006818 <HAL_GetTick>
 80098e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80098e2:	e008      	b.n	80098f6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80098e4:	f7fc ff98 	bl	8006818 <HAL_GetTick>
 80098e8:	4602      	mov	r2, r0
 80098ea:	693b      	ldr	r3, [r7, #16]
 80098ec:	1ad3      	subs	r3, r2, r3
 80098ee:	2b02      	cmp	r3, #2
 80098f0:	d901      	bls.n	80098f6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80098f2:	2303      	movs	r3, #3
 80098f4:	e173      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80098f6:	4b0b      	ldr	r3, [pc, #44]	@ (8009924 <HAL_RCC_OscConfig+0x274>)
 80098f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80098fa:	f003 0302 	and.w	r3, r3, #2
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d0f0      	beq.n	80098e4 <HAL_RCC_OscConfig+0x234>
 8009902:	e01b      	b.n	800993c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009904:	4b09      	ldr	r3, [pc, #36]	@ (800992c <HAL_RCC_OscConfig+0x27c>)
 8009906:	2200      	movs	r2, #0
 8009908:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800990a:	f7fc ff85 	bl	8006818 <HAL_GetTick>
 800990e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009910:	e00e      	b.n	8009930 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009912:	f7fc ff81 	bl	8006818 <HAL_GetTick>
 8009916:	4602      	mov	r2, r0
 8009918:	693b      	ldr	r3, [r7, #16]
 800991a:	1ad3      	subs	r3, r2, r3
 800991c:	2b02      	cmp	r3, #2
 800991e:	d907      	bls.n	8009930 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8009920:	2303      	movs	r3, #3
 8009922:	e15c      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
 8009924:	40023800 	.word	0x40023800
 8009928:	42470000 	.word	0x42470000
 800992c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009930:	4b8a      	ldr	r3, [pc, #552]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009932:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009934:	f003 0302 	and.w	r3, r3, #2
 8009938:	2b00      	cmp	r3, #0
 800993a:	d1ea      	bne.n	8009912 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f003 0304 	and.w	r3, r3, #4
 8009944:	2b00      	cmp	r3, #0
 8009946:	f000 8097 	beq.w	8009a78 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800994a:	2300      	movs	r3, #0
 800994c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800994e:	4b83      	ldr	r3, [pc, #524]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009956:	2b00      	cmp	r3, #0
 8009958:	d10f      	bne.n	800997a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800995a:	2300      	movs	r3, #0
 800995c:	60bb      	str	r3, [r7, #8]
 800995e:	4b7f      	ldr	r3, [pc, #508]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009962:	4a7e      	ldr	r2, [pc, #504]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009964:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009968:	6413      	str	r3, [r2, #64]	@ 0x40
 800996a:	4b7c      	ldr	r3, [pc, #496]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 800996c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800996e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009972:	60bb      	str	r3, [r7, #8]
 8009974:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009976:	2301      	movs	r3, #1
 8009978:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800997a:	4b79      	ldr	r3, [pc, #484]	@ (8009b60 <HAL_RCC_OscConfig+0x4b0>)
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009982:	2b00      	cmp	r3, #0
 8009984:	d118      	bne.n	80099b8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009986:	4b76      	ldr	r3, [pc, #472]	@ (8009b60 <HAL_RCC_OscConfig+0x4b0>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a75      	ldr	r2, [pc, #468]	@ (8009b60 <HAL_RCC_OscConfig+0x4b0>)
 800998c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009990:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009992:	f7fc ff41 	bl	8006818 <HAL_GetTick>
 8009996:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009998:	e008      	b.n	80099ac <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800999a:	f7fc ff3d 	bl	8006818 <HAL_GetTick>
 800999e:	4602      	mov	r2, r0
 80099a0:	693b      	ldr	r3, [r7, #16]
 80099a2:	1ad3      	subs	r3, r2, r3
 80099a4:	2b02      	cmp	r3, #2
 80099a6:	d901      	bls.n	80099ac <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80099a8:	2303      	movs	r3, #3
 80099aa:	e118      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80099ac:	4b6c      	ldr	r3, [pc, #432]	@ (8009b60 <HAL_RCC_OscConfig+0x4b0>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d0f0      	beq.n	800999a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	689b      	ldr	r3, [r3, #8]
 80099bc:	2b01      	cmp	r3, #1
 80099be:	d106      	bne.n	80099ce <HAL_RCC_OscConfig+0x31e>
 80099c0:	4b66      	ldr	r3, [pc, #408]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 80099c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099c4:	4a65      	ldr	r2, [pc, #404]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 80099c6:	f043 0301 	orr.w	r3, r3, #1
 80099ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80099cc:	e01c      	b.n	8009a08 <HAL_RCC_OscConfig+0x358>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	689b      	ldr	r3, [r3, #8]
 80099d2:	2b05      	cmp	r3, #5
 80099d4:	d10c      	bne.n	80099f0 <HAL_RCC_OscConfig+0x340>
 80099d6:	4b61      	ldr	r3, [pc, #388]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 80099d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099da:	4a60      	ldr	r2, [pc, #384]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 80099dc:	f043 0304 	orr.w	r3, r3, #4
 80099e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80099e2:	4b5e      	ldr	r3, [pc, #376]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 80099e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099e6:	4a5d      	ldr	r2, [pc, #372]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 80099e8:	f043 0301 	orr.w	r3, r3, #1
 80099ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80099ee:	e00b      	b.n	8009a08 <HAL_RCC_OscConfig+0x358>
 80099f0:	4b5a      	ldr	r3, [pc, #360]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 80099f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80099f4:	4a59      	ldr	r2, [pc, #356]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 80099f6:	f023 0301 	bic.w	r3, r3, #1
 80099fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80099fc:	4b57      	ldr	r3, [pc, #348]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 80099fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a00:	4a56      	ldr	r2, [pc, #344]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009a02:	f023 0304 	bic.w	r3, r3, #4
 8009a06:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d015      	beq.n	8009a3c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a10:	f7fc ff02 	bl	8006818 <HAL_GetTick>
 8009a14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a16:	e00a      	b.n	8009a2e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a18:	f7fc fefe 	bl	8006818 <HAL_GetTick>
 8009a1c:	4602      	mov	r2, r0
 8009a1e:	693b      	ldr	r3, [r7, #16]
 8009a20:	1ad3      	subs	r3, r2, r3
 8009a22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d901      	bls.n	8009a2e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8009a2a:	2303      	movs	r3, #3
 8009a2c:	e0d7      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009a2e:	4b4b      	ldr	r3, [pc, #300]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009a30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a32:	f003 0302 	and.w	r3, r3, #2
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d0ee      	beq.n	8009a18 <HAL_RCC_OscConfig+0x368>
 8009a3a:	e014      	b.n	8009a66 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009a3c:	f7fc feec 	bl	8006818 <HAL_GetTick>
 8009a40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009a42:	e00a      	b.n	8009a5a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009a44:	f7fc fee8 	bl	8006818 <HAL_GetTick>
 8009a48:	4602      	mov	r2, r0
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	1ad3      	subs	r3, r2, r3
 8009a4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d901      	bls.n	8009a5a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8009a56:	2303      	movs	r3, #3
 8009a58:	e0c1      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009a5a:	4b40      	ldr	r3, [pc, #256]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009a5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009a5e:	f003 0302 	and.w	r3, r3, #2
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d1ee      	bne.n	8009a44 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009a66:	7dfb      	ldrb	r3, [r7, #23]
 8009a68:	2b01      	cmp	r3, #1
 8009a6a:	d105      	bne.n	8009a78 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009a6c:	4b3b      	ldr	r3, [pc, #236]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a70:	4a3a      	ldr	r2, [pc, #232]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009a72:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009a76:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	699b      	ldr	r3, [r3, #24]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	f000 80ad 	beq.w	8009bdc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009a82:	4b36      	ldr	r3, [pc, #216]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009a84:	689b      	ldr	r3, [r3, #8]
 8009a86:	f003 030c 	and.w	r3, r3, #12
 8009a8a:	2b08      	cmp	r3, #8
 8009a8c:	d060      	beq.n	8009b50 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	699b      	ldr	r3, [r3, #24]
 8009a92:	2b02      	cmp	r3, #2
 8009a94:	d145      	bne.n	8009b22 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009a96:	4b33      	ldr	r3, [pc, #204]	@ (8009b64 <HAL_RCC_OscConfig+0x4b4>)
 8009a98:	2200      	movs	r2, #0
 8009a9a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a9c:	f7fc febc 	bl	8006818 <HAL_GetTick>
 8009aa0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009aa2:	e008      	b.n	8009ab6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009aa4:	f7fc feb8 	bl	8006818 <HAL_GetTick>
 8009aa8:	4602      	mov	r2, r0
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	1ad3      	subs	r3, r2, r3
 8009aae:	2b02      	cmp	r3, #2
 8009ab0:	d901      	bls.n	8009ab6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8009ab2:	2303      	movs	r3, #3
 8009ab4:	e093      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009ab6:	4b29      	ldr	r3, [pc, #164]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d1f0      	bne.n	8009aa4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	69da      	ldr	r2, [r3, #28]
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6a1b      	ldr	r3, [r3, #32]
 8009aca:	431a      	orrs	r2, r3
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ad0:	019b      	lsls	r3, r3, #6
 8009ad2:	431a      	orrs	r2, r3
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ad8:	085b      	lsrs	r3, r3, #1
 8009ada:	3b01      	subs	r3, #1
 8009adc:	041b      	lsls	r3, r3, #16
 8009ade:	431a      	orrs	r2, r3
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ae4:	061b      	lsls	r3, r3, #24
 8009ae6:	431a      	orrs	r2, r3
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009aec:	071b      	lsls	r3, r3, #28
 8009aee:	491b      	ldr	r1, [pc, #108]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009af0:	4313      	orrs	r3, r2
 8009af2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009af4:	4b1b      	ldr	r3, [pc, #108]	@ (8009b64 <HAL_RCC_OscConfig+0x4b4>)
 8009af6:	2201      	movs	r2, #1
 8009af8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009afa:	f7fc fe8d 	bl	8006818 <HAL_GetTick>
 8009afe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009b00:	e008      	b.n	8009b14 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b02:	f7fc fe89 	bl	8006818 <HAL_GetTick>
 8009b06:	4602      	mov	r2, r0
 8009b08:	693b      	ldr	r3, [r7, #16]
 8009b0a:	1ad3      	subs	r3, r2, r3
 8009b0c:	2b02      	cmp	r3, #2
 8009b0e:	d901      	bls.n	8009b14 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8009b10:	2303      	movs	r3, #3
 8009b12:	e064      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009b14:	4b11      	ldr	r3, [pc, #68]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d0f0      	beq.n	8009b02 <HAL_RCC_OscConfig+0x452>
 8009b20:	e05c      	b.n	8009bdc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009b22:	4b10      	ldr	r3, [pc, #64]	@ (8009b64 <HAL_RCC_OscConfig+0x4b4>)
 8009b24:	2200      	movs	r2, #0
 8009b26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b28:	f7fc fe76 	bl	8006818 <HAL_GetTick>
 8009b2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b2e:	e008      	b.n	8009b42 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009b30:	f7fc fe72 	bl	8006818 <HAL_GetTick>
 8009b34:	4602      	mov	r2, r0
 8009b36:	693b      	ldr	r3, [r7, #16]
 8009b38:	1ad3      	subs	r3, r2, r3
 8009b3a:	2b02      	cmp	r3, #2
 8009b3c:	d901      	bls.n	8009b42 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8009b3e:	2303      	movs	r3, #3
 8009b40:	e04d      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009b42:	4b06      	ldr	r3, [pc, #24]	@ (8009b5c <HAL_RCC_OscConfig+0x4ac>)
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d1f0      	bne.n	8009b30 <HAL_RCC_OscConfig+0x480>
 8009b4e:	e045      	b.n	8009bdc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	699b      	ldr	r3, [r3, #24]
 8009b54:	2b01      	cmp	r3, #1
 8009b56:	d107      	bne.n	8009b68 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8009b58:	2301      	movs	r3, #1
 8009b5a:	e040      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
 8009b5c:	40023800 	.word	0x40023800
 8009b60:	40007000 	.word	0x40007000
 8009b64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009b68:	4b1f      	ldr	r3, [pc, #124]	@ (8009be8 <HAL_RCC_OscConfig+0x538>)
 8009b6a:	685b      	ldr	r3, [r3, #4]
 8009b6c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	699b      	ldr	r3, [r3, #24]
 8009b72:	2b01      	cmp	r3, #1
 8009b74:	d030      	beq.n	8009bd8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009b80:	429a      	cmp	r2, r3
 8009b82:	d129      	bne.n	8009bd8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009b8e:	429a      	cmp	r2, r3
 8009b90:	d122      	bne.n	8009bd8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009b92:	68fa      	ldr	r2, [r7, #12]
 8009b94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8009b98:	4013      	ands	r3, r2
 8009b9a:	687a      	ldr	r2, [r7, #4]
 8009b9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8009b9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d119      	bne.n	8009bd8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bae:	085b      	lsrs	r3, r3, #1
 8009bb0:	3b01      	subs	r3, #1
 8009bb2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009bb4:	429a      	cmp	r2, r3
 8009bb6:	d10f      	bne.n	8009bd8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009bc4:	429a      	cmp	r2, r3
 8009bc6:	d107      	bne.n	8009bd8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bd2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	d001      	beq.n	8009bdc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8009bd8:	2301      	movs	r3, #1
 8009bda:	e000      	b.n	8009bde <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8009bdc:	2300      	movs	r3, #0
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3718      	adds	r7, #24
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}
 8009be6:	bf00      	nop
 8009be8:	40023800 	.word	0x40023800

08009bec <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b086      	sub	sp, #24
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d101      	bne.n	8009c00 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009bfc:	2301      	movs	r3, #1
 8009bfe:	e097      	b.n	8009d30 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c06:	b2db      	uxtb	r3, r3
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d106      	bne.n	8009c1a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2200      	movs	r2, #0
 8009c10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009c14:	6878      	ldr	r0, [r7, #4]
 8009c16:	f7fc fbbb 	bl	8006390 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	2202      	movs	r2, #2
 8009c1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	689b      	ldr	r3, [r3, #8]
 8009c28:	687a      	ldr	r2, [r7, #4]
 8009c2a:	6812      	ldr	r2, [r2, #0]
 8009c2c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009c30:	f023 0307 	bic.w	r3, r3, #7
 8009c34:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	681a      	ldr	r2, [r3, #0]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	3304      	adds	r3, #4
 8009c3e:	4619      	mov	r1, r3
 8009c40:	4610      	mov	r0, r2
 8009c42:	f000 fa29 	bl	800a098 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	689b      	ldr	r3, [r3, #8]
 8009c4c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	699b      	ldr	r3, [r3, #24]
 8009c54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	6a1b      	ldr	r3, [r3, #32]
 8009c5c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	697a      	ldr	r2, [r7, #20]
 8009c64:	4313      	orrs	r3, r2
 8009c66:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009c68:	693b      	ldr	r3, [r7, #16]
 8009c6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009c6e:	f023 0303 	bic.w	r3, r3, #3
 8009c72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	689a      	ldr	r2, [r3, #8]
 8009c78:	683b      	ldr	r3, [r7, #0]
 8009c7a:	699b      	ldr	r3, [r3, #24]
 8009c7c:	021b      	lsls	r3, r3, #8
 8009c7e:	4313      	orrs	r3, r2
 8009c80:	693a      	ldr	r2, [r7, #16]
 8009c82:	4313      	orrs	r3, r2
 8009c84:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8009c8c:	f023 030c 	bic.w	r3, r3, #12
 8009c90:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009c98:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009c9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009c9e:	683b      	ldr	r3, [r7, #0]
 8009ca0:	68da      	ldr	r2, [r3, #12]
 8009ca2:	683b      	ldr	r3, [r7, #0]
 8009ca4:	69db      	ldr	r3, [r3, #28]
 8009ca6:	021b      	lsls	r3, r3, #8
 8009ca8:	4313      	orrs	r3, r2
 8009caa:	693a      	ldr	r2, [r7, #16]
 8009cac:	4313      	orrs	r3, r2
 8009cae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009cb0:	683b      	ldr	r3, [r7, #0]
 8009cb2:	691b      	ldr	r3, [r3, #16]
 8009cb4:	011a      	lsls	r2, r3, #4
 8009cb6:	683b      	ldr	r3, [r7, #0]
 8009cb8:	6a1b      	ldr	r3, [r3, #32]
 8009cba:	031b      	lsls	r3, r3, #12
 8009cbc:	4313      	orrs	r3, r2
 8009cbe:	693a      	ldr	r2, [r7, #16]
 8009cc0:	4313      	orrs	r3, r2
 8009cc2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8009cca:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8009cd2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	685a      	ldr	r2, [r3, #4]
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	695b      	ldr	r3, [r3, #20]
 8009cdc:	011b      	lsls	r3, r3, #4
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	68fa      	ldr	r2, [r7, #12]
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	697a      	ldr	r2, [r7, #20]
 8009cec:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	693a      	ldr	r2, [r7, #16]
 8009cf4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	68fa      	ldr	r2, [r7, #12]
 8009cfc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2201      	movs	r2, #1
 8009d02:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	2201      	movs	r2, #1
 8009d0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2201      	movs	r2, #1
 8009d12:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2201      	movs	r2, #1
 8009d1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2201      	movs	r2, #1
 8009d22:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2201      	movs	r2, #1
 8009d2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009d2e:	2300      	movs	r3, #0
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	3718      	adds	r7, #24
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}

08009d38 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b084      	sub	sp, #16
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
 8009d40:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009d48:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009d50:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009d58:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009d60:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d110      	bne.n	8009d8a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009d68:	7bfb      	ldrb	r3, [r7, #15]
 8009d6a:	2b01      	cmp	r3, #1
 8009d6c:	d102      	bne.n	8009d74 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009d6e:	7b7b      	ldrb	r3, [r7, #13]
 8009d70:	2b01      	cmp	r3, #1
 8009d72:	d001      	beq.n	8009d78 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009d74:	2301      	movs	r3, #1
 8009d76:	e069      	b.n	8009e4c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2202      	movs	r2, #2
 8009d7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	2202      	movs	r2, #2
 8009d84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009d88:	e031      	b.n	8009dee <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009d8a:	683b      	ldr	r3, [r7, #0]
 8009d8c:	2b04      	cmp	r3, #4
 8009d8e:	d110      	bne.n	8009db2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009d90:	7bbb      	ldrb	r3, [r7, #14]
 8009d92:	2b01      	cmp	r3, #1
 8009d94:	d102      	bne.n	8009d9c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009d96:	7b3b      	ldrb	r3, [r7, #12]
 8009d98:	2b01      	cmp	r3, #1
 8009d9a:	d001      	beq.n	8009da0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	e055      	b.n	8009e4c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2202      	movs	r2, #2
 8009da4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2202      	movs	r2, #2
 8009dac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009db0:	e01d      	b.n	8009dee <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009db2:	7bfb      	ldrb	r3, [r7, #15]
 8009db4:	2b01      	cmp	r3, #1
 8009db6:	d108      	bne.n	8009dca <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009db8:	7bbb      	ldrb	r3, [r7, #14]
 8009dba:	2b01      	cmp	r3, #1
 8009dbc:	d105      	bne.n	8009dca <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009dbe:	7b7b      	ldrb	r3, [r7, #13]
 8009dc0:	2b01      	cmp	r3, #1
 8009dc2:	d102      	bne.n	8009dca <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009dc4:	7b3b      	ldrb	r3, [r7, #12]
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d001      	beq.n	8009dce <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009dca:	2301      	movs	r3, #1
 8009dcc:	e03e      	b.n	8009e4c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2202      	movs	r2, #2
 8009dd2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2202      	movs	r2, #2
 8009dda:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2202      	movs	r2, #2
 8009de2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	2202      	movs	r2, #2
 8009dea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009dee:	683b      	ldr	r3, [r7, #0]
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d003      	beq.n	8009dfc <HAL_TIM_Encoder_Start+0xc4>
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	2b04      	cmp	r3, #4
 8009df8:	d008      	beq.n	8009e0c <HAL_TIM_Encoder_Start+0xd4>
 8009dfa:	e00f      	b.n	8009e1c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	2201      	movs	r2, #1
 8009e02:	2100      	movs	r1, #0
 8009e04:	4618      	mov	r0, r3
 8009e06:	f000 f9ed 	bl	800a1e4 <TIM_CCxChannelCmd>
      break;
 8009e0a:	e016      	b.n	8009e3a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	2201      	movs	r2, #1
 8009e12:	2104      	movs	r1, #4
 8009e14:	4618      	mov	r0, r3
 8009e16:	f000 f9e5 	bl	800a1e4 <TIM_CCxChannelCmd>
      break;
 8009e1a:	e00e      	b.n	8009e3a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	2201      	movs	r2, #1
 8009e22:	2100      	movs	r1, #0
 8009e24:	4618      	mov	r0, r3
 8009e26:	f000 f9dd 	bl	800a1e4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	2201      	movs	r2, #1
 8009e30:	2104      	movs	r1, #4
 8009e32:	4618      	mov	r0, r3
 8009e34:	f000 f9d6 	bl	800a1e4 <TIM_CCxChannelCmd>
      break;
 8009e38:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	681a      	ldr	r2, [r3, #0]
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	f042 0201 	orr.w	r2, r2, #1
 8009e48:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009e4a:	2300      	movs	r3, #0
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3710      	adds	r7, #16
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}

08009e54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b084      	sub	sp, #16
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	68db      	ldr	r3, [r3, #12]
 8009e62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	691b      	ldr	r3, [r3, #16]
 8009e6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009e6c:	68bb      	ldr	r3, [r7, #8]
 8009e6e:	f003 0302 	and.w	r3, r3, #2
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d020      	beq.n	8009eb8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	f003 0302 	and.w	r3, r3, #2
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d01b      	beq.n	8009eb8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	f06f 0202 	mvn.w	r2, #2
 8009e88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2201      	movs	r2, #1
 8009e8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	699b      	ldr	r3, [r3, #24]
 8009e96:	f003 0303 	and.w	r3, r3, #3
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d003      	beq.n	8009ea6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f000 f8dc 	bl	800a05c <HAL_TIM_IC_CaptureCallback>
 8009ea4:	e005      	b.n	8009eb2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ea6:	6878      	ldr	r0, [r7, #4]
 8009ea8:	f000 f8ce 	bl	800a048 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f000 f8df 	bl	800a070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009eb8:	68bb      	ldr	r3, [r7, #8]
 8009eba:	f003 0304 	and.w	r3, r3, #4
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d020      	beq.n	8009f04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	f003 0304 	and.w	r3, r3, #4
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d01b      	beq.n	8009f04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f06f 0204 	mvn.w	r2, #4
 8009ed4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	2202      	movs	r2, #2
 8009eda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	699b      	ldr	r3, [r3, #24]
 8009ee2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d003      	beq.n	8009ef2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f000 f8b6 	bl	800a05c <HAL_TIM_IC_CaptureCallback>
 8009ef0:	e005      	b.n	8009efe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 f8a8 	bl	800a048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f000 f8b9 	bl	800a070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2200      	movs	r2, #0
 8009f02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009f04:	68bb      	ldr	r3, [r7, #8]
 8009f06:	f003 0308 	and.w	r3, r3, #8
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d020      	beq.n	8009f50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	f003 0308 	and.w	r3, r3, #8
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d01b      	beq.n	8009f50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f06f 0208 	mvn.w	r2, #8
 8009f20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	2204      	movs	r2, #4
 8009f26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	69db      	ldr	r3, [r3, #28]
 8009f2e:	f003 0303 	and.w	r3, r3, #3
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d003      	beq.n	8009f3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f000 f890 	bl	800a05c <HAL_TIM_IC_CaptureCallback>
 8009f3c:	e005      	b.n	8009f4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f000 f882 	bl	800a048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f44:	6878      	ldr	r0, [r7, #4]
 8009f46:	f000 f893 	bl	800a070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009f50:	68bb      	ldr	r3, [r7, #8]
 8009f52:	f003 0310 	and.w	r3, r3, #16
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d020      	beq.n	8009f9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	f003 0310 	and.w	r3, r3, #16
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d01b      	beq.n	8009f9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f06f 0210 	mvn.w	r2, #16
 8009f6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2208      	movs	r2, #8
 8009f72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	69db      	ldr	r3, [r3, #28]
 8009f7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d003      	beq.n	8009f8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009f82:	6878      	ldr	r0, [r7, #4]
 8009f84:	f000 f86a 	bl	800a05c <HAL_TIM_IC_CaptureCallback>
 8009f88:	e005      	b.n	8009f96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	f000 f85c 	bl	800a048 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f000 f86d 	bl	800a070 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	f003 0301 	and.w	r3, r3, #1
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d00c      	beq.n	8009fc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	f003 0301 	and.w	r3, r3, #1
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d007      	beq.n	8009fc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f06f 0201 	mvn.w	r2, #1
 8009fb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f000 f83a 	bl	800a034 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009fc0:	68bb      	ldr	r3, [r7, #8]
 8009fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d00c      	beq.n	8009fe4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d007      	beq.n	8009fe4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009fde:	6878      	ldr	r0, [r7, #4]
 8009fe0:	f000 f9ac 	bl	800a33c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d00c      	beq.n	800a008 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d007      	beq.n	800a008 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f000 f83e 	bl	800a084 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a008:	68bb      	ldr	r3, [r7, #8]
 800a00a:	f003 0320 	and.w	r3, r3, #32
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d00c      	beq.n	800a02c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	f003 0320 	and.w	r3, r3, #32
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d007      	beq.n	800a02c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f06f 0220 	mvn.w	r2, #32
 800a024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a026:	6878      	ldr	r0, [r7, #4]
 800a028:	f000 f97e 	bl	800a328 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a02c:	bf00      	nop
 800a02e:	3710      	adds	r7, #16
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}

0800a034 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a034:	b480      	push	{r7}
 800a036:	b083      	sub	sp, #12
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a03c:	bf00      	nop
 800a03e:	370c      	adds	r7, #12
 800a040:	46bd      	mov	sp, r7
 800a042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a046:	4770      	bx	lr

0800a048 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a048:	b480      	push	{r7}
 800a04a:	b083      	sub	sp, #12
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a050:	bf00      	nop
 800a052:	370c      	adds	r7, #12
 800a054:	46bd      	mov	sp, r7
 800a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05a:	4770      	bx	lr

0800a05c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a05c:	b480      	push	{r7}
 800a05e:	b083      	sub	sp, #12
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a064:	bf00      	nop
 800a066:	370c      	adds	r7, #12
 800a068:	46bd      	mov	sp, r7
 800a06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06e:	4770      	bx	lr

0800a070 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a070:	b480      	push	{r7}
 800a072:	b083      	sub	sp, #12
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a078:	bf00      	nop
 800a07a:	370c      	adds	r7, #12
 800a07c:	46bd      	mov	sp, r7
 800a07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a082:	4770      	bx	lr

0800a084 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a084:	b480      	push	{r7}
 800a086:	b083      	sub	sp, #12
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a08c:	bf00      	nop
 800a08e:	370c      	adds	r7, #12
 800a090:	46bd      	mov	sp, r7
 800a092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a096:	4770      	bx	lr

0800a098 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a098:	b480      	push	{r7}
 800a09a:	b085      	sub	sp, #20
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]
 800a0a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	4a43      	ldr	r2, [pc, #268]	@ (800a1b8 <TIM_Base_SetConfig+0x120>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d013      	beq.n	800a0d8 <TIM_Base_SetConfig+0x40>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0b6:	d00f      	beq.n	800a0d8 <TIM_Base_SetConfig+0x40>
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	4a40      	ldr	r2, [pc, #256]	@ (800a1bc <TIM_Base_SetConfig+0x124>)
 800a0bc:	4293      	cmp	r3, r2
 800a0be:	d00b      	beq.n	800a0d8 <TIM_Base_SetConfig+0x40>
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	4a3f      	ldr	r2, [pc, #252]	@ (800a1c0 <TIM_Base_SetConfig+0x128>)
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d007      	beq.n	800a0d8 <TIM_Base_SetConfig+0x40>
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	4a3e      	ldr	r2, [pc, #248]	@ (800a1c4 <TIM_Base_SetConfig+0x12c>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d003      	beq.n	800a0d8 <TIM_Base_SetConfig+0x40>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	4a3d      	ldr	r2, [pc, #244]	@ (800a1c8 <TIM_Base_SetConfig+0x130>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d108      	bne.n	800a0ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	685b      	ldr	r3, [r3, #4]
 800a0e4:	68fa      	ldr	r2, [r7, #12]
 800a0e6:	4313      	orrs	r3, r2
 800a0e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	4a32      	ldr	r2, [pc, #200]	@ (800a1b8 <TIM_Base_SetConfig+0x120>)
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	d02b      	beq.n	800a14a <TIM_Base_SetConfig+0xb2>
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0f8:	d027      	beq.n	800a14a <TIM_Base_SetConfig+0xb2>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	4a2f      	ldr	r2, [pc, #188]	@ (800a1bc <TIM_Base_SetConfig+0x124>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d023      	beq.n	800a14a <TIM_Base_SetConfig+0xb2>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	4a2e      	ldr	r2, [pc, #184]	@ (800a1c0 <TIM_Base_SetConfig+0x128>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d01f      	beq.n	800a14a <TIM_Base_SetConfig+0xb2>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4a2d      	ldr	r2, [pc, #180]	@ (800a1c4 <TIM_Base_SetConfig+0x12c>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d01b      	beq.n	800a14a <TIM_Base_SetConfig+0xb2>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	4a2c      	ldr	r2, [pc, #176]	@ (800a1c8 <TIM_Base_SetConfig+0x130>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d017      	beq.n	800a14a <TIM_Base_SetConfig+0xb2>
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	4a2b      	ldr	r2, [pc, #172]	@ (800a1cc <TIM_Base_SetConfig+0x134>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d013      	beq.n	800a14a <TIM_Base_SetConfig+0xb2>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	4a2a      	ldr	r2, [pc, #168]	@ (800a1d0 <TIM_Base_SetConfig+0x138>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d00f      	beq.n	800a14a <TIM_Base_SetConfig+0xb2>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	4a29      	ldr	r2, [pc, #164]	@ (800a1d4 <TIM_Base_SetConfig+0x13c>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d00b      	beq.n	800a14a <TIM_Base_SetConfig+0xb2>
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	4a28      	ldr	r2, [pc, #160]	@ (800a1d8 <TIM_Base_SetConfig+0x140>)
 800a136:	4293      	cmp	r3, r2
 800a138:	d007      	beq.n	800a14a <TIM_Base_SetConfig+0xb2>
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	4a27      	ldr	r2, [pc, #156]	@ (800a1dc <TIM_Base_SetConfig+0x144>)
 800a13e:	4293      	cmp	r3, r2
 800a140:	d003      	beq.n	800a14a <TIM_Base_SetConfig+0xb2>
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	4a26      	ldr	r2, [pc, #152]	@ (800a1e0 <TIM_Base_SetConfig+0x148>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d108      	bne.n	800a15c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a150:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	68db      	ldr	r3, [r3, #12]
 800a156:	68fa      	ldr	r2, [r7, #12]
 800a158:	4313      	orrs	r3, r2
 800a15a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	695b      	ldr	r3, [r3, #20]
 800a166:	4313      	orrs	r3, r2
 800a168:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	689a      	ldr	r2, [r3, #8]
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	681a      	ldr	r2, [r3, #0]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	4a0e      	ldr	r2, [pc, #56]	@ (800a1b8 <TIM_Base_SetConfig+0x120>)
 800a17e:	4293      	cmp	r3, r2
 800a180:	d003      	beq.n	800a18a <TIM_Base_SetConfig+0xf2>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	4a10      	ldr	r2, [pc, #64]	@ (800a1c8 <TIM_Base_SetConfig+0x130>)
 800a186:	4293      	cmp	r3, r2
 800a188:	d103      	bne.n	800a192 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	691a      	ldr	r2, [r3, #16]
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f043 0204 	orr.w	r2, r3, #4
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2201      	movs	r2, #1
 800a1a2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	68fa      	ldr	r2, [r7, #12]
 800a1a8:	601a      	str	r2, [r3, #0]
}
 800a1aa:	bf00      	nop
 800a1ac:	3714      	adds	r7, #20
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b4:	4770      	bx	lr
 800a1b6:	bf00      	nop
 800a1b8:	40010000 	.word	0x40010000
 800a1bc:	40000400 	.word	0x40000400
 800a1c0:	40000800 	.word	0x40000800
 800a1c4:	40000c00 	.word	0x40000c00
 800a1c8:	40010400 	.word	0x40010400
 800a1cc:	40014000 	.word	0x40014000
 800a1d0:	40014400 	.word	0x40014400
 800a1d4:	40014800 	.word	0x40014800
 800a1d8:	40001800 	.word	0x40001800
 800a1dc:	40001c00 	.word	0x40001c00
 800a1e0:	40002000 	.word	0x40002000

0800a1e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b087      	sub	sp, #28
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	60b9      	str	r1, [r7, #8]
 800a1ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	f003 031f 	and.w	r3, r3, #31
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	fa02 f303 	lsl.w	r3, r2, r3
 800a1fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	6a1a      	ldr	r2, [r3, #32]
 800a202:	697b      	ldr	r3, [r7, #20]
 800a204:	43db      	mvns	r3, r3
 800a206:	401a      	ands	r2, r3
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	6a1a      	ldr	r2, [r3, #32]
 800a210:	68bb      	ldr	r3, [r7, #8]
 800a212:	f003 031f 	and.w	r3, r3, #31
 800a216:	6879      	ldr	r1, [r7, #4]
 800a218:	fa01 f303 	lsl.w	r3, r1, r3
 800a21c:	431a      	orrs	r2, r3
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	621a      	str	r2, [r3, #32]
}
 800a222:	bf00      	nop
 800a224:	371c      	adds	r7, #28
 800a226:	46bd      	mov	sp, r7
 800a228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22c:	4770      	bx	lr
	...

0800a230 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a230:	b480      	push	{r7}
 800a232:	b085      	sub	sp, #20
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
 800a238:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a240:	2b01      	cmp	r3, #1
 800a242:	d101      	bne.n	800a248 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a244:	2302      	movs	r3, #2
 800a246:	e05a      	b.n	800a2fe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2201      	movs	r2, #1
 800a24c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2202      	movs	r2, #2
 800a254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	685b      	ldr	r3, [r3, #4]
 800a25e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	689b      	ldr	r3, [r3, #8]
 800a266:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a26e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	68fa      	ldr	r2, [r7, #12]
 800a276:	4313      	orrs	r3, r2
 800a278:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	68fa      	ldr	r2, [r7, #12]
 800a280:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	4a21      	ldr	r2, [pc, #132]	@ (800a30c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a288:	4293      	cmp	r3, r2
 800a28a:	d022      	beq.n	800a2d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a294:	d01d      	beq.n	800a2d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	4a1d      	ldr	r2, [pc, #116]	@ (800a310 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d018      	beq.n	800a2d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	4a1b      	ldr	r2, [pc, #108]	@ (800a314 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a2a6:	4293      	cmp	r3, r2
 800a2a8:	d013      	beq.n	800a2d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	4a1a      	ldr	r2, [pc, #104]	@ (800a318 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d00e      	beq.n	800a2d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	4a18      	ldr	r2, [pc, #96]	@ (800a31c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	d009      	beq.n	800a2d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	4a17      	ldr	r2, [pc, #92]	@ (800a320 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a2c4:	4293      	cmp	r3, r2
 800a2c6:	d004      	beq.n	800a2d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	4a15      	ldr	r2, [pc, #84]	@ (800a324 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a2ce:	4293      	cmp	r3, r2
 800a2d0:	d10c      	bne.n	800a2ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a2d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	685b      	ldr	r3, [r3, #4]
 800a2de:	68ba      	ldr	r2, [r7, #8]
 800a2e0:	4313      	orrs	r3, r2
 800a2e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	68ba      	ldr	r2, [r7, #8]
 800a2ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a2fc:	2300      	movs	r3, #0
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3714      	adds	r7, #20
 800a302:	46bd      	mov	sp, r7
 800a304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a308:	4770      	bx	lr
 800a30a:	bf00      	nop
 800a30c:	40010000 	.word	0x40010000
 800a310:	40000400 	.word	0x40000400
 800a314:	40000800 	.word	0x40000800
 800a318:	40000c00 	.word	0x40000c00
 800a31c:	40010400 	.word	0x40010400
 800a320:	40014000 	.word	0x40014000
 800a324:	40001800 	.word	0x40001800

0800a328 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a328:	b480      	push	{r7}
 800a32a:	b083      	sub	sp, #12
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a330:	bf00      	nop
 800a332:	370c      	adds	r7, #12
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr

0800a33c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a33c:	b480      	push	{r7}
 800a33e:	b083      	sub	sp, #12
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a344:	bf00      	nop
 800a346:	370c      	adds	r7, #12
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr

0800a350 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b082      	sub	sp, #8
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d101      	bne.n	800a362 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a35e:	2301      	movs	r3, #1
 800a360:	e042      	b.n	800a3e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a368:	b2db      	uxtb	r3, r3
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d106      	bne.n	800a37c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	2200      	movs	r2, #0
 800a372:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f7fc f85a 	bl	8006430 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2224      	movs	r2, #36	@ 0x24
 800a380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	68da      	ldr	r2, [r3, #12]
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a392:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a394:	6878      	ldr	r0, [r7, #4]
 800a396:	f000 f82b 	bl	800a3f0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	691a      	ldr	r2, [r3, #16]
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a3a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	695a      	ldr	r2, [r3, #20]
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a3b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	681b      	ldr	r3, [r3, #0]
 800a3be:	68da      	ldr	r2, [r3, #12]
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a3c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2200      	movs	r2, #0
 800a3ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2220      	movs	r2, #32
 800a3d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2220      	movs	r2, #32
 800a3dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a3e6:	2300      	movs	r3, #0
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	3708      	adds	r7, #8
 800a3ec:	46bd      	mov	sp, r7
 800a3ee:	bd80      	pop	{r7, pc}

0800a3f0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a3f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a3f4:	b0c0      	sub	sp, #256	@ 0x100
 800a3f6:	af00      	add	r7, sp, #0
 800a3f8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a3fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	691b      	ldr	r3, [r3, #16]
 800a404:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a40c:	68d9      	ldr	r1, [r3, #12]
 800a40e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a412:	681a      	ldr	r2, [r3, #0]
 800a414:	ea40 0301 	orr.w	r3, r0, r1
 800a418:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a41a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a41e:	689a      	ldr	r2, [r3, #8]
 800a420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a424:	691b      	ldr	r3, [r3, #16]
 800a426:	431a      	orrs	r2, r3
 800a428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a42c:	695b      	ldr	r3, [r3, #20]
 800a42e:	431a      	orrs	r2, r3
 800a430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a434:	69db      	ldr	r3, [r3, #28]
 800a436:	4313      	orrs	r3, r2
 800a438:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a43c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	68db      	ldr	r3, [r3, #12]
 800a444:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a448:	f021 010c 	bic.w	r1, r1, #12
 800a44c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a450:	681a      	ldr	r2, [r3, #0]
 800a452:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a456:	430b      	orrs	r3, r1
 800a458:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a45a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	695b      	ldr	r3, [r3, #20]
 800a462:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a46a:	6999      	ldr	r1, [r3, #24]
 800a46c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a470:	681a      	ldr	r2, [r3, #0]
 800a472:	ea40 0301 	orr.w	r3, r0, r1
 800a476:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a47c:	681a      	ldr	r2, [r3, #0]
 800a47e:	4b8f      	ldr	r3, [pc, #572]	@ (800a6bc <UART_SetConfig+0x2cc>)
 800a480:	429a      	cmp	r2, r3
 800a482:	d005      	beq.n	800a490 <UART_SetConfig+0xa0>
 800a484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a488:	681a      	ldr	r2, [r3, #0]
 800a48a:	4b8d      	ldr	r3, [pc, #564]	@ (800a6c0 <UART_SetConfig+0x2d0>)
 800a48c:	429a      	cmp	r2, r3
 800a48e:	d104      	bne.n	800a49a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a490:	f7fe fba0 	bl	8008bd4 <HAL_RCC_GetPCLK2Freq>
 800a494:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a498:	e003      	b.n	800a4a2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a49a:	f7fe fb87 	bl	8008bac <HAL_RCC_GetPCLK1Freq>
 800a49e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a4a6:	69db      	ldr	r3, [r3, #28]
 800a4a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4ac:	f040 810c 	bne.w	800a6c8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a4b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a4ba:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a4be:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a4c2:	4622      	mov	r2, r4
 800a4c4:	462b      	mov	r3, r5
 800a4c6:	1891      	adds	r1, r2, r2
 800a4c8:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a4ca:	415b      	adcs	r3, r3
 800a4cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a4ce:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a4d2:	4621      	mov	r1, r4
 800a4d4:	eb12 0801 	adds.w	r8, r2, r1
 800a4d8:	4629      	mov	r1, r5
 800a4da:	eb43 0901 	adc.w	r9, r3, r1
 800a4de:	f04f 0200 	mov.w	r2, #0
 800a4e2:	f04f 0300 	mov.w	r3, #0
 800a4e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a4ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a4ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a4f2:	4690      	mov	r8, r2
 800a4f4:	4699      	mov	r9, r3
 800a4f6:	4623      	mov	r3, r4
 800a4f8:	eb18 0303 	adds.w	r3, r8, r3
 800a4fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a500:	462b      	mov	r3, r5
 800a502:	eb49 0303 	adc.w	r3, r9, r3
 800a506:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a50a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a50e:	685b      	ldr	r3, [r3, #4]
 800a510:	2200      	movs	r2, #0
 800a512:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a516:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a51a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a51e:	460b      	mov	r3, r1
 800a520:	18db      	adds	r3, r3, r3
 800a522:	653b      	str	r3, [r7, #80]	@ 0x50
 800a524:	4613      	mov	r3, r2
 800a526:	eb42 0303 	adc.w	r3, r2, r3
 800a52a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a52c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a530:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a534:	f7f6 fba8 	bl	8000c88 <__aeabi_uldivmod>
 800a538:	4602      	mov	r2, r0
 800a53a:	460b      	mov	r3, r1
 800a53c:	4b61      	ldr	r3, [pc, #388]	@ (800a6c4 <UART_SetConfig+0x2d4>)
 800a53e:	fba3 2302 	umull	r2, r3, r3, r2
 800a542:	095b      	lsrs	r3, r3, #5
 800a544:	011c      	lsls	r4, r3, #4
 800a546:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a54a:	2200      	movs	r2, #0
 800a54c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a550:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a554:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a558:	4642      	mov	r2, r8
 800a55a:	464b      	mov	r3, r9
 800a55c:	1891      	adds	r1, r2, r2
 800a55e:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a560:	415b      	adcs	r3, r3
 800a562:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a564:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a568:	4641      	mov	r1, r8
 800a56a:	eb12 0a01 	adds.w	sl, r2, r1
 800a56e:	4649      	mov	r1, r9
 800a570:	eb43 0b01 	adc.w	fp, r3, r1
 800a574:	f04f 0200 	mov.w	r2, #0
 800a578:	f04f 0300 	mov.w	r3, #0
 800a57c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a580:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a584:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a588:	4692      	mov	sl, r2
 800a58a:	469b      	mov	fp, r3
 800a58c:	4643      	mov	r3, r8
 800a58e:	eb1a 0303 	adds.w	r3, sl, r3
 800a592:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a596:	464b      	mov	r3, r9
 800a598:	eb4b 0303 	adc.w	r3, fp, r3
 800a59c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a5a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a5a4:	685b      	ldr	r3, [r3, #4]
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a5ac:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a5b0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a5b4:	460b      	mov	r3, r1
 800a5b6:	18db      	adds	r3, r3, r3
 800a5b8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a5ba:	4613      	mov	r3, r2
 800a5bc:	eb42 0303 	adc.w	r3, r2, r3
 800a5c0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a5c2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a5c6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a5ca:	f7f6 fb5d 	bl	8000c88 <__aeabi_uldivmod>
 800a5ce:	4602      	mov	r2, r0
 800a5d0:	460b      	mov	r3, r1
 800a5d2:	4611      	mov	r1, r2
 800a5d4:	4b3b      	ldr	r3, [pc, #236]	@ (800a6c4 <UART_SetConfig+0x2d4>)
 800a5d6:	fba3 2301 	umull	r2, r3, r3, r1
 800a5da:	095b      	lsrs	r3, r3, #5
 800a5dc:	2264      	movs	r2, #100	@ 0x64
 800a5de:	fb02 f303 	mul.w	r3, r2, r3
 800a5e2:	1acb      	subs	r3, r1, r3
 800a5e4:	00db      	lsls	r3, r3, #3
 800a5e6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a5ea:	4b36      	ldr	r3, [pc, #216]	@ (800a6c4 <UART_SetConfig+0x2d4>)
 800a5ec:	fba3 2302 	umull	r2, r3, r3, r2
 800a5f0:	095b      	lsrs	r3, r3, #5
 800a5f2:	005b      	lsls	r3, r3, #1
 800a5f4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a5f8:	441c      	add	r4, r3
 800a5fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a5fe:	2200      	movs	r2, #0
 800a600:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a604:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a608:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a60c:	4642      	mov	r2, r8
 800a60e:	464b      	mov	r3, r9
 800a610:	1891      	adds	r1, r2, r2
 800a612:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a614:	415b      	adcs	r3, r3
 800a616:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a618:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a61c:	4641      	mov	r1, r8
 800a61e:	1851      	adds	r1, r2, r1
 800a620:	6339      	str	r1, [r7, #48]	@ 0x30
 800a622:	4649      	mov	r1, r9
 800a624:	414b      	adcs	r3, r1
 800a626:	637b      	str	r3, [r7, #52]	@ 0x34
 800a628:	f04f 0200 	mov.w	r2, #0
 800a62c:	f04f 0300 	mov.w	r3, #0
 800a630:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a634:	4659      	mov	r1, fp
 800a636:	00cb      	lsls	r3, r1, #3
 800a638:	4651      	mov	r1, sl
 800a63a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a63e:	4651      	mov	r1, sl
 800a640:	00ca      	lsls	r2, r1, #3
 800a642:	4610      	mov	r0, r2
 800a644:	4619      	mov	r1, r3
 800a646:	4603      	mov	r3, r0
 800a648:	4642      	mov	r2, r8
 800a64a:	189b      	adds	r3, r3, r2
 800a64c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a650:	464b      	mov	r3, r9
 800a652:	460a      	mov	r2, r1
 800a654:	eb42 0303 	adc.w	r3, r2, r3
 800a658:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a65c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a660:	685b      	ldr	r3, [r3, #4]
 800a662:	2200      	movs	r2, #0
 800a664:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a668:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a66c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a670:	460b      	mov	r3, r1
 800a672:	18db      	adds	r3, r3, r3
 800a674:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a676:	4613      	mov	r3, r2
 800a678:	eb42 0303 	adc.w	r3, r2, r3
 800a67c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a67e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a682:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a686:	f7f6 faff 	bl	8000c88 <__aeabi_uldivmod>
 800a68a:	4602      	mov	r2, r0
 800a68c:	460b      	mov	r3, r1
 800a68e:	4b0d      	ldr	r3, [pc, #52]	@ (800a6c4 <UART_SetConfig+0x2d4>)
 800a690:	fba3 1302 	umull	r1, r3, r3, r2
 800a694:	095b      	lsrs	r3, r3, #5
 800a696:	2164      	movs	r1, #100	@ 0x64
 800a698:	fb01 f303 	mul.w	r3, r1, r3
 800a69c:	1ad3      	subs	r3, r2, r3
 800a69e:	00db      	lsls	r3, r3, #3
 800a6a0:	3332      	adds	r3, #50	@ 0x32
 800a6a2:	4a08      	ldr	r2, [pc, #32]	@ (800a6c4 <UART_SetConfig+0x2d4>)
 800a6a4:	fba2 2303 	umull	r2, r3, r2, r3
 800a6a8:	095b      	lsrs	r3, r3, #5
 800a6aa:	f003 0207 	and.w	r2, r3, #7
 800a6ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4422      	add	r2, r4
 800a6b6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a6b8:	e106      	b.n	800a8c8 <UART_SetConfig+0x4d8>
 800a6ba:	bf00      	nop
 800a6bc:	40011000 	.word	0x40011000
 800a6c0:	40011400 	.word	0x40011400
 800a6c4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a6c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a6d2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a6d6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a6da:	4642      	mov	r2, r8
 800a6dc:	464b      	mov	r3, r9
 800a6de:	1891      	adds	r1, r2, r2
 800a6e0:	6239      	str	r1, [r7, #32]
 800a6e2:	415b      	adcs	r3, r3
 800a6e4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6e6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a6ea:	4641      	mov	r1, r8
 800a6ec:	1854      	adds	r4, r2, r1
 800a6ee:	4649      	mov	r1, r9
 800a6f0:	eb43 0501 	adc.w	r5, r3, r1
 800a6f4:	f04f 0200 	mov.w	r2, #0
 800a6f8:	f04f 0300 	mov.w	r3, #0
 800a6fc:	00eb      	lsls	r3, r5, #3
 800a6fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a702:	00e2      	lsls	r2, r4, #3
 800a704:	4614      	mov	r4, r2
 800a706:	461d      	mov	r5, r3
 800a708:	4643      	mov	r3, r8
 800a70a:	18e3      	adds	r3, r4, r3
 800a70c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a710:	464b      	mov	r3, r9
 800a712:	eb45 0303 	adc.w	r3, r5, r3
 800a716:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a71a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a71e:	685b      	ldr	r3, [r3, #4]
 800a720:	2200      	movs	r2, #0
 800a722:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a726:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a72a:	f04f 0200 	mov.w	r2, #0
 800a72e:	f04f 0300 	mov.w	r3, #0
 800a732:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a736:	4629      	mov	r1, r5
 800a738:	008b      	lsls	r3, r1, #2
 800a73a:	4621      	mov	r1, r4
 800a73c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a740:	4621      	mov	r1, r4
 800a742:	008a      	lsls	r2, r1, #2
 800a744:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a748:	f7f6 fa9e 	bl	8000c88 <__aeabi_uldivmod>
 800a74c:	4602      	mov	r2, r0
 800a74e:	460b      	mov	r3, r1
 800a750:	4b60      	ldr	r3, [pc, #384]	@ (800a8d4 <UART_SetConfig+0x4e4>)
 800a752:	fba3 2302 	umull	r2, r3, r3, r2
 800a756:	095b      	lsrs	r3, r3, #5
 800a758:	011c      	lsls	r4, r3, #4
 800a75a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a75e:	2200      	movs	r2, #0
 800a760:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a764:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a768:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a76c:	4642      	mov	r2, r8
 800a76e:	464b      	mov	r3, r9
 800a770:	1891      	adds	r1, r2, r2
 800a772:	61b9      	str	r1, [r7, #24]
 800a774:	415b      	adcs	r3, r3
 800a776:	61fb      	str	r3, [r7, #28]
 800a778:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a77c:	4641      	mov	r1, r8
 800a77e:	1851      	adds	r1, r2, r1
 800a780:	6139      	str	r1, [r7, #16]
 800a782:	4649      	mov	r1, r9
 800a784:	414b      	adcs	r3, r1
 800a786:	617b      	str	r3, [r7, #20]
 800a788:	f04f 0200 	mov.w	r2, #0
 800a78c:	f04f 0300 	mov.w	r3, #0
 800a790:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a794:	4659      	mov	r1, fp
 800a796:	00cb      	lsls	r3, r1, #3
 800a798:	4651      	mov	r1, sl
 800a79a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a79e:	4651      	mov	r1, sl
 800a7a0:	00ca      	lsls	r2, r1, #3
 800a7a2:	4610      	mov	r0, r2
 800a7a4:	4619      	mov	r1, r3
 800a7a6:	4603      	mov	r3, r0
 800a7a8:	4642      	mov	r2, r8
 800a7aa:	189b      	adds	r3, r3, r2
 800a7ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a7b0:	464b      	mov	r3, r9
 800a7b2:	460a      	mov	r2, r1
 800a7b4:	eb42 0303 	adc.w	r3, r2, r3
 800a7b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a7bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a7c6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a7c8:	f04f 0200 	mov.w	r2, #0
 800a7cc:	f04f 0300 	mov.w	r3, #0
 800a7d0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a7d4:	4649      	mov	r1, r9
 800a7d6:	008b      	lsls	r3, r1, #2
 800a7d8:	4641      	mov	r1, r8
 800a7da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a7de:	4641      	mov	r1, r8
 800a7e0:	008a      	lsls	r2, r1, #2
 800a7e2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a7e6:	f7f6 fa4f 	bl	8000c88 <__aeabi_uldivmod>
 800a7ea:	4602      	mov	r2, r0
 800a7ec:	460b      	mov	r3, r1
 800a7ee:	4611      	mov	r1, r2
 800a7f0:	4b38      	ldr	r3, [pc, #224]	@ (800a8d4 <UART_SetConfig+0x4e4>)
 800a7f2:	fba3 2301 	umull	r2, r3, r3, r1
 800a7f6:	095b      	lsrs	r3, r3, #5
 800a7f8:	2264      	movs	r2, #100	@ 0x64
 800a7fa:	fb02 f303 	mul.w	r3, r2, r3
 800a7fe:	1acb      	subs	r3, r1, r3
 800a800:	011b      	lsls	r3, r3, #4
 800a802:	3332      	adds	r3, #50	@ 0x32
 800a804:	4a33      	ldr	r2, [pc, #204]	@ (800a8d4 <UART_SetConfig+0x4e4>)
 800a806:	fba2 2303 	umull	r2, r3, r2, r3
 800a80a:	095b      	lsrs	r3, r3, #5
 800a80c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a810:	441c      	add	r4, r3
 800a812:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a816:	2200      	movs	r2, #0
 800a818:	673b      	str	r3, [r7, #112]	@ 0x70
 800a81a:	677a      	str	r2, [r7, #116]	@ 0x74
 800a81c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a820:	4642      	mov	r2, r8
 800a822:	464b      	mov	r3, r9
 800a824:	1891      	adds	r1, r2, r2
 800a826:	60b9      	str	r1, [r7, #8]
 800a828:	415b      	adcs	r3, r3
 800a82a:	60fb      	str	r3, [r7, #12]
 800a82c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a830:	4641      	mov	r1, r8
 800a832:	1851      	adds	r1, r2, r1
 800a834:	6039      	str	r1, [r7, #0]
 800a836:	4649      	mov	r1, r9
 800a838:	414b      	adcs	r3, r1
 800a83a:	607b      	str	r3, [r7, #4]
 800a83c:	f04f 0200 	mov.w	r2, #0
 800a840:	f04f 0300 	mov.w	r3, #0
 800a844:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a848:	4659      	mov	r1, fp
 800a84a:	00cb      	lsls	r3, r1, #3
 800a84c:	4651      	mov	r1, sl
 800a84e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a852:	4651      	mov	r1, sl
 800a854:	00ca      	lsls	r2, r1, #3
 800a856:	4610      	mov	r0, r2
 800a858:	4619      	mov	r1, r3
 800a85a:	4603      	mov	r3, r0
 800a85c:	4642      	mov	r2, r8
 800a85e:	189b      	adds	r3, r3, r2
 800a860:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a862:	464b      	mov	r3, r9
 800a864:	460a      	mov	r2, r1
 800a866:	eb42 0303 	adc.w	r3, r2, r3
 800a86a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a86c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	2200      	movs	r2, #0
 800a874:	663b      	str	r3, [r7, #96]	@ 0x60
 800a876:	667a      	str	r2, [r7, #100]	@ 0x64
 800a878:	f04f 0200 	mov.w	r2, #0
 800a87c:	f04f 0300 	mov.w	r3, #0
 800a880:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a884:	4649      	mov	r1, r9
 800a886:	008b      	lsls	r3, r1, #2
 800a888:	4641      	mov	r1, r8
 800a88a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a88e:	4641      	mov	r1, r8
 800a890:	008a      	lsls	r2, r1, #2
 800a892:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a896:	f7f6 f9f7 	bl	8000c88 <__aeabi_uldivmod>
 800a89a:	4602      	mov	r2, r0
 800a89c:	460b      	mov	r3, r1
 800a89e:	4b0d      	ldr	r3, [pc, #52]	@ (800a8d4 <UART_SetConfig+0x4e4>)
 800a8a0:	fba3 1302 	umull	r1, r3, r3, r2
 800a8a4:	095b      	lsrs	r3, r3, #5
 800a8a6:	2164      	movs	r1, #100	@ 0x64
 800a8a8:	fb01 f303 	mul.w	r3, r1, r3
 800a8ac:	1ad3      	subs	r3, r2, r3
 800a8ae:	011b      	lsls	r3, r3, #4
 800a8b0:	3332      	adds	r3, #50	@ 0x32
 800a8b2:	4a08      	ldr	r2, [pc, #32]	@ (800a8d4 <UART_SetConfig+0x4e4>)
 800a8b4:	fba2 2303 	umull	r2, r3, r2, r3
 800a8b8:	095b      	lsrs	r3, r3, #5
 800a8ba:	f003 020f 	and.w	r2, r3, #15
 800a8be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	4422      	add	r2, r4
 800a8c6:	609a      	str	r2, [r3, #8]
}
 800a8c8:	bf00      	nop
 800a8ca:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a8ce:	46bd      	mov	sp, r7
 800a8d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a8d4:	51eb851f 	.word	0x51eb851f

0800a8d8 <__cvt>:
 800a8d8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a8dc:	ec57 6b10 	vmov	r6, r7, d0
 800a8e0:	2f00      	cmp	r7, #0
 800a8e2:	460c      	mov	r4, r1
 800a8e4:	4619      	mov	r1, r3
 800a8e6:	463b      	mov	r3, r7
 800a8e8:	bfbb      	ittet	lt
 800a8ea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a8ee:	461f      	movlt	r7, r3
 800a8f0:	2300      	movge	r3, #0
 800a8f2:	232d      	movlt	r3, #45	@ 0x2d
 800a8f4:	700b      	strb	r3, [r1, #0]
 800a8f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a8f8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a8fc:	4691      	mov	r9, r2
 800a8fe:	f023 0820 	bic.w	r8, r3, #32
 800a902:	bfbc      	itt	lt
 800a904:	4632      	movlt	r2, r6
 800a906:	4616      	movlt	r6, r2
 800a908:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a90c:	d005      	beq.n	800a91a <__cvt+0x42>
 800a90e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a912:	d100      	bne.n	800a916 <__cvt+0x3e>
 800a914:	3401      	adds	r4, #1
 800a916:	2102      	movs	r1, #2
 800a918:	e000      	b.n	800a91c <__cvt+0x44>
 800a91a:	2103      	movs	r1, #3
 800a91c:	ab03      	add	r3, sp, #12
 800a91e:	9301      	str	r3, [sp, #4]
 800a920:	ab02      	add	r3, sp, #8
 800a922:	9300      	str	r3, [sp, #0]
 800a924:	ec47 6b10 	vmov	d0, r6, r7
 800a928:	4653      	mov	r3, sl
 800a92a:	4622      	mov	r2, r4
 800a92c:	f000 fe4c 	bl	800b5c8 <_dtoa_r>
 800a930:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a934:	4605      	mov	r5, r0
 800a936:	d119      	bne.n	800a96c <__cvt+0x94>
 800a938:	f019 0f01 	tst.w	r9, #1
 800a93c:	d00e      	beq.n	800a95c <__cvt+0x84>
 800a93e:	eb00 0904 	add.w	r9, r0, r4
 800a942:	2200      	movs	r2, #0
 800a944:	2300      	movs	r3, #0
 800a946:	4630      	mov	r0, r6
 800a948:	4639      	mov	r1, r7
 800a94a:	f7f6 f8dd 	bl	8000b08 <__aeabi_dcmpeq>
 800a94e:	b108      	cbz	r0, 800a954 <__cvt+0x7c>
 800a950:	f8cd 900c 	str.w	r9, [sp, #12]
 800a954:	2230      	movs	r2, #48	@ 0x30
 800a956:	9b03      	ldr	r3, [sp, #12]
 800a958:	454b      	cmp	r3, r9
 800a95a:	d31e      	bcc.n	800a99a <__cvt+0xc2>
 800a95c:	9b03      	ldr	r3, [sp, #12]
 800a95e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a960:	1b5b      	subs	r3, r3, r5
 800a962:	4628      	mov	r0, r5
 800a964:	6013      	str	r3, [r2, #0]
 800a966:	b004      	add	sp, #16
 800a968:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a96c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a970:	eb00 0904 	add.w	r9, r0, r4
 800a974:	d1e5      	bne.n	800a942 <__cvt+0x6a>
 800a976:	7803      	ldrb	r3, [r0, #0]
 800a978:	2b30      	cmp	r3, #48	@ 0x30
 800a97a:	d10a      	bne.n	800a992 <__cvt+0xba>
 800a97c:	2200      	movs	r2, #0
 800a97e:	2300      	movs	r3, #0
 800a980:	4630      	mov	r0, r6
 800a982:	4639      	mov	r1, r7
 800a984:	f7f6 f8c0 	bl	8000b08 <__aeabi_dcmpeq>
 800a988:	b918      	cbnz	r0, 800a992 <__cvt+0xba>
 800a98a:	f1c4 0401 	rsb	r4, r4, #1
 800a98e:	f8ca 4000 	str.w	r4, [sl]
 800a992:	f8da 3000 	ldr.w	r3, [sl]
 800a996:	4499      	add	r9, r3
 800a998:	e7d3      	b.n	800a942 <__cvt+0x6a>
 800a99a:	1c59      	adds	r1, r3, #1
 800a99c:	9103      	str	r1, [sp, #12]
 800a99e:	701a      	strb	r2, [r3, #0]
 800a9a0:	e7d9      	b.n	800a956 <__cvt+0x7e>

0800a9a2 <__exponent>:
 800a9a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a9a4:	2900      	cmp	r1, #0
 800a9a6:	bfba      	itte	lt
 800a9a8:	4249      	neglt	r1, r1
 800a9aa:	232d      	movlt	r3, #45	@ 0x2d
 800a9ac:	232b      	movge	r3, #43	@ 0x2b
 800a9ae:	2909      	cmp	r1, #9
 800a9b0:	7002      	strb	r2, [r0, #0]
 800a9b2:	7043      	strb	r3, [r0, #1]
 800a9b4:	dd29      	ble.n	800aa0a <__exponent+0x68>
 800a9b6:	f10d 0307 	add.w	r3, sp, #7
 800a9ba:	461d      	mov	r5, r3
 800a9bc:	270a      	movs	r7, #10
 800a9be:	461a      	mov	r2, r3
 800a9c0:	fbb1 f6f7 	udiv	r6, r1, r7
 800a9c4:	fb07 1416 	mls	r4, r7, r6, r1
 800a9c8:	3430      	adds	r4, #48	@ 0x30
 800a9ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a9ce:	460c      	mov	r4, r1
 800a9d0:	2c63      	cmp	r4, #99	@ 0x63
 800a9d2:	f103 33ff 	add.w	r3, r3, #4294967295
 800a9d6:	4631      	mov	r1, r6
 800a9d8:	dcf1      	bgt.n	800a9be <__exponent+0x1c>
 800a9da:	3130      	adds	r1, #48	@ 0x30
 800a9dc:	1e94      	subs	r4, r2, #2
 800a9de:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a9e2:	1c41      	adds	r1, r0, #1
 800a9e4:	4623      	mov	r3, r4
 800a9e6:	42ab      	cmp	r3, r5
 800a9e8:	d30a      	bcc.n	800aa00 <__exponent+0x5e>
 800a9ea:	f10d 0309 	add.w	r3, sp, #9
 800a9ee:	1a9b      	subs	r3, r3, r2
 800a9f0:	42ac      	cmp	r4, r5
 800a9f2:	bf88      	it	hi
 800a9f4:	2300      	movhi	r3, #0
 800a9f6:	3302      	adds	r3, #2
 800a9f8:	4403      	add	r3, r0
 800a9fa:	1a18      	subs	r0, r3, r0
 800a9fc:	b003      	add	sp, #12
 800a9fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa00:	f813 6b01 	ldrb.w	r6, [r3], #1
 800aa04:	f801 6f01 	strb.w	r6, [r1, #1]!
 800aa08:	e7ed      	b.n	800a9e6 <__exponent+0x44>
 800aa0a:	2330      	movs	r3, #48	@ 0x30
 800aa0c:	3130      	adds	r1, #48	@ 0x30
 800aa0e:	7083      	strb	r3, [r0, #2]
 800aa10:	70c1      	strb	r1, [r0, #3]
 800aa12:	1d03      	adds	r3, r0, #4
 800aa14:	e7f1      	b.n	800a9fa <__exponent+0x58>
	...

0800aa18 <_printf_float>:
 800aa18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa1c:	b08d      	sub	sp, #52	@ 0x34
 800aa1e:	460c      	mov	r4, r1
 800aa20:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800aa24:	4616      	mov	r6, r2
 800aa26:	461f      	mov	r7, r3
 800aa28:	4605      	mov	r5, r0
 800aa2a:	f000 fccb 	bl	800b3c4 <_localeconv_r>
 800aa2e:	6803      	ldr	r3, [r0, #0]
 800aa30:	9304      	str	r3, [sp, #16]
 800aa32:	4618      	mov	r0, r3
 800aa34:	f7f5 fc3c 	bl	80002b0 <strlen>
 800aa38:	2300      	movs	r3, #0
 800aa3a:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa3c:	f8d8 3000 	ldr.w	r3, [r8]
 800aa40:	9005      	str	r0, [sp, #20]
 800aa42:	3307      	adds	r3, #7
 800aa44:	f023 0307 	bic.w	r3, r3, #7
 800aa48:	f103 0208 	add.w	r2, r3, #8
 800aa4c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800aa50:	f8d4 b000 	ldr.w	fp, [r4]
 800aa54:	f8c8 2000 	str.w	r2, [r8]
 800aa58:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aa5c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800aa60:	9307      	str	r3, [sp, #28]
 800aa62:	f8cd 8018 	str.w	r8, [sp, #24]
 800aa66:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800aa6a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aa6e:	4b9c      	ldr	r3, [pc, #624]	@ (800ace0 <_printf_float+0x2c8>)
 800aa70:	f04f 32ff 	mov.w	r2, #4294967295
 800aa74:	f7f6 f87a 	bl	8000b6c <__aeabi_dcmpun>
 800aa78:	bb70      	cbnz	r0, 800aad8 <_printf_float+0xc0>
 800aa7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aa7e:	4b98      	ldr	r3, [pc, #608]	@ (800ace0 <_printf_float+0x2c8>)
 800aa80:	f04f 32ff 	mov.w	r2, #4294967295
 800aa84:	f7f6 f854 	bl	8000b30 <__aeabi_dcmple>
 800aa88:	bb30      	cbnz	r0, 800aad8 <_printf_float+0xc0>
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	4640      	mov	r0, r8
 800aa90:	4649      	mov	r1, r9
 800aa92:	f7f6 f843 	bl	8000b1c <__aeabi_dcmplt>
 800aa96:	b110      	cbz	r0, 800aa9e <_printf_float+0x86>
 800aa98:	232d      	movs	r3, #45	@ 0x2d
 800aa9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aa9e:	4a91      	ldr	r2, [pc, #580]	@ (800ace4 <_printf_float+0x2cc>)
 800aaa0:	4b91      	ldr	r3, [pc, #580]	@ (800ace8 <_printf_float+0x2d0>)
 800aaa2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800aaa6:	bf8c      	ite	hi
 800aaa8:	4690      	movhi	r8, r2
 800aaaa:	4698      	movls	r8, r3
 800aaac:	2303      	movs	r3, #3
 800aaae:	6123      	str	r3, [r4, #16]
 800aab0:	f02b 0304 	bic.w	r3, fp, #4
 800aab4:	6023      	str	r3, [r4, #0]
 800aab6:	f04f 0900 	mov.w	r9, #0
 800aaba:	9700      	str	r7, [sp, #0]
 800aabc:	4633      	mov	r3, r6
 800aabe:	aa0b      	add	r2, sp, #44	@ 0x2c
 800aac0:	4621      	mov	r1, r4
 800aac2:	4628      	mov	r0, r5
 800aac4:	f000 f9d2 	bl	800ae6c <_printf_common>
 800aac8:	3001      	adds	r0, #1
 800aaca:	f040 808d 	bne.w	800abe8 <_printf_float+0x1d0>
 800aace:	f04f 30ff 	mov.w	r0, #4294967295
 800aad2:	b00d      	add	sp, #52	@ 0x34
 800aad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aad8:	4642      	mov	r2, r8
 800aada:	464b      	mov	r3, r9
 800aadc:	4640      	mov	r0, r8
 800aade:	4649      	mov	r1, r9
 800aae0:	f7f6 f844 	bl	8000b6c <__aeabi_dcmpun>
 800aae4:	b140      	cbz	r0, 800aaf8 <_printf_float+0xe0>
 800aae6:	464b      	mov	r3, r9
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	bfbc      	itt	lt
 800aaec:	232d      	movlt	r3, #45	@ 0x2d
 800aaee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800aaf2:	4a7e      	ldr	r2, [pc, #504]	@ (800acec <_printf_float+0x2d4>)
 800aaf4:	4b7e      	ldr	r3, [pc, #504]	@ (800acf0 <_printf_float+0x2d8>)
 800aaf6:	e7d4      	b.n	800aaa2 <_printf_float+0x8a>
 800aaf8:	6863      	ldr	r3, [r4, #4]
 800aafa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800aafe:	9206      	str	r2, [sp, #24]
 800ab00:	1c5a      	adds	r2, r3, #1
 800ab02:	d13b      	bne.n	800ab7c <_printf_float+0x164>
 800ab04:	2306      	movs	r3, #6
 800ab06:	6063      	str	r3, [r4, #4]
 800ab08:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	6022      	str	r2, [r4, #0]
 800ab10:	9303      	str	r3, [sp, #12]
 800ab12:	ab0a      	add	r3, sp, #40	@ 0x28
 800ab14:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ab18:	ab09      	add	r3, sp, #36	@ 0x24
 800ab1a:	9300      	str	r3, [sp, #0]
 800ab1c:	6861      	ldr	r1, [r4, #4]
 800ab1e:	ec49 8b10 	vmov	d0, r8, r9
 800ab22:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ab26:	4628      	mov	r0, r5
 800ab28:	f7ff fed6 	bl	800a8d8 <__cvt>
 800ab2c:	9b06      	ldr	r3, [sp, #24]
 800ab2e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ab30:	2b47      	cmp	r3, #71	@ 0x47
 800ab32:	4680      	mov	r8, r0
 800ab34:	d129      	bne.n	800ab8a <_printf_float+0x172>
 800ab36:	1cc8      	adds	r0, r1, #3
 800ab38:	db02      	blt.n	800ab40 <_printf_float+0x128>
 800ab3a:	6863      	ldr	r3, [r4, #4]
 800ab3c:	4299      	cmp	r1, r3
 800ab3e:	dd41      	ble.n	800abc4 <_printf_float+0x1ac>
 800ab40:	f1aa 0a02 	sub.w	sl, sl, #2
 800ab44:	fa5f fa8a 	uxtb.w	sl, sl
 800ab48:	3901      	subs	r1, #1
 800ab4a:	4652      	mov	r2, sl
 800ab4c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ab50:	9109      	str	r1, [sp, #36]	@ 0x24
 800ab52:	f7ff ff26 	bl	800a9a2 <__exponent>
 800ab56:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ab58:	1813      	adds	r3, r2, r0
 800ab5a:	2a01      	cmp	r2, #1
 800ab5c:	4681      	mov	r9, r0
 800ab5e:	6123      	str	r3, [r4, #16]
 800ab60:	dc02      	bgt.n	800ab68 <_printf_float+0x150>
 800ab62:	6822      	ldr	r2, [r4, #0]
 800ab64:	07d2      	lsls	r2, r2, #31
 800ab66:	d501      	bpl.n	800ab6c <_printf_float+0x154>
 800ab68:	3301      	adds	r3, #1
 800ab6a:	6123      	str	r3, [r4, #16]
 800ab6c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d0a2      	beq.n	800aaba <_printf_float+0xa2>
 800ab74:	232d      	movs	r3, #45	@ 0x2d
 800ab76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab7a:	e79e      	b.n	800aaba <_printf_float+0xa2>
 800ab7c:	9a06      	ldr	r2, [sp, #24]
 800ab7e:	2a47      	cmp	r2, #71	@ 0x47
 800ab80:	d1c2      	bne.n	800ab08 <_printf_float+0xf0>
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d1c0      	bne.n	800ab08 <_printf_float+0xf0>
 800ab86:	2301      	movs	r3, #1
 800ab88:	e7bd      	b.n	800ab06 <_printf_float+0xee>
 800ab8a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ab8e:	d9db      	bls.n	800ab48 <_printf_float+0x130>
 800ab90:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ab94:	d118      	bne.n	800abc8 <_printf_float+0x1b0>
 800ab96:	2900      	cmp	r1, #0
 800ab98:	6863      	ldr	r3, [r4, #4]
 800ab9a:	dd0b      	ble.n	800abb4 <_printf_float+0x19c>
 800ab9c:	6121      	str	r1, [r4, #16]
 800ab9e:	b913      	cbnz	r3, 800aba6 <_printf_float+0x18e>
 800aba0:	6822      	ldr	r2, [r4, #0]
 800aba2:	07d0      	lsls	r0, r2, #31
 800aba4:	d502      	bpl.n	800abac <_printf_float+0x194>
 800aba6:	3301      	adds	r3, #1
 800aba8:	440b      	add	r3, r1
 800abaa:	6123      	str	r3, [r4, #16]
 800abac:	65a1      	str	r1, [r4, #88]	@ 0x58
 800abae:	f04f 0900 	mov.w	r9, #0
 800abb2:	e7db      	b.n	800ab6c <_printf_float+0x154>
 800abb4:	b913      	cbnz	r3, 800abbc <_printf_float+0x1a4>
 800abb6:	6822      	ldr	r2, [r4, #0]
 800abb8:	07d2      	lsls	r2, r2, #31
 800abba:	d501      	bpl.n	800abc0 <_printf_float+0x1a8>
 800abbc:	3302      	adds	r3, #2
 800abbe:	e7f4      	b.n	800abaa <_printf_float+0x192>
 800abc0:	2301      	movs	r3, #1
 800abc2:	e7f2      	b.n	800abaa <_printf_float+0x192>
 800abc4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800abc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800abca:	4299      	cmp	r1, r3
 800abcc:	db05      	blt.n	800abda <_printf_float+0x1c2>
 800abce:	6823      	ldr	r3, [r4, #0]
 800abd0:	6121      	str	r1, [r4, #16]
 800abd2:	07d8      	lsls	r0, r3, #31
 800abd4:	d5ea      	bpl.n	800abac <_printf_float+0x194>
 800abd6:	1c4b      	adds	r3, r1, #1
 800abd8:	e7e7      	b.n	800abaa <_printf_float+0x192>
 800abda:	2900      	cmp	r1, #0
 800abdc:	bfd4      	ite	le
 800abde:	f1c1 0202 	rsble	r2, r1, #2
 800abe2:	2201      	movgt	r2, #1
 800abe4:	4413      	add	r3, r2
 800abe6:	e7e0      	b.n	800abaa <_printf_float+0x192>
 800abe8:	6823      	ldr	r3, [r4, #0]
 800abea:	055a      	lsls	r2, r3, #21
 800abec:	d407      	bmi.n	800abfe <_printf_float+0x1e6>
 800abee:	6923      	ldr	r3, [r4, #16]
 800abf0:	4642      	mov	r2, r8
 800abf2:	4631      	mov	r1, r6
 800abf4:	4628      	mov	r0, r5
 800abf6:	47b8      	blx	r7
 800abf8:	3001      	adds	r0, #1
 800abfa:	d12b      	bne.n	800ac54 <_printf_float+0x23c>
 800abfc:	e767      	b.n	800aace <_printf_float+0xb6>
 800abfe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ac02:	f240 80dd 	bls.w	800adc0 <_printf_float+0x3a8>
 800ac06:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	2300      	movs	r3, #0
 800ac0e:	f7f5 ff7b 	bl	8000b08 <__aeabi_dcmpeq>
 800ac12:	2800      	cmp	r0, #0
 800ac14:	d033      	beq.n	800ac7e <_printf_float+0x266>
 800ac16:	4a37      	ldr	r2, [pc, #220]	@ (800acf4 <_printf_float+0x2dc>)
 800ac18:	2301      	movs	r3, #1
 800ac1a:	4631      	mov	r1, r6
 800ac1c:	4628      	mov	r0, r5
 800ac1e:	47b8      	blx	r7
 800ac20:	3001      	adds	r0, #1
 800ac22:	f43f af54 	beq.w	800aace <_printf_float+0xb6>
 800ac26:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ac2a:	4543      	cmp	r3, r8
 800ac2c:	db02      	blt.n	800ac34 <_printf_float+0x21c>
 800ac2e:	6823      	ldr	r3, [r4, #0]
 800ac30:	07d8      	lsls	r0, r3, #31
 800ac32:	d50f      	bpl.n	800ac54 <_printf_float+0x23c>
 800ac34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac38:	4631      	mov	r1, r6
 800ac3a:	4628      	mov	r0, r5
 800ac3c:	47b8      	blx	r7
 800ac3e:	3001      	adds	r0, #1
 800ac40:	f43f af45 	beq.w	800aace <_printf_float+0xb6>
 800ac44:	f04f 0900 	mov.w	r9, #0
 800ac48:	f108 38ff 	add.w	r8, r8, #4294967295
 800ac4c:	f104 0a1a 	add.w	sl, r4, #26
 800ac50:	45c8      	cmp	r8, r9
 800ac52:	dc09      	bgt.n	800ac68 <_printf_float+0x250>
 800ac54:	6823      	ldr	r3, [r4, #0]
 800ac56:	079b      	lsls	r3, r3, #30
 800ac58:	f100 8103 	bmi.w	800ae62 <_printf_float+0x44a>
 800ac5c:	68e0      	ldr	r0, [r4, #12]
 800ac5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac60:	4298      	cmp	r0, r3
 800ac62:	bfb8      	it	lt
 800ac64:	4618      	movlt	r0, r3
 800ac66:	e734      	b.n	800aad2 <_printf_float+0xba>
 800ac68:	2301      	movs	r3, #1
 800ac6a:	4652      	mov	r2, sl
 800ac6c:	4631      	mov	r1, r6
 800ac6e:	4628      	mov	r0, r5
 800ac70:	47b8      	blx	r7
 800ac72:	3001      	adds	r0, #1
 800ac74:	f43f af2b 	beq.w	800aace <_printf_float+0xb6>
 800ac78:	f109 0901 	add.w	r9, r9, #1
 800ac7c:	e7e8      	b.n	800ac50 <_printf_float+0x238>
 800ac7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	dc39      	bgt.n	800acf8 <_printf_float+0x2e0>
 800ac84:	4a1b      	ldr	r2, [pc, #108]	@ (800acf4 <_printf_float+0x2dc>)
 800ac86:	2301      	movs	r3, #1
 800ac88:	4631      	mov	r1, r6
 800ac8a:	4628      	mov	r0, r5
 800ac8c:	47b8      	blx	r7
 800ac8e:	3001      	adds	r0, #1
 800ac90:	f43f af1d 	beq.w	800aace <_printf_float+0xb6>
 800ac94:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ac98:	ea59 0303 	orrs.w	r3, r9, r3
 800ac9c:	d102      	bne.n	800aca4 <_printf_float+0x28c>
 800ac9e:	6823      	ldr	r3, [r4, #0]
 800aca0:	07d9      	lsls	r1, r3, #31
 800aca2:	d5d7      	bpl.n	800ac54 <_printf_float+0x23c>
 800aca4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aca8:	4631      	mov	r1, r6
 800acaa:	4628      	mov	r0, r5
 800acac:	47b8      	blx	r7
 800acae:	3001      	adds	r0, #1
 800acb0:	f43f af0d 	beq.w	800aace <_printf_float+0xb6>
 800acb4:	f04f 0a00 	mov.w	sl, #0
 800acb8:	f104 0b1a 	add.w	fp, r4, #26
 800acbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acbe:	425b      	negs	r3, r3
 800acc0:	4553      	cmp	r3, sl
 800acc2:	dc01      	bgt.n	800acc8 <_printf_float+0x2b0>
 800acc4:	464b      	mov	r3, r9
 800acc6:	e793      	b.n	800abf0 <_printf_float+0x1d8>
 800acc8:	2301      	movs	r3, #1
 800acca:	465a      	mov	r2, fp
 800accc:	4631      	mov	r1, r6
 800acce:	4628      	mov	r0, r5
 800acd0:	47b8      	blx	r7
 800acd2:	3001      	adds	r0, #1
 800acd4:	f43f aefb 	beq.w	800aace <_printf_float+0xb6>
 800acd8:	f10a 0a01 	add.w	sl, sl, #1
 800acdc:	e7ee      	b.n	800acbc <_printf_float+0x2a4>
 800acde:	bf00      	nop
 800ace0:	7fefffff 	.word	0x7fefffff
 800ace4:	0800e454 	.word	0x0800e454
 800ace8:	0800e450 	.word	0x0800e450
 800acec:	0800e45c 	.word	0x0800e45c
 800acf0:	0800e458 	.word	0x0800e458
 800acf4:	0800e460 	.word	0x0800e460
 800acf8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800acfa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800acfe:	4553      	cmp	r3, sl
 800ad00:	bfa8      	it	ge
 800ad02:	4653      	movge	r3, sl
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	4699      	mov	r9, r3
 800ad08:	dc36      	bgt.n	800ad78 <_printf_float+0x360>
 800ad0a:	f04f 0b00 	mov.w	fp, #0
 800ad0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ad12:	f104 021a 	add.w	r2, r4, #26
 800ad16:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ad18:	9306      	str	r3, [sp, #24]
 800ad1a:	eba3 0309 	sub.w	r3, r3, r9
 800ad1e:	455b      	cmp	r3, fp
 800ad20:	dc31      	bgt.n	800ad86 <_printf_float+0x36e>
 800ad22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad24:	459a      	cmp	sl, r3
 800ad26:	dc3a      	bgt.n	800ad9e <_printf_float+0x386>
 800ad28:	6823      	ldr	r3, [r4, #0]
 800ad2a:	07da      	lsls	r2, r3, #31
 800ad2c:	d437      	bmi.n	800ad9e <_printf_float+0x386>
 800ad2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad30:	ebaa 0903 	sub.w	r9, sl, r3
 800ad34:	9b06      	ldr	r3, [sp, #24]
 800ad36:	ebaa 0303 	sub.w	r3, sl, r3
 800ad3a:	4599      	cmp	r9, r3
 800ad3c:	bfa8      	it	ge
 800ad3e:	4699      	movge	r9, r3
 800ad40:	f1b9 0f00 	cmp.w	r9, #0
 800ad44:	dc33      	bgt.n	800adae <_printf_float+0x396>
 800ad46:	f04f 0800 	mov.w	r8, #0
 800ad4a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ad4e:	f104 0b1a 	add.w	fp, r4, #26
 800ad52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad54:	ebaa 0303 	sub.w	r3, sl, r3
 800ad58:	eba3 0309 	sub.w	r3, r3, r9
 800ad5c:	4543      	cmp	r3, r8
 800ad5e:	f77f af79 	ble.w	800ac54 <_printf_float+0x23c>
 800ad62:	2301      	movs	r3, #1
 800ad64:	465a      	mov	r2, fp
 800ad66:	4631      	mov	r1, r6
 800ad68:	4628      	mov	r0, r5
 800ad6a:	47b8      	blx	r7
 800ad6c:	3001      	adds	r0, #1
 800ad6e:	f43f aeae 	beq.w	800aace <_printf_float+0xb6>
 800ad72:	f108 0801 	add.w	r8, r8, #1
 800ad76:	e7ec      	b.n	800ad52 <_printf_float+0x33a>
 800ad78:	4642      	mov	r2, r8
 800ad7a:	4631      	mov	r1, r6
 800ad7c:	4628      	mov	r0, r5
 800ad7e:	47b8      	blx	r7
 800ad80:	3001      	adds	r0, #1
 800ad82:	d1c2      	bne.n	800ad0a <_printf_float+0x2f2>
 800ad84:	e6a3      	b.n	800aace <_printf_float+0xb6>
 800ad86:	2301      	movs	r3, #1
 800ad88:	4631      	mov	r1, r6
 800ad8a:	4628      	mov	r0, r5
 800ad8c:	9206      	str	r2, [sp, #24]
 800ad8e:	47b8      	blx	r7
 800ad90:	3001      	adds	r0, #1
 800ad92:	f43f ae9c 	beq.w	800aace <_printf_float+0xb6>
 800ad96:	9a06      	ldr	r2, [sp, #24]
 800ad98:	f10b 0b01 	add.w	fp, fp, #1
 800ad9c:	e7bb      	b.n	800ad16 <_printf_float+0x2fe>
 800ad9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ada2:	4631      	mov	r1, r6
 800ada4:	4628      	mov	r0, r5
 800ada6:	47b8      	blx	r7
 800ada8:	3001      	adds	r0, #1
 800adaa:	d1c0      	bne.n	800ad2e <_printf_float+0x316>
 800adac:	e68f      	b.n	800aace <_printf_float+0xb6>
 800adae:	9a06      	ldr	r2, [sp, #24]
 800adb0:	464b      	mov	r3, r9
 800adb2:	4442      	add	r2, r8
 800adb4:	4631      	mov	r1, r6
 800adb6:	4628      	mov	r0, r5
 800adb8:	47b8      	blx	r7
 800adba:	3001      	adds	r0, #1
 800adbc:	d1c3      	bne.n	800ad46 <_printf_float+0x32e>
 800adbe:	e686      	b.n	800aace <_printf_float+0xb6>
 800adc0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800adc4:	f1ba 0f01 	cmp.w	sl, #1
 800adc8:	dc01      	bgt.n	800adce <_printf_float+0x3b6>
 800adca:	07db      	lsls	r3, r3, #31
 800adcc:	d536      	bpl.n	800ae3c <_printf_float+0x424>
 800adce:	2301      	movs	r3, #1
 800add0:	4642      	mov	r2, r8
 800add2:	4631      	mov	r1, r6
 800add4:	4628      	mov	r0, r5
 800add6:	47b8      	blx	r7
 800add8:	3001      	adds	r0, #1
 800adda:	f43f ae78 	beq.w	800aace <_printf_float+0xb6>
 800adde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ade2:	4631      	mov	r1, r6
 800ade4:	4628      	mov	r0, r5
 800ade6:	47b8      	blx	r7
 800ade8:	3001      	adds	r0, #1
 800adea:	f43f ae70 	beq.w	800aace <_printf_float+0xb6>
 800adee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800adf2:	2200      	movs	r2, #0
 800adf4:	2300      	movs	r3, #0
 800adf6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800adfa:	f7f5 fe85 	bl	8000b08 <__aeabi_dcmpeq>
 800adfe:	b9c0      	cbnz	r0, 800ae32 <_printf_float+0x41a>
 800ae00:	4653      	mov	r3, sl
 800ae02:	f108 0201 	add.w	r2, r8, #1
 800ae06:	4631      	mov	r1, r6
 800ae08:	4628      	mov	r0, r5
 800ae0a:	47b8      	blx	r7
 800ae0c:	3001      	adds	r0, #1
 800ae0e:	d10c      	bne.n	800ae2a <_printf_float+0x412>
 800ae10:	e65d      	b.n	800aace <_printf_float+0xb6>
 800ae12:	2301      	movs	r3, #1
 800ae14:	465a      	mov	r2, fp
 800ae16:	4631      	mov	r1, r6
 800ae18:	4628      	mov	r0, r5
 800ae1a:	47b8      	blx	r7
 800ae1c:	3001      	adds	r0, #1
 800ae1e:	f43f ae56 	beq.w	800aace <_printf_float+0xb6>
 800ae22:	f108 0801 	add.w	r8, r8, #1
 800ae26:	45d0      	cmp	r8, sl
 800ae28:	dbf3      	blt.n	800ae12 <_printf_float+0x3fa>
 800ae2a:	464b      	mov	r3, r9
 800ae2c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ae30:	e6df      	b.n	800abf2 <_printf_float+0x1da>
 800ae32:	f04f 0800 	mov.w	r8, #0
 800ae36:	f104 0b1a 	add.w	fp, r4, #26
 800ae3a:	e7f4      	b.n	800ae26 <_printf_float+0x40e>
 800ae3c:	2301      	movs	r3, #1
 800ae3e:	4642      	mov	r2, r8
 800ae40:	e7e1      	b.n	800ae06 <_printf_float+0x3ee>
 800ae42:	2301      	movs	r3, #1
 800ae44:	464a      	mov	r2, r9
 800ae46:	4631      	mov	r1, r6
 800ae48:	4628      	mov	r0, r5
 800ae4a:	47b8      	blx	r7
 800ae4c:	3001      	adds	r0, #1
 800ae4e:	f43f ae3e 	beq.w	800aace <_printf_float+0xb6>
 800ae52:	f108 0801 	add.w	r8, r8, #1
 800ae56:	68e3      	ldr	r3, [r4, #12]
 800ae58:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ae5a:	1a5b      	subs	r3, r3, r1
 800ae5c:	4543      	cmp	r3, r8
 800ae5e:	dcf0      	bgt.n	800ae42 <_printf_float+0x42a>
 800ae60:	e6fc      	b.n	800ac5c <_printf_float+0x244>
 800ae62:	f04f 0800 	mov.w	r8, #0
 800ae66:	f104 0919 	add.w	r9, r4, #25
 800ae6a:	e7f4      	b.n	800ae56 <_printf_float+0x43e>

0800ae6c <_printf_common>:
 800ae6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae70:	4616      	mov	r6, r2
 800ae72:	4698      	mov	r8, r3
 800ae74:	688a      	ldr	r2, [r1, #8]
 800ae76:	690b      	ldr	r3, [r1, #16]
 800ae78:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ae7c:	4293      	cmp	r3, r2
 800ae7e:	bfb8      	it	lt
 800ae80:	4613      	movlt	r3, r2
 800ae82:	6033      	str	r3, [r6, #0]
 800ae84:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ae88:	4607      	mov	r7, r0
 800ae8a:	460c      	mov	r4, r1
 800ae8c:	b10a      	cbz	r2, 800ae92 <_printf_common+0x26>
 800ae8e:	3301      	adds	r3, #1
 800ae90:	6033      	str	r3, [r6, #0]
 800ae92:	6823      	ldr	r3, [r4, #0]
 800ae94:	0699      	lsls	r1, r3, #26
 800ae96:	bf42      	ittt	mi
 800ae98:	6833      	ldrmi	r3, [r6, #0]
 800ae9a:	3302      	addmi	r3, #2
 800ae9c:	6033      	strmi	r3, [r6, #0]
 800ae9e:	6825      	ldr	r5, [r4, #0]
 800aea0:	f015 0506 	ands.w	r5, r5, #6
 800aea4:	d106      	bne.n	800aeb4 <_printf_common+0x48>
 800aea6:	f104 0a19 	add.w	sl, r4, #25
 800aeaa:	68e3      	ldr	r3, [r4, #12]
 800aeac:	6832      	ldr	r2, [r6, #0]
 800aeae:	1a9b      	subs	r3, r3, r2
 800aeb0:	42ab      	cmp	r3, r5
 800aeb2:	dc26      	bgt.n	800af02 <_printf_common+0x96>
 800aeb4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aeb8:	6822      	ldr	r2, [r4, #0]
 800aeba:	3b00      	subs	r3, #0
 800aebc:	bf18      	it	ne
 800aebe:	2301      	movne	r3, #1
 800aec0:	0692      	lsls	r2, r2, #26
 800aec2:	d42b      	bmi.n	800af1c <_printf_common+0xb0>
 800aec4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aec8:	4641      	mov	r1, r8
 800aeca:	4638      	mov	r0, r7
 800aecc:	47c8      	blx	r9
 800aece:	3001      	adds	r0, #1
 800aed0:	d01e      	beq.n	800af10 <_printf_common+0xa4>
 800aed2:	6823      	ldr	r3, [r4, #0]
 800aed4:	6922      	ldr	r2, [r4, #16]
 800aed6:	f003 0306 	and.w	r3, r3, #6
 800aeda:	2b04      	cmp	r3, #4
 800aedc:	bf02      	ittt	eq
 800aede:	68e5      	ldreq	r5, [r4, #12]
 800aee0:	6833      	ldreq	r3, [r6, #0]
 800aee2:	1aed      	subeq	r5, r5, r3
 800aee4:	68a3      	ldr	r3, [r4, #8]
 800aee6:	bf0c      	ite	eq
 800aee8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aeec:	2500      	movne	r5, #0
 800aeee:	4293      	cmp	r3, r2
 800aef0:	bfc4      	itt	gt
 800aef2:	1a9b      	subgt	r3, r3, r2
 800aef4:	18ed      	addgt	r5, r5, r3
 800aef6:	2600      	movs	r6, #0
 800aef8:	341a      	adds	r4, #26
 800aefa:	42b5      	cmp	r5, r6
 800aefc:	d11a      	bne.n	800af34 <_printf_common+0xc8>
 800aefe:	2000      	movs	r0, #0
 800af00:	e008      	b.n	800af14 <_printf_common+0xa8>
 800af02:	2301      	movs	r3, #1
 800af04:	4652      	mov	r2, sl
 800af06:	4641      	mov	r1, r8
 800af08:	4638      	mov	r0, r7
 800af0a:	47c8      	blx	r9
 800af0c:	3001      	adds	r0, #1
 800af0e:	d103      	bne.n	800af18 <_printf_common+0xac>
 800af10:	f04f 30ff 	mov.w	r0, #4294967295
 800af14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af18:	3501      	adds	r5, #1
 800af1a:	e7c6      	b.n	800aeaa <_printf_common+0x3e>
 800af1c:	18e1      	adds	r1, r4, r3
 800af1e:	1c5a      	adds	r2, r3, #1
 800af20:	2030      	movs	r0, #48	@ 0x30
 800af22:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800af26:	4422      	add	r2, r4
 800af28:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800af2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800af30:	3302      	adds	r3, #2
 800af32:	e7c7      	b.n	800aec4 <_printf_common+0x58>
 800af34:	2301      	movs	r3, #1
 800af36:	4622      	mov	r2, r4
 800af38:	4641      	mov	r1, r8
 800af3a:	4638      	mov	r0, r7
 800af3c:	47c8      	blx	r9
 800af3e:	3001      	adds	r0, #1
 800af40:	d0e6      	beq.n	800af10 <_printf_common+0xa4>
 800af42:	3601      	adds	r6, #1
 800af44:	e7d9      	b.n	800aefa <_printf_common+0x8e>
	...

0800af48 <_printf_i>:
 800af48:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af4c:	7e0f      	ldrb	r7, [r1, #24]
 800af4e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800af50:	2f78      	cmp	r7, #120	@ 0x78
 800af52:	4691      	mov	r9, r2
 800af54:	4680      	mov	r8, r0
 800af56:	460c      	mov	r4, r1
 800af58:	469a      	mov	sl, r3
 800af5a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800af5e:	d807      	bhi.n	800af70 <_printf_i+0x28>
 800af60:	2f62      	cmp	r7, #98	@ 0x62
 800af62:	d80a      	bhi.n	800af7a <_printf_i+0x32>
 800af64:	2f00      	cmp	r7, #0
 800af66:	f000 80d1 	beq.w	800b10c <_printf_i+0x1c4>
 800af6a:	2f58      	cmp	r7, #88	@ 0x58
 800af6c:	f000 80b8 	beq.w	800b0e0 <_printf_i+0x198>
 800af70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af74:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800af78:	e03a      	b.n	800aff0 <_printf_i+0xa8>
 800af7a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800af7e:	2b15      	cmp	r3, #21
 800af80:	d8f6      	bhi.n	800af70 <_printf_i+0x28>
 800af82:	a101      	add	r1, pc, #4	@ (adr r1, 800af88 <_printf_i+0x40>)
 800af84:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af88:	0800afe1 	.word	0x0800afe1
 800af8c:	0800aff5 	.word	0x0800aff5
 800af90:	0800af71 	.word	0x0800af71
 800af94:	0800af71 	.word	0x0800af71
 800af98:	0800af71 	.word	0x0800af71
 800af9c:	0800af71 	.word	0x0800af71
 800afa0:	0800aff5 	.word	0x0800aff5
 800afa4:	0800af71 	.word	0x0800af71
 800afa8:	0800af71 	.word	0x0800af71
 800afac:	0800af71 	.word	0x0800af71
 800afb0:	0800af71 	.word	0x0800af71
 800afb4:	0800b0f3 	.word	0x0800b0f3
 800afb8:	0800b01f 	.word	0x0800b01f
 800afbc:	0800b0ad 	.word	0x0800b0ad
 800afc0:	0800af71 	.word	0x0800af71
 800afc4:	0800af71 	.word	0x0800af71
 800afc8:	0800b115 	.word	0x0800b115
 800afcc:	0800af71 	.word	0x0800af71
 800afd0:	0800b01f 	.word	0x0800b01f
 800afd4:	0800af71 	.word	0x0800af71
 800afd8:	0800af71 	.word	0x0800af71
 800afdc:	0800b0b5 	.word	0x0800b0b5
 800afe0:	6833      	ldr	r3, [r6, #0]
 800afe2:	1d1a      	adds	r2, r3, #4
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	6032      	str	r2, [r6, #0]
 800afe8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800afec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800aff0:	2301      	movs	r3, #1
 800aff2:	e09c      	b.n	800b12e <_printf_i+0x1e6>
 800aff4:	6833      	ldr	r3, [r6, #0]
 800aff6:	6820      	ldr	r0, [r4, #0]
 800aff8:	1d19      	adds	r1, r3, #4
 800affa:	6031      	str	r1, [r6, #0]
 800affc:	0606      	lsls	r6, r0, #24
 800affe:	d501      	bpl.n	800b004 <_printf_i+0xbc>
 800b000:	681d      	ldr	r5, [r3, #0]
 800b002:	e003      	b.n	800b00c <_printf_i+0xc4>
 800b004:	0645      	lsls	r5, r0, #25
 800b006:	d5fb      	bpl.n	800b000 <_printf_i+0xb8>
 800b008:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b00c:	2d00      	cmp	r5, #0
 800b00e:	da03      	bge.n	800b018 <_printf_i+0xd0>
 800b010:	232d      	movs	r3, #45	@ 0x2d
 800b012:	426d      	negs	r5, r5
 800b014:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b018:	4858      	ldr	r0, [pc, #352]	@ (800b17c <_printf_i+0x234>)
 800b01a:	230a      	movs	r3, #10
 800b01c:	e011      	b.n	800b042 <_printf_i+0xfa>
 800b01e:	6821      	ldr	r1, [r4, #0]
 800b020:	6833      	ldr	r3, [r6, #0]
 800b022:	0608      	lsls	r0, r1, #24
 800b024:	f853 5b04 	ldr.w	r5, [r3], #4
 800b028:	d402      	bmi.n	800b030 <_printf_i+0xe8>
 800b02a:	0649      	lsls	r1, r1, #25
 800b02c:	bf48      	it	mi
 800b02e:	b2ad      	uxthmi	r5, r5
 800b030:	2f6f      	cmp	r7, #111	@ 0x6f
 800b032:	4852      	ldr	r0, [pc, #328]	@ (800b17c <_printf_i+0x234>)
 800b034:	6033      	str	r3, [r6, #0]
 800b036:	bf14      	ite	ne
 800b038:	230a      	movne	r3, #10
 800b03a:	2308      	moveq	r3, #8
 800b03c:	2100      	movs	r1, #0
 800b03e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b042:	6866      	ldr	r6, [r4, #4]
 800b044:	60a6      	str	r6, [r4, #8]
 800b046:	2e00      	cmp	r6, #0
 800b048:	db05      	blt.n	800b056 <_printf_i+0x10e>
 800b04a:	6821      	ldr	r1, [r4, #0]
 800b04c:	432e      	orrs	r6, r5
 800b04e:	f021 0104 	bic.w	r1, r1, #4
 800b052:	6021      	str	r1, [r4, #0]
 800b054:	d04b      	beq.n	800b0ee <_printf_i+0x1a6>
 800b056:	4616      	mov	r6, r2
 800b058:	fbb5 f1f3 	udiv	r1, r5, r3
 800b05c:	fb03 5711 	mls	r7, r3, r1, r5
 800b060:	5dc7      	ldrb	r7, [r0, r7]
 800b062:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b066:	462f      	mov	r7, r5
 800b068:	42bb      	cmp	r3, r7
 800b06a:	460d      	mov	r5, r1
 800b06c:	d9f4      	bls.n	800b058 <_printf_i+0x110>
 800b06e:	2b08      	cmp	r3, #8
 800b070:	d10b      	bne.n	800b08a <_printf_i+0x142>
 800b072:	6823      	ldr	r3, [r4, #0]
 800b074:	07df      	lsls	r7, r3, #31
 800b076:	d508      	bpl.n	800b08a <_printf_i+0x142>
 800b078:	6923      	ldr	r3, [r4, #16]
 800b07a:	6861      	ldr	r1, [r4, #4]
 800b07c:	4299      	cmp	r1, r3
 800b07e:	bfde      	ittt	le
 800b080:	2330      	movle	r3, #48	@ 0x30
 800b082:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b086:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b08a:	1b92      	subs	r2, r2, r6
 800b08c:	6122      	str	r2, [r4, #16]
 800b08e:	f8cd a000 	str.w	sl, [sp]
 800b092:	464b      	mov	r3, r9
 800b094:	aa03      	add	r2, sp, #12
 800b096:	4621      	mov	r1, r4
 800b098:	4640      	mov	r0, r8
 800b09a:	f7ff fee7 	bl	800ae6c <_printf_common>
 800b09e:	3001      	adds	r0, #1
 800b0a0:	d14a      	bne.n	800b138 <_printf_i+0x1f0>
 800b0a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0a6:	b004      	add	sp, #16
 800b0a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0ac:	6823      	ldr	r3, [r4, #0]
 800b0ae:	f043 0320 	orr.w	r3, r3, #32
 800b0b2:	6023      	str	r3, [r4, #0]
 800b0b4:	4832      	ldr	r0, [pc, #200]	@ (800b180 <_printf_i+0x238>)
 800b0b6:	2778      	movs	r7, #120	@ 0x78
 800b0b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b0bc:	6823      	ldr	r3, [r4, #0]
 800b0be:	6831      	ldr	r1, [r6, #0]
 800b0c0:	061f      	lsls	r7, r3, #24
 800b0c2:	f851 5b04 	ldr.w	r5, [r1], #4
 800b0c6:	d402      	bmi.n	800b0ce <_printf_i+0x186>
 800b0c8:	065f      	lsls	r7, r3, #25
 800b0ca:	bf48      	it	mi
 800b0cc:	b2ad      	uxthmi	r5, r5
 800b0ce:	6031      	str	r1, [r6, #0]
 800b0d0:	07d9      	lsls	r1, r3, #31
 800b0d2:	bf44      	itt	mi
 800b0d4:	f043 0320 	orrmi.w	r3, r3, #32
 800b0d8:	6023      	strmi	r3, [r4, #0]
 800b0da:	b11d      	cbz	r5, 800b0e4 <_printf_i+0x19c>
 800b0dc:	2310      	movs	r3, #16
 800b0de:	e7ad      	b.n	800b03c <_printf_i+0xf4>
 800b0e0:	4826      	ldr	r0, [pc, #152]	@ (800b17c <_printf_i+0x234>)
 800b0e2:	e7e9      	b.n	800b0b8 <_printf_i+0x170>
 800b0e4:	6823      	ldr	r3, [r4, #0]
 800b0e6:	f023 0320 	bic.w	r3, r3, #32
 800b0ea:	6023      	str	r3, [r4, #0]
 800b0ec:	e7f6      	b.n	800b0dc <_printf_i+0x194>
 800b0ee:	4616      	mov	r6, r2
 800b0f0:	e7bd      	b.n	800b06e <_printf_i+0x126>
 800b0f2:	6833      	ldr	r3, [r6, #0]
 800b0f4:	6825      	ldr	r5, [r4, #0]
 800b0f6:	6961      	ldr	r1, [r4, #20]
 800b0f8:	1d18      	adds	r0, r3, #4
 800b0fa:	6030      	str	r0, [r6, #0]
 800b0fc:	062e      	lsls	r6, r5, #24
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	d501      	bpl.n	800b106 <_printf_i+0x1be>
 800b102:	6019      	str	r1, [r3, #0]
 800b104:	e002      	b.n	800b10c <_printf_i+0x1c4>
 800b106:	0668      	lsls	r0, r5, #25
 800b108:	d5fb      	bpl.n	800b102 <_printf_i+0x1ba>
 800b10a:	8019      	strh	r1, [r3, #0]
 800b10c:	2300      	movs	r3, #0
 800b10e:	6123      	str	r3, [r4, #16]
 800b110:	4616      	mov	r6, r2
 800b112:	e7bc      	b.n	800b08e <_printf_i+0x146>
 800b114:	6833      	ldr	r3, [r6, #0]
 800b116:	1d1a      	adds	r2, r3, #4
 800b118:	6032      	str	r2, [r6, #0]
 800b11a:	681e      	ldr	r6, [r3, #0]
 800b11c:	6862      	ldr	r2, [r4, #4]
 800b11e:	2100      	movs	r1, #0
 800b120:	4630      	mov	r0, r6
 800b122:	f7f5 f875 	bl	8000210 <memchr>
 800b126:	b108      	cbz	r0, 800b12c <_printf_i+0x1e4>
 800b128:	1b80      	subs	r0, r0, r6
 800b12a:	6060      	str	r0, [r4, #4]
 800b12c:	6863      	ldr	r3, [r4, #4]
 800b12e:	6123      	str	r3, [r4, #16]
 800b130:	2300      	movs	r3, #0
 800b132:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b136:	e7aa      	b.n	800b08e <_printf_i+0x146>
 800b138:	6923      	ldr	r3, [r4, #16]
 800b13a:	4632      	mov	r2, r6
 800b13c:	4649      	mov	r1, r9
 800b13e:	4640      	mov	r0, r8
 800b140:	47d0      	blx	sl
 800b142:	3001      	adds	r0, #1
 800b144:	d0ad      	beq.n	800b0a2 <_printf_i+0x15a>
 800b146:	6823      	ldr	r3, [r4, #0]
 800b148:	079b      	lsls	r3, r3, #30
 800b14a:	d413      	bmi.n	800b174 <_printf_i+0x22c>
 800b14c:	68e0      	ldr	r0, [r4, #12]
 800b14e:	9b03      	ldr	r3, [sp, #12]
 800b150:	4298      	cmp	r0, r3
 800b152:	bfb8      	it	lt
 800b154:	4618      	movlt	r0, r3
 800b156:	e7a6      	b.n	800b0a6 <_printf_i+0x15e>
 800b158:	2301      	movs	r3, #1
 800b15a:	4632      	mov	r2, r6
 800b15c:	4649      	mov	r1, r9
 800b15e:	4640      	mov	r0, r8
 800b160:	47d0      	blx	sl
 800b162:	3001      	adds	r0, #1
 800b164:	d09d      	beq.n	800b0a2 <_printf_i+0x15a>
 800b166:	3501      	adds	r5, #1
 800b168:	68e3      	ldr	r3, [r4, #12]
 800b16a:	9903      	ldr	r1, [sp, #12]
 800b16c:	1a5b      	subs	r3, r3, r1
 800b16e:	42ab      	cmp	r3, r5
 800b170:	dcf2      	bgt.n	800b158 <_printf_i+0x210>
 800b172:	e7eb      	b.n	800b14c <_printf_i+0x204>
 800b174:	2500      	movs	r5, #0
 800b176:	f104 0619 	add.w	r6, r4, #25
 800b17a:	e7f5      	b.n	800b168 <_printf_i+0x220>
 800b17c:	0800e462 	.word	0x0800e462
 800b180:	0800e473 	.word	0x0800e473

0800b184 <std>:
 800b184:	2300      	movs	r3, #0
 800b186:	b510      	push	{r4, lr}
 800b188:	4604      	mov	r4, r0
 800b18a:	e9c0 3300 	strd	r3, r3, [r0]
 800b18e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b192:	6083      	str	r3, [r0, #8]
 800b194:	8181      	strh	r1, [r0, #12]
 800b196:	6643      	str	r3, [r0, #100]	@ 0x64
 800b198:	81c2      	strh	r2, [r0, #14]
 800b19a:	6183      	str	r3, [r0, #24]
 800b19c:	4619      	mov	r1, r3
 800b19e:	2208      	movs	r2, #8
 800b1a0:	305c      	adds	r0, #92	@ 0x5c
 800b1a2:	f000 f906 	bl	800b3b2 <memset>
 800b1a6:	4b0d      	ldr	r3, [pc, #52]	@ (800b1dc <std+0x58>)
 800b1a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800b1aa:	4b0d      	ldr	r3, [pc, #52]	@ (800b1e0 <std+0x5c>)
 800b1ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b1ae:	4b0d      	ldr	r3, [pc, #52]	@ (800b1e4 <std+0x60>)
 800b1b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b1b2:	4b0d      	ldr	r3, [pc, #52]	@ (800b1e8 <std+0x64>)
 800b1b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800b1b6:	4b0d      	ldr	r3, [pc, #52]	@ (800b1ec <std+0x68>)
 800b1b8:	6224      	str	r4, [r4, #32]
 800b1ba:	429c      	cmp	r4, r3
 800b1bc:	d006      	beq.n	800b1cc <std+0x48>
 800b1be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b1c2:	4294      	cmp	r4, r2
 800b1c4:	d002      	beq.n	800b1cc <std+0x48>
 800b1c6:	33d0      	adds	r3, #208	@ 0xd0
 800b1c8:	429c      	cmp	r4, r3
 800b1ca:	d105      	bne.n	800b1d8 <std+0x54>
 800b1cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b1d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1d4:	f000 b96a 	b.w	800b4ac <__retarget_lock_init_recursive>
 800b1d8:	bd10      	pop	{r4, pc}
 800b1da:	bf00      	nop
 800b1dc:	0800b32d 	.word	0x0800b32d
 800b1e0:	0800b34f 	.word	0x0800b34f
 800b1e4:	0800b387 	.word	0x0800b387
 800b1e8:	0800b3ab 	.word	0x0800b3ab
 800b1ec:	2000055c 	.word	0x2000055c

0800b1f0 <stdio_exit_handler>:
 800b1f0:	4a02      	ldr	r2, [pc, #8]	@ (800b1fc <stdio_exit_handler+0xc>)
 800b1f2:	4903      	ldr	r1, [pc, #12]	@ (800b200 <stdio_exit_handler+0x10>)
 800b1f4:	4803      	ldr	r0, [pc, #12]	@ (800b204 <stdio_exit_handler+0x14>)
 800b1f6:	f000 b869 	b.w	800b2cc <_fwalk_sglue>
 800b1fa:	bf00      	nop
 800b1fc:	20000158 	.word	0x20000158
 800b200:	0800cde9 	.word	0x0800cde9
 800b204:	20000168 	.word	0x20000168

0800b208 <cleanup_stdio>:
 800b208:	6841      	ldr	r1, [r0, #4]
 800b20a:	4b0c      	ldr	r3, [pc, #48]	@ (800b23c <cleanup_stdio+0x34>)
 800b20c:	4299      	cmp	r1, r3
 800b20e:	b510      	push	{r4, lr}
 800b210:	4604      	mov	r4, r0
 800b212:	d001      	beq.n	800b218 <cleanup_stdio+0x10>
 800b214:	f001 fde8 	bl	800cde8 <_fflush_r>
 800b218:	68a1      	ldr	r1, [r4, #8]
 800b21a:	4b09      	ldr	r3, [pc, #36]	@ (800b240 <cleanup_stdio+0x38>)
 800b21c:	4299      	cmp	r1, r3
 800b21e:	d002      	beq.n	800b226 <cleanup_stdio+0x1e>
 800b220:	4620      	mov	r0, r4
 800b222:	f001 fde1 	bl	800cde8 <_fflush_r>
 800b226:	68e1      	ldr	r1, [r4, #12]
 800b228:	4b06      	ldr	r3, [pc, #24]	@ (800b244 <cleanup_stdio+0x3c>)
 800b22a:	4299      	cmp	r1, r3
 800b22c:	d004      	beq.n	800b238 <cleanup_stdio+0x30>
 800b22e:	4620      	mov	r0, r4
 800b230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b234:	f001 bdd8 	b.w	800cde8 <_fflush_r>
 800b238:	bd10      	pop	{r4, pc}
 800b23a:	bf00      	nop
 800b23c:	2000055c 	.word	0x2000055c
 800b240:	200005c4 	.word	0x200005c4
 800b244:	2000062c 	.word	0x2000062c

0800b248 <global_stdio_init.part.0>:
 800b248:	b510      	push	{r4, lr}
 800b24a:	4b0b      	ldr	r3, [pc, #44]	@ (800b278 <global_stdio_init.part.0+0x30>)
 800b24c:	4c0b      	ldr	r4, [pc, #44]	@ (800b27c <global_stdio_init.part.0+0x34>)
 800b24e:	4a0c      	ldr	r2, [pc, #48]	@ (800b280 <global_stdio_init.part.0+0x38>)
 800b250:	601a      	str	r2, [r3, #0]
 800b252:	4620      	mov	r0, r4
 800b254:	2200      	movs	r2, #0
 800b256:	2104      	movs	r1, #4
 800b258:	f7ff ff94 	bl	800b184 <std>
 800b25c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b260:	2201      	movs	r2, #1
 800b262:	2109      	movs	r1, #9
 800b264:	f7ff ff8e 	bl	800b184 <std>
 800b268:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b26c:	2202      	movs	r2, #2
 800b26e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b272:	2112      	movs	r1, #18
 800b274:	f7ff bf86 	b.w	800b184 <std>
 800b278:	20000694 	.word	0x20000694
 800b27c:	2000055c 	.word	0x2000055c
 800b280:	0800b1f1 	.word	0x0800b1f1

0800b284 <__sfp_lock_acquire>:
 800b284:	4801      	ldr	r0, [pc, #4]	@ (800b28c <__sfp_lock_acquire+0x8>)
 800b286:	f000 b912 	b.w	800b4ae <__retarget_lock_acquire_recursive>
 800b28a:	bf00      	nop
 800b28c:	2000069d 	.word	0x2000069d

0800b290 <__sfp_lock_release>:
 800b290:	4801      	ldr	r0, [pc, #4]	@ (800b298 <__sfp_lock_release+0x8>)
 800b292:	f000 b90d 	b.w	800b4b0 <__retarget_lock_release_recursive>
 800b296:	bf00      	nop
 800b298:	2000069d 	.word	0x2000069d

0800b29c <__sinit>:
 800b29c:	b510      	push	{r4, lr}
 800b29e:	4604      	mov	r4, r0
 800b2a0:	f7ff fff0 	bl	800b284 <__sfp_lock_acquire>
 800b2a4:	6a23      	ldr	r3, [r4, #32]
 800b2a6:	b11b      	cbz	r3, 800b2b0 <__sinit+0x14>
 800b2a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2ac:	f7ff bff0 	b.w	800b290 <__sfp_lock_release>
 800b2b0:	4b04      	ldr	r3, [pc, #16]	@ (800b2c4 <__sinit+0x28>)
 800b2b2:	6223      	str	r3, [r4, #32]
 800b2b4:	4b04      	ldr	r3, [pc, #16]	@ (800b2c8 <__sinit+0x2c>)
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d1f5      	bne.n	800b2a8 <__sinit+0xc>
 800b2bc:	f7ff ffc4 	bl	800b248 <global_stdio_init.part.0>
 800b2c0:	e7f2      	b.n	800b2a8 <__sinit+0xc>
 800b2c2:	bf00      	nop
 800b2c4:	0800b209 	.word	0x0800b209
 800b2c8:	20000694 	.word	0x20000694

0800b2cc <_fwalk_sglue>:
 800b2cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b2d0:	4607      	mov	r7, r0
 800b2d2:	4688      	mov	r8, r1
 800b2d4:	4614      	mov	r4, r2
 800b2d6:	2600      	movs	r6, #0
 800b2d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b2dc:	f1b9 0901 	subs.w	r9, r9, #1
 800b2e0:	d505      	bpl.n	800b2ee <_fwalk_sglue+0x22>
 800b2e2:	6824      	ldr	r4, [r4, #0]
 800b2e4:	2c00      	cmp	r4, #0
 800b2e6:	d1f7      	bne.n	800b2d8 <_fwalk_sglue+0xc>
 800b2e8:	4630      	mov	r0, r6
 800b2ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2ee:	89ab      	ldrh	r3, [r5, #12]
 800b2f0:	2b01      	cmp	r3, #1
 800b2f2:	d907      	bls.n	800b304 <_fwalk_sglue+0x38>
 800b2f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b2f8:	3301      	adds	r3, #1
 800b2fa:	d003      	beq.n	800b304 <_fwalk_sglue+0x38>
 800b2fc:	4629      	mov	r1, r5
 800b2fe:	4638      	mov	r0, r7
 800b300:	47c0      	blx	r8
 800b302:	4306      	orrs	r6, r0
 800b304:	3568      	adds	r5, #104	@ 0x68
 800b306:	e7e9      	b.n	800b2dc <_fwalk_sglue+0x10>

0800b308 <iprintf>:
 800b308:	b40f      	push	{r0, r1, r2, r3}
 800b30a:	b507      	push	{r0, r1, r2, lr}
 800b30c:	4906      	ldr	r1, [pc, #24]	@ (800b328 <iprintf+0x20>)
 800b30e:	ab04      	add	r3, sp, #16
 800b310:	6808      	ldr	r0, [r1, #0]
 800b312:	f853 2b04 	ldr.w	r2, [r3], #4
 800b316:	6881      	ldr	r1, [r0, #8]
 800b318:	9301      	str	r3, [sp, #4]
 800b31a:	f001 fbc9 	bl	800cab0 <_vfiprintf_r>
 800b31e:	b003      	add	sp, #12
 800b320:	f85d eb04 	ldr.w	lr, [sp], #4
 800b324:	b004      	add	sp, #16
 800b326:	4770      	bx	lr
 800b328:	20000164 	.word	0x20000164

0800b32c <__sread>:
 800b32c:	b510      	push	{r4, lr}
 800b32e:	460c      	mov	r4, r1
 800b330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b334:	f000 f86c 	bl	800b410 <_read_r>
 800b338:	2800      	cmp	r0, #0
 800b33a:	bfab      	itete	ge
 800b33c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b33e:	89a3      	ldrhlt	r3, [r4, #12]
 800b340:	181b      	addge	r3, r3, r0
 800b342:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b346:	bfac      	ite	ge
 800b348:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b34a:	81a3      	strhlt	r3, [r4, #12]
 800b34c:	bd10      	pop	{r4, pc}

0800b34e <__swrite>:
 800b34e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b352:	461f      	mov	r7, r3
 800b354:	898b      	ldrh	r3, [r1, #12]
 800b356:	05db      	lsls	r3, r3, #23
 800b358:	4605      	mov	r5, r0
 800b35a:	460c      	mov	r4, r1
 800b35c:	4616      	mov	r6, r2
 800b35e:	d505      	bpl.n	800b36c <__swrite+0x1e>
 800b360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b364:	2302      	movs	r3, #2
 800b366:	2200      	movs	r2, #0
 800b368:	f000 f840 	bl	800b3ec <_lseek_r>
 800b36c:	89a3      	ldrh	r3, [r4, #12]
 800b36e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b372:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b376:	81a3      	strh	r3, [r4, #12]
 800b378:	4632      	mov	r2, r6
 800b37a:	463b      	mov	r3, r7
 800b37c:	4628      	mov	r0, r5
 800b37e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b382:	f000 b857 	b.w	800b434 <_write_r>

0800b386 <__sseek>:
 800b386:	b510      	push	{r4, lr}
 800b388:	460c      	mov	r4, r1
 800b38a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b38e:	f000 f82d 	bl	800b3ec <_lseek_r>
 800b392:	1c43      	adds	r3, r0, #1
 800b394:	89a3      	ldrh	r3, [r4, #12]
 800b396:	bf15      	itete	ne
 800b398:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b39a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b39e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b3a2:	81a3      	strheq	r3, [r4, #12]
 800b3a4:	bf18      	it	ne
 800b3a6:	81a3      	strhne	r3, [r4, #12]
 800b3a8:	bd10      	pop	{r4, pc}

0800b3aa <__sclose>:
 800b3aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b3ae:	f000 b80d 	b.w	800b3cc <_close_r>

0800b3b2 <memset>:
 800b3b2:	4402      	add	r2, r0
 800b3b4:	4603      	mov	r3, r0
 800b3b6:	4293      	cmp	r3, r2
 800b3b8:	d100      	bne.n	800b3bc <memset+0xa>
 800b3ba:	4770      	bx	lr
 800b3bc:	f803 1b01 	strb.w	r1, [r3], #1
 800b3c0:	e7f9      	b.n	800b3b6 <memset+0x4>
	...

0800b3c4 <_localeconv_r>:
 800b3c4:	4800      	ldr	r0, [pc, #0]	@ (800b3c8 <_localeconv_r+0x4>)
 800b3c6:	4770      	bx	lr
 800b3c8:	200002a4 	.word	0x200002a4

0800b3cc <_close_r>:
 800b3cc:	b538      	push	{r3, r4, r5, lr}
 800b3ce:	4d06      	ldr	r5, [pc, #24]	@ (800b3e8 <_close_r+0x1c>)
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	4604      	mov	r4, r0
 800b3d4:	4608      	mov	r0, r1
 800b3d6:	602b      	str	r3, [r5, #0]
 800b3d8:	f7fb f912 	bl	8006600 <_close>
 800b3dc:	1c43      	adds	r3, r0, #1
 800b3de:	d102      	bne.n	800b3e6 <_close_r+0x1a>
 800b3e0:	682b      	ldr	r3, [r5, #0]
 800b3e2:	b103      	cbz	r3, 800b3e6 <_close_r+0x1a>
 800b3e4:	6023      	str	r3, [r4, #0]
 800b3e6:	bd38      	pop	{r3, r4, r5, pc}
 800b3e8:	20000698 	.word	0x20000698

0800b3ec <_lseek_r>:
 800b3ec:	b538      	push	{r3, r4, r5, lr}
 800b3ee:	4d07      	ldr	r5, [pc, #28]	@ (800b40c <_lseek_r+0x20>)
 800b3f0:	4604      	mov	r4, r0
 800b3f2:	4608      	mov	r0, r1
 800b3f4:	4611      	mov	r1, r2
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	602a      	str	r2, [r5, #0]
 800b3fa:	461a      	mov	r2, r3
 800b3fc:	f7fb f927 	bl	800664e <_lseek>
 800b400:	1c43      	adds	r3, r0, #1
 800b402:	d102      	bne.n	800b40a <_lseek_r+0x1e>
 800b404:	682b      	ldr	r3, [r5, #0]
 800b406:	b103      	cbz	r3, 800b40a <_lseek_r+0x1e>
 800b408:	6023      	str	r3, [r4, #0]
 800b40a:	bd38      	pop	{r3, r4, r5, pc}
 800b40c:	20000698 	.word	0x20000698

0800b410 <_read_r>:
 800b410:	b538      	push	{r3, r4, r5, lr}
 800b412:	4d07      	ldr	r5, [pc, #28]	@ (800b430 <_read_r+0x20>)
 800b414:	4604      	mov	r4, r0
 800b416:	4608      	mov	r0, r1
 800b418:	4611      	mov	r1, r2
 800b41a:	2200      	movs	r2, #0
 800b41c:	602a      	str	r2, [r5, #0]
 800b41e:	461a      	mov	r2, r3
 800b420:	f7fb f8b5 	bl	800658e <_read>
 800b424:	1c43      	adds	r3, r0, #1
 800b426:	d102      	bne.n	800b42e <_read_r+0x1e>
 800b428:	682b      	ldr	r3, [r5, #0]
 800b42a:	b103      	cbz	r3, 800b42e <_read_r+0x1e>
 800b42c:	6023      	str	r3, [r4, #0]
 800b42e:	bd38      	pop	{r3, r4, r5, pc}
 800b430:	20000698 	.word	0x20000698

0800b434 <_write_r>:
 800b434:	b538      	push	{r3, r4, r5, lr}
 800b436:	4d07      	ldr	r5, [pc, #28]	@ (800b454 <_write_r+0x20>)
 800b438:	4604      	mov	r4, r0
 800b43a:	4608      	mov	r0, r1
 800b43c:	4611      	mov	r1, r2
 800b43e:	2200      	movs	r2, #0
 800b440:	602a      	str	r2, [r5, #0]
 800b442:	461a      	mov	r2, r3
 800b444:	f7fb f8c0 	bl	80065c8 <_write>
 800b448:	1c43      	adds	r3, r0, #1
 800b44a:	d102      	bne.n	800b452 <_write_r+0x1e>
 800b44c:	682b      	ldr	r3, [r5, #0]
 800b44e:	b103      	cbz	r3, 800b452 <_write_r+0x1e>
 800b450:	6023      	str	r3, [r4, #0]
 800b452:	bd38      	pop	{r3, r4, r5, pc}
 800b454:	20000698 	.word	0x20000698

0800b458 <__errno>:
 800b458:	4b01      	ldr	r3, [pc, #4]	@ (800b460 <__errno+0x8>)
 800b45a:	6818      	ldr	r0, [r3, #0]
 800b45c:	4770      	bx	lr
 800b45e:	bf00      	nop
 800b460:	20000164 	.word	0x20000164

0800b464 <__libc_init_array>:
 800b464:	b570      	push	{r4, r5, r6, lr}
 800b466:	4d0d      	ldr	r5, [pc, #52]	@ (800b49c <__libc_init_array+0x38>)
 800b468:	4c0d      	ldr	r4, [pc, #52]	@ (800b4a0 <__libc_init_array+0x3c>)
 800b46a:	1b64      	subs	r4, r4, r5
 800b46c:	10a4      	asrs	r4, r4, #2
 800b46e:	2600      	movs	r6, #0
 800b470:	42a6      	cmp	r6, r4
 800b472:	d109      	bne.n	800b488 <__libc_init_array+0x24>
 800b474:	4d0b      	ldr	r5, [pc, #44]	@ (800b4a4 <__libc_init_array+0x40>)
 800b476:	4c0c      	ldr	r4, [pc, #48]	@ (800b4a8 <__libc_init_array+0x44>)
 800b478:	f002 fe24 	bl	800e0c4 <_init>
 800b47c:	1b64      	subs	r4, r4, r5
 800b47e:	10a4      	asrs	r4, r4, #2
 800b480:	2600      	movs	r6, #0
 800b482:	42a6      	cmp	r6, r4
 800b484:	d105      	bne.n	800b492 <__libc_init_array+0x2e>
 800b486:	bd70      	pop	{r4, r5, r6, pc}
 800b488:	f855 3b04 	ldr.w	r3, [r5], #4
 800b48c:	4798      	blx	r3
 800b48e:	3601      	adds	r6, #1
 800b490:	e7ee      	b.n	800b470 <__libc_init_array+0xc>
 800b492:	f855 3b04 	ldr.w	r3, [r5], #4
 800b496:	4798      	blx	r3
 800b498:	3601      	adds	r6, #1
 800b49a:	e7f2      	b.n	800b482 <__libc_init_array+0x1e>
 800b49c:	0800e810 	.word	0x0800e810
 800b4a0:	0800e810 	.word	0x0800e810
 800b4a4:	0800e810 	.word	0x0800e810
 800b4a8:	0800e814 	.word	0x0800e814

0800b4ac <__retarget_lock_init_recursive>:
 800b4ac:	4770      	bx	lr

0800b4ae <__retarget_lock_acquire_recursive>:
 800b4ae:	4770      	bx	lr

0800b4b0 <__retarget_lock_release_recursive>:
 800b4b0:	4770      	bx	lr

0800b4b2 <quorem>:
 800b4b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4b6:	6903      	ldr	r3, [r0, #16]
 800b4b8:	690c      	ldr	r4, [r1, #16]
 800b4ba:	42a3      	cmp	r3, r4
 800b4bc:	4607      	mov	r7, r0
 800b4be:	db7e      	blt.n	800b5be <quorem+0x10c>
 800b4c0:	3c01      	subs	r4, #1
 800b4c2:	f101 0814 	add.w	r8, r1, #20
 800b4c6:	00a3      	lsls	r3, r4, #2
 800b4c8:	f100 0514 	add.w	r5, r0, #20
 800b4cc:	9300      	str	r3, [sp, #0]
 800b4ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b4d2:	9301      	str	r3, [sp, #4]
 800b4d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b4d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b4dc:	3301      	adds	r3, #1
 800b4de:	429a      	cmp	r2, r3
 800b4e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b4e4:	fbb2 f6f3 	udiv	r6, r2, r3
 800b4e8:	d32e      	bcc.n	800b548 <quorem+0x96>
 800b4ea:	f04f 0a00 	mov.w	sl, #0
 800b4ee:	46c4      	mov	ip, r8
 800b4f0:	46ae      	mov	lr, r5
 800b4f2:	46d3      	mov	fp, sl
 800b4f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b4f8:	b298      	uxth	r0, r3
 800b4fa:	fb06 a000 	mla	r0, r6, r0, sl
 800b4fe:	0c02      	lsrs	r2, r0, #16
 800b500:	0c1b      	lsrs	r3, r3, #16
 800b502:	fb06 2303 	mla	r3, r6, r3, r2
 800b506:	f8de 2000 	ldr.w	r2, [lr]
 800b50a:	b280      	uxth	r0, r0
 800b50c:	b292      	uxth	r2, r2
 800b50e:	1a12      	subs	r2, r2, r0
 800b510:	445a      	add	r2, fp
 800b512:	f8de 0000 	ldr.w	r0, [lr]
 800b516:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b51a:	b29b      	uxth	r3, r3
 800b51c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b520:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b524:	b292      	uxth	r2, r2
 800b526:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b52a:	45e1      	cmp	r9, ip
 800b52c:	f84e 2b04 	str.w	r2, [lr], #4
 800b530:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b534:	d2de      	bcs.n	800b4f4 <quorem+0x42>
 800b536:	9b00      	ldr	r3, [sp, #0]
 800b538:	58eb      	ldr	r3, [r5, r3]
 800b53a:	b92b      	cbnz	r3, 800b548 <quorem+0x96>
 800b53c:	9b01      	ldr	r3, [sp, #4]
 800b53e:	3b04      	subs	r3, #4
 800b540:	429d      	cmp	r5, r3
 800b542:	461a      	mov	r2, r3
 800b544:	d32f      	bcc.n	800b5a6 <quorem+0xf4>
 800b546:	613c      	str	r4, [r7, #16]
 800b548:	4638      	mov	r0, r7
 800b54a:	f001 f97f 	bl	800c84c <__mcmp>
 800b54e:	2800      	cmp	r0, #0
 800b550:	db25      	blt.n	800b59e <quorem+0xec>
 800b552:	4629      	mov	r1, r5
 800b554:	2000      	movs	r0, #0
 800b556:	f858 2b04 	ldr.w	r2, [r8], #4
 800b55a:	f8d1 c000 	ldr.w	ip, [r1]
 800b55e:	fa1f fe82 	uxth.w	lr, r2
 800b562:	fa1f f38c 	uxth.w	r3, ip
 800b566:	eba3 030e 	sub.w	r3, r3, lr
 800b56a:	4403      	add	r3, r0
 800b56c:	0c12      	lsrs	r2, r2, #16
 800b56e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b572:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b576:	b29b      	uxth	r3, r3
 800b578:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b57c:	45c1      	cmp	r9, r8
 800b57e:	f841 3b04 	str.w	r3, [r1], #4
 800b582:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b586:	d2e6      	bcs.n	800b556 <quorem+0xa4>
 800b588:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b58c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b590:	b922      	cbnz	r2, 800b59c <quorem+0xea>
 800b592:	3b04      	subs	r3, #4
 800b594:	429d      	cmp	r5, r3
 800b596:	461a      	mov	r2, r3
 800b598:	d30b      	bcc.n	800b5b2 <quorem+0x100>
 800b59a:	613c      	str	r4, [r7, #16]
 800b59c:	3601      	adds	r6, #1
 800b59e:	4630      	mov	r0, r6
 800b5a0:	b003      	add	sp, #12
 800b5a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5a6:	6812      	ldr	r2, [r2, #0]
 800b5a8:	3b04      	subs	r3, #4
 800b5aa:	2a00      	cmp	r2, #0
 800b5ac:	d1cb      	bne.n	800b546 <quorem+0x94>
 800b5ae:	3c01      	subs	r4, #1
 800b5b0:	e7c6      	b.n	800b540 <quorem+0x8e>
 800b5b2:	6812      	ldr	r2, [r2, #0]
 800b5b4:	3b04      	subs	r3, #4
 800b5b6:	2a00      	cmp	r2, #0
 800b5b8:	d1ef      	bne.n	800b59a <quorem+0xe8>
 800b5ba:	3c01      	subs	r4, #1
 800b5bc:	e7ea      	b.n	800b594 <quorem+0xe2>
 800b5be:	2000      	movs	r0, #0
 800b5c0:	e7ee      	b.n	800b5a0 <quorem+0xee>
 800b5c2:	0000      	movs	r0, r0
 800b5c4:	0000      	movs	r0, r0
	...

0800b5c8 <_dtoa_r>:
 800b5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5cc:	69c7      	ldr	r7, [r0, #28]
 800b5ce:	b097      	sub	sp, #92	@ 0x5c
 800b5d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b5d4:	ec55 4b10 	vmov	r4, r5, d0
 800b5d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b5da:	9107      	str	r1, [sp, #28]
 800b5dc:	4681      	mov	r9, r0
 800b5de:	920c      	str	r2, [sp, #48]	@ 0x30
 800b5e0:	9311      	str	r3, [sp, #68]	@ 0x44
 800b5e2:	b97f      	cbnz	r7, 800b604 <_dtoa_r+0x3c>
 800b5e4:	2010      	movs	r0, #16
 800b5e6:	f000 fe09 	bl	800c1fc <malloc>
 800b5ea:	4602      	mov	r2, r0
 800b5ec:	f8c9 001c 	str.w	r0, [r9, #28]
 800b5f0:	b920      	cbnz	r0, 800b5fc <_dtoa_r+0x34>
 800b5f2:	4ba9      	ldr	r3, [pc, #676]	@ (800b898 <_dtoa_r+0x2d0>)
 800b5f4:	21ef      	movs	r1, #239	@ 0xef
 800b5f6:	48a9      	ldr	r0, [pc, #676]	@ (800b89c <_dtoa_r+0x2d4>)
 800b5f8:	f001 fcd0 	bl	800cf9c <__assert_func>
 800b5fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b600:	6007      	str	r7, [r0, #0]
 800b602:	60c7      	str	r7, [r0, #12]
 800b604:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b608:	6819      	ldr	r1, [r3, #0]
 800b60a:	b159      	cbz	r1, 800b624 <_dtoa_r+0x5c>
 800b60c:	685a      	ldr	r2, [r3, #4]
 800b60e:	604a      	str	r2, [r1, #4]
 800b610:	2301      	movs	r3, #1
 800b612:	4093      	lsls	r3, r2
 800b614:	608b      	str	r3, [r1, #8]
 800b616:	4648      	mov	r0, r9
 800b618:	f000 fee6 	bl	800c3e8 <_Bfree>
 800b61c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b620:	2200      	movs	r2, #0
 800b622:	601a      	str	r2, [r3, #0]
 800b624:	1e2b      	subs	r3, r5, #0
 800b626:	bfb9      	ittee	lt
 800b628:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b62c:	9305      	strlt	r3, [sp, #20]
 800b62e:	2300      	movge	r3, #0
 800b630:	6033      	strge	r3, [r6, #0]
 800b632:	9f05      	ldr	r7, [sp, #20]
 800b634:	4b9a      	ldr	r3, [pc, #616]	@ (800b8a0 <_dtoa_r+0x2d8>)
 800b636:	bfbc      	itt	lt
 800b638:	2201      	movlt	r2, #1
 800b63a:	6032      	strlt	r2, [r6, #0]
 800b63c:	43bb      	bics	r3, r7
 800b63e:	d112      	bne.n	800b666 <_dtoa_r+0x9e>
 800b640:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b642:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b646:	6013      	str	r3, [r2, #0]
 800b648:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b64c:	4323      	orrs	r3, r4
 800b64e:	f000 855a 	beq.w	800c106 <_dtoa_r+0xb3e>
 800b652:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b654:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b8b4 <_dtoa_r+0x2ec>
 800b658:	2b00      	cmp	r3, #0
 800b65a:	f000 855c 	beq.w	800c116 <_dtoa_r+0xb4e>
 800b65e:	f10a 0303 	add.w	r3, sl, #3
 800b662:	f000 bd56 	b.w	800c112 <_dtoa_r+0xb4a>
 800b666:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b66a:	2200      	movs	r2, #0
 800b66c:	ec51 0b17 	vmov	r0, r1, d7
 800b670:	2300      	movs	r3, #0
 800b672:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b676:	f7f5 fa47 	bl	8000b08 <__aeabi_dcmpeq>
 800b67a:	4680      	mov	r8, r0
 800b67c:	b158      	cbz	r0, 800b696 <_dtoa_r+0xce>
 800b67e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b680:	2301      	movs	r3, #1
 800b682:	6013      	str	r3, [r2, #0]
 800b684:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b686:	b113      	cbz	r3, 800b68e <_dtoa_r+0xc6>
 800b688:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b68a:	4b86      	ldr	r3, [pc, #536]	@ (800b8a4 <_dtoa_r+0x2dc>)
 800b68c:	6013      	str	r3, [r2, #0]
 800b68e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b8b8 <_dtoa_r+0x2f0>
 800b692:	f000 bd40 	b.w	800c116 <_dtoa_r+0xb4e>
 800b696:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b69a:	aa14      	add	r2, sp, #80	@ 0x50
 800b69c:	a915      	add	r1, sp, #84	@ 0x54
 800b69e:	4648      	mov	r0, r9
 800b6a0:	f001 f984 	bl	800c9ac <__d2b>
 800b6a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b6a8:	9002      	str	r0, [sp, #8]
 800b6aa:	2e00      	cmp	r6, #0
 800b6ac:	d078      	beq.n	800b7a0 <_dtoa_r+0x1d8>
 800b6ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b6b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b6b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b6bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b6c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b6c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b6c8:	4619      	mov	r1, r3
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	4b76      	ldr	r3, [pc, #472]	@ (800b8a8 <_dtoa_r+0x2e0>)
 800b6ce:	f7f4 fdfb 	bl	80002c8 <__aeabi_dsub>
 800b6d2:	a36b      	add	r3, pc, #428	@ (adr r3, 800b880 <_dtoa_r+0x2b8>)
 800b6d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6d8:	f7f4 ffae 	bl	8000638 <__aeabi_dmul>
 800b6dc:	a36a      	add	r3, pc, #424	@ (adr r3, 800b888 <_dtoa_r+0x2c0>)
 800b6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e2:	f7f4 fdf3 	bl	80002cc <__adddf3>
 800b6e6:	4604      	mov	r4, r0
 800b6e8:	4630      	mov	r0, r6
 800b6ea:	460d      	mov	r5, r1
 800b6ec:	f7f4 ff3a 	bl	8000564 <__aeabi_i2d>
 800b6f0:	a367      	add	r3, pc, #412	@ (adr r3, 800b890 <_dtoa_r+0x2c8>)
 800b6f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6f6:	f7f4 ff9f 	bl	8000638 <__aeabi_dmul>
 800b6fa:	4602      	mov	r2, r0
 800b6fc:	460b      	mov	r3, r1
 800b6fe:	4620      	mov	r0, r4
 800b700:	4629      	mov	r1, r5
 800b702:	f7f4 fde3 	bl	80002cc <__adddf3>
 800b706:	4604      	mov	r4, r0
 800b708:	460d      	mov	r5, r1
 800b70a:	f7f5 fa45 	bl	8000b98 <__aeabi_d2iz>
 800b70e:	2200      	movs	r2, #0
 800b710:	4607      	mov	r7, r0
 800b712:	2300      	movs	r3, #0
 800b714:	4620      	mov	r0, r4
 800b716:	4629      	mov	r1, r5
 800b718:	f7f5 fa00 	bl	8000b1c <__aeabi_dcmplt>
 800b71c:	b140      	cbz	r0, 800b730 <_dtoa_r+0x168>
 800b71e:	4638      	mov	r0, r7
 800b720:	f7f4 ff20 	bl	8000564 <__aeabi_i2d>
 800b724:	4622      	mov	r2, r4
 800b726:	462b      	mov	r3, r5
 800b728:	f7f5 f9ee 	bl	8000b08 <__aeabi_dcmpeq>
 800b72c:	b900      	cbnz	r0, 800b730 <_dtoa_r+0x168>
 800b72e:	3f01      	subs	r7, #1
 800b730:	2f16      	cmp	r7, #22
 800b732:	d852      	bhi.n	800b7da <_dtoa_r+0x212>
 800b734:	4b5d      	ldr	r3, [pc, #372]	@ (800b8ac <_dtoa_r+0x2e4>)
 800b736:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b73e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b742:	f7f5 f9eb 	bl	8000b1c <__aeabi_dcmplt>
 800b746:	2800      	cmp	r0, #0
 800b748:	d049      	beq.n	800b7de <_dtoa_r+0x216>
 800b74a:	3f01      	subs	r7, #1
 800b74c:	2300      	movs	r3, #0
 800b74e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b750:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b752:	1b9b      	subs	r3, r3, r6
 800b754:	1e5a      	subs	r2, r3, #1
 800b756:	bf45      	ittet	mi
 800b758:	f1c3 0301 	rsbmi	r3, r3, #1
 800b75c:	9300      	strmi	r3, [sp, #0]
 800b75e:	2300      	movpl	r3, #0
 800b760:	2300      	movmi	r3, #0
 800b762:	9206      	str	r2, [sp, #24]
 800b764:	bf54      	ite	pl
 800b766:	9300      	strpl	r3, [sp, #0]
 800b768:	9306      	strmi	r3, [sp, #24]
 800b76a:	2f00      	cmp	r7, #0
 800b76c:	db39      	blt.n	800b7e2 <_dtoa_r+0x21a>
 800b76e:	9b06      	ldr	r3, [sp, #24]
 800b770:	970d      	str	r7, [sp, #52]	@ 0x34
 800b772:	443b      	add	r3, r7
 800b774:	9306      	str	r3, [sp, #24]
 800b776:	2300      	movs	r3, #0
 800b778:	9308      	str	r3, [sp, #32]
 800b77a:	9b07      	ldr	r3, [sp, #28]
 800b77c:	2b09      	cmp	r3, #9
 800b77e:	d863      	bhi.n	800b848 <_dtoa_r+0x280>
 800b780:	2b05      	cmp	r3, #5
 800b782:	bfc4      	itt	gt
 800b784:	3b04      	subgt	r3, #4
 800b786:	9307      	strgt	r3, [sp, #28]
 800b788:	9b07      	ldr	r3, [sp, #28]
 800b78a:	f1a3 0302 	sub.w	r3, r3, #2
 800b78e:	bfcc      	ite	gt
 800b790:	2400      	movgt	r4, #0
 800b792:	2401      	movle	r4, #1
 800b794:	2b03      	cmp	r3, #3
 800b796:	d863      	bhi.n	800b860 <_dtoa_r+0x298>
 800b798:	e8df f003 	tbb	[pc, r3]
 800b79c:	2b375452 	.word	0x2b375452
 800b7a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b7a4:	441e      	add	r6, r3
 800b7a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b7aa:	2b20      	cmp	r3, #32
 800b7ac:	bfc1      	itttt	gt
 800b7ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b7b2:	409f      	lslgt	r7, r3
 800b7b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b7b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b7bc:	bfd6      	itet	le
 800b7be:	f1c3 0320 	rsble	r3, r3, #32
 800b7c2:	ea47 0003 	orrgt.w	r0, r7, r3
 800b7c6:	fa04 f003 	lslle.w	r0, r4, r3
 800b7ca:	f7f4 febb 	bl	8000544 <__aeabi_ui2d>
 800b7ce:	2201      	movs	r2, #1
 800b7d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b7d4:	3e01      	subs	r6, #1
 800b7d6:	9212      	str	r2, [sp, #72]	@ 0x48
 800b7d8:	e776      	b.n	800b6c8 <_dtoa_r+0x100>
 800b7da:	2301      	movs	r3, #1
 800b7dc:	e7b7      	b.n	800b74e <_dtoa_r+0x186>
 800b7de:	9010      	str	r0, [sp, #64]	@ 0x40
 800b7e0:	e7b6      	b.n	800b750 <_dtoa_r+0x188>
 800b7e2:	9b00      	ldr	r3, [sp, #0]
 800b7e4:	1bdb      	subs	r3, r3, r7
 800b7e6:	9300      	str	r3, [sp, #0]
 800b7e8:	427b      	negs	r3, r7
 800b7ea:	9308      	str	r3, [sp, #32]
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	930d      	str	r3, [sp, #52]	@ 0x34
 800b7f0:	e7c3      	b.n	800b77a <_dtoa_r+0x1b2>
 800b7f2:	2301      	movs	r3, #1
 800b7f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b7f8:	eb07 0b03 	add.w	fp, r7, r3
 800b7fc:	f10b 0301 	add.w	r3, fp, #1
 800b800:	2b01      	cmp	r3, #1
 800b802:	9303      	str	r3, [sp, #12]
 800b804:	bfb8      	it	lt
 800b806:	2301      	movlt	r3, #1
 800b808:	e006      	b.n	800b818 <_dtoa_r+0x250>
 800b80a:	2301      	movs	r3, #1
 800b80c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b80e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b810:	2b00      	cmp	r3, #0
 800b812:	dd28      	ble.n	800b866 <_dtoa_r+0x29e>
 800b814:	469b      	mov	fp, r3
 800b816:	9303      	str	r3, [sp, #12]
 800b818:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b81c:	2100      	movs	r1, #0
 800b81e:	2204      	movs	r2, #4
 800b820:	f102 0514 	add.w	r5, r2, #20
 800b824:	429d      	cmp	r5, r3
 800b826:	d926      	bls.n	800b876 <_dtoa_r+0x2ae>
 800b828:	6041      	str	r1, [r0, #4]
 800b82a:	4648      	mov	r0, r9
 800b82c:	f000 fd9c 	bl	800c368 <_Balloc>
 800b830:	4682      	mov	sl, r0
 800b832:	2800      	cmp	r0, #0
 800b834:	d142      	bne.n	800b8bc <_dtoa_r+0x2f4>
 800b836:	4b1e      	ldr	r3, [pc, #120]	@ (800b8b0 <_dtoa_r+0x2e8>)
 800b838:	4602      	mov	r2, r0
 800b83a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b83e:	e6da      	b.n	800b5f6 <_dtoa_r+0x2e>
 800b840:	2300      	movs	r3, #0
 800b842:	e7e3      	b.n	800b80c <_dtoa_r+0x244>
 800b844:	2300      	movs	r3, #0
 800b846:	e7d5      	b.n	800b7f4 <_dtoa_r+0x22c>
 800b848:	2401      	movs	r4, #1
 800b84a:	2300      	movs	r3, #0
 800b84c:	9307      	str	r3, [sp, #28]
 800b84e:	9409      	str	r4, [sp, #36]	@ 0x24
 800b850:	f04f 3bff 	mov.w	fp, #4294967295
 800b854:	2200      	movs	r2, #0
 800b856:	f8cd b00c 	str.w	fp, [sp, #12]
 800b85a:	2312      	movs	r3, #18
 800b85c:	920c      	str	r2, [sp, #48]	@ 0x30
 800b85e:	e7db      	b.n	800b818 <_dtoa_r+0x250>
 800b860:	2301      	movs	r3, #1
 800b862:	9309      	str	r3, [sp, #36]	@ 0x24
 800b864:	e7f4      	b.n	800b850 <_dtoa_r+0x288>
 800b866:	f04f 0b01 	mov.w	fp, #1
 800b86a:	f8cd b00c 	str.w	fp, [sp, #12]
 800b86e:	465b      	mov	r3, fp
 800b870:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b874:	e7d0      	b.n	800b818 <_dtoa_r+0x250>
 800b876:	3101      	adds	r1, #1
 800b878:	0052      	lsls	r2, r2, #1
 800b87a:	e7d1      	b.n	800b820 <_dtoa_r+0x258>
 800b87c:	f3af 8000 	nop.w
 800b880:	636f4361 	.word	0x636f4361
 800b884:	3fd287a7 	.word	0x3fd287a7
 800b888:	8b60c8b3 	.word	0x8b60c8b3
 800b88c:	3fc68a28 	.word	0x3fc68a28
 800b890:	509f79fb 	.word	0x509f79fb
 800b894:	3fd34413 	.word	0x3fd34413
 800b898:	0800e491 	.word	0x0800e491
 800b89c:	0800e4a8 	.word	0x0800e4a8
 800b8a0:	7ff00000 	.word	0x7ff00000
 800b8a4:	0800e461 	.word	0x0800e461
 800b8a8:	3ff80000 	.word	0x3ff80000
 800b8ac:	0800e5f8 	.word	0x0800e5f8
 800b8b0:	0800e500 	.word	0x0800e500
 800b8b4:	0800e48d 	.word	0x0800e48d
 800b8b8:	0800e460 	.word	0x0800e460
 800b8bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b8c0:	6018      	str	r0, [r3, #0]
 800b8c2:	9b03      	ldr	r3, [sp, #12]
 800b8c4:	2b0e      	cmp	r3, #14
 800b8c6:	f200 80a1 	bhi.w	800ba0c <_dtoa_r+0x444>
 800b8ca:	2c00      	cmp	r4, #0
 800b8cc:	f000 809e 	beq.w	800ba0c <_dtoa_r+0x444>
 800b8d0:	2f00      	cmp	r7, #0
 800b8d2:	dd33      	ble.n	800b93c <_dtoa_r+0x374>
 800b8d4:	4b9c      	ldr	r3, [pc, #624]	@ (800bb48 <_dtoa_r+0x580>)
 800b8d6:	f007 020f 	and.w	r2, r7, #15
 800b8da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b8de:	ed93 7b00 	vldr	d7, [r3]
 800b8e2:	05f8      	lsls	r0, r7, #23
 800b8e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b8e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b8ec:	d516      	bpl.n	800b91c <_dtoa_r+0x354>
 800b8ee:	4b97      	ldr	r3, [pc, #604]	@ (800bb4c <_dtoa_r+0x584>)
 800b8f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b8f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b8f8:	f7f4 ffc8 	bl	800088c <__aeabi_ddiv>
 800b8fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b900:	f004 040f 	and.w	r4, r4, #15
 800b904:	2603      	movs	r6, #3
 800b906:	4d91      	ldr	r5, [pc, #580]	@ (800bb4c <_dtoa_r+0x584>)
 800b908:	b954      	cbnz	r4, 800b920 <_dtoa_r+0x358>
 800b90a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b90e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b912:	f7f4 ffbb 	bl	800088c <__aeabi_ddiv>
 800b916:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b91a:	e028      	b.n	800b96e <_dtoa_r+0x3a6>
 800b91c:	2602      	movs	r6, #2
 800b91e:	e7f2      	b.n	800b906 <_dtoa_r+0x33e>
 800b920:	07e1      	lsls	r1, r4, #31
 800b922:	d508      	bpl.n	800b936 <_dtoa_r+0x36e>
 800b924:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b928:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b92c:	f7f4 fe84 	bl	8000638 <__aeabi_dmul>
 800b930:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b934:	3601      	adds	r6, #1
 800b936:	1064      	asrs	r4, r4, #1
 800b938:	3508      	adds	r5, #8
 800b93a:	e7e5      	b.n	800b908 <_dtoa_r+0x340>
 800b93c:	f000 80af 	beq.w	800ba9e <_dtoa_r+0x4d6>
 800b940:	427c      	negs	r4, r7
 800b942:	4b81      	ldr	r3, [pc, #516]	@ (800bb48 <_dtoa_r+0x580>)
 800b944:	4d81      	ldr	r5, [pc, #516]	@ (800bb4c <_dtoa_r+0x584>)
 800b946:	f004 020f 	and.w	r2, r4, #15
 800b94a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b952:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b956:	f7f4 fe6f 	bl	8000638 <__aeabi_dmul>
 800b95a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b95e:	1124      	asrs	r4, r4, #4
 800b960:	2300      	movs	r3, #0
 800b962:	2602      	movs	r6, #2
 800b964:	2c00      	cmp	r4, #0
 800b966:	f040 808f 	bne.w	800ba88 <_dtoa_r+0x4c0>
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d1d3      	bne.n	800b916 <_dtoa_r+0x34e>
 800b96e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b970:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b974:	2b00      	cmp	r3, #0
 800b976:	f000 8094 	beq.w	800baa2 <_dtoa_r+0x4da>
 800b97a:	4b75      	ldr	r3, [pc, #468]	@ (800bb50 <_dtoa_r+0x588>)
 800b97c:	2200      	movs	r2, #0
 800b97e:	4620      	mov	r0, r4
 800b980:	4629      	mov	r1, r5
 800b982:	f7f5 f8cb 	bl	8000b1c <__aeabi_dcmplt>
 800b986:	2800      	cmp	r0, #0
 800b988:	f000 808b 	beq.w	800baa2 <_dtoa_r+0x4da>
 800b98c:	9b03      	ldr	r3, [sp, #12]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	f000 8087 	beq.w	800baa2 <_dtoa_r+0x4da>
 800b994:	f1bb 0f00 	cmp.w	fp, #0
 800b998:	dd34      	ble.n	800ba04 <_dtoa_r+0x43c>
 800b99a:	4620      	mov	r0, r4
 800b99c:	4b6d      	ldr	r3, [pc, #436]	@ (800bb54 <_dtoa_r+0x58c>)
 800b99e:	2200      	movs	r2, #0
 800b9a0:	4629      	mov	r1, r5
 800b9a2:	f7f4 fe49 	bl	8000638 <__aeabi_dmul>
 800b9a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b9aa:	f107 38ff 	add.w	r8, r7, #4294967295
 800b9ae:	3601      	adds	r6, #1
 800b9b0:	465c      	mov	r4, fp
 800b9b2:	4630      	mov	r0, r6
 800b9b4:	f7f4 fdd6 	bl	8000564 <__aeabi_i2d>
 800b9b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b9bc:	f7f4 fe3c 	bl	8000638 <__aeabi_dmul>
 800b9c0:	4b65      	ldr	r3, [pc, #404]	@ (800bb58 <_dtoa_r+0x590>)
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	f7f4 fc82 	bl	80002cc <__adddf3>
 800b9c8:	4605      	mov	r5, r0
 800b9ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b9ce:	2c00      	cmp	r4, #0
 800b9d0:	d16a      	bne.n	800baa8 <_dtoa_r+0x4e0>
 800b9d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9d6:	4b61      	ldr	r3, [pc, #388]	@ (800bb5c <_dtoa_r+0x594>)
 800b9d8:	2200      	movs	r2, #0
 800b9da:	f7f4 fc75 	bl	80002c8 <__aeabi_dsub>
 800b9de:	4602      	mov	r2, r0
 800b9e0:	460b      	mov	r3, r1
 800b9e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b9e6:	462a      	mov	r2, r5
 800b9e8:	4633      	mov	r3, r6
 800b9ea:	f7f5 f8b5 	bl	8000b58 <__aeabi_dcmpgt>
 800b9ee:	2800      	cmp	r0, #0
 800b9f0:	f040 8298 	bne.w	800bf24 <_dtoa_r+0x95c>
 800b9f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b9f8:	462a      	mov	r2, r5
 800b9fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b9fe:	f7f5 f88d 	bl	8000b1c <__aeabi_dcmplt>
 800ba02:	bb38      	cbnz	r0, 800ba54 <_dtoa_r+0x48c>
 800ba04:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ba08:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ba0c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	f2c0 8157 	blt.w	800bcc2 <_dtoa_r+0x6fa>
 800ba14:	2f0e      	cmp	r7, #14
 800ba16:	f300 8154 	bgt.w	800bcc2 <_dtoa_r+0x6fa>
 800ba1a:	4b4b      	ldr	r3, [pc, #300]	@ (800bb48 <_dtoa_r+0x580>)
 800ba1c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ba20:	ed93 7b00 	vldr	d7, [r3]
 800ba24:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	ed8d 7b00 	vstr	d7, [sp]
 800ba2c:	f280 80e5 	bge.w	800bbfa <_dtoa_r+0x632>
 800ba30:	9b03      	ldr	r3, [sp, #12]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	f300 80e1 	bgt.w	800bbfa <_dtoa_r+0x632>
 800ba38:	d10c      	bne.n	800ba54 <_dtoa_r+0x48c>
 800ba3a:	4b48      	ldr	r3, [pc, #288]	@ (800bb5c <_dtoa_r+0x594>)
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	ec51 0b17 	vmov	r0, r1, d7
 800ba42:	f7f4 fdf9 	bl	8000638 <__aeabi_dmul>
 800ba46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba4a:	f7f5 f87b 	bl	8000b44 <__aeabi_dcmpge>
 800ba4e:	2800      	cmp	r0, #0
 800ba50:	f000 8266 	beq.w	800bf20 <_dtoa_r+0x958>
 800ba54:	2400      	movs	r4, #0
 800ba56:	4625      	mov	r5, r4
 800ba58:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ba5a:	4656      	mov	r6, sl
 800ba5c:	ea6f 0803 	mvn.w	r8, r3
 800ba60:	2700      	movs	r7, #0
 800ba62:	4621      	mov	r1, r4
 800ba64:	4648      	mov	r0, r9
 800ba66:	f000 fcbf 	bl	800c3e8 <_Bfree>
 800ba6a:	2d00      	cmp	r5, #0
 800ba6c:	f000 80bd 	beq.w	800bbea <_dtoa_r+0x622>
 800ba70:	b12f      	cbz	r7, 800ba7e <_dtoa_r+0x4b6>
 800ba72:	42af      	cmp	r7, r5
 800ba74:	d003      	beq.n	800ba7e <_dtoa_r+0x4b6>
 800ba76:	4639      	mov	r1, r7
 800ba78:	4648      	mov	r0, r9
 800ba7a:	f000 fcb5 	bl	800c3e8 <_Bfree>
 800ba7e:	4629      	mov	r1, r5
 800ba80:	4648      	mov	r0, r9
 800ba82:	f000 fcb1 	bl	800c3e8 <_Bfree>
 800ba86:	e0b0      	b.n	800bbea <_dtoa_r+0x622>
 800ba88:	07e2      	lsls	r2, r4, #31
 800ba8a:	d505      	bpl.n	800ba98 <_dtoa_r+0x4d0>
 800ba8c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ba90:	f7f4 fdd2 	bl	8000638 <__aeabi_dmul>
 800ba94:	3601      	adds	r6, #1
 800ba96:	2301      	movs	r3, #1
 800ba98:	1064      	asrs	r4, r4, #1
 800ba9a:	3508      	adds	r5, #8
 800ba9c:	e762      	b.n	800b964 <_dtoa_r+0x39c>
 800ba9e:	2602      	movs	r6, #2
 800baa0:	e765      	b.n	800b96e <_dtoa_r+0x3a6>
 800baa2:	9c03      	ldr	r4, [sp, #12]
 800baa4:	46b8      	mov	r8, r7
 800baa6:	e784      	b.n	800b9b2 <_dtoa_r+0x3ea>
 800baa8:	4b27      	ldr	r3, [pc, #156]	@ (800bb48 <_dtoa_r+0x580>)
 800baaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800baac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bab0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bab4:	4454      	add	r4, sl
 800bab6:	2900      	cmp	r1, #0
 800bab8:	d054      	beq.n	800bb64 <_dtoa_r+0x59c>
 800baba:	4929      	ldr	r1, [pc, #164]	@ (800bb60 <_dtoa_r+0x598>)
 800babc:	2000      	movs	r0, #0
 800babe:	f7f4 fee5 	bl	800088c <__aeabi_ddiv>
 800bac2:	4633      	mov	r3, r6
 800bac4:	462a      	mov	r2, r5
 800bac6:	f7f4 fbff 	bl	80002c8 <__aeabi_dsub>
 800baca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bace:	4656      	mov	r6, sl
 800bad0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bad4:	f7f5 f860 	bl	8000b98 <__aeabi_d2iz>
 800bad8:	4605      	mov	r5, r0
 800bada:	f7f4 fd43 	bl	8000564 <__aeabi_i2d>
 800bade:	4602      	mov	r2, r0
 800bae0:	460b      	mov	r3, r1
 800bae2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bae6:	f7f4 fbef 	bl	80002c8 <__aeabi_dsub>
 800baea:	3530      	adds	r5, #48	@ 0x30
 800baec:	4602      	mov	r2, r0
 800baee:	460b      	mov	r3, r1
 800baf0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800baf4:	f806 5b01 	strb.w	r5, [r6], #1
 800baf8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bafc:	f7f5 f80e 	bl	8000b1c <__aeabi_dcmplt>
 800bb00:	2800      	cmp	r0, #0
 800bb02:	d172      	bne.n	800bbea <_dtoa_r+0x622>
 800bb04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb08:	4911      	ldr	r1, [pc, #68]	@ (800bb50 <_dtoa_r+0x588>)
 800bb0a:	2000      	movs	r0, #0
 800bb0c:	f7f4 fbdc 	bl	80002c8 <__aeabi_dsub>
 800bb10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bb14:	f7f5 f802 	bl	8000b1c <__aeabi_dcmplt>
 800bb18:	2800      	cmp	r0, #0
 800bb1a:	f040 80b4 	bne.w	800bc86 <_dtoa_r+0x6be>
 800bb1e:	42a6      	cmp	r6, r4
 800bb20:	f43f af70 	beq.w	800ba04 <_dtoa_r+0x43c>
 800bb24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bb28:	4b0a      	ldr	r3, [pc, #40]	@ (800bb54 <_dtoa_r+0x58c>)
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	f7f4 fd84 	bl	8000638 <__aeabi_dmul>
 800bb30:	4b08      	ldr	r3, [pc, #32]	@ (800bb54 <_dtoa_r+0x58c>)
 800bb32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bb36:	2200      	movs	r2, #0
 800bb38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb3c:	f7f4 fd7c 	bl	8000638 <__aeabi_dmul>
 800bb40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb44:	e7c4      	b.n	800bad0 <_dtoa_r+0x508>
 800bb46:	bf00      	nop
 800bb48:	0800e5f8 	.word	0x0800e5f8
 800bb4c:	0800e5d0 	.word	0x0800e5d0
 800bb50:	3ff00000 	.word	0x3ff00000
 800bb54:	40240000 	.word	0x40240000
 800bb58:	401c0000 	.word	0x401c0000
 800bb5c:	40140000 	.word	0x40140000
 800bb60:	3fe00000 	.word	0x3fe00000
 800bb64:	4631      	mov	r1, r6
 800bb66:	4628      	mov	r0, r5
 800bb68:	f7f4 fd66 	bl	8000638 <__aeabi_dmul>
 800bb6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bb70:	9413      	str	r4, [sp, #76]	@ 0x4c
 800bb72:	4656      	mov	r6, sl
 800bb74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb78:	f7f5 f80e 	bl	8000b98 <__aeabi_d2iz>
 800bb7c:	4605      	mov	r5, r0
 800bb7e:	f7f4 fcf1 	bl	8000564 <__aeabi_i2d>
 800bb82:	4602      	mov	r2, r0
 800bb84:	460b      	mov	r3, r1
 800bb86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb8a:	f7f4 fb9d 	bl	80002c8 <__aeabi_dsub>
 800bb8e:	3530      	adds	r5, #48	@ 0x30
 800bb90:	f806 5b01 	strb.w	r5, [r6], #1
 800bb94:	4602      	mov	r2, r0
 800bb96:	460b      	mov	r3, r1
 800bb98:	42a6      	cmp	r6, r4
 800bb9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bb9e:	f04f 0200 	mov.w	r2, #0
 800bba2:	d124      	bne.n	800bbee <_dtoa_r+0x626>
 800bba4:	4baf      	ldr	r3, [pc, #700]	@ (800be64 <_dtoa_r+0x89c>)
 800bba6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bbaa:	f7f4 fb8f 	bl	80002cc <__adddf3>
 800bbae:	4602      	mov	r2, r0
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bbb6:	f7f4 ffcf 	bl	8000b58 <__aeabi_dcmpgt>
 800bbba:	2800      	cmp	r0, #0
 800bbbc:	d163      	bne.n	800bc86 <_dtoa_r+0x6be>
 800bbbe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bbc2:	49a8      	ldr	r1, [pc, #672]	@ (800be64 <_dtoa_r+0x89c>)
 800bbc4:	2000      	movs	r0, #0
 800bbc6:	f7f4 fb7f 	bl	80002c8 <__aeabi_dsub>
 800bbca:	4602      	mov	r2, r0
 800bbcc:	460b      	mov	r3, r1
 800bbce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bbd2:	f7f4 ffa3 	bl	8000b1c <__aeabi_dcmplt>
 800bbd6:	2800      	cmp	r0, #0
 800bbd8:	f43f af14 	beq.w	800ba04 <_dtoa_r+0x43c>
 800bbdc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bbde:	1e73      	subs	r3, r6, #1
 800bbe0:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bbe2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bbe6:	2b30      	cmp	r3, #48	@ 0x30
 800bbe8:	d0f8      	beq.n	800bbdc <_dtoa_r+0x614>
 800bbea:	4647      	mov	r7, r8
 800bbec:	e03b      	b.n	800bc66 <_dtoa_r+0x69e>
 800bbee:	4b9e      	ldr	r3, [pc, #632]	@ (800be68 <_dtoa_r+0x8a0>)
 800bbf0:	f7f4 fd22 	bl	8000638 <__aeabi_dmul>
 800bbf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbf8:	e7bc      	b.n	800bb74 <_dtoa_r+0x5ac>
 800bbfa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bbfe:	4656      	mov	r6, sl
 800bc00:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc04:	4620      	mov	r0, r4
 800bc06:	4629      	mov	r1, r5
 800bc08:	f7f4 fe40 	bl	800088c <__aeabi_ddiv>
 800bc0c:	f7f4 ffc4 	bl	8000b98 <__aeabi_d2iz>
 800bc10:	4680      	mov	r8, r0
 800bc12:	f7f4 fca7 	bl	8000564 <__aeabi_i2d>
 800bc16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc1a:	f7f4 fd0d 	bl	8000638 <__aeabi_dmul>
 800bc1e:	4602      	mov	r2, r0
 800bc20:	460b      	mov	r3, r1
 800bc22:	4620      	mov	r0, r4
 800bc24:	4629      	mov	r1, r5
 800bc26:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bc2a:	f7f4 fb4d 	bl	80002c8 <__aeabi_dsub>
 800bc2e:	f806 4b01 	strb.w	r4, [r6], #1
 800bc32:	9d03      	ldr	r5, [sp, #12]
 800bc34:	eba6 040a 	sub.w	r4, r6, sl
 800bc38:	42a5      	cmp	r5, r4
 800bc3a:	4602      	mov	r2, r0
 800bc3c:	460b      	mov	r3, r1
 800bc3e:	d133      	bne.n	800bca8 <_dtoa_r+0x6e0>
 800bc40:	f7f4 fb44 	bl	80002cc <__adddf3>
 800bc44:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc48:	4604      	mov	r4, r0
 800bc4a:	460d      	mov	r5, r1
 800bc4c:	f7f4 ff84 	bl	8000b58 <__aeabi_dcmpgt>
 800bc50:	b9c0      	cbnz	r0, 800bc84 <_dtoa_r+0x6bc>
 800bc52:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc56:	4620      	mov	r0, r4
 800bc58:	4629      	mov	r1, r5
 800bc5a:	f7f4 ff55 	bl	8000b08 <__aeabi_dcmpeq>
 800bc5e:	b110      	cbz	r0, 800bc66 <_dtoa_r+0x69e>
 800bc60:	f018 0f01 	tst.w	r8, #1
 800bc64:	d10e      	bne.n	800bc84 <_dtoa_r+0x6bc>
 800bc66:	9902      	ldr	r1, [sp, #8]
 800bc68:	4648      	mov	r0, r9
 800bc6a:	f000 fbbd 	bl	800c3e8 <_Bfree>
 800bc6e:	2300      	movs	r3, #0
 800bc70:	7033      	strb	r3, [r6, #0]
 800bc72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bc74:	3701      	adds	r7, #1
 800bc76:	601f      	str	r7, [r3, #0]
 800bc78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	f000 824b 	beq.w	800c116 <_dtoa_r+0xb4e>
 800bc80:	601e      	str	r6, [r3, #0]
 800bc82:	e248      	b.n	800c116 <_dtoa_r+0xb4e>
 800bc84:	46b8      	mov	r8, r7
 800bc86:	4633      	mov	r3, r6
 800bc88:	461e      	mov	r6, r3
 800bc8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc8e:	2a39      	cmp	r2, #57	@ 0x39
 800bc90:	d106      	bne.n	800bca0 <_dtoa_r+0x6d8>
 800bc92:	459a      	cmp	sl, r3
 800bc94:	d1f8      	bne.n	800bc88 <_dtoa_r+0x6c0>
 800bc96:	2230      	movs	r2, #48	@ 0x30
 800bc98:	f108 0801 	add.w	r8, r8, #1
 800bc9c:	f88a 2000 	strb.w	r2, [sl]
 800bca0:	781a      	ldrb	r2, [r3, #0]
 800bca2:	3201      	adds	r2, #1
 800bca4:	701a      	strb	r2, [r3, #0]
 800bca6:	e7a0      	b.n	800bbea <_dtoa_r+0x622>
 800bca8:	4b6f      	ldr	r3, [pc, #444]	@ (800be68 <_dtoa_r+0x8a0>)
 800bcaa:	2200      	movs	r2, #0
 800bcac:	f7f4 fcc4 	bl	8000638 <__aeabi_dmul>
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	2300      	movs	r3, #0
 800bcb4:	4604      	mov	r4, r0
 800bcb6:	460d      	mov	r5, r1
 800bcb8:	f7f4 ff26 	bl	8000b08 <__aeabi_dcmpeq>
 800bcbc:	2800      	cmp	r0, #0
 800bcbe:	d09f      	beq.n	800bc00 <_dtoa_r+0x638>
 800bcc0:	e7d1      	b.n	800bc66 <_dtoa_r+0x69e>
 800bcc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bcc4:	2a00      	cmp	r2, #0
 800bcc6:	f000 80ea 	beq.w	800be9e <_dtoa_r+0x8d6>
 800bcca:	9a07      	ldr	r2, [sp, #28]
 800bccc:	2a01      	cmp	r2, #1
 800bcce:	f300 80cd 	bgt.w	800be6c <_dtoa_r+0x8a4>
 800bcd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bcd4:	2a00      	cmp	r2, #0
 800bcd6:	f000 80c1 	beq.w	800be5c <_dtoa_r+0x894>
 800bcda:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bcde:	9c08      	ldr	r4, [sp, #32]
 800bce0:	9e00      	ldr	r6, [sp, #0]
 800bce2:	9a00      	ldr	r2, [sp, #0]
 800bce4:	441a      	add	r2, r3
 800bce6:	9200      	str	r2, [sp, #0]
 800bce8:	9a06      	ldr	r2, [sp, #24]
 800bcea:	2101      	movs	r1, #1
 800bcec:	441a      	add	r2, r3
 800bcee:	4648      	mov	r0, r9
 800bcf0:	9206      	str	r2, [sp, #24]
 800bcf2:	f000 fc2d 	bl	800c550 <__i2b>
 800bcf6:	4605      	mov	r5, r0
 800bcf8:	b166      	cbz	r6, 800bd14 <_dtoa_r+0x74c>
 800bcfa:	9b06      	ldr	r3, [sp, #24]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	dd09      	ble.n	800bd14 <_dtoa_r+0x74c>
 800bd00:	42b3      	cmp	r3, r6
 800bd02:	9a00      	ldr	r2, [sp, #0]
 800bd04:	bfa8      	it	ge
 800bd06:	4633      	movge	r3, r6
 800bd08:	1ad2      	subs	r2, r2, r3
 800bd0a:	9200      	str	r2, [sp, #0]
 800bd0c:	9a06      	ldr	r2, [sp, #24]
 800bd0e:	1af6      	subs	r6, r6, r3
 800bd10:	1ad3      	subs	r3, r2, r3
 800bd12:	9306      	str	r3, [sp, #24]
 800bd14:	9b08      	ldr	r3, [sp, #32]
 800bd16:	b30b      	cbz	r3, 800bd5c <_dtoa_r+0x794>
 800bd18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	f000 80c6 	beq.w	800beac <_dtoa_r+0x8e4>
 800bd20:	2c00      	cmp	r4, #0
 800bd22:	f000 80c0 	beq.w	800bea6 <_dtoa_r+0x8de>
 800bd26:	4629      	mov	r1, r5
 800bd28:	4622      	mov	r2, r4
 800bd2a:	4648      	mov	r0, r9
 800bd2c:	f000 fcc8 	bl	800c6c0 <__pow5mult>
 800bd30:	9a02      	ldr	r2, [sp, #8]
 800bd32:	4601      	mov	r1, r0
 800bd34:	4605      	mov	r5, r0
 800bd36:	4648      	mov	r0, r9
 800bd38:	f000 fc20 	bl	800c57c <__multiply>
 800bd3c:	9902      	ldr	r1, [sp, #8]
 800bd3e:	4680      	mov	r8, r0
 800bd40:	4648      	mov	r0, r9
 800bd42:	f000 fb51 	bl	800c3e8 <_Bfree>
 800bd46:	9b08      	ldr	r3, [sp, #32]
 800bd48:	1b1b      	subs	r3, r3, r4
 800bd4a:	9308      	str	r3, [sp, #32]
 800bd4c:	f000 80b1 	beq.w	800beb2 <_dtoa_r+0x8ea>
 800bd50:	9a08      	ldr	r2, [sp, #32]
 800bd52:	4641      	mov	r1, r8
 800bd54:	4648      	mov	r0, r9
 800bd56:	f000 fcb3 	bl	800c6c0 <__pow5mult>
 800bd5a:	9002      	str	r0, [sp, #8]
 800bd5c:	2101      	movs	r1, #1
 800bd5e:	4648      	mov	r0, r9
 800bd60:	f000 fbf6 	bl	800c550 <__i2b>
 800bd64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bd66:	4604      	mov	r4, r0
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	f000 81d8 	beq.w	800c11e <_dtoa_r+0xb56>
 800bd6e:	461a      	mov	r2, r3
 800bd70:	4601      	mov	r1, r0
 800bd72:	4648      	mov	r0, r9
 800bd74:	f000 fca4 	bl	800c6c0 <__pow5mult>
 800bd78:	9b07      	ldr	r3, [sp, #28]
 800bd7a:	2b01      	cmp	r3, #1
 800bd7c:	4604      	mov	r4, r0
 800bd7e:	f300 809f 	bgt.w	800bec0 <_dtoa_r+0x8f8>
 800bd82:	9b04      	ldr	r3, [sp, #16]
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	f040 8097 	bne.w	800beb8 <_dtoa_r+0x8f0>
 800bd8a:	9b05      	ldr	r3, [sp, #20]
 800bd8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	f040 8093 	bne.w	800bebc <_dtoa_r+0x8f4>
 800bd96:	9b05      	ldr	r3, [sp, #20]
 800bd98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bd9c:	0d1b      	lsrs	r3, r3, #20
 800bd9e:	051b      	lsls	r3, r3, #20
 800bda0:	b133      	cbz	r3, 800bdb0 <_dtoa_r+0x7e8>
 800bda2:	9b00      	ldr	r3, [sp, #0]
 800bda4:	3301      	adds	r3, #1
 800bda6:	9300      	str	r3, [sp, #0]
 800bda8:	9b06      	ldr	r3, [sp, #24]
 800bdaa:	3301      	adds	r3, #1
 800bdac:	9306      	str	r3, [sp, #24]
 800bdae:	2301      	movs	r3, #1
 800bdb0:	9308      	str	r3, [sp, #32]
 800bdb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	f000 81b8 	beq.w	800c12a <_dtoa_r+0xb62>
 800bdba:	6923      	ldr	r3, [r4, #16]
 800bdbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bdc0:	6918      	ldr	r0, [r3, #16]
 800bdc2:	f000 fb79 	bl	800c4b8 <__hi0bits>
 800bdc6:	f1c0 0020 	rsb	r0, r0, #32
 800bdca:	9b06      	ldr	r3, [sp, #24]
 800bdcc:	4418      	add	r0, r3
 800bdce:	f010 001f 	ands.w	r0, r0, #31
 800bdd2:	f000 8082 	beq.w	800beda <_dtoa_r+0x912>
 800bdd6:	f1c0 0320 	rsb	r3, r0, #32
 800bdda:	2b04      	cmp	r3, #4
 800bddc:	dd73      	ble.n	800bec6 <_dtoa_r+0x8fe>
 800bdde:	9b00      	ldr	r3, [sp, #0]
 800bde0:	f1c0 001c 	rsb	r0, r0, #28
 800bde4:	4403      	add	r3, r0
 800bde6:	9300      	str	r3, [sp, #0]
 800bde8:	9b06      	ldr	r3, [sp, #24]
 800bdea:	4403      	add	r3, r0
 800bdec:	4406      	add	r6, r0
 800bdee:	9306      	str	r3, [sp, #24]
 800bdf0:	9b00      	ldr	r3, [sp, #0]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	dd05      	ble.n	800be02 <_dtoa_r+0x83a>
 800bdf6:	9902      	ldr	r1, [sp, #8]
 800bdf8:	461a      	mov	r2, r3
 800bdfa:	4648      	mov	r0, r9
 800bdfc:	f000 fcba 	bl	800c774 <__lshift>
 800be00:	9002      	str	r0, [sp, #8]
 800be02:	9b06      	ldr	r3, [sp, #24]
 800be04:	2b00      	cmp	r3, #0
 800be06:	dd05      	ble.n	800be14 <_dtoa_r+0x84c>
 800be08:	4621      	mov	r1, r4
 800be0a:	461a      	mov	r2, r3
 800be0c:	4648      	mov	r0, r9
 800be0e:	f000 fcb1 	bl	800c774 <__lshift>
 800be12:	4604      	mov	r4, r0
 800be14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800be16:	2b00      	cmp	r3, #0
 800be18:	d061      	beq.n	800bede <_dtoa_r+0x916>
 800be1a:	9802      	ldr	r0, [sp, #8]
 800be1c:	4621      	mov	r1, r4
 800be1e:	f000 fd15 	bl	800c84c <__mcmp>
 800be22:	2800      	cmp	r0, #0
 800be24:	da5b      	bge.n	800bede <_dtoa_r+0x916>
 800be26:	2300      	movs	r3, #0
 800be28:	9902      	ldr	r1, [sp, #8]
 800be2a:	220a      	movs	r2, #10
 800be2c:	4648      	mov	r0, r9
 800be2e:	f000 fafd 	bl	800c42c <__multadd>
 800be32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be34:	9002      	str	r0, [sp, #8]
 800be36:	f107 38ff 	add.w	r8, r7, #4294967295
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	f000 8177 	beq.w	800c12e <_dtoa_r+0xb66>
 800be40:	4629      	mov	r1, r5
 800be42:	2300      	movs	r3, #0
 800be44:	220a      	movs	r2, #10
 800be46:	4648      	mov	r0, r9
 800be48:	f000 faf0 	bl	800c42c <__multadd>
 800be4c:	f1bb 0f00 	cmp.w	fp, #0
 800be50:	4605      	mov	r5, r0
 800be52:	dc6f      	bgt.n	800bf34 <_dtoa_r+0x96c>
 800be54:	9b07      	ldr	r3, [sp, #28]
 800be56:	2b02      	cmp	r3, #2
 800be58:	dc49      	bgt.n	800beee <_dtoa_r+0x926>
 800be5a:	e06b      	b.n	800bf34 <_dtoa_r+0x96c>
 800be5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800be5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800be62:	e73c      	b.n	800bcde <_dtoa_r+0x716>
 800be64:	3fe00000 	.word	0x3fe00000
 800be68:	40240000 	.word	0x40240000
 800be6c:	9b03      	ldr	r3, [sp, #12]
 800be6e:	1e5c      	subs	r4, r3, #1
 800be70:	9b08      	ldr	r3, [sp, #32]
 800be72:	42a3      	cmp	r3, r4
 800be74:	db09      	blt.n	800be8a <_dtoa_r+0x8c2>
 800be76:	1b1c      	subs	r4, r3, r4
 800be78:	9b03      	ldr	r3, [sp, #12]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	f6bf af30 	bge.w	800bce0 <_dtoa_r+0x718>
 800be80:	9b00      	ldr	r3, [sp, #0]
 800be82:	9a03      	ldr	r2, [sp, #12]
 800be84:	1a9e      	subs	r6, r3, r2
 800be86:	2300      	movs	r3, #0
 800be88:	e72b      	b.n	800bce2 <_dtoa_r+0x71a>
 800be8a:	9b08      	ldr	r3, [sp, #32]
 800be8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800be8e:	9408      	str	r4, [sp, #32]
 800be90:	1ae3      	subs	r3, r4, r3
 800be92:	441a      	add	r2, r3
 800be94:	9e00      	ldr	r6, [sp, #0]
 800be96:	9b03      	ldr	r3, [sp, #12]
 800be98:	920d      	str	r2, [sp, #52]	@ 0x34
 800be9a:	2400      	movs	r4, #0
 800be9c:	e721      	b.n	800bce2 <_dtoa_r+0x71a>
 800be9e:	9c08      	ldr	r4, [sp, #32]
 800bea0:	9e00      	ldr	r6, [sp, #0]
 800bea2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800bea4:	e728      	b.n	800bcf8 <_dtoa_r+0x730>
 800bea6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800beaa:	e751      	b.n	800bd50 <_dtoa_r+0x788>
 800beac:	9a08      	ldr	r2, [sp, #32]
 800beae:	9902      	ldr	r1, [sp, #8]
 800beb0:	e750      	b.n	800bd54 <_dtoa_r+0x78c>
 800beb2:	f8cd 8008 	str.w	r8, [sp, #8]
 800beb6:	e751      	b.n	800bd5c <_dtoa_r+0x794>
 800beb8:	2300      	movs	r3, #0
 800beba:	e779      	b.n	800bdb0 <_dtoa_r+0x7e8>
 800bebc:	9b04      	ldr	r3, [sp, #16]
 800bebe:	e777      	b.n	800bdb0 <_dtoa_r+0x7e8>
 800bec0:	2300      	movs	r3, #0
 800bec2:	9308      	str	r3, [sp, #32]
 800bec4:	e779      	b.n	800bdba <_dtoa_r+0x7f2>
 800bec6:	d093      	beq.n	800bdf0 <_dtoa_r+0x828>
 800bec8:	9a00      	ldr	r2, [sp, #0]
 800beca:	331c      	adds	r3, #28
 800becc:	441a      	add	r2, r3
 800bece:	9200      	str	r2, [sp, #0]
 800bed0:	9a06      	ldr	r2, [sp, #24]
 800bed2:	441a      	add	r2, r3
 800bed4:	441e      	add	r6, r3
 800bed6:	9206      	str	r2, [sp, #24]
 800bed8:	e78a      	b.n	800bdf0 <_dtoa_r+0x828>
 800beda:	4603      	mov	r3, r0
 800bedc:	e7f4      	b.n	800bec8 <_dtoa_r+0x900>
 800bede:	9b03      	ldr	r3, [sp, #12]
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	46b8      	mov	r8, r7
 800bee4:	dc20      	bgt.n	800bf28 <_dtoa_r+0x960>
 800bee6:	469b      	mov	fp, r3
 800bee8:	9b07      	ldr	r3, [sp, #28]
 800beea:	2b02      	cmp	r3, #2
 800beec:	dd1e      	ble.n	800bf2c <_dtoa_r+0x964>
 800beee:	f1bb 0f00 	cmp.w	fp, #0
 800bef2:	f47f adb1 	bne.w	800ba58 <_dtoa_r+0x490>
 800bef6:	4621      	mov	r1, r4
 800bef8:	465b      	mov	r3, fp
 800befa:	2205      	movs	r2, #5
 800befc:	4648      	mov	r0, r9
 800befe:	f000 fa95 	bl	800c42c <__multadd>
 800bf02:	4601      	mov	r1, r0
 800bf04:	4604      	mov	r4, r0
 800bf06:	9802      	ldr	r0, [sp, #8]
 800bf08:	f000 fca0 	bl	800c84c <__mcmp>
 800bf0c:	2800      	cmp	r0, #0
 800bf0e:	f77f ada3 	ble.w	800ba58 <_dtoa_r+0x490>
 800bf12:	4656      	mov	r6, sl
 800bf14:	2331      	movs	r3, #49	@ 0x31
 800bf16:	f806 3b01 	strb.w	r3, [r6], #1
 800bf1a:	f108 0801 	add.w	r8, r8, #1
 800bf1e:	e59f      	b.n	800ba60 <_dtoa_r+0x498>
 800bf20:	9c03      	ldr	r4, [sp, #12]
 800bf22:	46b8      	mov	r8, r7
 800bf24:	4625      	mov	r5, r4
 800bf26:	e7f4      	b.n	800bf12 <_dtoa_r+0x94a>
 800bf28:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bf2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	f000 8101 	beq.w	800c136 <_dtoa_r+0xb6e>
 800bf34:	2e00      	cmp	r6, #0
 800bf36:	dd05      	ble.n	800bf44 <_dtoa_r+0x97c>
 800bf38:	4629      	mov	r1, r5
 800bf3a:	4632      	mov	r2, r6
 800bf3c:	4648      	mov	r0, r9
 800bf3e:	f000 fc19 	bl	800c774 <__lshift>
 800bf42:	4605      	mov	r5, r0
 800bf44:	9b08      	ldr	r3, [sp, #32]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d05c      	beq.n	800c004 <_dtoa_r+0xa3c>
 800bf4a:	6869      	ldr	r1, [r5, #4]
 800bf4c:	4648      	mov	r0, r9
 800bf4e:	f000 fa0b 	bl	800c368 <_Balloc>
 800bf52:	4606      	mov	r6, r0
 800bf54:	b928      	cbnz	r0, 800bf62 <_dtoa_r+0x99a>
 800bf56:	4b82      	ldr	r3, [pc, #520]	@ (800c160 <_dtoa_r+0xb98>)
 800bf58:	4602      	mov	r2, r0
 800bf5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bf5e:	f7ff bb4a 	b.w	800b5f6 <_dtoa_r+0x2e>
 800bf62:	692a      	ldr	r2, [r5, #16]
 800bf64:	3202      	adds	r2, #2
 800bf66:	0092      	lsls	r2, r2, #2
 800bf68:	f105 010c 	add.w	r1, r5, #12
 800bf6c:	300c      	adds	r0, #12
 800bf6e:	f001 f807 	bl	800cf80 <memcpy>
 800bf72:	2201      	movs	r2, #1
 800bf74:	4631      	mov	r1, r6
 800bf76:	4648      	mov	r0, r9
 800bf78:	f000 fbfc 	bl	800c774 <__lshift>
 800bf7c:	f10a 0301 	add.w	r3, sl, #1
 800bf80:	9300      	str	r3, [sp, #0]
 800bf82:	eb0a 030b 	add.w	r3, sl, fp
 800bf86:	9308      	str	r3, [sp, #32]
 800bf88:	9b04      	ldr	r3, [sp, #16]
 800bf8a:	f003 0301 	and.w	r3, r3, #1
 800bf8e:	462f      	mov	r7, r5
 800bf90:	9306      	str	r3, [sp, #24]
 800bf92:	4605      	mov	r5, r0
 800bf94:	9b00      	ldr	r3, [sp, #0]
 800bf96:	9802      	ldr	r0, [sp, #8]
 800bf98:	4621      	mov	r1, r4
 800bf9a:	f103 3bff 	add.w	fp, r3, #4294967295
 800bf9e:	f7ff fa88 	bl	800b4b2 <quorem>
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	3330      	adds	r3, #48	@ 0x30
 800bfa6:	9003      	str	r0, [sp, #12]
 800bfa8:	4639      	mov	r1, r7
 800bfaa:	9802      	ldr	r0, [sp, #8]
 800bfac:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfae:	f000 fc4d 	bl	800c84c <__mcmp>
 800bfb2:	462a      	mov	r2, r5
 800bfb4:	9004      	str	r0, [sp, #16]
 800bfb6:	4621      	mov	r1, r4
 800bfb8:	4648      	mov	r0, r9
 800bfba:	f000 fc63 	bl	800c884 <__mdiff>
 800bfbe:	68c2      	ldr	r2, [r0, #12]
 800bfc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfc2:	4606      	mov	r6, r0
 800bfc4:	bb02      	cbnz	r2, 800c008 <_dtoa_r+0xa40>
 800bfc6:	4601      	mov	r1, r0
 800bfc8:	9802      	ldr	r0, [sp, #8]
 800bfca:	f000 fc3f 	bl	800c84c <__mcmp>
 800bfce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfd0:	4602      	mov	r2, r0
 800bfd2:	4631      	mov	r1, r6
 800bfd4:	4648      	mov	r0, r9
 800bfd6:	920c      	str	r2, [sp, #48]	@ 0x30
 800bfd8:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfda:	f000 fa05 	bl	800c3e8 <_Bfree>
 800bfde:	9b07      	ldr	r3, [sp, #28]
 800bfe0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bfe2:	9e00      	ldr	r6, [sp, #0]
 800bfe4:	ea42 0103 	orr.w	r1, r2, r3
 800bfe8:	9b06      	ldr	r3, [sp, #24]
 800bfea:	4319      	orrs	r1, r3
 800bfec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfee:	d10d      	bne.n	800c00c <_dtoa_r+0xa44>
 800bff0:	2b39      	cmp	r3, #57	@ 0x39
 800bff2:	d027      	beq.n	800c044 <_dtoa_r+0xa7c>
 800bff4:	9a04      	ldr	r2, [sp, #16]
 800bff6:	2a00      	cmp	r2, #0
 800bff8:	dd01      	ble.n	800bffe <_dtoa_r+0xa36>
 800bffa:	9b03      	ldr	r3, [sp, #12]
 800bffc:	3331      	adds	r3, #49	@ 0x31
 800bffe:	f88b 3000 	strb.w	r3, [fp]
 800c002:	e52e      	b.n	800ba62 <_dtoa_r+0x49a>
 800c004:	4628      	mov	r0, r5
 800c006:	e7b9      	b.n	800bf7c <_dtoa_r+0x9b4>
 800c008:	2201      	movs	r2, #1
 800c00a:	e7e2      	b.n	800bfd2 <_dtoa_r+0xa0a>
 800c00c:	9904      	ldr	r1, [sp, #16]
 800c00e:	2900      	cmp	r1, #0
 800c010:	db04      	blt.n	800c01c <_dtoa_r+0xa54>
 800c012:	9807      	ldr	r0, [sp, #28]
 800c014:	4301      	orrs	r1, r0
 800c016:	9806      	ldr	r0, [sp, #24]
 800c018:	4301      	orrs	r1, r0
 800c01a:	d120      	bne.n	800c05e <_dtoa_r+0xa96>
 800c01c:	2a00      	cmp	r2, #0
 800c01e:	ddee      	ble.n	800bffe <_dtoa_r+0xa36>
 800c020:	9902      	ldr	r1, [sp, #8]
 800c022:	9300      	str	r3, [sp, #0]
 800c024:	2201      	movs	r2, #1
 800c026:	4648      	mov	r0, r9
 800c028:	f000 fba4 	bl	800c774 <__lshift>
 800c02c:	4621      	mov	r1, r4
 800c02e:	9002      	str	r0, [sp, #8]
 800c030:	f000 fc0c 	bl	800c84c <__mcmp>
 800c034:	2800      	cmp	r0, #0
 800c036:	9b00      	ldr	r3, [sp, #0]
 800c038:	dc02      	bgt.n	800c040 <_dtoa_r+0xa78>
 800c03a:	d1e0      	bne.n	800bffe <_dtoa_r+0xa36>
 800c03c:	07da      	lsls	r2, r3, #31
 800c03e:	d5de      	bpl.n	800bffe <_dtoa_r+0xa36>
 800c040:	2b39      	cmp	r3, #57	@ 0x39
 800c042:	d1da      	bne.n	800bffa <_dtoa_r+0xa32>
 800c044:	2339      	movs	r3, #57	@ 0x39
 800c046:	f88b 3000 	strb.w	r3, [fp]
 800c04a:	4633      	mov	r3, r6
 800c04c:	461e      	mov	r6, r3
 800c04e:	3b01      	subs	r3, #1
 800c050:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c054:	2a39      	cmp	r2, #57	@ 0x39
 800c056:	d04e      	beq.n	800c0f6 <_dtoa_r+0xb2e>
 800c058:	3201      	adds	r2, #1
 800c05a:	701a      	strb	r2, [r3, #0]
 800c05c:	e501      	b.n	800ba62 <_dtoa_r+0x49a>
 800c05e:	2a00      	cmp	r2, #0
 800c060:	dd03      	ble.n	800c06a <_dtoa_r+0xaa2>
 800c062:	2b39      	cmp	r3, #57	@ 0x39
 800c064:	d0ee      	beq.n	800c044 <_dtoa_r+0xa7c>
 800c066:	3301      	adds	r3, #1
 800c068:	e7c9      	b.n	800bffe <_dtoa_r+0xa36>
 800c06a:	9a00      	ldr	r2, [sp, #0]
 800c06c:	9908      	ldr	r1, [sp, #32]
 800c06e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c072:	428a      	cmp	r2, r1
 800c074:	d028      	beq.n	800c0c8 <_dtoa_r+0xb00>
 800c076:	9902      	ldr	r1, [sp, #8]
 800c078:	2300      	movs	r3, #0
 800c07a:	220a      	movs	r2, #10
 800c07c:	4648      	mov	r0, r9
 800c07e:	f000 f9d5 	bl	800c42c <__multadd>
 800c082:	42af      	cmp	r7, r5
 800c084:	9002      	str	r0, [sp, #8]
 800c086:	f04f 0300 	mov.w	r3, #0
 800c08a:	f04f 020a 	mov.w	r2, #10
 800c08e:	4639      	mov	r1, r7
 800c090:	4648      	mov	r0, r9
 800c092:	d107      	bne.n	800c0a4 <_dtoa_r+0xadc>
 800c094:	f000 f9ca 	bl	800c42c <__multadd>
 800c098:	4607      	mov	r7, r0
 800c09a:	4605      	mov	r5, r0
 800c09c:	9b00      	ldr	r3, [sp, #0]
 800c09e:	3301      	adds	r3, #1
 800c0a0:	9300      	str	r3, [sp, #0]
 800c0a2:	e777      	b.n	800bf94 <_dtoa_r+0x9cc>
 800c0a4:	f000 f9c2 	bl	800c42c <__multadd>
 800c0a8:	4629      	mov	r1, r5
 800c0aa:	4607      	mov	r7, r0
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	220a      	movs	r2, #10
 800c0b0:	4648      	mov	r0, r9
 800c0b2:	f000 f9bb 	bl	800c42c <__multadd>
 800c0b6:	4605      	mov	r5, r0
 800c0b8:	e7f0      	b.n	800c09c <_dtoa_r+0xad4>
 800c0ba:	f1bb 0f00 	cmp.w	fp, #0
 800c0be:	bfcc      	ite	gt
 800c0c0:	465e      	movgt	r6, fp
 800c0c2:	2601      	movle	r6, #1
 800c0c4:	4456      	add	r6, sl
 800c0c6:	2700      	movs	r7, #0
 800c0c8:	9902      	ldr	r1, [sp, #8]
 800c0ca:	9300      	str	r3, [sp, #0]
 800c0cc:	2201      	movs	r2, #1
 800c0ce:	4648      	mov	r0, r9
 800c0d0:	f000 fb50 	bl	800c774 <__lshift>
 800c0d4:	4621      	mov	r1, r4
 800c0d6:	9002      	str	r0, [sp, #8]
 800c0d8:	f000 fbb8 	bl	800c84c <__mcmp>
 800c0dc:	2800      	cmp	r0, #0
 800c0de:	dcb4      	bgt.n	800c04a <_dtoa_r+0xa82>
 800c0e0:	d102      	bne.n	800c0e8 <_dtoa_r+0xb20>
 800c0e2:	9b00      	ldr	r3, [sp, #0]
 800c0e4:	07db      	lsls	r3, r3, #31
 800c0e6:	d4b0      	bmi.n	800c04a <_dtoa_r+0xa82>
 800c0e8:	4633      	mov	r3, r6
 800c0ea:	461e      	mov	r6, r3
 800c0ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c0f0:	2a30      	cmp	r2, #48	@ 0x30
 800c0f2:	d0fa      	beq.n	800c0ea <_dtoa_r+0xb22>
 800c0f4:	e4b5      	b.n	800ba62 <_dtoa_r+0x49a>
 800c0f6:	459a      	cmp	sl, r3
 800c0f8:	d1a8      	bne.n	800c04c <_dtoa_r+0xa84>
 800c0fa:	2331      	movs	r3, #49	@ 0x31
 800c0fc:	f108 0801 	add.w	r8, r8, #1
 800c100:	f88a 3000 	strb.w	r3, [sl]
 800c104:	e4ad      	b.n	800ba62 <_dtoa_r+0x49a>
 800c106:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c108:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c164 <_dtoa_r+0xb9c>
 800c10c:	b11b      	cbz	r3, 800c116 <_dtoa_r+0xb4e>
 800c10e:	f10a 0308 	add.w	r3, sl, #8
 800c112:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c114:	6013      	str	r3, [r2, #0]
 800c116:	4650      	mov	r0, sl
 800c118:	b017      	add	sp, #92	@ 0x5c
 800c11a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c11e:	9b07      	ldr	r3, [sp, #28]
 800c120:	2b01      	cmp	r3, #1
 800c122:	f77f ae2e 	ble.w	800bd82 <_dtoa_r+0x7ba>
 800c126:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c128:	9308      	str	r3, [sp, #32]
 800c12a:	2001      	movs	r0, #1
 800c12c:	e64d      	b.n	800bdca <_dtoa_r+0x802>
 800c12e:	f1bb 0f00 	cmp.w	fp, #0
 800c132:	f77f aed9 	ble.w	800bee8 <_dtoa_r+0x920>
 800c136:	4656      	mov	r6, sl
 800c138:	9802      	ldr	r0, [sp, #8]
 800c13a:	4621      	mov	r1, r4
 800c13c:	f7ff f9b9 	bl	800b4b2 <quorem>
 800c140:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c144:	f806 3b01 	strb.w	r3, [r6], #1
 800c148:	eba6 020a 	sub.w	r2, r6, sl
 800c14c:	4593      	cmp	fp, r2
 800c14e:	ddb4      	ble.n	800c0ba <_dtoa_r+0xaf2>
 800c150:	9902      	ldr	r1, [sp, #8]
 800c152:	2300      	movs	r3, #0
 800c154:	220a      	movs	r2, #10
 800c156:	4648      	mov	r0, r9
 800c158:	f000 f968 	bl	800c42c <__multadd>
 800c15c:	9002      	str	r0, [sp, #8]
 800c15e:	e7eb      	b.n	800c138 <_dtoa_r+0xb70>
 800c160:	0800e500 	.word	0x0800e500
 800c164:	0800e484 	.word	0x0800e484

0800c168 <_free_r>:
 800c168:	b538      	push	{r3, r4, r5, lr}
 800c16a:	4605      	mov	r5, r0
 800c16c:	2900      	cmp	r1, #0
 800c16e:	d041      	beq.n	800c1f4 <_free_r+0x8c>
 800c170:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c174:	1f0c      	subs	r4, r1, #4
 800c176:	2b00      	cmp	r3, #0
 800c178:	bfb8      	it	lt
 800c17a:	18e4      	addlt	r4, r4, r3
 800c17c:	f000 f8e8 	bl	800c350 <__malloc_lock>
 800c180:	4a1d      	ldr	r2, [pc, #116]	@ (800c1f8 <_free_r+0x90>)
 800c182:	6813      	ldr	r3, [r2, #0]
 800c184:	b933      	cbnz	r3, 800c194 <_free_r+0x2c>
 800c186:	6063      	str	r3, [r4, #4]
 800c188:	6014      	str	r4, [r2, #0]
 800c18a:	4628      	mov	r0, r5
 800c18c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c190:	f000 b8e4 	b.w	800c35c <__malloc_unlock>
 800c194:	42a3      	cmp	r3, r4
 800c196:	d908      	bls.n	800c1aa <_free_r+0x42>
 800c198:	6820      	ldr	r0, [r4, #0]
 800c19a:	1821      	adds	r1, r4, r0
 800c19c:	428b      	cmp	r3, r1
 800c19e:	bf01      	itttt	eq
 800c1a0:	6819      	ldreq	r1, [r3, #0]
 800c1a2:	685b      	ldreq	r3, [r3, #4]
 800c1a4:	1809      	addeq	r1, r1, r0
 800c1a6:	6021      	streq	r1, [r4, #0]
 800c1a8:	e7ed      	b.n	800c186 <_free_r+0x1e>
 800c1aa:	461a      	mov	r2, r3
 800c1ac:	685b      	ldr	r3, [r3, #4]
 800c1ae:	b10b      	cbz	r3, 800c1b4 <_free_r+0x4c>
 800c1b0:	42a3      	cmp	r3, r4
 800c1b2:	d9fa      	bls.n	800c1aa <_free_r+0x42>
 800c1b4:	6811      	ldr	r1, [r2, #0]
 800c1b6:	1850      	adds	r0, r2, r1
 800c1b8:	42a0      	cmp	r0, r4
 800c1ba:	d10b      	bne.n	800c1d4 <_free_r+0x6c>
 800c1bc:	6820      	ldr	r0, [r4, #0]
 800c1be:	4401      	add	r1, r0
 800c1c0:	1850      	adds	r0, r2, r1
 800c1c2:	4283      	cmp	r3, r0
 800c1c4:	6011      	str	r1, [r2, #0]
 800c1c6:	d1e0      	bne.n	800c18a <_free_r+0x22>
 800c1c8:	6818      	ldr	r0, [r3, #0]
 800c1ca:	685b      	ldr	r3, [r3, #4]
 800c1cc:	6053      	str	r3, [r2, #4]
 800c1ce:	4408      	add	r0, r1
 800c1d0:	6010      	str	r0, [r2, #0]
 800c1d2:	e7da      	b.n	800c18a <_free_r+0x22>
 800c1d4:	d902      	bls.n	800c1dc <_free_r+0x74>
 800c1d6:	230c      	movs	r3, #12
 800c1d8:	602b      	str	r3, [r5, #0]
 800c1da:	e7d6      	b.n	800c18a <_free_r+0x22>
 800c1dc:	6820      	ldr	r0, [r4, #0]
 800c1de:	1821      	adds	r1, r4, r0
 800c1e0:	428b      	cmp	r3, r1
 800c1e2:	bf04      	itt	eq
 800c1e4:	6819      	ldreq	r1, [r3, #0]
 800c1e6:	685b      	ldreq	r3, [r3, #4]
 800c1e8:	6063      	str	r3, [r4, #4]
 800c1ea:	bf04      	itt	eq
 800c1ec:	1809      	addeq	r1, r1, r0
 800c1ee:	6021      	streq	r1, [r4, #0]
 800c1f0:	6054      	str	r4, [r2, #4]
 800c1f2:	e7ca      	b.n	800c18a <_free_r+0x22>
 800c1f4:	bd38      	pop	{r3, r4, r5, pc}
 800c1f6:	bf00      	nop
 800c1f8:	200006a4 	.word	0x200006a4

0800c1fc <malloc>:
 800c1fc:	4b02      	ldr	r3, [pc, #8]	@ (800c208 <malloc+0xc>)
 800c1fe:	4601      	mov	r1, r0
 800c200:	6818      	ldr	r0, [r3, #0]
 800c202:	f000 b825 	b.w	800c250 <_malloc_r>
 800c206:	bf00      	nop
 800c208:	20000164 	.word	0x20000164

0800c20c <sbrk_aligned>:
 800c20c:	b570      	push	{r4, r5, r6, lr}
 800c20e:	4e0f      	ldr	r6, [pc, #60]	@ (800c24c <sbrk_aligned+0x40>)
 800c210:	460c      	mov	r4, r1
 800c212:	6831      	ldr	r1, [r6, #0]
 800c214:	4605      	mov	r5, r0
 800c216:	b911      	cbnz	r1, 800c21e <sbrk_aligned+0x12>
 800c218:	f000 fea2 	bl	800cf60 <_sbrk_r>
 800c21c:	6030      	str	r0, [r6, #0]
 800c21e:	4621      	mov	r1, r4
 800c220:	4628      	mov	r0, r5
 800c222:	f000 fe9d 	bl	800cf60 <_sbrk_r>
 800c226:	1c43      	adds	r3, r0, #1
 800c228:	d103      	bne.n	800c232 <sbrk_aligned+0x26>
 800c22a:	f04f 34ff 	mov.w	r4, #4294967295
 800c22e:	4620      	mov	r0, r4
 800c230:	bd70      	pop	{r4, r5, r6, pc}
 800c232:	1cc4      	adds	r4, r0, #3
 800c234:	f024 0403 	bic.w	r4, r4, #3
 800c238:	42a0      	cmp	r0, r4
 800c23a:	d0f8      	beq.n	800c22e <sbrk_aligned+0x22>
 800c23c:	1a21      	subs	r1, r4, r0
 800c23e:	4628      	mov	r0, r5
 800c240:	f000 fe8e 	bl	800cf60 <_sbrk_r>
 800c244:	3001      	adds	r0, #1
 800c246:	d1f2      	bne.n	800c22e <sbrk_aligned+0x22>
 800c248:	e7ef      	b.n	800c22a <sbrk_aligned+0x1e>
 800c24a:	bf00      	nop
 800c24c:	200006a0 	.word	0x200006a0

0800c250 <_malloc_r>:
 800c250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c254:	1ccd      	adds	r5, r1, #3
 800c256:	f025 0503 	bic.w	r5, r5, #3
 800c25a:	3508      	adds	r5, #8
 800c25c:	2d0c      	cmp	r5, #12
 800c25e:	bf38      	it	cc
 800c260:	250c      	movcc	r5, #12
 800c262:	2d00      	cmp	r5, #0
 800c264:	4606      	mov	r6, r0
 800c266:	db01      	blt.n	800c26c <_malloc_r+0x1c>
 800c268:	42a9      	cmp	r1, r5
 800c26a:	d904      	bls.n	800c276 <_malloc_r+0x26>
 800c26c:	230c      	movs	r3, #12
 800c26e:	6033      	str	r3, [r6, #0]
 800c270:	2000      	movs	r0, #0
 800c272:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c276:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c34c <_malloc_r+0xfc>
 800c27a:	f000 f869 	bl	800c350 <__malloc_lock>
 800c27e:	f8d8 3000 	ldr.w	r3, [r8]
 800c282:	461c      	mov	r4, r3
 800c284:	bb44      	cbnz	r4, 800c2d8 <_malloc_r+0x88>
 800c286:	4629      	mov	r1, r5
 800c288:	4630      	mov	r0, r6
 800c28a:	f7ff ffbf 	bl	800c20c <sbrk_aligned>
 800c28e:	1c43      	adds	r3, r0, #1
 800c290:	4604      	mov	r4, r0
 800c292:	d158      	bne.n	800c346 <_malloc_r+0xf6>
 800c294:	f8d8 4000 	ldr.w	r4, [r8]
 800c298:	4627      	mov	r7, r4
 800c29a:	2f00      	cmp	r7, #0
 800c29c:	d143      	bne.n	800c326 <_malloc_r+0xd6>
 800c29e:	2c00      	cmp	r4, #0
 800c2a0:	d04b      	beq.n	800c33a <_malloc_r+0xea>
 800c2a2:	6823      	ldr	r3, [r4, #0]
 800c2a4:	4639      	mov	r1, r7
 800c2a6:	4630      	mov	r0, r6
 800c2a8:	eb04 0903 	add.w	r9, r4, r3
 800c2ac:	f000 fe58 	bl	800cf60 <_sbrk_r>
 800c2b0:	4581      	cmp	r9, r0
 800c2b2:	d142      	bne.n	800c33a <_malloc_r+0xea>
 800c2b4:	6821      	ldr	r1, [r4, #0]
 800c2b6:	1a6d      	subs	r5, r5, r1
 800c2b8:	4629      	mov	r1, r5
 800c2ba:	4630      	mov	r0, r6
 800c2bc:	f7ff ffa6 	bl	800c20c <sbrk_aligned>
 800c2c0:	3001      	adds	r0, #1
 800c2c2:	d03a      	beq.n	800c33a <_malloc_r+0xea>
 800c2c4:	6823      	ldr	r3, [r4, #0]
 800c2c6:	442b      	add	r3, r5
 800c2c8:	6023      	str	r3, [r4, #0]
 800c2ca:	f8d8 3000 	ldr.w	r3, [r8]
 800c2ce:	685a      	ldr	r2, [r3, #4]
 800c2d0:	bb62      	cbnz	r2, 800c32c <_malloc_r+0xdc>
 800c2d2:	f8c8 7000 	str.w	r7, [r8]
 800c2d6:	e00f      	b.n	800c2f8 <_malloc_r+0xa8>
 800c2d8:	6822      	ldr	r2, [r4, #0]
 800c2da:	1b52      	subs	r2, r2, r5
 800c2dc:	d420      	bmi.n	800c320 <_malloc_r+0xd0>
 800c2de:	2a0b      	cmp	r2, #11
 800c2e0:	d917      	bls.n	800c312 <_malloc_r+0xc2>
 800c2e2:	1961      	adds	r1, r4, r5
 800c2e4:	42a3      	cmp	r3, r4
 800c2e6:	6025      	str	r5, [r4, #0]
 800c2e8:	bf18      	it	ne
 800c2ea:	6059      	strne	r1, [r3, #4]
 800c2ec:	6863      	ldr	r3, [r4, #4]
 800c2ee:	bf08      	it	eq
 800c2f0:	f8c8 1000 	streq.w	r1, [r8]
 800c2f4:	5162      	str	r2, [r4, r5]
 800c2f6:	604b      	str	r3, [r1, #4]
 800c2f8:	4630      	mov	r0, r6
 800c2fa:	f000 f82f 	bl	800c35c <__malloc_unlock>
 800c2fe:	f104 000b 	add.w	r0, r4, #11
 800c302:	1d23      	adds	r3, r4, #4
 800c304:	f020 0007 	bic.w	r0, r0, #7
 800c308:	1ac2      	subs	r2, r0, r3
 800c30a:	bf1c      	itt	ne
 800c30c:	1a1b      	subne	r3, r3, r0
 800c30e:	50a3      	strne	r3, [r4, r2]
 800c310:	e7af      	b.n	800c272 <_malloc_r+0x22>
 800c312:	6862      	ldr	r2, [r4, #4]
 800c314:	42a3      	cmp	r3, r4
 800c316:	bf0c      	ite	eq
 800c318:	f8c8 2000 	streq.w	r2, [r8]
 800c31c:	605a      	strne	r2, [r3, #4]
 800c31e:	e7eb      	b.n	800c2f8 <_malloc_r+0xa8>
 800c320:	4623      	mov	r3, r4
 800c322:	6864      	ldr	r4, [r4, #4]
 800c324:	e7ae      	b.n	800c284 <_malloc_r+0x34>
 800c326:	463c      	mov	r4, r7
 800c328:	687f      	ldr	r7, [r7, #4]
 800c32a:	e7b6      	b.n	800c29a <_malloc_r+0x4a>
 800c32c:	461a      	mov	r2, r3
 800c32e:	685b      	ldr	r3, [r3, #4]
 800c330:	42a3      	cmp	r3, r4
 800c332:	d1fb      	bne.n	800c32c <_malloc_r+0xdc>
 800c334:	2300      	movs	r3, #0
 800c336:	6053      	str	r3, [r2, #4]
 800c338:	e7de      	b.n	800c2f8 <_malloc_r+0xa8>
 800c33a:	230c      	movs	r3, #12
 800c33c:	6033      	str	r3, [r6, #0]
 800c33e:	4630      	mov	r0, r6
 800c340:	f000 f80c 	bl	800c35c <__malloc_unlock>
 800c344:	e794      	b.n	800c270 <_malloc_r+0x20>
 800c346:	6005      	str	r5, [r0, #0]
 800c348:	e7d6      	b.n	800c2f8 <_malloc_r+0xa8>
 800c34a:	bf00      	nop
 800c34c:	200006a4 	.word	0x200006a4

0800c350 <__malloc_lock>:
 800c350:	4801      	ldr	r0, [pc, #4]	@ (800c358 <__malloc_lock+0x8>)
 800c352:	f7ff b8ac 	b.w	800b4ae <__retarget_lock_acquire_recursive>
 800c356:	bf00      	nop
 800c358:	2000069c 	.word	0x2000069c

0800c35c <__malloc_unlock>:
 800c35c:	4801      	ldr	r0, [pc, #4]	@ (800c364 <__malloc_unlock+0x8>)
 800c35e:	f7ff b8a7 	b.w	800b4b0 <__retarget_lock_release_recursive>
 800c362:	bf00      	nop
 800c364:	2000069c 	.word	0x2000069c

0800c368 <_Balloc>:
 800c368:	b570      	push	{r4, r5, r6, lr}
 800c36a:	69c6      	ldr	r6, [r0, #28]
 800c36c:	4604      	mov	r4, r0
 800c36e:	460d      	mov	r5, r1
 800c370:	b976      	cbnz	r6, 800c390 <_Balloc+0x28>
 800c372:	2010      	movs	r0, #16
 800c374:	f7ff ff42 	bl	800c1fc <malloc>
 800c378:	4602      	mov	r2, r0
 800c37a:	61e0      	str	r0, [r4, #28]
 800c37c:	b920      	cbnz	r0, 800c388 <_Balloc+0x20>
 800c37e:	4b18      	ldr	r3, [pc, #96]	@ (800c3e0 <_Balloc+0x78>)
 800c380:	4818      	ldr	r0, [pc, #96]	@ (800c3e4 <_Balloc+0x7c>)
 800c382:	216b      	movs	r1, #107	@ 0x6b
 800c384:	f000 fe0a 	bl	800cf9c <__assert_func>
 800c388:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c38c:	6006      	str	r6, [r0, #0]
 800c38e:	60c6      	str	r6, [r0, #12]
 800c390:	69e6      	ldr	r6, [r4, #28]
 800c392:	68f3      	ldr	r3, [r6, #12]
 800c394:	b183      	cbz	r3, 800c3b8 <_Balloc+0x50>
 800c396:	69e3      	ldr	r3, [r4, #28]
 800c398:	68db      	ldr	r3, [r3, #12]
 800c39a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c39e:	b9b8      	cbnz	r0, 800c3d0 <_Balloc+0x68>
 800c3a0:	2101      	movs	r1, #1
 800c3a2:	fa01 f605 	lsl.w	r6, r1, r5
 800c3a6:	1d72      	adds	r2, r6, #5
 800c3a8:	0092      	lsls	r2, r2, #2
 800c3aa:	4620      	mov	r0, r4
 800c3ac:	f000 fe14 	bl	800cfd8 <_calloc_r>
 800c3b0:	b160      	cbz	r0, 800c3cc <_Balloc+0x64>
 800c3b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c3b6:	e00e      	b.n	800c3d6 <_Balloc+0x6e>
 800c3b8:	2221      	movs	r2, #33	@ 0x21
 800c3ba:	2104      	movs	r1, #4
 800c3bc:	4620      	mov	r0, r4
 800c3be:	f000 fe0b 	bl	800cfd8 <_calloc_r>
 800c3c2:	69e3      	ldr	r3, [r4, #28]
 800c3c4:	60f0      	str	r0, [r6, #12]
 800c3c6:	68db      	ldr	r3, [r3, #12]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d1e4      	bne.n	800c396 <_Balloc+0x2e>
 800c3cc:	2000      	movs	r0, #0
 800c3ce:	bd70      	pop	{r4, r5, r6, pc}
 800c3d0:	6802      	ldr	r2, [r0, #0]
 800c3d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c3d6:	2300      	movs	r3, #0
 800c3d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c3dc:	e7f7      	b.n	800c3ce <_Balloc+0x66>
 800c3de:	bf00      	nop
 800c3e0:	0800e491 	.word	0x0800e491
 800c3e4:	0800e511 	.word	0x0800e511

0800c3e8 <_Bfree>:
 800c3e8:	b570      	push	{r4, r5, r6, lr}
 800c3ea:	69c6      	ldr	r6, [r0, #28]
 800c3ec:	4605      	mov	r5, r0
 800c3ee:	460c      	mov	r4, r1
 800c3f0:	b976      	cbnz	r6, 800c410 <_Bfree+0x28>
 800c3f2:	2010      	movs	r0, #16
 800c3f4:	f7ff ff02 	bl	800c1fc <malloc>
 800c3f8:	4602      	mov	r2, r0
 800c3fa:	61e8      	str	r0, [r5, #28]
 800c3fc:	b920      	cbnz	r0, 800c408 <_Bfree+0x20>
 800c3fe:	4b09      	ldr	r3, [pc, #36]	@ (800c424 <_Bfree+0x3c>)
 800c400:	4809      	ldr	r0, [pc, #36]	@ (800c428 <_Bfree+0x40>)
 800c402:	218f      	movs	r1, #143	@ 0x8f
 800c404:	f000 fdca 	bl	800cf9c <__assert_func>
 800c408:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c40c:	6006      	str	r6, [r0, #0]
 800c40e:	60c6      	str	r6, [r0, #12]
 800c410:	b13c      	cbz	r4, 800c422 <_Bfree+0x3a>
 800c412:	69eb      	ldr	r3, [r5, #28]
 800c414:	6862      	ldr	r2, [r4, #4]
 800c416:	68db      	ldr	r3, [r3, #12]
 800c418:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c41c:	6021      	str	r1, [r4, #0]
 800c41e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c422:	bd70      	pop	{r4, r5, r6, pc}
 800c424:	0800e491 	.word	0x0800e491
 800c428:	0800e511 	.word	0x0800e511

0800c42c <__multadd>:
 800c42c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c430:	690d      	ldr	r5, [r1, #16]
 800c432:	4607      	mov	r7, r0
 800c434:	460c      	mov	r4, r1
 800c436:	461e      	mov	r6, r3
 800c438:	f101 0c14 	add.w	ip, r1, #20
 800c43c:	2000      	movs	r0, #0
 800c43e:	f8dc 3000 	ldr.w	r3, [ip]
 800c442:	b299      	uxth	r1, r3
 800c444:	fb02 6101 	mla	r1, r2, r1, r6
 800c448:	0c1e      	lsrs	r6, r3, #16
 800c44a:	0c0b      	lsrs	r3, r1, #16
 800c44c:	fb02 3306 	mla	r3, r2, r6, r3
 800c450:	b289      	uxth	r1, r1
 800c452:	3001      	adds	r0, #1
 800c454:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c458:	4285      	cmp	r5, r0
 800c45a:	f84c 1b04 	str.w	r1, [ip], #4
 800c45e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c462:	dcec      	bgt.n	800c43e <__multadd+0x12>
 800c464:	b30e      	cbz	r6, 800c4aa <__multadd+0x7e>
 800c466:	68a3      	ldr	r3, [r4, #8]
 800c468:	42ab      	cmp	r3, r5
 800c46a:	dc19      	bgt.n	800c4a0 <__multadd+0x74>
 800c46c:	6861      	ldr	r1, [r4, #4]
 800c46e:	4638      	mov	r0, r7
 800c470:	3101      	adds	r1, #1
 800c472:	f7ff ff79 	bl	800c368 <_Balloc>
 800c476:	4680      	mov	r8, r0
 800c478:	b928      	cbnz	r0, 800c486 <__multadd+0x5a>
 800c47a:	4602      	mov	r2, r0
 800c47c:	4b0c      	ldr	r3, [pc, #48]	@ (800c4b0 <__multadd+0x84>)
 800c47e:	480d      	ldr	r0, [pc, #52]	@ (800c4b4 <__multadd+0x88>)
 800c480:	21ba      	movs	r1, #186	@ 0xba
 800c482:	f000 fd8b 	bl	800cf9c <__assert_func>
 800c486:	6922      	ldr	r2, [r4, #16]
 800c488:	3202      	adds	r2, #2
 800c48a:	f104 010c 	add.w	r1, r4, #12
 800c48e:	0092      	lsls	r2, r2, #2
 800c490:	300c      	adds	r0, #12
 800c492:	f000 fd75 	bl	800cf80 <memcpy>
 800c496:	4621      	mov	r1, r4
 800c498:	4638      	mov	r0, r7
 800c49a:	f7ff ffa5 	bl	800c3e8 <_Bfree>
 800c49e:	4644      	mov	r4, r8
 800c4a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c4a4:	3501      	adds	r5, #1
 800c4a6:	615e      	str	r6, [r3, #20]
 800c4a8:	6125      	str	r5, [r4, #16]
 800c4aa:	4620      	mov	r0, r4
 800c4ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4b0:	0800e500 	.word	0x0800e500
 800c4b4:	0800e511 	.word	0x0800e511

0800c4b8 <__hi0bits>:
 800c4b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c4bc:	4603      	mov	r3, r0
 800c4be:	bf36      	itet	cc
 800c4c0:	0403      	lslcc	r3, r0, #16
 800c4c2:	2000      	movcs	r0, #0
 800c4c4:	2010      	movcc	r0, #16
 800c4c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c4ca:	bf3c      	itt	cc
 800c4cc:	021b      	lslcc	r3, r3, #8
 800c4ce:	3008      	addcc	r0, #8
 800c4d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c4d4:	bf3c      	itt	cc
 800c4d6:	011b      	lslcc	r3, r3, #4
 800c4d8:	3004      	addcc	r0, #4
 800c4da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c4de:	bf3c      	itt	cc
 800c4e0:	009b      	lslcc	r3, r3, #2
 800c4e2:	3002      	addcc	r0, #2
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	db05      	blt.n	800c4f4 <__hi0bits+0x3c>
 800c4e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c4ec:	f100 0001 	add.w	r0, r0, #1
 800c4f0:	bf08      	it	eq
 800c4f2:	2020      	moveq	r0, #32
 800c4f4:	4770      	bx	lr

0800c4f6 <__lo0bits>:
 800c4f6:	6803      	ldr	r3, [r0, #0]
 800c4f8:	4602      	mov	r2, r0
 800c4fa:	f013 0007 	ands.w	r0, r3, #7
 800c4fe:	d00b      	beq.n	800c518 <__lo0bits+0x22>
 800c500:	07d9      	lsls	r1, r3, #31
 800c502:	d421      	bmi.n	800c548 <__lo0bits+0x52>
 800c504:	0798      	lsls	r0, r3, #30
 800c506:	bf49      	itett	mi
 800c508:	085b      	lsrmi	r3, r3, #1
 800c50a:	089b      	lsrpl	r3, r3, #2
 800c50c:	2001      	movmi	r0, #1
 800c50e:	6013      	strmi	r3, [r2, #0]
 800c510:	bf5c      	itt	pl
 800c512:	6013      	strpl	r3, [r2, #0]
 800c514:	2002      	movpl	r0, #2
 800c516:	4770      	bx	lr
 800c518:	b299      	uxth	r1, r3
 800c51a:	b909      	cbnz	r1, 800c520 <__lo0bits+0x2a>
 800c51c:	0c1b      	lsrs	r3, r3, #16
 800c51e:	2010      	movs	r0, #16
 800c520:	b2d9      	uxtb	r1, r3
 800c522:	b909      	cbnz	r1, 800c528 <__lo0bits+0x32>
 800c524:	3008      	adds	r0, #8
 800c526:	0a1b      	lsrs	r3, r3, #8
 800c528:	0719      	lsls	r1, r3, #28
 800c52a:	bf04      	itt	eq
 800c52c:	091b      	lsreq	r3, r3, #4
 800c52e:	3004      	addeq	r0, #4
 800c530:	0799      	lsls	r1, r3, #30
 800c532:	bf04      	itt	eq
 800c534:	089b      	lsreq	r3, r3, #2
 800c536:	3002      	addeq	r0, #2
 800c538:	07d9      	lsls	r1, r3, #31
 800c53a:	d403      	bmi.n	800c544 <__lo0bits+0x4e>
 800c53c:	085b      	lsrs	r3, r3, #1
 800c53e:	f100 0001 	add.w	r0, r0, #1
 800c542:	d003      	beq.n	800c54c <__lo0bits+0x56>
 800c544:	6013      	str	r3, [r2, #0]
 800c546:	4770      	bx	lr
 800c548:	2000      	movs	r0, #0
 800c54a:	4770      	bx	lr
 800c54c:	2020      	movs	r0, #32
 800c54e:	4770      	bx	lr

0800c550 <__i2b>:
 800c550:	b510      	push	{r4, lr}
 800c552:	460c      	mov	r4, r1
 800c554:	2101      	movs	r1, #1
 800c556:	f7ff ff07 	bl	800c368 <_Balloc>
 800c55a:	4602      	mov	r2, r0
 800c55c:	b928      	cbnz	r0, 800c56a <__i2b+0x1a>
 800c55e:	4b05      	ldr	r3, [pc, #20]	@ (800c574 <__i2b+0x24>)
 800c560:	4805      	ldr	r0, [pc, #20]	@ (800c578 <__i2b+0x28>)
 800c562:	f240 1145 	movw	r1, #325	@ 0x145
 800c566:	f000 fd19 	bl	800cf9c <__assert_func>
 800c56a:	2301      	movs	r3, #1
 800c56c:	6144      	str	r4, [r0, #20]
 800c56e:	6103      	str	r3, [r0, #16]
 800c570:	bd10      	pop	{r4, pc}
 800c572:	bf00      	nop
 800c574:	0800e500 	.word	0x0800e500
 800c578:	0800e511 	.word	0x0800e511

0800c57c <__multiply>:
 800c57c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c580:	4617      	mov	r7, r2
 800c582:	690a      	ldr	r2, [r1, #16]
 800c584:	693b      	ldr	r3, [r7, #16]
 800c586:	429a      	cmp	r2, r3
 800c588:	bfa8      	it	ge
 800c58a:	463b      	movge	r3, r7
 800c58c:	4689      	mov	r9, r1
 800c58e:	bfa4      	itt	ge
 800c590:	460f      	movge	r7, r1
 800c592:	4699      	movge	r9, r3
 800c594:	693d      	ldr	r5, [r7, #16]
 800c596:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c59a:	68bb      	ldr	r3, [r7, #8]
 800c59c:	6879      	ldr	r1, [r7, #4]
 800c59e:	eb05 060a 	add.w	r6, r5, sl
 800c5a2:	42b3      	cmp	r3, r6
 800c5a4:	b085      	sub	sp, #20
 800c5a6:	bfb8      	it	lt
 800c5a8:	3101      	addlt	r1, #1
 800c5aa:	f7ff fedd 	bl	800c368 <_Balloc>
 800c5ae:	b930      	cbnz	r0, 800c5be <__multiply+0x42>
 800c5b0:	4602      	mov	r2, r0
 800c5b2:	4b41      	ldr	r3, [pc, #260]	@ (800c6b8 <__multiply+0x13c>)
 800c5b4:	4841      	ldr	r0, [pc, #260]	@ (800c6bc <__multiply+0x140>)
 800c5b6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c5ba:	f000 fcef 	bl	800cf9c <__assert_func>
 800c5be:	f100 0414 	add.w	r4, r0, #20
 800c5c2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c5c6:	4623      	mov	r3, r4
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	4573      	cmp	r3, lr
 800c5cc:	d320      	bcc.n	800c610 <__multiply+0x94>
 800c5ce:	f107 0814 	add.w	r8, r7, #20
 800c5d2:	f109 0114 	add.w	r1, r9, #20
 800c5d6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c5da:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c5de:	9302      	str	r3, [sp, #8]
 800c5e0:	1beb      	subs	r3, r5, r7
 800c5e2:	3b15      	subs	r3, #21
 800c5e4:	f023 0303 	bic.w	r3, r3, #3
 800c5e8:	3304      	adds	r3, #4
 800c5ea:	3715      	adds	r7, #21
 800c5ec:	42bd      	cmp	r5, r7
 800c5ee:	bf38      	it	cc
 800c5f0:	2304      	movcc	r3, #4
 800c5f2:	9301      	str	r3, [sp, #4]
 800c5f4:	9b02      	ldr	r3, [sp, #8]
 800c5f6:	9103      	str	r1, [sp, #12]
 800c5f8:	428b      	cmp	r3, r1
 800c5fa:	d80c      	bhi.n	800c616 <__multiply+0x9a>
 800c5fc:	2e00      	cmp	r6, #0
 800c5fe:	dd03      	ble.n	800c608 <__multiply+0x8c>
 800c600:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c604:	2b00      	cmp	r3, #0
 800c606:	d055      	beq.n	800c6b4 <__multiply+0x138>
 800c608:	6106      	str	r6, [r0, #16]
 800c60a:	b005      	add	sp, #20
 800c60c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c610:	f843 2b04 	str.w	r2, [r3], #4
 800c614:	e7d9      	b.n	800c5ca <__multiply+0x4e>
 800c616:	f8b1 a000 	ldrh.w	sl, [r1]
 800c61a:	f1ba 0f00 	cmp.w	sl, #0
 800c61e:	d01f      	beq.n	800c660 <__multiply+0xe4>
 800c620:	46c4      	mov	ip, r8
 800c622:	46a1      	mov	r9, r4
 800c624:	2700      	movs	r7, #0
 800c626:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c62a:	f8d9 3000 	ldr.w	r3, [r9]
 800c62e:	fa1f fb82 	uxth.w	fp, r2
 800c632:	b29b      	uxth	r3, r3
 800c634:	fb0a 330b 	mla	r3, sl, fp, r3
 800c638:	443b      	add	r3, r7
 800c63a:	f8d9 7000 	ldr.w	r7, [r9]
 800c63e:	0c12      	lsrs	r2, r2, #16
 800c640:	0c3f      	lsrs	r7, r7, #16
 800c642:	fb0a 7202 	mla	r2, sl, r2, r7
 800c646:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c64a:	b29b      	uxth	r3, r3
 800c64c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c650:	4565      	cmp	r5, ip
 800c652:	f849 3b04 	str.w	r3, [r9], #4
 800c656:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c65a:	d8e4      	bhi.n	800c626 <__multiply+0xaa>
 800c65c:	9b01      	ldr	r3, [sp, #4]
 800c65e:	50e7      	str	r7, [r4, r3]
 800c660:	9b03      	ldr	r3, [sp, #12]
 800c662:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c666:	3104      	adds	r1, #4
 800c668:	f1b9 0f00 	cmp.w	r9, #0
 800c66c:	d020      	beq.n	800c6b0 <__multiply+0x134>
 800c66e:	6823      	ldr	r3, [r4, #0]
 800c670:	4647      	mov	r7, r8
 800c672:	46a4      	mov	ip, r4
 800c674:	f04f 0a00 	mov.w	sl, #0
 800c678:	f8b7 b000 	ldrh.w	fp, [r7]
 800c67c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c680:	fb09 220b 	mla	r2, r9, fp, r2
 800c684:	4452      	add	r2, sl
 800c686:	b29b      	uxth	r3, r3
 800c688:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c68c:	f84c 3b04 	str.w	r3, [ip], #4
 800c690:	f857 3b04 	ldr.w	r3, [r7], #4
 800c694:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c698:	f8bc 3000 	ldrh.w	r3, [ip]
 800c69c:	fb09 330a 	mla	r3, r9, sl, r3
 800c6a0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c6a4:	42bd      	cmp	r5, r7
 800c6a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c6aa:	d8e5      	bhi.n	800c678 <__multiply+0xfc>
 800c6ac:	9a01      	ldr	r2, [sp, #4]
 800c6ae:	50a3      	str	r3, [r4, r2]
 800c6b0:	3404      	adds	r4, #4
 800c6b2:	e79f      	b.n	800c5f4 <__multiply+0x78>
 800c6b4:	3e01      	subs	r6, #1
 800c6b6:	e7a1      	b.n	800c5fc <__multiply+0x80>
 800c6b8:	0800e500 	.word	0x0800e500
 800c6bc:	0800e511 	.word	0x0800e511

0800c6c0 <__pow5mult>:
 800c6c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6c4:	4615      	mov	r5, r2
 800c6c6:	f012 0203 	ands.w	r2, r2, #3
 800c6ca:	4607      	mov	r7, r0
 800c6cc:	460e      	mov	r6, r1
 800c6ce:	d007      	beq.n	800c6e0 <__pow5mult+0x20>
 800c6d0:	4c25      	ldr	r4, [pc, #148]	@ (800c768 <__pow5mult+0xa8>)
 800c6d2:	3a01      	subs	r2, #1
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c6da:	f7ff fea7 	bl	800c42c <__multadd>
 800c6de:	4606      	mov	r6, r0
 800c6e0:	10ad      	asrs	r5, r5, #2
 800c6e2:	d03d      	beq.n	800c760 <__pow5mult+0xa0>
 800c6e4:	69fc      	ldr	r4, [r7, #28]
 800c6e6:	b97c      	cbnz	r4, 800c708 <__pow5mult+0x48>
 800c6e8:	2010      	movs	r0, #16
 800c6ea:	f7ff fd87 	bl	800c1fc <malloc>
 800c6ee:	4602      	mov	r2, r0
 800c6f0:	61f8      	str	r0, [r7, #28]
 800c6f2:	b928      	cbnz	r0, 800c700 <__pow5mult+0x40>
 800c6f4:	4b1d      	ldr	r3, [pc, #116]	@ (800c76c <__pow5mult+0xac>)
 800c6f6:	481e      	ldr	r0, [pc, #120]	@ (800c770 <__pow5mult+0xb0>)
 800c6f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c6fc:	f000 fc4e 	bl	800cf9c <__assert_func>
 800c700:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c704:	6004      	str	r4, [r0, #0]
 800c706:	60c4      	str	r4, [r0, #12]
 800c708:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c70c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c710:	b94c      	cbnz	r4, 800c726 <__pow5mult+0x66>
 800c712:	f240 2171 	movw	r1, #625	@ 0x271
 800c716:	4638      	mov	r0, r7
 800c718:	f7ff ff1a 	bl	800c550 <__i2b>
 800c71c:	2300      	movs	r3, #0
 800c71e:	f8c8 0008 	str.w	r0, [r8, #8]
 800c722:	4604      	mov	r4, r0
 800c724:	6003      	str	r3, [r0, #0]
 800c726:	f04f 0900 	mov.w	r9, #0
 800c72a:	07eb      	lsls	r3, r5, #31
 800c72c:	d50a      	bpl.n	800c744 <__pow5mult+0x84>
 800c72e:	4631      	mov	r1, r6
 800c730:	4622      	mov	r2, r4
 800c732:	4638      	mov	r0, r7
 800c734:	f7ff ff22 	bl	800c57c <__multiply>
 800c738:	4631      	mov	r1, r6
 800c73a:	4680      	mov	r8, r0
 800c73c:	4638      	mov	r0, r7
 800c73e:	f7ff fe53 	bl	800c3e8 <_Bfree>
 800c742:	4646      	mov	r6, r8
 800c744:	106d      	asrs	r5, r5, #1
 800c746:	d00b      	beq.n	800c760 <__pow5mult+0xa0>
 800c748:	6820      	ldr	r0, [r4, #0]
 800c74a:	b938      	cbnz	r0, 800c75c <__pow5mult+0x9c>
 800c74c:	4622      	mov	r2, r4
 800c74e:	4621      	mov	r1, r4
 800c750:	4638      	mov	r0, r7
 800c752:	f7ff ff13 	bl	800c57c <__multiply>
 800c756:	6020      	str	r0, [r4, #0]
 800c758:	f8c0 9000 	str.w	r9, [r0]
 800c75c:	4604      	mov	r4, r0
 800c75e:	e7e4      	b.n	800c72a <__pow5mult+0x6a>
 800c760:	4630      	mov	r0, r6
 800c762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c766:	bf00      	nop
 800c768:	0800e5c4 	.word	0x0800e5c4
 800c76c:	0800e491 	.word	0x0800e491
 800c770:	0800e511 	.word	0x0800e511

0800c774 <__lshift>:
 800c774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c778:	460c      	mov	r4, r1
 800c77a:	6849      	ldr	r1, [r1, #4]
 800c77c:	6923      	ldr	r3, [r4, #16]
 800c77e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c782:	68a3      	ldr	r3, [r4, #8]
 800c784:	4607      	mov	r7, r0
 800c786:	4691      	mov	r9, r2
 800c788:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c78c:	f108 0601 	add.w	r6, r8, #1
 800c790:	42b3      	cmp	r3, r6
 800c792:	db0b      	blt.n	800c7ac <__lshift+0x38>
 800c794:	4638      	mov	r0, r7
 800c796:	f7ff fde7 	bl	800c368 <_Balloc>
 800c79a:	4605      	mov	r5, r0
 800c79c:	b948      	cbnz	r0, 800c7b2 <__lshift+0x3e>
 800c79e:	4602      	mov	r2, r0
 800c7a0:	4b28      	ldr	r3, [pc, #160]	@ (800c844 <__lshift+0xd0>)
 800c7a2:	4829      	ldr	r0, [pc, #164]	@ (800c848 <__lshift+0xd4>)
 800c7a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c7a8:	f000 fbf8 	bl	800cf9c <__assert_func>
 800c7ac:	3101      	adds	r1, #1
 800c7ae:	005b      	lsls	r3, r3, #1
 800c7b0:	e7ee      	b.n	800c790 <__lshift+0x1c>
 800c7b2:	2300      	movs	r3, #0
 800c7b4:	f100 0114 	add.w	r1, r0, #20
 800c7b8:	f100 0210 	add.w	r2, r0, #16
 800c7bc:	4618      	mov	r0, r3
 800c7be:	4553      	cmp	r3, sl
 800c7c0:	db33      	blt.n	800c82a <__lshift+0xb6>
 800c7c2:	6920      	ldr	r0, [r4, #16]
 800c7c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c7c8:	f104 0314 	add.w	r3, r4, #20
 800c7cc:	f019 091f 	ands.w	r9, r9, #31
 800c7d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c7d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c7d8:	d02b      	beq.n	800c832 <__lshift+0xbe>
 800c7da:	f1c9 0e20 	rsb	lr, r9, #32
 800c7de:	468a      	mov	sl, r1
 800c7e0:	2200      	movs	r2, #0
 800c7e2:	6818      	ldr	r0, [r3, #0]
 800c7e4:	fa00 f009 	lsl.w	r0, r0, r9
 800c7e8:	4310      	orrs	r0, r2
 800c7ea:	f84a 0b04 	str.w	r0, [sl], #4
 800c7ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7f2:	459c      	cmp	ip, r3
 800c7f4:	fa22 f20e 	lsr.w	r2, r2, lr
 800c7f8:	d8f3      	bhi.n	800c7e2 <__lshift+0x6e>
 800c7fa:	ebac 0304 	sub.w	r3, ip, r4
 800c7fe:	3b15      	subs	r3, #21
 800c800:	f023 0303 	bic.w	r3, r3, #3
 800c804:	3304      	adds	r3, #4
 800c806:	f104 0015 	add.w	r0, r4, #21
 800c80a:	4560      	cmp	r0, ip
 800c80c:	bf88      	it	hi
 800c80e:	2304      	movhi	r3, #4
 800c810:	50ca      	str	r2, [r1, r3]
 800c812:	b10a      	cbz	r2, 800c818 <__lshift+0xa4>
 800c814:	f108 0602 	add.w	r6, r8, #2
 800c818:	3e01      	subs	r6, #1
 800c81a:	4638      	mov	r0, r7
 800c81c:	612e      	str	r6, [r5, #16]
 800c81e:	4621      	mov	r1, r4
 800c820:	f7ff fde2 	bl	800c3e8 <_Bfree>
 800c824:	4628      	mov	r0, r5
 800c826:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c82a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c82e:	3301      	adds	r3, #1
 800c830:	e7c5      	b.n	800c7be <__lshift+0x4a>
 800c832:	3904      	subs	r1, #4
 800c834:	f853 2b04 	ldr.w	r2, [r3], #4
 800c838:	f841 2f04 	str.w	r2, [r1, #4]!
 800c83c:	459c      	cmp	ip, r3
 800c83e:	d8f9      	bhi.n	800c834 <__lshift+0xc0>
 800c840:	e7ea      	b.n	800c818 <__lshift+0xa4>
 800c842:	bf00      	nop
 800c844:	0800e500 	.word	0x0800e500
 800c848:	0800e511 	.word	0x0800e511

0800c84c <__mcmp>:
 800c84c:	690a      	ldr	r2, [r1, #16]
 800c84e:	4603      	mov	r3, r0
 800c850:	6900      	ldr	r0, [r0, #16]
 800c852:	1a80      	subs	r0, r0, r2
 800c854:	b530      	push	{r4, r5, lr}
 800c856:	d10e      	bne.n	800c876 <__mcmp+0x2a>
 800c858:	3314      	adds	r3, #20
 800c85a:	3114      	adds	r1, #20
 800c85c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c860:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c864:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c868:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c86c:	4295      	cmp	r5, r2
 800c86e:	d003      	beq.n	800c878 <__mcmp+0x2c>
 800c870:	d205      	bcs.n	800c87e <__mcmp+0x32>
 800c872:	f04f 30ff 	mov.w	r0, #4294967295
 800c876:	bd30      	pop	{r4, r5, pc}
 800c878:	42a3      	cmp	r3, r4
 800c87a:	d3f3      	bcc.n	800c864 <__mcmp+0x18>
 800c87c:	e7fb      	b.n	800c876 <__mcmp+0x2a>
 800c87e:	2001      	movs	r0, #1
 800c880:	e7f9      	b.n	800c876 <__mcmp+0x2a>
	...

0800c884 <__mdiff>:
 800c884:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c888:	4689      	mov	r9, r1
 800c88a:	4606      	mov	r6, r0
 800c88c:	4611      	mov	r1, r2
 800c88e:	4648      	mov	r0, r9
 800c890:	4614      	mov	r4, r2
 800c892:	f7ff ffdb 	bl	800c84c <__mcmp>
 800c896:	1e05      	subs	r5, r0, #0
 800c898:	d112      	bne.n	800c8c0 <__mdiff+0x3c>
 800c89a:	4629      	mov	r1, r5
 800c89c:	4630      	mov	r0, r6
 800c89e:	f7ff fd63 	bl	800c368 <_Balloc>
 800c8a2:	4602      	mov	r2, r0
 800c8a4:	b928      	cbnz	r0, 800c8b2 <__mdiff+0x2e>
 800c8a6:	4b3f      	ldr	r3, [pc, #252]	@ (800c9a4 <__mdiff+0x120>)
 800c8a8:	f240 2137 	movw	r1, #567	@ 0x237
 800c8ac:	483e      	ldr	r0, [pc, #248]	@ (800c9a8 <__mdiff+0x124>)
 800c8ae:	f000 fb75 	bl	800cf9c <__assert_func>
 800c8b2:	2301      	movs	r3, #1
 800c8b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c8b8:	4610      	mov	r0, r2
 800c8ba:	b003      	add	sp, #12
 800c8bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8c0:	bfbc      	itt	lt
 800c8c2:	464b      	movlt	r3, r9
 800c8c4:	46a1      	movlt	r9, r4
 800c8c6:	4630      	mov	r0, r6
 800c8c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c8cc:	bfba      	itte	lt
 800c8ce:	461c      	movlt	r4, r3
 800c8d0:	2501      	movlt	r5, #1
 800c8d2:	2500      	movge	r5, #0
 800c8d4:	f7ff fd48 	bl	800c368 <_Balloc>
 800c8d8:	4602      	mov	r2, r0
 800c8da:	b918      	cbnz	r0, 800c8e4 <__mdiff+0x60>
 800c8dc:	4b31      	ldr	r3, [pc, #196]	@ (800c9a4 <__mdiff+0x120>)
 800c8de:	f240 2145 	movw	r1, #581	@ 0x245
 800c8e2:	e7e3      	b.n	800c8ac <__mdiff+0x28>
 800c8e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c8e8:	6926      	ldr	r6, [r4, #16]
 800c8ea:	60c5      	str	r5, [r0, #12]
 800c8ec:	f109 0310 	add.w	r3, r9, #16
 800c8f0:	f109 0514 	add.w	r5, r9, #20
 800c8f4:	f104 0e14 	add.w	lr, r4, #20
 800c8f8:	f100 0b14 	add.w	fp, r0, #20
 800c8fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c900:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c904:	9301      	str	r3, [sp, #4]
 800c906:	46d9      	mov	r9, fp
 800c908:	f04f 0c00 	mov.w	ip, #0
 800c90c:	9b01      	ldr	r3, [sp, #4]
 800c90e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c912:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c916:	9301      	str	r3, [sp, #4]
 800c918:	fa1f f38a 	uxth.w	r3, sl
 800c91c:	4619      	mov	r1, r3
 800c91e:	b283      	uxth	r3, r0
 800c920:	1acb      	subs	r3, r1, r3
 800c922:	0c00      	lsrs	r0, r0, #16
 800c924:	4463      	add	r3, ip
 800c926:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c92a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c92e:	b29b      	uxth	r3, r3
 800c930:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c934:	4576      	cmp	r6, lr
 800c936:	f849 3b04 	str.w	r3, [r9], #4
 800c93a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c93e:	d8e5      	bhi.n	800c90c <__mdiff+0x88>
 800c940:	1b33      	subs	r3, r6, r4
 800c942:	3b15      	subs	r3, #21
 800c944:	f023 0303 	bic.w	r3, r3, #3
 800c948:	3415      	adds	r4, #21
 800c94a:	3304      	adds	r3, #4
 800c94c:	42a6      	cmp	r6, r4
 800c94e:	bf38      	it	cc
 800c950:	2304      	movcc	r3, #4
 800c952:	441d      	add	r5, r3
 800c954:	445b      	add	r3, fp
 800c956:	461e      	mov	r6, r3
 800c958:	462c      	mov	r4, r5
 800c95a:	4544      	cmp	r4, r8
 800c95c:	d30e      	bcc.n	800c97c <__mdiff+0xf8>
 800c95e:	f108 0103 	add.w	r1, r8, #3
 800c962:	1b49      	subs	r1, r1, r5
 800c964:	f021 0103 	bic.w	r1, r1, #3
 800c968:	3d03      	subs	r5, #3
 800c96a:	45a8      	cmp	r8, r5
 800c96c:	bf38      	it	cc
 800c96e:	2100      	movcc	r1, #0
 800c970:	440b      	add	r3, r1
 800c972:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c976:	b191      	cbz	r1, 800c99e <__mdiff+0x11a>
 800c978:	6117      	str	r7, [r2, #16]
 800c97a:	e79d      	b.n	800c8b8 <__mdiff+0x34>
 800c97c:	f854 1b04 	ldr.w	r1, [r4], #4
 800c980:	46e6      	mov	lr, ip
 800c982:	0c08      	lsrs	r0, r1, #16
 800c984:	fa1c fc81 	uxtah	ip, ip, r1
 800c988:	4471      	add	r1, lr
 800c98a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c98e:	b289      	uxth	r1, r1
 800c990:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c994:	f846 1b04 	str.w	r1, [r6], #4
 800c998:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c99c:	e7dd      	b.n	800c95a <__mdiff+0xd6>
 800c99e:	3f01      	subs	r7, #1
 800c9a0:	e7e7      	b.n	800c972 <__mdiff+0xee>
 800c9a2:	bf00      	nop
 800c9a4:	0800e500 	.word	0x0800e500
 800c9a8:	0800e511 	.word	0x0800e511

0800c9ac <__d2b>:
 800c9ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c9b0:	460f      	mov	r7, r1
 800c9b2:	2101      	movs	r1, #1
 800c9b4:	ec59 8b10 	vmov	r8, r9, d0
 800c9b8:	4616      	mov	r6, r2
 800c9ba:	f7ff fcd5 	bl	800c368 <_Balloc>
 800c9be:	4604      	mov	r4, r0
 800c9c0:	b930      	cbnz	r0, 800c9d0 <__d2b+0x24>
 800c9c2:	4602      	mov	r2, r0
 800c9c4:	4b23      	ldr	r3, [pc, #140]	@ (800ca54 <__d2b+0xa8>)
 800c9c6:	4824      	ldr	r0, [pc, #144]	@ (800ca58 <__d2b+0xac>)
 800c9c8:	f240 310f 	movw	r1, #783	@ 0x30f
 800c9cc:	f000 fae6 	bl	800cf9c <__assert_func>
 800c9d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c9d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c9d8:	b10d      	cbz	r5, 800c9de <__d2b+0x32>
 800c9da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c9de:	9301      	str	r3, [sp, #4]
 800c9e0:	f1b8 0300 	subs.w	r3, r8, #0
 800c9e4:	d023      	beq.n	800ca2e <__d2b+0x82>
 800c9e6:	4668      	mov	r0, sp
 800c9e8:	9300      	str	r3, [sp, #0]
 800c9ea:	f7ff fd84 	bl	800c4f6 <__lo0bits>
 800c9ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c9f2:	b1d0      	cbz	r0, 800ca2a <__d2b+0x7e>
 800c9f4:	f1c0 0320 	rsb	r3, r0, #32
 800c9f8:	fa02 f303 	lsl.w	r3, r2, r3
 800c9fc:	430b      	orrs	r3, r1
 800c9fe:	40c2      	lsrs	r2, r0
 800ca00:	6163      	str	r3, [r4, #20]
 800ca02:	9201      	str	r2, [sp, #4]
 800ca04:	9b01      	ldr	r3, [sp, #4]
 800ca06:	61a3      	str	r3, [r4, #24]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	bf0c      	ite	eq
 800ca0c:	2201      	moveq	r2, #1
 800ca0e:	2202      	movne	r2, #2
 800ca10:	6122      	str	r2, [r4, #16]
 800ca12:	b1a5      	cbz	r5, 800ca3e <__d2b+0x92>
 800ca14:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ca18:	4405      	add	r5, r0
 800ca1a:	603d      	str	r5, [r7, #0]
 800ca1c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ca20:	6030      	str	r0, [r6, #0]
 800ca22:	4620      	mov	r0, r4
 800ca24:	b003      	add	sp, #12
 800ca26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ca2a:	6161      	str	r1, [r4, #20]
 800ca2c:	e7ea      	b.n	800ca04 <__d2b+0x58>
 800ca2e:	a801      	add	r0, sp, #4
 800ca30:	f7ff fd61 	bl	800c4f6 <__lo0bits>
 800ca34:	9b01      	ldr	r3, [sp, #4]
 800ca36:	6163      	str	r3, [r4, #20]
 800ca38:	3020      	adds	r0, #32
 800ca3a:	2201      	movs	r2, #1
 800ca3c:	e7e8      	b.n	800ca10 <__d2b+0x64>
 800ca3e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ca42:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ca46:	6038      	str	r0, [r7, #0]
 800ca48:	6918      	ldr	r0, [r3, #16]
 800ca4a:	f7ff fd35 	bl	800c4b8 <__hi0bits>
 800ca4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ca52:	e7e5      	b.n	800ca20 <__d2b+0x74>
 800ca54:	0800e500 	.word	0x0800e500
 800ca58:	0800e511 	.word	0x0800e511

0800ca5c <__sfputc_r>:
 800ca5c:	6893      	ldr	r3, [r2, #8]
 800ca5e:	3b01      	subs	r3, #1
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	b410      	push	{r4}
 800ca64:	6093      	str	r3, [r2, #8]
 800ca66:	da08      	bge.n	800ca7a <__sfputc_r+0x1e>
 800ca68:	6994      	ldr	r4, [r2, #24]
 800ca6a:	42a3      	cmp	r3, r4
 800ca6c:	db01      	blt.n	800ca72 <__sfputc_r+0x16>
 800ca6e:	290a      	cmp	r1, #10
 800ca70:	d103      	bne.n	800ca7a <__sfputc_r+0x1e>
 800ca72:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca76:	f000 b9df 	b.w	800ce38 <__swbuf_r>
 800ca7a:	6813      	ldr	r3, [r2, #0]
 800ca7c:	1c58      	adds	r0, r3, #1
 800ca7e:	6010      	str	r0, [r2, #0]
 800ca80:	7019      	strb	r1, [r3, #0]
 800ca82:	4608      	mov	r0, r1
 800ca84:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ca88:	4770      	bx	lr

0800ca8a <__sfputs_r>:
 800ca8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca8c:	4606      	mov	r6, r0
 800ca8e:	460f      	mov	r7, r1
 800ca90:	4614      	mov	r4, r2
 800ca92:	18d5      	adds	r5, r2, r3
 800ca94:	42ac      	cmp	r4, r5
 800ca96:	d101      	bne.n	800ca9c <__sfputs_r+0x12>
 800ca98:	2000      	movs	r0, #0
 800ca9a:	e007      	b.n	800caac <__sfputs_r+0x22>
 800ca9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800caa0:	463a      	mov	r2, r7
 800caa2:	4630      	mov	r0, r6
 800caa4:	f7ff ffda 	bl	800ca5c <__sfputc_r>
 800caa8:	1c43      	adds	r3, r0, #1
 800caaa:	d1f3      	bne.n	800ca94 <__sfputs_r+0xa>
 800caac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cab0 <_vfiprintf_r>:
 800cab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cab4:	460d      	mov	r5, r1
 800cab6:	b09d      	sub	sp, #116	@ 0x74
 800cab8:	4614      	mov	r4, r2
 800caba:	4698      	mov	r8, r3
 800cabc:	4606      	mov	r6, r0
 800cabe:	b118      	cbz	r0, 800cac8 <_vfiprintf_r+0x18>
 800cac0:	6a03      	ldr	r3, [r0, #32]
 800cac2:	b90b      	cbnz	r3, 800cac8 <_vfiprintf_r+0x18>
 800cac4:	f7fe fbea 	bl	800b29c <__sinit>
 800cac8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800caca:	07d9      	lsls	r1, r3, #31
 800cacc:	d405      	bmi.n	800cada <_vfiprintf_r+0x2a>
 800cace:	89ab      	ldrh	r3, [r5, #12]
 800cad0:	059a      	lsls	r2, r3, #22
 800cad2:	d402      	bmi.n	800cada <_vfiprintf_r+0x2a>
 800cad4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cad6:	f7fe fcea 	bl	800b4ae <__retarget_lock_acquire_recursive>
 800cada:	89ab      	ldrh	r3, [r5, #12]
 800cadc:	071b      	lsls	r3, r3, #28
 800cade:	d501      	bpl.n	800cae4 <_vfiprintf_r+0x34>
 800cae0:	692b      	ldr	r3, [r5, #16]
 800cae2:	b99b      	cbnz	r3, 800cb0c <_vfiprintf_r+0x5c>
 800cae4:	4629      	mov	r1, r5
 800cae6:	4630      	mov	r0, r6
 800cae8:	f000 f9e4 	bl	800ceb4 <__swsetup_r>
 800caec:	b170      	cbz	r0, 800cb0c <_vfiprintf_r+0x5c>
 800caee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800caf0:	07dc      	lsls	r4, r3, #31
 800caf2:	d504      	bpl.n	800cafe <_vfiprintf_r+0x4e>
 800caf4:	f04f 30ff 	mov.w	r0, #4294967295
 800caf8:	b01d      	add	sp, #116	@ 0x74
 800cafa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cafe:	89ab      	ldrh	r3, [r5, #12]
 800cb00:	0598      	lsls	r0, r3, #22
 800cb02:	d4f7      	bmi.n	800caf4 <_vfiprintf_r+0x44>
 800cb04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cb06:	f7fe fcd3 	bl	800b4b0 <__retarget_lock_release_recursive>
 800cb0a:	e7f3      	b.n	800caf4 <_vfiprintf_r+0x44>
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cb10:	2320      	movs	r3, #32
 800cb12:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cb16:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb1a:	2330      	movs	r3, #48	@ 0x30
 800cb1c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cccc <_vfiprintf_r+0x21c>
 800cb20:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cb24:	f04f 0901 	mov.w	r9, #1
 800cb28:	4623      	mov	r3, r4
 800cb2a:	469a      	mov	sl, r3
 800cb2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb30:	b10a      	cbz	r2, 800cb36 <_vfiprintf_r+0x86>
 800cb32:	2a25      	cmp	r2, #37	@ 0x25
 800cb34:	d1f9      	bne.n	800cb2a <_vfiprintf_r+0x7a>
 800cb36:	ebba 0b04 	subs.w	fp, sl, r4
 800cb3a:	d00b      	beq.n	800cb54 <_vfiprintf_r+0xa4>
 800cb3c:	465b      	mov	r3, fp
 800cb3e:	4622      	mov	r2, r4
 800cb40:	4629      	mov	r1, r5
 800cb42:	4630      	mov	r0, r6
 800cb44:	f7ff ffa1 	bl	800ca8a <__sfputs_r>
 800cb48:	3001      	adds	r0, #1
 800cb4a:	f000 80a7 	beq.w	800cc9c <_vfiprintf_r+0x1ec>
 800cb4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb50:	445a      	add	r2, fp
 800cb52:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb54:	f89a 3000 	ldrb.w	r3, [sl]
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	f000 809f 	beq.w	800cc9c <_vfiprintf_r+0x1ec>
 800cb5e:	2300      	movs	r3, #0
 800cb60:	f04f 32ff 	mov.w	r2, #4294967295
 800cb64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb68:	f10a 0a01 	add.w	sl, sl, #1
 800cb6c:	9304      	str	r3, [sp, #16]
 800cb6e:	9307      	str	r3, [sp, #28]
 800cb70:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cb74:	931a      	str	r3, [sp, #104]	@ 0x68
 800cb76:	4654      	mov	r4, sl
 800cb78:	2205      	movs	r2, #5
 800cb7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb7e:	4853      	ldr	r0, [pc, #332]	@ (800cccc <_vfiprintf_r+0x21c>)
 800cb80:	f7f3 fb46 	bl	8000210 <memchr>
 800cb84:	9a04      	ldr	r2, [sp, #16]
 800cb86:	b9d8      	cbnz	r0, 800cbc0 <_vfiprintf_r+0x110>
 800cb88:	06d1      	lsls	r1, r2, #27
 800cb8a:	bf44      	itt	mi
 800cb8c:	2320      	movmi	r3, #32
 800cb8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cb92:	0713      	lsls	r3, r2, #28
 800cb94:	bf44      	itt	mi
 800cb96:	232b      	movmi	r3, #43	@ 0x2b
 800cb98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cb9c:	f89a 3000 	ldrb.w	r3, [sl]
 800cba0:	2b2a      	cmp	r3, #42	@ 0x2a
 800cba2:	d015      	beq.n	800cbd0 <_vfiprintf_r+0x120>
 800cba4:	9a07      	ldr	r2, [sp, #28]
 800cba6:	4654      	mov	r4, sl
 800cba8:	2000      	movs	r0, #0
 800cbaa:	f04f 0c0a 	mov.w	ip, #10
 800cbae:	4621      	mov	r1, r4
 800cbb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cbb4:	3b30      	subs	r3, #48	@ 0x30
 800cbb6:	2b09      	cmp	r3, #9
 800cbb8:	d94b      	bls.n	800cc52 <_vfiprintf_r+0x1a2>
 800cbba:	b1b0      	cbz	r0, 800cbea <_vfiprintf_r+0x13a>
 800cbbc:	9207      	str	r2, [sp, #28]
 800cbbe:	e014      	b.n	800cbea <_vfiprintf_r+0x13a>
 800cbc0:	eba0 0308 	sub.w	r3, r0, r8
 800cbc4:	fa09 f303 	lsl.w	r3, r9, r3
 800cbc8:	4313      	orrs	r3, r2
 800cbca:	9304      	str	r3, [sp, #16]
 800cbcc:	46a2      	mov	sl, r4
 800cbce:	e7d2      	b.n	800cb76 <_vfiprintf_r+0xc6>
 800cbd0:	9b03      	ldr	r3, [sp, #12]
 800cbd2:	1d19      	adds	r1, r3, #4
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	9103      	str	r1, [sp, #12]
 800cbd8:	2b00      	cmp	r3, #0
 800cbda:	bfbb      	ittet	lt
 800cbdc:	425b      	neglt	r3, r3
 800cbde:	f042 0202 	orrlt.w	r2, r2, #2
 800cbe2:	9307      	strge	r3, [sp, #28]
 800cbe4:	9307      	strlt	r3, [sp, #28]
 800cbe6:	bfb8      	it	lt
 800cbe8:	9204      	strlt	r2, [sp, #16]
 800cbea:	7823      	ldrb	r3, [r4, #0]
 800cbec:	2b2e      	cmp	r3, #46	@ 0x2e
 800cbee:	d10a      	bne.n	800cc06 <_vfiprintf_r+0x156>
 800cbf0:	7863      	ldrb	r3, [r4, #1]
 800cbf2:	2b2a      	cmp	r3, #42	@ 0x2a
 800cbf4:	d132      	bne.n	800cc5c <_vfiprintf_r+0x1ac>
 800cbf6:	9b03      	ldr	r3, [sp, #12]
 800cbf8:	1d1a      	adds	r2, r3, #4
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	9203      	str	r2, [sp, #12]
 800cbfe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cc02:	3402      	adds	r4, #2
 800cc04:	9305      	str	r3, [sp, #20]
 800cc06:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ccdc <_vfiprintf_r+0x22c>
 800cc0a:	7821      	ldrb	r1, [r4, #0]
 800cc0c:	2203      	movs	r2, #3
 800cc0e:	4650      	mov	r0, sl
 800cc10:	f7f3 fafe 	bl	8000210 <memchr>
 800cc14:	b138      	cbz	r0, 800cc26 <_vfiprintf_r+0x176>
 800cc16:	9b04      	ldr	r3, [sp, #16]
 800cc18:	eba0 000a 	sub.w	r0, r0, sl
 800cc1c:	2240      	movs	r2, #64	@ 0x40
 800cc1e:	4082      	lsls	r2, r0
 800cc20:	4313      	orrs	r3, r2
 800cc22:	3401      	adds	r4, #1
 800cc24:	9304      	str	r3, [sp, #16]
 800cc26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc2a:	4829      	ldr	r0, [pc, #164]	@ (800ccd0 <_vfiprintf_r+0x220>)
 800cc2c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cc30:	2206      	movs	r2, #6
 800cc32:	f7f3 faed 	bl	8000210 <memchr>
 800cc36:	2800      	cmp	r0, #0
 800cc38:	d03f      	beq.n	800ccba <_vfiprintf_r+0x20a>
 800cc3a:	4b26      	ldr	r3, [pc, #152]	@ (800ccd4 <_vfiprintf_r+0x224>)
 800cc3c:	bb1b      	cbnz	r3, 800cc86 <_vfiprintf_r+0x1d6>
 800cc3e:	9b03      	ldr	r3, [sp, #12]
 800cc40:	3307      	adds	r3, #7
 800cc42:	f023 0307 	bic.w	r3, r3, #7
 800cc46:	3308      	adds	r3, #8
 800cc48:	9303      	str	r3, [sp, #12]
 800cc4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc4c:	443b      	add	r3, r7
 800cc4e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cc50:	e76a      	b.n	800cb28 <_vfiprintf_r+0x78>
 800cc52:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc56:	460c      	mov	r4, r1
 800cc58:	2001      	movs	r0, #1
 800cc5a:	e7a8      	b.n	800cbae <_vfiprintf_r+0xfe>
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	3401      	adds	r4, #1
 800cc60:	9305      	str	r3, [sp, #20]
 800cc62:	4619      	mov	r1, r3
 800cc64:	f04f 0c0a 	mov.w	ip, #10
 800cc68:	4620      	mov	r0, r4
 800cc6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc6e:	3a30      	subs	r2, #48	@ 0x30
 800cc70:	2a09      	cmp	r2, #9
 800cc72:	d903      	bls.n	800cc7c <_vfiprintf_r+0x1cc>
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d0c6      	beq.n	800cc06 <_vfiprintf_r+0x156>
 800cc78:	9105      	str	r1, [sp, #20]
 800cc7a:	e7c4      	b.n	800cc06 <_vfiprintf_r+0x156>
 800cc7c:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc80:	4604      	mov	r4, r0
 800cc82:	2301      	movs	r3, #1
 800cc84:	e7f0      	b.n	800cc68 <_vfiprintf_r+0x1b8>
 800cc86:	ab03      	add	r3, sp, #12
 800cc88:	9300      	str	r3, [sp, #0]
 800cc8a:	462a      	mov	r2, r5
 800cc8c:	4b12      	ldr	r3, [pc, #72]	@ (800ccd8 <_vfiprintf_r+0x228>)
 800cc8e:	a904      	add	r1, sp, #16
 800cc90:	4630      	mov	r0, r6
 800cc92:	f7fd fec1 	bl	800aa18 <_printf_float>
 800cc96:	4607      	mov	r7, r0
 800cc98:	1c78      	adds	r0, r7, #1
 800cc9a:	d1d6      	bne.n	800cc4a <_vfiprintf_r+0x19a>
 800cc9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cc9e:	07d9      	lsls	r1, r3, #31
 800cca0:	d405      	bmi.n	800ccae <_vfiprintf_r+0x1fe>
 800cca2:	89ab      	ldrh	r3, [r5, #12]
 800cca4:	059a      	lsls	r2, r3, #22
 800cca6:	d402      	bmi.n	800ccae <_vfiprintf_r+0x1fe>
 800cca8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ccaa:	f7fe fc01 	bl	800b4b0 <__retarget_lock_release_recursive>
 800ccae:	89ab      	ldrh	r3, [r5, #12]
 800ccb0:	065b      	lsls	r3, r3, #25
 800ccb2:	f53f af1f 	bmi.w	800caf4 <_vfiprintf_r+0x44>
 800ccb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ccb8:	e71e      	b.n	800caf8 <_vfiprintf_r+0x48>
 800ccba:	ab03      	add	r3, sp, #12
 800ccbc:	9300      	str	r3, [sp, #0]
 800ccbe:	462a      	mov	r2, r5
 800ccc0:	4b05      	ldr	r3, [pc, #20]	@ (800ccd8 <_vfiprintf_r+0x228>)
 800ccc2:	a904      	add	r1, sp, #16
 800ccc4:	4630      	mov	r0, r6
 800ccc6:	f7fe f93f 	bl	800af48 <_printf_i>
 800ccca:	e7e4      	b.n	800cc96 <_vfiprintf_r+0x1e6>
 800cccc:	0800e56a 	.word	0x0800e56a
 800ccd0:	0800e574 	.word	0x0800e574
 800ccd4:	0800aa19 	.word	0x0800aa19
 800ccd8:	0800ca8b 	.word	0x0800ca8b
 800ccdc:	0800e570 	.word	0x0800e570

0800cce0 <__sflush_r>:
 800cce0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cce4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cce8:	0716      	lsls	r6, r2, #28
 800ccea:	4605      	mov	r5, r0
 800ccec:	460c      	mov	r4, r1
 800ccee:	d454      	bmi.n	800cd9a <__sflush_r+0xba>
 800ccf0:	684b      	ldr	r3, [r1, #4]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	dc02      	bgt.n	800ccfc <__sflush_r+0x1c>
 800ccf6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	dd48      	ble.n	800cd8e <__sflush_r+0xae>
 800ccfc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ccfe:	2e00      	cmp	r6, #0
 800cd00:	d045      	beq.n	800cd8e <__sflush_r+0xae>
 800cd02:	2300      	movs	r3, #0
 800cd04:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cd08:	682f      	ldr	r7, [r5, #0]
 800cd0a:	6a21      	ldr	r1, [r4, #32]
 800cd0c:	602b      	str	r3, [r5, #0]
 800cd0e:	d030      	beq.n	800cd72 <__sflush_r+0x92>
 800cd10:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cd12:	89a3      	ldrh	r3, [r4, #12]
 800cd14:	0759      	lsls	r1, r3, #29
 800cd16:	d505      	bpl.n	800cd24 <__sflush_r+0x44>
 800cd18:	6863      	ldr	r3, [r4, #4]
 800cd1a:	1ad2      	subs	r2, r2, r3
 800cd1c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cd1e:	b10b      	cbz	r3, 800cd24 <__sflush_r+0x44>
 800cd20:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cd22:	1ad2      	subs	r2, r2, r3
 800cd24:	2300      	movs	r3, #0
 800cd26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cd28:	6a21      	ldr	r1, [r4, #32]
 800cd2a:	4628      	mov	r0, r5
 800cd2c:	47b0      	blx	r6
 800cd2e:	1c43      	adds	r3, r0, #1
 800cd30:	89a3      	ldrh	r3, [r4, #12]
 800cd32:	d106      	bne.n	800cd42 <__sflush_r+0x62>
 800cd34:	6829      	ldr	r1, [r5, #0]
 800cd36:	291d      	cmp	r1, #29
 800cd38:	d82b      	bhi.n	800cd92 <__sflush_r+0xb2>
 800cd3a:	4a2a      	ldr	r2, [pc, #168]	@ (800cde4 <__sflush_r+0x104>)
 800cd3c:	40ca      	lsrs	r2, r1
 800cd3e:	07d6      	lsls	r6, r2, #31
 800cd40:	d527      	bpl.n	800cd92 <__sflush_r+0xb2>
 800cd42:	2200      	movs	r2, #0
 800cd44:	6062      	str	r2, [r4, #4]
 800cd46:	04d9      	lsls	r1, r3, #19
 800cd48:	6922      	ldr	r2, [r4, #16]
 800cd4a:	6022      	str	r2, [r4, #0]
 800cd4c:	d504      	bpl.n	800cd58 <__sflush_r+0x78>
 800cd4e:	1c42      	adds	r2, r0, #1
 800cd50:	d101      	bne.n	800cd56 <__sflush_r+0x76>
 800cd52:	682b      	ldr	r3, [r5, #0]
 800cd54:	b903      	cbnz	r3, 800cd58 <__sflush_r+0x78>
 800cd56:	6560      	str	r0, [r4, #84]	@ 0x54
 800cd58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cd5a:	602f      	str	r7, [r5, #0]
 800cd5c:	b1b9      	cbz	r1, 800cd8e <__sflush_r+0xae>
 800cd5e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cd62:	4299      	cmp	r1, r3
 800cd64:	d002      	beq.n	800cd6c <__sflush_r+0x8c>
 800cd66:	4628      	mov	r0, r5
 800cd68:	f7ff f9fe 	bl	800c168 <_free_r>
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	6363      	str	r3, [r4, #52]	@ 0x34
 800cd70:	e00d      	b.n	800cd8e <__sflush_r+0xae>
 800cd72:	2301      	movs	r3, #1
 800cd74:	4628      	mov	r0, r5
 800cd76:	47b0      	blx	r6
 800cd78:	4602      	mov	r2, r0
 800cd7a:	1c50      	adds	r0, r2, #1
 800cd7c:	d1c9      	bne.n	800cd12 <__sflush_r+0x32>
 800cd7e:	682b      	ldr	r3, [r5, #0]
 800cd80:	2b00      	cmp	r3, #0
 800cd82:	d0c6      	beq.n	800cd12 <__sflush_r+0x32>
 800cd84:	2b1d      	cmp	r3, #29
 800cd86:	d001      	beq.n	800cd8c <__sflush_r+0xac>
 800cd88:	2b16      	cmp	r3, #22
 800cd8a:	d11e      	bne.n	800cdca <__sflush_r+0xea>
 800cd8c:	602f      	str	r7, [r5, #0]
 800cd8e:	2000      	movs	r0, #0
 800cd90:	e022      	b.n	800cdd8 <__sflush_r+0xf8>
 800cd92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cd96:	b21b      	sxth	r3, r3
 800cd98:	e01b      	b.n	800cdd2 <__sflush_r+0xf2>
 800cd9a:	690f      	ldr	r7, [r1, #16]
 800cd9c:	2f00      	cmp	r7, #0
 800cd9e:	d0f6      	beq.n	800cd8e <__sflush_r+0xae>
 800cda0:	0793      	lsls	r3, r2, #30
 800cda2:	680e      	ldr	r6, [r1, #0]
 800cda4:	bf08      	it	eq
 800cda6:	694b      	ldreq	r3, [r1, #20]
 800cda8:	600f      	str	r7, [r1, #0]
 800cdaa:	bf18      	it	ne
 800cdac:	2300      	movne	r3, #0
 800cdae:	eba6 0807 	sub.w	r8, r6, r7
 800cdb2:	608b      	str	r3, [r1, #8]
 800cdb4:	f1b8 0f00 	cmp.w	r8, #0
 800cdb8:	dde9      	ble.n	800cd8e <__sflush_r+0xae>
 800cdba:	6a21      	ldr	r1, [r4, #32]
 800cdbc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800cdbe:	4643      	mov	r3, r8
 800cdc0:	463a      	mov	r2, r7
 800cdc2:	4628      	mov	r0, r5
 800cdc4:	47b0      	blx	r6
 800cdc6:	2800      	cmp	r0, #0
 800cdc8:	dc08      	bgt.n	800cddc <__sflush_r+0xfc>
 800cdca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cdce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cdd2:	81a3      	strh	r3, [r4, #12]
 800cdd4:	f04f 30ff 	mov.w	r0, #4294967295
 800cdd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cddc:	4407      	add	r7, r0
 800cdde:	eba8 0800 	sub.w	r8, r8, r0
 800cde2:	e7e7      	b.n	800cdb4 <__sflush_r+0xd4>
 800cde4:	20400001 	.word	0x20400001

0800cde8 <_fflush_r>:
 800cde8:	b538      	push	{r3, r4, r5, lr}
 800cdea:	690b      	ldr	r3, [r1, #16]
 800cdec:	4605      	mov	r5, r0
 800cdee:	460c      	mov	r4, r1
 800cdf0:	b913      	cbnz	r3, 800cdf8 <_fflush_r+0x10>
 800cdf2:	2500      	movs	r5, #0
 800cdf4:	4628      	mov	r0, r5
 800cdf6:	bd38      	pop	{r3, r4, r5, pc}
 800cdf8:	b118      	cbz	r0, 800ce02 <_fflush_r+0x1a>
 800cdfa:	6a03      	ldr	r3, [r0, #32]
 800cdfc:	b90b      	cbnz	r3, 800ce02 <_fflush_r+0x1a>
 800cdfe:	f7fe fa4d 	bl	800b29c <__sinit>
 800ce02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce06:	2b00      	cmp	r3, #0
 800ce08:	d0f3      	beq.n	800cdf2 <_fflush_r+0xa>
 800ce0a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ce0c:	07d0      	lsls	r0, r2, #31
 800ce0e:	d404      	bmi.n	800ce1a <_fflush_r+0x32>
 800ce10:	0599      	lsls	r1, r3, #22
 800ce12:	d402      	bmi.n	800ce1a <_fflush_r+0x32>
 800ce14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce16:	f7fe fb4a 	bl	800b4ae <__retarget_lock_acquire_recursive>
 800ce1a:	4628      	mov	r0, r5
 800ce1c:	4621      	mov	r1, r4
 800ce1e:	f7ff ff5f 	bl	800cce0 <__sflush_r>
 800ce22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ce24:	07da      	lsls	r2, r3, #31
 800ce26:	4605      	mov	r5, r0
 800ce28:	d4e4      	bmi.n	800cdf4 <_fflush_r+0xc>
 800ce2a:	89a3      	ldrh	r3, [r4, #12]
 800ce2c:	059b      	lsls	r3, r3, #22
 800ce2e:	d4e1      	bmi.n	800cdf4 <_fflush_r+0xc>
 800ce30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ce32:	f7fe fb3d 	bl	800b4b0 <__retarget_lock_release_recursive>
 800ce36:	e7dd      	b.n	800cdf4 <_fflush_r+0xc>

0800ce38 <__swbuf_r>:
 800ce38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce3a:	460e      	mov	r6, r1
 800ce3c:	4614      	mov	r4, r2
 800ce3e:	4605      	mov	r5, r0
 800ce40:	b118      	cbz	r0, 800ce4a <__swbuf_r+0x12>
 800ce42:	6a03      	ldr	r3, [r0, #32]
 800ce44:	b90b      	cbnz	r3, 800ce4a <__swbuf_r+0x12>
 800ce46:	f7fe fa29 	bl	800b29c <__sinit>
 800ce4a:	69a3      	ldr	r3, [r4, #24]
 800ce4c:	60a3      	str	r3, [r4, #8]
 800ce4e:	89a3      	ldrh	r3, [r4, #12]
 800ce50:	071a      	lsls	r2, r3, #28
 800ce52:	d501      	bpl.n	800ce58 <__swbuf_r+0x20>
 800ce54:	6923      	ldr	r3, [r4, #16]
 800ce56:	b943      	cbnz	r3, 800ce6a <__swbuf_r+0x32>
 800ce58:	4621      	mov	r1, r4
 800ce5a:	4628      	mov	r0, r5
 800ce5c:	f000 f82a 	bl	800ceb4 <__swsetup_r>
 800ce60:	b118      	cbz	r0, 800ce6a <__swbuf_r+0x32>
 800ce62:	f04f 37ff 	mov.w	r7, #4294967295
 800ce66:	4638      	mov	r0, r7
 800ce68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce6a:	6823      	ldr	r3, [r4, #0]
 800ce6c:	6922      	ldr	r2, [r4, #16]
 800ce6e:	1a98      	subs	r0, r3, r2
 800ce70:	6963      	ldr	r3, [r4, #20]
 800ce72:	b2f6      	uxtb	r6, r6
 800ce74:	4283      	cmp	r3, r0
 800ce76:	4637      	mov	r7, r6
 800ce78:	dc05      	bgt.n	800ce86 <__swbuf_r+0x4e>
 800ce7a:	4621      	mov	r1, r4
 800ce7c:	4628      	mov	r0, r5
 800ce7e:	f7ff ffb3 	bl	800cde8 <_fflush_r>
 800ce82:	2800      	cmp	r0, #0
 800ce84:	d1ed      	bne.n	800ce62 <__swbuf_r+0x2a>
 800ce86:	68a3      	ldr	r3, [r4, #8]
 800ce88:	3b01      	subs	r3, #1
 800ce8a:	60a3      	str	r3, [r4, #8]
 800ce8c:	6823      	ldr	r3, [r4, #0]
 800ce8e:	1c5a      	adds	r2, r3, #1
 800ce90:	6022      	str	r2, [r4, #0]
 800ce92:	701e      	strb	r6, [r3, #0]
 800ce94:	6962      	ldr	r2, [r4, #20]
 800ce96:	1c43      	adds	r3, r0, #1
 800ce98:	429a      	cmp	r2, r3
 800ce9a:	d004      	beq.n	800cea6 <__swbuf_r+0x6e>
 800ce9c:	89a3      	ldrh	r3, [r4, #12]
 800ce9e:	07db      	lsls	r3, r3, #31
 800cea0:	d5e1      	bpl.n	800ce66 <__swbuf_r+0x2e>
 800cea2:	2e0a      	cmp	r6, #10
 800cea4:	d1df      	bne.n	800ce66 <__swbuf_r+0x2e>
 800cea6:	4621      	mov	r1, r4
 800cea8:	4628      	mov	r0, r5
 800ceaa:	f7ff ff9d 	bl	800cde8 <_fflush_r>
 800ceae:	2800      	cmp	r0, #0
 800ceb0:	d0d9      	beq.n	800ce66 <__swbuf_r+0x2e>
 800ceb2:	e7d6      	b.n	800ce62 <__swbuf_r+0x2a>

0800ceb4 <__swsetup_r>:
 800ceb4:	b538      	push	{r3, r4, r5, lr}
 800ceb6:	4b29      	ldr	r3, [pc, #164]	@ (800cf5c <__swsetup_r+0xa8>)
 800ceb8:	4605      	mov	r5, r0
 800ceba:	6818      	ldr	r0, [r3, #0]
 800cebc:	460c      	mov	r4, r1
 800cebe:	b118      	cbz	r0, 800cec8 <__swsetup_r+0x14>
 800cec0:	6a03      	ldr	r3, [r0, #32]
 800cec2:	b90b      	cbnz	r3, 800cec8 <__swsetup_r+0x14>
 800cec4:	f7fe f9ea 	bl	800b29c <__sinit>
 800cec8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cecc:	0719      	lsls	r1, r3, #28
 800cece:	d422      	bmi.n	800cf16 <__swsetup_r+0x62>
 800ced0:	06da      	lsls	r2, r3, #27
 800ced2:	d407      	bmi.n	800cee4 <__swsetup_r+0x30>
 800ced4:	2209      	movs	r2, #9
 800ced6:	602a      	str	r2, [r5, #0]
 800ced8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cedc:	81a3      	strh	r3, [r4, #12]
 800cede:	f04f 30ff 	mov.w	r0, #4294967295
 800cee2:	e033      	b.n	800cf4c <__swsetup_r+0x98>
 800cee4:	0758      	lsls	r0, r3, #29
 800cee6:	d512      	bpl.n	800cf0e <__swsetup_r+0x5a>
 800cee8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ceea:	b141      	cbz	r1, 800cefe <__swsetup_r+0x4a>
 800ceec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cef0:	4299      	cmp	r1, r3
 800cef2:	d002      	beq.n	800cefa <__swsetup_r+0x46>
 800cef4:	4628      	mov	r0, r5
 800cef6:	f7ff f937 	bl	800c168 <_free_r>
 800cefa:	2300      	movs	r3, #0
 800cefc:	6363      	str	r3, [r4, #52]	@ 0x34
 800cefe:	89a3      	ldrh	r3, [r4, #12]
 800cf00:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cf04:	81a3      	strh	r3, [r4, #12]
 800cf06:	2300      	movs	r3, #0
 800cf08:	6063      	str	r3, [r4, #4]
 800cf0a:	6923      	ldr	r3, [r4, #16]
 800cf0c:	6023      	str	r3, [r4, #0]
 800cf0e:	89a3      	ldrh	r3, [r4, #12]
 800cf10:	f043 0308 	orr.w	r3, r3, #8
 800cf14:	81a3      	strh	r3, [r4, #12]
 800cf16:	6923      	ldr	r3, [r4, #16]
 800cf18:	b94b      	cbnz	r3, 800cf2e <__swsetup_r+0x7a>
 800cf1a:	89a3      	ldrh	r3, [r4, #12]
 800cf1c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cf20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cf24:	d003      	beq.n	800cf2e <__swsetup_r+0x7a>
 800cf26:	4621      	mov	r1, r4
 800cf28:	4628      	mov	r0, r5
 800cf2a:	f000 f8c1 	bl	800d0b0 <__smakebuf_r>
 800cf2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf32:	f013 0201 	ands.w	r2, r3, #1
 800cf36:	d00a      	beq.n	800cf4e <__swsetup_r+0x9a>
 800cf38:	2200      	movs	r2, #0
 800cf3a:	60a2      	str	r2, [r4, #8]
 800cf3c:	6962      	ldr	r2, [r4, #20]
 800cf3e:	4252      	negs	r2, r2
 800cf40:	61a2      	str	r2, [r4, #24]
 800cf42:	6922      	ldr	r2, [r4, #16]
 800cf44:	b942      	cbnz	r2, 800cf58 <__swsetup_r+0xa4>
 800cf46:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cf4a:	d1c5      	bne.n	800ced8 <__swsetup_r+0x24>
 800cf4c:	bd38      	pop	{r3, r4, r5, pc}
 800cf4e:	0799      	lsls	r1, r3, #30
 800cf50:	bf58      	it	pl
 800cf52:	6962      	ldrpl	r2, [r4, #20]
 800cf54:	60a2      	str	r2, [r4, #8]
 800cf56:	e7f4      	b.n	800cf42 <__swsetup_r+0x8e>
 800cf58:	2000      	movs	r0, #0
 800cf5a:	e7f7      	b.n	800cf4c <__swsetup_r+0x98>
 800cf5c:	20000164 	.word	0x20000164

0800cf60 <_sbrk_r>:
 800cf60:	b538      	push	{r3, r4, r5, lr}
 800cf62:	4d06      	ldr	r5, [pc, #24]	@ (800cf7c <_sbrk_r+0x1c>)
 800cf64:	2300      	movs	r3, #0
 800cf66:	4604      	mov	r4, r0
 800cf68:	4608      	mov	r0, r1
 800cf6a:	602b      	str	r3, [r5, #0]
 800cf6c:	f7f9 fb7c 	bl	8006668 <_sbrk>
 800cf70:	1c43      	adds	r3, r0, #1
 800cf72:	d102      	bne.n	800cf7a <_sbrk_r+0x1a>
 800cf74:	682b      	ldr	r3, [r5, #0]
 800cf76:	b103      	cbz	r3, 800cf7a <_sbrk_r+0x1a>
 800cf78:	6023      	str	r3, [r4, #0]
 800cf7a:	bd38      	pop	{r3, r4, r5, pc}
 800cf7c:	20000698 	.word	0x20000698

0800cf80 <memcpy>:
 800cf80:	440a      	add	r2, r1
 800cf82:	4291      	cmp	r1, r2
 800cf84:	f100 33ff 	add.w	r3, r0, #4294967295
 800cf88:	d100      	bne.n	800cf8c <memcpy+0xc>
 800cf8a:	4770      	bx	lr
 800cf8c:	b510      	push	{r4, lr}
 800cf8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf92:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cf96:	4291      	cmp	r1, r2
 800cf98:	d1f9      	bne.n	800cf8e <memcpy+0xe>
 800cf9a:	bd10      	pop	{r4, pc}

0800cf9c <__assert_func>:
 800cf9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cf9e:	4614      	mov	r4, r2
 800cfa0:	461a      	mov	r2, r3
 800cfa2:	4b09      	ldr	r3, [pc, #36]	@ (800cfc8 <__assert_func+0x2c>)
 800cfa4:	681b      	ldr	r3, [r3, #0]
 800cfa6:	4605      	mov	r5, r0
 800cfa8:	68d8      	ldr	r0, [r3, #12]
 800cfaa:	b14c      	cbz	r4, 800cfc0 <__assert_func+0x24>
 800cfac:	4b07      	ldr	r3, [pc, #28]	@ (800cfcc <__assert_func+0x30>)
 800cfae:	9100      	str	r1, [sp, #0]
 800cfb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cfb4:	4906      	ldr	r1, [pc, #24]	@ (800cfd0 <__assert_func+0x34>)
 800cfb6:	462b      	mov	r3, r5
 800cfb8:	f000 f842 	bl	800d040 <fiprintf>
 800cfbc:	f000 f8d6 	bl	800d16c <abort>
 800cfc0:	4b04      	ldr	r3, [pc, #16]	@ (800cfd4 <__assert_func+0x38>)
 800cfc2:	461c      	mov	r4, r3
 800cfc4:	e7f3      	b.n	800cfae <__assert_func+0x12>
 800cfc6:	bf00      	nop
 800cfc8:	20000164 	.word	0x20000164
 800cfcc:	0800e585 	.word	0x0800e585
 800cfd0:	0800e592 	.word	0x0800e592
 800cfd4:	0800e5c0 	.word	0x0800e5c0

0800cfd8 <_calloc_r>:
 800cfd8:	b570      	push	{r4, r5, r6, lr}
 800cfda:	fba1 5402 	umull	r5, r4, r1, r2
 800cfde:	b934      	cbnz	r4, 800cfee <_calloc_r+0x16>
 800cfe0:	4629      	mov	r1, r5
 800cfe2:	f7ff f935 	bl	800c250 <_malloc_r>
 800cfe6:	4606      	mov	r6, r0
 800cfe8:	b928      	cbnz	r0, 800cff6 <_calloc_r+0x1e>
 800cfea:	4630      	mov	r0, r6
 800cfec:	bd70      	pop	{r4, r5, r6, pc}
 800cfee:	220c      	movs	r2, #12
 800cff0:	6002      	str	r2, [r0, #0]
 800cff2:	2600      	movs	r6, #0
 800cff4:	e7f9      	b.n	800cfea <_calloc_r+0x12>
 800cff6:	462a      	mov	r2, r5
 800cff8:	4621      	mov	r1, r4
 800cffa:	f7fe f9da 	bl	800b3b2 <memset>
 800cffe:	e7f4      	b.n	800cfea <_calloc_r+0x12>

0800d000 <__ascii_mbtowc>:
 800d000:	b082      	sub	sp, #8
 800d002:	b901      	cbnz	r1, 800d006 <__ascii_mbtowc+0x6>
 800d004:	a901      	add	r1, sp, #4
 800d006:	b142      	cbz	r2, 800d01a <__ascii_mbtowc+0x1a>
 800d008:	b14b      	cbz	r3, 800d01e <__ascii_mbtowc+0x1e>
 800d00a:	7813      	ldrb	r3, [r2, #0]
 800d00c:	600b      	str	r3, [r1, #0]
 800d00e:	7812      	ldrb	r2, [r2, #0]
 800d010:	1e10      	subs	r0, r2, #0
 800d012:	bf18      	it	ne
 800d014:	2001      	movne	r0, #1
 800d016:	b002      	add	sp, #8
 800d018:	4770      	bx	lr
 800d01a:	4610      	mov	r0, r2
 800d01c:	e7fb      	b.n	800d016 <__ascii_mbtowc+0x16>
 800d01e:	f06f 0001 	mvn.w	r0, #1
 800d022:	e7f8      	b.n	800d016 <__ascii_mbtowc+0x16>

0800d024 <__ascii_wctomb>:
 800d024:	4603      	mov	r3, r0
 800d026:	4608      	mov	r0, r1
 800d028:	b141      	cbz	r1, 800d03c <__ascii_wctomb+0x18>
 800d02a:	2aff      	cmp	r2, #255	@ 0xff
 800d02c:	d904      	bls.n	800d038 <__ascii_wctomb+0x14>
 800d02e:	228a      	movs	r2, #138	@ 0x8a
 800d030:	601a      	str	r2, [r3, #0]
 800d032:	f04f 30ff 	mov.w	r0, #4294967295
 800d036:	4770      	bx	lr
 800d038:	700a      	strb	r2, [r1, #0]
 800d03a:	2001      	movs	r0, #1
 800d03c:	4770      	bx	lr
	...

0800d040 <fiprintf>:
 800d040:	b40e      	push	{r1, r2, r3}
 800d042:	b503      	push	{r0, r1, lr}
 800d044:	4601      	mov	r1, r0
 800d046:	ab03      	add	r3, sp, #12
 800d048:	4805      	ldr	r0, [pc, #20]	@ (800d060 <fiprintf+0x20>)
 800d04a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d04e:	6800      	ldr	r0, [r0, #0]
 800d050:	9301      	str	r3, [sp, #4]
 800d052:	f7ff fd2d 	bl	800cab0 <_vfiprintf_r>
 800d056:	b002      	add	sp, #8
 800d058:	f85d eb04 	ldr.w	lr, [sp], #4
 800d05c:	b003      	add	sp, #12
 800d05e:	4770      	bx	lr
 800d060:	20000164 	.word	0x20000164

0800d064 <__swhatbuf_r>:
 800d064:	b570      	push	{r4, r5, r6, lr}
 800d066:	460c      	mov	r4, r1
 800d068:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d06c:	2900      	cmp	r1, #0
 800d06e:	b096      	sub	sp, #88	@ 0x58
 800d070:	4615      	mov	r5, r2
 800d072:	461e      	mov	r6, r3
 800d074:	da0d      	bge.n	800d092 <__swhatbuf_r+0x2e>
 800d076:	89a3      	ldrh	r3, [r4, #12]
 800d078:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d07c:	f04f 0100 	mov.w	r1, #0
 800d080:	bf14      	ite	ne
 800d082:	2340      	movne	r3, #64	@ 0x40
 800d084:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d088:	2000      	movs	r0, #0
 800d08a:	6031      	str	r1, [r6, #0]
 800d08c:	602b      	str	r3, [r5, #0]
 800d08e:	b016      	add	sp, #88	@ 0x58
 800d090:	bd70      	pop	{r4, r5, r6, pc}
 800d092:	466a      	mov	r2, sp
 800d094:	f000 f848 	bl	800d128 <_fstat_r>
 800d098:	2800      	cmp	r0, #0
 800d09a:	dbec      	blt.n	800d076 <__swhatbuf_r+0x12>
 800d09c:	9901      	ldr	r1, [sp, #4]
 800d09e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d0a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d0a6:	4259      	negs	r1, r3
 800d0a8:	4159      	adcs	r1, r3
 800d0aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d0ae:	e7eb      	b.n	800d088 <__swhatbuf_r+0x24>

0800d0b0 <__smakebuf_r>:
 800d0b0:	898b      	ldrh	r3, [r1, #12]
 800d0b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d0b4:	079d      	lsls	r5, r3, #30
 800d0b6:	4606      	mov	r6, r0
 800d0b8:	460c      	mov	r4, r1
 800d0ba:	d507      	bpl.n	800d0cc <__smakebuf_r+0x1c>
 800d0bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d0c0:	6023      	str	r3, [r4, #0]
 800d0c2:	6123      	str	r3, [r4, #16]
 800d0c4:	2301      	movs	r3, #1
 800d0c6:	6163      	str	r3, [r4, #20]
 800d0c8:	b003      	add	sp, #12
 800d0ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d0cc:	ab01      	add	r3, sp, #4
 800d0ce:	466a      	mov	r2, sp
 800d0d0:	f7ff ffc8 	bl	800d064 <__swhatbuf_r>
 800d0d4:	9f00      	ldr	r7, [sp, #0]
 800d0d6:	4605      	mov	r5, r0
 800d0d8:	4639      	mov	r1, r7
 800d0da:	4630      	mov	r0, r6
 800d0dc:	f7ff f8b8 	bl	800c250 <_malloc_r>
 800d0e0:	b948      	cbnz	r0, 800d0f6 <__smakebuf_r+0x46>
 800d0e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d0e6:	059a      	lsls	r2, r3, #22
 800d0e8:	d4ee      	bmi.n	800d0c8 <__smakebuf_r+0x18>
 800d0ea:	f023 0303 	bic.w	r3, r3, #3
 800d0ee:	f043 0302 	orr.w	r3, r3, #2
 800d0f2:	81a3      	strh	r3, [r4, #12]
 800d0f4:	e7e2      	b.n	800d0bc <__smakebuf_r+0xc>
 800d0f6:	89a3      	ldrh	r3, [r4, #12]
 800d0f8:	6020      	str	r0, [r4, #0]
 800d0fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0fe:	81a3      	strh	r3, [r4, #12]
 800d100:	9b01      	ldr	r3, [sp, #4]
 800d102:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d106:	b15b      	cbz	r3, 800d120 <__smakebuf_r+0x70>
 800d108:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d10c:	4630      	mov	r0, r6
 800d10e:	f000 f81d 	bl	800d14c <_isatty_r>
 800d112:	b128      	cbz	r0, 800d120 <__smakebuf_r+0x70>
 800d114:	89a3      	ldrh	r3, [r4, #12]
 800d116:	f023 0303 	bic.w	r3, r3, #3
 800d11a:	f043 0301 	orr.w	r3, r3, #1
 800d11e:	81a3      	strh	r3, [r4, #12]
 800d120:	89a3      	ldrh	r3, [r4, #12]
 800d122:	431d      	orrs	r5, r3
 800d124:	81a5      	strh	r5, [r4, #12]
 800d126:	e7cf      	b.n	800d0c8 <__smakebuf_r+0x18>

0800d128 <_fstat_r>:
 800d128:	b538      	push	{r3, r4, r5, lr}
 800d12a:	4d07      	ldr	r5, [pc, #28]	@ (800d148 <_fstat_r+0x20>)
 800d12c:	2300      	movs	r3, #0
 800d12e:	4604      	mov	r4, r0
 800d130:	4608      	mov	r0, r1
 800d132:	4611      	mov	r1, r2
 800d134:	602b      	str	r3, [r5, #0]
 800d136:	f7f9 fa6f 	bl	8006618 <_fstat>
 800d13a:	1c43      	adds	r3, r0, #1
 800d13c:	d102      	bne.n	800d144 <_fstat_r+0x1c>
 800d13e:	682b      	ldr	r3, [r5, #0]
 800d140:	b103      	cbz	r3, 800d144 <_fstat_r+0x1c>
 800d142:	6023      	str	r3, [r4, #0]
 800d144:	bd38      	pop	{r3, r4, r5, pc}
 800d146:	bf00      	nop
 800d148:	20000698 	.word	0x20000698

0800d14c <_isatty_r>:
 800d14c:	b538      	push	{r3, r4, r5, lr}
 800d14e:	4d06      	ldr	r5, [pc, #24]	@ (800d168 <_isatty_r+0x1c>)
 800d150:	2300      	movs	r3, #0
 800d152:	4604      	mov	r4, r0
 800d154:	4608      	mov	r0, r1
 800d156:	602b      	str	r3, [r5, #0]
 800d158:	f7f9 fa6e 	bl	8006638 <_isatty>
 800d15c:	1c43      	adds	r3, r0, #1
 800d15e:	d102      	bne.n	800d166 <_isatty_r+0x1a>
 800d160:	682b      	ldr	r3, [r5, #0]
 800d162:	b103      	cbz	r3, 800d166 <_isatty_r+0x1a>
 800d164:	6023      	str	r3, [r4, #0]
 800d166:	bd38      	pop	{r3, r4, r5, pc}
 800d168:	20000698 	.word	0x20000698

0800d16c <abort>:
 800d16c:	b508      	push	{r3, lr}
 800d16e:	2006      	movs	r0, #6
 800d170:	f000 f82c 	bl	800d1cc <raise>
 800d174:	2001      	movs	r0, #1
 800d176:	f7f9 f9ff 	bl	8006578 <_exit>

0800d17a <_raise_r>:
 800d17a:	291f      	cmp	r1, #31
 800d17c:	b538      	push	{r3, r4, r5, lr}
 800d17e:	4605      	mov	r5, r0
 800d180:	460c      	mov	r4, r1
 800d182:	d904      	bls.n	800d18e <_raise_r+0x14>
 800d184:	2316      	movs	r3, #22
 800d186:	6003      	str	r3, [r0, #0]
 800d188:	f04f 30ff 	mov.w	r0, #4294967295
 800d18c:	bd38      	pop	{r3, r4, r5, pc}
 800d18e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d190:	b112      	cbz	r2, 800d198 <_raise_r+0x1e>
 800d192:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d196:	b94b      	cbnz	r3, 800d1ac <_raise_r+0x32>
 800d198:	4628      	mov	r0, r5
 800d19a:	f000 f831 	bl	800d200 <_getpid_r>
 800d19e:	4622      	mov	r2, r4
 800d1a0:	4601      	mov	r1, r0
 800d1a2:	4628      	mov	r0, r5
 800d1a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d1a8:	f000 b818 	b.w	800d1dc <_kill_r>
 800d1ac:	2b01      	cmp	r3, #1
 800d1ae:	d00a      	beq.n	800d1c6 <_raise_r+0x4c>
 800d1b0:	1c59      	adds	r1, r3, #1
 800d1b2:	d103      	bne.n	800d1bc <_raise_r+0x42>
 800d1b4:	2316      	movs	r3, #22
 800d1b6:	6003      	str	r3, [r0, #0]
 800d1b8:	2001      	movs	r0, #1
 800d1ba:	e7e7      	b.n	800d18c <_raise_r+0x12>
 800d1bc:	2100      	movs	r1, #0
 800d1be:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d1c2:	4620      	mov	r0, r4
 800d1c4:	4798      	blx	r3
 800d1c6:	2000      	movs	r0, #0
 800d1c8:	e7e0      	b.n	800d18c <_raise_r+0x12>
	...

0800d1cc <raise>:
 800d1cc:	4b02      	ldr	r3, [pc, #8]	@ (800d1d8 <raise+0xc>)
 800d1ce:	4601      	mov	r1, r0
 800d1d0:	6818      	ldr	r0, [r3, #0]
 800d1d2:	f7ff bfd2 	b.w	800d17a <_raise_r>
 800d1d6:	bf00      	nop
 800d1d8:	20000164 	.word	0x20000164

0800d1dc <_kill_r>:
 800d1dc:	b538      	push	{r3, r4, r5, lr}
 800d1de:	4d07      	ldr	r5, [pc, #28]	@ (800d1fc <_kill_r+0x20>)
 800d1e0:	2300      	movs	r3, #0
 800d1e2:	4604      	mov	r4, r0
 800d1e4:	4608      	mov	r0, r1
 800d1e6:	4611      	mov	r1, r2
 800d1e8:	602b      	str	r3, [r5, #0]
 800d1ea:	f7f9 f9b5 	bl	8006558 <_kill>
 800d1ee:	1c43      	adds	r3, r0, #1
 800d1f0:	d102      	bne.n	800d1f8 <_kill_r+0x1c>
 800d1f2:	682b      	ldr	r3, [r5, #0]
 800d1f4:	b103      	cbz	r3, 800d1f8 <_kill_r+0x1c>
 800d1f6:	6023      	str	r3, [r4, #0]
 800d1f8:	bd38      	pop	{r3, r4, r5, pc}
 800d1fa:	bf00      	nop
 800d1fc:	20000698 	.word	0x20000698

0800d200 <_getpid_r>:
 800d200:	f7f9 b9a2 	b.w	8006548 <_getpid>

0800d204 <pow>:
 800d204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d206:	ed2d 8b02 	vpush	{d8}
 800d20a:	eeb0 8a40 	vmov.f32	s16, s0
 800d20e:	eef0 8a60 	vmov.f32	s17, s1
 800d212:	ec55 4b11 	vmov	r4, r5, d1
 800d216:	f000 f873 	bl	800d300 <__ieee754_pow>
 800d21a:	4622      	mov	r2, r4
 800d21c:	462b      	mov	r3, r5
 800d21e:	4620      	mov	r0, r4
 800d220:	4629      	mov	r1, r5
 800d222:	ec57 6b10 	vmov	r6, r7, d0
 800d226:	f7f3 fca1 	bl	8000b6c <__aeabi_dcmpun>
 800d22a:	2800      	cmp	r0, #0
 800d22c:	d13b      	bne.n	800d2a6 <pow+0xa2>
 800d22e:	ec51 0b18 	vmov	r0, r1, d8
 800d232:	2200      	movs	r2, #0
 800d234:	2300      	movs	r3, #0
 800d236:	f7f3 fc67 	bl	8000b08 <__aeabi_dcmpeq>
 800d23a:	b1b8      	cbz	r0, 800d26c <pow+0x68>
 800d23c:	2200      	movs	r2, #0
 800d23e:	2300      	movs	r3, #0
 800d240:	4620      	mov	r0, r4
 800d242:	4629      	mov	r1, r5
 800d244:	f7f3 fc60 	bl	8000b08 <__aeabi_dcmpeq>
 800d248:	2800      	cmp	r0, #0
 800d24a:	d146      	bne.n	800d2da <pow+0xd6>
 800d24c:	ec45 4b10 	vmov	d0, r4, r5
 800d250:	f000 f848 	bl	800d2e4 <finite>
 800d254:	b338      	cbz	r0, 800d2a6 <pow+0xa2>
 800d256:	2200      	movs	r2, #0
 800d258:	2300      	movs	r3, #0
 800d25a:	4620      	mov	r0, r4
 800d25c:	4629      	mov	r1, r5
 800d25e:	f7f3 fc5d 	bl	8000b1c <__aeabi_dcmplt>
 800d262:	b300      	cbz	r0, 800d2a6 <pow+0xa2>
 800d264:	f7fe f8f8 	bl	800b458 <__errno>
 800d268:	2322      	movs	r3, #34	@ 0x22
 800d26a:	e01b      	b.n	800d2a4 <pow+0xa0>
 800d26c:	ec47 6b10 	vmov	d0, r6, r7
 800d270:	f000 f838 	bl	800d2e4 <finite>
 800d274:	b9e0      	cbnz	r0, 800d2b0 <pow+0xac>
 800d276:	eeb0 0a48 	vmov.f32	s0, s16
 800d27a:	eef0 0a68 	vmov.f32	s1, s17
 800d27e:	f000 f831 	bl	800d2e4 <finite>
 800d282:	b1a8      	cbz	r0, 800d2b0 <pow+0xac>
 800d284:	ec45 4b10 	vmov	d0, r4, r5
 800d288:	f000 f82c 	bl	800d2e4 <finite>
 800d28c:	b180      	cbz	r0, 800d2b0 <pow+0xac>
 800d28e:	4632      	mov	r2, r6
 800d290:	463b      	mov	r3, r7
 800d292:	4630      	mov	r0, r6
 800d294:	4639      	mov	r1, r7
 800d296:	f7f3 fc69 	bl	8000b6c <__aeabi_dcmpun>
 800d29a:	2800      	cmp	r0, #0
 800d29c:	d0e2      	beq.n	800d264 <pow+0x60>
 800d29e:	f7fe f8db 	bl	800b458 <__errno>
 800d2a2:	2321      	movs	r3, #33	@ 0x21
 800d2a4:	6003      	str	r3, [r0, #0]
 800d2a6:	ecbd 8b02 	vpop	{d8}
 800d2aa:	ec47 6b10 	vmov	d0, r6, r7
 800d2ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d2b0:	2200      	movs	r2, #0
 800d2b2:	2300      	movs	r3, #0
 800d2b4:	4630      	mov	r0, r6
 800d2b6:	4639      	mov	r1, r7
 800d2b8:	f7f3 fc26 	bl	8000b08 <__aeabi_dcmpeq>
 800d2bc:	2800      	cmp	r0, #0
 800d2be:	d0f2      	beq.n	800d2a6 <pow+0xa2>
 800d2c0:	eeb0 0a48 	vmov.f32	s0, s16
 800d2c4:	eef0 0a68 	vmov.f32	s1, s17
 800d2c8:	f000 f80c 	bl	800d2e4 <finite>
 800d2cc:	2800      	cmp	r0, #0
 800d2ce:	d0ea      	beq.n	800d2a6 <pow+0xa2>
 800d2d0:	ec45 4b10 	vmov	d0, r4, r5
 800d2d4:	f000 f806 	bl	800d2e4 <finite>
 800d2d8:	e7c3      	b.n	800d262 <pow+0x5e>
 800d2da:	4f01      	ldr	r7, [pc, #4]	@ (800d2e0 <pow+0xdc>)
 800d2dc:	2600      	movs	r6, #0
 800d2de:	e7e2      	b.n	800d2a6 <pow+0xa2>
 800d2e0:	3ff00000 	.word	0x3ff00000

0800d2e4 <finite>:
 800d2e4:	b082      	sub	sp, #8
 800d2e6:	ed8d 0b00 	vstr	d0, [sp]
 800d2ea:	9801      	ldr	r0, [sp, #4]
 800d2ec:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800d2f0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800d2f4:	0fc0      	lsrs	r0, r0, #31
 800d2f6:	b002      	add	sp, #8
 800d2f8:	4770      	bx	lr
 800d2fa:	0000      	movs	r0, r0
 800d2fc:	0000      	movs	r0, r0
	...

0800d300 <__ieee754_pow>:
 800d300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d304:	b091      	sub	sp, #68	@ 0x44
 800d306:	ed8d 1b00 	vstr	d1, [sp]
 800d30a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800d30e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800d312:	ea5a 0001 	orrs.w	r0, sl, r1
 800d316:	ec57 6b10 	vmov	r6, r7, d0
 800d31a:	d113      	bne.n	800d344 <__ieee754_pow+0x44>
 800d31c:	19b3      	adds	r3, r6, r6
 800d31e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800d322:	4152      	adcs	r2, r2
 800d324:	4298      	cmp	r0, r3
 800d326:	4b9a      	ldr	r3, [pc, #616]	@ (800d590 <__ieee754_pow+0x290>)
 800d328:	4193      	sbcs	r3, r2
 800d32a:	f080 84ee 	bcs.w	800dd0a <__ieee754_pow+0xa0a>
 800d32e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d332:	4630      	mov	r0, r6
 800d334:	4639      	mov	r1, r7
 800d336:	f7f2 ffc9 	bl	80002cc <__adddf3>
 800d33a:	ec41 0b10 	vmov	d0, r0, r1
 800d33e:	b011      	add	sp, #68	@ 0x44
 800d340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d344:	4a93      	ldr	r2, [pc, #588]	@ (800d594 <__ieee754_pow+0x294>)
 800d346:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800d34a:	4295      	cmp	r5, r2
 800d34c:	46b8      	mov	r8, r7
 800d34e:	4633      	mov	r3, r6
 800d350:	d80a      	bhi.n	800d368 <__ieee754_pow+0x68>
 800d352:	d104      	bne.n	800d35e <__ieee754_pow+0x5e>
 800d354:	2e00      	cmp	r6, #0
 800d356:	d1ea      	bne.n	800d32e <__ieee754_pow+0x2e>
 800d358:	45aa      	cmp	sl, r5
 800d35a:	d8e8      	bhi.n	800d32e <__ieee754_pow+0x2e>
 800d35c:	e001      	b.n	800d362 <__ieee754_pow+0x62>
 800d35e:	4592      	cmp	sl, r2
 800d360:	d802      	bhi.n	800d368 <__ieee754_pow+0x68>
 800d362:	4592      	cmp	sl, r2
 800d364:	d10f      	bne.n	800d386 <__ieee754_pow+0x86>
 800d366:	b171      	cbz	r1, 800d386 <__ieee754_pow+0x86>
 800d368:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800d36c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800d370:	ea58 0803 	orrs.w	r8, r8, r3
 800d374:	d1db      	bne.n	800d32e <__ieee754_pow+0x2e>
 800d376:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d37a:	18db      	adds	r3, r3, r3
 800d37c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800d380:	4152      	adcs	r2, r2
 800d382:	4598      	cmp	r8, r3
 800d384:	e7cf      	b.n	800d326 <__ieee754_pow+0x26>
 800d386:	f1b8 0f00 	cmp.w	r8, #0
 800d38a:	46ab      	mov	fp, r5
 800d38c:	da43      	bge.n	800d416 <__ieee754_pow+0x116>
 800d38e:	4a82      	ldr	r2, [pc, #520]	@ (800d598 <__ieee754_pow+0x298>)
 800d390:	4592      	cmp	sl, r2
 800d392:	d856      	bhi.n	800d442 <__ieee754_pow+0x142>
 800d394:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800d398:	4592      	cmp	sl, r2
 800d39a:	f240 84c5 	bls.w	800dd28 <__ieee754_pow+0xa28>
 800d39e:	ea4f 522a 	mov.w	r2, sl, asr #20
 800d3a2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800d3a6:	2a14      	cmp	r2, #20
 800d3a8:	dd18      	ble.n	800d3dc <__ieee754_pow+0xdc>
 800d3aa:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800d3ae:	fa21 f402 	lsr.w	r4, r1, r2
 800d3b2:	fa04 f202 	lsl.w	r2, r4, r2
 800d3b6:	428a      	cmp	r2, r1
 800d3b8:	f040 84b6 	bne.w	800dd28 <__ieee754_pow+0xa28>
 800d3bc:	f004 0401 	and.w	r4, r4, #1
 800d3c0:	f1c4 0402 	rsb	r4, r4, #2
 800d3c4:	2900      	cmp	r1, #0
 800d3c6:	d159      	bne.n	800d47c <__ieee754_pow+0x17c>
 800d3c8:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800d3cc:	d148      	bne.n	800d460 <__ieee754_pow+0x160>
 800d3ce:	4632      	mov	r2, r6
 800d3d0:	463b      	mov	r3, r7
 800d3d2:	4630      	mov	r0, r6
 800d3d4:	4639      	mov	r1, r7
 800d3d6:	f7f3 f92f 	bl	8000638 <__aeabi_dmul>
 800d3da:	e7ae      	b.n	800d33a <__ieee754_pow+0x3a>
 800d3dc:	2900      	cmp	r1, #0
 800d3de:	d14c      	bne.n	800d47a <__ieee754_pow+0x17a>
 800d3e0:	f1c2 0214 	rsb	r2, r2, #20
 800d3e4:	fa4a f402 	asr.w	r4, sl, r2
 800d3e8:	fa04 f202 	lsl.w	r2, r4, r2
 800d3ec:	4552      	cmp	r2, sl
 800d3ee:	f040 8498 	bne.w	800dd22 <__ieee754_pow+0xa22>
 800d3f2:	f004 0401 	and.w	r4, r4, #1
 800d3f6:	f1c4 0402 	rsb	r4, r4, #2
 800d3fa:	4a68      	ldr	r2, [pc, #416]	@ (800d59c <__ieee754_pow+0x29c>)
 800d3fc:	4592      	cmp	sl, r2
 800d3fe:	d1e3      	bne.n	800d3c8 <__ieee754_pow+0xc8>
 800d400:	f1b9 0f00 	cmp.w	r9, #0
 800d404:	f280 8489 	bge.w	800dd1a <__ieee754_pow+0xa1a>
 800d408:	4964      	ldr	r1, [pc, #400]	@ (800d59c <__ieee754_pow+0x29c>)
 800d40a:	4632      	mov	r2, r6
 800d40c:	463b      	mov	r3, r7
 800d40e:	2000      	movs	r0, #0
 800d410:	f7f3 fa3c 	bl	800088c <__aeabi_ddiv>
 800d414:	e791      	b.n	800d33a <__ieee754_pow+0x3a>
 800d416:	2400      	movs	r4, #0
 800d418:	bb81      	cbnz	r1, 800d47c <__ieee754_pow+0x17c>
 800d41a:	4a5e      	ldr	r2, [pc, #376]	@ (800d594 <__ieee754_pow+0x294>)
 800d41c:	4592      	cmp	sl, r2
 800d41e:	d1ec      	bne.n	800d3fa <__ieee754_pow+0xfa>
 800d420:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800d424:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800d428:	431a      	orrs	r2, r3
 800d42a:	f000 846e 	beq.w	800dd0a <__ieee754_pow+0xa0a>
 800d42e:	4b5c      	ldr	r3, [pc, #368]	@ (800d5a0 <__ieee754_pow+0x2a0>)
 800d430:	429d      	cmp	r5, r3
 800d432:	d908      	bls.n	800d446 <__ieee754_pow+0x146>
 800d434:	f1b9 0f00 	cmp.w	r9, #0
 800d438:	f280 846b 	bge.w	800dd12 <__ieee754_pow+0xa12>
 800d43c:	2000      	movs	r0, #0
 800d43e:	2100      	movs	r1, #0
 800d440:	e77b      	b.n	800d33a <__ieee754_pow+0x3a>
 800d442:	2402      	movs	r4, #2
 800d444:	e7e8      	b.n	800d418 <__ieee754_pow+0x118>
 800d446:	f1b9 0f00 	cmp.w	r9, #0
 800d44a:	f04f 0000 	mov.w	r0, #0
 800d44e:	f04f 0100 	mov.w	r1, #0
 800d452:	f6bf af72 	bge.w	800d33a <__ieee754_pow+0x3a>
 800d456:	e9dd 0300 	ldrd	r0, r3, [sp]
 800d45a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800d45e:	e76c      	b.n	800d33a <__ieee754_pow+0x3a>
 800d460:	4a50      	ldr	r2, [pc, #320]	@ (800d5a4 <__ieee754_pow+0x2a4>)
 800d462:	4591      	cmp	r9, r2
 800d464:	d10a      	bne.n	800d47c <__ieee754_pow+0x17c>
 800d466:	f1b8 0f00 	cmp.w	r8, #0
 800d46a:	db07      	blt.n	800d47c <__ieee754_pow+0x17c>
 800d46c:	ec47 6b10 	vmov	d0, r6, r7
 800d470:	b011      	add	sp, #68	@ 0x44
 800d472:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d476:	f000 bd4f 	b.w	800df18 <__ieee754_sqrt>
 800d47a:	2400      	movs	r4, #0
 800d47c:	ec47 6b10 	vmov	d0, r6, r7
 800d480:	9302      	str	r3, [sp, #8]
 800d482:	f000 fc87 	bl	800dd94 <fabs>
 800d486:	9b02      	ldr	r3, [sp, #8]
 800d488:	ec51 0b10 	vmov	r0, r1, d0
 800d48c:	bb43      	cbnz	r3, 800d4e0 <__ieee754_pow+0x1e0>
 800d48e:	4b43      	ldr	r3, [pc, #268]	@ (800d59c <__ieee754_pow+0x29c>)
 800d490:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800d494:	429a      	cmp	r2, r3
 800d496:	d000      	beq.n	800d49a <__ieee754_pow+0x19a>
 800d498:	bb15      	cbnz	r5, 800d4e0 <__ieee754_pow+0x1e0>
 800d49a:	f1b9 0f00 	cmp.w	r9, #0
 800d49e:	da05      	bge.n	800d4ac <__ieee754_pow+0x1ac>
 800d4a0:	4602      	mov	r2, r0
 800d4a2:	460b      	mov	r3, r1
 800d4a4:	2000      	movs	r0, #0
 800d4a6:	493d      	ldr	r1, [pc, #244]	@ (800d59c <__ieee754_pow+0x29c>)
 800d4a8:	f7f3 f9f0 	bl	800088c <__aeabi_ddiv>
 800d4ac:	f1b8 0f00 	cmp.w	r8, #0
 800d4b0:	f6bf af43 	bge.w	800d33a <__ieee754_pow+0x3a>
 800d4b4:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800d4b8:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800d4bc:	4325      	orrs	r5, r4
 800d4be:	d108      	bne.n	800d4d2 <__ieee754_pow+0x1d2>
 800d4c0:	4602      	mov	r2, r0
 800d4c2:	460b      	mov	r3, r1
 800d4c4:	4610      	mov	r0, r2
 800d4c6:	4619      	mov	r1, r3
 800d4c8:	f7f2 fefe 	bl	80002c8 <__aeabi_dsub>
 800d4cc:	4602      	mov	r2, r0
 800d4ce:	460b      	mov	r3, r1
 800d4d0:	e79e      	b.n	800d410 <__ieee754_pow+0x110>
 800d4d2:	2c01      	cmp	r4, #1
 800d4d4:	f47f af31 	bne.w	800d33a <__ieee754_pow+0x3a>
 800d4d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d4dc:	4619      	mov	r1, r3
 800d4de:	e72c      	b.n	800d33a <__ieee754_pow+0x3a>
 800d4e0:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800d4e4:	3b01      	subs	r3, #1
 800d4e6:	ea53 0204 	orrs.w	r2, r3, r4
 800d4ea:	d102      	bne.n	800d4f2 <__ieee754_pow+0x1f2>
 800d4ec:	4632      	mov	r2, r6
 800d4ee:	463b      	mov	r3, r7
 800d4f0:	e7e8      	b.n	800d4c4 <__ieee754_pow+0x1c4>
 800d4f2:	3c01      	subs	r4, #1
 800d4f4:	431c      	orrs	r4, r3
 800d4f6:	d016      	beq.n	800d526 <__ieee754_pow+0x226>
 800d4f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d580 <__ieee754_pow+0x280>
 800d4fc:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800d500:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d504:	f240 8110 	bls.w	800d728 <__ieee754_pow+0x428>
 800d508:	4b27      	ldr	r3, [pc, #156]	@ (800d5a8 <__ieee754_pow+0x2a8>)
 800d50a:	459a      	cmp	sl, r3
 800d50c:	4b24      	ldr	r3, [pc, #144]	@ (800d5a0 <__ieee754_pow+0x2a0>)
 800d50e:	d916      	bls.n	800d53e <__ieee754_pow+0x23e>
 800d510:	429d      	cmp	r5, r3
 800d512:	d80b      	bhi.n	800d52c <__ieee754_pow+0x22c>
 800d514:	f1b9 0f00 	cmp.w	r9, #0
 800d518:	da0b      	bge.n	800d532 <__ieee754_pow+0x232>
 800d51a:	2000      	movs	r0, #0
 800d51c:	b011      	add	sp, #68	@ 0x44
 800d51e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d522:	f000 bcf1 	b.w	800df08 <__math_oflow>
 800d526:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800d588 <__ieee754_pow+0x288>
 800d52a:	e7e7      	b.n	800d4fc <__ieee754_pow+0x1fc>
 800d52c:	f1b9 0f00 	cmp.w	r9, #0
 800d530:	dcf3      	bgt.n	800d51a <__ieee754_pow+0x21a>
 800d532:	2000      	movs	r0, #0
 800d534:	b011      	add	sp, #68	@ 0x44
 800d536:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d53a:	f000 bcdd 	b.w	800def8 <__math_uflow>
 800d53e:	429d      	cmp	r5, r3
 800d540:	d20c      	bcs.n	800d55c <__ieee754_pow+0x25c>
 800d542:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d546:	2200      	movs	r2, #0
 800d548:	2300      	movs	r3, #0
 800d54a:	f7f3 fae7 	bl	8000b1c <__aeabi_dcmplt>
 800d54e:	3800      	subs	r0, #0
 800d550:	bf18      	it	ne
 800d552:	2001      	movne	r0, #1
 800d554:	f1b9 0f00 	cmp.w	r9, #0
 800d558:	daec      	bge.n	800d534 <__ieee754_pow+0x234>
 800d55a:	e7df      	b.n	800d51c <__ieee754_pow+0x21c>
 800d55c:	4b0f      	ldr	r3, [pc, #60]	@ (800d59c <__ieee754_pow+0x29c>)
 800d55e:	429d      	cmp	r5, r3
 800d560:	f04f 0200 	mov.w	r2, #0
 800d564:	d922      	bls.n	800d5ac <__ieee754_pow+0x2ac>
 800d566:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d56a:	2300      	movs	r3, #0
 800d56c:	f7f3 fad6 	bl	8000b1c <__aeabi_dcmplt>
 800d570:	3800      	subs	r0, #0
 800d572:	bf18      	it	ne
 800d574:	2001      	movne	r0, #1
 800d576:	f1b9 0f00 	cmp.w	r9, #0
 800d57a:	dccf      	bgt.n	800d51c <__ieee754_pow+0x21c>
 800d57c:	e7da      	b.n	800d534 <__ieee754_pow+0x234>
 800d57e:	bf00      	nop
 800d580:	00000000 	.word	0x00000000
 800d584:	3ff00000 	.word	0x3ff00000
 800d588:	00000000 	.word	0x00000000
 800d58c:	bff00000 	.word	0xbff00000
 800d590:	fff00000 	.word	0xfff00000
 800d594:	7ff00000 	.word	0x7ff00000
 800d598:	433fffff 	.word	0x433fffff
 800d59c:	3ff00000 	.word	0x3ff00000
 800d5a0:	3fefffff 	.word	0x3fefffff
 800d5a4:	3fe00000 	.word	0x3fe00000
 800d5a8:	43f00000 	.word	0x43f00000
 800d5ac:	4b5a      	ldr	r3, [pc, #360]	@ (800d718 <__ieee754_pow+0x418>)
 800d5ae:	f7f2 fe8b 	bl	80002c8 <__aeabi_dsub>
 800d5b2:	a351      	add	r3, pc, #324	@ (adr r3, 800d6f8 <__ieee754_pow+0x3f8>)
 800d5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5b8:	4604      	mov	r4, r0
 800d5ba:	460d      	mov	r5, r1
 800d5bc:	f7f3 f83c 	bl	8000638 <__aeabi_dmul>
 800d5c0:	a34f      	add	r3, pc, #316	@ (adr r3, 800d700 <__ieee754_pow+0x400>)
 800d5c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5c6:	4606      	mov	r6, r0
 800d5c8:	460f      	mov	r7, r1
 800d5ca:	4620      	mov	r0, r4
 800d5cc:	4629      	mov	r1, r5
 800d5ce:	f7f3 f833 	bl	8000638 <__aeabi_dmul>
 800d5d2:	4b52      	ldr	r3, [pc, #328]	@ (800d71c <__ieee754_pow+0x41c>)
 800d5d4:	4682      	mov	sl, r0
 800d5d6:	468b      	mov	fp, r1
 800d5d8:	2200      	movs	r2, #0
 800d5da:	4620      	mov	r0, r4
 800d5dc:	4629      	mov	r1, r5
 800d5de:	f7f3 f82b 	bl	8000638 <__aeabi_dmul>
 800d5e2:	4602      	mov	r2, r0
 800d5e4:	460b      	mov	r3, r1
 800d5e6:	a148      	add	r1, pc, #288	@ (adr r1, 800d708 <__ieee754_pow+0x408>)
 800d5e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d5ec:	f7f2 fe6c 	bl	80002c8 <__aeabi_dsub>
 800d5f0:	4622      	mov	r2, r4
 800d5f2:	462b      	mov	r3, r5
 800d5f4:	f7f3 f820 	bl	8000638 <__aeabi_dmul>
 800d5f8:	4602      	mov	r2, r0
 800d5fa:	460b      	mov	r3, r1
 800d5fc:	2000      	movs	r0, #0
 800d5fe:	4948      	ldr	r1, [pc, #288]	@ (800d720 <__ieee754_pow+0x420>)
 800d600:	f7f2 fe62 	bl	80002c8 <__aeabi_dsub>
 800d604:	4622      	mov	r2, r4
 800d606:	4680      	mov	r8, r0
 800d608:	4689      	mov	r9, r1
 800d60a:	462b      	mov	r3, r5
 800d60c:	4620      	mov	r0, r4
 800d60e:	4629      	mov	r1, r5
 800d610:	f7f3 f812 	bl	8000638 <__aeabi_dmul>
 800d614:	4602      	mov	r2, r0
 800d616:	460b      	mov	r3, r1
 800d618:	4640      	mov	r0, r8
 800d61a:	4649      	mov	r1, r9
 800d61c:	f7f3 f80c 	bl	8000638 <__aeabi_dmul>
 800d620:	a33b      	add	r3, pc, #236	@ (adr r3, 800d710 <__ieee754_pow+0x410>)
 800d622:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d626:	f7f3 f807 	bl	8000638 <__aeabi_dmul>
 800d62a:	4602      	mov	r2, r0
 800d62c:	460b      	mov	r3, r1
 800d62e:	4650      	mov	r0, sl
 800d630:	4659      	mov	r1, fp
 800d632:	f7f2 fe49 	bl	80002c8 <__aeabi_dsub>
 800d636:	4602      	mov	r2, r0
 800d638:	460b      	mov	r3, r1
 800d63a:	4680      	mov	r8, r0
 800d63c:	4689      	mov	r9, r1
 800d63e:	4630      	mov	r0, r6
 800d640:	4639      	mov	r1, r7
 800d642:	f7f2 fe43 	bl	80002cc <__adddf3>
 800d646:	2400      	movs	r4, #0
 800d648:	4632      	mov	r2, r6
 800d64a:	463b      	mov	r3, r7
 800d64c:	4620      	mov	r0, r4
 800d64e:	460d      	mov	r5, r1
 800d650:	f7f2 fe3a 	bl	80002c8 <__aeabi_dsub>
 800d654:	4602      	mov	r2, r0
 800d656:	460b      	mov	r3, r1
 800d658:	4640      	mov	r0, r8
 800d65a:	4649      	mov	r1, r9
 800d65c:	f7f2 fe34 	bl	80002c8 <__aeabi_dsub>
 800d660:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d664:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d668:	2300      	movs	r3, #0
 800d66a:	9304      	str	r3, [sp, #16]
 800d66c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800d670:	4606      	mov	r6, r0
 800d672:	460f      	mov	r7, r1
 800d674:	465b      	mov	r3, fp
 800d676:	4652      	mov	r2, sl
 800d678:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d67c:	f7f2 fe24 	bl	80002c8 <__aeabi_dsub>
 800d680:	4622      	mov	r2, r4
 800d682:	462b      	mov	r3, r5
 800d684:	f7f2 ffd8 	bl	8000638 <__aeabi_dmul>
 800d688:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d68c:	4680      	mov	r8, r0
 800d68e:	4689      	mov	r9, r1
 800d690:	4630      	mov	r0, r6
 800d692:	4639      	mov	r1, r7
 800d694:	f7f2 ffd0 	bl	8000638 <__aeabi_dmul>
 800d698:	4602      	mov	r2, r0
 800d69a:	460b      	mov	r3, r1
 800d69c:	4640      	mov	r0, r8
 800d69e:	4649      	mov	r1, r9
 800d6a0:	f7f2 fe14 	bl	80002cc <__adddf3>
 800d6a4:	465b      	mov	r3, fp
 800d6a6:	4606      	mov	r6, r0
 800d6a8:	460f      	mov	r7, r1
 800d6aa:	4652      	mov	r2, sl
 800d6ac:	4620      	mov	r0, r4
 800d6ae:	4629      	mov	r1, r5
 800d6b0:	f7f2 ffc2 	bl	8000638 <__aeabi_dmul>
 800d6b4:	460b      	mov	r3, r1
 800d6b6:	4602      	mov	r2, r0
 800d6b8:	4680      	mov	r8, r0
 800d6ba:	4689      	mov	r9, r1
 800d6bc:	4630      	mov	r0, r6
 800d6be:	4639      	mov	r1, r7
 800d6c0:	f7f2 fe04 	bl	80002cc <__adddf3>
 800d6c4:	4b17      	ldr	r3, [pc, #92]	@ (800d724 <__ieee754_pow+0x424>)
 800d6c6:	4299      	cmp	r1, r3
 800d6c8:	4604      	mov	r4, r0
 800d6ca:	460d      	mov	r5, r1
 800d6cc:	468b      	mov	fp, r1
 800d6ce:	f340 820b 	ble.w	800dae8 <__ieee754_pow+0x7e8>
 800d6d2:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800d6d6:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800d6da:	4303      	orrs	r3, r0
 800d6dc:	f000 81ea 	beq.w	800dab4 <__ieee754_pow+0x7b4>
 800d6e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d6e4:	2200      	movs	r2, #0
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	f7f3 fa18 	bl	8000b1c <__aeabi_dcmplt>
 800d6ec:	3800      	subs	r0, #0
 800d6ee:	bf18      	it	ne
 800d6f0:	2001      	movne	r0, #1
 800d6f2:	e713      	b.n	800d51c <__ieee754_pow+0x21c>
 800d6f4:	f3af 8000 	nop.w
 800d6f8:	60000000 	.word	0x60000000
 800d6fc:	3ff71547 	.word	0x3ff71547
 800d700:	f85ddf44 	.word	0xf85ddf44
 800d704:	3e54ae0b 	.word	0x3e54ae0b
 800d708:	55555555 	.word	0x55555555
 800d70c:	3fd55555 	.word	0x3fd55555
 800d710:	652b82fe 	.word	0x652b82fe
 800d714:	3ff71547 	.word	0x3ff71547
 800d718:	3ff00000 	.word	0x3ff00000
 800d71c:	3fd00000 	.word	0x3fd00000
 800d720:	3fe00000 	.word	0x3fe00000
 800d724:	408fffff 	.word	0x408fffff
 800d728:	4bd5      	ldr	r3, [pc, #852]	@ (800da80 <__ieee754_pow+0x780>)
 800d72a:	ea08 0303 	and.w	r3, r8, r3
 800d72e:	2200      	movs	r2, #0
 800d730:	b92b      	cbnz	r3, 800d73e <__ieee754_pow+0x43e>
 800d732:	4bd4      	ldr	r3, [pc, #848]	@ (800da84 <__ieee754_pow+0x784>)
 800d734:	f7f2 ff80 	bl	8000638 <__aeabi_dmul>
 800d738:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800d73c:	468b      	mov	fp, r1
 800d73e:	ea4f 532b 	mov.w	r3, fp, asr #20
 800d742:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800d746:	4413      	add	r3, r2
 800d748:	930a      	str	r3, [sp, #40]	@ 0x28
 800d74a:	4bcf      	ldr	r3, [pc, #828]	@ (800da88 <__ieee754_pow+0x788>)
 800d74c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800d750:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800d754:	459b      	cmp	fp, r3
 800d756:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d75a:	dd08      	ble.n	800d76e <__ieee754_pow+0x46e>
 800d75c:	4bcb      	ldr	r3, [pc, #812]	@ (800da8c <__ieee754_pow+0x78c>)
 800d75e:	459b      	cmp	fp, r3
 800d760:	f340 81a5 	ble.w	800daae <__ieee754_pow+0x7ae>
 800d764:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d766:	3301      	adds	r3, #1
 800d768:	930a      	str	r3, [sp, #40]	@ 0x28
 800d76a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800d76e:	f04f 0a00 	mov.w	sl, #0
 800d772:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800d776:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d778:	4bc5      	ldr	r3, [pc, #788]	@ (800da90 <__ieee754_pow+0x790>)
 800d77a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d77e:	ed93 7b00 	vldr	d7, [r3]
 800d782:	4629      	mov	r1, r5
 800d784:	ec53 2b17 	vmov	r2, r3, d7
 800d788:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d78c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d790:	f7f2 fd9a 	bl	80002c8 <__aeabi_dsub>
 800d794:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d798:	4606      	mov	r6, r0
 800d79a:	460f      	mov	r7, r1
 800d79c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d7a0:	f7f2 fd94 	bl	80002cc <__adddf3>
 800d7a4:	4602      	mov	r2, r0
 800d7a6:	460b      	mov	r3, r1
 800d7a8:	2000      	movs	r0, #0
 800d7aa:	49ba      	ldr	r1, [pc, #744]	@ (800da94 <__ieee754_pow+0x794>)
 800d7ac:	f7f3 f86e 	bl	800088c <__aeabi_ddiv>
 800d7b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800d7b4:	4602      	mov	r2, r0
 800d7b6:	460b      	mov	r3, r1
 800d7b8:	4630      	mov	r0, r6
 800d7ba:	4639      	mov	r1, r7
 800d7bc:	f7f2 ff3c 	bl	8000638 <__aeabi_dmul>
 800d7c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d7c4:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800d7c8:	106d      	asrs	r5, r5, #1
 800d7ca:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800d7ce:	f04f 0b00 	mov.w	fp, #0
 800d7d2:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800d7d6:	4661      	mov	r1, ip
 800d7d8:	2200      	movs	r2, #0
 800d7da:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800d7de:	4658      	mov	r0, fp
 800d7e0:	46e1      	mov	r9, ip
 800d7e2:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800d7e6:	4614      	mov	r4, r2
 800d7e8:	461d      	mov	r5, r3
 800d7ea:	f7f2 ff25 	bl	8000638 <__aeabi_dmul>
 800d7ee:	4602      	mov	r2, r0
 800d7f0:	460b      	mov	r3, r1
 800d7f2:	4630      	mov	r0, r6
 800d7f4:	4639      	mov	r1, r7
 800d7f6:	f7f2 fd67 	bl	80002c8 <__aeabi_dsub>
 800d7fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d7fe:	4606      	mov	r6, r0
 800d800:	460f      	mov	r7, r1
 800d802:	4620      	mov	r0, r4
 800d804:	4629      	mov	r1, r5
 800d806:	f7f2 fd5f 	bl	80002c8 <__aeabi_dsub>
 800d80a:	4602      	mov	r2, r0
 800d80c:	460b      	mov	r3, r1
 800d80e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d812:	f7f2 fd59 	bl	80002c8 <__aeabi_dsub>
 800d816:	465a      	mov	r2, fp
 800d818:	464b      	mov	r3, r9
 800d81a:	f7f2 ff0d 	bl	8000638 <__aeabi_dmul>
 800d81e:	4602      	mov	r2, r0
 800d820:	460b      	mov	r3, r1
 800d822:	4630      	mov	r0, r6
 800d824:	4639      	mov	r1, r7
 800d826:	f7f2 fd4f 	bl	80002c8 <__aeabi_dsub>
 800d82a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d82e:	f7f2 ff03 	bl	8000638 <__aeabi_dmul>
 800d832:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d836:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d83a:	4610      	mov	r0, r2
 800d83c:	4619      	mov	r1, r3
 800d83e:	f7f2 fefb 	bl	8000638 <__aeabi_dmul>
 800d842:	a37d      	add	r3, pc, #500	@ (adr r3, 800da38 <__ieee754_pow+0x738>)
 800d844:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d848:	4604      	mov	r4, r0
 800d84a:	460d      	mov	r5, r1
 800d84c:	f7f2 fef4 	bl	8000638 <__aeabi_dmul>
 800d850:	a37b      	add	r3, pc, #492	@ (adr r3, 800da40 <__ieee754_pow+0x740>)
 800d852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d856:	f7f2 fd39 	bl	80002cc <__adddf3>
 800d85a:	4622      	mov	r2, r4
 800d85c:	462b      	mov	r3, r5
 800d85e:	f7f2 feeb 	bl	8000638 <__aeabi_dmul>
 800d862:	a379      	add	r3, pc, #484	@ (adr r3, 800da48 <__ieee754_pow+0x748>)
 800d864:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d868:	f7f2 fd30 	bl	80002cc <__adddf3>
 800d86c:	4622      	mov	r2, r4
 800d86e:	462b      	mov	r3, r5
 800d870:	f7f2 fee2 	bl	8000638 <__aeabi_dmul>
 800d874:	a376      	add	r3, pc, #472	@ (adr r3, 800da50 <__ieee754_pow+0x750>)
 800d876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d87a:	f7f2 fd27 	bl	80002cc <__adddf3>
 800d87e:	4622      	mov	r2, r4
 800d880:	462b      	mov	r3, r5
 800d882:	f7f2 fed9 	bl	8000638 <__aeabi_dmul>
 800d886:	a374      	add	r3, pc, #464	@ (adr r3, 800da58 <__ieee754_pow+0x758>)
 800d888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d88c:	f7f2 fd1e 	bl	80002cc <__adddf3>
 800d890:	4622      	mov	r2, r4
 800d892:	462b      	mov	r3, r5
 800d894:	f7f2 fed0 	bl	8000638 <__aeabi_dmul>
 800d898:	a371      	add	r3, pc, #452	@ (adr r3, 800da60 <__ieee754_pow+0x760>)
 800d89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d89e:	f7f2 fd15 	bl	80002cc <__adddf3>
 800d8a2:	4622      	mov	r2, r4
 800d8a4:	4606      	mov	r6, r0
 800d8a6:	460f      	mov	r7, r1
 800d8a8:	462b      	mov	r3, r5
 800d8aa:	4620      	mov	r0, r4
 800d8ac:	4629      	mov	r1, r5
 800d8ae:	f7f2 fec3 	bl	8000638 <__aeabi_dmul>
 800d8b2:	4602      	mov	r2, r0
 800d8b4:	460b      	mov	r3, r1
 800d8b6:	4630      	mov	r0, r6
 800d8b8:	4639      	mov	r1, r7
 800d8ba:	f7f2 febd 	bl	8000638 <__aeabi_dmul>
 800d8be:	465a      	mov	r2, fp
 800d8c0:	4604      	mov	r4, r0
 800d8c2:	460d      	mov	r5, r1
 800d8c4:	464b      	mov	r3, r9
 800d8c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8ca:	f7f2 fcff 	bl	80002cc <__adddf3>
 800d8ce:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d8d2:	f7f2 feb1 	bl	8000638 <__aeabi_dmul>
 800d8d6:	4622      	mov	r2, r4
 800d8d8:	462b      	mov	r3, r5
 800d8da:	f7f2 fcf7 	bl	80002cc <__adddf3>
 800d8de:	465a      	mov	r2, fp
 800d8e0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d8e4:	464b      	mov	r3, r9
 800d8e6:	4658      	mov	r0, fp
 800d8e8:	4649      	mov	r1, r9
 800d8ea:	f7f2 fea5 	bl	8000638 <__aeabi_dmul>
 800d8ee:	4b6a      	ldr	r3, [pc, #424]	@ (800da98 <__ieee754_pow+0x798>)
 800d8f0:	2200      	movs	r2, #0
 800d8f2:	4606      	mov	r6, r0
 800d8f4:	460f      	mov	r7, r1
 800d8f6:	f7f2 fce9 	bl	80002cc <__adddf3>
 800d8fa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800d8fe:	f7f2 fce5 	bl	80002cc <__adddf3>
 800d902:	46d8      	mov	r8, fp
 800d904:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800d908:	460d      	mov	r5, r1
 800d90a:	465a      	mov	r2, fp
 800d90c:	460b      	mov	r3, r1
 800d90e:	4640      	mov	r0, r8
 800d910:	4649      	mov	r1, r9
 800d912:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800d916:	f7f2 fe8f 	bl	8000638 <__aeabi_dmul>
 800d91a:	465c      	mov	r4, fp
 800d91c:	4680      	mov	r8, r0
 800d91e:	4689      	mov	r9, r1
 800d920:	4b5d      	ldr	r3, [pc, #372]	@ (800da98 <__ieee754_pow+0x798>)
 800d922:	2200      	movs	r2, #0
 800d924:	4620      	mov	r0, r4
 800d926:	4629      	mov	r1, r5
 800d928:	f7f2 fcce 	bl	80002c8 <__aeabi_dsub>
 800d92c:	4632      	mov	r2, r6
 800d92e:	463b      	mov	r3, r7
 800d930:	f7f2 fcca 	bl	80002c8 <__aeabi_dsub>
 800d934:	4602      	mov	r2, r0
 800d936:	460b      	mov	r3, r1
 800d938:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800d93c:	f7f2 fcc4 	bl	80002c8 <__aeabi_dsub>
 800d940:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d944:	f7f2 fe78 	bl	8000638 <__aeabi_dmul>
 800d948:	4622      	mov	r2, r4
 800d94a:	4606      	mov	r6, r0
 800d94c:	460f      	mov	r7, r1
 800d94e:	462b      	mov	r3, r5
 800d950:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d954:	f7f2 fe70 	bl	8000638 <__aeabi_dmul>
 800d958:	4602      	mov	r2, r0
 800d95a:	460b      	mov	r3, r1
 800d95c:	4630      	mov	r0, r6
 800d95e:	4639      	mov	r1, r7
 800d960:	f7f2 fcb4 	bl	80002cc <__adddf3>
 800d964:	4606      	mov	r6, r0
 800d966:	460f      	mov	r7, r1
 800d968:	4602      	mov	r2, r0
 800d96a:	460b      	mov	r3, r1
 800d96c:	4640      	mov	r0, r8
 800d96e:	4649      	mov	r1, r9
 800d970:	f7f2 fcac 	bl	80002cc <__adddf3>
 800d974:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800d978:	a33b      	add	r3, pc, #236	@ (adr r3, 800da68 <__ieee754_pow+0x768>)
 800d97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d97e:	4658      	mov	r0, fp
 800d980:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800d984:	460d      	mov	r5, r1
 800d986:	f7f2 fe57 	bl	8000638 <__aeabi_dmul>
 800d98a:	465c      	mov	r4, fp
 800d98c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d990:	4642      	mov	r2, r8
 800d992:	464b      	mov	r3, r9
 800d994:	4620      	mov	r0, r4
 800d996:	4629      	mov	r1, r5
 800d998:	f7f2 fc96 	bl	80002c8 <__aeabi_dsub>
 800d99c:	4602      	mov	r2, r0
 800d99e:	460b      	mov	r3, r1
 800d9a0:	4630      	mov	r0, r6
 800d9a2:	4639      	mov	r1, r7
 800d9a4:	f7f2 fc90 	bl	80002c8 <__aeabi_dsub>
 800d9a8:	a331      	add	r3, pc, #196	@ (adr r3, 800da70 <__ieee754_pow+0x770>)
 800d9aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ae:	f7f2 fe43 	bl	8000638 <__aeabi_dmul>
 800d9b2:	a331      	add	r3, pc, #196	@ (adr r3, 800da78 <__ieee754_pow+0x778>)
 800d9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9b8:	4606      	mov	r6, r0
 800d9ba:	460f      	mov	r7, r1
 800d9bc:	4620      	mov	r0, r4
 800d9be:	4629      	mov	r1, r5
 800d9c0:	f7f2 fe3a 	bl	8000638 <__aeabi_dmul>
 800d9c4:	4602      	mov	r2, r0
 800d9c6:	460b      	mov	r3, r1
 800d9c8:	4630      	mov	r0, r6
 800d9ca:	4639      	mov	r1, r7
 800d9cc:	f7f2 fc7e 	bl	80002cc <__adddf3>
 800d9d0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d9d2:	4b32      	ldr	r3, [pc, #200]	@ (800da9c <__ieee754_pow+0x79c>)
 800d9d4:	4413      	add	r3, r2
 800d9d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9da:	f7f2 fc77 	bl	80002cc <__adddf3>
 800d9de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d9e2:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800d9e4:	f7f2 fdbe 	bl	8000564 <__aeabi_i2d>
 800d9e8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d9ea:	4b2d      	ldr	r3, [pc, #180]	@ (800daa0 <__ieee754_pow+0x7a0>)
 800d9ec:	4413      	add	r3, r2
 800d9ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d9f2:	4606      	mov	r6, r0
 800d9f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d9f8:	460f      	mov	r7, r1
 800d9fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d9fe:	f7f2 fc65 	bl	80002cc <__adddf3>
 800da02:	4642      	mov	r2, r8
 800da04:	464b      	mov	r3, r9
 800da06:	f7f2 fc61 	bl	80002cc <__adddf3>
 800da0a:	4632      	mov	r2, r6
 800da0c:	463b      	mov	r3, r7
 800da0e:	f7f2 fc5d 	bl	80002cc <__adddf3>
 800da12:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800da16:	4632      	mov	r2, r6
 800da18:	463b      	mov	r3, r7
 800da1a:	4658      	mov	r0, fp
 800da1c:	460d      	mov	r5, r1
 800da1e:	f7f2 fc53 	bl	80002c8 <__aeabi_dsub>
 800da22:	4642      	mov	r2, r8
 800da24:	464b      	mov	r3, r9
 800da26:	f7f2 fc4f 	bl	80002c8 <__aeabi_dsub>
 800da2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800da2e:	f7f2 fc4b 	bl	80002c8 <__aeabi_dsub>
 800da32:	465c      	mov	r4, fp
 800da34:	e036      	b.n	800daa4 <__ieee754_pow+0x7a4>
 800da36:	bf00      	nop
 800da38:	4a454eef 	.word	0x4a454eef
 800da3c:	3fca7e28 	.word	0x3fca7e28
 800da40:	93c9db65 	.word	0x93c9db65
 800da44:	3fcd864a 	.word	0x3fcd864a
 800da48:	a91d4101 	.word	0xa91d4101
 800da4c:	3fd17460 	.word	0x3fd17460
 800da50:	518f264d 	.word	0x518f264d
 800da54:	3fd55555 	.word	0x3fd55555
 800da58:	db6fabff 	.word	0xdb6fabff
 800da5c:	3fdb6db6 	.word	0x3fdb6db6
 800da60:	33333303 	.word	0x33333303
 800da64:	3fe33333 	.word	0x3fe33333
 800da68:	e0000000 	.word	0xe0000000
 800da6c:	3feec709 	.word	0x3feec709
 800da70:	dc3a03fd 	.word	0xdc3a03fd
 800da74:	3feec709 	.word	0x3feec709
 800da78:	145b01f5 	.word	0x145b01f5
 800da7c:	be3e2fe0 	.word	0xbe3e2fe0
 800da80:	7ff00000 	.word	0x7ff00000
 800da84:	43400000 	.word	0x43400000
 800da88:	0003988e 	.word	0x0003988e
 800da8c:	000bb679 	.word	0x000bb679
 800da90:	0800e7e8 	.word	0x0800e7e8
 800da94:	3ff00000 	.word	0x3ff00000
 800da98:	40080000 	.word	0x40080000
 800da9c:	0800e7c8 	.word	0x0800e7c8
 800daa0:	0800e7d8 	.word	0x0800e7d8
 800daa4:	4602      	mov	r2, r0
 800daa6:	460b      	mov	r3, r1
 800daa8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800daac:	e5d6      	b.n	800d65c <__ieee754_pow+0x35c>
 800daae:	f04f 0a01 	mov.w	sl, #1
 800dab2:	e65e      	b.n	800d772 <__ieee754_pow+0x472>
 800dab4:	a3b5      	add	r3, pc, #724	@ (adr r3, 800dd8c <__ieee754_pow+0xa8c>)
 800dab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daba:	4630      	mov	r0, r6
 800dabc:	4639      	mov	r1, r7
 800dabe:	f7f2 fc05 	bl	80002cc <__adddf3>
 800dac2:	4642      	mov	r2, r8
 800dac4:	e9cd 0100 	strd	r0, r1, [sp]
 800dac8:	464b      	mov	r3, r9
 800daca:	4620      	mov	r0, r4
 800dacc:	4629      	mov	r1, r5
 800dace:	f7f2 fbfb 	bl	80002c8 <__aeabi_dsub>
 800dad2:	4602      	mov	r2, r0
 800dad4:	460b      	mov	r3, r1
 800dad6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dada:	f7f3 f83d 	bl	8000b58 <__aeabi_dcmpgt>
 800dade:	2800      	cmp	r0, #0
 800dae0:	f47f adfe 	bne.w	800d6e0 <__ieee754_pow+0x3e0>
 800dae4:	4ba2      	ldr	r3, [pc, #648]	@ (800dd70 <__ieee754_pow+0xa70>)
 800dae6:	e022      	b.n	800db2e <__ieee754_pow+0x82e>
 800dae8:	4ca2      	ldr	r4, [pc, #648]	@ (800dd74 <__ieee754_pow+0xa74>)
 800daea:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800daee:	42a3      	cmp	r3, r4
 800daf0:	d919      	bls.n	800db26 <__ieee754_pow+0x826>
 800daf2:	4ba1      	ldr	r3, [pc, #644]	@ (800dd78 <__ieee754_pow+0xa78>)
 800daf4:	440b      	add	r3, r1
 800daf6:	4303      	orrs	r3, r0
 800daf8:	d009      	beq.n	800db0e <__ieee754_pow+0x80e>
 800dafa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dafe:	2200      	movs	r2, #0
 800db00:	2300      	movs	r3, #0
 800db02:	f7f3 f80b 	bl	8000b1c <__aeabi_dcmplt>
 800db06:	3800      	subs	r0, #0
 800db08:	bf18      	it	ne
 800db0a:	2001      	movne	r0, #1
 800db0c:	e512      	b.n	800d534 <__ieee754_pow+0x234>
 800db0e:	4642      	mov	r2, r8
 800db10:	464b      	mov	r3, r9
 800db12:	f7f2 fbd9 	bl	80002c8 <__aeabi_dsub>
 800db16:	4632      	mov	r2, r6
 800db18:	463b      	mov	r3, r7
 800db1a:	f7f3 f813 	bl	8000b44 <__aeabi_dcmpge>
 800db1e:	2800      	cmp	r0, #0
 800db20:	d1eb      	bne.n	800dafa <__ieee754_pow+0x7fa>
 800db22:	4b96      	ldr	r3, [pc, #600]	@ (800dd7c <__ieee754_pow+0xa7c>)
 800db24:	e003      	b.n	800db2e <__ieee754_pow+0x82e>
 800db26:	4a96      	ldr	r2, [pc, #600]	@ (800dd80 <__ieee754_pow+0xa80>)
 800db28:	4293      	cmp	r3, r2
 800db2a:	f240 80e7 	bls.w	800dcfc <__ieee754_pow+0x9fc>
 800db2e:	151b      	asrs	r3, r3, #20
 800db30:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800db34:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800db38:	fa4a fa03 	asr.w	sl, sl, r3
 800db3c:	44da      	add	sl, fp
 800db3e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800db42:	4890      	ldr	r0, [pc, #576]	@ (800dd84 <__ieee754_pow+0xa84>)
 800db44:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800db48:	4108      	asrs	r0, r1
 800db4a:	ea00 030a 	and.w	r3, r0, sl
 800db4e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800db52:	f1c1 0114 	rsb	r1, r1, #20
 800db56:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800db5a:	fa4a fa01 	asr.w	sl, sl, r1
 800db5e:	f1bb 0f00 	cmp.w	fp, #0
 800db62:	4640      	mov	r0, r8
 800db64:	4649      	mov	r1, r9
 800db66:	f04f 0200 	mov.w	r2, #0
 800db6a:	bfb8      	it	lt
 800db6c:	f1ca 0a00 	rsblt	sl, sl, #0
 800db70:	f7f2 fbaa 	bl	80002c8 <__aeabi_dsub>
 800db74:	4680      	mov	r8, r0
 800db76:	4689      	mov	r9, r1
 800db78:	4632      	mov	r2, r6
 800db7a:	463b      	mov	r3, r7
 800db7c:	4640      	mov	r0, r8
 800db7e:	4649      	mov	r1, r9
 800db80:	f7f2 fba4 	bl	80002cc <__adddf3>
 800db84:	2400      	movs	r4, #0
 800db86:	a36a      	add	r3, pc, #424	@ (adr r3, 800dd30 <__ieee754_pow+0xa30>)
 800db88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db8c:	4620      	mov	r0, r4
 800db8e:	460d      	mov	r5, r1
 800db90:	f7f2 fd52 	bl	8000638 <__aeabi_dmul>
 800db94:	4642      	mov	r2, r8
 800db96:	e9cd 0100 	strd	r0, r1, [sp]
 800db9a:	464b      	mov	r3, r9
 800db9c:	4620      	mov	r0, r4
 800db9e:	4629      	mov	r1, r5
 800dba0:	f7f2 fb92 	bl	80002c8 <__aeabi_dsub>
 800dba4:	4602      	mov	r2, r0
 800dba6:	460b      	mov	r3, r1
 800dba8:	4630      	mov	r0, r6
 800dbaa:	4639      	mov	r1, r7
 800dbac:	f7f2 fb8c 	bl	80002c8 <__aeabi_dsub>
 800dbb0:	a361      	add	r3, pc, #388	@ (adr r3, 800dd38 <__ieee754_pow+0xa38>)
 800dbb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbb6:	f7f2 fd3f 	bl	8000638 <__aeabi_dmul>
 800dbba:	a361      	add	r3, pc, #388	@ (adr r3, 800dd40 <__ieee754_pow+0xa40>)
 800dbbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbc0:	4680      	mov	r8, r0
 800dbc2:	4689      	mov	r9, r1
 800dbc4:	4620      	mov	r0, r4
 800dbc6:	4629      	mov	r1, r5
 800dbc8:	f7f2 fd36 	bl	8000638 <__aeabi_dmul>
 800dbcc:	4602      	mov	r2, r0
 800dbce:	460b      	mov	r3, r1
 800dbd0:	4640      	mov	r0, r8
 800dbd2:	4649      	mov	r1, r9
 800dbd4:	f7f2 fb7a 	bl	80002cc <__adddf3>
 800dbd8:	4604      	mov	r4, r0
 800dbda:	460d      	mov	r5, r1
 800dbdc:	4602      	mov	r2, r0
 800dbde:	460b      	mov	r3, r1
 800dbe0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dbe4:	f7f2 fb72 	bl	80002cc <__adddf3>
 800dbe8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dbec:	4680      	mov	r8, r0
 800dbee:	4689      	mov	r9, r1
 800dbf0:	f7f2 fb6a 	bl	80002c8 <__aeabi_dsub>
 800dbf4:	4602      	mov	r2, r0
 800dbf6:	460b      	mov	r3, r1
 800dbf8:	4620      	mov	r0, r4
 800dbfa:	4629      	mov	r1, r5
 800dbfc:	f7f2 fb64 	bl	80002c8 <__aeabi_dsub>
 800dc00:	4642      	mov	r2, r8
 800dc02:	4606      	mov	r6, r0
 800dc04:	460f      	mov	r7, r1
 800dc06:	464b      	mov	r3, r9
 800dc08:	4640      	mov	r0, r8
 800dc0a:	4649      	mov	r1, r9
 800dc0c:	f7f2 fd14 	bl	8000638 <__aeabi_dmul>
 800dc10:	a34d      	add	r3, pc, #308	@ (adr r3, 800dd48 <__ieee754_pow+0xa48>)
 800dc12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc16:	4604      	mov	r4, r0
 800dc18:	460d      	mov	r5, r1
 800dc1a:	f7f2 fd0d 	bl	8000638 <__aeabi_dmul>
 800dc1e:	a34c      	add	r3, pc, #304	@ (adr r3, 800dd50 <__ieee754_pow+0xa50>)
 800dc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc24:	f7f2 fb50 	bl	80002c8 <__aeabi_dsub>
 800dc28:	4622      	mov	r2, r4
 800dc2a:	462b      	mov	r3, r5
 800dc2c:	f7f2 fd04 	bl	8000638 <__aeabi_dmul>
 800dc30:	a349      	add	r3, pc, #292	@ (adr r3, 800dd58 <__ieee754_pow+0xa58>)
 800dc32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc36:	f7f2 fb49 	bl	80002cc <__adddf3>
 800dc3a:	4622      	mov	r2, r4
 800dc3c:	462b      	mov	r3, r5
 800dc3e:	f7f2 fcfb 	bl	8000638 <__aeabi_dmul>
 800dc42:	a347      	add	r3, pc, #284	@ (adr r3, 800dd60 <__ieee754_pow+0xa60>)
 800dc44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc48:	f7f2 fb3e 	bl	80002c8 <__aeabi_dsub>
 800dc4c:	4622      	mov	r2, r4
 800dc4e:	462b      	mov	r3, r5
 800dc50:	f7f2 fcf2 	bl	8000638 <__aeabi_dmul>
 800dc54:	a344      	add	r3, pc, #272	@ (adr r3, 800dd68 <__ieee754_pow+0xa68>)
 800dc56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc5a:	f7f2 fb37 	bl	80002cc <__adddf3>
 800dc5e:	4622      	mov	r2, r4
 800dc60:	462b      	mov	r3, r5
 800dc62:	f7f2 fce9 	bl	8000638 <__aeabi_dmul>
 800dc66:	4602      	mov	r2, r0
 800dc68:	460b      	mov	r3, r1
 800dc6a:	4640      	mov	r0, r8
 800dc6c:	4649      	mov	r1, r9
 800dc6e:	f7f2 fb2b 	bl	80002c8 <__aeabi_dsub>
 800dc72:	4604      	mov	r4, r0
 800dc74:	460d      	mov	r5, r1
 800dc76:	4602      	mov	r2, r0
 800dc78:	460b      	mov	r3, r1
 800dc7a:	4640      	mov	r0, r8
 800dc7c:	4649      	mov	r1, r9
 800dc7e:	f7f2 fcdb 	bl	8000638 <__aeabi_dmul>
 800dc82:	2200      	movs	r2, #0
 800dc84:	e9cd 0100 	strd	r0, r1, [sp]
 800dc88:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dc8c:	4620      	mov	r0, r4
 800dc8e:	4629      	mov	r1, r5
 800dc90:	f7f2 fb1a 	bl	80002c8 <__aeabi_dsub>
 800dc94:	4602      	mov	r2, r0
 800dc96:	460b      	mov	r3, r1
 800dc98:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dc9c:	f7f2 fdf6 	bl	800088c <__aeabi_ddiv>
 800dca0:	4632      	mov	r2, r6
 800dca2:	4604      	mov	r4, r0
 800dca4:	460d      	mov	r5, r1
 800dca6:	463b      	mov	r3, r7
 800dca8:	4640      	mov	r0, r8
 800dcaa:	4649      	mov	r1, r9
 800dcac:	f7f2 fcc4 	bl	8000638 <__aeabi_dmul>
 800dcb0:	4632      	mov	r2, r6
 800dcb2:	463b      	mov	r3, r7
 800dcb4:	f7f2 fb0a 	bl	80002cc <__adddf3>
 800dcb8:	4602      	mov	r2, r0
 800dcba:	460b      	mov	r3, r1
 800dcbc:	4620      	mov	r0, r4
 800dcbe:	4629      	mov	r1, r5
 800dcc0:	f7f2 fb02 	bl	80002c8 <__aeabi_dsub>
 800dcc4:	4642      	mov	r2, r8
 800dcc6:	464b      	mov	r3, r9
 800dcc8:	f7f2 fafe 	bl	80002c8 <__aeabi_dsub>
 800dccc:	460b      	mov	r3, r1
 800dcce:	4602      	mov	r2, r0
 800dcd0:	492d      	ldr	r1, [pc, #180]	@ (800dd88 <__ieee754_pow+0xa88>)
 800dcd2:	2000      	movs	r0, #0
 800dcd4:	f7f2 faf8 	bl	80002c8 <__aeabi_dsub>
 800dcd8:	ec41 0b10 	vmov	d0, r0, r1
 800dcdc:	ee10 3a90 	vmov	r3, s1
 800dce0:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800dce4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dce8:	da0b      	bge.n	800dd02 <__ieee754_pow+0xa02>
 800dcea:	4650      	mov	r0, sl
 800dcec:	f000 f85c 	bl	800dda8 <scalbn>
 800dcf0:	ec51 0b10 	vmov	r0, r1, d0
 800dcf4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dcf8:	f7ff bb6d 	b.w	800d3d6 <__ieee754_pow+0xd6>
 800dcfc:	f8dd a010 	ldr.w	sl, [sp, #16]
 800dd00:	e73a      	b.n	800db78 <__ieee754_pow+0x878>
 800dd02:	ec51 0b10 	vmov	r0, r1, d0
 800dd06:	4619      	mov	r1, r3
 800dd08:	e7f4      	b.n	800dcf4 <__ieee754_pow+0x9f4>
 800dd0a:	491f      	ldr	r1, [pc, #124]	@ (800dd88 <__ieee754_pow+0xa88>)
 800dd0c:	2000      	movs	r0, #0
 800dd0e:	f7ff bb14 	b.w	800d33a <__ieee754_pow+0x3a>
 800dd12:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd16:	f7ff bb10 	b.w	800d33a <__ieee754_pow+0x3a>
 800dd1a:	4630      	mov	r0, r6
 800dd1c:	4639      	mov	r1, r7
 800dd1e:	f7ff bb0c 	b.w	800d33a <__ieee754_pow+0x3a>
 800dd22:	460c      	mov	r4, r1
 800dd24:	f7ff bb69 	b.w	800d3fa <__ieee754_pow+0xfa>
 800dd28:	2400      	movs	r4, #0
 800dd2a:	f7ff bb4b 	b.w	800d3c4 <__ieee754_pow+0xc4>
 800dd2e:	bf00      	nop
 800dd30:	00000000 	.word	0x00000000
 800dd34:	3fe62e43 	.word	0x3fe62e43
 800dd38:	fefa39ef 	.word	0xfefa39ef
 800dd3c:	3fe62e42 	.word	0x3fe62e42
 800dd40:	0ca86c39 	.word	0x0ca86c39
 800dd44:	be205c61 	.word	0xbe205c61
 800dd48:	72bea4d0 	.word	0x72bea4d0
 800dd4c:	3e663769 	.word	0x3e663769
 800dd50:	c5d26bf1 	.word	0xc5d26bf1
 800dd54:	3ebbbd41 	.word	0x3ebbbd41
 800dd58:	af25de2c 	.word	0xaf25de2c
 800dd5c:	3f11566a 	.word	0x3f11566a
 800dd60:	16bebd93 	.word	0x16bebd93
 800dd64:	3f66c16c 	.word	0x3f66c16c
 800dd68:	5555553e 	.word	0x5555553e
 800dd6c:	3fc55555 	.word	0x3fc55555
 800dd70:	40900000 	.word	0x40900000
 800dd74:	4090cbff 	.word	0x4090cbff
 800dd78:	3f6f3400 	.word	0x3f6f3400
 800dd7c:	4090cc00 	.word	0x4090cc00
 800dd80:	3fe00000 	.word	0x3fe00000
 800dd84:	fff00000 	.word	0xfff00000
 800dd88:	3ff00000 	.word	0x3ff00000
 800dd8c:	652b82fe 	.word	0x652b82fe
 800dd90:	3c971547 	.word	0x3c971547

0800dd94 <fabs>:
 800dd94:	ec51 0b10 	vmov	r0, r1, d0
 800dd98:	4602      	mov	r2, r0
 800dd9a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800dd9e:	ec43 2b10 	vmov	d0, r2, r3
 800dda2:	4770      	bx	lr
 800dda4:	0000      	movs	r0, r0
	...

0800dda8 <scalbn>:
 800dda8:	b570      	push	{r4, r5, r6, lr}
 800ddaa:	ec55 4b10 	vmov	r4, r5, d0
 800ddae:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ddb2:	4606      	mov	r6, r0
 800ddb4:	462b      	mov	r3, r5
 800ddb6:	b991      	cbnz	r1, 800ddde <scalbn+0x36>
 800ddb8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ddbc:	4323      	orrs	r3, r4
 800ddbe:	d03b      	beq.n	800de38 <scalbn+0x90>
 800ddc0:	4b33      	ldr	r3, [pc, #204]	@ (800de90 <scalbn+0xe8>)
 800ddc2:	4620      	mov	r0, r4
 800ddc4:	4629      	mov	r1, r5
 800ddc6:	2200      	movs	r2, #0
 800ddc8:	f7f2 fc36 	bl	8000638 <__aeabi_dmul>
 800ddcc:	4b31      	ldr	r3, [pc, #196]	@ (800de94 <scalbn+0xec>)
 800ddce:	429e      	cmp	r6, r3
 800ddd0:	4604      	mov	r4, r0
 800ddd2:	460d      	mov	r5, r1
 800ddd4:	da0f      	bge.n	800ddf6 <scalbn+0x4e>
 800ddd6:	a326      	add	r3, pc, #152	@ (adr r3, 800de70 <scalbn+0xc8>)
 800ddd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dddc:	e01e      	b.n	800de1c <scalbn+0x74>
 800ddde:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800dde2:	4291      	cmp	r1, r2
 800dde4:	d10b      	bne.n	800ddfe <scalbn+0x56>
 800dde6:	4622      	mov	r2, r4
 800dde8:	4620      	mov	r0, r4
 800ddea:	4629      	mov	r1, r5
 800ddec:	f7f2 fa6e 	bl	80002cc <__adddf3>
 800ddf0:	4604      	mov	r4, r0
 800ddf2:	460d      	mov	r5, r1
 800ddf4:	e020      	b.n	800de38 <scalbn+0x90>
 800ddf6:	460b      	mov	r3, r1
 800ddf8:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ddfc:	3936      	subs	r1, #54	@ 0x36
 800ddfe:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800de02:	4296      	cmp	r6, r2
 800de04:	dd0d      	ble.n	800de22 <scalbn+0x7a>
 800de06:	2d00      	cmp	r5, #0
 800de08:	a11b      	add	r1, pc, #108	@ (adr r1, 800de78 <scalbn+0xd0>)
 800de0a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800de0e:	da02      	bge.n	800de16 <scalbn+0x6e>
 800de10:	a11b      	add	r1, pc, #108	@ (adr r1, 800de80 <scalbn+0xd8>)
 800de12:	e9d1 0100 	ldrd	r0, r1, [r1]
 800de16:	a318      	add	r3, pc, #96	@ (adr r3, 800de78 <scalbn+0xd0>)
 800de18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de1c:	f7f2 fc0c 	bl	8000638 <__aeabi_dmul>
 800de20:	e7e6      	b.n	800ddf0 <scalbn+0x48>
 800de22:	1872      	adds	r2, r6, r1
 800de24:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800de28:	428a      	cmp	r2, r1
 800de2a:	dcec      	bgt.n	800de06 <scalbn+0x5e>
 800de2c:	2a00      	cmp	r2, #0
 800de2e:	dd06      	ble.n	800de3e <scalbn+0x96>
 800de30:	f36f 531e 	bfc	r3, #20, #11
 800de34:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800de38:	ec45 4b10 	vmov	d0, r4, r5
 800de3c:	bd70      	pop	{r4, r5, r6, pc}
 800de3e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800de42:	da08      	bge.n	800de56 <scalbn+0xae>
 800de44:	2d00      	cmp	r5, #0
 800de46:	a10a      	add	r1, pc, #40	@ (adr r1, 800de70 <scalbn+0xc8>)
 800de48:	e9d1 0100 	ldrd	r0, r1, [r1]
 800de4c:	dac3      	bge.n	800ddd6 <scalbn+0x2e>
 800de4e:	a10e      	add	r1, pc, #56	@ (adr r1, 800de88 <scalbn+0xe0>)
 800de50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800de54:	e7bf      	b.n	800ddd6 <scalbn+0x2e>
 800de56:	3236      	adds	r2, #54	@ 0x36
 800de58:	f36f 531e 	bfc	r3, #20, #11
 800de5c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800de60:	4620      	mov	r0, r4
 800de62:	4b0d      	ldr	r3, [pc, #52]	@ (800de98 <scalbn+0xf0>)
 800de64:	4629      	mov	r1, r5
 800de66:	2200      	movs	r2, #0
 800de68:	e7d8      	b.n	800de1c <scalbn+0x74>
 800de6a:	bf00      	nop
 800de6c:	f3af 8000 	nop.w
 800de70:	c2f8f359 	.word	0xc2f8f359
 800de74:	01a56e1f 	.word	0x01a56e1f
 800de78:	8800759c 	.word	0x8800759c
 800de7c:	7e37e43c 	.word	0x7e37e43c
 800de80:	8800759c 	.word	0x8800759c
 800de84:	fe37e43c 	.word	0xfe37e43c
 800de88:	c2f8f359 	.word	0xc2f8f359
 800de8c:	81a56e1f 	.word	0x81a56e1f
 800de90:	43500000 	.word	0x43500000
 800de94:	ffff3cb0 	.word	0xffff3cb0
 800de98:	3c900000 	.word	0x3c900000

0800de9c <with_errno>:
 800de9c:	b510      	push	{r4, lr}
 800de9e:	ed2d 8b02 	vpush	{d8}
 800dea2:	eeb0 8a40 	vmov.f32	s16, s0
 800dea6:	eef0 8a60 	vmov.f32	s17, s1
 800deaa:	4604      	mov	r4, r0
 800deac:	f7fd fad4 	bl	800b458 <__errno>
 800deb0:	eeb0 0a48 	vmov.f32	s0, s16
 800deb4:	eef0 0a68 	vmov.f32	s1, s17
 800deb8:	ecbd 8b02 	vpop	{d8}
 800debc:	6004      	str	r4, [r0, #0]
 800debe:	bd10      	pop	{r4, pc}

0800dec0 <xflow>:
 800dec0:	4603      	mov	r3, r0
 800dec2:	b507      	push	{r0, r1, r2, lr}
 800dec4:	ec51 0b10 	vmov	r0, r1, d0
 800dec8:	b183      	cbz	r3, 800deec <xflow+0x2c>
 800deca:	4602      	mov	r2, r0
 800decc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ded0:	e9cd 2300 	strd	r2, r3, [sp]
 800ded4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ded8:	f7f2 fbae 	bl	8000638 <__aeabi_dmul>
 800dedc:	ec41 0b10 	vmov	d0, r0, r1
 800dee0:	2022      	movs	r0, #34	@ 0x22
 800dee2:	b003      	add	sp, #12
 800dee4:	f85d eb04 	ldr.w	lr, [sp], #4
 800dee8:	f7ff bfd8 	b.w	800de9c <with_errno>
 800deec:	4602      	mov	r2, r0
 800deee:	460b      	mov	r3, r1
 800def0:	e7ee      	b.n	800ded0 <xflow+0x10>
 800def2:	0000      	movs	r0, r0
 800def4:	0000      	movs	r0, r0
	...

0800def8 <__math_uflow>:
 800def8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800df00 <__math_uflow+0x8>
 800defc:	f7ff bfe0 	b.w	800dec0 <xflow>
 800df00:	00000000 	.word	0x00000000
 800df04:	10000000 	.word	0x10000000

0800df08 <__math_oflow>:
 800df08:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800df10 <__math_oflow+0x8>
 800df0c:	f7ff bfd8 	b.w	800dec0 <xflow>
 800df10:	00000000 	.word	0x00000000
 800df14:	70000000 	.word	0x70000000

0800df18 <__ieee754_sqrt>:
 800df18:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df1c:	4a66      	ldr	r2, [pc, #408]	@ (800e0b8 <__ieee754_sqrt+0x1a0>)
 800df1e:	ec55 4b10 	vmov	r4, r5, d0
 800df22:	43aa      	bics	r2, r5
 800df24:	462b      	mov	r3, r5
 800df26:	4621      	mov	r1, r4
 800df28:	d110      	bne.n	800df4c <__ieee754_sqrt+0x34>
 800df2a:	4622      	mov	r2, r4
 800df2c:	4620      	mov	r0, r4
 800df2e:	4629      	mov	r1, r5
 800df30:	f7f2 fb82 	bl	8000638 <__aeabi_dmul>
 800df34:	4602      	mov	r2, r0
 800df36:	460b      	mov	r3, r1
 800df38:	4620      	mov	r0, r4
 800df3a:	4629      	mov	r1, r5
 800df3c:	f7f2 f9c6 	bl	80002cc <__adddf3>
 800df40:	4604      	mov	r4, r0
 800df42:	460d      	mov	r5, r1
 800df44:	ec45 4b10 	vmov	d0, r4, r5
 800df48:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df4c:	2d00      	cmp	r5, #0
 800df4e:	dc0e      	bgt.n	800df6e <__ieee754_sqrt+0x56>
 800df50:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800df54:	4322      	orrs	r2, r4
 800df56:	d0f5      	beq.n	800df44 <__ieee754_sqrt+0x2c>
 800df58:	b19d      	cbz	r5, 800df82 <__ieee754_sqrt+0x6a>
 800df5a:	4622      	mov	r2, r4
 800df5c:	4620      	mov	r0, r4
 800df5e:	4629      	mov	r1, r5
 800df60:	f7f2 f9b2 	bl	80002c8 <__aeabi_dsub>
 800df64:	4602      	mov	r2, r0
 800df66:	460b      	mov	r3, r1
 800df68:	f7f2 fc90 	bl	800088c <__aeabi_ddiv>
 800df6c:	e7e8      	b.n	800df40 <__ieee754_sqrt+0x28>
 800df6e:	152a      	asrs	r2, r5, #20
 800df70:	d115      	bne.n	800df9e <__ieee754_sqrt+0x86>
 800df72:	2000      	movs	r0, #0
 800df74:	e009      	b.n	800df8a <__ieee754_sqrt+0x72>
 800df76:	0acb      	lsrs	r3, r1, #11
 800df78:	3a15      	subs	r2, #21
 800df7a:	0549      	lsls	r1, r1, #21
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d0fa      	beq.n	800df76 <__ieee754_sqrt+0x5e>
 800df80:	e7f7      	b.n	800df72 <__ieee754_sqrt+0x5a>
 800df82:	462a      	mov	r2, r5
 800df84:	e7fa      	b.n	800df7c <__ieee754_sqrt+0x64>
 800df86:	005b      	lsls	r3, r3, #1
 800df88:	3001      	adds	r0, #1
 800df8a:	02dc      	lsls	r4, r3, #11
 800df8c:	d5fb      	bpl.n	800df86 <__ieee754_sqrt+0x6e>
 800df8e:	1e44      	subs	r4, r0, #1
 800df90:	1b12      	subs	r2, r2, r4
 800df92:	f1c0 0420 	rsb	r4, r0, #32
 800df96:	fa21 f404 	lsr.w	r4, r1, r4
 800df9a:	4323      	orrs	r3, r4
 800df9c:	4081      	lsls	r1, r0
 800df9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dfa2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800dfa6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dfaa:	07d2      	lsls	r2, r2, #31
 800dfac:	bf5c      	itt	pl
 800dfae:	005b      	lslpl	r3, r3, #1
 800dfb0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800dfb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800dfb8:	bf58      	it	pl
 800dfba:	0049      	lslpl	r1, r1, #1
 800dfbc:	2600      	movs	r6, #0
 800dfbe:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800dfc2:	107f      	asrs	r7, r7, #1
 800dfc4:	0049      	lsls	r1, r1, #1
 800dfc6:	2016      	movs	r0, #22
 800dfc8:	4632      	mov	r2, r6
 800dfca:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800dfce:	1915      	adds	r5, r2, r4
 800dfd0:	429d      	cmp	r5, r3
 800dfd2:	bfde      	ittt	le
 800dfd4:	192a      	addle	r2, r5, r4
 800dfd6:	1b5b      	suble	r3, r3, r5
 800dfd8:	1936      	addle	r6, r6, r4
 800dfda:	0fcd      	lsrs	r5, r1, #31
 800dfdc:	3801      	subs	r0, #1
 800dfde:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800dfe2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800dfe6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800dfea:	d1f0      	bne.n	800dfce <__ieee754_sqrt+0xb6>
 800dfec:	4605      	mov	r5, r0
 800dfee:	2420      	movs	r4, #32
 800dff0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800dff4:	4293      	cmp	r3, r2
 800dff6:	eb0c 0e00 	add.w	lr, ip, r0
 800dffa:	dc02      	bgt.n	800e002 <__ieee754_sqrt+0xea>
 800dffc:	d113      	bne.n	800e026 <__ieee754_sqrt+0x10e>
 800dffe:	458e      	cmp	lr, r1
 800e000:	d811      	bhi.n	800e026 <__ieee754_sqrt+0x10e>
 800e002:	f1be 0f00 	cmp.w	lr, #0
 800e006:	eb0e 000c 	add.w	r0, lr, ip
 800e00a:	da3f      	bge.n	800e08c <__ieee754_sqrt+0x174>
 800e00c:	2800      	cmp	r0, #0
 800e00e:	db3d      	blt.n	800e08c <__ieee754_sqrt+0x174>
 800e010:	f102 0801 	add.w	r8, r2, #1
 800e014:	1a9b      	subs	r3, r3, r2
 800e016:	458e      	cmp	lr, r1
 800e018:	bf88      	it	hi
 800e01a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e01e:	eba1 010e 	sub.w	r1, r1, lr
 800e022:	4465      	add	r5, ip
 800e024:	4642      	mov	r2, r8
 800e026:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800e02a:	3c01      	subs	r4, #1
 800e02c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800e030:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e034:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800e038:	d1dc      	bne.n	800dff4 <__ieee754_sqrt+0xdc>
 800e03a:	4319      	orrs	r1, r3
 800e03c:	d01b      	beq.n	800e076 <__ieee754_sqrt+0x15e>
 800e03e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800e0bc <__ieee754_sqrt+0x1a4>
 800e042:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800e0c0 <__ieee754_sqrt+0x1a8>
 800e046:	e9da 0100 	ldrd	r0, r1, [sl]
 800e04a:	e9db 2300 	ldrd	r2, r3, [fp]
 800e04e:	f7f2 f93b 	bl	80002c8 <__aeabi_dsub>
 800e052:	e9da 8900 	ldrd	r8, r9, [sl]
 800e056:	4602      	mov	r2, r0
 800e058:	460b      	mov	r3, r1
 800e05a:	4640      	mov	r0, r8
 800e05c:	4649      	mov	r1, r9
 800e05e:	f7f2 fd67 	bl	8000b30 <__aeabi_dcmple>
 800e062:	b140      	cbz	r0, 800e076 <__ieee754_sqrt+0x15e>
 800e064:	f1b5 3fff 	cmp.w	r5, #4294967295
 800e068:	e9da 0100 	ldrd	r0, r1, [sl]
 800e06c:	e9db 2300 	ldrd	r2, r3, [fp]
 800e070:	d10e      	bne.n	800e090 <__ieee754_sqrt+0x178>
 800e072:	3601      	adds	r6, #1
 800e074:	4625      	mov	r5, r4
 800e076:	1073      	asrs	r3, r6, #1
 800e078:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800e07c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800e080:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800e084:	086b      	lsrs	r3, r5, #1
 800e086:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800e08a:	e759      	b.n	800df40 <__ieee754_sqrt+0x28>
 800e08c:	4690      	mov	r8, r2
 800e08e:	e7c1      	b.n	800e014 <__ieee754_sqrt+0xfc>
 800e090:	f7f2 f91c 	bl	80002cc <__adddf3>
 800e094:	e9da 8900 	ldrd	r8, r9, [sl]
 800e098:	4602      	mov	r2, r0
 800e09a:	460b      	mov	r3, r1
 800e09c:	4640      	mov	r0, r8
 800e09e:	4649      	mov	r1, r9
 800e0a0:	f7f2 fd3c 	bl	8000b1c <__aeabi_dcmplt>
 800e0a4:	b120      	cbz	r0, 800e0b0 <__ieee754_sqrt+0x198>
 800e0a6:	1cab      	adds	r3, r5, #2
 800e0a8:	bf08      	it	eq
 800e0aa:	3601      	addeq	r6, #1
 800e0ac:	3502      	adds	r5, #2
 800e0ae:	e7e2      	b.n	800e076 <__ieee754_sqrt+0x15e>
 800e0b0:	1c6b      	adds	r3, r5, #1
 800e0b2:	f023 0501 	bic.w	r5, r3, #1
 800e0b6:	e7de      	b.n	800e076 <__ieee754_sqrt+0x15e>
 800e0b8:	7ff00000 	.word	0x7ff00000
 800e0bc:	0800e800 	.word	0x0800e800
 800e0c0:	0800e7f8 	.word	0x0800e7f8

0800e0c4 <_init>:
 800e0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0c6:	bf00      	nop
 800e0c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0ca:	bc08      	pop	{r3}
 800e0cc:	469e      	mov	lr, r3
 800e0ce:	4770      	bx	lr

0800e0d0 <_fini>:
 800e0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0d2:	bf00      	nop
 800e0d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e0d6:	bc08      	pop	{r3}
 800e0d8:	469e      	mov	lr, r3
 800e0da:	4770      	bx	lr
