

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_93_1_loop_for_ap_3'
================================================================
* Date:           Fri Jun  7 16:44:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.617 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    26904|    26904|  0.135 ms|  0.135 ms|  26904|  26904|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_93_1_loop_for_ap_3  |    26902|    26902|        44|         21|          1|  1280|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 21, depth = 44


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 1
  Pipeline-0 : II = 21, D = 44, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [Conv.cpp:95->CNN.cpp:39]   --->   Operation 47 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 48 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 49 'alloca' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %Weights, void @empty_5, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten48"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln93 = store i4 0, i4 %n" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 52 'store' 'store_ln93' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln95 = store i8 0, i8 %y" [Conv.cpp:95->CNN.cpp:39]   --->   Operation 53 'store' 'store_ln95' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i150"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i11 %indvar_flatten48" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 55 'load' 'indvar_flatten48_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%icmp_ln93 = icmp_eq  i11 %indvar_flatten48_load, i11 1280" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 56 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%add_ln93 = add i11 %indvar_flatten48_load, i11 1" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 57 'add' 'add_ln93' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc45.i192, void %if.end.i.i.i.i195.preheader.exitStub" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 58 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%y_load = load i8 %y" [Conv.cpp:95->CNN.cpp:39]   --->   Operation 59 'load' 'y_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%n_load = load i4 %n" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 60 'load' 'n_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.76ns)   --->   "%icmp_ln95 = icmp_eq  i8 %y_load, i8 160" [Conv.cpp:95->CNN.cpp:39]   --->   Operation 61 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.39ns)   --->   "%select_ln93 = select i1 %icmp_ln95, i8 0, i8 %y_load" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 62 'select' 'select_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.79ns)   --->   "%add_ln93_1 = add i4 %n_load, i4 1" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 63 'add' 'add_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i8 %select_ln93" [Conv.cpp:95->CNN.cpp:39]   --->   Operation 64 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%OutPadConv3_addr = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln95_1" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 65 'getelementptr' 'OutPadConv3_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%OutPadConv3_load = load i11 %OutPadConv3_addr" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 66 'load' 'OutPadConv3_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_1 : Operation 67 [1/1] (0.76ns)   --->   "%add_ln101_1 = add i8 %select_ln93, i8 1" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 67 'add' 'add_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i8 %add_ln101_1" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 68 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_1 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_1" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 69 'getelementptr' 'OutPadConv3_addr_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%OutPadConv3_load_1 = load i11 %OutPadConv3_addr_1" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 70 'load' 'OutPadConv3_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln93 = store i11 %add_ln93, i11 %indvar_flatten48" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 71 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln95 = store i8 %add_ln101_1, i8 %y" [Conv.cpp:95->CNN.cpp:39]   --->   Operation 72 'store' 'store_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 73 [1/1] (0.39ns)   --->   "%select_ln93_1 = select i1 %icmp_ln95, i4 %add_ln93_1, i4 %n_load" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 73 'select' 'select_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty = trunc i4 %select_ln93_1" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 74 'trunc' 'empty' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %empty, i5 0" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 75 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_shl23_cast = zext i8 %p_shl" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 76 'zext' 'p_shl23_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%p_shl12 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 77 'bitconcatenate' 'p_shl12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl24_cast = zext i6 %p_shl12" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 78 'zext' 'p_shl24_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.76ns)   --->   "%empty_155 = add i9 %p_shl23_cast, i9 %p_shl24_cast" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 79 'add' 'empty_155' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast95 = zext i9 %empty_155" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 80 'zext' 'p_cast95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.78ns)   --->   "%add_ln101 = add i10 %p_cast95, i10 276" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 81 'add' 'add_ln101' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i10 %add_ln101" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 82 'zext' 'zext_ln101' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%Weights_addr_49 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 83 'getelementptr' 'Weights_addr_49' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (1.23ns)   --->   "%Weights_load_49 = load i14 %Weights_addr_49" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 84 'load' 'Weights_load_49' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 85 [1/2] (1.23ns)   --->   "%OutPadConv3_load = load i11 %OutPadConv3_addr" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 85 'load' 'OutPadConv3_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_2 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln101_2 = add i10 %p_cast95, i10 277" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 86 'add' 'add_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln101_2 = zext i10 %add_ln101_2" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 87 'zext' 'zext_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%Weights_addr_50 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_2" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 88 'getelementptr' 'Weights_addr_50' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 89 [2/2] (1.23ns)   --->   "%Weights_load_50 = load i14 %Weights_addr_50" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 89 'load' 'Weights_load_50' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_2 : Operation 90 [1/2] (1.23ns)   --->   "%OutPadConv3_load_1 = load i11 %OutPadConv3_addr_1" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 90 'load' 'OutPadConv3_load_1' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_2 : Operation 91 [1/1] (0.76ns)   --->   "%add_ln101_4 = add i8 %select_ln93, i8 2" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 91 'add' 'add_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i8 %add_ln101_4" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 92 'zext' 'zext_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_2 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_3" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 93 'getelementptr' 'OutPadConv3_addr_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (1.23ns)   --->   "%OutPadConv3_load_2 = load i11 %OutPadConv3_addr_2" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 94 'load' 'OutPadConv3_load_2' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_2 : Operation 95 [1/1] (0.76ns)   --->   "%add_ln101_7 = add i8 %select_ln93, i8 3" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 95 'add' 'add_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln101_5 = zext i8 %add_ln101_7" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 96 'zext' 'zext_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_3 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_5" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 97 'getelementptr' 'OutPadConv3_addr_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (1.23ns)   --->   "%OutPadConv3_load_3 = load i11 %OutPadConv3_addr_3" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 98 'load' 'OutPadConv3_load_3' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_2 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln93 = store i4 %select_ln93_1, i4 %n" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 99 'store' 'store_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl13 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %empty, i7 0" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 100 'bitconcatenate' 'p_shl13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i10 %p_shl13" [Conv.cpp:95->CNN.cpp:39]   --->   Operation 101 'zext' 'zext_ln95' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln95_4 = zext i8 %select_ln93" [Conv.cpp:95->CNN.cpp:39]   --->   Operation 102 'zext' 'zext_ln95_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 103 [1/2] (1.23ns)   --->   "%Weights_load_49 = load i14 %Weights_addr_49" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 103 'load' 'Weights_load_49' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i16 %Weights_load_49" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 104 'sext' 'sext_ln101' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln101_1 = sext i16 %OutPadConv3_load" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 105 'sext' 'sext_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (2.38ns)   --->   "%mul_ln101 = mul i24 %sext_ln101_1, i24 %sext_ln101" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 106 'mul' 'mul_ln101' <Predicate = (!icmp_ln93)> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%Weights_load_50 = load i14 %Weights_addr_50" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 107 'load' 'Weights_load_50' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln101_2 = sext i16 %Weights_load_50" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 108 'sext' 'sext_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln101_3 = sext i16 %OutPadConv3_load_1" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 109 'sext' 'sext_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 110 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_3)   --->   "%mul_ln101_1 = mul i24 %sext_ln101_3, i24 %sext_ln101_2" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 110 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln101, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 111 'partselect' 'tmp_s' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.78ns)   --->   "%add_ln101_5 = add i10 %p_cast95, i10 278" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 112 'add' 'add_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i10 %add_ln101_5" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 113 'zext' 'zext_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%Weights_addr_51 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_4" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 114 'getelementptr' 'Weights_addr_51' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 115 [2/2] (1.23ns)   --->   "%Weights_load_51 = load i14 %Weights_addr_51" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 115 'load' 'Weights_load_51' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 116 [1/2] (1.23ns)   --->   "%OutPadConv3_load_2 = load i11 %OutPadConv3_addr_2" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 116 'load' 'OutPadConv3_load_2' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_3 : Operation 117 [1/1] (0.78ns)   --->   "%add_ln101_8 = add i10 %p_cast95, i10 279" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 117 'add' 'add_ln101_8' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln101_6 = zext i10 %add_ln101_8" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 118 'zext' 'zext_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%Weights_addr_52 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_6" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 119 'getelementptr' 'Weights_addr_52' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 120 [2/2] (1.23ns)   --->   "%Weights_load_52 = load i14 %Weights_addr_52" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 120 'load' 'Weights_load_52' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_3 : Operation 121 [1/2] (1.23ns)   --->   "%OutPadConv3_load_3 = load i11 %OutPadConv3_addr_3" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 121 'load' 'OutPadConv3_load_3' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_3 : Operation 122 [1/1] (0.76ns)   --->   "%add_ln101_10 = add i8 %select_ln93, i8 4" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 122 'add' 'add_ln101_10' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln101_7 = zext i8 %add_ln101_10" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 123 'zext' 'zext_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_4 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_7" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 124 'getelementptr' 'OutPadConv3_addr_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (1.23ns)   --->   "%OutPadConv3_load_4 = load i11 %OutPadConv3_addr_4" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 125 'load' 'OutPadConv3_load_4' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_3 : Operation 126 [1/1] (0.77ns)   --->   "%add_ln101_13 = add i9 %zext_ln95_4, i9 164" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 126 'add' 'add_ln101_13' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln101_9 = zext i9 %add_ln101_13" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 127 'zext' 'zext_ln101_9' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_5 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_9" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 128 'getelementptr' 'OutPadConv3_addr_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 129 [2/2] (1.23ns)   --->   "%OutPadConv3_load_5 = load i11 %OutPadConv3_addr_5" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 129 'load' 'OutPadConv3_load_5' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_3 : Operation 130 [1/1] (0.76ns)   --->   "%add_ln103_3 = add i9 %p_shl23_cast, i9 %zext_ln95_4" [Conv.cpp:103->CNN.cpp:39]   --->   Operation 130 'add' 'add_ln103_3' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i9 %add_ln103_3" [Conv.cpp:103->CNN.cpp:39]   --->   Operation 131 'zext' 'zext_ln103' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.78ns)   --->   "%add_ln103_1 = add i11 %zext_ln103, i11 %zext_ln95" [Conv.cpp:103->CNN.cpp:39]   --->   Operation 132 'add' 'add_ln103_1' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.23>
ST_4 : Operation 133 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_3)   --->   "%mul_ln101_1 = mul i24 %sext_ln101_3, i24 %sext_ln101_2" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 133 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/2] (1.23ns)   --->   "%Weights_load_51 = load i14 %Weights_addr_51" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 134 'load' 'Weights_load_51' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln101_4 = sext i16 %Weights_load_51" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 135 'sext' 'sext_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln101_5 = sext i16 %OutPadConv3_load_2" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 136 'sext' 'sext_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 137 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_6)   --->   "%mul_ln101_2 = mul i24 %sext_ln101_5, i24 %sext_ln101_4" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 137 'mul' 'mul_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 138 [1/2] (1.23ns)   --->   "%Weights_load_52 = load i14 %Weights_addr_52" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 138 'load' 'Weights_load_52' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 139 [1/1] (0.78ns)   --->   "%add_ln101_11 = add i10 %p_cast95, i10 280" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 139 'add' 'add_ln101_11' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln101_8 = zext i10 %add_ln101_11" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 140 'zext' 'zext_ln101_8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%Weights_addr = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_8" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 141 'getelementptr' 'Weights_addr' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 142 [2/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 142 'load' 'Weights_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 143 [1/2] (1.23ns)   --->   "%OutPadConv3_load_4 = load i11 %OutPadConv3_addr_4" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 143 'load' 'OutPadConv3_load_4' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_4 : Operation 144 [1/1] (0.78ns)   --->   "%add_ln101_14 = add i10 %p_cast95, i10 281" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 144 'add' 'add_ln101_14' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln101_10 = zext i10 %add_ln101_14" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 145 'zext' 'zext_ln101_10' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%Weights_addr_53 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_10" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 146 'getelementptr' 'Weights_addr_53' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (1.23ns)   --->   "%Weights_load_53 = load i14 %Weights_addr_53" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 147 'load' 'Weights_load_53' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_4 : Operation 148 [1/2] (1.23ns)   --->   "%OutPadConv3_load_5 = load i11 %OutPadConv3_addr_5" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 148 'load' 'OutPadConv3_load_5' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_4 : Operation 149 [1/1] (0.77ns)   --->   "%add_ln101_16 = add i9 %zext_ln95_4, i9 165" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 149 'add' 'add_ln101_16' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln101_12 = zext i9 %add_ln101_16" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 150 'zext' 'zext_ln101_12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_6 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_12" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 151 'getelementptr' 'OutPadConv3_addr_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 152 [2/2] (1.23ns)   --->   "%OutPadConv3_load_6 = load i11 %OutPadConv3_addr_6" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 152 'load' 'OutPadConv3_load_6' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_4 : Operation 153 [1/1] (0.77ns)   --->   "%add_ln101_19 = add i9 %zext_ln95_4, i9 166" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 153 'add' 'add_ln101_19' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln101_15 = zext i9 %add_ln101_19" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 154 'zext' 'zext_ln101_15' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_7 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_15" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 155 'getelementptr' 'OutPadConv3_addr_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_4 : Operation 156 [2/2] (1.23ns)   --->   "%OutPadConv3_load_7 = load i11 %OutPadConv3_addr_7" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 156 'load' 'OutPadConv3_load_7' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 5 <SV = 4> <Delay = 2.02>
ST_5 : Operation 157 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_3)   --->   "%mul_ln101_1 = mul i24 %sext_ln101_3, i24 %sext_ln101_2" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 157 'mul' 'mul_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 158 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 159 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_3 = add i24 %shl_ln3, i24 %mul_ln101_1" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 159 'add' 'add_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 160 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_6)   --->   "%mul_ln101_2 = mul i24 %sext_ln101_5, i24 %sext_ln101_4" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 160 'mul' 'mul_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln101_6 = sext i16 %Weights_load_52" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 161 'sext' 'sext_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln101_7 = sext i16 %OutPadConv3_load_3" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 162 'sext' 'sext_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 163 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_9)   --->   "%mul_ln101_3 = mul i24 %sext_ln101_7, i24 %sext_ln101_6" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 163 'mul' 'mul_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 164 [1/2] (1.23ns)   --->   "%Weights_load = load i14 %Weights_addr" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 164 'load' 'Weights_load' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 165 [1/2] (1.23ns)   --->   "%Weights_load_53 = load i14 %Weights_addr_53" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 165 'load' 'Weights_load_53' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_17)   --->   "%or_ln101 = or i9 %empty_155, i9 6" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 166 'or' 'or_ln101' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_17)   --->   "%zext_ln101_11 = zext i9 %or_ln101" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 167 'zext' 'zext_ln101_11' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln101_17 = add i10 %zext_ln101_11, i10 276" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 168 'add' 'add_ln101_17' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln101_13 = zext i10 %add_ln101_17" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 169 'zext' 'zext_ln101_13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%Weights_addr_54 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_13" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 170 'getelementptr' 'Weights_addr_54' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 171 [2/2] (1.23ns)   --->   "%Weights_load_54 = load i14 %Weights_addr_54" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 171 'load' 'Weights_load_54' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 172 [1/2] (1.23ns)   --->   "%OutPadConv3_load_6 = load i11 %OutPadConv3_addr_6" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 172 'load' 'OutPadConv3_load_6' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_20)   --->   "%or_ln101_1 = or i9 %empty_155, i9 7" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 173 'or' 'or_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln101_20)   --->   "%zext_ln101_14 = zext i9 %or_ln101_1" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 174 'zext' 'zext_ln101_14' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln101_20 = add i10 %zext_ln101_14, i10 276" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 175 'add' 'add_ln101_20' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln101_16 = zext i10 %add_ln101_20" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 176 'zext' 'zext_ln101_16' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%Weights_addr_55 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_16" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 177 'getelementptr' 'Weights_addr_55' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 178 [2/2] (1.23ns)   --->   "%Weights_load_55 = load i14 %Weights_addr_55" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 178 'load' 'Weights_load_55' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_5 : Operation 179 [1/2] (1.23ns)   --->   "%OutPadConv3_load_7 = load i11 %OutPadConv3_addr_7" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 179 'load' 'OutPadConv3_load_7' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_5 : Operation 180 [1/1] (0.77ns)   --->   "%add_ln101_22 = add i9 %zext_ln95_4, i9 167" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 180 'add' 'add_ln101_22' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln101_17 = zext i9 %add_ln101_22" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 181 'zext' 'zext_ln101_17' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_8 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_17" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 182 'getelementptr' 'OutPadConv3_addr_8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 183 [2/2] (1.23ns)   --->   "%OutPadConv3_load_8 = load i11 %OutPadConv3_addr_8" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 183 'load' 'OutPadConv3_load_8' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_5 : Operation 184 [1/1] (0.77ns)   --->   "%add_ln101_25 = add i9 %zext_ln95_4, i9 168" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 184 'add' 'add_ln101_25' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln101_19 = zext i9 %add_ln101_25" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 185 'zext' 'zext_ln101_19' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_9 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_19" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 186 'getelementptr' 'OutPadConv3_addr_9' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_5 : Operation 187 [2/2] (1.23ns)   --->   "%OutPadConv3_load_9 = load i11 %OutPadConv3_addr_9" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 187 'load' 'OutPadConv3_load_9' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 6 <SV = 5> <Delay = 2.02>
ST_6 : Operation 188 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_3 = add i24 %shl_ln3, i24 %mul_ln101_1" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 188 'add' 'add_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 189 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_6)   --->   "%mul_ln101_2 = mul i24 %sext_ln101_5, i24 %sext_ln101_4" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 189 'mul' 'mul_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_3, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 190 'partselect' 'tmp_49' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln101_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_49, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 191 'bitconcatenate' 'shl_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 192 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_6 = add i24 %shl_ln101_1, i24 %mul_ln101_2" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 192 'add' 'add_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 193 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_9)   --->   "%mul_ln101_3 = mul i24 %sext_ln101_7, i24 %sext_ln101_6" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 193 'mul' 'mul_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln101_8 = sext i16 %Weights_load" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 194 'sext' 'sext_ln101_8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln101_9 = sext i16 %OutPadConv3_load_4" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 195 'sext' 'sext_ln101_9' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 196 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_12)   --->   "%mul_ln101_4 = mul i24 %sext_ln101_9, i24 %sext_ln101_8" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 196 'mul' 'mul_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 197 [1/2] (1.23ns)   --->   "%Weights_load_54 = load i14 %Weights_addr_54" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 197 'load' 'Weights_load_54' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 198 [1/2] (1.23ns)   --->   "%Weights_load_55 = load i14 %Weights_addr_55" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 198 'load' 'Weights_load_55' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 199 [1/1] (0.78ns)   --->   "%add_ln101_23 = add i10 %p_cast95, i10 284" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 199 'add' 'add_ln101_23' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln101_18 = zext i10 %add_ln101_23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 200 'zext' 'zext_ln101_18' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%Weights_addr_56 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_18" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 201 'getelementptr' 'Weights_addr_56' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 202 [2/2] (1.23ns)   --->   "%Weights_load_56 = load i14 %Weights_addr_56" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 202 'load' 'Weights_load_56' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 203 [1/2] (1.23ns)   --->   "%OutPadConv3_load_8 = load i11 %OutPadConv3_addr_8" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 203 'load' 'OutPadConv3_load_8' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_6 : Operation 204 [1/1] (0.78ns)   --->   "%add_ln101_26 = add i10 %p_cast95, i10 285" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 204 'add' 'add_ln101_26' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln101_20 = zext i10 %add_ln101_26" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 205 'zext' 'zext_ln101_20' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%Weights_addr_57 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_20" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 206 'getelementptr' 'Weights_addr_57' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 207 [2/2] (1.23ns)   --->   "%Weights_load_57 = load i14 %Weights_addr_57" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 207 'load' 'Weights_load_57' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_6 : Operation 208 [1/2] (1.23ns)   --->   "%OutPadConv3_load_9 = load i11 %OutPadConv3_addr_9" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 208 'load' 'OutPadConv3_load_9' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_6 : Operation 209 [1/1] (0.77ns)   --->   "%add_ln101_28 = add i9 %zext_ln95_4, i9 328" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 209 'add' 'add_ln101_28' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln101_21 = zext i9 %add_ln101_28" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 210 'zext' 'zext_ln101_21' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_10 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_21" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 211 'getelementptr' 'OutPadConv3_addr_10' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 212 [2/2] (1.23ns)   --->   "%OutPadConv3_load_10 = load i11 %OutPadConv3_addr_10" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 212 'load' 'OutPadConv3_load_10' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_6 : Operation 213 [1/1] (0.77ns)   --->   "%add_ln101_31 = add i9 %zext_ln95_4, i9 329" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 213 'add' 'add_ln101_31' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln101_23 = zext i9 %add_ln101_31" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 214 'zext' 'zext_ln101_23' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_11 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 215 'getelementptr' 'OutPadConv3_addr_11' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 216 [2/2] (1.23ns)   --->   "%OutPadConv3_load_11 = load i11 %OutPadConv3_addr_11" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 216 'load' 'OutPadConv3_load_11' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 7 <SV = 6> <Delay = 2.02>
ST_7 : Operation 217 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_6 = add i24 %shl_ln101_1, i24 %mul_ln101_2" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 217 'add' 'add_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_9)   --->   "%mul_ln101_3 = mul i24 %sext_ln101_7, i24 %sext_ln101_6" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 218 'mul' 'mul_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_6, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 219 'partselect' 'tmp_50' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln101_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_50, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 220 'bitconcatenate' 'shl_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 221 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_9 = add i24 %shl_ln101_2, i24 %mul_ln101_3" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 221 'add' 'add_ln101_9' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 222 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_12)   --->   "%mul_ln101_4 = mul i24 %sext_ln101_9, i24 %sext_ln101_8" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 222 'mul' 'mul_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln101_10 = sext i16 %Weights_load_53" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 223 'sext' 'sext_ln101_10' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln101_11 = sext i16 %OutPadConv3_load_5" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 224 'sext' 'sext_ln101_11' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 225 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_15)   --->   "%mul_ln101_5 = mul i24 %sext_ln101_11, i24 %sext_ln101_10" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 225 'mul' 'mul_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 226 [1/2] (1.23ns)   --->   "%Weights_load_56 = load i14 %Weights_addr_56" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 226 'load' 'Weights_load_56' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 227 [1/2] (1.23ns)   --->   "%Weights_load_57 = load i14 %Weights_addr_57" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 227 'load' 'Weights_load_57' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 228 [1/1] (0.78ns)   --->   "%add_ln101_29 = add i10 %p_cast95, i10 286" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 228 'add' 'add_ln101_29' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln101_22 = zext i10 %add_ln101_29" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 229 'zext' 'zext_ln101_22' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%Weights_addr_58 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_22" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 230 'getelementptr' 'Weights_addr_58' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 231 [2/2] (1.23ns)   --->   "%Weights_load_58 = load i14 %Weights_addr_58" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 231 'load' 'Weights_load_58' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 232 [1/2] (1.23ns)   --->   "%OutPadConv3_load_10 = load i11 %OutPadConv3_addr_10" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 232 'load' 'OutPadConv3_load_10' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_7 : Operation 233 [1/1] (0.78ns)   --->   "%add_ln101_32 = add i10 %p_cast95, i10 287" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 233 'add' 'add_ln101_32' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln101_24 = zext i10 %add_ln101_32" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 234 'zext' 'zext_ln101_24' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%Weights_addr_59 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_24" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 235 'getelementptr' 'Weights_addr_59' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 236 [2/2] (1.23ns)   --->   "%Weights_load_59 = load i14 %Weights_addr_59" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 236 'load' 'Weights_load_59' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_7 : Operation 237 [1/2] (1.23ns)   --->   "%OutPadConv3_load_11 = load i11 %OutPadConv3_addr_11" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 237 'load' 'OutPadConv3_load_11' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_7 : Operation 238 [1/1] (0.77ns)   --->   "%add_ln101_34 = add i9 %zext_ln95_4, i9 330" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 238 'add' 'add_ln101_34' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln101_25 = zext i9 %add_ln101_34" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 239 'zext' 'zext_ln101_25' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_12 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_25" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 240 'getelementptr' 'OutPadConv3_addr_12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 241 [2/2] (1.23ns)   --->   "%OutPadConv3_load_12 = load i11 %OutPadConv3_addr_12" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 241 'load' 'OutPadConv3_load_12' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_7 : Operation 242 [1/1] (0.77ns)   --->   "%add_ln101_37 = add i9 %zext_ln95_4, i9 331" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 242 'add' 'add_ln101_37' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln101_27 = zext i9 %add_ln101_37" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 243 'zext' 'zext_ln101_27' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_13 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_27" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 244 'getelementptr' 'OutPadConv3_addr_13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_7 : Operation 245 [2/2] (1.23ns)   --->   "%OutPadConv3_load_13 = load i11 %OutPadConv3_addr_13" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 245 'load' 'OutPadConv3_load_13' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 8 <SV = 7> <Delay = 2.02>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i8 %select_ln93" [Conv.cpp:95->CNN.cpp:39]   --->   Operation 246 'zext' 'zext_ln95_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 247 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_9 = add i24 %shl_ln101_2, i24 %mul_ln101_3" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 247 'add' 'add_ln101_9' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 248 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_12)   --->   "%mul_ln101_4 = mul i24 %sext_ln101_9, i24 %sext_ln101_8" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 248 'mul' 'mul_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_9, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 249 'partselect' 'tmp_51' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%shl_ln101_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_51, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 250 'bitconcatenate' 'shl_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 251 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_12 = add i24 %shl_ln101_3, i24 %mul_ln101_4" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 251 'add' 'add_ln101_12' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 252 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_15)   --->   "%mul_ln101_5 = mul i24 %sext_ln101_11, i24 %sext_ln101_10" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 252 'mul' 'mul_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln101_12 = sext i16 %Weights_load_54" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 253 'sext' 'sext_ln101_12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln101_13 = sext i16 %OutPadConv3_load_6" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 254 'sext' 'sext_ln101_13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 255 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_18)   --->   "%mul_ln101_6 = mul i24 %sext_ln101_13, i24 %sext_ln101_12" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 255 'mul' 'mul_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 256 [1/2] (1.23ns)   --->   "%Weights_load_58 = load i14 %Weights_addr_58" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 256 'load' 'Weights_load_58' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 257 [1/2] (1.23ns)   --->   "%Weights_load_59 = load i14 %Weights_addr_59" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 257 'load' 'Weights_load_59' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 258 [1/1] (0.78ns)   --->   "%add_ln101_35 = add i10 %p_cast95, i10 288" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 258 'add' 'add_ln101_35' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln101_26 = zext i10 %add_ln101_35" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 259 'zext' 'zext_ln101_26' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%Weights_addr_60 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_26" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 260 'getelementptr' 'Weights_addr_60' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 261 [2/2] (1.23ns)   --->   "%Weights_load_60 = load i14 %Weights_addr_60" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 261 'load' 'Weights_load_60' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 262 [1/2] (1.23ns)   --->   "%OutPadConv3_load_12 = load i11 %OutPadConv3_addr_12" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 262 'load' 'OutPadConv3_load_12' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_8 : Operation 263 [1/1] (0.78ns)   --->   "%add_ln101_38 = add i10 %p_cast95, i10 289" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 263 'add' 'add_ln101_38' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln101_28 = zext i10 %add_ln101_38" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 264 'zext' 'zext_ln101_28' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%Weights_addr_61 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_28" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 265 'getelementptr' 'Weights_addr_61' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 266 [2/2] (1.23ns)   --->   "%Weights_load_61 = load i14 %Weights_addr_61" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 266 'load' 'Weights_load_61' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_8 : Operation 267 [1/2] (1.23ns)   --->   "%OutPadConv3_load_13 = load i11 %OutPadConv3_addr_13" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 267 'load' 'OutPadConv3_load_13' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_8 : Operation 268 [1/1] (0.77ns)   --->   "%add_ln101_40 = add i9 %zext_ln95_4, i9 332" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 268 'add' 'add_ln101_40' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln101_29 = zext i9 %add_ln101_40" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 269 'zext' 'zext_ln101_29' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 270 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_14 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_29" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 270 'getelementptr' 'OutPadConv3_addr_14' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 271 [2/2] (1.23ns)   --->   "%OutPadConv3_load_14 = load i11 %OutPadConv3_addr_14" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 271 'load' 'OutPadConv3_load_14' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_8 : Operation 272 [1/1] (0.78ns)   --->   "%add_ln101_43 = add i10 %zext_ln95_3, i10 492" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 272 'add' 'add_ln101_43' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln101_31 = zext i10 %add_ln101_43" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 273 'zext' 'zext_ln101_31' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_15 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_31" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 274 'getelementptr' 'OutPadConv3_addr_15' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_8 : Operation 275 [2/2] (1.23ns)   --->   "%OutPadConv3_load_15 = load i11 %OutPadConv3_addr_15" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 275 'load' 'OutPadConv3_load_15' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 9 <SV = 8> <Delay = 2.02>
ST_9 : Operation 276 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_12 = add i24 %shl_ln101_3, i24 %mul_ln101_4" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 276 'add' 'add_ln101_12' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 277 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_15)   --->   "%mul_ln101_5 = mul i24 %sext_ln101_11, i24 %sext_ln101_10" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 277 'mul' 'mul_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_12, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 278 'partselect' 'tmp_52' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%shl_ln101_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_52, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 279 'bitconcatenate' 'shl_ln101_4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 280 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_15 = add i24 %shl_ln101_4, i24 %mul_ln101_5" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 280 'add' 'add_ln101_15' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 281 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_18)   --->   "%mul_ln101_6 = mul i24 %sext_ln101_13, i24 %sext_ln101_12" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 281 'mul' 'mul_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln101_14 = sext i16 %Weights_load_55" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 282 'sext' 'sext_ln101_14' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln101_15 = sext i16 %OutPadConv3_load_7" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 283 'sext' 'sext_ln101_15' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 284 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_21)   --->   "%mul_ln101_7 = mul i24 %sext_ln101_15, i24 %sext_ln101_14" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 284 'mul' 'mul_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 285 [1/2] (1.23ns)   --->   "%Weights_load_60 = load i14 %Weights_addr_60" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 285 'load' 'Weights_load_60' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 286 [1/2] (1.23ns)   --->   "%Weights_load_61 = load i14 %Weights_addr_61" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 286 'load' 'Weights_load_61' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 287 [1/1] (0.78ns)   --->   "%add_ln101_41 = add i10 %p_cast95, i10 290" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 287 'add' 'add_ln101_41' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln101_30 = zext i10 %add_ln101_41" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 288 'zext' 'zext_ln101_30' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "%Weights_addr_62 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_30" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 289 'getelementptr' 'Weights_addr_62' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 290 [2/2] (1.23ns)   --->   "%Weights_load_62 = load i14 %Weights_addr_62" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 290 'load' 'Weights_load_62' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 291 [1/2] (1.23ns)   --->   "%OutPadConv3_load_14 = load i11 %OutPadConv3_addr_14" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 291 'load' 'OutPadConv3_load_14' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_9 : Operation 292 [1/1] (0.78ns)   --->   "%add_ln101_44 = add i10 %p_cast95, i10 291" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 292 'add' 'add_ln101_44' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln101_32 = zext i10 %add_ln101_44" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 293 'zext' 'zext_ln101_32' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%Weights_addr_63 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_32" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 294 'getelementptr' 'Weights_addr_63' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 295 [2/2] (1.23ns)   --->   "%Weights_load_63 = load i14 %Weights_addr_63" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 295 'load' 'Weights_load_63' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_9 : Operation 296 [1/2] (1.23ns)   --->   "%OutPadConv3_load_15 = load i11 %OutPadConv3_addr_15" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 296 'load' 'OutPadConv3_load_15' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_9 : Operation 297 [1/1] (0.78ns)   --->   "%add_ln101_46 = add i10 %zext_ln95_3, i10 493" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 297 'add' 'add_ln101_46' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln101_33 = zext i10 %add_ln101_46" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 298 'zext' 'zext_ln101_33' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_16 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_33" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 299 'getelementptr' 'OutPadConv3_addr_16' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 300 [2/2] (1.23ns)   --->   "%OutPadConv3_load_16 = load i11 %OutPadConv3_addr_16" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 300 'load' 'OutPadConv3_load_16' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_9 : Operation 301 [1/1] (0.78ns)   --->   "%add_ln101_49 = add i10 %zext_ln95_3, i10 494" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 301 'add' 'add_ln101_49' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln101_35 = zext i10 %add_ln101_49" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 302 'zext' 'zext_ln101_35' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_17 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_35" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 303 'getelementptr' 'OutPadConv3_addr_17' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_9 : Operation 304 [2/2] (1.23ns)   --->   "%OutPadConv3_load_17 = load i11 %OutPadConv3_addr_17" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 304 'load' 'OutPadConv3_load_17' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 10 <SV = 9> <Delay = 2.02>
ST_10 : Operation 305 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_15 = add i24 %shl_ln101_4, i24 %mul_ln101_5" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 305 'add' 'add_ln101_15' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 306 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_18)   --->   "%mul_ln101_6 = mul i24 %sext_ln101_13, i24 %sext_ln101_12" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 306 'mul' 'mul_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_15, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 307 'partselect' 'tmp_53' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%shl_ln101_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_53, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 308 'bitconcatenate' 'shl_ln101_5' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 309 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_18 = add i24 %shl_ln101_5, i24 %mul_ln101_6" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 309 'add' 'add_ln101_18' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 310 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_21)   --->   "%mul_ln101_7 = mul i24 %sext_ln101_15, i24 %sext_ln101_14" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 310 'mul' 'mul_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln101_16 = sext i16 %Weights_load_56" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 311 'sext' 'sext_ln101_16' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln101_17 = sext i16 %OutPadConv3_load_8" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 312 'sext' 'sext_ln101_17' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 313 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_24)   --->   "%mul_ln101_8 = mul i24 %sext_ln101_17, i24 %sext_ln101_16" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 313 'mul' 'mul_ln101_8' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 314 [1/2] (1.23ns)   --->   "%Weights_load_62 = load i14 %Weights_addr_62" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 314 'load' 'Weights_load_62' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 315 [1/2] (1.23ns)   --->   "%Weights_load_63 = load i14 %Weights_addr_63" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 315 'load' 'Weights_load_63' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 316 [1/1] (0.78ns)   --->   "%add_ln101_47 = add i10 %p_cast95, i10 292" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 316 'add' 'add_ln101_47' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln101_34 = zext i10 %add_ln101_47" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 317 'zext' 'zext_ln101_34' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%Weights_addr_64 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_34" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 318 'getelementptr' 'Weights_addr_64' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 319 [2/2] (1.23ns)   --->   "%Weights_load_64 = load i14 %Weights_addr_64" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 319 'load' 'Weights_load_64' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 320 [1/2] (1.23ns)   --->   "%OutPadConv3_load_16 = load i11 %OutPadConv3_addr_16" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 320 'load' 'OutPadConv3_load_16' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_10 : Operation 321 [1/1] (0.78ns)   --->   "%add_ln101_50 = add i10 %p_cast95, i10 293" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 321 'add' 'add_ln101_50' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln101_36 = zext i10 %add_ln101_50" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 322 'zext' 'zext_ln101_36' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%Weights_addr_65 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_36" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 323 'getelementptr' 'Weights_addr_65' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 324 [2/2] (1.23ns)   --->   "%Weights_load_65 = load i14 %Weights_addr_65" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 324 'load' 'Weights_load_65' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_10 : Operation 325 [1/2] (1.23ns)   --->   "%OutPadConv3_load_17 = load i11 %OutPadConv3_addr_17" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 325 'load' 'OutPadConv3_load_17' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_10 : Operation 326 [1/1] (0.78ns)   --->   "%add_ln101_52 = add i10 %zext_ln95_3, i10 495" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 326 'add' 'add_ln101_52' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln101_37 = zext i10 %add_ln101_52" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 327 'zext' 'zext_ln101_37' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_18 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_37" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 328 'getelementptr' 'OutPadConv3_addr_18' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 329 [2/2] (1.23ns)   --->   "%OutPadConv3_load_18 = load i11 %OutPadConv3_addr_18" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 329 'load' 'OutPadConv3_load_18' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_10 : Operation 330 [1/1] (0.78ns)   --->   "%add_ln101_55 = add i10 %zext_ln95_3, i10 496" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 330 'add' 'add_ln101_55' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln101_39 = zext i10 %add_ln101_55" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 331 'zext' 'zext_ln101_39' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_19 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_39" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 332 'getelementptr' 'OutPadConv3_addr_19' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_10 : Operation 333 [2/2] (1.23ns)   --->   "%OutPadConv3_load_19 = load i11 %OutPadConv3_addr_19" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 333 'load' 'OutPadConv3_load_19' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 11 <SV = 10> <Delay = 2.02>
ST_11 : Operation 334 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_18 = add i24 %shl_ln101_5, i24 %mul_ln101_6" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 334 'add' 'add_ln101_18' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 335 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_21)   --->   "%mul_ln101_7 = mul i24 %sext_ln101_15, i24 %sext_ln101_14" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 335 'mul' 'mul_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_18, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 336 'partselect' 'tmp_54' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln101_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_54, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 337 'bitconcatenate' 'shl_ln101_6' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 338 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_21 = add i24 %shl_ln101_6, i24 %mul_ln101_7" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 338 'add' 'add_ln101_21' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 339 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_24)   --->   "%mul_ln101_8 = mul i24 %sext_ln101_17, i24 %sext_ln101_16" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 339 'mul' 'mul_ln101_8' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln101_18 = sext i16 %Weights_load_57" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 340 'sext' 'sext_ln101_18' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln101_19 = sext i16 %OutPadConv3_load_9" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 341 'sext' 'sext_ln101_19' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 342 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_27)   --->   "%mul_ln101_9 = mul i24 %sext_ln101_19, i24 %sext_ln101_18" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 342 'mul' 'mul_ln101_9' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 343 [1/2] (1.23ns)   --->   "%Weights_load_64 = load i14 %Weights_addr_64" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 343 'load' 'Weights_load_64' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 344 [1/2] (1.23ns)   --->   "%Weights_load_65 = load i14 %Weights_addr_65" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 344 'load' 'Weights_load_65' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 345 [1/1] (0.78ns)   --->   "%add_ln101_53 = add i10 %p_cast95, i10 294" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 345 'add' 'add_ln101_53' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln101_38 = zext i10 %add_ln101_53" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 346 'zext' 'zext_ln101_38' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%Weights_addr_66 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_38" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 347 'getelementptr' 'Weights_addr_66' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 348 [2/2] (1.23ns)   --->   "%Weights_load_66 = load i14 %Weights_addr_66" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 348 'load' 'Weights_load_66' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 349 [1/2] (1.23ns)   --->   "%OutPadConv3_load_18 = load i11 %OutPadConv3_addr_18" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 349 'load' 'OutPadConv3_load_18' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_11 : Operation 350 [1/1] (0.78ns)   --->   "%add_ln101_56 = add i10 %p_cast95, i10 295" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 350 'add' 'add_ln101_56' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln101_40 = zext i10 %add_ln101_56" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 351 'zext' 'zext_ln101_40' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (0.00ns)   --->   "%Weights_addr_67 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_40" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 352 'getelementptr' 'Weights_addr_67' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 353 [2/2] (1.23ns)   --->   "%Weights_load_67 = load i14 %Weights_addr_67" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 353 'load' 'Weights_load_67' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_11 : Operation 354 [1/2] (1.23ns)   --->   "%OutPadConv3_load_19 = load i11 %OutPadConv3_addr_19" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 354 'load' 'OutPadConv3_load_19' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_11 : Operation 355 [1/1] (0.78ns)   --->   "%add_ln101_58 = add i10 %zext_ln95_3, i10 656" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 355 'add' 'add_ln101_58' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln101_41 = zext i10 %add_ln101_58" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 356 'zext' 'zext_ln101_41' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 357 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_20 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_41" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 357 'getelementptr' 'OutPadConv3_addr_20' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 358 [2/2] (1.23ns)   --->   "%OutPadConv3_load_20 = load i11 %OutPadConv3_addr_20" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 358 'load' 'OutPadConv3_load_20' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_11 : Operation 359 [1/1] (0.78ns)   --->   "%add_ln101_61 = add i10 %zext_ln95_3, i10 657" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 359 'add' 'add_ln101_61' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln101_43 = zext i10 %add_ln101_61" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 360 'zext' 'zext_ln101_43' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 361 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_21 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_43" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 361 'getelementptr' 'OutPadConv3_addr_21' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_11 : Operation 362 [2/2] (1.23ns)   --->   "%OutPadConv3_load_21 = load i11 %OutPadConv3_addr_21" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 362 'load' 'OutPadConv3_load_21' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 12 <SV = 11> <Delay = 2.02>
ST_12 : Operation 363 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_21 = add i24 %shl_ln101_6, i24 %mul_ln101_7" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 363 'add' 'add_ln101_21' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 364 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_24)   --->   "%mul_ln101_8 = mul i24 %sext_ln101_17, i24 %sext_ln101_16" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 364 'mul' 'mul_ln101_8' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_21, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 365 'partselect' 'tmp_55' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%shl_ln101_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_55, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 366 'bitconcatenate' 'shl_ln101_7' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 367 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_24 = add i24 %shl_ln101_7, i24 %mul_ln101_8" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 367 'add' 'add_ln101_24' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 368 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_27)   --->   "%mul_ln101_9 = mul i24 %sext_ln101_19, i24 %sext_ln101_18" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 368 'mul' 'mul_ln101_9' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln101_20 = sext i16 %Weights_load_58" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 369 'sext' 'sext_ln101_20' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln101_21 = sext i16 %OutPadConv3_load_10" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 370 'sext' 'sext_ln101_21' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 371 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_30)   --->   "%mul_ln101_10 = mul i24 %sext_ln101_21, i24 %sext_ln101_20" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 371 'mul' 'mul_ln101_10' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 372 [1/2] (1.23ns)   --->   "%Weights_load_66 = load i14 %Weights_addr_66" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 372 'load' 'Weights_load_66' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 373 [1/2] (1.23ns)   --->   "%Weights_load_67 = load i14 %Weights_addr_67" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 373 'load' 'Weights_load_67' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 374 [1/1] (0.78ns)   --->   "%add_ln101_59 = add i10 %p_cast95, i10 296" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 374 'add' 'add_ln101_59' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln101_42 = zext i10 %add_ln101_59" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 375 'zext' 'zext_ln101_42' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%Weights_addr_68 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_42" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 376 'getelementptr' 'Weights_addr_68' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 377 [2/2] (1.23ns)   --->   "%Weights_load_68 = load i14 %Weights_addr_68" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 377 'load' 'Weights_load_68' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 378 [1/2] (1.23ns)   --->   "%OutPadConv3_load_20 = load i11 %OutPadConv3_addr_20" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 378 'load' 'OutPadConv3_load_20' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_12 : Operation 379 [1/1] (0.78ns)   --->   "%add_ln101_62 = add i10 %p_cast95, i10 297" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 379 'add' 'add_ln101_62' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln101_44 = zext i10 %add_ln101_62" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 380 'zext' 'zext_ln101_44' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%Weights_addr_69 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_44" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 381 'getelementptr' 'Weights_addr_69' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 382 [2/2] (1.23ns)   --->   "%Weights_load_69 = load i14 %Weights_addr_69" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 382 'load' 'Weights_load_69' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_12 : Operation 383 [1/2] (1.23ns)   --->   "%OutPadConv3_load_21 = load i11 %OutPadConv3_addr_21" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 383 'load' 'OutPadConv3_load_21' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_12 : Operation 384 [1/1] (0.78ns)   --->   "%add_ln101_64 = add i10 %zext_ln95_3, i10 658" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 384 'add' 'add_ln101_64' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln101_45 = zext i10 %add_ln101_64" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 385 'zext' 'zext_ln101_45' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 386 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_22 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_45" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 386 'getelementptr' 'OutPadConv3_addr_22' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 387 [2/2] (1.23ns)   --->   "%OutPadConv3_load_22 = load i11 %OutPadConv3_addr_22" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 387 'load' 'OutPadConv3_load_22' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_12 : Operation 388 [1/1] (0.78ns)   --->   "%add_ln101_67 = add i10 %zext_ln95_3, i10 659" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 388 'add' 'add_ln101_67' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln101_47 = zext i10 %add_ln101_67" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 389 'zext' 'zext_ln101_47' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_23 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_47" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 390 'getelementptr' 'OutPadConv3_addr_23' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_12 : Operation 391 [2/2] (1.23ns)   --->   "%OutPadConv3_load_23 = load i11 %OutPadConv3_addr_23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 391 'load' 'OutPadConv3_load_23' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 13 <SV = 12> <Delay = 2.02>
ST_13 : Operation 392 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_24 = add i24 %shl_ln101_7, i24 %mul_ln101_8" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 392 'add' 'add_ln101_24' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 393 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_27)   --->   "%mul_ln101_9 = mul i24 %sext_ln101_19, i24 %sext_ln101_18" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 393 'mul' 'mul_ln101_9' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_24, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 394 'partselect' 'tmp_56' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln101_8 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_56, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 395 'bitconcatenate' 'shl_ln101_8' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 396 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_27 = add i24 %shl_ln101_8, i24 %mul_ln101_9" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 396 'add' 'add_ln101_27' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 397 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_30)   --->   "%mul_ln101_10 = mul i24 %sext_ln101_21, i24 %sext_ln101_20" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 397 'mul' 'mul_ln101_10' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 398 [1/1] (0.00ns)   --->   "%sext_ln101_22 = sext i16 %Weights_load_59" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 398 'sext' 'sext_ln101_22' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln101_23 = sext i16 %OutPadConv3_load_11" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 399 'sext' 'sext_ln101_23' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 400 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_33)   --->   "%mul_ln101_11 = mul i24 %sext_ln101_23, i24 %sext_ln101_22" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 400 'mul' 'mul_ln101_11' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 401 [1/2] (1.23ns)   --->   "%Weights_load_68 = load i14 %Weights_addr_68" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 401 'load' 'Weights_load_68' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 402 [1/2] (1.23ns)   --->   "%Weights_load_69 = load i14 %Weights_addr_69" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 402 'load' 'Weights_load_69' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 403 [1/1] (0.78ns)   --->   "%add_ln101_65 = add i10 %p_cast95, i10 298" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 403 'add' 'add_ln101_65' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln101_46 = zext i10 %add_ln101_65" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 404 'zext' 'zext_ln101_46' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%Weights_addr_70 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_46" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 405 'getelementptr' 'Weights_addr_70' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 406 [2/2] (1.23ns)   --->   "%Weights_load_70 = load i14 %Weights_addr_70" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 406 'load' 'Weights_load_70' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 407 [1/2] (1.23ns)   --->   "%OutPadConv3_load_22 = load i11 %OutPadConv3_addr_22" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 407 'load' 'OutPadConv3_load_22' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_13 : Operation 408 [1/1] (0.78ns)   --->   "%add_ln101_68 = add i10 %p_cast95, i10 299" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 408 'add' 'add_ln101_68' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln101_48 = zext i10 %add_ln101_68" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 409 'zext' 'zext_ln101_48' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%Weights_addr_71 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_48" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 410 'getelementptr' 'Weights_addr_71' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 411 [2/2] (1.23ns)   --->   "%Weights_load_71 = load i14 %Weights_addr_71" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 411 'load' 'Weights_load_71' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_13 : Operation 412 [1/2] (1.23ns)   --->   "%OutPadConv3_load_23 = load i11 %OutPadConv3_addr_23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 412 'load' 'OutPadConv3_load_23' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_13 : Operation 413 [1/1] (0.78ns)   --->   "%add_ln101_70 = add i10 %zext_ln95_3, i10 660" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 413 'add' 'add_ln101_70' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln101_49 = zext i10 %add_ln101_70" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 414 'zext' 'zext_ln101_49' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_24 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_49" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 415 'getelementptr' 'OutPadConv3_addr_24' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 416 [2/2] (1.23ns)   --->   "%OutPadConv3_load_24 = load i11 %OutPadConv3_addr_24" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 416 'load' 'OutPadConv3_load_24' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_13 : Operation 417 [1/1] (0.77ns)   --->   "%add_ln101_73 = add i9 %zext_ln95_4, i9 308" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 417 'add' 'add_ln101_73' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln101_50 = sext i9 %add_ln101_73" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 418 'sext' 'sext_ln101_50' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln101_51 = zext i10 %sext_ln101_50" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 419 'zext' 'zext_ln101_51' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 420 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_25 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_51" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 420 'getelementptr' 'OutPadConv3_addr_25' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_13 : Operation 421 [2/2] (1.23ns)   --->   "%OutPadConv3_load_25 = load i11 %OutPadConv3_addr_25" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 421 'load' 'OutPadConv3_load_25' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 14 <SV = 13> <Delay = 2.02>
ST_14 : Operation 422 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_27 = add i24 %shl_ln101_8, i24 %mul_ln101_9" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 422 'add' 'add_ln101_27' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 423 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_30)   --->   "%mul_ln101_10 = mul i24 %sext_ln101_21, i24 %sext_ln101_20" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 423 'mul' 'mul_ln101_10' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_27, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 424 'partselect' 'tmp_57' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 425 [1/1] (0.00ns)   --->   "%shl_ln101_9 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_57, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 425 'bitconcatenate' 'shl_ln101_9' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 426 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_30 = add i24 %shl_ln101_9, i24 %mul_ln101_10" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 426 'add' 'add_ln101_30' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 427 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_33)   --->   "%mul_ln101_11 = mul i24 %sext_ln101_23, i24 %sext_ln101_22" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 427 'mul' 'mul_ln101_11' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%sext_ln101_24 = sext i16 %Weights_load_60" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 428 'sext' 'sext_ln101_24' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln101_25 = sext i16 %OutPadConv3_load_12" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 429 'sext' 'sext_ln101_25' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 430 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_36)   --->   "%mul_ln101_12 = mul i24 %sext_ln101_25, i24 %sext_ln101_24" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 430 'mul' 'mul_ln101_12' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 431 [1/2] (1.23ns)   --->   "%Weights_load_70 = load i14 %Weights_addr_70" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 431 'load' 'Weights_load_70' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_14 : Operation 432 [1/2] (1.23ns)   --->   "%Weights_load_71 = load i14 %Weights_addr_71" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 432 'load' 'Weights_load_71' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_14 : Operation 433 [1/1] (0.78ns)   --->   "%add_ln101_71 = add i10 %p_cast95, i10 300" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 433 'add' 'add_ln101_71' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln101_50 = zext i10 %add_ln101_71" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 434 'zext' 'zext_ln101_50' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%Weights_addr_72 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_50" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 435 'getelementptr' 'Weights_addr_72' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 436 [2/2] (1.23ns)   --->   "%Weights_load_72 = load i14 %Weights_addr_72" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 436 'load' 'Weights_load_72' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_14 : Operation 437 [1/2] (1.23ns)   --->   "%OutPadConv3_load_24 = load i11 %OutPadConv3_addr_24" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 437 'load' 'OutPadConv3_load_24' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_14 : Operation 438 [1/1] (0.78ns)   --->   "%add_ln101_74 = add i10 %p_cast95, i10 301" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 438 'add' 'add_ln101_74' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln101_52 = zext i10 %add_ln101_74" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 439 'zext' 'zext_ln101_52' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 440 [1/1] (0.00ns)   --->   "%Weights_addr_73 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_52" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 440 'getelementptr' 'Weights_addr_73' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 441 [2/2] (1.23ns)   --->   "%Weights_load_73 = load i14 %Weights_addr_73" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 441 'load' 'Weights_load_73' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_14 : Operation 442 [1/2] (1.23ns)   --->   "%OutPadConv3_load_25 = load i11 %OutPadConv3_addr_25" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 442 'load' 'OutPadConv3_load_25' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_14 : Operation 443 [1/1] (0.77ns)   --->   "%add_ln101_76 = add i9 %zext_ln95_4, i9 309" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 443 'add' 'add_ln101_76' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln101_53 = sext i9 %add_ln101_76" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 444 'sext' 'sext_ln101_53' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln101_53 = zext i10 %sext_ln101_53" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 445 'zext' 'zext_ln101_53' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 446 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_26 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_53" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 446 'getelementptr' 'OutPadConv3_addr_26' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 447 [2/2] (1.23ns)   --->   "%OutPadConv3_load_26 = load i11 %OutPadConv3_addr_26" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 447 'load' 'OutPadConv3_load_26' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_14 : Operation 448 [1/1] (0.77ns)   --->   "%add_ln101_79 = add i9 %zext_ln95_4, i9 310" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 448 'add' 'add_ln101_79' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln101_56 = sext i9 %add_ln101_79" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 449 'sext' 'sext_ln101_56' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln101_55 = zext i10 %sext_ln101_56" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 450 'zext' 'zext_ln101_55' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 451 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_27 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_55" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 451 'getelementptr' 'OutPadConv3_addr_27' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_14 : Operation 452 [2/2] (1.23ns)   --->   "%OutPadConv3_load_27 = load i11 %OutPadConv3_addr_27" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 452 'load' 'OutPadConv3_load_27' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 15 <SV = 14> <Delay = 2.02>
ST_15 : Operation 453 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_30 = add i24 %shl_ln101_9, i24 %mul_ln101_10" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 453 'add' 'add_ln101_30' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 454 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_33)   --->   "%mul_ln101_11 = mul i24 %sext_ln101_23, i24 %sext_ln101_22" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 454 'mul' 'mul_ln101_11' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_30, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 455 'partselect' 'tmp_58' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 456 [1/1] (0.00ns)   --->   "%shl_ln101_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_58, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 456 'bitconcatenate' 'shl_ln101_s' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 457 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_33 = add i24 %shl_ln101_s, i24 %mul_ln101_11" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 457 'add' 'add_ln101_33' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 458 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_36)   --->   "%mul_ln101_12 = mul i24 %sext_ln101_25, i24 %sext_ln101_24" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 458 'mul' 'mul_ln101_12' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln101_26 = sext i16 %Weights_load_61" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 459 'sext' 'sext_ln101_26' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln101_27 = sext i16 %OutPadConv3_load_13" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 460 'sext' 'sext_ln101_27' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 461 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_39)   --->   "%mul_ln101_13 = mul i24 %sext_ln101_27, i24 %sext_ln101_26" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 461 'mul' 'mul_ln101_13' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 462 [1/2] (1.23ns)   --->   "%Weights_load_72 = load i14 %Weights_addr_72" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 462 'load' 'Weights_load_72' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_15 : Operation 463 [1/2] (1.23ns)   --->   "%Weights_load_73 = load i14 %Weights_addr_73" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 463 'load' 'Weights_load_73' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_15 : Operation 464 [1/1] (0.78ns)   --->   "%add_ln101_77 = add i10 %p_cast95, i10 302" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 464 'add' 'add_ln101_77' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln101_54 = zext i10 %add_ln101_77" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 465 'zext' 'zext_ln101_54' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 466 [1/1] (0.00ns)   --->   "%Weights_addr_74 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_54" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 466 'getelementptr' 'Weights_addr_74' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 467 [2/2] (1.23ns)   --->   "%Weights_load_74 = load i14 %Weights_addr_74" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 467 'load' 'Weights_load_74' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_15 : Operation 468 [1/2] (1.23ns)   --->   "%OutPadConv3_load_26 = load i11 %OutPadConv3_addr_26" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 468 'load' 'OutPadConv3_load_26' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_15 : Operation 469 [1/1] (0.78ns)   --->   "%add_ln101_80 = add i10 %p_cast95, i10 303" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 469 'add' 'add_ln101_80' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln101_56 = zext i10 %add_ln101_80" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 470 'zext' 'zext_ln101_56' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 471 [1/1] (0.00ns)   --->   "%Weights_addr_75 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_56" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 471 'getelementptr' 'Weights_addr_75' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 472 [2/2] (1.23ns)   --->   "%Weights_load_75 = load i14 %Weights_addr_75" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 472 'load' 'Weights_load_75' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_15 : Operation 473 [1/2] (1.23ns)   --->   "%OutPadConv3_load_27 = load i11 %OutPadConv3_addr_27" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 473 'load' 'OutPadConv3_load_27' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_15 : Operation 474 [1/1] (0.77ns)   --->   "%add_ln101_82 = add i9 %zext_ln95_4, i9 311" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 474 'add' 'add_ln101_82' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln101_59 = sext i9 %add_ln101_82" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 475 'sext' 'sext_ln101_59' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln101_57 = zext i10 %sext_ln101_59" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 476 'zext' 'zext_ln101_57' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 477 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_28 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_57" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 477 'getelementptr' 'OutPadConv3_addr_28' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 478 [2/2] (1.23ns)   --->   "%OutPadConv3_load_28 = load i11 %OutPadConv3_addr_28" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 478 'load' 'OutPadConv3_load_28' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_15 : Operation 479 [1/1] (0.77ns)   --->   "%add_ln101_85 = add i9 %zext_ln95_4, i9 312" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 479 'add' 'add_ln101_85' <Predicate = (!icmp_ln93)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln101_62 = sext i9 %add_ln101_85" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 480 'sext' 'sext_ln101_62' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln101_59 = zext i10 %sext_ln101_62" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 481 'zext' 'zext_ln101_59' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_29 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_59" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 482 'getelementptr' 'OutPadConv3_addr_29' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_15 : Operation 483 [2/2] (1.23ns)   --->   "%OutPadConv3_load_29 = load i11 %OutPadConv3_addr_29" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 483 'load' 'OutPadConv3_load_29' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 16 <SV = 15> <Delay = 2.03>
ST_16 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i8 %select_ln93" [Conv.cpp:95->CNN.cpp:39]   --->   Operation 484 'zext' 'zext_ln95_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 485 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_33 = add i24 %shl_ln101_s, i24 %mul_ln101_11" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 485 'add' 'add_ln101_33' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 486 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_36)   --->   "%mul_ln101_12 = mul i24 %sext_ln101_25, i24 %sext_ln101_24" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 486 'mul' 'mul_ln101_12' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_33, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 487 'partselect' 'tmp_59' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 488 [1/1] (0.00ns)   --->   "%shl_ln101_10 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_59, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 488 'bitconcatenate' 'shl_ln101_10' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 489 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_36 = add i24 %shl_ln101_10, i24 %mul_ln101_12" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 489 'add' 'add_ln101_36' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 490 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_39)   --->   "%mul_ln101_13 = mul i24 %sext_ln101_27, i24 %sext_ln101_26" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 490 'mul' 'mul_ln101_13' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln101_28 = sext i16 %Weights_load_62" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 491 'sext' 'sext_ln101_28' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln101_29 = sext i16 %OutPadConv3_load_14" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 492 'sext' 'sext_ln101_29' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 493 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_42)   --->   "%mul_ln101_14 = mul i24 %sext_ln101_29, i24 %sext_ln101_28" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 493 'mul' 'mul_ln101_14' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 494 [1/2] (1.23ns)   --->   "%Weights_load_74 = load i14 %Weights_addr_74" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 494 'load' 'Weights_load_74' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_16 : Operation 495 [1/2] (1.23ns)   --->   "%Weights_load_75 = load i14 %Weights_addr_75" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 495 'load' 'Weights_load_75' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_16 : Operation 496 [1/1] (0.78ns)   --->   "%add_ln101_83 = add i10 %p_cast95, i10 304" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 496 'add' 'add_ln101_83' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 497 [1/1] (0.00ns)   --->   "%zext_ln101_58 = zext i10 %add_ln101_83" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 497 'zext' 'zext_ln101_58' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 498 [1/1] (0.00ns)   --->   "%Weights_addr_76 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_58" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 498 'getelementptr' 'Weights_addr_76' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 499 [2/2] (1.23ns)   --->   "%Weights_load_76 = load i14 %Weights_addr_76" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 499 'load' 'Weights_load_76' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_16 : Operation 500 [1/2] (1.23ns)   --->   "%OutPadConv3_load_28 = load i11 %OutPadConv3_addr_28" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 500 'load' 'OutPadConv3_load_28' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_16 : Operation 501 [1/1] (0.78ns)   --->   "%add_ln101_86 = add i10 %p_cast95, i10 305" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 501 'add' 'add_ln101_86' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln101_60 = zext i10 %add_ln101_86" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 502 'zext' 'zext_ln101_60' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 503 [1/1] (0.00ns)   --->   "%Weights_addr_77 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_60" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 503 'getelementptr' 'Weights_addr_77' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 504 [2/2] (1.23ns)   --->   "%Weights_load_77 = load i14 %Weights_addr_77" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 504 'load' 'Weights_load_77' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_16 : Operation 505 [1/2] (1.23ns)   --->   "%OutPadConv3_load_29 = load i11 %OutPadConv3_addr_29" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 505 'load' 'OutPadConv3_load_29' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_16 : Operation 506 [1/1] (0.79ns)   --->   "%add_ln101_88 = add i11 %zext_ln95_2, i11 984" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 506 'add' 'add_ln101_88' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln101_61 = zext i11 %add_ln101_88" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 507 'zext' 'zext_ln101_61' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 508 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_30 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_61" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 508 'getelementptr' 'OutPadConv3_addr_30' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 509 [2/2] (1.23ns)   --->   "%OutPadConv3_load_30 = load i11 %OutPadConv3_addr_30" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 509 'load' 'OutPadConv3_load_30' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_16 : Operation 510 [1/1] (0.79ns)   --->   "%add_ln101_91 = add i11 %zext_ln95_2, i11 985" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 510 'add' 'add_ln101_91' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln101_63 = zext i11 %add_ln101_91" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 511 'zext' 'zext_ln101_63' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 512 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_31 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_63" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 512 'getelementptr' 'OutPadConv3_addr_31' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_16 : Operation 513 [2/2] (1.23ns)   --->   "%OutPadConv3_load_31 = load i11 %OutPadConv3_addr_31" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 513 'load' 'OutPadConv3_load_31' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 17 <SV = 16> <Delay = 2.03>
ST_17 : Operation 514 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_36 = add i24 %shl_ln101_10, i24 %mul_ln101_12" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 514 'add' 'add_ln101_36' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 515 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_39)   --->   "%mul_ln101_13 = mul i24 %sext_ln101_27, i24 %sext_ln101_26" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 515 'mul' 'mul_ln101_13' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_36, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 516 'partselect' 'tmp_60' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 517 [1/1] (0.00ns)   --->   "%shl_ln101_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_60, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 517 'bitconcatenate' 'shl_ln101_11' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 518 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_39 = add i24 %shl_ln101_11, i24 %mul_ln101_13" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 518 'add' 'add_ln101_39' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 519 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_42)   --->   "%mul_ln101_14 = mul i24 %sext_ln101_29, i24 %sext_ln101_28" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 519 'mul' 'mul_ln101_14' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln101_30 = sext i16 %Weights_load_63" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 520 'sext' 'sext_ln101_30' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln101_31 = sext i16 %OutPadConv3_load_15" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 521 'sext' 'sext_ln101_31' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 522 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_45)   --->   "%mul_ln101_15 = mul i24 %sext_ln101_31, i24 %sext_ln101_30" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 522 'mul' 'mul_ln101_15' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 523 [1/2] (1.23ns)   --->   "%Weights_load_76 = load i14 %Weights_addr_76" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 523 'load' 'Weights_load_76' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_17 : Operation 524 [1/2] (1.23ns)   --->   "%Weights_load_77 = load i14 %Weights_addr_77" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 524 'load' 'Weights_load_77' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_17 : Operation 525 [1/1] (0.78ns)   --->   "%add_ln101_89 = add i10 %p_cast95, i10 306" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 525 'add' 'add_ln101_89' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln101_62 = zext i10 %add_ln101_89" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 526 'zext' 'zext_ln101_62' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 527 [1/1] (0.00ns)   --->   "%Weights_addr_78 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_62" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 527 'getelementptr' 'Weights_addr_78' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 528 [2/2] (1.23ns)   --->   "%Weights_load_78 = load i14 %Weights_addr_78" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 528 'load' 'Weights_load_78' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_17 : Operation 529 [1/2] (1.23ns)   --->   "%OutPadConv3_load_30 = load i11 %OutPadConv3_addr_30" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 529 'load' 'OutPadConv3_load_30' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_17 : Operation 530 [1/1] (0.78ns)   --->   "%add_ln101_92 = add i10 %p_cast95, i10 307" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 530 'add' 'add_ln101_92' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln101_64 = zext i10 %add_ln101_92" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 531 'zext' 'zext_ln101_64' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 532 [1/1] (0.00ns)   --->   "%Weights_addr_79 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_64" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 532 'getelementptr' 'Weights_addr_79' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 533 [2/2] (1.23ns)   --->   "%Weights_load_79 = load i14 %Weights_addr_79" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 533 'load' 'Weights_load_79' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_17 : Operation 534 [1/2] (1.23ns)   --->   "%OutPadConv3_load_31 = load i11 %OutPadConv3_addr_31" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 534 'load' 'OutPadConv3_load_31' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_17 : Operation 535 [1/1] (0.79ns)   --->   "%add_ln101_94 = add i11 %zext_ln95_2, i11 986" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 535 'add' 'add_ln101_94' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln101_65 = zext i11 %add_ln101_94" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 536 'zext' 'zext_ln101_65' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 537 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_32 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_65" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 537 'getelementptr' 'OutPadConv3_addr_32' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 538 [2/2] (1.23ns)   --->   "%OutPadConv3_load_32 = load i11 %OutPadConv3_addr_32" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 538 'load' 'OutPadConv3_load_32' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_17 : Operation 539 [1/1] (0.79ns)   --->   "%add_ln101_97 = add i11 %zext_ln95_2, i11 987" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 539 'add' 'add_ln101_97' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln101_67 = zext i11 %add_ln101_97" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 540 'zext' 'zext_ln101_67' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 541 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_33 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_67" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 541 'getelementptr' 'OutPadConv3_addr_33' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_17 : Operation 542 [2/2] (1.23ns)   --->   "%OutPadConv3_load_33 = load i11 %OutPadConv3_addr_33" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 542 'load' 'OutPadConv3_load_33' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 18 <SV = 17> <Delay = 2.03>
ST_18 : Operation 543 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_39 = add i24 %shl_ln101_11, i24 %mul_ln101_13" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 543 'add' 'add_ln101_39' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 544 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_42)   --->   "%mul_ln101_14 = mul i24 %sext_ln101_29, i24 %sext_ln101_28" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 544 'mul' 'mul_ln101_14' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_39, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 545 'partselect' 'tmp_61' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 546 [1/1] (0.00ns)   --->   "%shl_ln101_12 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_61, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 546 'bitconcatenate' 'shl_ln101_12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 547 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_42 = add i24 %shl_ln101_12, i24 %mul_ln101_14" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 547 'add' 'add_ln101_42' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 548 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_45)   --->   "%mul_ln101_15 = mul i24 %sext_ln101_31, i24 %sext_ln101_30" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 548 'mul' 'mul_ln101_15' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 549 [1/1] (0.00ns)   --->   "%sext_ln101_32 = sext i16 %Weights_load_64" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 549 'sext' 'sext_ln101_32' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln101_33 = sext i16 %OutPadConv3_load_16" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 550 'sext' 'sext_ln101_33' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 551 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_48)   --->   "%mul_ln101_16 = mul i24 %sext_ln101_33, i24 %sext_ln101_32" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 551 'mul' 'mul_ln101_16' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 552 [1/2] (1.23ns)   --->   "%Weights_load_78 = load i14 %Weights_addr_78" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 552 'load' 'Weights_load_78' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_18 : Operation 553 [1/2] (1.23ns)   --->   "%Weights_load_79 = load i14 %Weights_addr_79" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 553 'load' 'Weights_load_79' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_18 : Operation 554 [1/1] (0.78ns)   --->   "%add_ln101_95 = add i10 %p_cast95, i10 308" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 554 'add' 'add_ln101_95' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 555 [1/1] (0.00ns)   --->   "%zext_ln101_66 = zext i10 %add_ln101_95" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 555 'zext' 'zext_ln101_66' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 556 [1/1] (0.00ns)   --->   "%Weights_addr_80 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_66" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 556 'getelementptr' 'Weights_addr_80' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 557 [2/2] (1.23ns)   --->   "%Weights_load_80 = load i14 %Weights_addr_80" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 557 'load' 'Weights_load_80' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_18 : Operation 558 [1/2] (1.23ns)   --->   "%OutPadConv3_load_32 = load i11 %OutPadConv3_addr_32" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 558 'load' 'OutPadConv3_load_32' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_18 : Operation 559 [1/1] (0.78ns)   --->   "%add_ln101_98 = add i10 %p_cast95, i10 309" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 559 'add' 'add_ln101_98' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln101_68 = zext i10 %add_ln101_98" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 560 'zext' 'zext_ln101_68' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 561 [1/1] (0.00ns)   --->   "%Weights_addr_81 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_68" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 561 'getelementptr' 'Weights_addr_81' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 562 [2/2] (1.23ns)   --->   "%Weights_load_81 = load i14 %Weights_addr_81" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 562 'load' 'Weights_load_81' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_18 : Operation 563 [1/2] (1.23ns)   --->   "%OutPadConv3_load_33 = load i11 %OutPadConv3_addr_33" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 563 'load' 'OutPadConv3_load_33' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_18 : Operation 564 [1/1] (0.79ns)   --->   "%add_ln101_100 = add i11 %zext_ln95_2, i11 988" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 564 'add' 'add_ln101_100' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln101_69 = zext i11 %add_ln101_100" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 565 'zext' 'zext_ln101_69' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 566 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_34 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_69" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 566 'getelementptr' 'OutPadConv3_addr_34' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 567 [2/2] (1.23ns)   --->   "%OutPadConv3_load_34 = load i11 %OutPadConv3_addr_34" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 567 'load' 'OutPadConv3_load_34' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_18 : Operation 568 [1/1] (0.79ns)   --->   "%add_ln101_103 = add i11 %zext_ln95_2, i11 1148" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 568 'add' 'add_ln101_103' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln101_71 = zext i11 %add_ln101_103" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 569 'zext' 'zext_ln101_71' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 570 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_35 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_71" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 570 'getelementptr' 'OutPadConv3_addr_35' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_18 : Operation 571 [2/2] (1.23ns)   --->   "%OutPadConv3_load_35 = load i11 %OutPadConv3_addr_35" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 571 'load' 'OutPadConv3_load_35' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 19 <SV = 18> <Delay = 2.03>
ST_19 : Operation 572 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_42 = add i24 %shl_ln101_12, i24 %mul_ln101_14" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 572 'add' 'add_ln101_42' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 573 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_45)   --->   "%mul_ln101_15 = mul i24 %sext_ln101_31, i24 %sext_ln101_30" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 573 'mul' 'mul_ln101_15' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_42, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 574 'partselect' 'tmp_62' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 575 [1/1] (0.00ns)   --->   "%shl_ln101_13 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_62, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 575 'bitconcatenate' 'shl_ln101_13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 576 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_45 = add i24 %shl_ln101_13, i24 %mul_ln101_15" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 576 'add' 'add_ln101_45' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 577 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_48)   --->   "%mul_ln101_16 = mul i24 %sext_ln101_33, i24 %sext_ln101_32" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 577 'mul' 'mul_ln101_16' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln101_34 = sext i16 %Weights_load_65" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 578 'sext' 'sext_ln101_34' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln101_35 = sext i16 %OutPadConv3_load_17" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 579 'sext' 'sext_ln101_35' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 580 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_51)   --->   "%mul_ln101_17 = mul i24 %sext_ln101_35, i24 %sext_ln101_34" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 580 'mul' 'mul_ln101_17' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 581 [1/2] (1.23ns)   --->   "%Weights_load_80 = load i14 %Weights_addr_80" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 581 'load' 'Weights_load_80' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_19 : Operation 582 [1/2] (1.23ns)   --->   "%Weights_load_81 = load i14 %Weights_addr_81" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 582 'load' 'Weights_load_81' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_19 : Operation 583 [1/1] (0.78ns)   --->   "%add_ln101_101 = add i10 %p_cast95, i10 310" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 583 'add' 'add_ln101_101' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln101_70 = zext i10 %add_ln101_101" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 584 'zext' 'zext_ln101_70' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 585 [1/1] (0.00ns)   --->   "%Weights_addr_82 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_70" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 585 'getelementptr' 'Weights_addr_82' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 586 [2/2] (1.23ns)   --->   "%Weights_load_82 = load i14 %Weights_addr_82" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 586 'load' 'Weights_load_82' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_19 : Operation 587 [1/2] (1.23ns)   --->   "%OutPadConv3_load_34 = load i11 %OutPadConv3_addr_34" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 587 'load' 'OutPadConv3_load_34' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_19 : Operation 588 [1/1] (0.78ns)   --->   "%add_ln101_104 = add i10 %p_cast95, i10 311" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 588 'add' 'add_ln101_104' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln101_72 = zext i10 %add_ln101_104" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 589 'zext' 'zext_ln101_72' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 590 [1/1] (0.00ns)   --->   "%Weights_addr_83 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_72" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 590 'getelementptr' 'Weights_addr_83' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 591 [2/2] (1.23ns)   --->   "%Weights_load_83 = load i14 %Weights_addr_83" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 591 'load' 'Weights_load_83' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_19 : Operation 592 [1/2] (1.23ns)   --->   "%OutPadConv3_load_35 = load i11 %OutPadConv3_addr_35" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 592 'load' 'OutPadConv3_load_35' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_19 : Operation 593 [1/1] (0.79ns)   --->   "%add_ln101_106 = add i11 %zext_ln95_2, i11 1149" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 593 'add' 'add_ln101_106' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln101_73 = zext i11 %add_ln101_106" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 594 'zext' 'zext_ln101_73' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 595 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_36 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_73" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 595 'getelementptr' 'OutPadConv3_addr_36' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 596 [2/2] (1.23ns)   --->   "%OutPadConv3_load_36 = load i11 %OutPadConv3_addr_36" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 596 'load' 'OutPadConv3_load_36' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_19 : Operation 597 [1/1] (0.79ns)   --->   "%add_ln101_109 = add i11 %zext_ln95_2, i11 1150" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 597 'add' 'add_ln101_109' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln101_75 = zext i11 %add_ln101_109" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 598 'zext' 'zext_ln101_75' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_37 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_75" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 599 'getelementptr' 'OutPadConv3_addr_37' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_19 : Operation 600 [2/2] (1.23ns)   --->   "%OutPadConv3_load_37 = load i11 %OutPadConv3_addr_37" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 600 'load' 'OutPadConv3_load_37' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 20 <SV = 19> <Delay = 2.03>
ST_20 : Operation 601 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_45 = add i24 %shl_ln101_13, i24 %mul_ln101_15" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 601 'add' 'add_ln101_45' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 602 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_48)   --->   "%mul_ln101_16 = mul i24 %sext_ln101_33, i24 %sext_ln101_32" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 602 'mul' 'mul_ln101_16' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_45, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 603 'partselect' 'tmp_63' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln101_14 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_63, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 604 'bitconcatenate' 'shl_ln101_14' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 605 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_48 = add i24 %shl_ln101_14, i24 %mul_ln101_16" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 605 'add' 'add_ln101_48' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 606 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_51)   --->   "%mul_ln101_17 = mul i24 %sext_ln101_35, i24 %sext_ln101_34" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 606 'mul' 'mul_ln101_17' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln101_36 = sext i16 %Weights_load_66" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 607 'sext' 'sext_ln101_36' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln101_37 = sext i16 %OutPadConv3_load_18" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 608 'sext' 'sext_ln101_37' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 609 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_54)   --->   "%mul_ln101_18 = mul i24 %sext_ln101_37, i24 %sext_ln101_36" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 609 'mul' 'mul_ln101_18' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 610 [1/2] (1.23ns)   --->   "%Weights_load_82 = load i14 %Weights_addr_82" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 610 'load' 'Weights_load_82' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_20 : Operation 611 [1/2] (1.23ns)   --->   "%Weights_load_83 = load i14 %Weights_addr_83" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 611 'load' 'Weights_load_83' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_20 : Operation 612 [1/1] (0.78ns)   --->   "%add_ln101_107 = add i10 %p_cast95, i10 312" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 612 'add' 'add_ln101_107' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 613 [1/1] (0.00ns)   --->   "%zext_ln101_74 = zext i10 %add_ln101_107" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 613 'zext' 'zext_ln101_74' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 614 [1/1] (0.00ns)   --->   "%Weights_addr_84 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_74" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 614 'getelementptr' 'Weights_addr_84' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 615 [2/2] (1.23ns)   --->   "%Weights_load_84 = load i14 %Weights_addr_84" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 615 'load' 'Weights_load_84' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_20 : Operation 616 [1/2] (1.23ns)   --->   "%OutPadConv3_load_36 = load i11 %OutPadConv3_addr_36" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 616 'load' 'OutPadConv3_load_36' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_20 : Operation 617 [1/1] (0.78ns)   --->   "%add_ln101_110 = add i10 %p_cast95, i10 313" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 617 'add' 'add_ln101_110' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln101_76 = zext i10 %add_ln101_110" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 618 'zext' 'zext_ln101_76' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 619 [1/1] (0.00ns)   --->   "%Weights_addr_85 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_76" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 619 'getelementptr' 'Weights_addr_85' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 620 [2/2] (1.23ns)   --->   "%Weights_load_85 = load i14 %Weights_addr_85" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 620 'load' 'Weights_load_85' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_20 : Operation 621 [1/2] (1.23ns)   --->   "%OutPadConv3_load_37 = load i11 %OutPadConv3_addr_37" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 621 'load' 'OutPadConv3_load_37' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_20 : Operation 622 [1/1] (0.79ns)   --->   "%add_ln101_112 = add i11 %zext_ln95_2, i11 1151" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 622 'add' 'add_ln101_112' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln101_77 = zext i11 %add_ln101_112" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 623 'zext' 'zext_ln101_77' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 624 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_38 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_77" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 624 'getelementptr' 'OutPadConv3_addr_38' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 625 [2/2] (1.23ns)   --->   "%OutPadConv3_load_38 = load i11 %OutPadConv3_addr_38" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 625 'load' 'OutPadConv3_load_38' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_20 : Operation 626 [1/1] (0.79ns)   --->   "%add_ln101_115 = add i11 %zext_ln95_2, i11 1152" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 626 'add' 'add_ln101_115' <Predicate = (!icmp_ln93)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 627 [1/1] (0.00ns)   --->   "%zext_ln101_79 = zext i11 %add_ln101_115" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 627 'zext' 'zext_ln101_79' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 628 [1/1] (0.00ns)   --->   "%OutPadConv3_addr_39 = getelementptr i16 %OutPadConv3, i64 0, i64 %zext_ln101_79" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 628 'getelementptr' 'OutPadConv3_addr_39' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_20 : Operation 629 [2/2] (1.23ns)   --->   "%OutPadConv3_load_39 = load i11 %OutPadConv3_addr_39" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 629 'load' 'OutPadConv3_load_39' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 21 <SV = 20> <Delay = 2.02>
ST_21 : Operation 630 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_48 = add i24 %shl_ln101_14, i24 %mul_ln101_16" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 630 'add' 'add_ln101_48' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 631 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_51)   --->   "%mul_ln101_17 = mul i24 %sext_ln101_35, i24 %sext_ln101_34" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 631 'mul' 'mul_ln101_17' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_48, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 632 'partselect' 'tmp_64' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 633 [1/1] (0.00ns)   --->   "%shl_ln101_15 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_64, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 633 'bitconcatenate' 'shl_ln101_15' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 634 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_51 = add i24 %shl_ln101_15, i24 %mul_ln101_17" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 634 'add' 'add_ln101_51' <Predicate = (!icmp_ln93)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 635 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_54)   --->   "%mul_ln101_18 = mul i24 %sext_ln101_37, i24 %sext_ln101_36" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 635 'mul' 'mul_ln101_18' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln101_38 = sext i16 %Weights_load_67" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 636 'sext' 'sext_ln101_38' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln101_39 = sext i16 %OutPadConv3_load_19" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 637 'sext' 'sext_ln101_39' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 638 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_57)   --->   "%mul_ln101_19 = mul i24 %sext_ln101_39, i24 %sext_ln101_38" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 638 'mul' 'mul_ln101_19' <Predicate = (!icmp_ln93)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 639 [1/2] (1.23ns)   --->   "%Weights_load_84 = load i14 %Weights_addr_84" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 639 'load' 'Weights_load_84' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_21 : Operation 640 [1/2] (1.23ns)   --->   "%Weights_load_85 = load i14 %Weights_addr_85" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 640 'load' 'Weights_load_85' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_21 : Operation 641 [1/1] (0.78ns)   --->   "%add_ln101_113 = add i10 %p_cast95, i10 314" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 641 'add' 'add_ln101_113' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln101_78 = zext i10 %add_ln101_113" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 642 'zext' 'zext_ln101_78' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 643 [1/1] (0.00ns)   --->   "%Weights_addr_86 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_78" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 643 'getelementptr' 'Weights_addr_86' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 644 [2/2] (1.23ns)   --->   "%Weights_load_86 = load i14 %Weights_addr_86" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 644 'load' 'Weights_load_86' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_21 : Operation 645 [1/2] (1.23ns)   --->   "%OutPadConv3_load_38 = load i11 %OutPadConv3_addr_38" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 645 'load' 'OutPadConv3_load_38' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>
ST_21 : Operation 646 [1/1] (0.78ns)   --->   "%add_ln101_116 = add i10 %p_cast95, i10 315" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 646 'add' 'add_ln101_116' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln101_80 = zext i10 %add_ln101_116" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 647 'zext' 'zext_ln101_80' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 648 [1/1] (0.00ns)   --->   "%Weights_addr_87 = getelementptr i16 %Weights, i64 0, i64 %zext_ln101_80" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 648 'getelementptr' 'Weights_addr_87' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_21 : Operation 649 [2/2] (1.23ns)   --->   "%Weights_load_87 = load i14 %Weights_addr_87" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 649 'load' 'Weights_load_87' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_21 : Operation 650 [1/2] (1.23ns)   --->   "%OutPadConv3_load_39 = load i11 %OutPadConv3_addr_39" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 650 'load' 'OutPadConv3_load_39' <Predicate = (!icmp_ln93)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 1312> <RAM>

State 22 <SV = 21> <Delay = 2.02>
ST_22 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i4 %select_ln93_1" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 651 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 652 [1/1] (0.78ns)   --->   "%arrayidx23_sum = add i10 %zext_ln93, i10 596" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 652 'add' 'arrayidx23_sum' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 653 [1/1] (0.00ns)   --->   "%arrayidx23_sum_cast = zext i10 %arrayidx23_sum" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 653 'zext' 'arrayidx23_sum_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 654 [1/1] (0.00ns)   --->   "%Weights_addr_48 = getelementptr i16 %Weights, i64 0, i64 %arrayidx23_sum_cast" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 654 'getelementptr' 'Weights_addr_48' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 655 [2/2] (1.23ns)   --->   "%Weights_load_48 = load i14 %Weights_addr_48" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 655 'load' 'Weights_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_22 : Operation 656 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_51 = add i24 %shl_ln101_15, i24 %mul_ln101_17" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 656 'add' 'add_ln101_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 657 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_54)   --->   "%mul_ln101_18 = mul i24 %sext_ln101_37, i24 %sext_ln101_36" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 657 'mul' 'mul_ln101_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_51, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 658 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 659 [1/1] (0.00ns)   --->   "%shl_ln101_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_65, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 659 'bitconcatenate' 'shl_ln101_16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 660 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_54 = add i24 %shl_ln101_16, i24 %mul_ln101_18" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 660 'add' 'add_ln101_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 661 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_57)   --->   "%mul_ln101_19 = mul i24 %sext_ln101_39, i24 %sext_ln101_38" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 661 'mul' 'mul_ln101_19' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln101_40 = sext i16 %Weights_load_68" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 662 'sext' 'sext_ln101_40' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln101_41 = sext i16 %OutPadConv3_load_20" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 663 'sext' 'sext_ln101_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 664 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_60)   --->   "%mul_ln101_20 = mul i24 %sext_ln101_41, i24 %sext_ln101_40" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 664 'mul' 'mul_ln101_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 665 [1/2] (1.23ns)   --->   "%Weights_load_86 = load i14 %Weights_addr_86" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 665 'load' 'Weights_load_86' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_22 : Operation 666 [1/2] (1.23ns)   --->   "%Weights_load_87 = load i14 %Weights_addr_87" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 666 'load' 'Weights_load_87' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>

State 23 <SV = 22> <Delay = 1.29>
ST_23 : Operation 667 [1/2] (1.23ns)   --->   "%Weights_load_48 = load i14 %Weights_addr_48" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 667 'load' 'Weights_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 11065> <RAM>
ST_23 : Operation 668 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_54 = add i24 %shl_ln101_16, i24 %mul_ln101_18" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 668 'add' 'add_ln101_54' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 669 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_57)   --->   "%mul_ln101_19 = mul i24 %sext_ln101_39, i24 %sext_ln101_38" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 669 'mul' 'mul_ln101_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_54, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 670 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 671 [1/1] (0.00ns)   --->   "%shl_ln101_17 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_66, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 671 'bitconcatenate' 'shl_ln101_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 672 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_57 = add i24 %shl_ln101_17, i24 %mul_ln101_19" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 672 'add' 'add_ln101_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 673 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_60)   --->   "%mul_ln101_20 = mul i24 %sext_ln101_41, i24 %sext_ln101_40" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 673 'mul' 'mul_ln101_20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln101_42 = sext i16 %Weights_load_69" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 674 'sext' 'sext_ln101_42' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln101_43 = sext i16 %OutPadConv3_load_21" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 675 'sext' 'sext_ln101_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 676 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_63)   --->   "%mul_ln101_21 = mul i24 %sext_ln101_43, i24 %sext_ln101_42" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 676 'mul' 'mul_ln101_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 865 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 865 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 1.29>
ST_24 : Operation 677 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_57 = add i24 %shl_ln101_17, i24 %mul_ln101_19" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 677 'add' 'add_ln101_57' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 678 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_60)   --->   "%mul_ln101_20 = mul i24 %sext_ln101_41, i24 %sext_ln101_40" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 678 'mul' 'mul_ln101_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 679 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_57, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 679 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln101_18 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_67, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 680 'bitconcatenate' 'shl_ln101_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 681 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_60 = add i24 %shl_ln101_18, i24 %mul_ln101_20" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 681 'add' 'add_ln101_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 682 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_63)   --->   "%mul_ln101_21 = mul i24 %sext_ln101_43, i24 %sext_ln101_42" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 682 'mul' 'mul_ln101_21' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln101_44 = sext i16 %Weights_load_70" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 683 'sext' 'sext_ln101_44' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln101_45 = sext i16 %OutPadConv3_load_22" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 684 'sext' 'sext_ln101_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 685 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_66)   --->   "%mul_ln101_22 = mul i24 %sext_ln101_45, i24 %sext_ln101_44" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 685 'mul' 'mul_ln101_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 1.29>
ST_25 : Operation 686 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_60 = add i24 %shl_ln101_18, i24 %mul_ln101_20" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 686 'add' 'add_ln101_60' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 687 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_63)   --->   "%mul_ln101_21 = mul i24 %sext_ln101_43, i24 %sext_ln101_42" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 687 'mul' 'mul_ln101_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_60, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 688 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 689 [1/1] (0.00ns)   --->   "%shl_ln101_19 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_68, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 689 'bitconcatenate' 'shl_ln101_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 690 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_63 = add i24 %shl_ln101_19, i24 %mul_ln101_21" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 690 'add' 'add_ln101_63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 691 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_66)   --->   "%mul_ln101_22 = mul i24 %sext_ln101_45, i24 %sext_ln101_44" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 691 'mul' 'mul_ln101_22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln101_46 = sext i16 %Weights_load_71" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 692 'sext' 'sext_ln101_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln101_47 = sext i16 %OutPadConv3_load_23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 693 'sext' 'sext_ln101_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 694 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_69)   --->   "%mul_ln101_23 = mul i24 %sext_ln101_47, i24 %sext_ln101_46" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 694 'mul' 'mul_ln101_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 26 <SV = 25> <Delay = 1.29>
ST_26 : Operation 695 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_63 = add i24 %shl_ln101_19, i24 %mul_ln101_21" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 695 'add' 'add_ln101_63' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 696 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_66)   --->   "%mul_ln101_22 = mul i24 %sext_ln101_45, i24 %sext_ln101_44" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 696 'mul' 'mul_ln101_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_63, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 697 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 698 [1/1] (0.00ns)   --->   "%shl_ln101_20 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_69, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 698 'bitconcatenate' 'shl_ln101_20' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 699 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_66 = add i24 %shl_ln101_20, i24 %mul_ln101_22" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 699 'add' 'add_ln101_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 700 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_69)   --->   "%mul_ln101_23 = mul i24 %sext_ln101_47, i24 %sext_ln101_46" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 700 'mul' 'mul_ln101_23' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln101_48 = sext i16 %Weights_load_72" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 701 'sext' 'sext_ln101_48' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln101_49 = sext i16 %OutPadConv3_load_24" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 702 'sext' 'sext_ln101_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 703 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_72)   --->   "%mul_ln101_24 = mul i24 %sext_ln101_49, i24 %sext_ln101_48" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 703 'mul' 'mul_ln101_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 1.29>
ST_27 : Operation 704 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_66 = add i24 %shl_ln101_20, i24 %mul_ln101_22" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 704 'add' 'add_ln101_66' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 705 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_69)   --->   "%mul_ln101_23 = mul i24 %sext_ln101_47, i24 %sext_ln101_46" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 705 'mul' 'mul_ln101_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_66, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 706 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 707 [1/1] (0.00ns)   --->   "%shl_ln101_21 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_70, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 707 'bitconcatenate' 'shl_ln101_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 708 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_69 = add i24 %shl_ln101_21, i24 %mul_ln101_23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 708 'add' 'add_ln101_69' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 709 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_72)   --->   "%mul_ln101_24 = mul i24 %sext_ln101_49, i24 %sext_ln101_48" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 709 'mul' 'mul_ln101_24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln101_51 = sext i16 %Weights_load_73" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 710 'sext' 'sext_ln101_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln101_52 = sext i16 %OutPadConv3_load_25" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 711 'sext' 'sext_ln101_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 712 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_75)   --->   "%mul_ln101_25 = mul i24 %sext_ln101_52, i24 %sext_ln101_51" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 712 'mul' 'mul_ln101_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 1.29>
ST_28 : Operation 713 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_69 = add i24 %shl_ln101_21, i24 %mul_ln101_23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 713 'add' 'add_ln101_69' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 714 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_72)   --->   "%mul_ln101_24 = mul i24 %sext_ln101_49, i24 %sext_ln101_48" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 714 'mul' 'mul_ln101_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_69, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 715 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 716 [1/1] (0.00ns)   --->   "%shl_ln101_22 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_71, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 716 'bitconcatenate' 'shl_ln101_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 717 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_72 = add i24 %shl_ln101_22, i24 %mul_ln101_24" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 717 'add' 'add_ln101_72' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 718 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_75)   --->   "%mul_ln101_25 = mul i24 %sext_ln101_52, i24 %sext_ln101_51" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 718 'mul' 'mul_ln101_25' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 719 [1/1] (0.00ns)   --->   "%sext_ln101_54 = sext i16 %Weights_load_74" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 719 'sext' 'sext_ln101_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln101_55 = sext i16 %OutPadConv3_load_26" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 720 'sext' 'sext_ln101_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 721 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_78)   --->   "%mul_ln101_26 = mul i24 %sext_ln101_55, i24 %sext_ln101_54" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 721 'mul' 'mul_ln101_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 1.29>
ST_29 : Operation 722 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_72 = add i24 %shl_ln101_22, i24 %mul_ln101_24" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 722 'add' 'add_ln101_72' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 723 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_75)   --->   "%mul_ln101_25 = mul i24 %sext_ln101_52, i24 %sext_ln101_51" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 723 'mul' 'mul_ln101_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_72, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 724 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 725 [1/1] (0.00ns)   --->   "%shl_ln101_23 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_72, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 725 'bitconcatenate' 'shl_ln101_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 726 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_75 = add i24 %shl_ln101_23, i24 %mul_ln101_25" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 726 'add' 'add_ln101_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 727 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_78)   --->   "%mul_ln101_26 = mul i24 %sext_ln101_55, i24 %sext_ln101_54" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 727 'mul' 'mul_ln101_26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln101_57 = sext i16 %Weights_load_75" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 728 'sext' 'sext_ln101_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln101_58 = sext i16 %OutPadConv3_load_27" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 729 'sext' 'sext_ln101_58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 730 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_81)   --->   "%mul_ln101_27 = mul i24 %sext_ln101_58, i24 %sext_ln101_57" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 730 'mul' 'mul_ln101_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 1.29>
ST_30 : Operation 731 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_75 = add i24 %shl_ln101_23, i24 %mul_ln101_25" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 731 'add' 'add_ln101_75' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 732 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_78)   --->   "%mul_ln101_26 = mul i24 %sext_ln101_55, i24 %sext_ln101_54" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 732 'mul' 'mul_ln101_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_75, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 733 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 734 [1/1] (0.00ns)   --->   "%shl_ln101_24 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_73, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 734 'bitconcatenate' 'shl_ln101_24' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 735 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_78 = add i24 %shl_ln101_24, i24 %mul_ln101_26" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 735 'add' 'add_ln101_78' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 736 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_81)   --->   "%mul_ln101_27 = mul i24 %sext_ln101_58, i24 %sext_ln101_57" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 736 'mul' 'mul_ln101_27' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 737 [1/1] (0.00ns)   --->   "%sext_ln101_60 = sext i16 %Weights_load_76" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 737 'sext' 'sext_ln101_60' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln101_61 = sext i16 %OutPadConv3_load_28" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 738 'sext' 'sext_ln101_61' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 739 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_84)   --->   "%mul_ln101_28 = mul i24 %sext_ln101_61, i24 %sext_ln101_60" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 739 'mul' 'mul_ln101_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 1.29>
ST_31 : Operation 740 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_78 = add i24 %shl_ln101_24, i24 %mul_ln101_26" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 740 'add' 'add_ln101_78' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 741 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_81)   --->   "%mul_ln101_27 = mul i24 %sext_ln101_58, i24 %sext_ln101_57" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 741 'mul' 'mul_ln101_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_78, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 742 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 743 [1/1] (0.00ns)   --->   "%shl_ln101_25 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_74, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 743 'bitconcatenate' 'shl_ln101_25' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 744 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_81 = add i24 %shl_ln101_25, i24 %mul_ln101_27" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 744 'add' 'add_ln101_81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 745 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_84)   --->   "%mul_ln101_28 = mul i24 %sext_ln101_61, i24 %sext_ln101_60" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 745 'mul' 'mul_ln101_28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln101_63 = sext i16 %Weights_load_77" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 746 'sext' 'sext_ln101_63' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln101_64 = sext i16 %OutPadConv3_load_29" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 747 'sext' 'sext_ln101_64' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 748 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_87)   --->   "%mul_ln101_29 = mul i24 %sext_ln101_64, i24 %sext_ln101_63" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 748 'mul' 'mul_ln101_29' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 1.29>
ST_32 : Operation 749 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_81 = add i24 %shl_ln101_25, i24 %mul_ln101_27" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 749 'add' 'add_ln101_81' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 750 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_84)   --->   "%mul_ln101_28 = mul i24 %sext_ln101_61, i24 %sext_ln101_60" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 750 'mul' 'mul_ln101_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_81, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 751 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 752 [1/1] (0.00ns)   --->   "%shl_ln101_26 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_75, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 752 'bitconcatenate' 'shl_ln101_26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 753 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_84 = add i24 %shl_ln101_26, i24 %mul_ln101_28" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 753 'add' 'add_ln101_84' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 754 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_87)   --->   "%mul_ln101_29 = mul i24 %sext_ln101_64, i24 %sext_ln101_63" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 754 'mul' 'mul_ln101_29' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln101_65 = sext i16 %Weights_load_78" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 755 'sext' 'sext_ln101_65' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln101_66 = sext i16 %OutPadConv3_load_30" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 756 'sext' 'sext_ln101_66' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 757 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_90)   --->   "%mul_ln101_30 = mul i24 %sext_ln101_66, i24 %sext_ln101_65" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 757 'mul' 'mul_ln101_30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 1.29>
ST_33 : Operation 758 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_84 = add i24 %shl_ln101_26, i24 %mul_ln101_28" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 758 'add' 'add_ln101_84' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 759 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_87)   --->   "%mul_ln101_29 = mul i24 %sext_ln101_64, i24 %sext_ln101_63" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 759 'mul' 'mul_ln101_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_84, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 760 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 761 [1/1] (0.00ns)   --->   "%shl_ln101_27 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_76, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 761 'bitconcatenate' 'shl_ln101_27' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 762 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_87 = add i24 %shl_ln101_27, i24 %mul_ln101_29" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 762 'add' 'add_ln101_87' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 763 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_90)   --->   "%mul_ln101_30 = mul i24 %sext_ln101_66, i24 %sext_ln101_65" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 763 'mul' 'mul_ln101_30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln101_67 = sext i16 %Weights_load_79" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 764 'sext' 'sext_ln101_67' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln101_68 = sext i16 %OutPadConv3_load_31" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 765 'sext' 'sext_ln101_68' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 766 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_93)   --->   "%mul_ln101_31 = mul i24 %sext_ln101_68, i24 %sext_ln101_67" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 766 'mul' 'mul_ln101_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 1.29>
ST_34 : Operation 767 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_87 = add i24 %shl_ln101_27, i24 %mul_ln101_29" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 767 'add' 'add_ln101_87' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 768 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_90)   --->   "%mul_ln101_30 = mul i24 %sext_ln101_66, i24 %sext_ln101_65" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 768 'mul' 'mul_ln101_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_87, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 769 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 770 [1/1] (0.00ns)   --->   "%shl_ln101_28 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_77, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 770 'bitconcatenate' 'shl_ln101_28' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 771 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_90 = add i24 %shl_ln101_28, i24 %mul_ln101_30" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 771 'add' 'add_ln101_90' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 772 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_93)   --->   "%mul_ln101_31 = mul i24 %sext_ln101_68, i24 %sext_ln101_67" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 772 'mul' 'mul_ln101_31' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 773 [1/1] (0.00ns)   --->   "%sext_ln101_69 = sext i16 %Weights_load_80" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 773 'sext' 'sext_ln101_69' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln101_70 = sext i16 %OutPadConv3_load_32" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 774 'sext' 'sext_ln101_70' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 775 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_96)   --->   "%mul_ln101_32 = mul i24 %sext_ln101_70, i24 %sext_ln101_69" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 775 'mul' 'mul_ln101_32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 1.29>
ST_35 : Operation 776 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_90 = add i24 %shl_ln101_28, i24 %mul_ln101_30" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 776 'add' 'add_ln101_90' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 777 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_93)   --->   "%mul_ln101_31 = mul i24 %sext_ln101_68, i24 %sext_ln101_67" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 777 'mul' 'mul_ln101_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_90, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 778 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 779 [1/1] (0.00ns)   --->   "%shl_ln101_29 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_78, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 779 'bitconcatenate' 'shl_ln101_29' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 780 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_93 = add i24 %shl_ln101_29, i24 %mul_ln101_31" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 780 'add' 'add_ln101_93' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 781 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_96)   --->   "%mul_ln101_32 = mul i24 %sext_ln101_70, i24 %sext_ln101_69" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 781 'mul' 'mul_ln101_32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln101_71 = sext i16 %Weights_load_81" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 782 'sext' 'sext_ln101_71' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln101_72 = sext i16 %OutPadConv3_load_33" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 783 'sext' 'sext_ln101_72' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 784 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_99)   --->   "%mul_ln101_33 = mul i24 %sext_ln101_72, i24 %sext_ln101_71" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 784 'mul' 'mul_ln101_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 36 <SV = 35> <Delay = 1.29>
ST_36 : Operation 785 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_93 = add i24 %shl_ln101_29, i24 %mul_ln101_31" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 785 'add' 'add_ln101_93' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 786 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_96)   --->   "%mul_ln101_32 = mul i24 %sext_ln101_70, i24 %sext_ln101_69" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 786 'mul' 'mul_ln101_32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 787 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_93, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 787 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 788 [1/1] (0.00ns)   --->   "%shl_ln101_30 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_79, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 788 'bitconcatenate' 'shl_ln101_30' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 789 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_96 = add i24 %shl_ln101_30, i24 %mul_ln101_32" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 789 'add' 'add_ln101_96' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 790 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_99)   --->   "%mul_ln101_33 = mul i24 %sext_ln101_72, i24 %sext_ln101_71" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 790 'mul' 'mul_ln101_33' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln101_73 = sext i16 %Weights_load_82" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 791 'sext' 'sext_ln101_73' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln101_74 = sext i16 %OutPadConv3_load_34" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 792 'sext' 'sext_ln101_74' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 793 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_102)   --->   "%mul_ln101_34 = mul i24 %sext_ln101_74, i24 %sext_ln101_73" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 793 'mul' 'mul_ln101_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 36> <Delay = 1.29>
ST_37 : Operation 794 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_96 = add i24 %shl_ln101_30, i24 %mul_ln101_32" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 794 'add' 'add_ln101_96' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 795 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_99)   --->   "%mul_ln101_33 = mul i24 %sext_ln101_72, i24 %sext_ln101_71" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 795 'mul' 'mul_ln101_33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_96, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 796 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 797 [1/1] (0.00ns)   --->   "%shl_ln101_31 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_80, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 797 'bitconcatenate' 'shl_ln101_31' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 798 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_99 = add i24 %shl_ln101_31, i24 %mul_ln101_33" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 798 'add' 'add_ln101_99' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 799 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_102)   --->   "%mul_ln101_34 = mul i24 %sext_ln101_74, i24 %sext_ln101_73" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 799 'mul' 'mul_ln101_34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln101_75 = sext i16 %Weights_load_83" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 800 'sext' 'sext_ln101_75' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln101_76 = sext i16 %OutPadConv3_load_35" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 801 'sext' 'sext_ln101_76' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 802 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_105)   --->   "%mul_ln101_35 = mul i24 %sext_ln101_76, i24 %sext_ln101_75" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 802 'mul' 'mul_ln101_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 38 <SV = 37> <Delay = 1.29>
ST_38 : Operation 803 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_99 = add i24 %shl_ln101_31, i24 %mul_ln101_33" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 803 'add' 'add_ln101_99' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 804 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_102)   --->   "%mul_ln101_34 = mul i24 %sext_ln101_74, i24 %sext_ln101_73" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 804 'mul' 'mul_ln101_34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_99, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 805 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 806 [1/1] (0.00ns)   --->   "%shl_ln101_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_81, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 806 'bitconcatenate' 'shl_ln101_32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 807 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_102 = add i24 %shl_ln101_32, i24 %mul_ln101_34" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 807 'add' 'add_ln101_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 808 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_105)   --->   "%mul_ln101_35 = mul i24 %sext_ln101_76, i24 %sext_ln101_75" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 808 'mul' 'mul_ln101_35' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln101_77 = sext i16 %Weights_load_84" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 809 'sext' 'sext_ln101_77' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln101_78 = sext i16 %OutPadConv3_load_36" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 810 'sext' 'sext_ln101_78' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 811 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_108)   --->   "%mul_ln101_36 = mul i24 %sext_ln101_78, i24 %sext_ln101_77" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 811 'mul' 'mul_ln101_36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 39 <SV = 38> <Delay = 1.29>
ST_39 : Operation 812 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_102 = add i24 %shl_ln101_32, i24 %mul_ln101_34" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 812 'add' 'add_ln101_102' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 813 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_105)   --->   "%mul_ln101_35 = mul i24 %sext_ln101_76, i24 %sext_ln101_75" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 813 'mul' 'mul_ln101_35' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 814 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_102, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 814 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 815 [1/1] (0.00ns)   --->   "%shl_ln101_33 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_82, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 815 'bitconcatenate' 'shl_ln101_33' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 816 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_105 = add i24 %shl_ln101_33, i24 %mul_ln101_35" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 816 'add' 'add_ln101_105' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 817 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_108)   --->   "%mul_ln101_36 = mul i24 %sext_ln101_78, i24 %sext_ln101_77" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 817 'mul' 'mul_ln101_36' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln101_79 = sext i16 %Weights_load_85" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 818 'sext' 'sext_ln101_79' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln101_80 = sext i16 %OutPadConv3_load_37" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 819 'sext' 'sext_ln101_80' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 820 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_111)   --->   "%mul_ln101_37 = mul i24 %sext_ln101_80, i24 %sext_ln101_79" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 820 'mul' 'mul_ln101_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 40 <SV = 39> <Delay = 1.29>
ST_40 : Operation 821 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_105 = add i24 %shl_ln101_33, i24 %mul_ln101_35" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 821 'add' 'add_ln101_105' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 822 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_108)   --->   "%mul_ln101_36 = mul i24 %sext_ln101_78, i24 %sext_ln101_77" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 822 'mul' 'mul_ln101_36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_105, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 823 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 824 [1/1] (0.00ns)   --->   "%shl_ln101_34 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_83, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 824 'bitconcatenate' 'shl_ln101_34' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 825 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_108 = add i24 %shl_ln101_34, i24 %mul_ln101_36" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 825 'add' 'add_ln101_108' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 826 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_111)   --->   "%mul_ln101_37 = mul i24 %sext_ln101_80, i24 %sext_ln101_79" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 826 'mul' 'mul_ln101_37' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln101_81 = sext i16 %Weights_load_86" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 827 'sext' 'sext_ln101_81' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln101_82 = sext i16 %OutPadConv3_load_38" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 828 'sext' 'sext_ln101_82' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 829 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_114)   --->   "%mul_ln101_38 = mul i24 %sext_ln101_82, i24 %sext_ln101_81" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 829 'mul' 'mul_ln101_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 40> <Delay = 1.29>
ST_41 : Operation 830 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_108 = add i24 %shl_ln101_34, i24 %mul_ln101_36" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 830 'add' 'add_ln101_108' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 831 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_111)   --->   "%mul_ln101_37 = mul i24 %sext_ln101_80, i24 %sext_ln101_79" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 831 'mul' 'mul_ln101_37' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_108, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 832 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 833 [1/1] (0.00ns)   --->   "%shl_ln101_35 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_84, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 833 'bitconcatenate' 'shl_ln101_35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 834 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_111 = add i24 %shl_ln101_35, i24 %mul_ln101_37" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 834 'add' 'add_ln101_111' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 835 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_114)   --->   "%mul_ln101_38 = mul i24 %sext_ln101_82, i24 %sext_ln101_81" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 835 'mul' 'mul_ln101_38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln101_83 = sext i16 %Weights_load_87" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 836 'sext' 'sext_ln101_83' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln101_84 = sext i16 %OutPadConv3_load_39" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 837 'sext' 'sext_ln101_84' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 838 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_117)   --->   "%mul_ln101_39 = mul i24 %sext_ln101_84, i24 %sext_ln101_83" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 838 'mul' 'mul_ln101_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 41> <Delay = 1.29>
ST_42 : Operation 839 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_111 = add i24 %shl_ln101_35, i24 %mul_ln101_37" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 839 'add' 'add_ln101_111' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 840 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_114)   --->   "%mul_ln101_38 = mul i24 %sext_ln101_82, i24 %sext_ln101_81" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 840 'mul' 'mul_ln101_38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_111, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 841 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 842 [1/1] (0.00ns)   --->   "%shl_ln101_36 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_85, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 842 'bitconcatenate' 'shl_ln101_36' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 843 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_114 = add i24 %shl_ln101_36, i24 %mul_ln101_38" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 843 'add' 'add_ln101_114' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 844 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_117)   --->   "%mul_ln101_39 = mul i24 %sext_ln101_84, i24 %sext_ln101_83" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 844 'mul' 'mul_ln101_39' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 1.29>
ST_43 : Operation 845 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_114 = add i24 %shl_ln101_36, i24 %mul_ln101_38" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 845 'add' 'add_ln101_114' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 846 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_117)   --->   "%mul_ln101_39 = mul i24 %sext_ln101_84, i24 %sext_ln101_83" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 846 'mul' 'mul_ln101_39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 847 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_114, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 847 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 848 [1/1] (0.00ns)   --->   "%shl_ln101_37 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_86, i8 0" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 848 'bitconcatenate' 'shl_ln101_37' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 849 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_117 = add i24 %shl_ln101_37, i24 %mul_ln101_39" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 849 'add' 'add_ln101_117' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 44 <SV = 43> <Delay = 3.09>
ST_44 : Operation 850 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_93_1_loop_for_ap_3_str"   --->   Operation 850 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 851 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 851 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 852 [1/1] (0.00ns)   --->   "%conv_i_i13_i93_i147 = sext i16 %Weights_load_48" [Conv.cpp:93->CNN.cpp:39]   --->   Operation 852 'sext' 'conv_i_i13_i93_i147' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 853 [1/1] (0.00ns)   --->   "%specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:95->CNN.cpp:39]   --->   Operation 853 'specpipeline' 'specpipeline_ln95' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 854 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_117 = add i24 %shl_ln101_37, i24 %mul_ln101_39" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 854 'add' 'add_ln101_117' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 855 [1/1] (0.00ns)   --->   "%s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln101_117, i32 8, i32 23" [Conv.cpp:101->CNN.cpp:39]   --->   Operation 855 'partselect' 's' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln103 = sext i16 %s" [Conv.cpp:103->CNN.cpp:39]   --->   Operation 856 'sext' 'sext_ln103' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 857 [1/1] (0.85ns)   --->   "%add_ln103 = add i17 %sext_ln103, i17 %conv_i_i13_i93_i147" [Conv.cpp:103->CNN.cpp:39]   --->   Operation 857 'add' 'add_ln103' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 858 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln103, i32 16" [Conv.cpp:103->CNN.cpp:39]   --->   Operation 858 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 859 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i11 %add_ln103_1" [Conv.cpp:103->CNN.cpp:39]   --->   Operation 859 'zext' 'zext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 860 [1/1] (0.00ns)   --->   "%OutConv3_addr = getelementptr i16 %OutConv3, i64 0, i64 %zext_ln103_1" [Conv.cpp:103->CNN.cpp:39]   --->   Operation 860 'getelementptr' 'OutConv3_addr' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 861 [1/1] (0.85ns)   --->   "%add_ln103_2 = add i16 %Weights_load_48, i16 %s" [Conv.cpp:103->CNN.cpp:39]   --->   Operation 861 'add' 'add_ln103_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 862 [1/1] (0.35ns)   --->   "%select_ln103 = select i1 %tmp, i16 0, i16 %add_ln103_2" [Conv.cpp:103->CNN.cpp:39]   --->   Operation 862 'select' 'select_ln103' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 863 [1/1] (1.23ns)   --->   "%store_ln103 = store i16 %select_ln103, i11 %OutConv3_addr" [Conv.cpp:103->CNN.cpp:39]   --->   Operation 863 'store' 'store_ln103' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_44 : Operation 864 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.body4.i150" [Conv.cpp:95->CNN.cpp:39]   --->   Operation 864 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.587ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln95', Conv.cpp:95->CNN.cpp:39) of constant 0 on local variable 'y', Conv.cpp:95->CNN.cpp:39 [10]  (0.427 ns)
	'load' operation 8 bit ('y_load', Conv.cpp:95->CNN.cpp:39) on local variable 'y', Conv.cpp:95->CNN.cpp:39 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln95', Conv.cpp:95->CNN.cpp:39) [22]  (0.765 ns)
	'select' operation 8 bit ('select_ln93', Conv.cpp:93->CNN.cpp:39) [23]  (0.393 ns)
	'add' operation 8 bit ('add_ln101_1', Conv.cpp:101->CNN.cpp:39) [55]  (0.765 ns)
	'getelementptr' operation 11 bit ('OutPadConv3_addr_1', Conv.cpp:101->CNN.cpp:39) [62]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv3_load_1', Conv.cpp:101->CNN.cpp:39) on array 'OutPadConv3' [63]  (1.237 ns)

 <State 2>: 3.180ns
The critical path consists of the following:
	'select' operation 4 bit ('select_ln93_1', Conv.cpp:93->CNN.cpp:39) [25]  (0.391 ns)
	'add' operation 9 bit ('empty_155', Conv.cpp:93->CNN.cpp:39) [32]  (0.765 ns)
	'add' operation 10 bit ('add_ln101', Conv.cpp:101->CNN.cpp:39) [46]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_49', Conv.cpp:101->CNN.cpp:39) [48]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_49', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [49]  (1.237 ns)

 <State 3>: 3.617ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_49', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [49]  (1.237 ns)
	'mul' operation 24 bit ('mul_ln101', Conv.cpp:101->CNN.cpp:39) [54]  (2.380 ns)

 <State 4>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('Weights_load_51', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [74]  (1.237 ns)
	'mul' operation 24 bit of DSP[82] ('mul_ln101_2', Conv.cpp:101->CNN.cpp:39) [79]  (0.996 ns)

 <State 5>: 2.024ns
The critical path consists of the following:
	'or' operation 9 bit ('or_ln101', Conv.cpp:101->CNN.cpp:39) [125]  (0.000 ns)
	'add' operation 10 bit ('add_ln101_17', Conv.cpp:101->CNN.cpp:39) [129]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_54', Conv.cpp:101->CNN.cpp:39) [131]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_54', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [132]  (1.237 ns)

 <State 6>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_23', Conv.cpp:101->CNN.cpp:39) [159]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_56', Conv.cpp:101->CNN.cpp:39) [161]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_56', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [162]  (1.237 ns)

 <State 7>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_29', Conv.cpp:101->CNN.cpp:39) [187]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_58', Conv.cpp:101->CNN.cpp:39) [189]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_58', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [190]  (1.237 ns)

 <State 8>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_35', Conv.cpp:101->CNN.cpp:39) [215]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_60', Conv.cpp:101->CNN.cpp:39) [217]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_60', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [218]  (1.237 ns)

 <State 9>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_41', Conv.cpp:101->CNN.cpp:39) [243]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_62', Conv.cpp:101->CNN.cpp:39) [245]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_62', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [246]  (1.237 ns)

 <State 10>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_47', Conv.cpp:101->CNN.cpp:39) [271]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_64', Conv.cpp:101->CNN.cpp:39) [273]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_64', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [274]  (1.237 ns)

 <State 11>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_53', Conv.cpp:101->CNN.cpp:39) [299]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_66', Conv.cpp:101->CNN.cpp:39) [301]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_66', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [302]  (1.237 ns)

 <State 12>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_59', Conv.cpp:101->CNN.cpp:39) [327]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_68', Conv.cpp:101->CNN.cpp:39) [329]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_68', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [330]  (1.237 ns)

 <State 13>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_65', Conv.cpp:101->CNN.cpp:39) [355]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_70', Conv.cpp:101->CNN.cpp:39) [357]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_70', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [358]  (1.237 ns)

 <State 14>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_71', Conv.cpp:101->CNN.cpp:39) [383]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_72', Conv.cpp:101->CNN.cpp:39) [385]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_72', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [386]  (1.237 ns)

 <State 15>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_77', Conv.cpp:101->CNN.cpp:39) [413]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_74', Conv.cpp:101->CNN.cpp:39) [415]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_74', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [416]  (1.237 ns)

 <State 16>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln101_88', Conv.cpp:101->CNN.cpp:39) [470]  (0.798 ns)
	'getelementptr' operation 11 bit ('OutPadConv3_addr_30', Conv.cpp:101->CNN.cpp:39) [477]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv3_load_30', Conv.cpp:101->CNN.cpp:39) on array 'OutPadConv3' [478]  (1.237 ns)

 <State 17>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln101_94', Conv.cpp:101->CNN.cpp:39) [498]  (0.798 ns)
	'getelementptr' operation 11 bit ('OutPadConv3_addr_32', Conv.cpp:101->CNN.cpp:39) [505]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv3_load_32', Conv.cpp:101->CNN.cpp:39) on array 'OutPadConv3' [506]  (1.237 ns)

 <State 18>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln101_100', Conv.cpp:101->CNN.cpp:39) [526]  (0.798 ns)
	'getelementptr' operation 11 bit ('OutPadConv3_addr_34', Conv.cpp:101->CNN.cpp:39) [533]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv3_load_34', Conv.cpp:101->CNN.cpp:39) on array 'OutPadConv3' [534]  (1.237 ns)

 <State 19>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln101_106', Conv.cpp:101->CNN.cpp:39) [554]  (0.798 ns)
	'getelementptr' operation 11 bit ('OutPadConv3_addr_36', Conv.cpp:101->CNN.cpp:39) [561]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv3_load_36', Conv.cpp:101->CNN.cpp:39) on array 'OutPadConv3' [562]  (1.237 ns)

 <State 20>: 2.035ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln101_112', Conv.cpp:101->CNN.cpp:39) [582]  (0.798 ns)
	'getelementptr' operation 11 bit ('OutPadConv3_addr_38', Conv.cpp:101->CNN.cpp:39) [589]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv3_load_38', Conv.cpp:101->CNN.cpp:39) on array 'OutPadConv3' [590]  (1.237 ns)

 <State 21>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln101_113', Conv.cpp:101->CNN.cpp:39) [584]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_86', Conv.cpp:101->CNN.cpp:39) [586]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_86', Conv.cpp:101->CNN.cpp:39) on array 'Weights' [587]  (1.237 ns)

 <State 22>: 2.024ns
The critical path consists of the following:
	'add' operation 10 bit ('arrayidx23_sum', Conv.cpp:93->CNN.cpp:39) [34]  (0.787 ns)
	'getelementptr' operation 14 bit ('Weights_addr_48', Conv.cpp:93->CNN.cpp:39) [36]  (0.000 ns)
	'load' operation 16 bit ('Weights_load_48', Conv.cpp:93->CNN.cpp:39) on array 'Weights' [37]  (1.237 ns)

 <State 23>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[310] ('add_ln101_54', Conv.cpp:101->CNN.cpp:39) [310]  (0.645 ns)
	'add' operation 24 bit of DSP[324] ('add_ln101_57', Conv.cpp:101->CNN.cpp:39) [324]  (0.645 ns)

 <State 24>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[324] ('add_ln101_57', Conv.cpp:101->CNN.cpp:39) [324]  (0.645 ns)
	'add' operation 24 bit of DSP[338] ('add_ln101_60', Conv.cpp:101->CNN.cpp:39) [338]  (0.645 ns)

 <State 25>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[338] ('add_ln101_60', Conv.cpp:101->CNN.cpp:39) [338]  (0.645 ns)
	'add' operation 24 bit of DSP[352] ('add_ln101_63', Conv.cpp:101->CNN.cpp:39) [352]  (0.645 ns)

 <State 26>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[352] ('add_ln101_63', Conv.cpp:101->CNN.cpp:39) [352]  (0.645 ns)
	'add' operation 24 bit of DSP[366] ('add_ln101_66', Conv.cpp:101->CNN.cpp:39) [366]  (0.645 ns)

 <State 27>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[366] ('add_ln101_66', Conv.cpp:101->CNN.cpp:39) [366]  (0.645 ns)
	'add' operation 24 bit of DSP[380] ('add_ln101_69', Conv.cpp:101->CNN.cpp:39) [380]  (0.645 ns)

 <State 28>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[380] ('add_ln101_69', Conv.cpp:101->CNN.cpp:39) [380]  (0.645 ns)
	'add' operation 24 bit of DSP[394] ('add_ln101_72', Conv.cpp:101->CNN.cpp:39) [394]  (0.645 ns)

 <State 29>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[394] ('add_ln101_72', Conv.cpp:101->CNN.cpp:39) [394]  (0.645 ns)
	'add' operation 24 bit of DSP[409] ('add_ln101_75', Conv.cpp:101->CNN.cpp:39) [409]  (0.645 ns)

 <State 30>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[409] ('add_ln101_75', Conv.cpp:101->CNN.cpp:39) [409]  (0.645 ns)
	'add' operation 24 bit of DSP[424] ('add_ln101_78', Conv.cpp:101->CNN.cpp:39) [424]  (0.645 ns)

 <State 31>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[424] ('add_ln101_78', Conv.cpp:101->CNN.cpp:39) [424]  (0.645 ns)
	'add' operation 24 bit of DSP[439] ('add_ln101_81', Conv.cpp:101->CNN.cpp:39) [439]  (0.645 ns)

 <State 32>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[439] ('add_ln101_81', Conv.cpp:101->CNN.cpp:39) [439]  (0.645 ns)
	'add' operation 24 bit of DSP[454] ('add_ln101_84', Conv.cpp:101->CNN.cpp:39) [454]  (0.645 ns)

 <State 33>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[454] ('add_ln101_84', Conv.cpp:101->CNN.cpp:39) [454]  (0.645 ns)
	'add' operation 24 bit of DSP[469] ('add_ln101_87', Conv.cpp:101->CNN.cpp:39) [469]  (0.645 ns)

 <State 34>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[469] ('add_ln101_87', Conv.cpp:101->CNN.cpp:39) [469]  (0.645 ns)
	'add' operation 24 bit of DSP[483] ('add_ln101_90', Conv.cpp:101->CNN.cpp:39) [483]  (0.645 ns)

 <State 35>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[483] ('add_ln101_90', Conv.cpp:101->CNN.cpp:39) [483]  (0.645 ns)
	'add' operation 24 bit of DSP[497] ('add_ln101_93', Conv.cpp:101->CNN.cpp:39) [497]  (0.645 ns)

 <State 36>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[497] ('add_ln101_93', Conv.cpp:101->CNN.cpp:39) [497]  (0.645 ns)
	'add' operation 24 bit of DSP[511] ('add_ln101_96', Conv.cpp:101->CNN.cpp:39) [511]  (0.645 ns)

 <State 37>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[511] ('add_ln101_96', Conv.cpp:101->CNN.cpp:39) [511]  (0.645 ns)
	'add' operation 24 bit of DSP[525] ('add_ln101_99', Conv.cpp:101->CNN.cpp:39) [525]  (0.645 ns)

 <State 38>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[525] ('add_ln101_99', Conv.cpp:101->CNN.cpp:39) [525]  (0.645 ns)
	'add' operation 24 bit of DSP[539] ('add_ln101_102', Conv.cpp:101->CNN.cpp:39) [539]  (0.645 ns)

 <State 39>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[539] ('add_ln101_102', Conv.cpp:101->CNN.cpp:39) [539]  (0.645 ns)
	'add' operation 24 bit of DSP[553] ('add_ln101_105', Conv.cpp:101->CNN.cpp:39) [553]  (0.645 ns)

 <State 40>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[553] ('add_ln101_105', Conv.cpp:101->CNN.cpp:39) [553]  (0.645 ns)
	'add' operation 24 bit of DSP[567] ('add_ln101_108', Conv.cpp:101->CNN.cpp:39) [567]  (0.645 ns)

 <State 41>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[567] ('add_ln101_108', Conv.cpp:101->CNN.cpp:39) [567]  (0.645 ns)
	'add' operation 24 bit of DSP[581] ('add_ln101_111', Conv.cpp:101->CNN.cpp:39) [581]  (0.645 ns)

 <State 42>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[581] ('add_ln101_111', Conv.cpp:101->CNN.cpp:39) [581]  (0.645 ns)
	'add' operation 24 bit of DSP[595] ('add_ln101_114', Conv.cpp:101->CNN.cpp:39) [595]  (0.645 ns)

 <State 43>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[595] ('add_ln101_114', Conv.cpp:101->CNN.cpp:39) [595]  (0.645 ns)
	'add' operation 24 bit of DSP[609] ('add_ln101_117', Conv.cpp:101->CNN.cpp:39) [609]  (0.645 ns)

 <State 44>: 3.092ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[609] ('add_ln101_117', Conv.cpp:101->CNN.cpp:39) [609]  (0.645 ns)
	'add' operation 17 bit ('add_ln103', Conv.cpp:103->CNN.cpp:39) [612]  (0.853 ns)
	'select' operation 16 bit ('select_ln103', Conv.cpp:103->CNN.cpp:39) [620]  (0.357 ns)
	'store' operation 0 bit ('store_ln103', Conv.cpp:103->CNN.cpp:39) of variable 'select_ln103', Conv.cpp:103->CNN.cpp:39 on array 'OutConv3' [621]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
