

================================================================
== Vitis HLS Report for 'max_pooling_1'
================================================================
* Date:           Wed Apr 19 17:49:00 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.869 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      792|      792|  7.920 us|  7.920 us|  792|  792|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool_for_rows_pool_for_cols  |      790|      790|        11|          4|          4|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_1, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_1, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln15 = store i8 0, i8 %indvar_flatten" [pool.cc:15]   --->   Operation 17 'store' 'store_ln15' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln15 = br void" [pool.cc:15]   --->   Operation 18 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [pool.cc:15]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.47ns)   --->   "%icmp_ln15 = icmp_eq  i8 %indvar_flatten_load, i8 196" [pool.cc:15]   --->   Operation 20 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.11ns)   --->   "%add_ln15 = add i8 %indvar_flatten_load, i8 1" [pool.cc:15]   --->   Operation 21 'add' 'add_ln15' <Predicate = true> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.split2, void" [pool.cc:15]   --->   Operation 22 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.65ns)   --->   "%conv_to_pool_streams_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'read' 'conv_to_pool_streams_1_read' <Predicate = (!icmp_ln15)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read, i32 23, i32 30" [pool.cc:28]   --->   Operation 24 'partselect' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %conv_to_pool_streams_1_read" [pool.cc:28]   --->   Operation 25 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.47ns)   --->   "%icmp_ln28 = icmp_ne  i8 %tmp, i8 255" [pool.cc:28]   --->   Operation 26 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln15)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln15 = store i8 %add_ln15, i8 %indvar_flatten" [pool.cc:15]   --->   Operation 27 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 6.05>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_68 = bitcast i32 %conv_to_pool_streams_1_read" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'bitcast' 'tmp_68' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.40ns)   --->   "%icmp_ln28_79 = icmp_eq  i23 %trunc_ln28, i23 0" [pool.cc:28]   --->   Operation 29 'icmp' 'icmp_ln28_79' <Predicate = (!icmp_ln15)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [2/2] (5.09ns)   --->   "%tmp_s = fcmp_ogt  i32 %tmp_68, i32 1.17549e-38" [pool.cc:28]   --->   Operation 30 'fcmp' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (3.65ns)   --->   "%conv_to_pool_streams_1_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'read' 'conv_to_pool_streams_1_read_1' <Predicate = (!icmp_ln15)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read_1, i32 23, i32 30" [pool.cc:28]   --->   Operation 32 'partselect' 'tmp_46' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln28_37 = trunc i32 %conv_to_pool_streams_1_read_1" [pool.cc:28]   --->   Operation 33 'trunc' 'trunc_ln28_37' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.47ns)   --->   "%icmp_ln28_80 = icmp_ne  i8 %tmp_46, i8 255" [pool.cc:28]   --->   Operation 34 'icmp' 'icmp_ln28_80' <Predicate = (!icmp_ln15)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.40ns)   --->   "%icmp_ln28_81 = icmp_eq  i23 %trunc_ln28_37, i23 0" [pool.cc:28]   --->   Operation 35 'icmp' 'icmp_ln28_81' <Predicate = (!icmp_ln15)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node pool_43)   --->   "%or_ln28 = or i1 %icmp_ln28_79, i1 %icmp_ln28" [pool.cc:28]   --->   Operation 36 'or' 'or_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/2] (5.09ns)   --->   "%tmp_s = fcmp_ogt  i32 %tmp_68, i32 1.17549e-38" [pool.cc:28]   --->   Operation 37 'fcmp' 'tmp_s' <Predicate = (!icmp_ln15)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node pool_43)   --->   "%and_ln28 = and i1 %or_ln28, i1 %tmp_s" [pool.cc:28]   --->   Operation 38 'and' 'and_ln28' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%pool_43 = select i1 %and_ln28, i32 %tmp_68, i32 1.17549e-38" [pool.cc:28]   --->   Operation 39 'select' 'pool_43' <Predicate = (!icmp_ln15)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (3.65ns)   --->   "%conv_to_pool_streams_1_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 40 'read' 'conv_to_pool_streams_1_read_2' <Predicate = (!icmp_ln15)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read_2, i32 23, i32 30" [pool.cc:28]   --->   Operation 41 'partselect' 'tmp_49' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln28_39 = trunc i32 %conv_to_pool_streams_1_read_2" [pool.cc:28]   --->   Operation 42 'trunc' 'trunc_ln28_39' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.47ns)   --->   "%icmp_ln28_84 = icmp_ne  i8 %tmp_49, i8 255" [pool.cc:28]   --->   Operation 43 'icmp' 'icmp_ln28_84' <Predicate = (!icmp_ln15)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (2.40ns)   --->   "%icmp_ln28_85 = icmp_eq  i23 %trunc_ln28_39, i23 0" [pool.cc:28]   --->   Operation 44 'icmp' 'icmp_ln28_85' <Predicate = (!icmp_ln15)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.05>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_69 = bitcast i32 %conv_to_pool_streams_1_read_1" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'bitcast' 'tmp_69' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (5.09ns)   --->   "%tmp_48 = fcmp_ogt  i32 %tmp_69, i32 %pool_43" [pool.cc:28]   --->   Operation 46 'fcmp' 'tmp_48' <Predicate = (!icmp_ln15)> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (3.65ns)   --->   "%conv_to_pool_streams_1_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'read' 'conv_to_pool_streams_1_read_3' <Predicate = (!icmp_ln15)> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.67> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read_3, i32 23, i32 30" [pool.cc:28]   --->   Operation 48 'partselect' 'tmp_52' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln28_41 = trunc i32 %conv_to_pool_streams_1_read_3" [pool.cc:28]   --->   Operation 49 'trunc' 'trunc_ln28_41' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.47ns)   --->   "%icmp_ln28_88 = icmp_ne  i8 %tmp_52, i8 255" [pool.cc:28]   --->   Operation 50 'icmp' 'icmp_ln28_88' <Predicate = (!icmp_ln15)> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (2.40ns)   --->   "%icmp_ln28_89 = icmp_eq  i23 %trunc_ln28_41, i23 0" [pool.cc:28]   --->   Operation 51 'icmp' 'icmp_ln28_89' <Predicate = (!icmp_ln15)> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.86>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %pool_43" [pool.cc:28]   --->   Operation 52 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28, i32 23, i32 30" [pool.cc:28]   --->   Operation 53 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln28_38 = trunc i32 %bitcast_ln28" [pool.cc:28]   --->   Operation 54 'trunc' 'trunc_ln28_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_38)   --->   "%or_ln28_37 = or i1 %icmp_ln28_81, i1 %icmp_ln28_80" [pool.cc:28]   --->   Operation 55 'or' 'or_ln28_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (1.47ns)   --->   "%icmp_ln28_82 = icmp_ne  i8 %tmp_47, i8 255" [pool.cc:28]   --->   Operation 56 'icmp' 'icmp_ln28_82' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (2.40ns)   --->   "%icmp_ln28_83 = icmp_eq  i23 %trunc_ln28_38, i23 0" [pool.cc:28]   --->   Operation 57 'icmp' 'icmp_ln28_83' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_38)   --->   "%or_ln28_38 = or i1 %icmp_ln28_83, i1 %icmp_ln28_82" [pool.cc:28]   --->   Operation 58 'or' 'or_ln28_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_38)   --->   "%and_ln28_37 = and i1 %or_ln28_37, i1 %or_ln28_38" [pool.cc:28]   --->   Operation 59 'and' 'and_ln28_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/2] (5.09ns)   --->   "%tmp_48 = fcmp_ogt  i32 %tmp_69, i32 %pool_43" [pool.cc:28]   --->   Operation 60 'fcmp' 'tmp_48' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_38 = and i1 %and_ln28_37, i1 %tmp_48" [pool.cc:28]   --->   Operation 61 'and' 'and_ln28_38' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.79ns) (out node of the LUT)   --->   "%pool_45 = select i1 %and_ln28_38, i32 %tmp_69, i32 %pool_43" [pool.cc:28]   --->   Operation 62 'select' 'pool_45' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.09>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_70 = bitcast i32 %conv_to_pool_streams_1_read_2" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 63 'bitcast' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [2/2] (5.09ns)   --->   "%tmp_51 = fcmp_ogt  i32 %tmp_70, i32 %pool_45" [pool.cc:28]   --->   Operation 64 'fcmp' 'tmp_51' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [pool.cc:35]   --->   Operation 96 'ret' 'ret_ln35' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.86>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln28_13 = bitcast i32 %pool_45" [pool.cc:28]   --->   Operation 65 'bitcast' 'bitcast_ln28_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_13, i32 23, i32 30" [pool.cc:28]   --->   Operation 66 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln28_40 = trunc i32 %bitcast_ln28_13" [pool.cc:28]   --->   Operation 67 'trunc' 'trunc_ln28_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_40)   --->   "%or_ln28_39 = or i1 %icmp_ln28_85, i1 %icmp_ln28_84" [pool.cc:28]   --->   Operation 68 'or' 'or_ln28_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/1] (1.47ns)   --->   "%icmp_ln28_86 = icmp_ne  i8 %tmp_50, i8 255" [pool.cc:28]   --->   Operation 69 'icmp' 'icmp_ln28_86' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (2.40ns)   --->   "%icmp_ln28_87 = icmp_eq  i23 %trunc_ln28_40, i23 0" [pool.cc:28]   --->   Operation 70 'icmp' 'icmp_ln28_87' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_40)   --->   "%or_ln28_40 = or i1 %icmp_ln28_87, i1 %icmp_ln28_86" [pool.cc:28]   --->   Operation 71 'or' 'or_ln28_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_40)   --->   "%and_ln28_39 = and i1 %or_ln28_39, i1 %or_ln28_40" [pool.cc:28]   --->   Operation 72 'and' 'and_ln28_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/2] (5.09ns)   --->   "%tmp_51 = fcmp_ogt  i32 %tmp_70, i32 %pool_45" [pool.cc:28]   --->   Operation 73 'fcmp' 'tmp_51' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_40 = and i1 %and_ln28_39, i1 %tmp_51" [pool.cc:28]   --->   Operation 74 'and' 'and_ln28_40' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.79ns) (out node of the LUT)   --->   "%pool_47 = select i1 %and_ln28_40, i32 %tmp_70, i32 %pool_45" [pool.cc:28]   --->   Operation 75 'select' 'pool_47' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.09>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_71 = bitcast i32 %conv_to_pool_streams_1_read_3" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 76 'bitcast' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [2/2] (5.09ns)   --->   "%tmp_54 = fcmp_ogt  i32 %tmp_71, i32 %pool_47" [pool.cc:28]   --->   Operation 77 'fcmp' 'tmp_54' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln28_14 = bitcast i32 %pool_47" [pool.cc:28]   --->   Operation 78 'bitcast' 'bitcast_ln28_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28_14, i32 23, i32 30" [pool.cc:28]   --->   Operation 79 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln28_42 = trunc i32 %bitcast_ln28_14" [pool.cc:28]   --->   Operation 80 'trunc' 'trunc_ln28_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_42)   --->   "%or_ln28_41 = or i1 %icmp_ln28_89, i1 %icmp_ln28_88" [pool.cc:28]   --->   Operation 81 'or' 'or_ln28_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (1.47ns)   --->   "%icmp_ln28_90 = icmp_ne  i8 %tmp_53, i8 255" [pool.cc:28]   --->   Operation 82 'icmp' 'icmp_ln28_90' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (2.40ns)   --->   "%icmp_ln28_91 = icmp_eq  i23 %trunc_ln28_42, i23 0" [pool.cc:28]   --->   Operation 83 'icmp' 'icmp_ln28_91' <Predicate = true> <Delay = 2.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_42)   --->   "%or_ln28_42 = or i1 %icmp_ln28_91, i1 %icmp_ln28_90" [pool.cc:28]   --->   Operation 84 'or' 'or_ln28_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_42)   --->   "%and_ln28_41 = and i1 %or_ln28_41, i1 %or_ln28_42" [pool.cc:28]   --->   Operation 85 'and' 'and_ln28_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/2] (5.09ns)   --->   "%tmp_54 = fcmp_ogt  i32 %tmp_71, i32 %pool_47" [pool.cc:28]   --->   Operation 86 'fcmp' 'tmp_54' <Predicate = true> <Delay = 5.09> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.09> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_42 = and i1 %and_ln28_41, i1 %tmp_54" [pool.cc:28]   --->   Operation 87 'and' 'and_ln28_42' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.79ns) (out node of the LUT)   --->   "%pool_49 = select i1 %and_ln28_42, i32 %tmp_71, i32 %pool_47" [pool.cc:28]   --->   Operation 88 'select' 'pool_49' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.65>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pool_for_rows_pool_for_cols_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln12 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_6" [pool.cc:12]   --->   Operation 91 'specpipeline' 'specpipeline_ln12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [pool.cc:12]   --->   Operation 92 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln173 = bitcast i32 %pool_49" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 93 'bitcast' 'bitcast_ln173' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (3.65ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_1, i32 %bitcast_ln173" [D:/vivado/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 94 'write' 'write_ln173' <Predicate = true> <Delay = 3.65> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_to_pool_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pool_to_flat_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten                (alloca           ) [ 010000000000]
specinterface_ln0             (specinterface    ) [ 000000000000]
specinterface_ln0             (specinterface    ) [ 000000000000]
store_ln15                    (store            ) [ 000000000000]
br_ln15                       (br               ) [ 000000000000]
indvar_flatten_load           (load             ) [ 000000000000]
icmp_ln15                     (icmp             ) [ 011111110000]
add_ln15                      (add              ) [ 000000000000]
br_ln15                       (br               ) [ 000000000000]
conv_to_pool_streams_1_read   (read             ) [ 001000000000]
tmp                           (partselect       ) [ 000000000000]
trunc_ln28                    (trunc            ) [ 001000000000]
icmp_ln28                     (icmp             ) [ 001100000000]
store_ln15                    (store            ) [ 000000000000]
tmp_68                        (bitcast          ) [ 000100000000]
icmp_ln28_79                  (icmp             ) [ 000100000000]
conv_to_pool_streams_1_read_1 (read             ) [ 000110000000]
tmp_46                        (partselect       ) [ 000000000000]
trunc_ln28_37                 (trunc            ) [ 000000000000]
icmp_ln28_80                  (icmp             ) [ 010111000000]
icmp_ln28_81                  (icmp             ) [ 010111000000]
or_ln28                       (or               ) [ 000000000000]
tmp_s                         (fcmp             ) [ 000000000000]
and_ln28                      (and              ) [ 000000000000]
pool_43                       (select           ) [ 010011000000]
conv_to_pool_streams_1_read_2 (read             ) [ 011111110000]
tmp_49                        (partselect       ) [ 000000000000]
trunc_ln28_39                 (trunc            ) [ 000000000000]
icmp_ln28_84                  (icmp             ) [ 011111111000]
icmp_ln28_85                  (icmp             ) [ 011111111000]
tmp_69                        (bitcast          ) [ 010001000000]
conv_to_pool_streams_1_read_3 (read             ) [ 011111111100]
tmp_52                        (partselect       ) [ 000000000000]
trunc_ln28_41                 (trunc            ) [ 000000000000]
icmp_ln28_88                  (icmp             ) [ 011111111110]
icmp_ln28_89                  (icmp             ) [ 011111111110]
bitcast_ln28                  (bitcast          ) [ 000000000000]
tmp_47                        (partselect       ) [ 000000000000]
trunc_ln28_38                 (trunc            ) [ 000000000000]
or_ln28_37                    (or               ) [ 000000000000]
icmp_ln28_82                  (icmp             ) [ 000000000000]
icmp_ln28_83                  (icmp             ) [ 000000000000]
or_ln28_38                    (or               ) [ 000000000000]
and_ln28_37                   (and              ) [ 000000000000]
tmp_48                        (fcmp             ) [ 000000000000]
and_ln28_38                   (and              ) [ 000000000000]
pool_45                       (select           ) [ 001110111000]
tmp_70                        (bitcast          ) [ 000010001000]
bitcast_ln28_13               (bitcast          ) [ 000000000000]
tmp_50                        (partselect       ) [ 000000000000]
trunc_ln28_40                 (trunc            ) [ 000000000000]
or_ln28_39                    (or               ) [ 000000000000]
icmp_ln28_86                  (icmp             ) [ 000000000000]
icmp_ln28_87                  (icmp             ) [ 000000000000]
or_ln28_40                    (or               ) [ 000000000000]
and_ln28_39                   (and              ) [ 000000000000]
tmp_51                        (fcmp             ) [ 000000000000]
and_ln28_40                   (and              ) [ 000000000000]
pool_47                       (select           ) [ 011000000110]
tmp_71                        (bitcast          ) [ 001000000010]
bitcast_ln28_14               (bitcast          ) [ 000000000000]
tmp_53                        (partselect       ) [ 000000000000]
trunc_ln28_42                 (trunc            ) [ 000000000000]
or_ln28_41                    (or               ) [ 000000000000]
icmp_ln28_90                  (icmp             ) [ 000000000000]
icmp_ln28_91                  (icmp             ) [ 000000000000]
or_ln28_42                    (or               ) [ 000000000000]
and_ln28_41                   (and              ) [ 000000000000]
tmp_54                        (fcmp             ) [ 000000000000]
and_ln28_42                   (and              ) [ 000000000000]
pool_49                       (select           ) [ 000100000001]
specloopname_ln0              (specloopname     ) [ 000000000000]
empty                         (speclooptripcount) [ 000000000000]
specpipeline_ln12             (specpipeline     ) [ 000000000000]
specloopname_ln12             (specloopname     ) [ 000000000000]
bitcast_ln173                 (bitcast          ) [ 000000000000]
write_ln173                   (write            ) [ 000000000000]
br_ln0                        (br               ) [ 000000000000]
ret_ln35                      (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_to_pool_streams_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pool_to_flat_streams_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_to_flat_streams_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pool_for_rows_pool_for_cols_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="indvar_flatten_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv_to_pool_streams_1_read/1 conv_to_pool_streams_1_read_1/2 conv_to_pool_streams_1_read_2/3 conv_to_pool_streams_1_read_3/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln173_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/11 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/2 tmp_48/4 tmp_51/7 tmp_54/9 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="8" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="0" index="3" bw="6" slack="0"/>
<pin id="77" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 tmp_46/2 tmp_49/3 tmp_52/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 icmp_ln28_80/2 icmp_ln28_84/3 icmp_ln28_88/4 "/>
</bind>
</comp>

<comp id="88" class="1005" name="reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_1_read conv_to_pool_streams_1_read_1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln15_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="indvar_flatten_load_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln15_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="7" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln15_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln28_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln15_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_68_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_68/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln28_79_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="23" slack="1"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_79/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="trunc_ln28_37_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_37/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="icmp_ln28_81_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="23" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_81/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="or_ln28_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="1" slack="2"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="and_ln28_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="pool_43_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="1"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_43/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln28_39_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_39/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln28_85_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="23" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_85/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_69_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="2"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_69/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln28_41_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_41/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln28_89_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="23" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_89/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="bitcast_ln28_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="2"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_47_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="0" index="3" bw="6" slack="0"/>
<pin id="191" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln28_38_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_38/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="or_ln28_37_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="3"/>
<pin id="202" dir="0" index="1" bw="1" slack="3"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_37/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln28_82_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_82/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln28_83_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="23" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_83/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="or_ln28_38_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_38/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="and_ln28_37_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_37/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and_ln28_38_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_38/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="pool_45_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="1"/>
<pin id="237" dir="0" index="2" bw="32" slack="2"/>
<pin id="238" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_45/5 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_70_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="4"/>
<pin id="242" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_70/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="bitcast_ln28_13_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="3"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_13/8 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_50_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="0" index="3" bw="6" slack="0"/>
<pin id="252" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/8 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln28_40_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_40/8 "/>
</bind>
</comp>

<comp id="261" class="1004" name="or_ln28_39_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="5"/>
<pin id="263" dir="0" index="1" bw="1" slack="5"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_39/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln28_86_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_86/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln28_87_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="23" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_87/8 "/>
</bind>
</comp>

<comp id="277" class="1004" name="or_ln28_40_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_40/8 "/>
</bind>
</comp>

<comp id="283" class="1004" name="and_ln28_39_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_39/8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="and_ln28_40_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_40/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="pool_47_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="0" index="2" bw="32" slack="3"/>
<pin id="299" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_47/8 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_71_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="5"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_71/9 "/>
</bind>
</comp>

<comp id="305" class="1004" name="bitcast_ln28_14_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="2"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_14/10 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_53_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="6" slack="0"/>
<pin id="312" dir="0" index="3" bw="6" slack="0"/>
<pin id="313" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/10 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln28_42_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_42/10 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln28_41_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="6"/>
<pin id="324" dir="0" index="1" bw="1" slack="6"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_41/10 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln28_90_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_90/10 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln28_91_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="23" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_91/10 "/>
</bind>
</comp>

<comp id="338" class="1004" name="or_ln28_42_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_42/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="and_ln28_41_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_41/10 "/>
</bind>
</comp>

<comp id="350" class="1004" name="and_ln28_42_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_42/10 "/>
</bind>
</comp>

<comp id="356" class="1004" name="pool_49_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="1"/>
<pin id="359" dir="0" index="2" bw="32" slack="2"/>
<pin id="360" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pool_49/10 "/>
</bind>
</comp>

<comp id="362" class="1004" name="bitcast_ln173_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln173/11 "/>
</bind>
</comp>

<comp id="366" class="1005" name="indvar_flatten_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="373" class="1005" name="icmp_ln15_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="1"/>
<pin id="375" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="377" class="1005" name="trunc_ln28_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="23" slack="1"/>
<pin id="379" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="382" class="1005" name="icmp_ln28_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="2"/>
<pin id="384" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_68_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="393" class="1005" name="icmp_ln28_79_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln28_79 "/>
</bind>
</comp>

<comp id="398" class="1005" name="icmp_ln28_80_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="3"/>
<pin id="400" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln28_80 "/>
</bind>
</comp>

<comp id="403" class="1005" name="icmp_ln28_81_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="3"/>
<pin id="405" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln28_81 "/>
</bind>
</comp>

<comp id="408" class="1005" name="pool_43_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_43 "/>
</bind>
</comp>

<comp id="415" class="1005" name="conv_to_pool_streams_1_read_2_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="4"/>
<pin id="417" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_1_read_2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln28_84_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="5"/>
<pin id="422" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln28_84 "/>
</bind>
</comp>

<comp id="425" class="1005" name="icmp_ln28_85_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="5"/>
<pin id="427" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln28_85 "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_69_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="436" class="1005" name="conv_to_pool_streams_1_read_3_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="5"/>
<pin id="438" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="conv_to_pool_streams_1_read_3 "/>
</bind>
</comp>

<comp id="441" class="1005" name="icmp_ln28_88_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="6"/>
<pin id="443" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln28_88 "/>
</bind>
</comp>

<comp id="446" class="1005" name="icmp_ln28_89_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="6"/>
<pin id="448" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="icmp_ln28_89 "/>
</bind>
</comp>

<comp id="451" class="1005" name="pool_45_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="2"/>
<pin id="453" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pool_45 "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_70_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="464" class="1005" name="pool_47_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_47 "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp_71_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="477" class="1005" name="pool_49_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pool_49 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="48" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="32" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="54" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="86"><net_src comp="72" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="54" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="97" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="54" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="106" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="88" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="54" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="149"><net_src comp="141" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="67" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="54" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="88" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="176"><net_src comp="54" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="26" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="199"><net_src comp="183" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="186" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="28" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="196" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="204" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="200" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="67" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="26" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="260"><net_src comp="244" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="247" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="257" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="30" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="265" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="261" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="67" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="314"><net_src comp="22" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="316"><net_src comp="24" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="308" pin=3"/></net>

<net id="321"><net_src comp="305" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="308" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="318" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="30" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="326" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="322" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="67" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="369"><net_src comp="50" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="376"><net_src comp="100" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="112" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="385"><net_src comp="82" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="390"><net_src comp="121" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="396"><net_src comp="126" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="401"><net_src comp="82" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="406"><net_src comp="135" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="411"><net_src comp="151" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="414"><net_src comp="408" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="418"><net_src comp="54" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="423"><net_src comp="82" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="428"><net_src comp="162" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="433"><net_src comp="168" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="439"><net_src comp="54" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="444"><net_src comp="82" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="449"><net_src comp="177" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="454"><net_src comp="234" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="461"><net_src comp="240" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="467"><net_src comp="295" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="67" pin=1"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="470"><net_src comp="464" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="474"><net_src comp="301" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="480"><net_src comp="356" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="362" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pool_to_flat_streams_1 | {11 }
 - Input state : 
	Port: max_pooling.1 : conv_to_pool_streams_1 | {1 2 3 4 }
  - Chain level:
	State 1
		store_ln15 : 1
		indvar_flatten_load : 1
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		icmp_ln28 : 1
		store_ln15 : 3
	State 2
		tmp_s : 1
		icmp_ln28_80 : 1
		icmp_ln28_81 : 1
	State 3
		and_ln28 : 1
		pool_43 : 1
		icmp_ln28_84 : 1
		icmp_ln28_85 : 1
	State 4
		tmp_48 : 1
		icmp_ln28_88 : 1
		icmp_ln28_89 : 1
	State 5
		tmp_47 : 1
		trunc_ln28_38 : 1
		icmp_ln28_82 : 2
		icmp_ln28_83 : 2
		or_ln28_38 : 3
		and_ln28_37 : 3
		and_ln28_38 : 3
		pool_45 : 3
	State 6
	State 7
		tmp_51 : 1
	State 8
		tmp_50 : 1
		trunc_ln28_40 : 1
		icmp_ln28_86 : 2
		icmp_ln28_87 : 2
		or_ln28_40 : 3
		and_ln28_39 : 3
		and_ln28_40 : 3
		pool_47 : 3
	State 9
		tmp_54 : 1
	State 10
		tmp_53 : 1
		trunc_ln28_42 : 1
		icmp_ln28_90 : 2
		icmp_ln28_91 : 2
		or_ln28_42 : 3
		and_ln28_41 : 3
		and_ln28_42 : 3
		pool_49 : 3
	State 11
		write_ln173 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        grp_fu_82        |    0    |    11   |
|          |     icmp_ln15_fu_100    |    0    |    11   |
|          |   icmp_ln28_79_fu_126   |    0    |    15   |
|          |   icmp_ln28_81_fu_135   |    0    |    15   |
|          |   icmp_ln28_85_fu_162   |    0    |    15   |
|   icmp   |   icmp_ln28_89_fu_177   |    0    |    15   |
|          |   icmp_ln28_82_fu_204   |    0    |    11   |
|          |   icmp_ln28_83_fu_210   |    0    |    15   |
|          |   icmp_ln28_86_fu_265   |    0    |    11   |
|          |   icmp_ln28_87_fu_271   |    0    |    15   |
|          |   icmp_ln28_90_fu_326   |    0    |    11   |
|          |   icmp_ln28_91_fu_332   |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |      pool_43_fu_151     |    0    |    32   |
|  select  |      pool_45_fu_234     |    0    |    32   |
|          |      pool_47_fu_295     |    0    |    32   |
|          |      pool_49_fu_356     |    0    |    32   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln15_fu_106     |    0    |    15   |
|----------|-------------------------|---------|---------|
|          |      or_ln28_fu_141     |    0    |    2    |
|          |    or_ln28_37_fu_200    |    0    |    2    |
|          |    or_ln28_38_fu_216    |    0    |    2    |
|    or    |    or_ln28_39_fu_261    |    0    |    2    |
|          |    or_ln28_40_fu_277    |    0    |    2    |
|          |    or_ln28_41_fu_322    |    0    |    2    |
|          |    or_ln28_42_fu_338    |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |     and_ln28_fu_145     |    0    |    2    |
|          |    and_ln28_37_fu_222   |    0    |    2    |
|          |    and_ln28_38_fu_228   |    0    |    2    |
|    and   |    and_ln28_39_fu_283   |    0    |    2    |
|          |    and_ln28_40_fu_289   |    0    |    2    |
|          |    and_ln28_41_fu_344   |    0    |    2    |
|          |    and_ln28_42_fu_350   |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |      grp_read_fu_54     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln173_write_fu_60 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   fcmp   |        grp_fu_67        |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        grp_fu_72        |    0    |    0    |
|partselect|      tmp_47_fu_186      |    0    |    0    |
|          |      tmp_50_fu_247      |    0    |    0    |
|          |      tmp_53_fu_308      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln28_fu_112    |    0    |    0    |
|          |   trunc_ln28_37_fu_131  |    0    |    0    |
|          |   trunc_ln28_39_fu_158  |    0    |    0    |
|   trunc  |   trunc_ln28_41_fu_173  |    0    |    0    |
|          |   trunc_ln28_38_fu_196  |    0    |    0    |
|          |   trunc_ln28_40_fu_257  |    0    |    0    |
|          |   trunc_ln28_42_fu_318  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   331   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|conv_to_pool_streams_1_read_2_reg_415|   32   |
|conv_to_pool_streams_1_read_3_reg_436|   32   |
|          icmp_ln15_reg_373          |    1   |
|         icmp_ln28_79_reg_393        |    1   |
|         icmp_ln28_80_reg_398        |    1   |
|         icmp_ln28_81_reg_403        |    1   |
|         icmp_ln28_84_reg_420        |    1   |
|         icmp_ln28_85_reg_425        |    1   |
|         icmp_ln28_88_reg_441        |    1   |
|         icmp_ln28_89_reg_446        |    1   |
|          icmp_ln28_reg_382          |    1   |
|        indvar_flatten_reg_366       |    8   |
|           pool_43_reg_408           |   32   |
|           pool_45_reg_451           |   32   |
|           pool_47_reg_464           |   32   |
|           pool_49_reg_477           |   32   |
|                reg_88               |   32   |
|            tmp_68_reg_387           |   32   |
|            tmp_69_reg_430           |   32   |
|            tmp_70_reg_458           |   32   |
|            tmp_71_reg_471           |   32   |
|          trunc_ln28_reg_377         |   23   |
+-------------------------------------+--------+
|                Total                |   392  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_67 |  p0  |   8  |  32  |   256  ||    33   |
| grp_fu_67 |  p1  |   4  |  32  |   128  ||    17   |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   384  || 3.47943 ||    50   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   331  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   50   |
|  Register |    -   |   392  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   392  |   381  |
+-----------+--------+--------+--------+
