m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_decrementer/simulation/modelsim
vandgate
Z1 !s110 1697883844
!i10b 1
!s100 Bk]_:=Vg=hM<efEXHG42g3
ITLG>JK3eJA0HjeTfFB5Le3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1697883780
Z4 8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_decrementer/sixteen_bit_decrementer.v
Z5 FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_decrementer/sixteen_bit_decrementer.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1697883844.000000
Z8 !s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_decrementer/sixteen_bit_decrementer.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_decrementer|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_decrementer/sixteen_bit_decrementer.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work {+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_decrementer}
Z12 tCvgOpt 0
vfull_add
R1
!i10b 1
!s100 fkYJfSed1fSQP5VHCnzh31
I`>KHWCFioMaIf72XLVKG?1
R2
R0
R3
R4
R5
L0 28
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vhalf_add
R1
!i10b 1
!s100 kE:mIaT24[5zoTRSIDmjW3
I5^<<hlKTmDGJk[_UEjU`z0
R2
R0
R3
R4
R5
L0 23
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vorgate
R1
!i10b 1
!s100 WWMnCi;21BTjm1oZE];^11
IF[?DN_@5JnCjX62;Zfz_[2
R2
R0
R3
R4
R5
L0 7
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vsixteen_bit_decrementer
R1
!i10b 1
!s100 K3_XbOzGYX^D^GDWZIR6S3
I<P`noH2QF[EPTkR>PicQg2
R2
R0
R3
R4
R5
L0 36
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vsixteen_bit_decrementer_test
!s110 1697883845
!i10b 1
!s100 =bO3fi30dU]=XWLef::[H0
IBKeTL[C6nSeOISWL7_S[j0
R2
R0
w1697883585
8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_decrementer/sixteen_bit_decrementer_test.v
FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_decrementer/sixteen_bit_decrementer_test.v
L0 1
R6
r1
!s85 0
31
!s108 1697883845.000000
!s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_decrementer/sixteen_bit_decrementer_test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_decrementer|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_decrementer/sixteen_bit_decrementer_test.v|
!i113 1
R10
R11
R12
vxorgate
R1
!i10b 1
!s100 YeZ3TaYHlYPI>WVeMORj12
I2CYzO^WFi?QGU>Mam`MGk1
R2
R0
R3
R4
R5
L0 14
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
