Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jul  5 08:36:12 2019
| Host         : travis-job-c72d2947-c115-4aee-a57f-f31d78d9673d running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.433        0.000                      0                11932        0.052        0.000                      0                11930        0.264        0.000                       0                  3919  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  eth_clk        {0.000 20.000}       40.000          25.000          
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     2  
  eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  pll_clk200           3.004        0.000                      0                   13        0.180        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.433        0.000                      0                11917        0.052        0.000                      0                11917        3.750        0.000                       0                  3821  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.666        0.000                      0                    1                                                                        
              sys_clk             2.392        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk
  To Clock:  eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.580ns (29.414%)  route 1.392ns (70.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.392     8.052    reset_counter[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.124     8.176 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.176    reset_counter0[0]
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X62Y26         FDSE (Setup_fdse_C_D)        0.029    11.180    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.180    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.580ns (29.533%)  route 1.384ns (70.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.384     8.044    reset_counter[0]
    SLICE_X62Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.168 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.168    reset_counter[2]_i_1_n_0
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X62Y26         FDSE (Setup_fdse_C_D)        0.031    11.182    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.182    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.024ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.606ns (30.333%)  route 1.392ns (69.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.392     8.052    reset_counter[0]
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.150     8.202 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.202    reset_counter[1]_i_1_n_0
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X62Y26         FDSE (Setup_fdse_C_D)        0.075    11.226    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -8.202    
  -------------------------------------------------------------------
                         slack                                  3.024    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.608ns (30.523%)  route 1.384ns (69.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.384     8.044    reset_counter[0]
    SLICE_X62Y26         LUT4 (Prop_lut4_I1_O)        0.152     8.196 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     8.196    reset_counter[3]_i_2_n_0
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X62Y26         FDSE (Setup_fdse_C_D)        0.075    11.226    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.226    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.076%)  route 1.074ns (64.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.543    reset_counter[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.667 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.857    reset_counter[3]_i_1_n_0
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X62Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.076%)  route 1.074ns (64.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.543    reset_counter[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.667 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.857    reset_counter[3]_i_1_n_0
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X62Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.076%)  route 1.074ns (64.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.543    reset_counter[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.667 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.857    reset_counter[3]_i_1_n_0
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X62Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.654ns  (logic 0.580ns (35.076%)  route 1.074ns (64.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.204ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.622     6.204    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.456     6.660 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.883     7.543    reset_counter[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.667 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.857    reset_counter[3]_i_1_n_0
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.347    11.204    
                         clock uncertainty           -0.053    11.151    
    SLICE_X62Y26         FDSE (Setup_fdse_C_CE)      -0.205    10.946    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.419ns (39.541%)  route 0.641ns (60.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.419     6.628 r  FDPE_3/Q
                         net (fo=5, routed)           0.641     7.268    clk200_rst
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X62Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.419ns (39.541%)  route 0.641ns (60.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.209ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.627     6.209    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.419     6.628 r  FDPE_3/Q
                         net (fo=5, routed)           0.641     7.268    clk200_rst
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X62Y26         FDSE (Setup_fdse_C_S)       -0.604    10.525    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.525    
                         arrival time                          -7.268    
  -------------------------------------------------------------------
                         slack                                  3.257    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.098     2.097    reset_counter[0]
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.142 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.142    ic_reset_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X63Y26         FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.091     1.962    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.999%)  route 0.183ns (49.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.183     2.182    reset_counter[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.049     2.231 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.231    reset_counter[3]_i_2_n_0
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X62Y26         FDSE (Hold_fdse_C_D)         0.107     1.965    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.231    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.468%)  route 0.183ns (49.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.141     1.999 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.183     2.182    reset_counter[2]
    SLICE_X62Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.227 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.227    reset_counter[2]_i_1_n_0
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X62Y26         FDSE (Hold_fdse_C_D)         0.092     1.950    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.005%)  route 0.238ns (64.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.989 r  FDPE_3/Q
                         net (fo=5, routed)           0.238     2.227    clk200_rst
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X62Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.005%)  route 0.238ns (64.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.989 r  FDPE_3/Q
                         net (fo=5, routed)           0.238     2.227    clk200_rst
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X62Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.005%)  route 0.238ns (64.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.989 r  FDPE_3/Q
                         net (fo=5, routed)           0.238     2.227    clk200_rst
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X62Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.005%)  route 0.238ns (64.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     1.861    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.989 r  FDPE_3/Q
                         net (fo=5, routed)           0.238     2.227    clk200_rst
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.871    
    SLICE_X62Y26         FDSE (Hold_fdse_C_S)        -0.072     1.799    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.226ns (56.071%)  route 0.177ns (43.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.128     1.986 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.121     2.107    reset_counter[3]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.098     2.205 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.261    reset_counter[3]_i_1_n_0
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X62Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.226ns (56.071%)  route 0.177ns (43.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.128     1.986 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.121     2.107    reset_counter[3]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.098     2.205 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.261    reset_counter[3]_i_1_n_0
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X62Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.226ns (56.071%)  route 0.177ns (43.929%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.585     1.858    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDSE (Prop_fdse_C_Q)         0.128     1.986 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.121     2.107    reset_counter[3]
    SLICE_X62Y26         LUT4 (Prop_lut4_I3_O)        0.098     2.205 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.261    reset_counter[3]_i_1_n_0
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X62Y26         FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.858    
    SLICE_X62Y26         FDSE (Hold_fdse_C_CE)       -0.039     1.819    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y29     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y29     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y26     reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y26     reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y26     reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X62Y26     reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X63Y26     ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y26     ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X63Y26     ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y29     FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X62Y26     reset_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine1_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.267ns  (logic 2.532ns (27.323%)  route 6.735ns (72.677%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 11.452 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        1.569     1.569    sys_clk
    SLICE_X45Y3          FDRE                                         r  basesoc_sdram_bankmachine1_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  basesoc_sdram_bankmachine1_row_reg[4]/Q
                         net (fo=1, routed)           0.832     2.820    basesoc_sdram_bankmachine1_row_reg_n_0_[4]
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.299     3.119 r  basesoc_sdram_bankmachine1_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.119    basesoc_sdram_bankmachine1_twtpcon_ready_i_10_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.669 r  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.669    basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.940 f  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.281     5.221    basesoc_sdram_bankmachine1_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.594 r  basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2/O
                         net (fo=5, routed)           0.819     6.413    basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.537 r  basesoc_sdram_choose_req_grant[2]_i_10/O
                         net (fo=13, routed)          0.795     7.332    basesoc_sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.456 r  basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.761     8.217    basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.341 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=21, routed)          0.960     9.301    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X53Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.425 r  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.662    10.087    minerva_cpu/loadstore/basesoc_sdram_bankmachine2_cmd_buffer_valid_n_reg
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  minerva_cpu/loadstore/basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.625    10.836    minerva_cpu_n_106
    SLICE_X49Y10         FDRE                                         r  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3821, routed)        1.452    11.452    sys_clk
    SLICE_X49Y10         FDRE                                         r  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.531    
                         clock uncertainty           -0.057    11.475    
    SLICE_X49Y10         FDRE (Setup_fdre_C_CE)      -0.205    11.270    basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.270    
                         arrival time                         -10.836    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine1_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 2.532ns (27.467%)  route 6.686ns (72.533%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        1.569     1.569    sys_clk
    SLICE_X45Y3          FDRE                                         r  basesoc_sdram_bankmachine1_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  basesoc_sdram_bankmachine1_row_reg[4]/Q
                         net (fo=1, routed)           0.832     2.820    basesoc_sdram_bankmachine1_row_reg_n_0_[4]
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.299     3.119 r  basesoc_sdram_bankmachine1_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.119    basesoc_sdram_bankmachine1_twtpcon_ready_i_10_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.669 r  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.669    basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.940 f  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.281     5.221    basesoc_sdram_bankmachine1_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.594 r  basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2/O
                         net (fo=5, routed)           0.819     6.413    basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.537 r  basesoc_sdram_choose_req_grant[2]_i_10/O
                         net (fo=13, routed)          0.795     7.332    basesoc_sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.456 r  basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.761     8.217    basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.341 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=21, routed)          0.939     9.279    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X55Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.403 r  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.680    10.083    minerva_cpu/loadstore/basesoc_sdram_bankmachine0_cmd_buffer_valid_n_reg
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.207 r  minerva_cpu/loadstore/basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.581    10.788    minerva_cpu_n_108
    SLICE_X53Y6          FDRE                                         r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3821, routed)        1.455    11.455    sys_clk
    SLICE_X53Y6          FDRE                                         r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X53Y6          FDRE (Setup_fdre_C_CE)      -0.205    11.273    basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine1_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 2.532ns (27.467%)  route 6.686ns (72.533%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        1.569     1.569    sys_clk
    SLICE_X45Y3          FDRE                                         r  basesoc_sdram_bankmachine1_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  basesoc_sdram_bankmachine1_row_reg[4]/Q
                         net (fo=1, routed)           0.832     2.820    basesoc_sdram_bankmachine1_row_reg_n_0_[4]
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.299     3.119 r  basesoc_sdram_bankmachine1_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.119    basesoc_sdram_bankmachine1_twtpcon_ready_i_10_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.669 r  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.669    basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.940 f  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.281     5.221    basesoc_sdram_bankmachine1_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.594 r  basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2/O
                         net (fo=5, routed)           0.819     6.413    basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.537 r  basesoc_sdram_choose_req_grant[2]_i_10/O
                         net (fo=13, routed)          0.795     7.332    basesoc_sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.456 r  basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.761     8.217    basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.341 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=21, routed)          0.939     9.279    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X55Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.403 r  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.680    10.083    minerva_cpu/loadstore/basesoc_sdram_bankmachine0_cmd_buffer_valid_n_reg
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.207 r  minerva_cpu/loadstore/basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.581    10.788    minerva_cpu_n_108
    SLICE_X53Y6          FDRE                                         r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3821, routed)        1.455    11.455    sys_clk
    SLICE_X53Y6          FDRE                                         r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X53Y6          FDRE (Setup_fdre_C_CE)      -0.205    11.273    basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine1_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 2.532ns (27.467%)  route 6.686ns (72.533%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        1.569     1.569    sys_clk
    SLICE_X45Y3          FDRE                                         r  basesoc_sdram_bankmachine1_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  basesoc_sdram_bankmachine1_row_reg[4]/Q
                         net (fo=1, routed)           0.832     2.820    basesoc_sdram_bankmachine1_row_reg_n_0_[4]
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.299     3.119 r  basesoc_sdram_bankmachine1_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.119    basesoc_sdram_bankmachine1_twtpcon_ready_i_10_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.669 r  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.669    basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.940 f  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.281     5.221    basesoc_sdram_bankmachine1_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.594 r  basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2/O
                         net (fo=5, routed)           0.819     6.413    basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.537 r  basesoc_sdram_choose_req_grant[2]_i_10/O
                         net (fo=13, routed)          0.795     7.332    basesoc_sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.456 r  basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.761     8.217    basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.341 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=21, routed)          0.939     9.279    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X55Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.403 r  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.680    10.083    minerva_cpu/loadstore/basesoc_sdram_bankmachine0_cmd_buffer_valid_n_reg
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.207 r  minerva_cpu/loadstore/basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.581    10.788    minerva_cpu_n_108
    SLICE_X53Y6          FDRE                                         r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3821, routed)        1.455    11.455    sys_clk
    SLICE_X53Y6          FDRE                                         r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X53Y6          FDRE (Setup_fdre_C_CE)      -0.205    11.273    basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -10.788    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine1_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.532ns (27.585%)  route 6.647ns (72.415%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        1.569     1.569    sys_clk
    SLICE_X45Y3          FDRE                                         r  basesoc_sdram_bankmachine1_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  basesoc_sdram_bankmachine1_row_reg[4]/Q
                         net (fo=1, routed)           0.832     2.820    basesoc_sdram_bankmachine1_row_reg_n_0_[4]
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.299     3.119 r  basesoc_sdram_bankmachine1_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.119    basesoc_sdram_bankmachine1_twtpcon_ready_i_10_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.669 r  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.669    basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.940 f  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.281     5.221    basesoc_sdram_bankmachine1_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.594 r  basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2/O
                         net (fo=5, routed)           0.819     6.413    basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.537 r  basesoc_sdram_choose_req_grant[2]_i_10/O
                         net (fo=13, routed)          0.795     7.332    basesoc_sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.456 r  basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.761     8.217    basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.341 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=21, routed)          0.929     9.270    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.394 r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.700    10.094    minerva_cpu/loadstore/basesoc_sdram_bankmachine6_cmd_buffer_valid_n_reg
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.218 r  minerva_cpu/loadstore/basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.531    10.748    minerva_cpu_n_103
    SLICE_X49Y5          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3821, routed)        1.454    11.454    sys_clk
    SLICE_X49Y5          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X49Y5          FDRE (Setup_fdre_C_CE)      -0.205    11.272    basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine1_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.532ns (27.585%)  route 6.647ns (72.415%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        1.569     1.569    sys_clk
    SLICE_X45Y3          FDRE                                         r  basesoc_sdram_bankmachine1_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  basesoc_sdram_bankmachine1_row_reg[4]/Q
                         net (fo=1, routed)           0.832     2.820    basesoc_sdram_bankmachine1_row_reg_n_0_[4]
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.299     3.119 r  basesoc_sdram_bankmachine1_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.119    basesoc_sdram_bankmachine1_twtpcon_ready_i_10_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.669 r  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.669    basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.940 f  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.281     5.221    basesoc_sdram_bankmachine1_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.594 r  basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2/O
                         net (fo=5, routed)           0.819     6.413    basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.537 r  basesoc_sdram_choose_req_grant[2]_i_10/O
                         net (fo=13, routed)          0.795     7.332    basesoc_sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.456 r  basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.761     8.217    basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.341 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=21, routed)          0.929     9.270    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.394 r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.700    10.094    minerva_cpu/loadstore/basesoc_sdram_bankmachine6_cmd_buffer_valid_n_reg
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.218 r  minerva_cpu/loadstore/basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.531    10.748    minerva_cpu_n_103
    SLICE_X49Y5          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3821, routed)        1.454    11.454    sys_clk
    SLICE_X49Y5          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]/C
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X49Y5          FDRE (Setup_fdre_C_CE)      -0.205    11.272    basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine1_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.532ns (27.585%)  route 6.647ns (72.415%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        1.569     1.569    sys_clk
    SLICE_X45Y3          FDRE                                         r  basesoc_sdram_bankmachine1_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  basesoc_sdram_bankmachine1_row_reg[4]/Q
                         net (fo=1, routed)           0.832     2.820    basesoc_sdram_bankmachine1_row_reg_n_0_[4]
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.299     3.119 r  basesoc_sdram_bankmachine1_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.119    basesoc_sdram_bankmachine1_twtpcon_ready_i_10_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.669 r  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.669    basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.940 f  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.281     5.221    basesoc_sdram_bankmachine1_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.594 r  basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2/O
                         net (fo=5, routed)           0.819     6.413    basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.537 r  basesoc_sdram_choose_req_grant[2]_i_10/O
                         net (fo=13, routed)          0.795     7.332    basesoc_sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.456 r  basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.761     8.217    basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.341 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=21, routed)          0.929     9.270    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.394 r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.700    10.094    minerva_cpu/loadstore/basesoc_sdram_bankmachine6_cmd_buffer_valid_n_reg
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.218 r  minerva_cpu/loadstore/basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.531    10.748    minerva_cpu_n_103
    SLICE_X49Y5          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3821, routed)        1.454    11.454    sys_clk
    SLICE_X49Y5          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X49Y5          FDRE (Setup_fdre_C_CE)      -0.205    11.272    basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine1_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.532ns (27.585%)  route 6.647ns (72.415%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 11.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        1.569     1.569    sys_clk
    SLICE_X45Y3          FDRE                                         r  basesoc_sdram_bankmachine1_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  basesoc_sdram_bankmachine1_row_reg[4]/Q
                         net (fo=1, routed)           0.832     2.820    basesoc_sdram_bankmachine1_row_reg_n_0_[4]
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.299     3.119 r  basesoc_sdram_bankmachine1_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.119    basesoc_sdram_bankmachine1_twtpcon_ready_i_10_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.669 r  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.669    basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.940 f  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.281     5.221    basesoc_sdram_bankmachine1_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.594 r  basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2/O
                         net (fo=5, routed)           0.819     6.413    basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.537 r  basesoc_sdram_choose_req_grant[2]_i_10/O
                         net (fo=13, routed)          0.795     7.332    basesoc_sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.456 r  basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.761     8.217    basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.341 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=21, routed)          0.929     9.270    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I1_O)        0.124     9.394 r  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.700    10.094    minerva_cpu/loadstore/basesoc_sdram_bankmachine6_cmd_buffer_valid_n_reg
    SLICE_X51Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.218 r  minerva_cpu/loadstore/basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.531    10.748    minerva_cpu_n_103
    SLICE_X49Y5          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3821, routed)        1.454    11.454    sys_clk
    SLICE_X49Y5          FDRE                                         r  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]/C
                         clock pessimism              0.079    11.533    
                         clock uncertainty           -0.057    11.477    
    SLICE_X49Y5          FDRE (Setup_fdre_C_CE)      -0.205    11.272    basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.272    
                         arrival time                         -10.748    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine1_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 2.532ns (27.619%)  route 6.636ns (72.381%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 11.455 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        1.569     1.569    sys_clk
    SLICE_X45Y3          FDRE                                         r  basesoc_sdram_bankmachine1_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  basesoc_sdram_bankmachine1_row_reg[4]/Q
                         net (fo=1, routed)           0.832     2.820    basesoc_sdram_bankmachine1_row_reg_n_0_[4]
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.299     3.119 r  basesoc_sdram_bankmachine1_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.119    basesoc_sdram_bankmachine1_twtpcon_ready_i_10_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.669 r  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.669    basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.940 f  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.281     5.221    basesoc_sdram_bankmachine1_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.594 r  basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2/O
                         net (fo=5, routed)           0.819     6.413    basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.537 r  basesoc_sdram_choose_req_grant[2]_i_10/O
                         net (fo=13, routed)          0.795     7.332    basesoc_sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.456 r  basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.761     8.217    basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.341 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=21, routed)          0.939     9.279    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X55Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.403 r  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.680    10.083    minerva_cpu/loadstore/basesoc_sdram_bankmachine0_cmd_buffer_valid_n_reg
    SLICE_X53Y6          LUT6 (Prop_lut6_I1_O)        0.124    10.207 r  minerva_cpu/loadstore/basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.530    10.737    minerva_cpu_n_108
    SLICE_X53Y5          FDRE                                         r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3821, routed)        1.455    11.455    sys_clk
    SLICE_X53Y5          FDRE                                         r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]/C
                         clock pessimism              0.079    11.534    
                         clock uncertainty           -0.057    11.478    
    SLICE_X53Y5          FDRE (Setup_fdre_C_CE)      -0.205    11.273    basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.273    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.553ns  (required time - arrival time)
  Source:                 basesoc_sdram_bankmachine1_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.159ns  (logic 2.532ns (27.644%)  route 6.627ns (72.356%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 11.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        1.569     1.569    sys_clk
    SLICE_X45Y3          FDRE                                         r  basesoc_sdram_bankmachine1_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y3          FDRE (Prop_fdre_C_Q)         0.419     1.988 r  basesoc_sdram_bankmachine1_row_reg[4]/Q
                         net (fo=1, routed)           0.832     2.820    basesoc_sdram_bankmachine1_row_reg_n_0_[4]
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.299     3.119 r  basesoc_sdram_bankmachine1_twtpcon_ready_i_10/O
                         net (fo=1, routed)           0.000     3.119    basesoc_sdram_bankmachine1_twtpcon_ready_i_10_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.669 r  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.669    basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_6_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.940 f  basesoc_sdram_bankmachine1_twtpcon_ready_reg_i_5/CO[0]
                         net (fo=4, routed)           1.281     5.221    basesoc_sdram_bankmachine1_row_hit
    SLICE_X58Y9          LUT6 (Prop_lut6_I1_O)        0.373     5.594 r  basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2/O
                         net (fo=5, routed)           0.819     6.413    basesoc_sdram_bankmachine1_twtpcon_count[0]_i_2_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I2_O)        0.124     6.537 r  basesoc_sdram_choose_req_grant[2]_i_10/O
                         net (fo=13, routed)          0.795     7.332    basesoc_sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I3_O)        0.124     7.456 r  basesoc_sdram_bandwidth_cmd_valid_i_2/O
                         net (fo=6, routed)           0.761     8.217    basesoc_sdram_bandwidth_cmd_valid_i_2_n_0
    SLICE_X60Y16         LUT4 (Prop_lut4_I0_O)        0.124     8.341 f  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2/O
                         net (fo=21, routed)          1.077     9.418    basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_i_2_n_0
    SLICE_X50Y8          LUT5 (Prop_lut5_I2_O)        0.124     9.542 r  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_i_2/O
                         net (fo=27, routed)          0.490    10.032    minerva_cpu/loadstore/basesoc_sdram_bankmachine1_cmd_buffer_valid_n_reg
    SLICE_X49Y7          LUT6 (Prop_lut6_I1_O)        0.124    10.156 r  minerva_cpu/loadstore/basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_i_1/O
                         net (fo=4, routed)           0.573    10.729    minerva_cpu_n_107
    SLICE_X47Y7          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3821, routed)        1.450    11.450    sys_clk
    SLICE_X47Y7          FDRE                                         r  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]/C
                         clock pessimism              0.093    11.543    
                         clock uncertainty           -0.057    11.487    
    SLICE_X47Y7          FDRE (Setup_fdre_C_CE)      -0.205    11.282    basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.282    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  0.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 a7ddrphy_bitslip5_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_phaseinjector2_status_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.187%)  route 0.249ns (63.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.591     0.591    sys_clk
    SLICE_X61Y50         FDRE                                         r  a7ddrphy_bitslip5_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  a7ddrphy_bitslip5_o_reg[4]/Q
                         net (fo=2, routed)           0.249     0.980    basesoc_sdram_master_p2_rddata[5]
    SLICE_X60Y44         FDRE                                         r  basesoc_sdram_phaseinjector2_status_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.866     0.866    sys_clk
    SLICE_X60Y44         FDRE                                         r  basesoc_sdram_phaseinjector2_status_reg[5]/C
                         clock pessimism              0.000     0.866    
    SLICE_X60Y44         FDRE (Hold_fdre_C_D)         0.063     0.929    basesoc_sdram_phaseinjector2_status_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dna_status_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dna_status_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.539%)  route 0.245ns (63.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.563     0.563    sys_clk
    SLICE_X33Y39         FDRE                                         r  dna_status_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  dna_status_reg[46]/Q
                         net (fo=2, routed)           0.245     0.948    dna_status_reg_n_0_[46]
    SLICE_X37Y39         FDRE                                         r  dna_status_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.832     0.832    sys_clk
    SLICE_X37Y39         FDRE                                         r  dna_status_reg[47]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.070     0.897    dna_status_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 a7ddrphy_bitslip2_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            basesoc_sdram_phaseinjector2_status_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.127%)  route 0.249ns (63.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.592     0.592    sys_clk
    SLICE_X63Y50         FDRE                                         r  a7ddrphy_bitslip2_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  a7ddrphy_bitslip2_o_reg[5]/Q
                         net (fo=2, routed)           0.249     0.982    basesoc_sdram_master_p2_rddata[18]
    SLICE_X60Y46         FDRE                                         r  basesoc_sdram_phaseinjector2_status_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.866     0.866    sys_clk
    SLICE_X60Y46         FDRE                                         r  basesoc_sdram_phaseinjector2_status_reg[18]/C
                         clock pessimism              0.000     0.866    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.052     0.918    basesoc_sdram_phaseinjector2_status_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 minerva_cpu/payload__pc$43_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minerva_cpu/exception/mepc_r__value_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.529%)  route 0.222ns (51.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.555     0.555    minerva_cpu/clk100
    SLICE_X38Y21         FDRE                                         r  minerva_cpu/payload__pc$43_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  minerva_cpu/payload__pc$43_reg[13]/Q
                         net (fo=4, routed)           0.222     0.940    minerva_cpu/loadstore/payload__pc$43_reg[29][13]
    SLICE_X35Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.985 r  minerva_cpu/loadstore/mepc_r__value[15]_i_1/O
                         net (fo=1, routed)           0.000     0.985    minerva_cpu/exception/D[15]
    SLICE_X35Y21         FDRE                                         r  minerva_cpu/exception/mepc_r__value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.821     0.821    minerva_cpu/exception/clk100
    SLICE_X35Y21         FDRE                                         r  minerva_cpu/exception/mepc_r__value_reg[15]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.091     0.907    minerva_cpu/exception/mepc_r__value_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 minerva_cpu/payload__pc$43_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minerva_cpu/exception/mepc_r__value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.922%)  route 0.247ns (57.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.556     0.556    minerva_cpu/clk100
    SLICE_X40Y20         FDRE                                         r  minerva_cpu/payload__pc$43_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  minerva_cpu/payload__pc$43_reg[8]/Q
                         net (fo=4, routed)           0.247     0.944    minerva_cpu/loadstore/payload__pc$43_reg[29][8]
    SLICE_X35Y19         LUT6 (Prop_lut6_I3_O)        0.045     0.989 r  minerva_cpu/loadstore/mepc_r__value[10]_i_1/O
                         net (fo=1, routed)           0.000     0.989    minerva_cpu/exception/D[10]
    SLICE_X35Y19         FDRE                                         r  minerva_cpu/exception/mepc_r__value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.823     0.823    minerva_cpu/exception/clk100
    SLICE_X35Y19         FDRE                                         r  minerva_cpu/exception/mepc_r__value_reg[10]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.091     0.909    minerva_cpu/exception/mepc_r__value_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 basesoc_uart_phy_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.563     0.563    sys_clk
    SLICE_X40Y39         FDRE                                         r  basesoc_uart_phy_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  basesoc_uart_phy_source_payload_data_reg[2]/Q
                         net (fo=1, routed)           0.104     0.807    storage_1_reg_0_15_0_5/DIB0
    SLICE_X42Y39         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.833     0.833    storage_1_reg_0_15_0_5/WCLK
    SLICE_X42Y39         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.254     0.579    
    SLICE_X42Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.725    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.568     0.568    sys_clk
    SLICE_X57Y11         FDRE                                         r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.265     0.974    storage_2_reg_0_7_6_11/ADDRD1
    SLICE_X56Y11         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.837     0.837    storage_2_reg_0_7_6_11/WCLK
    SLICE_X56Y11         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.256     0.581    
    SLICE_X56Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.890    storage_2_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.568     0.568    sys_clk
    SLICE_X57Y11         FDRE                                         r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.265     0.974    storage_2_reg_0_7_6_11/ADDRD1
    SLICE_X56Y11         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.837     0.837    storage_2_reg_0_7_6_11/WCLK
    SLICE_X56Y11         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMA_D1/CLK
                         clock pessimism             -0.256     0.581    
    SLICE_X56Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.890    storage_2_reg_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.568     0.568    sys_clk
    SLICE_X57Y11         FDRE                                         r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.265     0.974    storage_2_reg_0_7_6_11/ADDRD1
    SLICE_X56Y11         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.837     0.837    storage_2_reg_0_7_6_11/WCLK
    SLICE_X56Y11         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB/CLK
                         clock pessimism             -0.256     0.581    
    SLICE_X56Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.890    storage_2_reg_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_6_11/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.716%)  route 0.265ns (65.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.568     0.568    sys_clk
    SLICE_X57Y11         FDRE                                         r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[1]/Q
                         net (fo=34, routed)          0.265     0.974    storage_2_reg_0_7_6_11/ADDRD1
    SLICE_X56Y11         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3821, routed)        0.837     0.837    storage_2_reg_0_7_6_11/WCLK
    SLICE_X56Y11         RAMD32                                       r  storage_2_reg_0_7_6_11/RAMB_D1/CLK
                         clock pessimism             -0.256     0.581    
    SLICE_X56Y11         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.890    storage_2_reg_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12  data_mem_grain15_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y12  data_mem_grain1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   mem_1_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   mem_1_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   mem_1_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   memadr_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y6   tag_mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  minerva_cpu/gprf_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  minerva_cpu/gprf_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  minerva_cpu/gprf_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  minerva_cpu/gprf_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  minerva_cpu/gprf_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  minerva_cpu/gprf_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  minerva_cpu/gprf_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  minerva_cpu/gprf_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39  storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y39  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5   storage_3_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5   storage_3_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5   storage_3_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5   storage_3_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5   storage_3_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5   storage_3_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5   storage_3_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y5   storage_3_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y4   storage_3_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y4   storage_3_reg_0_7_18_21/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y29         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.588     3.861    clk200_clk
    SLICE_X65Y29         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.861    
                         clock uncertainty           -0.125     3.737    
    SLICE_X65Y29         FDPE (Setup_fdpe_C_D)       -0.005     3.732    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.732    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.666    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.392ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.593ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y34         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3821, routed)        0.593     2.593    sys_clk
    SLICE_X65Y34         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.593    
                         clock uncertainty           -0.129     2.463    
    SLICE_X65Y34         FDPE (Setup_fdpe_C_D)       -0.005     2.458    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.458    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.392    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |     0.229 (r) | FAST    |     1.852 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     3.150 (r) | SLOW    |    -0.607 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     4.449 (r) | SLOW    |    -1.222 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     3.179 (r) | SLOW    |    -0.346 (r) | FAST    |            |
sys_clk   | user_btn0        | FDRE           | -        |     6.758 (r) | SLOW    |    -1.894 (r) | FAST    |            |
sys_clk   | user_btn1        | FDRE           | -        |     6.900 (r) | SLOW    |    -1.837 (r) | FAST    |            |
sys_clk   | user_btn2        | FDRE           | -        |     6.568 (r) | SLOW    |    -1.847 (r) | FAST    |            |
sys_clk   | user_btn3        | FDRE           | -        |     6.692 (r) | SLOW    |    -1.806 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |     5.316 (r) | SLOW    |    -1.593 (r) | FAST    |            |
sys_clk   | user_sw1         | FDRE           | -        |     5.401 (r) | SLOW    |    -1.539 (r) | FAST    |            |
sys_clk   | user_sw2         | FDRE           | -        |     5.017 (r) | SLOW    |    -1.419 (r) | FAST    |            |
sys_clk   | user_sw3         | FDRE           | -        |     4.411 (r) | SLOW    |    -1.163 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | eth_clk       |
clk100    | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | eth_clk       |
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.200 (r) | SLOW    |      1.867 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.665 (r) | SLOW    |      2.086 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      7.657 (r) | SLOW    |      2.078 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      6.890 (r) | SLOW    |      1.728 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.353 (r) | SLOW    |      1.939 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      7.807 (r) | SLOW    |      2.160 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.050 (r) | SLOW    |      1.805 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      7.192 (r) | SLOW    |      1.864 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.286 (r) | SLOW    |      1.512 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      6.599 (r) | SLOW    |      1.616 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      6.585 (r) | SLOW    |      1.647 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      6.275 (r) | SLOW    |      1.491 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      6.597 (r) | SLOW    |      1.648 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      6.446 (r) | SLOW    |      1.563 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      6.445 (r) | SLOW    |      1.591 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      6.586 (r) | SLOW    |      1.617 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      7.514 (r) | SLOW    |      2.001 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      6.284 (r) | SLOW    |      1.473 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      7.515 (r) | SLOW    |      2.008 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      6.285 (r) | SLOW    |      1.468 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |      9.869 (r) | SLOW    |      3.248 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |      9.985 (r) | SLOW    |      3.084 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     10.525 (r) | SLOW    |      3.274 (r) | FAST    |               |
sys_clk   | user_led0        | FDRE           | -     |      8.450 (r) | SLOW    |      2.692 (r) | FAST    |               |
sys_clk   | user_led1        | FDRE           | -     |      8.542 (r) | SLOW    |      2.702 (r) | FAST    |               |
sys_clk   | user_led2        | FDRE           | -     |      9.629 (r) | SLOW    |      3.259 (r) | FAST    |               |
sys_clk   | user_led3        | FDRE           | -     |      9.634 (r) | SLOW    |      3.239 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         1.996 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.567 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.532 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.200 (r) | SLOW    |   1.867 (r) | FAST    |    0.925 |
ddram_dq[1]        |   7.665 (r) | SLOW    |   2.086 (r) | FAST    |    1.390 |
ddram_dq[2]        |   7.657 (r) | SLOW    |   2.078 (r) | FAST    |    1.382 |
ddram_dq[3]        |   6.890 (r) | SLOW    |   1.728 (r) | FAST    |    0.615 |
ddram_dq[4]        |   7.353 (r) | SLOW    |   1.939 (r) | FAST    |    1.077 |
ddram_dq[5]        |   7.807 (r) | SLOW    |   2.160 (r) | FAST    |    1.532 |
ddram_dq[6]        |   7.050 (r) | SLOW    |   1.805 (r) | FAST    |    0.775 |
ddram_dq[7]        |   7.192 (r) | SLOW    |   1.864 (r) | FAST    |    0.917 |
ddram_dq[8]        |   6.286 (r) | SLOW    |   1.512 (r) | FAST    |    0.021 |
ddram_dq[9]        |   6.599 (r) | SLOW    |   1.616 (r) | FAST    |    0.324 |
ddram_dq[10]       |   6.585 (r) | SLOW    |   1.647 (r) | FAST    |    0.310 |
ddram_dq[11]       |   6.275 (r) | SLOW    |   1.491 (r) | FAST    |    0.000 |
ddram_dq[12]       |   6.597 (r) | SLOW    |   1.648 (r) | FAST    |    0.322 |
ddram_dq[13]       |   6.446 (r) | SLOW    |   1.563 (r) | FAST    |    0.171 |
ddram_dq[14]       |   6.445 (r) | SLOW    |   1.591 (r) | FAST    |    0.170 |
ddram_dq[15]       |   6.586 (r) | SLOW    |   1.617 (r) | FAST    |    0.311 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.807 (r) | SLOW    |   1.491 (r) | FAST    |    1.532 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.231 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.514 (r) | SLOW    |   2.001 (r) | FAST    |    1.230 |
ddram_dqs_n[1]     |   6.284 (r) | SLOW    |   1.473 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.515 (r) | SLOW    |   2.008 (r) | FAST    |    1.231 |
ddram_dqs_p[1]     |   6.285 (r) | SLOW    |   1.468 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.515 (r) | SLOW    |   1.468 (r) | FAST    |    1.231 |
-------------------+-------------+---------+-------------+---------+----------+




