{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1517966576579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1517966576579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 06 19:22:56 2018 " "Processing started: Tue Feb 06 19:22:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1517966576579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1517966576579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_adders -c lab4_adders " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_adders -c lab4_adders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1517966576579 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1517966576813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/ripple_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517966585269 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_adder " "Found entity 2: four_bit_adder" {  } { { "ripple_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/ripple_adder.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517966585269 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "ripple_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/ripple_adder.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517966585269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517966585269 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "lab4_adders_toplevel.sv(14) " "Verilog HDL syntax warning at lab4_adders_toplevel.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "lab4_adders_toplevel.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/lab4_adders_toplevel.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1517966585269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_adders_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_adders_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_adders_toplevel " "Found entity 1: lab4_adders_toplevel" {  } { { "lab4_adders_toplevel.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/lab4_adders_toplevel.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517966585269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517966585269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517966585269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517966585269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "carry_select_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_select_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517966585269 ""} { "Info" "ISGN_ENTITY_NAME" "2 two_one_mux " "Found entity 2: two_one_mux" {  } { { "carry_select_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_select_adder.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517966585269 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_cs_adder " "Found entity 3: four_cs_adder" {  } { { "carry_select_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_select_adder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517966585269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517966585269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file carry_lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517966585285 ""} { "Info" "ISGN_ENTITY_NAME" "2 prop_gen " "Found entity 2: prop_gen" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517966585285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1517966585285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(26) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(26): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 26 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(27) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(27): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 27 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(29) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(29): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 29 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(30) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(30): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 30 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(31) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(31): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 31 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(32) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(32): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 32 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(34) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(34): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 34 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(35) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(35): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 35 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(36) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(36): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 36 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(37) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(37): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 37 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(39) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(39): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 39 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(40) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(40): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 40 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(41) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(41): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 41 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EVRFX_VERI_ID_NOT_A_FUNCTION" "prop_gen carry_lookahead_adder.sv(42) " "Verilog HDL Function Call or Function Declaration error at carry_lookahead_adder.sv(42): identifier \"prop_gen\" is not a function" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/Users/Dean/Documents/ECE 385/lab4_adders/carry_lookahead_adder.sv" 42 0 0 } }  } 0 10153 "Verilog HDL Function Call or Function Declaration error at %2!s!: identifier \"%1!s!\" is not a function" 0 0 "Quartus II" 0 -1 1517966585285 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 14 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1517966585347 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 06 19:23:05 2018 " "Processing ended: Tue Feb 06 19:23:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1517966585347 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1517966585347 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1517966585347 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1517966585347 ""}
