#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Dec 10 21:46:57 2017
# Process ID: 8660
# Current directory: C:/Users/Anahit Sarao/Desktop/SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4936 C:\Users\Anahit Sarao\Desktop\SOC\SOC.xpr
# Log file: C:/Users/Anahit Sarao/Desktop/SOC/vivado.log
# Journal file: C:/Users/Anahit Sarao/Desktop/SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Anahit Sarao/Desktop/SOC/SOC.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 754.609 ; gain = 119.785
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'GPIO_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj GPIO_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b6e0d17acbdc41c19132b76af761a469 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot GPIO_tb_behav xil_defaultlib.GPIO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "GPIO_tb_behav -key {Behavioral:sim_1:Functional:GPIO_tb} -tclbatch {GPIO_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source GPIO_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
GPIO test is successful
INFO: [USF-XSim-96] XSim completed. Design snapshot 'GPIO_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 787.281 ; gain = 11.387
set_property top soc_fpga [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top SOC_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SOC_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SOC_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol LoHi, assumed default net type wire [C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/MIPS.v:265]
INFO: [VRFC 10-2458] undeclared symbol MulLd, assumed default net type wire [C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/MIPS.v:265]
INFO: [VRFC 10-2458] undeclared symbol MultoReg, assumed default net type wire [C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/MIPS.v:266]
INFO: [VRFC 10-2458] undeclared symbol JR, assumed default net type wire [C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/MIPS.v:266]
INFO: [VRFC 10-2458] undeclared symbol PCLink, assumed default net type wire [C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/MIPS.v:266]
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/SOC_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SOC_decoder
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/SOC_decoder.v:29]
INFO: [VRFC 10-311] analyzing module SOC_mux
INFO: [VRFC 10-311] analyzing module SOC_top
INFO: [VRFC 10-2458] undeclared symbol memwrite_to_we, assumed default net type wire [C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/SOC_decoder.v:96]
INFO: [VRFC 10-2458] undeclared symbol disdat, assumed default net type wire [C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/SOC_decoder.v:96]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/fact.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUFF
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-311] analyzing module CNT
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-311] analyzing module DP_fact
INFO: [VRFC 10-311] analyzing module fact_ad
INFO: [VRFC 10-311] analyzing module fact_reg
INFO: [VRFC 10-311] analyzing module fact_top
INFO: [VRFC 10-311] analyzing module Factorial
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-311] analyzing module REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sim_1/new/testing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SOC_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b6e0d17acbdc41c19132b76af761a469 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SOC_tb_behav xil_defaultlib.SOC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dispDat [C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/SOC_decoder.v:96]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SOC_mux
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.SOC_decoder
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.fact_ad
Compiling module xil_defaultlib.fact_reg(w=4)
Compiling module xil_defaultlib.fact_reg(w=1)
Compiling module xil_defaultlib.fact_reg
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.CNT
Compiling module xil_defaultlib.REG
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.MUL
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.BUFF
Compiling module xil_defaultlib.DP_fact
Compiling module xil_defaultlib.Factorial
Compiling module xil_defaultlib.fact_top
Compiling module xil_defaultlib.GPIO_decoder
Compiling module xil_defaultlib.GPIO_reg
Compiling module xil_defaultlib.GPIO_MUX
Compiling module xil_defaultlib.GPIO_top
Compiling module xil_defaultlib.SOC_top
Compiling module xil_defaultlib.SOC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SOC_tb_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Anahit -notrace
couldn't read file "C:/Users/Anahit": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 10 21:54:17 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SOC_tb_behav -key {Behavioral:sim_1:Functional:SOC_tb} -tclbatch {SOC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source SOC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SOC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 819.035 ; gain = 11.191
remove_forces { {/SOC_tb/U1/U2/c/op} {/SOC_tb/U1/U2/c/funct} {/SOC_tb/U1/U2/c/zero} {/SOC_tb/U1/U2/c/memtoreg} {/SOC_tb/U1/U2/c/memwrite} {/SOC_tb/U1/U2/c/pcsrc} {/SOC_tb/U1/U2/c/alusrc} {/SOC_tb/U1/U2/c/regdst} {/SOC_tb/U1/U2/c/regwrite} {/SOC_tb/U1/U2/c/jump} {/SOC_tb/U1/U2/c/LoHi} {/SOC_tb/U1/U2/c/MulLd} {/SOC_tb/U1/U2/c/MultoReg} {/SOC_tb/U1/U2/c/JR} {/SOC_tb/U1/U2/c/PCLink} {/SOC_tb/U1/U2/c/alucontrol} {/SOC_tb/U1/U2/c/aluop} {/SOC_tb/U1/U2/c/branch} }
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SOC_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim/memfile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SOC_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto b6e0d17acbdc41c19132b76af761a469 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SOC_tb_behav xil_defaultlib.SOC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port dispDat [C:/Users/Anahit Sarao/Desktop/SOC/SOC.srcs/sources_1/new/SOC_decoder.v:96]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Anahit Sarao/Desktop/SOC/SOC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SOC_tb_behav -key {Behavioral:sim_1:Functional:SOC_tb} -tclbatch {SOC_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source SOC_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SOC_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 832.098 ; gain = 1.023
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Process appears to be on host 'NHU' and cannot be killed from host 'DESKTOP-HFG85Q1'
2. Process appears to be on host 'NHU' and cannot be killed from host 'DESKTOP-HFG85Q1'

reset_run impl_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 21:57:56 2017...
