
STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000143a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001084  08014538  08014538  00024538  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080155bc  080155bc  000301e8  2**0
                  CONTENTS
  4 .ARM          00000008  080155bc  080155bc  000255bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080155c4  080155c4  000301e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080155c4  080155c4  000255c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080155c8  080155c8  000255c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  080155cc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000301e8  2**0
                  CONTENTS
 10 .bss          000061dc  200001e8  200001e8  000301e8  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200063c4  200063c4  000301e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000301e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001dfe9  00000000  00000000  00030218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a01  00000000  00000000  0004e201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019e8  00000000  00000000  00051c08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001d30  00000000  00000000  000535f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004a2a  00000000  00000000  00055320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001d954  00000000  00000000  00059d4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000db48c  00000000  00000000  0007769e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00152b2a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000083f8  00000000  00000000  00152b7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08014520 	.word	0x08014520

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	08014520 	.word	0x08014520

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ffc:	f005 fe7e 	bl	8006cfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001000:	f000 f850 	bl	80010a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001004:	f000 fb48 	bl	8001698 <MX_GPIO_Init>
  MX_TIM8_Init();
 8001008:	f000 fa72 	bl	80014f0 <MX_TIM8_Init>
  MX_TIM1_Init();
 800100c:	f000 f8d6 	bl	80011bc <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8001010:	f000 fb18 	bl	8001644 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001014:	f000 f8a4 	bl	8001160 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001018:	f000 f96e 	bl	80012f8 <MX_TIM2_Init>
  MX_TIM4_Init();
 800101c:	f000 fa14 	bl	8001448 <MX_TIM4_Init>
  MX_TIM3_Init();
 8001020:	f000 f9be 	bl	80013a0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8001024:	f005 f95a 	bl	80062dc <OLED_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001028:	f00b ffd8 	bl	800cfdc <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800102c:	4a11      	ldr	r2, [pc, #68]	; (8001074 <main+0x7c>)
 800102e:	2100      	movs	r1, #0
 8001030:	4811      	ldr	r0, [pc, #68]	; (8001078 <main+0x80>)
 8001032:	f00c f81d 	bl	800d070 <osThreadNew>
 8001036:	4603      	mov	r3, r0
 8001038:	4a10      	ldr	r2, [pc, #64]	; (800107c <main+0x84>)
 800103a:	6013      	str	r3, [r2, #0]

  /* creation of OLEDTask */
  OLEDTaskHandle = osThreadNew(oled_show, NULL, &OLEDTask_attributes);
 800103c:	4a10      	ldr	r2, [pc, #64]	; (8001080 <main+0x88>)
 800103e:	2100      	movs	r1, #0
 8001040:	4810      	ldr	r0, [pc, #64]	; (8001084 <main+0x8c>)
 8001042:	f00c f815 	bl	800d070 <osThreadNew>
 8001046:	4603      	mov	r3, r0
 8001048:	4a0f      	ldr	r2, [pc, #60]	; (8001088 <main+0x90>)
 800104a:	6013      	str	r3, [r2, #0]

  /* creation of GyroRead */
  GyroReadHandle = osThreadNew(gyro_read, NULL, &GyroRead_attributes);
 800104c:	4a0f      	ldr	r2, [pc, #60]	; (800108c <main+0x94>)
 800104e:	2100      	movs	r1, #0
 8001050:	480f      	ldr	r0, [pc, #60]	; (8001090 <main+0x98>)
 8001052:	f00c f80d 	bl	800d070 <osThreadNew>
 8001056:	4603      	mov	r3, r0
 8001058:	4a0e      	ldr	r2, [pc, #56]	; (8001094 <main+0x9c>)
 800105a:	6013      	str	r3, [r2, #0]

  /* creation of ServoMotor */
  ServoMotorHandle = osThreadNew(servoMotor, NULL, &ServoMotor_attributes);
 800105c:	4a0e      	ldr	r2, [pc, #56]	; (8001098 <main+0xa0>)
 800105e:	2100      	movs	r1, #0
 8001060:	480e      	ldr	r0, [pc, #56]	; (800109c <main+0xa4>)
 8001062:	f00c f805 	bl	800d070 <osThreadNew>
 8001066:	4603      	mov	r3, r0
 8001068:	4a0d      	ldr	r2, [pc, #52]	; (80010a0 <main+0xa8>)
 800106a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800106c:	f00b ffda 	bl	800d024 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001070:	e7fe      	b.n	8001070 <main+0x78>
 8001072:	bf00      	nop
 8001074:	0801460c 	.word	0x0801460c
 8001078:	08005af5 	.word	0x08005af5
 800107c:	20000404 	.word	0x20000404
 8001080:	08014630 	.word	0x08014630
 8001084:	08005d6d 	.word	0x08005d6d
 8001088:	20000408 	.word	0x20000408
 800108c:	08014654 	.word	0x08014654
 8001090:	08005d79 	.word	0x08005d79
 8001094:	2000040c 	.word	0x2000040c
 8001098:	08014678 	.word	0x08014678
 800109c:	08005f59 	.word	0x08005f59
 80010a0:	20000410 	.word	0x20000410

080010a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b094      	sub	sp, #80	; 0x50
 80010a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010aa:	f107 0320 	add.w	r3, r7, #32
 80010ae:	2230      	movs	r2, #48	; 0x30
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f00e fdca 	bl	800fc4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b8:	f107 030c 	add.w	r3, r7, #12
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	605a      	str	r2, [r3, #4]
 80010c2:	609a      	str	r2, [r3, #8]
 80010c4:	60da      	str	r2, [r3, #12]
 80010c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c8:	2300      	movs	r3, #0
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	4b22      	ldr	r3, [pc, #136]	; (8001158 <SystemClock_Config+0xb4>)
 80010ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d0:	4a21      	ldr	r2, [pc, #132]	; (8001158 <SystemClock_Config+0xb4>)
 80010d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d6:	6413      	str	r3, [r2, #64]	; 0x40
 80010d8:	4b1f      	ldr	r3, [pc, #124]	; (8001158 <SystemClock_Config+0xb4>)
 80010da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e0:	60bb      	str	r3, [r7, #8]
 80010e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010e4:	2300      	movs	r3, #0
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	4b1c      	ldr	r3, [pc, #112]	; (800115c <SystemClock_Config+0xb8>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a1b      	ldr	r2, [pc, #108]	; (800115c <SystemClock_Config+0xb8>)
 80010ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010f2:	6013      	str	r3, [r2, #0]
 80010f4:	4b19      	ldr	r3, [pc, #100]	; (800115c <SystemClock_Config+0xb8>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001100:	2302      	movs	r3, #2
 8001102:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001104:	2301      	movs	r3, #1
 8001106:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001108:	2310      	movs	r3, #16
 800110a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800110c:	2300      	movs	r3, #0
 800110e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001110:	f107 0320 	add.w	r3, r7, #32
 8001114:	4618      	mov	r0, r3
 8001116:	f008 fd8b 	bl	8009c30 <HAL_RCC_OscConfig>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001120:	f004 ff30 	bl	8005f84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001124:	230f      	movs	r3, #15
 8001126:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001128:	2300      	movs	r3, #0
 800112a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800112c:	2300      	movs	r3, #0
 800112e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001130:	2300      	movs	r3, #0
 8001132:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001134:	2300      	movs	r3, #0
 8001136:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001138:	f107 030c 	add.w	r3, r7, #12
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f008 ffee 	bl	800a120 <HAL_RCC_ClockConfig>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800114a:	f004 ff1b 	bl	8005f84 <Error_Handler>
  }
}
 800114e:	bf00      	nop
 8001150:	3750      	adds	r7, #80	; 0x50
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40023800 	.word	0x40023800
 800115c:	40007000 	.word	0x40007000

08001160 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001164:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <MX_I2C1_Init+0x50>)
 8001166:	4a13      	ldr	r2, [pc, #76]	; (80011b4 <MX_I2C1_Init+0x54>)
 8001168:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800116a:	4b11      	ldr	r3, [pc, #68]	; (80011b0 <MX_I2C1_Init+0x50>)
 800116c:	4a12      	ldr	r2, [pc, #72]	; (80011b8 <MX_I2C1_Init+0x58>)
 800116e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001170:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <MX_I2C1_Init+0x50>)
 8001172:	2200      	movs	r2, #0
 8001174:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001176:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <MX_I2C1_Init+0x50>)
 8001178:	2200      	movs	r2, #0
 800117a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800117c:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <MX_I2C1_Init+0x50>)
 800117e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001182:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001184:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <MX_I2C1_Init+0x50>)
 8001186:	2200      	movs	r2, #0
 8001188:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800118a:	4b09      	ldr	r3, [pc, #36]	; (80011b0 <MX_I2C1_Init+0x50>)
 800118c:	2200      	movs	r2, #0
 800118e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001190:	4b07      	ldr	r3, [pc, #28]	; (80011b0 <MX_I2C1_Init+0x50>)
 8001192:	2200      	movs	r2, #0
 8001194:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001196:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <MX_I2C1_Init+0x50>)
 8001198:	2200      	movs	r2, #0
 800119a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800119c:	4804      	ldr	r0, [pc, #16]	; (80011b0 <MX_I2C1_Init+0x50>)
 800119e:	f006 f9c5 	bl	800752c <HAL_I2C_Init>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80011a8:	f004 feec 	bl	8005f84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011ac:	bf00      	nop
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000204 	.word	0x20000204
 80011b4:	40005400 	.word	0x40005400
 80011b8:	00061a80 	.word	0x00061a80

080011bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b096      	sub	sp, #88	; 0x58
 80011c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011c2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	605a      	str	r2, [r3, #4]
 80011cc:	609a      	str	r2, [r3, #8]
 80011ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011d0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
 80011e8:	611a      	str	r2, [r3, #16]
 80011ea:	615a      	str	r2, [r3, #20]
 80011ec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011ee:	1d3b      	adds	r3, r7, #4
 80011f0:	2220      	movs	r2, #32
 80011f2:	2100      	movs	r1, #0
 80011f4:	4618      	mov	r0, r3
 80011f6:	f00e fd29 	bl	800fc4c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011fa:	4b3d      	ldr	r3, [pc, #244]	; (80012f0 <MX_TIM1_Init+0x134>)
 80011fc:	4a3d      	ldr	r2, [pc, #244]	; (80012f4 <MX_TIM1_Init+0x138>)
 80011fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 8001200:	4b3b      	ldr	r3, [pc, #236]	; (80012f0 <MX_TIM1_Init+0x134>)
 8001202:	22a0      	movs	r2, #160	; 0xa0
 8001204:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001206:	4b3a      	ldr	r3, [pc, #232]	; (80012f0 <MX_TIM1_Init+0x134>)
 8001208:	2200      	movs	r2, #0
 800120a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800120c:	4b38      	ldr	r3, [pc, #224]	; (80012f0 <MX_TIM1_Init+0x134>)
 800120e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001212:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001214:	4b36      	ldr	r3, [pc, #216]	; (80012f0 <MX_TIM1_Init+0x134>)
 8001216:	2200      	movs	r2, #0
 8001218:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800121a:	4b35      	ldr	r3, [pc, #212]	; (80012f0 <MX_TIM1_Init+0x134>)
 800121c:	2200      	movs	r2, #0
 800121e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001220:	4b33      	ldr	r3, [pc, #204]	; (80012f0 <MX_TIM1_Init+0x134>)
 8001222:	2280      	movs	r2, #128	; 0x80
 8001224:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001226:	4832      	ldr	r0, [pc, #200]	; (80012f0 <MX_TIM1_Init+0x134>)
 8001228:	f009 f95a 	bl	800a4e0 <HAL_TIM_Base_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001232:	f004 fea7 	bl	8005f84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001236:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800123a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800123c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001240:	4619      	mov	r1, r3
 8001242:	482b      	ldr	r0, [pc, #172]	; (80012f0 <MX_TIM1_Init+0x134>)
 8001244:	f009 ffce 	bl	800b1e4 <HAL_TIM_ConfigClockSource>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800124e:	f004 fe99 	bl	8005f84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001252:	4827      	ldr	r0, [pc, #156]	; (80012f0 <MX_TIM1_Init+0x134>)
 8001254:	f009 f993 	bl	800a57e <HAL_TIM_PWM_Init>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	d001      	beq.n	8001262 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800125e:	f004 fe91 	bl	8005f84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001262:	2300      	movs	r3, #0
 8001264:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001266:	2300      	movs	r3, #0
 8001268:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800126a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800126e:	4619      	mov	r1, r3
 8001270:	481f      	ldr	r0, [pc, #124]	; (80012f0 <MX_TIM1_Init+0x134>)
 8001272:	f00a fd25 	bl	800bcc0 <HAL_TIMEx_MasterConfigSynchronization>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800127c:	f004 fe82 	bl	8005f84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001280:	2360      	movs	r3, #96	; 0x60
 8001282:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001284:	2300      	movs	r3, #0
 8001286:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001288:	2300      	movs	r3, #0
 800128a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800128c:	2300      	movs	r3, #0
 800128e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001290:	2300      	movs	r3, #0
 8001292:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001294:	2300      	movs	r3, #0
 8001296:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001298:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800129c:	220c      	movs	r2, #12
 800129e:	4619      	mov	r1, r3
 80012a0:	4813      	ldr	r0, [pc, #76]	; (80012f0 <MX_TIM1_Init+0x134>)
 80012a2:	f009 fedd 	bl	800b060 <HAL_TIM_PWM_ConfigChannel>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 80012ac:	f004 fe6a 	bl	8005f84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012b0:	2300      	movs	r3, #0
 80012b2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012b4:	2300      	movs	r3, #0
 80012b6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012b8:	2300      	movs	r3, #0
 80012ba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80012bc:	2300      	movs	r3, #0
 80012be:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80012c0:	2300      	movs	r3, #0
 80012c2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80012c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012c8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80012ca:	2300      	movs	r3, #0
 80012cc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80012ce:	1d3b      	adds	r3, r7, #4
 80012d0:	4619      	mov	r1, r3
 80012d2:	4807      	ldr	r0, [pc, #28]	; (80012f0 <MX_TIM1_Init+0x134>)
 80012d4:	f00a fd70 	bl	800bdb8 <HAL_TIMEx_ConfigBreakDeadTime>
 80012d8:	4603      	mov	r3, r0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d001      	beq.n	80012e2 <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 80012de:	f004 fe51 	bl	8005f84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80012e2:	4803      	ldr	r0, [pc, #12]	; (80012f0 <MX_TIM1_Init+0x134>)
 80012e4:	f005 fb3c 	bl	8006960 <HAL_TIM_MspPostInit>

}
 80012e8:	bf00      	nop
 80012ea:	3758      	adds	r7, #88	; 0x58
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000258 	.word	0x20000258
 80012f4:	40010000 	.word	0x40010000

080012f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b08c      	sub	sp, #48	; 0x30
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012fe:	f107 030c 	add.w	r3, r7, #12
 8001302:	2224      	movs	r2, #36	; 0x24
 8001304:	2100      	movs	r1, #0
 8001306:	4618      	mov	r0, r3
 8001308:	f00e fca0 	bl	800fc4c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	2200      	movs	r2, #0
 8001310:	601a      	str	r2, [r3, #0]
 8001312:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001314:	4b21      	ldr	r3, [pc, #132]	; (800139c <MX_TIM2_Init+0xa4>)
 8001316:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800131a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800131c:	4b1f      	ldr	r3, [pc, #124]	; (800139c <MX_TIM2_Init+0xa4>)
 800131e:	2200      	movs	r2, #0
 8001320:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001322:	4b1e      	ldr	r3, [pc, #120]	; (800139c <MX_TIM2_Init+0xa4>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001328:	4b1c      	ldr	r3, [pc, #112]	; (800139c <MX_TIM2_Init+0xa4>)
 800132a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800132e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001330:	4b1a      	ldr	r3, [pc, #104]	; (800139c <MX_TIM2_Init+0xa4>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001336:	4b19      	ldr	r3, [pc, #100]	; (800139c <MX_TIM2_Init+0xa4>)
 8001338:	2200      	movs	r2, #0
 800133a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800133c:	2301      	movs	r3, #1
 800133e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001340:	2300      	movs	r3, #0
 8001342:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001344:	2301      	movs	r3, #1
 8001346:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001348:	2300      	movs	r3, #0
 800134a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001350:	2300      	movs	r3, #0
 8001352:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001354:	2301      	movs	r3, #1
 8001356:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001358:	2300      	movs	r3, #0
 800135a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800135c:	2300      	movs	r3, #0
 800135e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001360:	f107 030c 	add.w	r3, r7, #12
 8001364:	4619      	mov	r1, r3
 8001366:	480d      	ldr	r0, [pc, #52]	; (800139c <MX_TIM2_Init+0xa4>)
 8001368:	f009 fba2 	bl	800aab0 <HAL_TIM_Encoder_Init>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001372:	f004 fe07 	bl	8005f84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001376:	2300      	movs	r3, #0
 8001378:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800137a:	2300      	movs	r3, #0
 800137c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800137e:	1d3b      	adds	r3, r7, #4
 8001380:	4619      	mov	r1, r3
 8001382:	4806      	ldr	r0, [pc, #24]	; (800139c <MX_TIM2_Init+0xa4>)
 8001384:	f00a fc9c 	bl	800bcc0 <HAL_TIMEx_MasterConfigSynchronization>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 800138e:	f004 fdf9 	bl	8005f84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001392:	bf00      	nop
 8001394:	3730      	adds	r7, #48	; 0x30
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	200002a0 	.word	0x200002a0

080013a0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b086      	sub	sp, #24
 80013a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013a6:	f107 0310 	add.w	r3, r7, #16
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]
 80013ae:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80013b0:	463b      	mov	r3, r7
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013bc:	4b20      	ldr	r3, [pc, #128]	; (8001440 <MX_TIM3_Init+0xa0>)
 80013be:	4a21      	ldr	r2, [pc, #132]	; (8001444 <MX_TIM3_Init+0xa4>)
 80013c0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80013c2:	4b1f      	ldr	r3, [pc, #124]	; (8001440 <MX_TIM3_Init+0xa0>)
 80013c4:	2247      	movs	r2, #71	; 0x47
 80013c6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c8:	4b1d      	ldr	r3, [pc, #116]	; (8001440 <MX_TIM3_Init+0xa0>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff-1;
 80013ce:	4b1c      	ldr	r3, [pc, #112]	; (8001440 <MX_TIM3_Init+0xa0>)
 80013d0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80013d4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d6:	4b1a      	ldr	r3, [pc, #104]	; (8001440 <MX_TIM3_Init+0xa0>)
 80013d8:	2200      	movs	r2, #0
 80013da:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013dc:	4b18      	ldr	r3, [pc, #96]	; (8001440 <MX_TIM3_Init+0xa0>)
 80013de:	2200      	movs	r2, #0
 80013e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80013e2:	4817      	ldr	r0, [pc, #92]	; (8001440 <MX_TIM3_Init+0xa0>)
 80013e4:	f009 f9ec 	bl	800a7c0 <HAL_TIM_IC_Init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80013ee:	f004 fdc9 	bl	8005f84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013f2:	2300      	movs	r3, #0
 80013f4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013f6:	2300      	movs	r3, #0
 80013f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013fa:	f107 0310 	add.w	r3, r7, #16
 80013fe:	4619      	mov	r1, r3
 8001400:	480f      	ldr	r0, [pc, #60]	; (8001440 <MX_TIM3_Init+0xa0>)
 8001402:	f00a fc5d 	bl	800bcc0 <HAL_TIMEx_MasterConfigSynchronization>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800140c:	f004 fdba 	bl	8005f84 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001410:	2300      	movs	r3, #0
 8001412:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001414:	2301      	movs	r3, #1
 8001416:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001418:	2300      	movs	r3, #0
 800141a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800141c:	2300      	movs	r3, #0
 800141e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001420:	463b      	mov	r3, r7
 8001422:	2200      	movs	r2, #0
 8001424:	4619      	mov	r1, r3
 8001426:	4806      	ldr	r0, [pc, #24]	; (8001440 <MX_TIM3_Init+0xa0>)
 8001428:	f009 fd7e 	bl	800af28 <HAL_TIM_IC_ConfigChannel>
 800142c:	4603      	mov	r3, r0
 800142e:	2b00      	cmp	r3, #0
 8001430:	d001      	beq.n	8001436 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001432:	f004 fda7 	bl	8005f84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001436:	bf00      	nop
 8001438:	3718      	adds	r7, #24
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	200002e8 	.word	0x200002e8
 8001444:	40000400 	.word	0x40000400

08001448 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b08c      	sub	sp, #48	; 0x30
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800144e:	f107 030c 	add.w	r3, r7, #12
 8001452:	2224      	movs	r2, #36	; 0x24
 8001454:	2100      	movs	r1, #0
 8001456:	4618      	mov	r0, r3
 8001458:	f00e fbf8 	bl	800fc4c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800145c:	1d3b      	adds	r3, r7, #4
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001464:	4b20      	ldr	r3, [pc, #128]	; (80014e8 <MX_TIM4_Init+0xa0>)
 8001466:	4a21      	ldr	r2, [pc, #132]	; (80014ec <MX_TIM4_Init+0xa4>)
 8001468:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800146a:	4b1f      	ldr	r3, [pc, #124]	; (80014e8 <MX_TIM4_Init+0xa0>)
 800146c:	2200      	movs	r2, #0
 800146e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001470:	4b1d      	ldr	r3, [pc, #116]	; (80014e8 <MX_TIM4_Init+0xa0>)
 8001472:	2200      	movs	r2, #0
 8001474:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001476:	4b1c      	ldr	r3, [pc, #112]	; (80014e8 <MX_TIM4_Init+0xa0>)
 8001478:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800147c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800147e:	4b1a      	ldr	r3, [pc, #104]	; (80014e8 <MX_TIM4_Init+0xa0>)
 8001480:	2200      	movs	r2, #0
 8001482:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001484:	4b18      	ldr	r3, [pc, #96]	; (80014e8 <MX_TIM4_Init+0xa0>)
 8001486:	2200      	movs	r2, #0
 8001488:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800148a:	2301      	movs	r3, #1
 800148c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800148e:	2300      	movs	r3, #0
 8001490:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001492:	2301      	movs	r3, #1
 8001494:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001496:	2300      	movs	r3, #0
 8001498:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800149a:	2300      	movs	r3, #0
 800149c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800149e:	2300      	movs	r3, #0
 80014a0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014a2:	2301      	movs	r3, #1
 80014a4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014a6:	2300      	movs	r3, #0
 80014a8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80014ae:	f107 030c 	add.w	r3, r7, #12
 80014b2:	4619      	mov	r1, r3
 80014b4:	480c      	ldr	r0, [pc, #48]	; (80014e8 <MX_TIM4_Init+0xa0>)
 80014b6:	f009 fafb 	bl	800aab0 <HAL_TIM_Encoder_Init>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80014c0:	f004 fd60 	bl	8005f84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014c4:	2300      	movs	r3, #0
 80014c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c8:	2300      	movs	r3, #0
 80014ca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80014cc:	1d3b      	adds	r3, r7, #4
 80014ce:	4619      	mov	r1, r3
 80014d0:	4805      	ldr	r0, [pc, #20]	; (80014e8 <MX_TIM4_Init+0xa0>)
 80014d2:	f00a fbf5 	bl	800bcc0 <HAL_TIMEx_MasterConfigSynchronization>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80014dc:	f004 fd52 	bl	8005f84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80014e0:	bf00      	nop
 80014e2:	3730      	adds	r7, #48	; 0x30
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	20000330 	.word	0x20000330
 80014ec:	40000800 	.word	0x40000800

080014f0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b096      	sub	sp, #88	; 0x58
 80014f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014f6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]
 8001502:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001504:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
 800150c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800150e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]
 8001518:	609a      	str	r2, [r3, #8]
 800151a:	60da      	str	r2, [r3, #12]
 800151c:	611a      	str	r2, [r3, #16]
 800151e:	615a      	str	r2, [r3, #20]
 8001520:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001522:	1d3b      	adds	r3, r7, #4
 8001524:	2220      	movs	r2, #32
 8001526:	2100      	movs	r1, #0
 8001528:	4618      	mov	r0, r3
 800152a:	f00e fb8f 	bl	800fc4c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800152e:	4b43      	ldr	r3, [pc, #268]	; (800163c <MX_TIM8_Init+0x14c>)
 8001530:	4a43      	ldr	r2, [pc, #268]	; (8001640 <MX_TIM8_Init+0x150>)
 8001532:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001534:	4b41      	ldr	r3, [pc, #260]	; (800163c <MX_TIM8_Init+0x14c>)
 8001536:	2200      	movs	r2, #0
 8001538:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800153a:	4b40      	ldr	r3, [pc, #256]	; (800163c <MX_TIM8_Init+0x14c>)
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 8001540:	4b3e      	ldr	r3, [pc, #248]	; (800163c <MX_TIM8_Init+0x14c>)
 8001542:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001546:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001548:	4b3c      	ldr	r3, [pc, #240]	; (800163c <MX_TIM8_Init+0x14c>)
 800154a:	2200      	movs	r2, #0
 800154c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800154e:	4b3b      	ldr	r3, [pc, #236]	; (800163c <MX_TIM8_Init+0x14c>)
 8001550:	2200      	movs	r2, #0
 8001552:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001554:	4b39      	ldr	r3, [pc, #228]	; (800163c <MX_TIM8_Init+0x14c>)
 8001556:	2200      	movs	r2, #0
 8001558:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800155a:	4838      	ldr	r0, [pc, #224]	; (800163c <MX_TIM8_Init+0x14c>)
 800155c:	f008 ffc0 	bl	800a4e0 <HAL_TIM_Base_Init>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d001      	beq.n	800156a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001566:	f004 fd0d 	bl	8005f84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800156a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800156e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001570:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001574:	4619      	mov	r1, r3
 8001576:	4831      	ldr	r0, [pc, #196]	; (800163c <MX_TIM8_Init+0x14c>)
 8001578:	f009 fe34 	bl	800b1e4 <HAL_TIM_ConfigClockSource>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001582:	f004 fcff 	bl	8005f84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001586:	482d      	ldr	r0, [pc, #180]	; (800163c <MX_TIM8_Init+0x14c>)
 8001588:	f008 fff9 	bl	800a57e <HAL_TIM_PWM_Init>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001592:	f004 fcf7 	bl	8005f84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001596:	2300      	movs	r3, #0
 8001598:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800159a:	2300      	movs	r3, #0
 800159c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800159e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80015a2:	4619      	mov	r1, r3
 80015a4:	4825      	ldr	r0, [pc, #148]	; (800163c <MX_TIM8_Init+0x14c>)
 80015a6:	f00a fb8b 	bl	800bcc0 <HAL_TIMEx_MasterConfigSynchronization>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80015b0:	f004 fce8 	bl	8005f84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015b4:	2360      	movs	r3, #96	; 0x60
 80015b6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80015b8:	2300      	movs	r3, #0
 80015ba:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015bc:	2300      	movs	r3, #0
 80015be:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015c0:	2300      	movs	r3, #0
 80015c2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015c4:	2300      	movs	r3, #0
 80015c6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80015c8:	2300      	movs	r3, #0
 80015ca:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80015cc:	2300      	movs	r3, #0
 80015ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015d4:	2200      	movs	r2, #0
 80015d6:	4619      	mov	r1, r3
 80015d8:	4818      	ldr	r0, [pc, #96]	; (800163c <MX_TIM8_Init+0x14c>)
 80015da:	f009 fd41 	bl	800b060 <HAL_TIM_PWM_ConfigChannel>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80015e4:	f004 fcce 	bl	8005f84 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80015e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ec:	2208      	movs	r2, #8
 80015ee:	4619      	mov	r1, r3
 80015f0:	4812      	ldr	r0, [pc, #72]	; (800163c <MX_TIM8_Init+0x14c>)
 80015f2:	f009 fd35 	bl	800b060 <HAL_TIM_PWM_ConfigChannel>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 80015fc:	f004 fcc2 	bl	8005f84 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001600:	2300      	movs	r3, #0
 8001602:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001604:	2300      	movs	r3, #0
 8001606:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001608:	2300      	movs	r3, #0
 800160a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001614:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001618:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800161a:	2300      	movs	r3, #0
 800161c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	4619      	mov	r1, r3
 8001622:	4806      	ldr	r0, [pc, #24]	; (800163c <MX_TIM8_Init+0x14c>)
 8001624:	f00a fbc8 	bl	800bdb8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 800162e:	f004 fca9 	bl	8005f84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001632:	bf00      	nop
 8001634:	3758      	adds	r7, #88	; 0x58
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20000378 	.word	0x20000378
 8001640:	40010400 	.word	0x40010400

08001644 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001648:	4b11      	ldr	r3, [pc, #68]	; (8001690 <MX_USART3_UART_Init+0x4c>)
 800164a:	4a12      	ldr	r2, [pc, #72]	; (8001694 <MX_USART3_UART_Init+0x50>)
 800164c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800164e:	4b10      	ldr	r3, [pc, #64]	; (8001690 <MX_USART3_UART_Init+0x4c>)
 8001650:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001654:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001656:	4b0e      	ldr	r3, [pc, #56]	; (8001690 <MX_USART3_UART_Init+0x4c>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800165c:	4b0c      	ldr	r3, [pc, #48]	; (8001690 <MX_USART3_UART_Init+0x4c>)
 800165e:	2200      	movs	r2, #0
 8001660:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001662:	4b0b      	ldr	r3, [pc, #44]	; (8001690 <MX_USART3_UART_Init+0x4c>)
 8001664:	2200      	movs	r2, #0
 8001666:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001668:	4b09      	ldr	r3, [pc, #36]	; (8001690 <MX_USART3_UART_Init+0x4c>)
 800166a:	220c      	movs	r2, #12
 800166c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800166e:	4b08      	ldr	r3, [pc, #32]	; (8001690 <MX_USART3_UART_Init+0x4c>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001674:	4b06      	ldr	r3, [pc, #24]	; (8001690 <MX_USART3_UART_Init+0x4c>)
 8001676:	2200      	movs	r2, #0
 8001678:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800167a:	4805      	ldr	r0, [pc, #20]	; (8001690 <MX_USART3_UART_Init+0x4c>)
 800167c:	f00a fc02 	bl	800be84 <HAL_UART_Init>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d001      	beq.n	800168a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001686:	f004 fc7d 	bl	8005f84 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	200003c0 	.word	0x200003c0
 8001694:	40004800 	.word	0x40004800

08001698 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b08a      	sub	sp, #40	; 0x28
 800169c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800169e:	f107 0314 	add.w	r3, r7, #20
 80016a2:	2200      	movs	r2, #0
 80016a4:	601a      	str	r2, [r3, #0]
 80016a6:	605a      	str	r2, [r3, #4]
 80016a8:	609a      	str	r2, [r3, #8]
 80016aa:	60da      	str	r2, [r3, #12]
 80016ac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016ae:	2300      	movs	r3, #0
 80016b0:	613b      	str	r3, [r7, #16]
 80016b2:	4b3a      	ldr	r3, [pc, #232]	; (800179c <MX_GPIO_Init+0x104>)
 80016b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b6:	4a39      	ldr	r2, [pc, #228]	; (800179c <MX_GPIO_Init+0x104>)
 80016b8:	f043 0310 	orr.w	r3, r3, #16
 80016bc:	6313      	str	r3, [r2, #48]	; 0x30
 80016be:	4b37      	ldr	r3, [pc, #220]	; (800179c <MX_GPIO_Init+0x104>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	f003 0310 	and.w	r3, r3, #16
 80016c6:	613b      	str	r3, [r7, #16]
 80016c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	60fb      	str	r3, [r7, #12]
 80016ce:	4b33      	ldr	r3, [pc, #204]	; (800179c <MX_GPIO_Init+0x104>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d2:	4a32      	ldr	r2, [pc, #200]	; (800179c <MX_GPIO_Init+0x104>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6313      	str	r3, [r2, #48]	; 0x30
 80016da:	4b30      	ldr	r3, [pc, #192]	; (800179c <MX_GPIO_Init+0x104>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	60fb      	str	r3, [r7, #12]
 80016e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	60bb      	str	r3, [r7, #8]
 80016ea:	4b2c      	ldr	r3, [pc, #176]	; (800179c <MX_GPIO_Init+0x104>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ee:	4a2b      	ldr	r2, [pc, #172]	; (800179c <MX_GPIO_Init+0x104>)
 80016f0:	f043 0304 	orr.w	r3, r3, #4
 80016f4:	6313      	str	r3, [r2, #48]	; 0x30
 80016f6:	4b29      	ldr	r3, [pc, #164]	; (800179c <MX_GPIO_Init+0x104>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fa:	f003 0304 	and.w	r3, r3, #4
 80016fe:	60bb      	str	r3, [r7, #8]
 8001700:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	607b      	str	r3, [r7, #4]
 8001706:	4b25      	ldr	r3, [pc, #148]	; (800179c <MX_GPIO_Init+0x104>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170a:	4a24      	ldr	r2, [pc, #144]	; (800179c <MX_GPIO_Init+0x104>)
 800170c:	f043 0302 	orr.w	r3, r3, #2
 8001710:	6313      	str	r3, [r2, #48]	; 0x30
 8001712:	4b22      	ldr	r3, [pc, #136]	; (800179c <MX_GPIO_Init+0x104>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	607b      	str	r3, [r7, #4]
 800171c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 800171e:	2200      	movs	r2, #0
 8001720:	f44f 51bf 	mov.w	r1, #6112	; 0x17e0
 8001724:	481e      	ldr	r0, [pc, #120]	; (80017a0 <MX_GPIO_Init+0x108>)
 8001726:	f005 fecd 	bl	80074c4 <HAL_GPIO_WritePin>
                          |UltraSensor_Trigger_Pin|LED3_Pin|CIN1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin, GPIO_PIN_RESET);
 800172a:	2200      	movs	r2, #0
 800172c:	210c      	movs	r1, #12
 800172e:	481d      	ldr	r0, [pc, #116]	; (80017a4 <MX_GPIO_Init+0x10c>)
 8001730:	f005 fec8 	bl	80074c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CIN2_GPIO_Port, CIN2_Pin, GPIO_PIN_RESET);
 8001734:	2200      	movs	r2, #0
 8001736:	2120      	movs	r1, #32
 8001738:	481b      	ldr	r0, [pc, #108]	; (80017a8 <MX_GPIO_Init+0x110>)
 800173a:	f005 fec3 	bl	80074c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           UltraSensor_Trigger_Pin LED3_Pin CIN1_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 800173e:	f44f 53bf 	mov.w	r3, #6112	; 0x17e0
 8001742:	617b      	str	r3, [r7, #20]
                          |UltraSensor_Trigger_Pin|LED3_Pin|CIN1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001744:	2301      	movs	r3, #1
 8001746:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001748:	2300      	movs	r3, #0
 800174a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800174c:	2300      	movs	r3, #0
 800174e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001750:	f107 0314 	add.w	r3, r7, #20
 8001754:	4619      	mov	r1, r3
 8001756:	4812      	ldr	r0, [pc, #72]	; (80017a0 <MX_GPIO_Init+0x108>)
 8001758:	f005 fd18 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin;
 800175c:	230c      	movs	r3, #12
 800175e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001760:	2301      	movs	r3, #1
 8001762:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001764:	2300      	movs	r3, #0
 8001766:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001768:	2302      	movs	r3, #2
 800176a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176c:	f107 0314 	add.w	r3, r7, #20
 8001770:	4619      	mov	r1, r3
 8001772:	480c      	ldr	r0, [pc, #48]	; (80017a4 <MX_GPIO_Init+0x10c>)
 8001774:	f005 fd0a 	bl	800718c <HAL_GPIO_Init>

  /*Configure GPIO pin : CIN2_Pin */
  GPIO_InitStruct.Pin = CIN2_Pin;
 8001778:	2320      	movs	r3, #32
 800177a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800177c:	2301      	movs	r3, #1
 800177e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	2300      	movs	r3, #0
 8001782:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001784:	2300      	movs	r3, #0
 8001786:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CIN2_GPIO_Port, &GPIO_InitStruct);
 8001788:	f107 0314 	add.w	r3, r7, #20
 800178c:	4619      	mov	r1, r3
 800178e:	4806      	ldr	r0, [pc, #24]	; (80017a8 <MX_GPIO_Init+0x110>)
 8001790:	f005 fcfc 	bl	800718c <HAL_GPIO_Init>

}
 8001794:	bf00      	nop
 8001796:	3728      	adds	r7, #40	; 0x28
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40023800 	.word	0x40023800
 80017a0:	40021000 	.word	0x40021000
 80017a4:	40020000 	.word	0x40020000
 80017a8:	40020800 	.word	0x40020800

080017ac <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
// For own reference, this function seems to be called after
// interrupt from the HAL_UART_Receive_IT function
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80017ac:	b590      	push	{r4, r7, lr}
 80017ae:	b08b      	sub	sp, #44	; 0x2c
 80017b0:	af02      	add	r7, sp, #8
 80017b2:	6078      	str	r0, [r7, #4]
	//Prevent unused argument(s) compilation warning
	UNUSED(huart);
	static i = 0; //static means it doesn't get erase after every loop

	if (aRxBuffer[0] == 'n'){
 80017b4:	4b27      	ldr	r3, [pc, #156]	; (8001854 <HAL_UART_RxCpltCallback+0xa8>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b6e      	cmp	r3, #110	; 0x6e
 80017ba:	d106      	bne.n	80017ca <HAL_UART_RxCpltCallback+0x1e>
		i = 0;
 80017bc:	4b26      	ldr	r3, [pc, #152]	; (8001858 <HAL_UART_RxCpltCallback+0xac>)
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]
		newCmdReceived = 1;
 80017c2:	4b26      	ldr	r3, [pc, #152]	; (800185c <HAL_UART_RxCpltCallback+0xb0>)
 80017c4:	2201      	movs	r2, #1
 80017c6:	701a      	strb	r2, [r3, #0]
 80017c8:	e01e      	b.n	8001808 <HAL_UART_RxCpltCallback+0x5c>
	}
	else if (i==0)
 80017ca:	4b23      	ldr	r3, [pc, #140]	; (8001858 <HAL_UART_RxCpltCallback+0xac>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d109      	bne.n	80017e6 <HAL_UART_RxCpltCallback+0x3a>
	{
		cmd = aRxBuffer[0];
 80017d2:	4b20      	ldr	r3, [pc, #128]	; (8001854 <HAL_UART_RxCpltCallback+0xa8>)
 80017d4:	781a      	ldrb	r2, [r3, #0]
 80017d6:	4b22      	ldr	r3, [pc, #136]	; (8001860 <HAL_UART_RxCpltCallback+0xb4>)
 80017d8:	701a      	strb	r2, [r3, #0]
		i++;
 80017da:	4b1f      	ldr	r3, [pc, #124]	; (8001858 <HAL_UART_RxCpltCallback+0xac>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	3301      	adds	r3, #1
 80017e0:	4a1d      	ldr	r2, [pc, #116]	; (8001858 <HAL_UART_RxCpltCallback+0xac>)
 80017e2:	6013      	str	r3, [r2, #0]
 80017e4:	e010      	b.n	8001808 <HAL_UART_RxCpltCallback+0x5c>
	}
	else if (i > 0)
 80017e6:	4b1c      	ldr	r3, [pc, #112]	; (8001858 <HAL_UART_RxCpltCallback+0xac>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	dd0c      	ble.n	8001808 <HAL_UART_RxCpltCallback+0x5c>
	{
		data = data*10 + (aRxBuffer[0] - '0');
 80017ee:	4b1d      	ldr	r3, [pc, #116]	; (8001864 <HAL_UART_RxCpltCallback+0xb8>)
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	4613      	mov	r3, r2
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	4413      	add	r3, r2
 80017f8:	005b      	lsls	r3, r3, #1
 80017fa:	461a      	mov	r2, r3
 80017fc:	4b15      	ldr	r3, [pc, #84]	; (8001854 <HAL_UART_RxCpltCallback+0xa8>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	4413      	add	r3, r2
 8001802:	3b30      	subs	r3, #48	; 0x30
 8001804:	4a17      	ldr	r2, [pc, #92]	; (8001864 <HAL_UART_RxCpltCallback+0xb8>)
 8001806:	6013      	str	r3, [r2, #0]
//		data = aRxBuffer[0];
	}

	uint8_t message1[20];
	HAL_UART_Receive_IT(&huart3,(uint8_t *) aRxBuffer, 1);
 8001808:	2201      	movs	r2, #1
 800180a:	4912      	ldr	r1, [pc, #72]	; (8001854 <HAL_UART_RxCpltCallback+0xa8>)
 800180c:	4816      	ldr	r0, [pc, #88]	; (8001868 <HAL_UART_RxCpltCallback+0xbc>)
 800180e:	f00a fc18 	bl	800c042 <HAL_UART_Receive_IT>
//	HAL_UART_Transmit(&huart3, (uint8_t *) aRxBuffer, 1, 0xFFFF);


	sprintf(message1, "%c %d %c %d\0", aRxBuffer[0], newCmdReceived, cmd, data);
 8001812:	4b10      	ldr	r3, [pc, #64]	; (8001854 <HAL_UART_RxCpltCallback+0xa8>)
 8001814:	781b      	ldrb	r3, [r3, #0]
 8001816:	4619      	mov	r1, r3
 8001818:	4b10      	ldr	r3, [pc, #64]	; (800185c <HAL_UART_RxCpltCallback+0xb0>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	461c      	mov	r4, r3
 800181e:	4b10      	ldr	r3, [pc, #64]	; (8001860 <HAL_UART_RxCpltCallback+0xb4>)
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	461a      	mov	r2, r3
 8001824:	4b0f      	ldr	r3, [pc, #60]	; (8001864 <HAL_UART_RxCpltCallback+0xb8>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f107 000c 	add.w	r0, r7, #12
 800182c:	9301      	str	r3, [sp, #4]
 800182e:	9200      	str	r2, [sp, #0]
 8001830:	4623      	mov	r3, r4
 8001832:	460a      	mov	r2, r1
 8001834:	490d      	ldr	r1, [pc, #52]	; (800186c <HAL_UART_RxCpltCallback+0xc0>)
 8001836:	f00f f891 	bl	801095c <siprintf>
	OLED_ShowString(10, 40, message1);
 800183a:	f107 030c 	add.w	r3, r7, #12
 800183e:	461a      	mov	r2, r3
 8001840:	2128      	movs	r1, #40	; 0x28
 8001842:	200a      	movs	r0, #10
 8001844:	f004 fd18 	bl	8006278 <OLED_ShowString>
	OLED_Refresh_Gram(); //Refresh Ram
 8001848:	f004 fba2 	bl	8005f90 <OLED_Refresh_Gram>
}
 800184c:	bf00      	nop
 800184e:	3724      	adds	r7, #36	; 0x24
 8001850:	46bd      	mov	sp, r7
 8001852:	bd90      	pop	{r4, r7, pc}
 8001854:	20000428 	.word	0x20000428
 8001858:	20000458 	.word	0x20000458
 800185c:	20000429 	.word	0x20000429
 8001860:	2000042a 	.word	0x2000042a
 8001864:	2000042c 	.word	0x2000042c
 8001868:	200003c0 	.word	0x200003c0
 800186c:	08014568 	.word	0x08014568

08001870 <delay>:

//reference: https://controllerstech.com/hcsr04-ultrasonic-sensor-and-stm32/
void delay(uint16_t time)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800187a:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <delay+0x30>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	2200      	movs	r2, #0
 8001880:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim3) < time);
 8001882:	bf00      	nop
 8001884:	4b06      	ldr	r3, [pc, #24]	; (80018a0 <delay+0x30>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800188a:	88fb      	ldrh	r3, [r7, #6]
 800188c:	429a      	cmp	r2, r3
 800188e:	d3f9      	bcc.n	8001884 <delay+0x14>

}
 8001890:	bf00      	nop
 8001892:	bf00      	nop
 8001894:	370c      	adds	r7, #12
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	200002e8 	.word	0x200002e8

080018a4 <HCSR04_Read>:
void HCSR04_Read (void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(UltraSensor_Trigger_GPIO_Port, UltraSensor_Trigger_Pin, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 80018a8:	2201      	movs	r2, #1
 80018aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018ae:	480b      	ldr	r0, [pc, #44]	; (80018dc <HCSR04_Read+0x38>)
 80018b0:	f005 fe08 	bl	80074c4 <HAL_GPIO_WritePin>
	delay(10);  // wait for 10 us
 80018b4:	200a      	movs	r0, #10
 80018b6:	f7ff ffdb 	bl	8001870 <delay>
	HAL_GPIO_WritePin(UltraSensor_Trigger_GPIO_Port, UltraSensor_Trigger_Pin, GPIO_PIN_RESET);  // pull the TRIG pin low
 80018ba:	2200      	movs	r2, #0
 80018bc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80018c0:	4806      	ldr	r0, [pc, #24]	; (80018dc <HCSR04_Read+0x38>)
 80018c2:	f005 fdff 	bl	80074c4 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC1);
 80018c6:	4b06      	ldr	r3, [pc, #24]	; (80018e0 <HCSR04_Read+0x3c>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	68da      	ldr	r2, [r3, #12]
 80018cc:	4b04      	ldr	r3, [pc, #16]	; (80018e0 <HCSR04_Read+0x3c>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f042 0202 	orr.w	r2, r2, #2
 80018d4:	60da      	str	r2, [r3, #12]
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40021000 	.word	0x40021000
 80018e0:	200002e8 	.word	0x200002e8
 80018e4:	00000000 	.word	0x00000000

080018e8 <HAL_TIM_IC_CaptureCallback>:

//Called whenever falling or rising edge is captured
// Let's write the callback function
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	7f1b      	ldrb	r3, [r3, #28]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	f040 8082 	bne.w	80019fe <HAL_TIM_IC_CaptureCallback+0x116>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 80018fa:	4b45      	ldr	r3, [pc, #276]	; (8001a10 <HAL_TIM_IC_CaptureCallback+0x128>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d11a      	bne.n	8001938 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8001902:	2100      	movs	r1, #0
 8001904:	6878      	ldr	r0, [r7, #4]
 8001906:	f009 fd35 	bl	800b374 <HAL_TIM_ReadCapturedValue>
 800190a:	4603      	mov	r3, r0
 800190c:	4a41      	ldr	r2, [pc, #260]	; (8001a14 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800190e:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001910:	4b3f      	ldr	r3, [pc, #252]	; (8001a10 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001912:	2201      	movs	r2, #1
 8001914:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	6a1a      	ldr	r2, [r3, #32]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f022 020a 	bic.w	r2, r2, #10
 8001924:	621a      	str	r2, [r3, #32]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	6a1a      	ldr	r2, [r3, #32]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f042 0202 	orr.w	r2, r2, #2
 8001934:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 8001936:	e062      	b.n	80019fe <HAL_TIM_IC_CaptureCallback+0x116>
		else if (Is_First_Captured==1)   // if the first is already captured
 8001938:	4b35      	ldr	r3, [pc, #212]	; (8001a10 <HAL_TIM_IC_CaptureCallback+0x128>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	2b01      	cmp	r3, #1
 800193e:	d15e      	bne.n	80019fe <HAL_TIM_IC_CaptureCallback+0x116>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8001940:	2100      	movs	r1, #0
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f009 fd16 	bl	800b374 <HAL_TIM_ReadCapturedValue>
 8001948:	4603      	mov	r3, r0
 800194a:	4a33      	ldr	r2, [pc, #204]	; (8001a18 <HAL_TIM_IC_CaptureCallback+0x130>)
 800194c:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2200      	movs	r2, #0
 8001954:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2 > IC_Val1)
 8001956:	4b30      	ldr	r3, [pc, #192]	; (8001a18 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	4b2e      	ldr	r3, [pc, #184]	; (8001a14 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	429a      	cmp	r2, r3
 8001960:	d907      	bls.n	8001972 <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 8001962:	4b2d      	ldr	r3, [pc, #180]	; (8001a18 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	4b2b      	ldr	r3, [pc, #172]	; (8001a14 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	1ad3      	subs	r3, r2, r3
 800196c:	4a2b      	ldr	r2, [pc, #172]	; (8001a1c <HAL_TIM_IC_CaptureCallback+0x134>)
 800196e:	6013      	str	r3, [r2, #0]
 8001970:	e00f      	b.n	8001992 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 8001972:	4b28      	ldr	r3, [pc, #160]	; (8001a14 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	4b28      	ldr	r3, [pc, #160]	; (8001a18 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	429a      	cmp	r2, r3
 800197c:	d909      	bls.n	8001992 <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 800197e:	4b26      	ldr	r3, [pc, #152]	; (8001a18 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	4b24      	ldr	r3, [pc, #144]	; (8001a14 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800198c:	33ff      	adds	r3, #255	; 0xff
 800198e:	4a23      	ldr	r2, [pc, #140]	; (8001a1c <HAL_TIM_IC_CaptureCallback+0x134>)
 8001990:	6013      	str	r3, [r2, #0]
			Distance = Difference * 0.034/2;
 8001992:	4b22      	ldr	r3, [pc, #136]	; (8001a1c <HAL_TIM_IC_CaptureCallback+0x134>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4618      	mov	r0, r3
 8001998:	f7fe fdb4 	bl	8000504 <__aeabi_ui2d>
 800199c:	a31a      	add	r3, pc, #104	; (adr r3, 8001a08 <HAL_TIM_IC_CaptureCallback+0x120>)
 800199e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a2:	f7fe fe29 	bl	80005f8 <__aeabi_dmul>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	4610      	mov	r0, r2
 80019ac:	4619      	mov	r1, r3
 80019ae:	f04f 0200 	mov.w	r2, #0
 80019b2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019b6:	f7fe ff49 	bl	800084c <__aeabi_ddiv>
 80019ba:	4602      	mov	r2, r0
 80019bc:	460b      	mov	r3, r1
 80019be:	4610      	mov	r0, r2
 80019c0:	4619      	mov	r1, r3
 80019c2:	f7ff f911 	bl	8000be8 <__aeabi_d2f>
 80019c6:	4603      	mov	r3, r0
 80019c8:	4a15      	ldr	r2, [pc, #84]	; (8001a20 <HAL_TIM_IC_CaptureCallback+0x138>)
 80019ca:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 0; // set it back to false
 80019cc:	4b10      	ldr	r3, [pc, #64]	; (8001a10 <HAL_TIM_IC_CaptureCallback+0x128>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	6a1a      	ldr	r2, [r3, #32]
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f022 020a 	bic.w	r2, r2, #10
 80019e0:	621a      	str	r2, [r3, #32]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	6a12      	ldr	r2, [r2, #32]
 80019ec:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 80019ee:	4b0d      	ldr	r3, [pc, #52]	; (8001a24 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	68da      	ldr	r2, [r3, #12]
 80019f4:	4b0b      	ldr	r3, [pc, #44]	; (8001a24 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f022 0202 	bic.w	r2, r2, #2
 80019fc:	60da      	str	r2, [r3, #12]
}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	b020c49c 	.word	0xb020c49c
 8001a0c:	3fa16872 	.word	0x3fa16872
 8001a10:	2000043c 	.word	0x2000043c
 8001a14:	20000430 	.word	0x20000430
 8001a18:	20000434 	.word	0x20000434
 8001a1c:	20000438 	.word	0x20000438
 8001a20:	20000440 	.word	0x20000440
 8001a24:	20000258 	.word	0x20000258

08001a28 <task2A>:


void task2A(uint32_t data)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b0a0      	sub	sp, #128	; 0x80
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
	uint32_t offset_show[30];
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001a30:	2100      	movs	r1, #0
 8001a32:	48b4      	ldr	r0, [pc, #720]	; (8001d04 <task2A+0x2dc>)
 8001a34:	f008 fdfc 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8001a38:	2108      	movs	r1, #8
 8001a3a:	48b2      	ldr	r0, [pc, #712]	; (8001d04 <task2A+0x2dc>)
 8001a3c:	f008 fdf8 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001a40:	210c      	movs	r1, #12
 8001a42:	48b1      	ldr	r0, [pc, #708]	; (8001d08 <task2A+0x2e0>)
 8001a44:	f008 fdf4 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8001a48:	2201      	movs	r2, #1
 8001a4a:	2108      	movs	r1, #8
 8001a4c:	48af      	ldr	r0, [pc, #700]	; (8001d0c <task2A+0x2e4>)
 8001a4e:	f005 fd39 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8001a52:	2200      	movs	r2, #0
 8001a54:	2104      	movs	r1, #4
 8001a56:	48ad      	ldr	r0, [pc, #692]	; (8001d0c <task2A+0x2e4>)
 8001a58:	f005 fd34 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a62:	48ab      	ldr	r0, [pc, #684]	; (8001d10 <task2A+0x2e8>)
 8001a64:	f005 fd2e 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8001a68:	2200      	movs	r2, #0
 8001a6a:	2120      	movs	r1, #32
 8001a6c:	48a9      	ldr	r0, [pc, #676]	; (8001d14 <task2A+0x2ec>)
 8001a6e:	f005 fd29 	bl	80074c4 <HAL_GPIO_WritePin>

 	//if picture detected is left tln
 	if (data == 'l')
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	2b6c      	cmp	r3, #108	; 0x6c
 8001a76:	f040 8088 	bne.w	8001b8a <task2A+0x162>
 	{
 		htim1.Instance -> CCR4 = 115;
 8001a7a:	4ba3      	ldr	r3, [pc, #652]	; (8001d08 <task2A+0x2e0>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2273      	movs	r2, #115	; 0x73
 8001a80:	641a      	str	r2, [r3, #64]	; 0x40
 		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 8001a82:	4ba0      	ldr	r3, [pc, #640]	; (8001d04 <task2A+0x2dc>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a8a:	635a      	str	r2, [r3, #52]	; 0x34
 		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 2000);
 8001a8c:	4b9d      	ldr	r3, [pc, #628]	; (8001d04 <task2A+0x2dc>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001a94:	63da      	str	r2, [r3, #60]	; 0x3c
 		 moving = 1;
 8001a96:	4ba0      	ldr	r3, [pc, #640]	; (8001d18 <task2A+0x2f0>)
 8001a98:	2201      	movs	r2, #1
 8001a9a:	701a      	strb	r2, [r3, #0]
 		 while (moving)
 8001a9c:	e020      	b.n	8001ae0 <task2A+0xb8>
 		 {
 			 if ((int)totalAngle >= 27)
 8001a9e:	4b9f      	ldr	r3, [pc, #636]	; (8001d1c <task2A+0x2f4>)
 8001aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f7ff f856 	bl	8000b58 <__aeabi_d2iz>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b1a      	cmp	r3, #26
 8001ab0:	dc1b      	bgt.n	8001aea <task2A+0xc2>
 			 {
 				break;
 			 }
			 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8001ab2:	4b9a      	ldr	r3, [pc, #616]	; (8001d1c <task2A+0x2f4>)
 8001ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab8:	4610      	mov	r0, r2
 8001aba:	4619      	mov	r1, r3
 8001abc:	f7ff f84c 	bl	8000b58 <__aeabi_d2iz>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	f107 0308 	add.w	r3, r7, #8
 8001ac6:	4996      	ldr	r1, [pc, #600]	; (8001d20 <task2A+0x2f8>)
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f00e ff47 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, offset_show);
 8001ace:	f107 0308 	add.w	r3, r7, #8
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	2114      	movs	r1, #20
 8001ad6:	200a      	movs	r0, #10
 8001ad8:	f004 fbce 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 8001adc:	f004 fa58 	bl	8005f90 <OLED_Refresh_Gram>
 		 while (moving)
 8001ae0:	4b8d      	ldr	r3, [pc, #564]	; (8001d18 <task2A+0x2f0>)
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d1da      	bne.n	8001a9e <task2A+0x76>
 8001ae8:	e000      	b.n	8001aec <task2A+0xc4>
 				break;
 8001aea:	bf00      	nop
 		 }
 		 moveGyroPID(60, 1);
 8001aec:	2001      	movs	r0, #1
 8001aee:	ed9f 0a8d 	vldr	s0, [pc, #564]	; 8001d24 <task2A+0x2fc>
 8001af2:	f002 f995 	bl	8003e20 <moveGyroPID>
 		htim1.Instance -> CCR4 = RIGHT;
 8001af6:	4b84      	ldr	r3, [pc, #528]	; (8001d08 <task2A+0x2e0>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	22fa      	movs	r2, #250	; 0xfa
 8001afc:	641a      	str	r2, [r3, #64]	; 0x40
 		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 2000);
 8001afe:	4b81      	ldr	r3, [pc, #516]	; (8001d04 <task2A+0x2dc>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001b06:	635a      	str	r2, [r3, #52]	; 0x34
 		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 8001b08:	4b7e      	ldr	r3, [pc, #504]	; (8001d04 <task2A+0x2dc>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b10:	63da      	str	r2, [r3, #60]	; 0x3c
 		continueMoving = 0;
 8001b12:	4b85      	ldr	r3, [pc, #532]	; (8001d28 <task2A+0x300>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	701a      	strb	r2, [r3, #0]
 		while (Distance > 14)
 8001b18:	e025      	b.n	8001b66 <task2A+0x13e>
 		{
 			if (totalAngle <= -1*15){
 8001b1a:	4b80      	ldr	r3, [pc, #512]	; (8001d1c <task2A+0x2f4>)
 8001b1c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001b20:	f04f 0200 	mov.w	r2, #0
 8001b24:	4b81      	ldr	r3, [pc, #516]	; (8001d2c <task2A+0x304>)
 8001b26:	f7fe ffe3 	bl	8000af0 <__aeabi_dcmple>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d003      	beq.n	8001b38 <task2A+0x110>
 				continueMoving = 1;
 8001b30:	4b7d      	ldr	r3, [pc, #500]	; (8001d28 <task2A+0x300>)
 8001b32:	2201      	movs	r2, #1
 8001b34:	701a      	strb	r2, [r3, #0]
// 				sendToRPI("here");
 				break;
 8001b36:	e020      	b.n	8001b7a <task2A+0x152>
 			}


			 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8001b38:	4b78      	ldr	r3, [pc, #480]	; (8001d1c <task2A+0x2f4>)
 8001b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b3e:	4610      	mov	r0, r2
 8001b40:	4619      	mov	r1, r3
 8001b42:	f7ff f809 	bl	8000b58 <__aeabi_d2iz>
 8001b46:	4602      	mov	r2, r0
 8001b48:	f107 0308 	add.w	r3, r7, #8
 8001b4c:	4974      	ldr	r1, [pc, #464]	; (8001d20 <task2A+0x2f8>)
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f00e ff04 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, offset_show);
 8001b54:	f107 0308 	add.w	r3, r7, #8
 8001b58:	461a      	mov	r2, r3
 8001b5a:	2114      	movs	r1, #20
 8001b5c:	200a      	movs	r0, #10
 8001b5e:	f004 fb8b 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 8001b62:	f004 fa15 	bl	8005f90 <OLED_Refresh_Gram>
 		while (Distance > 14)
 8001b66:	4b72      	ldr	r3, [pc, #456]	; (8001d30 <task2A+0x308>)
 8001b68:	edd3 7a00 	vldr	s15, [r3]
 8001b6c:	eeb2 7a0c 	vmov.f32	s14, #44	; 0x41600000  14.0
 8001b70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b78:	dccf      	bgt.n	8001b1a <task2A+0xf2>
 		 }
 		if(continueMoving)
 8001b7a:	4b6b      	ldr	r3, [pc, #428]	; (8001d28 <task2A+0x300>)
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	f000 808e 	beq.w	8001ca0 <task2A+0x278>
 		{
 			moveUltraExtreme();
 8001b84:	f001 ff4a 	bl	8003a1c <moveUltraExtreme>
 8001b88:	e08a      	b.n	8001ca0 <task2A+0x278>
 		}


 	}
 	else if (data == 'r')
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2b72      	cmp	r3, #114	; 0x72
 8001b8e:	f040 8087 	bne.w	8001ca0 <task2A+0x278>
 	{
 		htim1.Instance -> CCR4 = RIGHT;
 8001b92:	4b5d      	ldr	r3, [pc, #372]	; (8001d08 <task2A+0x2e0>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	22fa      	movs	r2, #250	; 0xfa
 8001b98:	641a      	str	r2, [r3, #64]	; 0x40
 		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 2000);
 8001b9a:	4b5a      	ldr	r3, [pc, #360]	; (8001d04 <task2A+0x2dc>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001ba2:	635a      	str	r2, [r3, #52]	; 0x34
 		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 8001ba4:	4b57      	ldr	r3, [pc, #348]	; (8001d04 <task2A+0x2dc>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bac:	63da      	str	r2, [r3, #60]	; 0x3c
 		 moving = 1;
 8001bae:	4b5a      	ldr	r3, [pc, #360]	; (8001d18 <task2A+0x2f0>)
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	701a      	strb	r2, [r3, #0]
 		 while (moving)
 8001bb4:	e021      	b.n	8001bfa <task2A+0x1d2>
 		 {
 			 if ((int)totalAngle <= -1*23) // prev was 30
 8001bb6:	4b59      	ldr	r3, [pc, #356]	; (8001d1c <task2A+0x2f4>)
 8001bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bbc:	4610      	mov	r0, r2
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	f7fe ffca 	bl	8000b58 <__aeabi_d2iz>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	f113 0f16 	cmn.w	r3, #22
 8001bca:	db1b      	blt.n	8001c04 <task2A+0x1dc>
 			 {
 				break;
 			 }
			 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8001bcc:	4b53      	ldr	r3, [pc, #332]	; (8001d1c <task2A+0x2f4>)
 8001bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bd2:	4610      	mov	r0, r2
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	f7fe ffbf 	bl	8000b58 <__aeabi_d2iz>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	f107 0308 	add.w	r3, r7, #8
 8001be0:	494f      	ldr	r1, [pc, #316]	; (8001d20 <task2A+0x2f8>)
 8001be2:	4618      	mov	r0, r3
 8001be4:	f00e feba 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, offset_show);
 8001be8:	f107 0308 	add.w	r3, r7, #8
 8001bec:	461a      	mov	r2, r3
 8001bee:	2114      	movs	r1, #20
 8001bf0:	200a      	movs	r0, #10
 8001bf2:	f004 fb41 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 8001bf6:	f004 f9cb 	bl	8005f90 <OLED_Refresh_Gram>
 		 while (moving)
 8001bfa:	4b47      	ldr	r3, [pc, #284]	; (8001d18 <task2A+0x2f0>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1d9      	bne.n	8001bb6 <task2A+0x18e>
 8001c02:	e000      	b.n	8001c06 <task2A+0x1de>
 				break;
 8001c04:	bf00      	nop
 		 }
 		moveGyroPID(58, 1);
 8001c06:	2001      	movs	r0, #1
 8001c08:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8001d34 <task2A+0x30c>
 8001c0c:	f002 f908 	bl	8003e20 <moveGyroPID>
 		htim1.Instance -> CCR4 = LEFT;
 8001c10:	4b3d      	ldr	r3, [pc, #244]	; (8001d08 <task2A+0x2e0>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2269      	movs	r2, #105	; 0x69
 8001c16:	641a      	str	r2, [r3, #64]	; 0x40
 		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 8001c18:	4b3a      	ldr	r3, [pc, #232]	; (8001d04 <task2A+0x2dc>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c20:	635a      	str	r2, [r3, #52]	; 0x34
 		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 2000);
 8001c22:	4b38      	ldr	r3, [pc, #224]	; (8001d04 <task2A+0x2dc>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001c2a:	63da      	str	r2, [r3, #60]	; 0x3c
 		continueMoving = 0;
 8001c2c:	4b3e      	ldr	r3, [pc, #248]	; (8001d28 <task2A+0x300>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	701a      	strb	r2, [r3, #0]

 		while (Distance > 14)
 8001c32:	e025      	b.n	8001c80 <task2A+0x258>
 		{
 			if (totalAngle >= 25){
 8001c34:	4b39      	ldr	r3, [pc, #228]	; (8001d1c <task2A+0x2f4>)
 8001c36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c3a:	f04f 0200 	mov.w	r2, #0
 8001c3e:	4b3e      	ldr	r3, [pc, #248]	; (8001d38 <task2A+0x310>)
 8001c40:	f7fe ff60 	bl	8000b04 <__aeabi_dcmpge>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d003      	beq.n	8001c52 <task2A+0x22a>
 				continueMoving = 1;
 8001c4a:	4b37      	ldr	r3, [pc, #220]	; (8001d28 <task2A+0x300>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	701a      	strb	r2, [r3, #0]
 				break;
 8001c50:	e020      	b.n	8001c94 <task2A+0x26c>
 			}
			 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8001c52:	4b32      	ldr	r3, [pc, #200]	; (8001d1c <task2A+0x2f4>)
 8001c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c58:	4610      	mov	r0, r2
 8001c5a:	4619      	mov	r1, r3
 8001c5c:	f7fe ff7c 	bl	8000b58 <__aeabi_d2iz>
 8001c60:	4602      	mov	r2, r0
 8001c62:	f107 0308 	add.w	r3, r7, #8
 8001c66:	492e      	ldr	r1, [pc, #184]	; (8001d20 <task2A+0x2f8>)
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f00e fe77 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, offset_show);
 8001c6e:	f107 0308 	add.w	r3, r7, #8
 8001c72:	461a      	mov	r2, r3
 8001c74:	2114      	movs	r1, #20
 8001c76:	200a      	movs	r0, #10
 8001c78:	f004 fafe 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 8001c7c:	f004 f988 	bl	8005f90 <OLED_Refresh_Gram>
 		while (Distance > 14)
 8001c80:	4b2b      	ldr	r3, [pc, #172]	; (8001d30 <task2A+0x308>)
 8001c82:	edd3 7a00 	vldr	s15, [r3]
 8001c86:	eeb2 7a0c 	vmov.f32	s14, #44	; 0x41600000  14.0
 8001c8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c92:	dccf      	bgt.n	8001c34 <task2A+0x20c>
 		 }
 		if(continueMoving)
 8001c94:	4b24      	ldr	r3, [pc, #144]	; (8001d28 <task2A+0x300>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <task2A+0x278>
 		{
 			moveUltraExtreme();
 8001c9c:	f001 febe 	bl	8003a1c <moveUltraExtreme>
// 	 		continueMoving = 0;
// 		}
 	}

 	// straighten STM back to be perpendicular to 2nd obstacle
 		if(continueMoving){
 8001ca0:	4b21      	ldr	r3, [pc, #132]	; (8001d28 <task2A+0x300>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d078      	beq.n	8001d9a <task2A+0x372>
 			if(actualAngle > 0) {
 8001ca8:	4b24      	ldr	r3, [pc, #144]	; (8001d3c <task2A+0x314>)
 8001caa:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cae:	f04f 0200 	mov.w	r2, #0
 8001cb2:	f04f 0300 	mov.w	r3, #0
 8001cb6:	f7fe ff2f 	bl	8000b18 <__aeabi_dcmpgt>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d03f      	beq.n	8001d40 <task2A+0x318>
				while(actualAngle > 0){
 8001cc0:	e013      	b.n	8001cea <task2A+0x2c2>
					moving = 1;
 8001cc2:	4b15      	ldr	r3, [pc, #84]	; (8001d18 <task2A+0x2f0>)
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	701a      	strb	r2, [r3, #0]
					htim1.Instance -> CCR4 = RIGHT;
 8001cc8:	4b0f      	ldr	r3, [pc, #60]	; (8001d08 <task2A+0x2e0>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	22fa      	movs	r2, #250	; 0xfa
 8001cce:	641a      	str	r2, [r3, #64]	; 0x40
					__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 8001cd0:	4b0c      	ldr	r3, [pc, #48]	; (8001d04 <task2A+0x2dc>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001cd8:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 400);
 8001cda:	4b0a      	ldr	r3, [pc, #40]	; (8001d04 <task2A+0x2dc>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001ce2:	63da      	str	r2, [r3, #60]	; 0x3c
					delay(1);
 8001ce4:	2001      	movs	r0, #1
 8001ce6:	f7ff fdc3 	bl	8001870 <delay>
				while(actualAngle > 0){
 8001cea:	4b14      	ldr	r3, [pc, #80]	; (8001d3c <task2A+0x314>)
 8001cec:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cf0:	f04f 0200 	mov.w	r2, #0
 8001cf4:	f04f 0300 	mov.w	r3, #0
 8001cf8:	f7fe ff0e 	bl	8000b18 <__aeabi_dcmpgt>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d1df      	bne.n	8001cc2 <task2A+0x29a>
 8001d02:	e04a      	b.n	8001d9a <task2A+0x372>
 8001d04:	20000378 	.word	0x20000378
 8001d08:	20000258 	.word	0x20000258
 8001d0c:	40020000 	.word	0x40020000
 8001d10:	40021000 	.word	0x40021000
 8001d14:	40020800 	.word	0x40020800
 8001d18:	20000414 	.word	0x20000414
 8001d1c:	20000418 	.word	0x20000418
 8001d20:	08014578 	.word	0x08014578
 8001d24:	42700000 	.word	0x42700000
 8001d28:	20000416 	.word	0x20000416
 8001d2c:	c02e0000 	.word	0xc02e0000
 8001d30:	20000440 	.word	0x20000440
 8001d34:	42680000 	.word	0x42680000
 8001d38:	40390000 	.word	0x40390000
 8001d3c:	20000420 	.word	0x20000420
				}
			}
			else if(actualAngle < 0) {
 8001d40:	4b28      	ldr	r3, [pc, #160]	; (8001de4 <task2A+0x3bc>)
 8001d42:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d46:	f04f 0200 	mov.w	r2, #0
 8001d4a:	f04f 0300 	mov.w	r3, #0
 8001d4e:	f7fe fec5 	bl	8000adc <__aeabi_dcmplt>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d020      	beq.n	8001d9a <task2A+0x372>
				while(actualAngle < 0) {
 8001d58:	e013      	b.n	8001d82 <task2A+0x35a>
					moving = 1;
 8001d5a:	4b23      	ldr	r3, [pc, #140]	; (8001de8 <task2A+0x3c0>)
 8001d5c:	2201      	movs	r2, #1
 8001d5e:	701a      	strb	r2, [r3, #0]
					htim1.Instance -> CCR4 = LEFT;
 8001d60:	4b22      	ldr	r3, [pc, #136]	; (8001dec <task2A+0x3c4>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2269      	movs	r2, #105	; 0x69
 8001d66:	641a      	str	r2, [r3, #64]	; 0x40
					__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 400);
 8001d68:	4b21      	ldr	r3, [pc, #132]	; (8001df0 <task2A+0x3c8>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001d70:	635a      	str	r2, [r3, #52]	; 0x34
					__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 8001d72:	4b1f      	ldr	r3, [pc, #124]	; (8001df0 <task2A+0x3c8>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001d7a:	63da      	str	r2, [r3, #60]	; 0x3c
					delay(1);
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	f7ff fd77 	bl	8001870 <delay>
				while(actualAngle < 0) {
 8001d82:	4b18      	ldr	r3, [pc, #96]	; (8001de4 <task2A+0x3bc>)
 8001d84:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001d88:	f04f 0200 	mov.w	r2, #0
 8001d8c:	f04f 0300 	mov.w	r3, #0
 8001d90:	f7fe fea4 	bl	8000adc <__aeabi_dcmplt>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d1df      	bne.n	8001d5a <task2A+0x332>
				}
			}
 		}

		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8001d9a:	4b15      	ldr	r3, [pc, #84]	; (8001df0 <task2A+0x3c8>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 8001da2:	4b13      	ldr	r3, [pc, #76]	; (8001df0 <task2A+0x3c8>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2200      	movs	r2, #0
 8001da8:	63da      	str	r2, [r3, #60]	; 0x3c
		htim1.Instance -> CCR4 = STRAIGHT;
 8001daa:	4b10      	ldr	r3, [pc, #64]	; (8001dec <task2A+0x3c4>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2295      	movs	r2, #149	; 0x95
 8001db0:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8001db2:	2201      	movs	r2, #1
 8001db4:	2108      	movs	r1, #8
 8001db6:	480f      	ldr	r0, [pc, #60]	; (8001df4 <task2A+0x3cc>)
 8001db8:	f005 fb84 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	2104      	movs	r1, #4
 8001dc0:	480c      	ldr	r0, [pc, #48]	; (8001df4 <task2A+0x3cc>)
 8001dc2:	f005 fb7f 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dcc:	480a      	ldr	r0, [pc, #40]	; (8001df8 <task2A+0x3d0>)
 8001dce:	f005 fb79 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	2120      	movs	r1, #32
 8001dd6:	4809      	ldr	r0, [pc, #36]	; (8001dfc <task2A+0x3d4>)
 8001dd8:	f005 fb74 	bl	80074c4 <HAL_GPIO_WritePin>
}
 8001ddc:	bf00      	nop
 8001dde:	3780      	adds	r7, #128	; 0x80
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	20000420 	.word	0x20000420
 8001de8:	20000414 	.word	0x20000414
 8001dec:	20000258 	.word	0x20000258
 8001df0:	20000378 	.word	0x20000378
 8001df4:	40020000 	.word	0x40020000
 8001df8:	40021000 	.word	0x40021000
 8001dfc:	40020800 	.word	0x40020800

08001e00 <task2A2>:

void task2A2(uint32_t data)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b0a0      	sub	sp, #128	; 0x80
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
	uint32_t offset_show[30];
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001e08:	2100      	movs	r1, #0
 8001e0a:	48ac      	ldr	r0, [pc, #688]	; (80020bc <task2A2+0x2bc>)
 8001e0c:	f008 fc10 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8001e10:	2108      	movs	r1, #8
 8001e12:	48aa      	ldr	r0, [pc, #680]	; (80020bc <task2A2+0x2bc>)
 8001e14:	f008 fc0c 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001e18:	210c      	movs	r1, #12
 8001e1a:	48a9      	ldr	r0, [pc, #676]	; (80020c0 <task2A2+0x2c0>)
 8001e1c:	f008 fc08 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8001e20:	2201      	movs	r2, #1
 8001e22:	2108      	movs	r1, #8
 8001e24:	48a7      	ldr	r0, [pc, #668]	; (80020c4 <task2A2+0x2c4>)
 8001e26:	f005 fb4d 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2104      	movs	r1, #4
 8001e2e:	48a5      	ldr	r0, [pc, #660]	; (80020c4 <task2A2+0x2c4>)
 8001e30:	f005 fb48 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8001e34:	2201      	movs	r2, #1
 8001e36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e3a:	48a3      	ldr	r0, [pc, #652]	; (80020c8 <task2A2+0x2c8>)
 8001e3c:	f005 fb42 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8001e40:	2200      	movs	r2, #0
 8001e42:	2120      	movs	r1, #32
 8001e44:	48a1      	ldr	r0, [pc, #644]	; (80020cc <task2A2+0x2cc>)
 8001e46:	f005 fb3d 	bl	80074c4 <HAL_GPIO_WritePin>
	moving = 0;
 8001e4a:	4ba1      	ldr	r3, [pc, #644]	; (80020d0 <task2A2+0x2d0>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]

	if(continueMoving){
 8001e50:	4ba0      	ldr	r3, [pc, #640]	; (80020d4 <task2A2+0x2d4>)
 8001e52:	781b      	ldrb	r3, [r3, #0]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	f000 81c3 	beq.w	80021e0 <task2A2+0x3e0>
		//if picture detected is left Tln
		if (data == 'l')
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2b6c      	cmp	r3, #108	; 0x6c
 8001e5e:	f040 80d2 	bne.w	8002006 <task2A2+0x206>
		{
			htim1.Instance -> CCR4 = 105;
 8001e62:	4b97      	ldr	r3, [pc, #604]	; (80020c0 <task2A2+0x2c0>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2269      	movs	r2, #105	; 0x69
 8001e68:	641a      	str	r2, [r3, #64]	; 0x40
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 8001e6a:	4b94      	ldr	r3, [pc, #592]	; (80020bc <task2A2+0x2bc>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e72:	635a      	str	r2, [r3, #52]	; 0x34
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 3000);
 8001e74:	4b91      	ldr	r3, [pc, #580]	; (80020bc <task2A2+0x2bc>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001e7c:	63da      	str	r2, [r3, #60]	; 0x3c
			 moving = 1;
 8001e7e:	4b94      	ldr	r3, [pc, #592]	; (80020d0 <task2A2+0x2d0>)
 8001e80:	2201      	movs	r2, #1
 8001e82:	701a      	strb	r2, [r3, #0]
			 while (moving)
 8001e84:	e020      	b.n	8001ec8 <task2A2+0xc8>
			 {
				 if ((int)actualAngle >= 60) // was 65
 8001e86:	4b94      	ldr	r3, [pc, #592]	; (80020d8 <task2A2+0x2d8>)
 8001e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e8c:	4610      	mov	r0, r2
 8001e8e:	4619      	mov	r1, r3
 8001e90:	f7fe fe62 	bl	8000b58 <__aeabi_d2iz>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b3b      	cmp	r3, #59	; 0x3b
 8001e98:	dc1b      	bgt.n	8001ed2 <task2A2+0xd2>
				 {
					break;
				 }
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8001e9a:	4b90      	ldr	r3, [pc, #576]	; (80020dc <task2A2+0x2dc>)
 8001e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea0:	4610      	mov	r0, r2
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	f7fe fe58 	bl	8000b58 <__aeabi_d2iz>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	f107 0308 	add.w	r3, r7, #8
 8001eae:	498c      	ldr	r1, [pc, #560]	; (80020e0 <task2A2+0x2e0>)
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f00e fd53 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8001eb6:	f107 0308 	add.w	r3, r7, #8
 8001eba:	461a      	mov	r2, r3
 8001ebc:	2114      	movs	r1, #20
 8001ebe:	200a      	movs	r0, #10
 8001ec0:	f004 f9da 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8001ec4:	f004 f864 	bl	8005f90 <OLED_Refresh_Gram>
			 while (moving)
 8001ec8:	4b81      	ldr	r3, [pc, #516]	; (80020d0 <task2A2+0x2d0>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d1da      	bne.n	8001e86 <task2A2+0x86>
 8001ed0:	e000      	b.n	8001ed4 <task2A2+0xd4>
					break;
 8001ed2:	bf00      	nop
			 }
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8001ed4:	4b79      	ldr	r3, [pc, #484]	; (80020bc <task2A2+0x2bc>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 8001edc:	4b77      	ldr	r3, [pc, #476]	; (80020bc <task2A2+0x2bc>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	63da      	str	r2, [r3, #60]	; 0x3c
			moveGyroPID(85,1);
 8001ee4:	2001      	movs	r0, #1
 8001ee6:	ed9f 0a7f 	vldr	s0, [pc, #508]	; 80020e4 <task2A2+0x2e4>
 8001eea:	f001 ff99 	bl	8003e20 <moveGyroPID>
			htim1.Instance -> CCR4 = RIGHT;
 8001eee:	4b74      	ldr	r3, [pc, #464]	; (80020c0 <task2A2+0x2c0>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	22fa      	movs	r2, #250	; 0xfa
 8001ef4:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3000);
 8001ef6:	4b71      	ldr	r3, [pc, #452]	; (80020bc <task2A2+0x2bc>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001efe:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 8001f00:	4b6e      	ldr	r3, [pc, #440]	; (80020bc <task2A2+0x2bc>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f08:	63da      	str	r2, [r3, #60]	; 0x3c
	// 		continueMoving = 0;

			while (moving)
 8001f0a:	e021      	b.n	8001f50 <task2A2+0x150>
			{
				if ((int)actualAngle <= -83)
 8001f0c:	4b72      	ldr	r3, [pc, #456]	; (80020d8 <task2A2+0x2d8>)
 8001f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f12:	4610      	mov	r0, r2
 8001f14:	4619      	mov	r1, r3
 8001f16:	f7fe fe1f 	bl	8000b58 <__aeabi_d2iz>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	f113 0f52 	cmn.w	r3, #82	; 0x52
 8001f20:	db1b      	blt.n	8001f5a <task2A2+0x15a>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8001f22:	4b6e      	ldr	r3, [pc, #440]	; (80020dc <task2A2+0x2dc>)
 8001f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f28:	4610      	mov	r0, r2
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	f7fe fe14 	bl	8000b58 <__aeabi_d2iz>
 8001f30:	4602      	mov	r2, r0
 8001f32:	f107 0308 	add.w	r3, r7, #8
 8001f36:	496a      	ldr	r1, [pc, #424]	; (80020e0 <task2A2+0x2e0>)
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f00e fd0f 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8001f3e:	f107 0308 	add.w	r3, r7, #8
 8001f42:	461a      	mov	r2, r3
 8001f44:	2114      	movs	r1, #20
 8001f46:	200a      	movs	r0, #10
 8001f48:	f004 f996 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8001f4c:	f004 f820 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 8001f50:	4b5f      	ldr	r3, [pc, #380]	; (80020d0 <task2A2+0x2d0>)
 8001f52:	781b      	ldrb	r3, [r3, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d1d9      	bne.n	8001f0c <task2A2+0x10c>
 8001f58:	e000      	b.n	8001f5c <task2A2+0x15c>
					break;
 8001f5a:	bf00      	nop
			 }

			 moving = 0;
 8001f5c:	4b5c      	ldr	r3, [pc, #368]	; (80020d0 <task2A2+0x2d0>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	701a      	strb	r2, [r3, #0]
			 moveGyroPIDOld(52.0,1); // 50.0 for indoors
 8001f62:	2001      	movs	r0, #1
 8001f64:	ed9f 0a60 	vldr	s0, [pc, #384]	; 80020e8 <task2A2+0x2e8>
 8001f68:	f002 fa66 	bl	8004438 <moveGyroPIDOld>
			 moving = 0;
 8001f6c:	4b58      	ldr	r3, [pc, #352]	; (80020d0 <task2A2+0x2d0>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	701a      	strb	r2, [r3, #0]
			htim1.Instance -> CCR4 = RIGHT;
 8001f72:	4b53      	ldr	r3, [pc, #332]	; (80020c0 <task2A2+0x2c0>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	22fa      	movs	r2, #250	; 0xfa
 8001f78:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3000);
 8001f7a:	4b50      	ldr	r3, [pc, #320]	; (80020bc <task2A2+0x2bc>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001f82:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 8001f84:	4b4d      	ldr	r3, [pc, #308]	; (80020bc <task2A2+0x2bc>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f8c:	63da      	str	r2, [r3, #60]	; 0x3c
			delay(100);
 8001f8e:	2064      	movs	r0, #100	; 0x64
 8001f90:	f7ff fc6e 	bl	8001870 <delay>
			moving = 1;
 8001f94:	4b4e      	ldr	r3, [pc, #312]	; (80020d0 <task2A2+0x2d0>)
 8001f96:	2201      	movs	r2, #1
 8001f98:	701a      	strb	r2, [r3, #0]
			while (moving)
 8001f9a:	e021      	b.n	8001fe0 <task2A2+0x1e0>
			{
				if ((int)totalAngle <= -100) //MAYBE 105 for indoors, 100 for outdoors?
 8001f9c:	4b4f      	ldr	r3, [pc, #316]	; (80020dc <task2A2+0x2dc>)
 8001f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa2:	4610      	mov	r0, r2
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	f7fe fdd7 	bl	8000b58 <__aeabi_d2iz>
 8001faa:	4603      	mov	r3, r0
 8001fac:	f113 0f63 	cmn.w	r3, #99	; 0x63
 8001fb0:	db1b      	blt.n	8001fea <task2A2+0x1ea>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8001fb2:	4b4a      	ldr	r3, [pc, #296]	; (80020dc <task2A2+0x2dc>)
 8001fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fb8:	4610      	mov	r0, r2
 8001fba:	4619      	mov	r1, r3
 8001fbc:	f7fe fdcc 	bl	8000b58 <__aeabi_d2iz>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	f107 0308 	add.w	r3, r7, #8
 8001fc6:	4946      	ldr	r1, [pc, #280]	; (80020e0 <task2A2+0x2e0>)
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f00e fcc7 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8001fce:	f107 0308 	add.w	r3, r7, #8
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	2114      	movs	r1, #20
 8001fd6:	200a      	movs	r0, #10
 8001fd8:	f004 f94e 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8001fdc:	f003 ffd8 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 8001fe0:	4b3b      	ldr	r3, [pc, #236]	; (80020d0 <task2A2+0x2d0>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d1d9      	bne.n	8001f9c <task2A2+0x19c>
 8001fe8:	e000      	b.n	8001fec <task2A2+0x1ec>
					break;
 8001fea:	bf00      	nop
			 }
			actualAngle = 0;
 8001fec:	493a      	ldr	r1, [pc, #232]	; (80020d8 <task2A2+0x2d8>)
 8001fee:	f04f 0200 	mov.w	r2, #0
 8001ff2:	f04f 0300 	mov.w	r3, #0
 8001ff6:	e9c1 2300 	strd	r2, r3, [r1]
			moving=0;
 8001ffa:	4b35      	ldr	r3, [pc, #212]	; (80020d0 <task2A2+0x2d0>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	701a      	strb	r2, [r3, #0]
			moveUltraEndLeft();
 8002000:	f001 fafa 	bl	80035f8 <moveUltraEndLeft>
 8002004:	e2b9      	b.n	800257a <task2A2+0x77a>

		}
		else if (data == 'r')
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2b72      	cmp	r3, #114	; 0x72
 800200a:	f040 82b6 	bne.w	800257a <task2A2+0x77a>
		{
			htim1.Instance -> CCR4 = RIGHT;
 800200e:	4b2c      	ldr	r3, [pc, #176]	; (80020c0 <task2A2+0x2c0>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	22fa      	movs	r2, #250	; 0xfa
 8002014:	641a      	str	r2, [r3, #64]	; 0x40
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3000);
 8002016:	4b29      	ldr	r3, [pc, #164]	; (80020bc <task2A2+0x2bc>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800201e:	635a      	str	r2, [r3, #52]	; 0x34
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 8002020:	4b26      	ldr	r3, [pc, #152]	; (80020bc <task2A2+0x2bc>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002028:	63da      	str	r2, [r3, #60]	; 0x3c
			 moving = 1;
 800202a:	4b29      	ldr	r3, [pc, #164]	; (80020d0 <task2A2+0x2d0>)
 800202c:	2201      	movs	r2, #1
 800202e:	701a      	strb	r2, [r3, #0]
			 while (moving)
 8002030:	e021      	b.n	8002076 <task2A2+0x276>
			 {
				 if ((int)totalAngle <= -1*40) // was 55. was 48. was 43.
 8002032:	4b2a      	ldr	r3, [pc, #168]	; (80020dc <task2A2+0x2dc>)
 8002034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002038:	4610      	mov	r0, r2
 800203a:	4619      	mov	r1, r3
 800203c:	f7fe fd8c 	bl	8000b58 <__aeabi_d2iz>
 8002040:	4603      	mov	r3, r0
 8002042:	f113 0f27 	cmn.w	r3, #39	; 0x27
 8002046:	db1b      	blt.n	8002080 <task2A2+0x280>
				 {
					break;
				 }
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002048:	4b24      	ldr	r3, [pc, #144]	; (80020dc <task2A2+0x2dc>)
 800204a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204e:	4610      	mov	r0, r2
 8002050:	4619      	mov	r1, r3
 8002052:	f7fe fd81 	bl	8000b58 <__aeabi_d2iz>
 8002056:	4602      	mov	r2, r0
 8002058:	f107 0308 	add.w	r3, r7, #8
 800205c:	4920      	ldr	r1, [pc, #128]	; (80020e0 <task2A2+0x2e0>)
 800205e:	4618      	mov	r0, r3
 8002060:	f00e fc7c 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8002064:	f107 0308 	add.w	r3, r7, #8
 8002068:	461a      	mov	r2, r3
 800206a:	2114      	movs	r1, #20
 800206c:	200a      	movs	r0, #10
 800206e:	f004 f903 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8002072:	f003 ff8d 	bl	8005f90 <OLED_Refresh_Gram>
			 while (moving)
 8002076:	4b16      	ldr	r3, [pc, #88]	; (80020d0 <task2A2+0x2d0>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d1d9      	bne.n	8002032 <task2A2+0x232>
 800207e:	e000      	b.n	8002082 <task2A2+0x282>
					break;
 8002080:	bf00      	nop
			 }
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8002082:	4b0e      	ldr	r3, [pc, #56]	; (80020bc <task2A2+0x2bc>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	2200      	movs	r2, #0
 8002088:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 800208a:	4b0c      	ldr	r3, [pc, #48]	; (80020bc <task2A2+0x2bc>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	2200      	movs	r2, #0
 8002090:	63da      	str	r2, [r3, #60]	; 0x3c
			moveGyroPID(45.0,1);
 8002092:	2001      	movs	r0, #1
 8002094:	ed9f 0a15 	vldr	s0, [pc, #84]	; 80020ec <task2A2+0x2ec>
 8002098:	f001 fec2 	bl	8003e20 <moveGyroPID>
			htim1.Instance -> CCR4 = 110;
 800209c:	4b08      	ldr	r3, [pc, #32]	; (80020c0 <task2A2+0x2c0>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	226e      	movs	r2, #110	; 0x6e
 80020a2:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 80020a4:	4b05      	ldr	r3, [pc, #20]	; (80020bc <task2A2+0x2bc>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80020ac:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 3000);
 80020ae:	4b03      	ldr	r3, [pc, #12]	; (80020bc <task2A2+0x2bc>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80020b6:	63da      	str	r2, [r3, #60]	; 0x3c
			while (moving)
 80020b8:	e03b      	b.n	8002132 <task2A2+0x332>
 80020ba:	bf00      	nop
 80020bc:	20000378 	.word	0x20000378
 80020c0:	20000258 	.word	0x20000258
 80020c4:	40020000 	.word	0x40020000
 80020c8:	40021000 	.word	0x40021000
 80020cc:	40020800 	.word	0x40020800
 80020d0:	20000414 	.word	0x20000414
 80020d4:	20000416 	.word	0x20000416
 80020d8:	20000420 	.word	0x20000420
 80020dc:	20000418 	.word	0x20000418
 80020e0:	08014578 	.word	0x08014578
 80020e4:	42aa0000 	.word	0x42aa0000
 80020e8:	42500000 	.word	0x42500000
 80020ec:	42340000 	.word	0x42340000
			{
				if ((int)actualAngle >= 85)
 80020f0:	4bae      	ldr	r3, [pc, #696]	; (80023ac <task2A2+0x5ac>)
 80020f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f6:	4610      	mov	r0, r2
 80020f8:	4619      	mov	r1, r3
 80020fa:	f7fe fd2d 	bl	8000b58 <__aeabi_d2iz>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b54      	cmp	r3, #84	; 0x54
 8002102:	dc1b      	bgt.n	800213c <task2A2+0x33c>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002104:	4baa      	ldr	r3, [pc, #680]	; (80023b0 <task2A2+0x5b0>)
 8002106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800210a:	4610      	mov	r0, r2
 800210c:	4619      	mov	r1, r3
 800210e:	f7fe fd23 	bl	8000b58 <__aeabi_d2iz>
 8002112:	4602      	mov	r2, r0
 8002114:	f107 0308 	add.w	r3, r7, #8
 8002118:	49a6      	ldr	r1, [pc, #664]	; (80023b4 <task2A2+0x5b4>)
 800211a:	4618      	mov	r0, r3
 800211c:	f00e fc1e 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8002120:	f107 0308 	add.w	r3, r7, #8
 8002124:	461a      	mov	r2, r3
 8002126:	2114      	movs	r1, #20
 8002128:	200a      	movs	r0, #10
 800212a:	f004 f8a5 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 800212e:	f003 ff2f 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 8002132:	4ba1      	ldr	r3, [pc, #644]	; (80023b8 <task2A2+0x5b8>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1da      	bne.n	80020f0 <task2A2+0x2f0>
 800213a:	e000      	b.n	800213e <task2A2+0x33e>
					break;
 800213c:	bf00      	nop
			 }
			moving = 0;
 800213e:	4b9e      	ldr	r3, [pc, #632]	; (80023b8 <task2A2+0x5b8>)
 8002140:	2200      	movs	r2, #0
 8002142:	701a      	strb	r2, [r3, #0]
			moveGyroPIDOld(50.0,1); // prev 23
 8002144:	2001      	movs	r0, #1
 8002146:	ed9f 0a9d 	vldr	s0, [pc, #628]	; 80023bc <task2A2+0x5bc>
 800214a:	f002 f975 	bl	8004438 <moveGyroPIDOld>
			moving = 0;
 800214e:	4b9a      	ldr	r3, [pc, #616]	; (80023b8 <task2A2+0x5b8>)
 8002150:	2200      	movs	r2, #0
 8002152:	701a      	strb	r2, [r3, #0]
			htim1.Instance -> CCR4 = 115;
 8002154:	4b9a      	ldr	r3, [pc, #616]	; (80023c0 <task2A2+0x5c0>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2273      	movs	r2, #115	; 0x73
 800215a:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 800215c:	4b99      	ldr	r3, [pc, #612]	; (80023c4 <task2A2+0x5c4>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002164:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 3000);
 8002166:	4b97      	ldr	r3, [pc, #604]	; (80023c4 <task2A2+0x5c4>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800216e:	63da      	str	r2, [r3, #60]	; 0x3c
			delay(100);
 8002170:	2064      	movs	r0, #100	; 0x64
 8002172:	f7ff fb7d 	bl	8001870 <delay>
			moving = 1;
 8002176:	4b90      	ldr	r3, [pc, #576]	; (80023b8 <task2A2+0x5b8>)
 8002178:	2201      	movs	r2, #1
 800217a:	701a      	strb	r2, [r3, #0]
			while (moving)
 800217c:	e020      	b.n	80021c0 <task2A2+0x3c0>
			{
				if ((int)totalAngle >= 93) // 93 is too big for outdoors. changing to 88
 800217e:	4b8c      	ldr	r3, [pc, #560]	; (80023b0 <task2A2+0x5b0>)
 8002180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002184:	4610      	mov	r0, r2
 8002186:	4619      	mov	r1, r3
 8002188:	f7fe fce6 	bl	8000b58 <__aeabi_d2iz>
 800218c:	4603      	mov	r3, r0
 800218e:	2b5c      	cmp	r3, #92	; 0x5c
 8002190:	dc1b      	bgt.n	80021ca <task2A2+0x3ca>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002192:	4b87      	ldr	r3, [pc, #540]	; (80023b0 <task2A2+0x5b0>)
 8002194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002198:	4610      	mov	r0, r2
 800219a:	4619      	mov	r1, r3
 800219c:	f7fe fcdc 	bl	8000b58 <__aeabi_d2iz>
 80021a0:	4602      	mov	r2, r0
 80021a2:	f107 0308 	add.w	r3, r7, #8
 80021a6:	4983      	ldr	r1, [pc, #524]	; (80023b4 <task2A2+0x5b4>)
 80021a8:	4618      	mov	r0, r3
 80021aa:	f00e fbd7 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 80021ae:	f107 0308 	add.w	r3, r7, #8
 80021b2:	461a      	mov	r2, r3
 80021b4:	2114      	movs	r1, #20
 80021b6:	200a      	movs	r0, #10
 80021b8:	f004 f85e 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 80021bc:	f003 fee8 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 80021c0:	4b7d      	ldr	r3, [pc, #500]	; (80023b8 <task2A2+0x5b8>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d1da      	bne.n	800217e <task2A2+0x37e>
 80021c8:	e000      	b.n	80021cc <task2A2+0x3cc>
					break;
 80021ca:	bf00      	nop
			 }
			actualAngle = 0;
 80021cc:	4977      	ldr	r1, [pc, #476]	; (80023ac <task2A2+0x5ac>)
 80021ce:	f04f 0200 	mov.w	r2, #0
 80021d2:	f04f 0300 	mov.w	r3, #0
 80021d6:	e9c1 2300 	strd	r2, r3, [r1]
			moveUltraEnd();
 80021da:	f000 fffd 	bl	80031d8 <moveUltraEnd>
 80021de:	e1cc      	b.n	800257a <task2A2+0x77a>
		}
	}else{
		 // meaning continueMoving is 0, indicating that the car
		 // stopped because ultrasonic distance hit before target angle hit
		//if picture detected is left Tln
		if (data == 'l')
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b6c      	cmp	r3, #108	; 0x6c
 80021e4:	f040 80f2 	bne.w	80023cc <task2A2+0x5cc>
		{
			htim1.Instance -> CCR4 = 105;
 80021e8:	4b75      	ldr	r3, [pc, #468]	; (80023c0 <task2A2+0x5c0>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	2269      	movs	r2, #105	; 0x69
 80021ee:	641a      	str	r2, [r3, #64]	; 0x40
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 80021f0:	4b74      	ldr	r3, [pc, #464]	; (80023c4 <task2A2+0x5c4>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80021f8:	635a      	str	r2, [r3, #52]	; 0x34
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 3000);
 80021fa:	4b72      	ldr	r3, [pc, #456]	; (80023c4 <task2A2+0x5c4>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002202:	63da      	str	r2, [r3, #60]	; 0x3c
			 moving = 0;
 8002204:	4b6c      	ldr	r3, [pc, #432]	; (80023b8 <task2A2+0x5b8>)
 8002206:	2200      	movs	r2, #0
 8002208:	701a      	strb	r2, [r3, #0]
			 osDelay(1);
 800220a:	2001      	movs	r0, #1
 800220c:	f00a ffc3 	bl	800d196 <osDelay>
			 moving = 1;
 8002210:	4b69      	ldr	r3, [pc, #420]	; (80023b8 <task2A2+0x5b8>)
 8002212:	2201      	movs	r2, #1
 8002214:	701a      	strb	r2, [r3, #0]
			 while (moving)
 8002216:	e020      	b.n	800225a <task2A2+0x45a>
			 {
				 if ((int)actualAngle >= 55)
 8002218:	4b64      	ldr	r3, [pc, #400]	; (80023ac <task2A2+0x5ac>)
 800221a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800221e:	4610      	mov	r0, r2
 8002220:	4619      	mov	r1, r3
 8002222:	f7fe fc99 	bl	8000b58 <__aeabi_d2iz>
 8002226:	4603      	mov	r3, r0
 8002228:	2b36      	cmp	r3, #54	; 0x36
 800222a:	dc1b      	bgt.n	8002264 <task2A2+0x464>
				 {
					break;
				 }
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 800222c:	4b60      	ldr	r3, [pc, #384]	; (80023b0 <task2A2+0x5b0>)
 800222e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002232:	4610      	mov	r0, r2
 8002234:	4619      	mov	r1, r3
 8002236:	f7fe fc8f 	bl	8000b58 <__aeabi_d2iz>
 800223a:	4602      	mov	r2, r0
 800223c:	f107 0308 	add.w	r3, r7, #8
 8002240:	495c      	ldr	r1, [pc, #368]	; (80023b4 <task2A2+0x5b4>)
 8002242:	4618      	mov	r0, r3
 8002244:	f00e fb8a 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8002248:	f107 0308 	add.w	r3, r7, #8
 800224c:	461a      	mov	r2, r3
 800224e:	2114      	movs	r1, #20
 8002250:	200a      	movs	r0, #10
 8002252:	f004 f811 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8002256:	f003 fe9b 	bl	8005f90 <OLED_Refresh_Gram>
			 while (moving)
 800225a:	4b57      	ldr	r3, [pc, #348]	; (80023b8 <task2A2+0x5b8>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d1da      	bne.n	8002218 <task2A2+0x418>
 8002262:	e000      	b.n	8002266 <task2A2+0x466>
					break;
 8002264:	bf00      	nop
			 }
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8002266:	4b57      	ldr	r3, [pc, #348]	; (80023c4 <task2A2+0x5c4>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2200      	movs	r2, #0
 800226c:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 800226e:	4b55      	ldr	r3, [pc, #340]	; (80023c4 <task2A2+0x5c4>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2200      	movs	r2, #0
 8002274:	63da      	str	r2, [r3, #60]	; 0x3c
			moving = 0;
 8002276:	4b50      	ldr	r3, [pc, #320]	; (80023b8 <task2A2+0x5b8>)
 8002278:	2200      	movs	r2, #0
 800227a:	701a      	strb	r2, [r3, #0]
			moveGyroPIDOld(60,1);
 800227c:	2001      	movs	r0, #1
 800227e:	ed9f 0a52 	vldr	s0, [pc, #328]	; 80023c8 <task2A2+0x5c8>
 8002282:	f002 f8d9 	bl	8004438 <moveGyroPIDOld>
//			moveGyroPID(85,1);
			htim1.Instance -> CCR4 = RIGHT;
 8002286:	4b4e      	ldr	r3, [pc, #312]	; (80023c0 <task2A2+0x5c0>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	22fa      	movs	r2, #250	; 0xfa
 800228c:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3000);
 800228e:	4b4d      	ldr	r3, [pc, #308]	; (80023c4 <task2A2+0x5c4>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002296:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 8002298:	4b4a      	ldr	r3, [pc, #296]	; (80023c4 <task2A2+0x5c4>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80022a0:	63da      	str	r2, [r3, #60]	; 0x3c

			while (moving)
 80022a2:	e021      	b.n	80022e8 <task2A2+0x4e8>
			{
				if ((int)actualAngle <= -85)
 80022a4:	4b41      	ldr	r3, [pc, #260]	; (80023ac <task2A2+0x5ac>)
 80022a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022aa:	4610      	mov	r0, r2
 80022ac:	4619      	mov	r1, r3
 80022ae:	f7fe fc53 	bl	8000b58 <__aeabi_d2iz>
 80022b2:	4603      	mov	r3, r0
 80022b4:	f113 0f54 	cmn.w	r3, #84	; 0x54
 80022b8:	db1b      	blt.n	80022f2 <task2A2+0x4f2>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 80022ba:	4b3d      	ldr	r3, [pc, #244]	; (80023b0 <task2A2+0x5b0>)
 80022bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022c0:	4610      	mov	r0, r2
 80022c2:	4619      	mov	r1, r3
 80022c4:	f7fe fc48 	bl	8000b58 <__aeabi_d2iz>
 80022c8:	4602      	mov	r2, r0
 80022ca:	f107 0308 	add.w	r3, r7, #8
 80022ce:	4939      	ldr	r1, [pc, #228]	; (80023b4 <task2A2+0x5b4>)
 80022d0:	4618      	mov	r0, r3
 80022d2:	f00e fb43 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 80022d6:	f107 0308 	add.w	r3, r7, #8
 80022da:	461a      	mov	r2, r3
 80022dc:	2114      	movs	r1, #20
 80022de:	200a      	movs	r0, #10
 80022e0:	f003 ffca 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 80022e4:	f003 fe54 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 80022e8:	4b33      	ldr	r3, [pc, #204]	; (80023b8 <task2A2+0x5b8>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d1d9      	bne.n	80022a4 <task2A2+0x4a4>
 80022f0:	e000      	b.n	80022f4 <task2A2+0x4f4>
					break;
 80022f2:	bf00      	nop
			 }

			 moving = 0;
 80022f4:	4b30      	ldr	r3, [pc, #192]	; (80023b8 <task2A2+0x5b8>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	701a      	strb	r2, [r3, #0]
			 moveGyroPIDOld(50.0,1); // was 60
 80022fa:	2001      	movs	r0, #1
 80022fc:	ed9f 0a2f 	vldr	s0, [pc, #188]	; 80023bc <task2A2+0x5bc>
 8002300:	f002 f89a 	bl	8004438 <moveGyroPIDOld>
			 moving = 0;
 8002304:	4b2c      	ldr	r3, [pc, #176]	; (80023b8 <task2A2+0x5b8>)
 8002306:	2200      	movs	r2, #0
 8002308:	701a      	strb	r2, [r3, #0]
			htim1.Instance -> CCR4 = RIGHT;
 800230a:	4b2d      	ldr	r3, [pc, #180]	; (80023c0 <task2A2+0x5c0>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	22fa      	movs	r2, #250	; 0xfa
 8002310:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3000);
 8002312:	4b2c      	ldr	r3, [pc, #176]	; (80023c4 <task2A2+0x5c4>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800231a:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 800231c:	4b29      	ldr	r3, [pc, #164]	; (80023c4 <task2A2+0x5c4>)
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002324:	63da      	str	r2, [r3, #60]	; 0x3c
			delay(100);
 8002326:	2064      	movs	r0, #100	; 0x64
 8002328:	f7ff faa2 	bl	8001870 <delay>
			moving=0;
 800232c:	4b22      	ldr	r3, [pc, #136]	; (80023b8 <task2A2+0x5b8>)
 800232e:	2200      	movs	r2, #0
 8002330:	701a      	strb	r2, [r3, #0]
			osDelay(1);
 8002332:	2001      	movs	r0, #1
 8002334:	f00a ff2f 	bl	800d196 <osDelay>
			moving = 1;
 8002338:	4b1f      	ldr	r3, [pc, #124]	; (80023b8 <task2A2+0x5b8>)
 800233a:	2201      	movs	r2, #1
 800233c:	701a      	strb	r2, [r3, #0]
			while (moving)
 800233e:	e021      	b.n	8002384 <task2A2+0x584>
			{
				if ((int)totalAngle <= -102) //MAYBE 105 for indoors, 100 for outdoors?
 8002340:	4b1b      	ldr	r3, [pc, #108]	; (80023b0 <task2A2+0x5b0>)
 8002342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002346:	4610      	mov	r0, r2
 8002348:	4619      	mov	r1, r3
 800234a:	f7fe fc05 	bl	8000b58 <__aeabi_d2iz>
 800234e:	4603      	mov	r3, r0
 8002350:	f113 0f65 	cmn.w	r3, #101	; 0x65
 8002354:	db1b      	blt.n	800238e <task2A2+0x58e>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002356:	4b16      	ldr	r3, [pc, #88]	; (80023b0 <task2A2+0x5b0>)
 8002358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800235c:	4610      	mov	r0, r2
 800235e:	4619      	mov	r1, r3
 8002360:	f7fe fbfa 	bl	8000b58 <__aeabi_d2iz>
 8002364:	4602      	mov	r2, r0
 8002366:	f107 0308 	add.w	r3, r7, #8
 800236a:	4912      	ldr	r1, [pc, #72]	; (80023b4 <task2A2+0x5b4>)
 800236c:	4618      	mov	r0, r3
 800236e:	f00e faf5 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8002372:	f107 0308 	add.w	r3, r7, #8
 8002376:	461a      	mov	r2, r3
 8002378:	2114      	movs	r1, #20
 800237a:	200a      	movs	r0, #10
 800237c:	f003 ff7c 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8002380:	f003 fe06 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 8002384:	4b0c      	ldr	r3, [pc, #48]	; (80023b8 <task2A2+0x5b8>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d1d9      	bne.n	8002340 <task2A2+0x540>
 800238c:	e000      	b.n	8002390 <task2A2+0x590>
					break;
 800238e:	bf00      	nop
			 }
			actualAngle = 0;
 8002390:	4906      	ldr	r1, [pc, #24]	; (80023ac <task2A2+0x5ac>)
 8002392:	f04f 0200 	mov.w	r2, #0
 8002396:	f04f 0300 	mov.w	r3, #0
 800239a:	e9c1 2300 	strd	r2, r3, [r1]
			moving = 0;
 800239e:	4b06      	ldr	r3, [pc, #24]	; (80023b8 <task2A2+0x5b8>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	701a      	strb	r2, [r3, #0]
			moveUltraEndLeft();
 80023a4:	f001 f928 	bl	80035f8 <moveUltraEndLeft>
 80023a8:	e0e7      	b.n	800257a <task2A2+0x77a>
 80023aa:	bf00      	nop
 80023ac:	20000420 	.word	0x20000420
 80023b0:	20000418 	.word	0x20000418
 80023b4:	08014578 	.word	0x08014578
 80023b8:	20000414 	.word	0x20000414
 80023bc:	42480000 	.word	0x42480000
 80023c0:	20000258 	.word	0x20000258
 80023c4:	20000378 	.word	0x20000378
 80023c8:	42700000 	.word	0x42700000

		}
		else if (data == 'r')
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2b72      	cmp	r3, #114	; 0x72
 80023d0:	f040 80d3 	bne.w	800257a <task2A2+0x77a>
		{
			htim1.Instance -> CCR4 = RIGHT;
 80023d4:	4b7b      	ldr	r3, [pc, #492]	; (80025c4 <task2A2+0x7c4>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	22fa      	movs	r2, #250	; 0xfa
 80023da:	641a      	str	r2, [r3, #64]	; 0x40
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3000);
 80023dc:	4b7a      	ldr	r3, [pc, #488]	; (80025c8 <task2A2+0x7c8>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80023e4:	635a      	str	r2, [r3, #52]	; 0x34
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 80023e6:	4b78      	ldr	r3, [pc, #480]	; (80025c8 <task2A2+0x7c8>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80023ee:	63da      	str	r2, [r3, #60]	; 0x3c
			 moving = 1;
 80023f0:	4b76      	ldr	r3, [pc, #472]	; (80025cc <task2A2+0x7cc>)
 80023f2:	2201      	movs	r2, #1
 80023f4:	701a      	strb	r2, [r3, #0]
			 while (moving)
 80023f6:	e021      	b.n	800243c <task2A2+0x63c>
			 {
				 if ((int)totalAngle <= -1*22)
 80023f8:	4b75      	ldr	r3, [pc, #468]	; (80025d0 <task2A2+0x7d0>)
 80023fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023fe:	4610      	mov	r0, r2
 8002400:	4619      	mov	r1, r3
 8002402:	f7fe fba9 	bl	8000b58 <__aeabi_d2iz>
 8002406:	4603      	mov	r3, r0
 8002408:	f113 0f15 	cmn.w	r3, #21
 800240c:	db1b      	blt.n	8002446 <task2A2+0x646>
				 {
					break;
				 }
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 800240e:	4b70      	ldr	r3, [pc, #448]	; (80025d0 <task2A2+0x7d0>)
 8002410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002414:	4610      	mov	r0, r2
 8002416:	4619      	mov	r1, r3
 8002418:	f7fe fb9e 	bl	8000b58 <__aeabi_d2iz>
 800241c:	4602      	mov	r2, r0
 800241e:	f107 0308 	add.w	r3, r7, #8
 8002422:	496c      	ldr	r1, [pc, #432]	; (80025d4 <task2A2+0x7d4>)
 8002424:	4618      	mov	r0, r3
 8002426:	f00e fa99 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 800242a:	f107 0308 	add.w	r3, r7, #8
 800242e:	461a      	mov	r2, r3
 8002430:	2114      	movs	r1, #20
 8002432:	200a      	movs	r0, #10
 8002434:	f003 ff20 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8002438:	f003 fdaa 	bl	8005f90 <OLED_Refresh_Gram>
			 while (moving)
 800243c:	4b63      	ldr	r3, [pc, #396]	; (80025cc <task2A2+0x7cc>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d1d9      	bne.n	80023f8 <task2A2+0x5f8>
 8002444:	e000      	b.n	8002448 <task2A2+0x648>
					break;
 8002446:	bf00      	nop
			 }
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8002448:	4b5f      	ldr	r3, [pc, #380]	; (80025c8 <task2A2+0x7c8>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2200      	movs	r2, #0
 800244e:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 8002450:	4b5d      	ldr	r3, [pc, #372]	; (80025c8 <task2A2+0x7c8>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2200      	movs	r2, #0
 8002456:	63da      	str	r2, [r3, #60]	; 0x3c
			moveGyroPID(75.0,1);
 8002458:	2001      	movs	r0, #1
 800245a:	ed9f 0a5f 	vldr	s0, [pc, #380]	; 80025d8 <task2A2+0x7d8>
 800245e:	f001 fcdf 	bl	8003e20 <moveGyroPID>
			htim1.Instance -> CCR4 = 110;
 8002462:	4b58      	ldr	r3, [pc, #352]	; (80025c4 <task2A2+0x7c4>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	226e      	movs	r2, #110	; 0x6e
 8002468:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 800246a:	4b57      	ldr	r3, [pc, #348]	; (80025c8 <task2A2+0x7c8>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002472:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 2000);
 8002474:	4b54      	ldr	r3, [pc, #336]	; (80025c8 <task2A2+0x7c8>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800247c:	63da      	str	r2, [r3, #60]	; 0x3c
			while (moving)
 800247e:	e020      	b.n	80024c2 <task2A2+0x6c2>
			{
				if ((int)actualAngle >= 85)
 8002480:	4b56      	ldr	r3, [pc, #344]	; (80025dc <task2A2+0x7dc>)
 8002482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002486:	4610      	mov	r0, r2
 8002488:	4619      	mov	r1, r3
 800248a:	f7fe fb65 	bl	8000b58 <__aeabi_d2iz>
 800248e:	4603      	mov	r3, r0
 8002490:	2b54      	cmp	r3, #84	; 0x54
 8002492:	dc1b      	bgt.n	80024cc <task2A2+0x6cc>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002494:	4b4e      	ldr	r3, [pc, #312]	; (80025d0 <task2A2+0x7d0>)
 8002496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800249a:	4610      	mov	r0, r2
 800249c:	4619      	mov	r1, r3
 800249e:	f7fe fb5b 	bl	8000b58 <__aeabi_d2iz>
 80024a2:	4602      	mov	r2, r0
 80024a4:	f107 0308 	add.w	r3, r7, #8
 80024a8:	494a      	ldr	r1, [pc, #296]	; (80025d4 <task2A2+0x7d4>)
 80024aa:	4618      	mov	r0, r3
 80024ac:	f00e fa56 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 80024b0:	f107 0308 	add.w	r3, r7, #8
 80024b4:	461a      	mov	r2, r3
 80024b6:	2114      	movs	r1, #20
 80024b8:	200a      	movs	r0, #10
 80024ba:	f003 fedd 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 80024be:	f003 fd67 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 80024c2:	4b42      	ldr	r3, [pc, #264]	; (80025cc <task2A2+0x7cc>)
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d1da      	bne.n	8002480 <task2A2+0x680>
 80024ca:	e000      	b.n	80024ce <task2A2+0x6ce>
					break;
 80024cc:	bf00      	nop
			 }
			moving = 0;
 80024ce:	4b3f      	ldr	r3, [pc, #252]	; (80025cc <task2A2+0x7cc>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	701a      	strb	r2, [r3, #0]
			moveGyroPIDOld(45.0,1); // prev 23
 80024d4:	2001      	movs	r0, #1
 80024d6:	ed9f 0a42 	vldr	s0, [pc, #264]	; 80025e0 <task2A2+0x7e0>
 80024da:	f001 ffad 	bl	8004438 <moveGyroPIDOld>
			moving = 0;
 80024de:	4b3b      	ldr	r3, [pc, #236]	; (80025cc <task2A2+0x7cc>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	701a      	strb	r2, [r3, #0]
			htim1.Instance -> CCR4 = 115;
 80024e4:	4b37      	ldr	r3, [pc, #220]	; (80025c4 <task2A2+0x7c4>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2273      	movs	r2, #115	; 0x73
 80024ea:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 80024ec:	4b36      	ldr	r3, [pc, #216]	; (80025c8 <task2A2+0x7c8>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024f4:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 2000);
 80024f6:	4b34      	ldr	r3, [pc, #208]	; (80025c8 <task2A2+0x7c8>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80024fe:	63da      	str	r2, [r3, #60]	; 0x3c
			delay(100);
 8002500:	2064      	movs	r0, #100	; 0x64
 8002502:	f7ff f9b5 	bl	8001870 <delay>
			moving = 0;
 8002506:	4b31      	ldr	r3, [pc, #196]	; (80025cc <task2A2+0x7cc>)
 8002508:	2200      	movs	r2, #0
 800250a:	701a      	strb	r2, [r3, #0]
			osDelay(1);
 800250c:	2001      	movs	r0, #1
 800250e:	f00a fe42 	bl	800d196 <osDelay>
			moving = 1;
 8002512:	4b2e      	ldr	r3, [pc, #184]	; (80025cc <task2A2+0x7cc>)
 8002514:	2201      	movs	r2, #1
 8002516:	701a      	strb	r2, [r3, #0]
			while (moving)
 8002518:	e020      	b.n	800255c <task2A2+0x75c>
			{
				if ((int)totalAngle >= 105)
 800251a:	4b2d      	ldr	r3, [pc, #180]	; (80025d0 <task2A2+0x7d0>)
 800251c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002520:	4610      	mov	r0, r2
 8002522:	4619      	mov	r1, r3
 8002524:	f7fe fb18 	bl	8000b58 <__aeabi_d2iz>
 8002528:	4603      	mov	r3, r0
 800252a:	2b68      	cmp	r3, #104	; 0x68
 800252c:	dc1b      	bgt.n	8002566 <task2A2+0x766>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 800252e:	4b28      	ldr	r3, [pc, #160]	; (80025d0 <task2A2+0x7d0>)
 8002530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002534:	4610      	mov	r0, r2
 8002536:	4619      	mov	r1, r3
 8002538:	f7fe fb0e 	bl	8000b58 <__aeabi_d2iz>
 800253c:	4602      	mov	r2, r0
 800253e:	f107 0308 	add.w	r3, r7, #8
 8002542:	4924      	ldr	r1, [pc, #144]	; (80025d4 <task2A2+0x7d4>)
 8002544:	4618      	mov	r0, r3
 8002546:	f00e fa09 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 800254a:	f107 0308 	add.w	r3, r7, #8
 800254e:	461a      	mov	r2, r3
 8002550:	2114      	movs	r1, #20
 8002552:	200a      	movs	r0, #10
 8002554:	f003 fe90 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8002558:	f003 fd1a 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 800255c:	4b1b      	ldr	r3, [pc, #108]	; (80025cc <task2A2+0x7cc>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1da      	bne.n	800251a <task2A2+0x71a>
 8002564:	e000      	b.n	8002568 <task2A2+0x768>
					break;
 8002566:	bf00      	nop
			 }
			actualAngle = 0;
 8002568:	491c      	ldr	r1, [pc, #112]	; (80025dc <task2A2+0x7dc>)
 800256a:	f04f 0200 	mov.w	r2, #0
 800256e:	f04f 0300 	mov.w	r3, #0
 8002572:	e9c1 2300 	strd	r2, r3, [r1]
			moveUltraEnd();
 8002576:	f000 fe2f 	bl	80031d8 <moveUltraEnd>
		}
	}

	__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 800257a:	4b13      	ldr	r3, [pc, #76]	; (80025c8 <task2A2+0x7c8>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2200      	movs	r2, #0
 8002580:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 8002582:	4b11      	ldr	r3, [pc, #68]	; (80025c8 <task2A2+0x7c8>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2200      	movs	r2, #0
 8002588:	63da      	str	r2, [r3, #60]	; 0x3c
	htim1.Instance -> CCR4 = STRAIGHT;
 800258a:	4b0e      	ldr	r3, [pc, #56]	; (80025c4 <task2A2+0x7c4>)
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	2295      	movs	r2, #149	; 0x95
 8002590:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8002592:	2201      	movs	r2, #1
 8002594:	2108      	movs	r1, #8
 8002596:	4813      	ldr	r0, [pc, #76]	; (80025e4 <task2A2+0x7e4>)
 8002598:	f004 ff94 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 800259c:	2200      	movs	r2, #0
 800259e:	2104      	movs	r1, #4
 80025a0:	4810      	ldr	r0, [pc, #64]	; (80025e4 <task2A2+0x7e4>)
 80025a2:	f004 ff8f 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 80025a6:	2201      	movs	r2, #1
 80025a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80025ac:	480e      	ldr	r0, [pc, #56]	; (80025e8 <task2A2+0x7e8>)
 80025ae:	f004 ff89 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 80025b2:	2200      	movs	r2, #0
 80025b4:	2120      	movs	r1, #32
 80025b6:	480d      	ldr	r0, [pc, #52]	; (80025ec <task2A2+0x7ec>)
 80025b8:	f004 ff84 	bl	80074c4 <HAL_GPIO_WritePin>
}
 80025bc:	bf00      	nop
 80025be:	3780      	adds	r7, #128	; 0x80
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	20000258 	.word	0x20000258
 80025c8:	20000378 	.word	0x20000378
 80025cc:	20000414 	.word	0x20000414
 80025d0:	20000418 	.word	0x20000418
 80025d4:	08014578 	.word	0x08014578
 80025d8:	42960000 	.word	0x42960000
 80025dc:	20000420 	.word	0x20000420
 80025e0:	42340000 	.word	0x42340000
 80025e4:	40020000 	.word	0x40020000
 80025e8:	40021000 	.word	0x40021000
 80025ec:	40020800 	.word	0x40020800

080025f0 <task2A2L>:

// 2nd obstacle after turning left
void task2A2L(uint32_t data)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b0a0      	sub	sp, #128	; 0x80
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
	uint32_t offset_show[30];
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80025f8:	2100      	movs	r1, #0
 80025fa:	48ac      	ldr	r0, [pc, #688]	; (80028ac <task2A2L+0x2bc>)
 80025fc:	f008 f818 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8002600:	2108      	movs	r1, #8
 8002602:	48aa      	ldr	r0, [pc, #680]	; (80028ac <task2A2L+0x2bc>)
 8002604:	f008 f814 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002608:	210c      	movs	r1, #12
 800260a:	48a9      	ldr	r0, [pc, #676]	; (80028b0 <task2A2L+0x2c0>)
 800260c:	f008 f810 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8002610:	2201      	movs	r2, #1
 8002612:	2108      	movs	r1, #8
 8002614:	48a7      	ldr	r0, [pc, #668]	; (80028b4 <task2A2L+0x2c4>)
 8002616:	f004 ff55 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 800261a:	2200      	movs	r2, #0
 800261c:	2104      	movs	r1, #4
 800261e:	48a5      	ldr	r0, [pc, #660]	; (80028b4 <task2A2L+0x2c4>)
 8002620:	f004 ff50 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8002624:	2201      	movs	r2, #1
 8002626:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800262a:	48a3      	ldr	r0, [pc, #652]	; (80028b8 <task2A2L+0x2c8>)
 800262c:	f004 ff4a 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8002630:	2200      	movs	r2, #0
 8002632:	2120      	movs	r1, #32
 8002634:	48a1      	ldr	r0, [pc, #644]	; (80028bc <task2A2L+0x2cc>)
 8002636:	f004 ff45 	bl	80074c4 <HAL_GPIO_WritePin>
	moving = 0;
 800263a:	4ba1      	ldr	r3, [pc, #644]	; (80028c0 <task2A2L+0x2d0>)
 800263c:	2200      	movs	r2, #0
 800263e:	701a      	strb	r2, [r3, #0]

	if (continueMoving){
 8002640:	4ba0      	ldr	r3, [pc, #640]	; (80028c4 <task2A2L+0x2d4>)
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	2b00      	cmp	r3, #0
 8002646:	f000 81c3 	beq.w	80029d0 <task2A2L+0x3e0>
		//	uint8_t continueMoving;
		//if picture detected is left Yln
		if (data == 'l')
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2b6c      	cmp	r3, #108	; 0x6c
 800264e:	f040 80d2 	bne.w	80027f6 <task2A2L+0x206>
		{
			htim1.Instance -> CCR4 = 117;
 8002652:	4b97      	ldr	r3, [pc, #604]	; (80028b0 <task2A2L+0x2c0>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2275      	movs	r2, #117	; 0x75
 8002658:	641a      	str	r2, [r3, #64]	; 0x40
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 800265a:	4b94      	ldr	r3, [pc, #592]	; (80028ac <task2A2L+0x2bc>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002662:	635a      	str	r2, [r3, #52]	; 0x34
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 2000);
 8002664:	4b91      	ldr	r3, [pc, #580]	; (80028ac <task2A2L+0x2bc>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800266c:	63da      	str	r2, [r3, #60]	; 0x3c
			 moving = 1;
 800266e:	4b94      	ldr	r3, [pc, #592]	; (80028c0 <task2A2L+0x2d0>)
 8002670:	2201      	movs	r2, #1
 8002672:	701a      	strb	r2, [r3, #0]
			 while (moving)
 8002674:	e020      	b.n	80026b8 <task2A2L+0xc8>
			 {
				 if ((int)totalAngle >= 60)
 8002676:	4b94      	ldr	r3, [pc, #592]	; (80028c8 <task2A2L+0x2d8>)
 8002678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800267c:	4610      	mov	r0, r2
 800267e:	4619      	mov	r1, r3
 8002680:	f7fe fa6a 	bl	8000b58 <__aeabi_d2iz>
 8002684:	4603      	mov	r3, r0
 8002686:	2b3b      	cmp	r3, #59	; 0x3b
 8002688:	dc1b      	bgt.n	80026c2 <task2A2L+0xd2>
				 {
					break;
				 }
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 800268a:	4b8f      	ldr	r3, [pc, #572]	; (80028c8 <task2A2L+0x2d8>)
 800268c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002690:	4610      	mov	r0, r2
 8002692:	4619      	mov	r1, r3
 8002694:	f7fe fa60 	bl	8000b58 <__aeabi_d2iz>
 8002698:	4602      	mov	r2, r0
 800269a:	f107 0308 	add.w	r3, r7, #8
 800269e:	498b      	ldr	r1, [pc, #556]	; (80028cc <task2A2L+0x2dc>)
 80026a0:	4618      	mov	r0, r3
 80026a2:	f00e f95b 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 80026a6:	f107 0308 	add.w	r3, r7, #8
 80026aa:	461a      	mov	r2, r3
 80026ac:	2114      	movs	r1, #20
 80026ae:	200a      	movs	r0, #10
 80026b0:	f003 fde2 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 80026b4:	f003 fc6c 	bl	8005f90 <OLED_Refresh_Gram>
			 while (moving)
 80026b8:	4b81      	ldr	r3, [pc, #516]	; (80028c0 <task2A2L+0x2d0>)
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d1da      	bne.n	8002676 <task2A2L+0x86>
 80026c0:	e000      	b.n	80026c4 <task2A2L+0xd4>
					break;
 80026c2:	bf00      	nop
			 }
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 80026c4:	4b79      	ldr	r3, [pc, #484]	; (80028ac <task2A2L+0x2bc>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2200      	movs	r2, #0
 80026ca:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 80026cc:	4b77      	ldr	r3, [pc, #476]	; (80028ac <task2A2L+0x2bc>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2200      	movs	r2, #0
 80026d2:	63da      	str	r2, [r3, #60]	; 0x3c
			moveGyroPID(60,1);
 80026d4:	2001      	movs	r0, #1
 80026d6:	ed9f 0a7e 	vldr	s0, [pc, #504]	; 80028d0 <task2A2L+0x2e0>
 80026da:	f001 fba1 	bl	8003e20 <moveGyroPID>
			htim1.Instance -> CCR4 = RIGHT;
 80026de:	4b74      	ldr	r3, [pc, #464]	; (80028b0 <task2A2L+0x2c0>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	22fa      	movs	r2, #250	; 0xfa
 80026e4:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3000);
 80026e6:	4b71      	ldr	r3, [pc, #452]	; (80028ac <task2A2L+0x2bc>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80026ee:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 80026f0:	4b6e      	ldr	r3, [pc, #440]	; (80028ac <task2A2L+0x2bc>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80026f8:	63da      	str	r2, [r3, #60]	; 0x3c
	// 		continueMoving = 0;

			while (moving)
 80026fa:	e021      	b.n	8002740 <task2A2L+0x150>
			{
				if ((int)totalAngle <= -85)
 80026fc:	4b72      	ldr	r3, [pc, #456]	; (80028c8 <task2A2L+0x2d8>)
 80026fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002702:	4610      	mov	r0, r2
 8002704:	4619      	mov	r1, r3
 8002706:	f7fe fa27 	bl	8000b58 <__aeabi_d2iz>
 800270a:	4603      	mov	r3, r0
 800270c:	f113 0f54 	cmn.w	r3, #84	; 0x54
 8002710:	db1b      	blt.n	800274a <task2A2L+0x15a>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002712:	4b6d      	ldr	r3, [pc, #436]	; (80028c8 <task2A2L+0x2d8>)
 8002714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002718:	4610      	mov	r0, r2
 800271a:	4619      	mov	r1, r3
 800271c:	f7fe fa1c 	bl	8000b58 <__aeabi_d2iz>
 8002720:	4602      	mov	r2, r0
 8002722:	f107 0308 	add.w	r3, r7, #8
 8002726:	4969      	ldr	r1, [pc, #420]	; (80028cc <task2A2L+0x2dc>)
 8002728:	4618      	mov	r0, r3
 800272a:	f00e f917 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 800272e:	f107 0308 	add.w	r3, r7, #8
 8002732:	461a      	mov	r2, r3
 8002734:	2114      	movs	r1, #20
 8002736:	200a      	movs	r0, #10
 8002738:	f003 fd9e 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 800273c:	f003 fc28 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 8002740:	4b5f      	ldr	r3, [pc, #380]	; (80028c0 <task2A2L+0x2d0>)
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1d9      	bne.n	80026fc <task2A2L+0x10c>
 8002748:	e000      	b.n	800274c <task2A2L+0x15c>
					break;
 800274a:	bf00      	nop
			 }

			 moving = 0;
 800274c:	4b5c      	ldr	r3, [pc, #368]	; (80028c0 <task2A2L+0x2d0>)
 800274e:	2200      	movs	r2, #0
 8002750:	701a      	strb	r2, [r3, #0]
			 moveGyroPIDOld(50.0,1);
 8002752:	2001      	movs	r0, #1
 8002754:	ed9f 0a5f 	vldr	s0, [pc, #380]	; 80028d4 <task2A2L+0x2e4>
 8002758:	f001 fe6e 	bl	8004438 <moveGyroPIDOld>
			 moving = 0;
 800275c:	4b58      	ldr	r3, [pc, #352]	; (80028c0 <task2A2L+0x2d0>)
 800275e:	2200      	movs	r2, #0
 8002760:	701a      	strb	r2, [r3, #0]
			 delay(100);
 8002762:	2064      	movs	r0, #100	; 0x64
 8002764:	f7ff f884 	bl	8001870 <delay>
			moving = 1;
 8002768:	4b55      	ldr	r3, [pc, #340]	; (80028c0 <task2A2L+0x2d0>)
 800276a:	2201      	movs	r2, #1
 800276c:	701a      	strb	r2, [r3, #0]
			htim1.Instance -> CCR4 = RIGHT;
 800276e:	4b50      	ldr	r3, [pc, #320]	; (80028b0 <task2A2L+0x2c0>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	22fa      	movs	r2, #250	; 0xfa
 8002774:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3000);
 8002776:	4b4d      	ldr	r3, [pc, #308]	; (80028ac <task2A2L+0x2bc>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800277e:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 8002780:	4b4a      	ldr	r3, [pc, #296]	; (80028ac <task2A2L+0x2bc>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002788:	63da      	str	r2, [r3, #60]	; 0x3c

			while (moving)
 800278a:	e021      	b.n	80027d0 <task2A2L+0x1e0>
			{
				if ((int)totalAngle <= -90) // was 95. was 90
 800278c:	4b4e      	ldr	r3, [pc, #312]	; (80028c8 <task2A2L+0x2d8>)
 800278e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002792:	4610      	mov	r0, r2
 8002794:	4619      	mov	r1, r3
 8002796:	f7fe f9df 	bl	8000b58 <__aeabi_d2iz>
 800279a:	4603      	mov	r3, r0
 800279c:	f113 0f59 	cmn.w	r3, #89	; 0x59
 80027a0:	db1b      	blt.n	80027da <task2A2L+0x1ea>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 80027a2:	4b49      	ldr	r3, [pc, #292]	; (80028c8 <task2A2L+0x2d8>)
 80027a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a8:	4610      	mov	r0, r2
 80027aa:	4619      	mov	r1, r3
 80027ac:	f7fe f9d4 	bl	8000b58 <__aeabi_d2iz>
 80027b0:	4602      	mov	r2, r0
 80027b2:	f107 0308 	add.w	r3, r7, #8
 80027b6:	4945      	ldr	r1, [pc, #276]	; (80028cc <task2A2L+0x2dc>)
 80027b8:	4618      	mov	r0, r3
 80027ba:	f00e f8cf 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 80027be:	f107 0308 	add.w	r3, r7, #8
 80027c2:	461a      	mov	r2, r3
 80027c4:	2114      	movs	r1, #20
 80027c6:	200a      	movs	r0, #10
 80027c8:	f003 fd56 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 80027cc:	f003 fbe0 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 80027d0:	4b3b      	ldr	r3, [pc, #236]	; (80028c0 <task2A2L+0x2d0>)
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1d9      	bne.n	800278c <task2A2L+0x19c>
 80027d8:	e000      	b.n	80027dc <task2A2L+0x1ec>
					break;
 80027da:	bf00      	nop
			 }
			actualAngle = 0;
 80027dc:	493e      	ldr	r1, [pc, #248]	; (80028d8 <task2A2L+0x2e8>)
 80027de:	f04f 0200 	mov.w	r2, #0
 80027e2:	f04f 0300 	mov.w	r3, #0
 80027e6:	e9c1 2300 	strd	r2, r3, [r1]
			moving = 0;
 80027ea:	4b35      	ldr	r3, [pc, #212]	; (80028c0 <task2A2L+0x2d0>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	701a      	strb	r2, [r3, #0]
			moveUltraEndLeft();
 80027f0:	f000 ff02 	bl	80035f8 <moveUltraEndLeft>
 80027f4:	e2ae      	b.n	8002d54 <task2A2L+0x764>

		}
		else if (data == 'r')
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2b72      	cmp	r3, #114	; 0x72
 80027fa:	f040 82ab 	bne.w	8002d54 <task2A2L+0x764>
		{
			htim1.Instance -> CCR4 = RIGHT;
 80027fe:	4b2c      	ldr	r3, [pc, #176]	; (80028b0 <task2A2L+0x2c0>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	22fa      	movs	r2, #250	; 0xfa
 8002804:	641a      	str	r2, [r3, #64]	; 0x40
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3000);
 8002806:	4b29      	ldr	r3, [pc, #164]	; (80028ac <task2A2L+0x2bc>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800280e:	635a      	str	r2, [r3, #52]	; 0x34
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 8002810:	4b26      	ldr	r3, [pc, #152]	; (80028ac <task2A2L+0x2bc>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002818:	63da      	str	r2, [r3, #60]	; 0x3c
			 moving = 1;
 800281a:	4b29      	ldr	r3, [pc, #164]	; (80028c0 <task2A2L+0x2d0>)
 800281c:	2201      	movs	r2, #1
 800281e:	701a      	strb	r2, [r3, #0]
			 while (moving)
 8002820:	e021      	b.n	8002866 <task2A2L+0x276>
			 {
				 if ((int)totalAngle <= -1*60)
 8002822:	4b29      	ldr	r3, [pc, #164]	; (80028c8 <task2A2L+0x2d8>)
 8002824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002828:	4610      	mov	r0, r2
 800282a:	4619      	mov	r1, r3
 800282c:	f7fe f994 	bl	8000b58 <__aeabi_d2iz>
 8002830:	4603      	mov	r3, r0
 8002832:	f113 0f3b 	cmn.w	r3, #59	; 0x3b
 8002836:	db1b      	blt.n	8002870 <task2A2L+0x280>
				 {
					break;
				 }
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002838:	4b23      	ldr	r3, [pc, #140]	; (80028c8 <task2A2L+0x2d8>)
 800283a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800283e:	4610      	mov	r0, r2
 8002840:	4619      	mov	r1, r3
 8002842:	f7fe f989 	bl	8000b58 <__aeabi_d2iz>
 8002846:	4602      	mov	r2, r0
 8002848:	f107 0308 	add.w	r3, r7, #8
 800284c:	491f      	ldr	r1, [pc, #124]	; (80028cc <task2A2L+0x2dc>)
 800284e:	4618      	mov	r0, r3
 8002850:	f00e f884 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8002854:	f107 0308 	add.w	r3, r7, #8
 8002858:	461a      	mov	r2, r3
 800285a:	2114      	movs	r1, #20
 800285c:	200a      	movs	r0, #10
 800285e:	f003 fd0b 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8002862:	f003 fb95 	bl	8005f90 <OLED_Refresh_Gram>
			 while (moving)
 8002866:	4b16      	ldr	r3, [pc, #88]	; (80028c0 <task2A2L+0x2d0>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d1d9      	bne.n	8002822 <task2A2L+0x232>
 800286e:	e000      	b.n	8002872 <task2A2L+0x282>
					break;
 8002870:	bf00      	nop
			 }
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8002872:	4b0e      	ldr	r3, [pc, #56]	; (80028ac <task2A2L+0x2bc>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2200      	movs	r2, #0
 8002878:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 800287a:	4b0c      	ldr	r3, [pc, #48]	; (80028ac <task2A2L+0x2bc>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	2200      	movs	r2, #0
 8002880:	63da      	str	r2, [r3, #60]	; 0x3c
			moveGyroPID(45.0, 1);
 8002882:	2001      	movs	r0, #1
 8002884:	ed9f 0a15 	vldr	s0, [pc, #84]	; 80028dc <task2A2L+0x2ec>
 8002888:	f001 faca 	bl	8003e20 <moveGyroPID>
			htim1.Instance -> CCR4 = 110;
 800288c:	4b08      	ldr	r3, [pc, #32]	; (80028b0 <task2A2L+0x2c0>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	226e      	movs	r2, #110	; 0x6e
 8002892:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 8002894:	4b05      	ldr	r3, [pc, #20]	; (80028ac <task2A2L+0x2bc>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800289c:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 3000);
 800289e:	4b03      	ldr	r3, [pc, #12]	; (80028ac <task2A2L+0x2bc>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80028a6:	63da      	str	r2, [r3, #60]	; 0x3c
			while (moving)
 80028a8:	e03b      	b.n	8002922 <task2A2L+0x332>
 80028aa:	bf00      	nop
 80028ac:	20000378 	.word	0x20000378
 80028b0:	20000258 	.word	0x20000258
 80028b4:	40020000 	.word	0x40020000
 80028b8:	40021000 	.word	0x40021000
 80028bc:	40020800 	.word	0x40020800
 80028c0:	20000414 	.word	0x20000414
 80028c4:	20000416 	.word	0x20000416
 80028c8:	20000418 	.word	0x20000418
 80028cc:	08014578 	.word	0x08014578
 80028d0:	42700000 	.word	0x42700000
 80028d4:	42480000 	.word	0x42480000
 80028d8:	20000420 	.word	0x20000420
 80028dc:	42340000 	.word	0x42340000
			{
				if ((int)totalAngle >= 85)
 80028e0:	4ba9      	ldr	r3, [pc, #676]	; (8002b88 <task2A2L+0x598>)
 80028e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e6:	4610      	mov	r0, r2
 80028e8:	4619      	mov	r1, r3
 80028ea:	f7fe f935 	bl	8000b58 <__aeabi_d2iz>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b54      	cmp	r3, #84	; 0x54
 80028f2:	dc1b      	bgt.n	800292c <task2A2L+0x33c>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 80028f4:	4ba4      	ldr	r3, [pc, #656]	; (8002b88 <task2A2L+0x598>)
 80028f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fa:	4610      	mov	r0, r2
 80028fc:	4619      	mov	r1, r3
 80028fe:	f7fe f92b 	bl	8000b58 <__aeabi_d2iz>
 8002902:	4602      	mov	r2, r0
 8002904:	f107 0308 	add.w	r3, r7, #8
 8002908:	49a0      	ldr	r1, [pc, #640]	; (8002b8c <task2A2L+0x59c>)
 800290a:	4618      	mov	r0, r3
 800290c:	f00e f826 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8002910:	f107 0308 	add.w	r3, r7, #8
 8002914:	461a      	mov	r2, r3
 8002916:	2114      	movs	r1, #20
 8002918:	200a      	movs	r0, #10
 800291a:	f003 fcad 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 800291e:	f003 fb37 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 8002922:	4b9b      	ldr	r3, [pc, #620]	; (8002b90 <task2A2L+0x5a0>)
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d1da      	bne.n	80028e0 <task2A2L+0x2f0>
 800292a:	e000      	b.n	800292e <task2A2L+0x33e>
					break;
 800292c:	bf00      	nop
			 }
			moving = 0;
 800292e:	4b98      	ldr	r3, [pc, #608]	; (8002b90 <task2A2L+0x5a0>)
 8002930:	2200      	movs	r2, #0
 8002932:	701a      	strb	r2, [r3, #0]
			moveGyroPIDOld(70.0,1); // prev 23
 8002934:	2001      	movs	r0, #1
 8002936:	ed9f 0a97 	vldr	s0, [pc, #604]	; 8002b94 <task2A2L+0x5a4>
 800293a:	f001 fd7d 	bl	8004438 <moveGyroPIDOld>
			moving = 0;
 800293e:	4b94      	ldr	r3, [pc, #592]	; (8002b90 <task2A2L+0x5a0>)
 8002940:	2200      	movs	r2, #0
 8002942:	701a      	strb	r2, [r3, #0]
			htim1.Instance -> CCR4 = 115;
 8002944:	4b94      	ldr	r3, [pc, #592]	; (8002b98 <task2A2L+0x5a8>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2273      	movs	r2, #115	; 0x73
 800294a:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 800294c:	4b93      	ldr	r3, [pc, #588]	; (8002b9c <task2A2L+0x5ac>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002954:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 3000);
 8002956:	4b91      	ldr	r3, [pc, #580]	; (8002b9c <task2A2L+0x5ac>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800295e:	63da      	str	r2, [r3, #60]	; 0x3c
			delay(100);
 8002960:	2064      	movs	r0, #100	; 0x64
 8002962:	f7fe ff85 	bl	8001870 <delay>
			moving = 1;
 8002966:	4b8a      	ldr	r3, [pc, #552]	; (8002b90 <task2A2L+0x5a0>)
 8002968:	2201      	movs	r2, #1
 800296a:	701a      	strb	r2, [r3, #0]
			while (moving)
 800296c:	e020      	b.n	80029b0 <task2A2L+0x3c0>
			{
				if ((int)totalAngle >= 92)
 800296e:	4b86      	ldr	r3, [pc, #536]	; (8002b88 <task2A2L+0x598>)
 8002970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002974:	4610      	mov	r0, r2
 8002976:	4619      	mov	r1, r3
 8002978:	f7fe f8ee 	bl	8000b58 <__aeabi_d2iz>
 800297c:	4603      	mov	r3, r0
 800297e:	2b5b      	cmp	r3, #91	; 0x5b
 8002980:	dc1b      	bgt.n	80029ba <task2A2L+0x3ca>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002982:	4b81      	ldr	r3, [pc, #516]	; (8002b88 <task2A2L+0x598>)
 8002984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002988:	4610      	mov	r0, r2
 800298a:	4619      	mov	r1, r3
 800298c:	f7fe f8e4 	bl	8000b58 <__aeabi_d2iz>
 8002990:	4602      	mov	r2, r0
 8002992:	f107 0308 	add.w	r3, r7, #8
 8002996:	497d      	ldr	r1, [pc, #500]	; (8002b8c <task2A2L+0x59c>)
 8002998:	4618      	mov	r0, r3
 800299a:	f00d ffdf 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 800299e:	f107 0308 	add.w	r3, r7, #8
 80029a2:	461a      	mov	r2, r3
 80029a4:	2114      	movs	r1, #20
 80029a6:	200a      	movs	r0, #10
 80029a8:	f003 fc66 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 80029ac:	f003 faf0 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 80029b0:	4b77      	ldr	r3, [pc, #476]	; (8002b90 <task2A2L+0x5a0>)
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d1da      	bne.n	800296e <task2A2L+0x37e>
 80029b8:	e000      	b.n	80029bc <task2A2L+0x3cc>
					break;
 80029ba:	bf00      	nop
			 }
			actualAngle = 0;
 80029bc:	4978      	ldr	r1, [pc, #480]	; (8002ba0 <task2A2L+0x5b0>)
 80029be:	f04f 0200 	mov.w	r2, #0
 80029c2:	f04f 0300 	mov.w	r3, #0
 80029c6:	e9c1 2300 	strd	r2, r3, [r1]
			moveUltraEnd();
 80029ca:	f000 fc05 	bl	80031d8 <moveUltraEnd>
 80029ce:	e1c1      	b.n	8002d54 <task2A2L+0x764>
		}
	} else {
		// meaning continueMoving is 0, indicating that the car
		// stopped because ultrasonic distance hit before target angle hit
		//if picture detected is left Yln
		if (data == 'l')
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2b6c      	cmp	r3, #108	; 0x6c
 80029d4:	f040 80ea 	bne.w	8002bac <task2A2L+0x5bc>
		{
			htim1.Instance -> CCR4 = 115;
 80029d8:	4b6f      	ldr	r3, [pc, #444]	; (8002b98 <task2A2L+0x5a8>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	2273      	movs	r2, #115	; 0x73
 80029de:	641a      	str	r2, [r3, #64]	; 0x40
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 80029e0:	4b6e      	ldr	r3, [pc, #440]	; (8002b9c <task2A2L+0x5ac>)
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80029e8:	635a      	str	r2, [r3, #52]	; 0x34
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 3000);
 80029ea:	4b6c      	ldr	r3, [pc, #432]	; (8002b9c <task2A2L+0x5ac>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80029f2:	63da      	str	r2, [r3, #60]	; 0x3c
			 moving = 1;
 80029f4:	4b66      	ldr	r3, [pc, #408]	; (8002b90 <task2A2L+0x5a0>)
 80029f6:	2201      	movs	r2, #1
 80029f8:	701a      	strb	r2, [r3, #0]
			 while (moving)
 80029fa:	e020      	b.n	8002a3e <task2A2L+0x44e>
			 {
				 if ((int)actualAngle >= 40)
 80029fc:	4b68      	ldr	r3, [pc, #416]	; (8002ba0 <task2A2L+0x5b0>)
 80029fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a02:	4610      	mov	r0, r2
 8002a04:	4619      	mov	r1, r3
 8002a06:	f7fe f8a7 	bl	8000b58 <__aeabi_d2iz>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b27      	cmp	r3, #39	; 0x27
 8002a0e:	dc1b      	bgt.n	8002a48 <task2A2L+0x458>
				 {
					break;
				 }
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002a10:	4b5d      	ldr	r3, [pc, #372]	; (8002b88 <task2A2L+0x598>)
 8002a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a16:	4610      	mov	r0, r2
 8002a18:	4619      	mov	r1, r3
 8002a1a:	f7fe f89d 	bl	8000b58 <__aeabi_d2iz>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	f107 0308 	add.w	r3, r7, #8
 8002a24:	4959      	ldr	r1, [pc, #356]	; (8002b8c <task2A2L+0x59c>)
 8002a26:	4618      	mov	r0, r3
 8002a28:	f00d ff98 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8002a2c:	f107 0308 	add.w	r3, r7, #8
 8002a30:	461a      	mov	r2, r3
 8002a32:	2114      	movs	r1, #20
 8002a34:	200a      	movs	r0, #10
 8002a36:	f003 fc1f 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8002a3a:	f003 faa9 	bl	8005f90 <OLED_Refresh_Gram>
			 while (moving)
 8002a3e:	4b54      	ldr	r3, [pc, #336]	; (8002b90 <task2A2L+0x5a0>)
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1da      	bne.n	80029fc <task2A2L+0x40c>
 8002a46:	e000      	b.n	8002a4a <task2A2L+0x45a>
					break;
 8002a48:	bf00      	nop
			 }
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8002a4a:	4b54      	ldr	r3, [pc, #336]	; (8002b9c <task2A2L+0x5ac>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 8002a52:	4b52      	ldr	r3, [pc, #328]	; (8002b9c <task2A2L+0x5ac>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2200      	movs	r2, #0
 8002a58:	63da      	str	r2, [r3, #60]	; 0x3c
			moveGyroPID(73.0,1);
 8002a5a:	2001      	movs	r0, #1
 8002a5c:	ed9f 0a51 	vldr	s0, [pc, #324]	; 8002ba4 <task2A2L+0x5b4>
 8002a60:	f001 f9de 	bl	8003e20 <moveGyroPID>
			htim1.Instance -> CCR4 = RIGHT;
 8002a64:	4b4c      	ldr	r3, [pc, #304]	; (8002b98 <task2A2L+0x5a8>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	22fa      	movs	r2, #250	; 0xfa
 8002a6a:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3000);
 8002a6c:	4b4b      	ldr	r3, [pc, #300]	; (8002b9c <task2A2L+0x5ac>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002a74:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 8002a76:	4b49      	ldr	r3, [pc, #292]	; (8002b9c <task2A2L+0x5ac>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002a7e:	63da      	str	r2, [r3, #60]	; 0x3c
	// 		continueMoving = 0;

			while (moving)
 8002a80:	e021      	b.n	8002ac6 <task2A2L+0x4d6>
			{
				if ((int)actualAngle <= -1*90)
 8002a82:	4b47      	ldr	r3, [pc, #284]	; (8002ba0 <task2A2L+0x5b0>)
 8002a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a88:	4610      	mov	r0, r2
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	f7fe f864 	bl	8000b58 <__aeabi_d2iz>
 8002a90:	4603      	mov	r3, r0
 8002a92:	f113 0f59 	cmn.w	r3, #89	; 0x59
 8002a96:	db1b      	blt.n	8002ad0 <task2A2L+0x4e0>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002a98:	4b3b      	ldr	r3, [pc, #236]	; (8002b88 <task2A2L+0x598>)
 8002a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a9e:	4610      	mov	r0, r2
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	f7fe f859 	bl	8000b58 <__aeabi_d2iz>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	f107 0308 	add.w	r3, r7, #8
 8002aac:	4937      	ldr	r1, [pc, #220]	; (8002b8c <task2A2L+0x59c>)
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f00d ff54 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8002ab4:	f107 0308 	add.w	r3, r7, #8
 8002ab8:	461a      	mov	r2, r3
 8002aba:	2114      	movs	r1, #20
 8002abc:	200a      	movs	r0, #10
 8002abe:	f003 fbdb 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8002ac2:	f003 fa65 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 8002ac6:	4b32      	ldr	r3, [pc, #200]	; (8002b90 <task2A2L+0x5a0>)
 8002ac8:	781b      	ldrb	r3, [r3, #0]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1d9      	bne.n	8002a82 <task2A2L+0x492>
 8002ace:	e000      	b.n	8002ad2 <task2A2L+0x4e2>
					break;
 8002ad0:	bf00      	nop
			 }

			 moving = 0;
 8002ad2:	4b2f      	ldr	r3, [pc, #188]	; (8002b90 <task2A2L+0x5a0>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	701a      	strb	r2, [r3, #0]
			 moveGyroPIDOld(40.0,1);
 8002ad8:	2001      	movs	r0, #1
 8002ada:	ed9f 0a33 	vldr	s0, [pc, #204]	; 8002ba8 <task2A2L+0x5b8>
 8002ade:	f001 fcab 	bl	8004438 <moveGyroPIDOld>
			 moving = 0;
 8002ae2:	4b2b      	ldr	r3, [pc, #172]	; (8002b90 <task2A2L+0x5a0>)
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	701a      	strb	r2, [r3, #0]
			htim1.Instance -> CCR4 = RIGHT;
 8002ae8:	4b2b      	ldr	r3, [pc, #172]	; (8002b98 <task2A2L+0x5a8>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	22fa      	movs	r2, #250	; 0xfa
 8002aee:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3000);
 8002af0:	4b2a      	ldr	r3, [pc, #168]	; (8002b9c <task2A2L+0x5ac>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002af8:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 8002afa:	4b28      	ldr	r3, [pc, #160]	; (8002b9c <task2A2L+0x5ac>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002b02:	63da      	str	r2, [r3, #60]	; 0x3c
			delay(100);
 8002b04:	2064      	movs	r0, #100	; 0x64
 8002b06:	f7fe feb3 	bl	8001870 <delay>
			moving=0;
 8002b0a:	4b21      	ldr	r3, [pc, #132]	; (8002b90 <task2A2L+0x5a0>)
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	701a      	strb	r2, [r3, #0]
			osDelay(1);
 8002b10:	2001      	movs	r0, #1
 8002b12:	f00a fb40 	bl	800d196 <osDelay>
			moving = 1;
 8002b16:	4b1e      	ldr	r3, [pc, #120]	; (8002b90 <task2A2L+0x5a0>)
 8002b18:	2201      	movs	r2, #1
 8002b1a:	701a      	strb	r2, [r3, #0]
			while (moving)
 8002b1c:	e021      	b.n	8002b62 <task2A2L+0x572>
			{
				if ((int)totalAngle <= -1*90) // note: i changed to actualAngle to try, original was totalAngle = -100
 8002b1e:	4b1a      	ldr	r3, [pc, #104]	; (8002b88 <task2A2L+0x598>)
 8002b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b24:	4610      	mov	r0, r2
 8002b26:	4619      	mov	r1, r3
 8002b28:	f7fe f816 	bl	8000b58 <__aeabi_d2iz>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	f113 0f59 	cmn.w	r3, #89	; 0x59
 8002b32:	db1b      	blt.n	8002b6c <task2A2L+0x57c>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002b34:	4b14      	ldr	r3, [pc, #80]	; (8002b88 <task2A2L+0x598>)
 8002b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b3a:	4610      	mov	r0, r2
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	f7fe f80b 	bl	8000b58 <__aeabi_d2iz>
 8002b42:	4602      	mov	r2, r0
 8002b44:	f107 0308 	add.w	r3, r7, #8
 8002b48:	4910      	ldr	r1, [pc, #64]	; (8002b8c <task2A2L+0x59c>)
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f00d ff06 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8002b50:	f107 0308 	add.w	r3, r7, #8
 8002b54:	461a      	mov	r2, r3
 8002b56:	2114      	movs	r1, #20
 8002b58:	200a      	movs	r0, #10
 8002b5a:	f003 fb8d 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8002b5e:	f003 fa17 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 8002b62:	4b0b      	ldr	r3, [pc, #44]	; (8002b90 <task2A2L+0x5a0>)
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1d9      	bne.n	8002b1e <task2A2L+0x52e>
 8002b6a:	e000      	b.n	8002b6e <task2A2L+0x57e>
					break;
 8002b6c:	bf00      	nop
			 }
			actualAngle = 0;
 8002b6e:	490c      	ldr	r1, [pc, #48]	; (8002ba0 <task2A2L+0x5b0>)
 8002b70:	f04f 0200 	mov.w	r2, #0
 8002b74:	f04f 0300 	mov.w	r3, #0
 8002b78:	e9c1 2300 	strd	r2, r3, [r1]
			moving = 0;
 8002b7c:	4b04      	ldr	r3, [pc, #16]	; (8002b90 <task2A2L+0x5a0>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	701a      	strb	r2, [r3, #0]
			moveUltraEndLeft();
 8002b82:	f000 fd39 	bl	80035f8 <moveUltraEndLeft>
 8002b86:	e0e5      	b.n	8002d54 <task2A2L+0x764>
 8002b88:	20000418 	.word	0x20000418
 8002b8c:	08014578 	.word	0x08014578
 8002b90:	20000414 	.word	0x20000414
 8002b94:	428c0000 	.word	0x428c0000
 8002b98:	20000258 	.word	0x20000258
 8002b9c:	20000378 	.word	0x20000378
 8002ba0:	20000420 	.word	0x20000420
 8002ba4:	42920000 	.word	0x42920000
 8002ba8:	42200000 	.word	0x42200000

		}
		else if (data == 'r')
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2b72      	cmp	r3, #114	; 0x72
 8002bb0:	f040 80d0 	bne.w	8002d54 <task2A2L+0x764>
		{
			htim1.Instance -> CCR4 = RIGHT;
 8002bb4:	4b7a      	ldr	r3, [pc, #488]	; (8002da0 <task2A2L+0x7b0>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	22fa      	movs	r2, #250	; 0xfa
 8002bba:	641a      	str	r2, [r3, #64]	; 0x40
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3000);
 8002bbc:	4b79      	ldr	r3, [pc, #484]	; (8002da4 <task2A2L+0x7b4>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002bc4:	635a      	str	r2, [r3, #52]	; 0x34
			 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1000);
 8002bc6:	4b77      	ldr	r3, [pc, #476]	; (8002da4 <task2A2L+0x7b4>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002bce:	63da      	str	r2, [r3, #60]	; 0x3c
			 moving = 1;
 8002bd0:	4b75      	ldr	r3, [pc, #468]	; (8002da8 <task2A2L+0x7b8>)
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	701a      	strb	r2, [r3, #0]
			 while (moving)
 8002bd6:	e021      	b.n	8002c1c <task2A2L+0x62c>
			 {
				 if ((int)totalAngle <= -1*60) // was 65
 8002bd8:	4b74      	ldr	r3, [pc, #464]	; (8002dac <task2A2L+0x7bc>)
 8002bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bde:	4610      	mov	r0, r2
 8002be0:	4619      	mov	r1, r3
 8002be2:	f7fd ffb9 	bl	8000b58 <__aeabi_d2iz>
 8002be6:	4603      	mov	r3, r0
 8002be8:	f113 0f3b 	cmn.w	r3, #59	; 0x3b
 8002bec:	db1b      	blt.n	8002c26 <task2A2L+0x636>
				 {
					break;
				 }
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002bee:	4b6f      	ldr	r3, [pc, #444]	; (8002dac <task2A2L+0x7bc>)
 8002bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf4:	4610      	mov	r0, r2
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	f7fd ffae 	bl	8000b58 <__aeabi_d2iz>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	f107 0308 	add.w	r3, r7, #8
 8002c02:	496b      	ldr	r1, [pc, #428]	; (8002db0 <task2A2L+0x7c0>)
 8002c04:	4618      	mov	r0, r3
 8002c06:	f00d fea9 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8002c0a:	f107 0308 	add.w	r3, r7, #8
 8002c0e:	461a      	mov	r2, r3
 8002c10:	2114      	movs	r1, #20
 8002c12:	200a      	movs	r0, #10
 8002c14:	f003 fb30 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8002c18:	f003 f9ba 	bl	8005f90 <OLED_Refresh_Gram>
			 while (moving)
 8002c1c:	4b62      	ldr	r3, [pc, #392]	; (8002da8 <task2A2L+0x7b8>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d1d9      	bne.n	8002bd8 <task2A2L+0x5e8>
 8002c24:	e000      	b.n	8002c28 <task2A2L+0x638>
					break;
 8002c26:	bf00      	nop
			 }
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8002c28:	4b5e      	ldr	r3, [pc, #376]	; (8002da4 <task2A2L+0x7b4>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 8002c30:	4b5c      	ldr	r3, [pc, #368]	; (8002da4 <task2A2L+0x7b4>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2200      	movs	r2, #0
 8002c36:	63da      	str	r2, [r3, #60]	; 0x3c
			moving = 0;
 8002c38:	4b5b      	ldr	r3, [pc, #364]	; (8002da8 <task2A2L+0x7b8>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	701a      	strb	r2, [r3, #0]
			moveGyroPIDOld(45.0,1); // was 55
 8002c3e:	2001      	movs	r0, #1
 8002c40:	ed9f 0a5c 	vldr	s0, [pc, #368]	; 8002db4 <task2A2L+0x7c4>
 8002c44:	f001 fbf8 	bl	8004438 <moveGyroPIDOld>
			htim1.Instance -> CCR4 = 110;
 8002c48:	4b55      	ldr	r3, [pc, #340]	; (8002da0 <task2A2L+0x7b0>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	226e      	movs	r2, #110	; 0x6e
 8002c4e:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 8002c50:	4b54      	ldr	r3, [pc, #336]	; (8002da4 <task2A2L+0x7b4>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002c58:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 3000);
 8002c5a:	4b52      	ldr	r3, [pc, #328]	; (8002da4 <task2A2L+0x7b4>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002c62:	63da      	str	r2, [r3, #60]	; 0x3c
			while (moving)
 8002c64:	e020      	b.n	8002ca8 <task2A2L+0x6b8>
			{
				if ((int)actualAngle >= 83)
 8002c66:	4b54      	ldr	r3, [pc, #336]	; (8002db8 <task2A2L+0x7c8>)
 8002c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c6c:	4610      	mov	r0, r2
 8002c6e:	4619      	mov	r1, r3
 8002c70:	f7fd ff72 	bl	8000b58 <__aeabi_d2iz>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b52      	cmp	r3, #82	; 0x52
 8002c78:	dc1b      	bgt.n	8002cb2 <task2A2L+0x6c2>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002c7a:	4b4c      	ldr	r3, [pc, #304]	; (8002dac <task2A2L+0x7bc>)
 8002c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c80:	4610      	mov	r0, r2
 8002c82:	4619      	mov	r1, r3
 8002c84:	f7fd ff68 	bl	8000b58 <__aeabi_d2iz>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	f107 0308 	add.w	r3, r7, #8
 8002c8e:	4948      	ldr	r1, [pc, #288]	; (8002db0 <task2A2L+0x7c0>)
 8002c90:	4618      	mov	r0, r3
 8002c92:	f00d fe63 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8002c96:	f107 0308 	add.w	r3, r7, #8
 8002c9a:	461a      	mov	r2, r3
 8002c9c:	2114      	movs	r1, #20
 8002c9e:	200a      	movs	r0, #10
 8002ca0:	f003 faea 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8002ca4:	f003 f974 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 8002ca8:	4b3f      	ldr	r3, [pc, #252]	; (8002da8 <task2A2L+0x7b8>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d1da      	bne.n	8002c66 <task2A2L+0x676>
 8002cb0:	e000      	b.n	8002cb4 <task2A2L+0x6c4>
					break;
 8002cb2:	bf00      	nop
			 }
			moving = 0;
 8002cb4:	4b3c      	ldr	r3, [pc, #240]	; (8002da8 <task2A2L+0x7b8>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	701a      	strb	r2, [r3, #0]
			moveGyroPIDOld(60.0,1); // prev 23
 8002cba:	2001      	movs	r0, #1
 8002cbc:	ed9f 0a3f 	vldr	s0, [pc, #252]	; 8002dbc <task2A2L+0x7cc>
 8002cc0:	f001 fbba 	bl	8004438 <moveGyroPIDOld>
			moving = 0;
 8002cc4:	4b38      	ldr	r3, [pc, #224]	; (8002da8 <task2A2L+0x7b8>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	701a      	strb	r2, [r3, #0]
			htim1.Instance -> CCR4 = 115;
 8002cca:	4b35      	ldr	r3, [pc, #212]	; (8002da0 <task2A2L+0x7b0>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2273      	movs	r2, #115	; 0x73
 8002cd0:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1000);
 8002cd2:	4b34      	ldr	r3, [pc, #208]	; (8002da4 <task2A2L+0x7b4>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002cda:	635a      	str	r2, [r3, #52]	; 0x34
			__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 3000);
 8002cdc:	4b31      	ldr	r3, [pc, #196]	; (8002da4 <task2A2L+0x7b4>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002ce4:	63da      	str	r2, [r3, #60]	; 0x3c
			delay(100); // delay because gyro needs time to reset
 8002ce6:	2064      	movs	r0, #100	; 0x64
 8002ce8:	f7fe fdc2 	bl	8001870 <delay>
			moving = 1;
 8002cec:	4b2e      	ldr	r3, [pc, #184]	; (8002da8 <task2A2L+0x7b8>)
 8002cee:	2201      	movs	r2, #1
 8002cf0:	701a      	strb	r2, [r3, #0]
			while (moving)
 8002cf2:	e020      	b.n	8002d36 <task2A2L+0x746>
			{
				if ((int)totalAngle >= 105)
 8002cf4:	4b2d      	ldr	r3, [pc, #180]	; (8002dac <task2A2L+0x7bc>)
 8002cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cfa:	4610      	mov	r0, r2
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	f7fd ff2b 	bl	8000b58 <__aeabi_d2iz>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b68      	cmp	r3, #104	; 0x68
 8002d06:	dc1b      	bgt.n	8002d40 <task2A2L+0x750>
				{
					break;
				}
				 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8002d08:	4b28      	ldr	r3, [pc, #160]	; (8002dac <task2A2L+0x7bc>)
 8002d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0e:	4610      	mov	r0, r2
 8002d10:	4619      	mov	r1, r3
 8002d12:	f7fd ff21 	bl	8000b58 <__aeabi_d2iz>
 8002d16:	4602      	mov	r2, r0
 8002d18:	f107 0308 	add.w	r3, r7, #8
 8002d1c:	4924      	ldr	r1, [pc, #144]	; (8002db0 <task2A2L+0x7c0>)
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f00d fe1c 	bl	801095c <siprintf>
				 OLED_ShowString(10,20, offset_show);
 8002d24:	f107 0308 	add.w	r3, r7, #8
 8002d28:	461a      	mov	r2, r3
 8002d2a:	2114      	movs	r1, #20
 8002d2c:	200a      	movs	r0, #10
 8002d2e:	f003 faa3 	bl	8006278 <OLED_ShowString>
				 OLED_Refresh_Gram();
 8002d32:	f003 f92d 	bl	8005f90 <OLED_Refresh_Gram>
			while (moving)
 8002d36:	4b1c      	ldr	r3, [pc, #112]	; (8002da8 <task2A2L+0x7b8>)
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1da      	bne.n	8002cf4 <task2A2L+0x704>
 8002d3e:	e000      	b.n	8002d42 <task2A2L+0x752>
					break;
 8002d40:	bf00      	nop
			 }
			actualAngle = 0;
 8002d42:	491d      	ldr	r1, [pc, #116]	; (8002db8 <task2A2L+0x7c8>)
 8002d44:	f04f 0200 	mov.w	r2, #0
 8002d48:	f04f 0300 	mov.w	r3, #0
 8002d4c:	e9c1 2300 	strd	r2, r3, [r1]
			moveUltraEnd();
 8002d50:	f000 fa42 	bl	80031d8 <moveUltraEnd>
		}
	}

	__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8002d54:	4b13      	ldr	r3, [pc, #76]	; (8002da4 <task2A2L+0x7b4>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 8002d5c:	4b11      	ldr	r3, [pc, #68]	; (8002da4 <task2A2L+0x7b4>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2200      	movs	r2, #0
 8002d62:	63da      	str	r2, [r3, #60]	; 0x3c
	htim1.Instance -> CCR4 = STRAIGHT;
 8002d64:	4b0e      	ldr	r3, [pc, #56]	; (8002da0 <task2A2L+0x7b0>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2295      	movs	r2, #149	; 0x95
 8002d6a:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	2108      	movs	r1, #8
 8002d70:	4813      	ldr	r0, [pc, #76]	; (8002dc0 <task2A2L+0x7d0>)
 8002d72:	f004 fba7 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8002d76:	2200      	movs	r2, #0
 8002d78:	2104      	movs	r1, #4
 8002d7a:	4811      	ldr	r0, [pc, #68]	; (8002dc0 <task2A2L+0x7d0>)
 8002d7c:	f004 fba2 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8002d80:	2201      	movs	r2, #1
 8002d82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d86:	480f      	ldr	r0, [pc, #60]	; (8002dc4 <task2A2L+0x7d4>)
 8002d88:	f004 fb9c 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	2120      	movs	r1, #32
 8002d90:	480d      	ldr	r0, [pc, #52]	; (8002dc8 <task2A2L+0x7d8>)
 8002d92:	f004 fb97 	bl	80074c4 <HAL_GPIO_WritePin>
}
 8002d96:	bf00      	nop
 8002d98:	3780      	adds	r7, #128	; 0x80
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	20000258 	.word	0x20000258
 8002da4:	20000378 	.word	0x20000378
 8002da8:	20000414 	.word	0x20000414
 8002dac:	20000418 	.word	0x20000418
 8002db0:	08014578 	.word	0x08014578
 8002db4:	42340000 	.word	0x42340000
 8002db8:	20000420 	.word	0x20000420
 8002dbc:	42700000 	.word	0x42700000
 8002dc0:	40020000 	.word	0x40020000
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	40020800 	.word	0x40020800

08002dcc <moveUltra>:

void moveUltra()
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b0ae      	sub	sp, #184	; 0xb8
 8002dd0:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	488a      	ldr	r0, [pc, #552]	; (8003000 <moveUltra+0x234>)
 8002dd6:	f007 fc2b 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8002dda:	2108      	movs	r1, #8
 8002ddc:	4888      	ldr	r0, [pc, #544]	; (8003000 <moveUltra+0x234>)
 8002dde:	f007 fc27 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002de2:	210c      	movs	r1, #12
 8002de4:	4887      	ldr	r0, [pc, #540]	; (8003004 <moveUltra+0x238>)
 8002de6:	f007 fc23 	bl	800a630 <HAL_TIM_PWM_Start>

	htim1.Instance -> CCR4 = STRAIGHT; //centre
 8002dea:	4b86      	ldr	r3, [pc, #536]	; (8003004 <moveUltra+0x238>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	2295      	movs	r2, #149	; 0x95
 8002df0:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(100);
 8002df2:	2064      	movs	r0, #100	; 0x64
 8002df4:	f00a f9cf 	bl	800d196 <osDelay>

	// init PID controller (left)
	PIDController pidLeft = { PID_KP, PID_KI,
 8002df8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002dfc:	2224      	movs	r2, #36	; 0x24
 8002dfe:	2100      	movs	r1, #0
 8002e00:	4618      	mov	r0, r3
 8002e02:	f00c ff23 	bl	800fc4c <memset>
 8002e06:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002e0a:	653b      	str	r3, [r7, #80]	; 0x50
 8002e0c:	f240 53aa 	movw	r3, #1450	; 0x5aa
 8002e10:	65bb      	str	r3, [r7, #88]	; 0x58
 8002e12:	f640 3354 	movw	r3, #2900	; 0xb54
 8002e16:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002e18:	4b7b      	ldr	r3, [pc, #492]	; (8003008 <moveUltra+0x23c>)
 8002e1a:	663b      	str	r3, [r7, #96]	; 0x60
						  PID_LIM_MIN, PID_LIM_MAX,
						  SAMPLE_TIME_S };


	// init PID controller (right)
	PIDController pidRight = { PID_KP, PID_KI,
 8002e1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002e20:	2224      	movs	r2, #36	; 0x24
 8002e22:	2100      	movs	r1, #0
 8002e24:	4618      	mov	r0, r3
 8002e26:	f00c ff11 	bl	800fc4c <memset>
 8002e2a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002e2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e30:	f240 53aa 	movw	r3, #1450	; 0x5aa
 8002e34:	637b      	str	r3, [r7, #52]	; 0x34
 8002e36:	f640 3354 	movw	r3, #2900	; 0xb54
 8002e3a:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e3c:	4b72      	ldr	r3, [pc, #456]	; (8003008 <moveUltra+0x23c>)
 8002e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
						  PID_LIM_MIN, PID_LIM_MAX,
						  SAMPLE_TIME_S };

	PIDController_Init(&pidLeft);
 8002e40:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002e44:	4618      	mov	r0, r3
 8002e46:	f003 fad5 	bl	80063f4 <PIDController_Init>
	PIDController_Init(&pidRight);
 8002e4a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f003 fad0 	bl	80063f4 <PIDController_Init>

	// wheel information
	float wheel_rotationTicksL = 784; // for back left wheel, around 1550-1600
 8002e54:	4b6d      	ldr	r3, [pc, #436]	; (800300c <moveUltra+0x240>)
 8002e56:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	float wheel_rotationTicksR = 779; // for back right wheel
 8002e5a:	4b6d      	ldr	r3, [pc, #436]	; (8003010 <moveUltra+0x244>)
 8002e5c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

	float wheel_circumference = 23.56f; // NEED TO MEASURE AND CHANGE
 8002e60:	4b6c      	ldr	r3, [pc, #432]	; (8003014 <moveUltra+0x248>)
 8002e62:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	// start encoder
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); //encoderA
 8002e66:	213c      	movs	r1, #60	; 0x3c
 8002e68:	486b      	ldr	r0, [pc, #428]	; (8003018 <moveUltra+0x24c>)
 8002e6a:	f007 fec7 	bl	800abfc <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); //encoderB
 8002e6e:	213c      	movs	r1, #60	; 0x3c
 8002e70:	486a      	ldr	r0, [pc, #424]	; (800301c <moveUltra+0x250>)
 8002e72:	f007 fec3 	bl	800abfc <HAL_TIM_Encoder_Start>

	// wheel ticks
	int leftTick_prev = __HAL_TIM_GET_COUNTER(&htim2);
 8002e76:	4b68      	ldr	r3, [pc, #416]	; (8003018 <moveUltra+0x24c>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	int rightTick_prev = __HAL_TIM_GET_COUNTER(&htim4);
 8002e80:	4b66      	ldr	r3, [pc, #408]	; (800301c <moveUltra+0x250>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e86:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

	// cpu ticks
	uint32_t startTime = HAL_GetTick();
 8002e8a:	f003 ff9d 	bl	8006dc8 <HAL_GetTick>
 8002e8e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	uint32_t prevTime = startTime;
 8002e92:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002e96:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	uint32_t currTime;

	// distance checkers for both wheels
	float totalDistance_left = 0;
 8002e9a:	f04f 0300 	mov.w	r3, #0
 8002e9e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	float totalDistance_right = 0;
 8002ea2:	f04f 0300 	mov.w	r3, #0
 8002ea6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	float distRight;

	int leftTick;
	int rightTick;

	int diffLeft = 0;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	int diffRight = 0;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	float distanceError;

	int servo;

	//pwm values
	uint16_t pwmValA = 3000;
 8002eb6:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8002eba:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
	uint16_t pwmValC = 3000;
 8002ebe:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8002ec2:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88

	// OLED variables for testing PID
	uint8_t messageA[20];
	uint8_t messageB[20];
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	2108      	movs	r1, #8
 8002eca:	4855      	ldr	r0, [pc, #340]	; (8003020 <moveUltra+0x254>)
 8002ecc:	f004 fafa 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	2104      	movs	r1, #4
 8002ed4:	4852      	ldr	r0, [pc, #328]	; (8003020 <moveUltra+0x254>)
 8002ed6:	f004 faf5 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8002eda:	2201      	movs	r2, #1
 8002edc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ee0:	4850      	ldr	r0, [pc, #320]	; (8003024 <moveUltra+0x258>)
 8002ee2:	f004 faef 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	2120      	movs	r1, #32
 8002eea:	484f      	ldr	r0, [pc, #316]	; (8003028 <moveUltra+0x25c>)
 8002eec:	f004 faea 	bl	80074c4 <HAL_GPIO_WritePin>

	/*Infinite loop*/
	for(;;)
	{

		 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValA);
 8002ef0:	4b43      	ldr	r3, [pc, #268]	; (8003000 <moveUltra+0x234>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8002ef8:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3,pwmValC);
 8002efa:	4b41      	ldr	r3, [pc, #260]	; (8003000 <moveUltra+0x234>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f8b7 2088 	ldrh.w	r2, [r7, #136]	; 0x88
 8002f02:	63da      	str	r2, [r3, #60]	; 0x3c
		 currTime = HAL_GetTick();
 8002f04:	f003 ff60 	bl	8006dc8 <HAL_GetTick>
 8002f08:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
		 moving = 1;
 8002f0c:	4b47      	ldr	r3, [pc, #284]	; (800302c <moveUltra+0x260>)
 8002f0e:	2201      	movs	r2, #1
 8002f10:	701a      	strb	r2, [r3, #0]

		 if (currTime-prevTime > 60L)
 8002f12:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8002f16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	2b3c      	cmp	r3, #60	; 0x3c
 8002f1e:	d9e7      	bls.n	8002ef0 <moveUltra+0x124>
		 {
			 leftTick = __HAL_TIM_GET_COUNTER(&htim2);
 8002f20:	4b3d      	ldr	r3, [pc, #244]	; (8003018 <moveUltra+0x24c>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f26:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			 rightTick = __HAL_TIM_GET_COUNTER(&htim4);
 8002f2a:	4b3c      	ldr	r3, [pc, #240]	; (800301c <moveUltra+0x250>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f30:	67fb      	str	r3, [r7, #124]	; 0x7c

			 diffLeft = 0;
 8002f32:	2300      	movs	r3, #0
 8002f34:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			 diffRight = 0;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2))
 8002f3e:	4b36      	ldr	r3, [pc, #216]	; (8003018 <moveUltra+0x24c>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0310 	and.w	r3, r3, #16
 8002f48:	2b10      	cmp	r3, #16
 8002f4a:	d118      	bne.n	8002f7e <moveUltra+0x1b2>
			 {
				 if (leftTick < leftTick_prev)
 8002f4c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002f50:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002f54:	429a      	cmp	r2, r3
 8002f56:	da07      	bge.n	8002f68 <moveUltra+0x19c>
					 diffLeft = leftTick_prev - leftTick;
 8002f58:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002f5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002f66:	e022      	b.n	8002fae <moveUltra+0x1e2>
				 else
					 diffLeft = (65535 - leftTick) + leftTick_prev;
 8002f68:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002f6c:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002f70:	33ff      	adds	r3, #255	; 0xff
 8002f72:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002f76:	4413      	add	r3, r2
 8002f78:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002f7c:	e017      	b.n	8002fae <moveUltra+0x1e2>
			 }
			 else
			 {
				 if (leftTick > leftTick_prev)
 8002f7e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002f82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002f86:	429a      	cmp	r2, r3
 8002f88:	dd07      	ble.n	8002f9a <moveUltra+0x1ce>
					 diffLeft = leftTick - leftTick_prev;
 8002f8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002f8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002f98:	e009      	b.n	8002fae <moveUltra+0x1e2>
				 else
					 diffLeft = 65535 - leftTick_prev + leftTick;
 8002f9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002f9e:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002fa2:	33ff      	adds	r3, #255	; 0xff
 8002fa4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002fa8:	4413      	add	r3, r2
 8002faa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			 }

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4))
 8002fae:	4b1b      	ldr	r3, [pc, #108]	; (800301c <moveUltra+0x250>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0310 	and.w	r3, r3, #16
 8002fb8:	2b10      	cmp	r3, #16
 8002fba:	d115      	bne.n	8002fe8 <moveUltra+0x21c>
			 {
				 if (rightTick < rightTick_prev)
 8002fbc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002fbe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	da06      	bge.n	8002fd4 <moveUltra+0x208>
					 diffRight = rightTick_prev - rightTick;
 8002fc6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002fca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002fd2:	e036      	b.n	8003042 <moveUltra+0x276>
				 else
					 diffRight = (65535 - rightTick) + rightTick_prev;
 8002fd4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002fd6:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8002fda:	33ff      	adds	r3, #255	; 0xff
 8002fdc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002fe0:	4413      	add	r3, r2
 8002fe2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002fe6:	e02c      	b.n	8003042 <moveUltra+0x276>
			 }
			 else
			 {
				 if (rightTick > rightTick_prev)
 8002fe8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002fea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	dd1e      	ble.n	8003030 <moveUltra+0x264>
					 diffRight = rightTick - rightTick_prev;
 8002ff2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002ff4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002ffe:	e020      	b.n	8003042 <moveUltra+0x276>
 8003000:	20000378 	.word	0x20000378
 8003004:	20000258 	.word	0x20000258
 8003008:	3d4ccccd 	.word	0x3d4ccccd
 800300c:	44440000 	.word	0x44440000
 8003010:	4442c000 	.word	0x4442c000
 8003014:	41bc7ae1 	.word	0x41bc7ae1
 8003018:	200002a0 	.word	0x200002a0
 800301c:	20000330 	.word	0x20000330
 8003020:	40020000 	.word	0x40020000
 8003024:	40021000 	.word	0x40021000
 8003028:	40020800 	.word	0x40020800
 800302c:	20000414 	.word	0x20000414
				 else
					 diffRight = 65535 - rightTick_prev + rightTick;
 8003030:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003034:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8003038:	33ff      	adds	r3, #255	; 0xff
 800303a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800303c:	4413      	add	r3, r2
 800303e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			 }

			 // left measured distance
			 distLeft = ((float)diffLeft/wheel_rotationTicksL) * wheel_circumference;
 8003042:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003046:	ee07 3a90 	vmov	s15, r3
 800304a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800304e:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8003052:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003056:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800305a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800305e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
			 totalDistance_left += distLeft;
 8003062:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8003066:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800306a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800306e:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

			 // right measured distance
			 distRight = ((float)diffRight/wheel_rotationTicksR) * wheel_circumference;
 8003072:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003076:	ee07 3a90 	vmov	s15, r3
 800307a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800307e:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8003082:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003086:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800308a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800308e:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
			 totalDistance_right += distRight;
 8003092:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8003096:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800309a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800309e:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
//			 pwmValA = PIDController_Update(&pidLeft, totalDistance_right*STRAIGHTRATIOF, totalDistance_left, pwmValA);
//
//			 pwmValC = PIDController_Update(&pidRight, totalDistance_left, totalDistance_right*STRAIGHTRATIOF, pwmValC);

			 //if robot doesnt go straight, using gyro to adjust, straight = 145
			 if (actualAngle < 0.00) //veering right
 80030a2:	4b46      	ldr	r3, [pc, #280]	; (80031bc <moveUltra+0x3f0>)
 80030a4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030a8:	f04f 0200 	mov.w	r2, #0
 80030ac:	f04f 0300 	mov.w	r3, #0
 80030b0:	f7fd fd14 	bl	8000adc <__aeabi_dcmplt>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d006      	beq.n	80030c8 <moveUltra+0x2fc>
			 {

				 htim1.Instance -> CCR4 = 138; //left abit
 80030ba:	4b41      	ldr	r3, [pc, #260]	; (80031c0 <moveUltra+0x3f4>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	228a      	movs	r2, #138	; 0x8a
 80030c0:	641a      	str	r2, [r3, #64]	; 0x40
				 osDelay(10);
 80030c2:	200a      	movs	r0, #10
 80030c4:	f00a f867 	bl	800d196 <osDelay>
			 }
			 if (actualAngle > 0.00)//veering left
 80030c8:	4b3c      	ldr	r3, [pc, #240]	; (80031bc <moveUltra+0x3f0>)
 80030ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030ce:	f04f 0200 	mov.w	r2, #0
 80030d2:	f04f 0300 	mov.w	r3, #0
 80030d6:	f7fd fd1f 	bl	8000b18 <__aeabi_dcmpgt>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d006      	beq.n	80030ee <moveUltra+0x322>
			 {

				 htim1.Instance -> CCR4 = 152; //right a bit
 80030e0:	4b37      	ldr	r3, [pc, #220]	; (80031c0 <moveUltra+0x3f4>)
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2298      	movs	r2, #152	; 0x98
 80030e6:	641a      	str	r2, [r3, #64]	; 0x40
				 osDelay(10);
 80030e8:	200a      	movs	r0, #10
 80030ea:	f00a f854 	bl	800d196 <osDelay>
			 }
			 if (actualAngle == 0.00)
 80030ee:	4b33      	ldr	r3, [pc, #204]	; (80031bc <moveUltra+0x3f0>)
 80030f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80030f4:	f04f 0200 	mov.w	r2, #0
 80030f8:	f04f 0300 	mov.w	r3, #0
 80030fc:	f7fd fce4 	bl	8000ac8 <__aeabi_dcmpeq>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d006      	beq.n	8003114 <moveUltra+0x348>
			 {
//				 servo = STRAIGHT;
				 htim1.Instance -> CCR4 = STRAIGHT; //Straight
 8003106:	4b2e      	ldr	r3, [pc, #184]	; (80031c0 <moveUltra+0x3f4>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2295      	movs	r2, #149	; 0x95
 800310c:	641a      	str	r2, [r3, #64]	; 0x40
				 osDelay(10);
 800310e:	200a      	movs	r0, #10
 8003110:	f00a f841 	bl	800d196 <osDelay>
			 }

			prevTime = currTime;
 8003114:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003118:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			leftTick_prev = leftTick;
 800311c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003120:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			rightTick_prev = rightTick;
 8003124:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003126:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

			//taking in decimal place
			if (Distance < 15) // prev was 10
 800312a:	4b26      	ldr	r3, [pc, #152]	; (80031c4 <moveUltra+0x3f8>)
 800312c:	edd3 7a00 	vldr	s15, [r3]
 8003130:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 8003134:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800313c:	d417      	bmi.n	800316e <moveUltra+0x3a2>
			{
				break;
			}
			 sprintf(messageA, "angle %5d\0", (int)(actualAngle));
 800313e:	4b1f      	ldr	r3, [pc, #124]	; (80031bc <moveUltra+0x3f0>)
 8003140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003144:	4610      	mov	r0, r2
 8003146:	4619      	mov	r1, r3
 8003148:	f7fd fd06 	bl	8000b58 <__aeabi_d2iz>
 800314c:	4602      	mov	r2, r0
 800314e:	f107 0318 	add.w	r3, r7, #24
 8003152:	491d      	ldr	r1, [pc, #116]	; (80031c8 <moveUltra+0x3fc>)
 8003154:	4618      	mov	r0, r3
 8003156:	f00d fc01 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, messageA);
 800315a:	f107 0318 	add.w	r3, r7, #24
 800315e:	461a      	mov	r2, r3
 8003160:	2114      	movs	r1, #20
 8003162:	200a      	movs	r0, #10
 8003164:	f003 f888 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 8003168:	f002 ff12 	bl	8005f90 <OLED_Refresh_Gram>
		 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValA);
 800316c:	e6c0      	b.n	8002ef0 <moveUltra+0x124>
				break;
 800316e:	bf00      	nop
		 }
	}

//	moving = 0;
	move(1,0);
 8003170:	2000      	movs	r0, #0
 8003172:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003176:	f001 fc39 	bl	80049ec <move>
//	offsetAngle = targetAngle - actualAngle;
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 800317a:	2201      	movs	r2, #1
 800317c:	2108      	movs	r1, #8
 800317e:	4813      	ldr	r0, [pc, #76]	; (80031cc <moveUltra+0x400>)
 8003180:	f004 f9a0 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8003184:	2200      	movs	r2, #0
 8003186:	2104      	movs	r1, #4
 8003188:	4810      	ldr	r0, [pc, #64]	; (80031cc <moveUltra+0x400>)
 800318a:	f004 f99b 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 800318e:	2201      	movs	r2, #1
 8003190:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003194:	480e      	ldr	r0, [pc, #56]	; (80031d0 <moveUltra+0x404>)
 8003196:	f004 f995 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 800319a:	2200      	movs	r2, #0
 800319c:	2120      	movs	r1, #32
 800319e:	480d      	ldr	r0, [pc, #52]	; (80031d4 <moveUltra+0x408>)
 80031a0:	f004 f990 	bl	80074c4 <HAL_GPIO_WritePin>
	htim1.Instance -> CCR4 = STRAIGHT; //centre
 80031a4:	4b06      	ldr	r3, [pc, #24]	; (80031c0 <moveUltra+0x3f4>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2295      	movs	r2, #149	; 0x95
 80031aa:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(10);
 80031ac:	200a      	movs	r0, #10
 80031ae:	f009 fff2 	bl	800d196 <osDelay>
	return;
 80031b2:	bf00      	nop

}
 80031b4:	37b8      	adds	r7, #184	; 0xb8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	20000420 	.word	0x20000420
 80031c0:	20000258 	.word	0x20000258
 80031c4:	20000440 	.word	0x20000440
 80031c8:	08014578 	.word	0x08014578
 80031cc:	40020000 	.word	0x40020000
 80031d0:	40021000 	.word	0x40021000
 80031d4:	40020800 	.word	0x40020800

080031d8 <moveUltraEnd>:

void moveUltraEnd()
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b0ae      	sub	sp, #184	; 0xb8
 80031dc:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80031de:	2100      	movs	r1, #0
 80031e0:	488e      	ldr	r0, [pc, #568]	; (800341c <moveUltraEnd+0x244>)
 80031e2:	f007 fa25 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80031e6:	2108      	movs	r1, #8
 80031e8:	488c      	ldr	r0, [pc, #560]	; (800341c <moveUltraEnd+0x244>)
 80031ea:	f007 fa21 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80031ee:	210c      	movs	r1, #12
 80031f0:	488b      	ldr	r0, [pc, #556]	; (8003420 <moveUltraEnd+0x248>)
 80031f2:	f007 fa1d 	bl	800a630 <HAL_TIM_PWM_Start>

	htim1.Instance -> CCR4 = STRAIGHT; //centre
 80031f6:	4b8a      	ldr	r3, [pc, #552]	; (8003420 <moveUltraEnd+0x248>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2295      	movs	r2, #149	; 0x95
 80031fc:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(100);
 80031fe:	2064      	movs	r0, #100	; 0x64
 8003200:	f009 ffc9 	bl	800d196 <osDelay>

	// init PID controller (left)
	PIDController pidLeft = { PID_KP, PID_KI,
 8003204:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003208:	2224      	movs	r2, #36	; 0x24
 800320a:	2100      	movs	r1, #0
 800320c:	4618      	mov	r0, r3
 800320e:	f00c fd1d 	bl	800fc4c <memset>
 8003212:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003216:	653b      	str	r3, [r7, #80]	; 0x50
 8003218:	f240 53aa 	movw	r3, #1450	; 0x5aa
 800321c:	65bb      	str	r3, [r7, #88]	; 0x58
 800321e:	f640 3354 	movw	r3, #2900	; 0xb54
 8003222:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003224:	4b7f      	ldr	r3, [pc, #508]	; (8003424 <moveUltraEnd+0x24c>)
 8003226:	663b      	str	r3, [r7, #96]	; 0x60
						  PID_LIM_MIN, PID_LIM_MAX,
						  SAMPLE_TIME_S };


	// init PID controller (right)
	PIDController pidRight = { PID_KP, PID_KI,
 8003228:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800322c:	2224      	movs	r2, #36	; 0x24
 800322e:	2100      	movs	r1, #0
 8003230:	4618      	mov	r0, r3
 8003232:	f00c fd0b 	bl	800fc4c <memset>
 8003236:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800323a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800323c:	f240 53aa 	movw	r3, #1450	; 0x5aa
 8003240:	637b      	str	r3, [r7, #52]	; 0x34
 8003242:	f640 3354 	movw	r3, #2900	; 0xb54
 8003246:	63bb      	str	r3, [r7, #56]	; 0x38
 8003248:	4b76      	ldr	r3, [pc, #472]	; (8003424 <moveUltraEnd+0x24c>)
 800324a:	63fb      	str	r3, [r7, #60]	; 0x3c
						  PID_LIM_MIN, PID_LIM_MAX,
						  SAMPLE_TIME_S };

	PIDController_Init(&pidLeft);
 800324c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003250:	4618      	mov	r0, r3
 8003252:	f003 f8cf 	bl	80063f4 <PIDController_Init>
	PIDController_Init(&pidRight);
 8003256:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800325a:	4618      	mov	r0, r3
 800325c:	f003 f8ca 	bl	80063f4 <PIDController_Init>

	// wheel information
	float wheel_rotationTicksL = 784; // for back left wheel, around 1550-1600
 8003260:	4b71      	ldr	r3, [pc, #452]	; (8003428 <moveUltraEnd+0x250>)
 8003262:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	float wheel_rotationTicksR = 779; // for back right wheel
 8003266:	4b71      	ldr	r3, [pc, #452]	; (800342c <moveUltraEnd+0x254>)
 8003268:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

	float wheel_circumference = 22.4f; // NEED TO MEASURE AND CHANGE
 800326c:	4b70      	ldr	r3, [pc, #448]	; (8003430 <moveUltraEnd+0x258>)
 800326e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	// start encoder
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); //encoderA
 8003272:	213c      	movs	r1, #60	; 0x3c
 8003274:	486f      	ldr	r0, [pc, #444]	; (8003434 <moveUltraEnd+0x25c>)
 8003276:	f007 fcc1 	bl	800abfc <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); //encoderB
 800327a:	213c      	movs	r1, #60	; 0x3c
 800327c:	486e      	ldr	r0, [pc, #440]	; (8003438 <moveUltraEnd+0x260>)
 800327e:	f007 fcbd 	bl	800abfc <HAL_TIM_Encoder_Start>

	// wheel ticks
	int leftTick_prev = __HAL_TIM_GET_COUNTER(&htim2);
 8003282:	4b6c      	ldr	r3, [pc, #432]	; (8003434 <moveUltraEnd+0x25c>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003288:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	int rightTick_prev = __HAL_TIM_GET_COUNTER(&htim4);
 800328c:	4b6a      	ldr	r3, [pc, #424]	; (8003438 <moveUltraEnd+0x260>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003292:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

	// cpu ticks
	uint32_t startTime = HAL_GetTick();
 8003296:	f003 fd97 	bl	8006dc8 <HAL_GetTick>
 800329a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	uint32_t prevTime = startTime;
 800329e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80032a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	uint32_t currTime;

	// distance checkers for both wheels
	float totalDistance_left = 0;
 80032a6:	f04f 0300 	mov.w	r3, #0
 80032aa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	float totalDistance_right = 0;
 80032ae:	f04f 0300 	mov.w	r3, #0
 80032b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	float distRight;

	int leftTick;
	int rightTick;

	int diffLeft = 0;
 80032b6:	2300      	movs	r3, #0
 80032b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	int diffRight = 0;
 80032bc:	2300      	movs	r3, #0
 80032be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	actualAngle = 0.00;
 80032c2:	495e      	ldr	r1, [pc, #376]	; (800343c <moveUltraEnd+0x264>)
 80032c4:	f04f 0200 	mov.w	r2, #0
 80032c8:	f04f 0300 	mov.w	r3, #0
 80032cc:	e9c1 2300 	strd	r2, r3, [r1]
	float distanceError;

	int servo;

	//pwm values
	uint16_t pwmValA = 3000;
 80032d0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80032d4:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
	uint16_t pwmValC = 3000;
 80032d8:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80032dc:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88

	// OLED variables for testing PID
	uint8_t messageA[20];
	uint8_t messageB[20];
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 80032e0:	2201      	movs	r2, #1
 80032e2:	2108      	movs	r1, #8
 80032e4:	4856      	ldr	r0, [pc, #344]	; (8003440 <moveUltraEnd+0x268>)
 80032e6:	f004 f8ed 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80032ea:	2200      	movs	r2, #0
 80032ec:	2104      	movs	r1, #4
 80032ee:	4854      	ldr	r0, [pc, #336]	; (8003440 <moveUltraEnd+0x268>)
 80032f0:	f004 f8e8 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 80032f4:	2201      	movs	r2, #1
 80032f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80032fa:	4852      	ldr	r0, [pc, #328]	; (8003444 <moveUltraEnd+0x26c>)
 80032fc:	f004 f8e2 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8003300:	2200      	movs	r2, #0
 8003302:	2120      	movs	r1, #32
 8003304:	4850      	ldr	r0, [pc, #320]	; (8003448 <moveUltraEnd+0x270>)
 8003306:	f004 f8dd 	bl	80074c4 <HAL_GPIO_WritePin>

	/*Infinite loop*/
	for(;;)
	{

		 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValA);
 800330a:	4b44      	ldr	r3, [pc, #272]	; (800341c <moveUltraEnd+0x244>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8003312:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3,pwmValC);
 8003314:	4b41      	ldr	r3, [pc, #260]	; (800341c <moveUltraEnd+0x244>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f8b7 2088 	ldrh.w	r2, [r7, #136]	; 0x88
 800331c:	63da      	str	r2, [r3, #60]	; 0x3c
		 currTime = HAL_GetTick();
 800331e:	f003 fd53 	bl	8006dc8 <HAL_GetTick>
 8003322:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
		 moving = 1;
 8003326:	4b49      	ldr	r3, [pc, #292]	; (800344c <moveUltraEnd+0x274>)
 8003328:	2201      	movs	r2, #1
 800332a:	701a      	strb	r2, [r3, #0]

		 if (currTime-prevTime > 60L)
 800332c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8003330:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b3c      	cmp	r3, #60	; 0x3c
 8003338:	d9e7      	bls.n	800330a <moveUltraEnd+0x132>
		 {
			 leftTick = __HAL_TIM_GET_COUNTER(&htim2);
 800333a:	4b3e      	ldr	r3, [pc, #248]	; (8003434 <moveUltraEnd+0x25c>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003340:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			 rightTick = __HAL_TIM_GET_COUNTER(&htim4);
 8003344:	4b3c      	ldr	r3, [pc, #240]	; (8003438 <moveUltraEnd+0x260>)
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800334a:	67fb      	str	r3, [r7, #124]	; 0x7c

			 diffLeft = 0;
 800334c:	2300      	movs	r3, #0
 800334e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			 diffRight = 0;
 8003352:	2300      	movs	r3, #0
 8003354:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2))
 8003358:	4b36      	ldr	r3, [pc, #216]	; (8003434 <moveUltraEnd+0x25c>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0310 	and.w	r3, r3, #16
 8003362:	2b10      	cmp	r3, #16
 8003364:	d118      	bne.n	8003398 <moveUltraEnd+0x1c0>
			 {
				 if (leftTick < leftTick_prev)
 8003366:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800336a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800336e:	429a      	cmp	r2, r3
 8003370:	da07      	bge.n	8003382 <moveUltraEnd+0x1aa>
					 diffLeft = leftTick_prev - leftTick;
 8003372:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003376:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003380:	e022      	b.n	80033c8 <moveUltraEnd+0x1f0>
				 else
					 diffLeft = (65535 - leftTick) + leftTick_prev;
 8003382:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003386:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 800338a:	33ff      	adds	r3, #255	; 0xff
 800338c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003390:	4413      	add	r3, r2
 8003392:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003396:	e017      	b.n	80033c8 <moveUltraEnd+0x1f0>
			 }
			 else
			 {
				 if (leftTick > leftTick_prev)
 8003398:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800339c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80033a0:	429a      	cmp	r2, r3
 80033a2:	dd07      	ble.n	80033b4 <moveUltraEnd+0x1dc>
					 diffLeft = leftTick - leftTick_prev;
 80033a4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80033a8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80033b2:	e009      	b.n	80033c8 <moveUltraEnd+0x1f0>
				 else
					 diffLeft = 65535 - leftTick_prev + leftTick;
 80033b4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80033b8:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80033bc:	33ff      	adds	r3, #255	; 0xff
 80033be:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80033c2:	4413      	add	r3, r2
 80033c4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			 }

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4))
 80033c8:	4b1b      	ldr	r3, [pc, #108]	; (8003438 <moveUltraEnd+0x260>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0310 	and.w	r3, r3, #16
 80033d2:	2b10      	cmp	r3, #16
 80033d4:	d115      	bne.n	8003402 <moveUltraEnd+0x22a>
			 {
				 if (rightTick < rightTick_prev)
 80033d6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80033d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80033dc:	429a      	cmp	r2, r3
 80033de:	da06      	bge.n	80033ee <moveUltraEnd+0x216>
					 diffRight = rightTick_prev - rightTick;
 80033e0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80033e4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80033ec:	e039      	b.n	8003462 <moveUltraEnd+0x28a>
				 else
					 diffRight = (65535 - rightTick) + rightTick_prev;
 80033ee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80033f0:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80033f4:	33ff      	adds	r3, #255	; 0xff
 80033f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80033fa:	4413      	add	r3, r2
 80033fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003400:	e02f      	b.n	8003462 <moveUltraEnd+0x28a>
			 }
			 else
			 {
				 if (rightTick > rightTick_prev)
 8003402:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003404:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003408:	429a      	cmp	r2, r3
 800340a:	dd21      	ble.n	8003450 <moveUltraEnd+0x278>
					 diffRight = rightTick - rightTick_prev;
 800340c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800340e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003418:	e023      	b.n	8003462 <moveUltraEnd+0x28a>
 800341a:	bf00      	nop
 800341c:	20000378 	.word	0x20000378
 8003420:	20000258 	.word	0x20000258
 8003424:	3d4ccccd 	.word	0x3d4ccccd
 8003428:	44440000 	.word	0x44440000
 800342c:	4442c000 	.word	0x4442c000
 8003430:	41b33333 	.word	0x41b33333
 8003434:	200002a0 	.word	0x200002a0
 8003438:	20000330 	.word	0x20000330
 800343c:	20000420 	.word	0x20000420
 8003440:	40020000 	.word	0x40020000
 8003444:	40021000 	.word	0x40021000
 8003448:	40020800 	.word	0x40020800
 800344c:	20000414 	.word	0x20000414
				 else
					 diffRight = 65535 - rightTick_prev + rightTick;
 8003450:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003454:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8003458:	33ff      	adds	r3, #255	; 0xff
 800345a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800345c:	4413      	add	r3, r2
 800345e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			 }

			 // left measured distance
			 distLeft = ((float)diffLeft/wheel_rotationTicksL) * wheel_circumference;
 8003462:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003466:	ee07 3a90 	vmov	s15, r3
 800346a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800346e:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8003472:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003476:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800347a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800347e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
			 totalDistance_left += distLeft;
 8003482:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8003486:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800348a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800348e:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

			 // right measured distance
			 distRight = ((float)diffRight/wheel_rotationTicksR) * wheel_circumference;
 8003492:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003496:	ee07 3a90 	vmov	s15, r3
 800349a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800349e:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80034a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034a6:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 80034aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034ae:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
			 totalDistance_right += distRight;
 80034b2:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80034b6:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80034ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034be:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
//			 pwmValA = PIDController_Update(&pidLeft, totalDistance_right*STRAIGHTRATIOF, totalDistance_left, pwmValA);
//
//			 pwmValC = PIDController_Update(&pidRight, totalDistance_left, totalDistance_right*STRAIGHTRATIOF, pwmValC);

 			 //if robot doesnt go straight, using gyro to adjust, straight = 145
 			 if (actualAngle < 0.00) //veering right
 80034c2:	4b46      	ldr	r3, [pc, #280]	; (80035dc <moveUltraEnd+0x404>)
 80034c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034c8:	f04f 0200 	mov.w	r2, #0
 80034cc:	f04f 0300 	mov.w	r3, #0
 80034d0:	f7fd fb04 	bl	8000adc <__aeabi_dcmplt>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d006      	beq.n	80034e8 <moveUltraEnd+0x310>
 			 {

 				 htim1.Instance -> CCR4 = 138; //left abit
 80034da:	4b41      	ldr	r3, [pc, #260]	; (80035e0 <moveUltraEnd+0x408>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	228a      	movs	r2, #138	; 0x8a
 80034e0:	641a      	str	r2, [r3, #64]	; 0x40
 				 osDelay(10);
 80034e2:	200a      	movs	r0, #10
 80034e4:	f009 fe57 	bl	800d196 <osDelay>
 			 }
 			 if (actualAngle > 0.00)//veering left
 80034e8:	4b3c      	ldr	r3, [pc, #240]	; (80035dc <moveUltraEnd+0x404>)
 80034ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034ee:	f04f 0200 	mov.w	r2, #0
 80034f2:	f04f 0300 	mov.w	r3, #0
 80034f6:	f7fd fb0f 	bl	8000b18 <__aeabi_dcmpgt>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d006      	beq.n	800350e <moveUltraEnd+0x336>
 			 {

 				 htim1.Instance -> CCR4 = 152; //right a bit
 8003500:	4b37      	ldr	r3, [pc, #220]	; (80035e0 <moveUltraEnd+0x408>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2298      	movs	r2, #152	; 0x98
 8003506:	641a      	str	r2, [r3, #64]	; 0x40
 				 osDelay(10);
 8003508:	200a      	movs	r0, #10
 800350a:	f009 fe44 	bl	800d196 <osDelay>
 			 }
 			 if (actualAngle == 0.00)
 800350e:	4b33      	ldr	r3, [pc, #204]	; (80035dc <moveUltraEnd+0x404>)
 8003510:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003514:	f04f 0200 	mov.w	r2, #0
 8003518:	f04f 0300 	mov.w	r3, #0
 800351c:	f7fd fad4 	bl	8000ac8 <__aeabi_dcmpeq>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d006      	beq.n	8003534 <moveUltraEnd+0x35c>
 			 {
 //				 servo = STRAIGHT;
 				 htim1.Instance -> CCR4 = STRAIGHT; //Straight
 8003526:	4b2e      	ldr	r3, [pc, #184]	; (80035e0 <moveUltraEnd+0x408>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	2295      	movs	r2, #149	; 0x95
 800352c:	641a      	str	r2, [r3, #64]	; 0x40
 				 osDelay(10);
 800352e:	200a      	movs	r0, #10
 8003530:	f009 fe31 	bl	800d196 <osDelay>
 			 }

			prevTime = currTime;
 8003534:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003538:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			leftTick_prev = leftTick;
 800353c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003540:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			rightTick_prev = rightTick;
 8003544:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003546:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

			//taking in decimal place
			if (Distance < 8)
 800354a:	4b26      	ldr	r3, [pc, #152]	; (80035e4 <moveUltraEnd+0x40c>)
 800354c:	edd3 7a00 	vldr	s15, [r3]
 8003550:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8003554:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800355c:	d417      	bmi.n	800358e <moveUltraEnd+0x3b6>
			{
				break;
			}
			 sprintf(messageA, "angle %5d\0", (int)(actualAngle));
 800355e:	4b1f      	ldr	r3, [pc, #124]	; (80035dc <moveUltraEnd+0x404>)
 8003560:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003564:	4610      	mov	r0, r2
 8003566:	4619      	mov	r1, r3
 8003568:	f7fd faf6 	bl	8000b58 <__aeabi_d2iz>
 800356c:	4602      	mov	r2, r0
 800356e:	f107 0318 	add.w	r3, r7, #24
 8003572:	491d      	ldr	r1, [pc, #116]	; (80035e8 <moveUltraEnd+0x410>)
 8003574:	4618      	mov	r0, r3
 8003576:	f00d f9f1 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, messageA);
 800357a:	f107 0318 	add.w	r3, r7, #24
 800357e:	461a      	mov	r2, r3
 8003580:	2114      	movs	r1, #20
 8003582:	200a      	movs	r0, #10
 8003584:	f002 fe78 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 8003588:	f002 fd02 	bl	8005f90 <OLED_Refresh_Gram>
		 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValA);
 800358c:	e6bd      	b.n	800330a <moveUltraEnd+0x132>
				break;
 800358e:	bf00      	nop
		 }
	}

//	moving = 0;
	move(1,0);
 8003590:	2000      	movs	r0, #0
 8003592:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003596:	f001 fa29 	bl	80049ec <move>
//	offsetAngle = targetAngle - actualAngle;
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 800359a:	2201      	movs	r2, #1
 800359c:	2108      	movs	r1, #8
 800359e:	4813      	ldr	r0, [pc, #76]	; (80035ec <moveUltraEnd+0x414>)
 80035a0:	f003 ff90 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80035a4:	2200      	movs	r2, #0
 80035a6:	2104      	movs	r1, #4
 80035a8:	4810      	ldr	r0, [pc, #64]	; (80035ec <moveUltraEnd+0x414>)
 80035aa:	f003 ff8b 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 80035ae:	2201      	movs	r2, #1
 80035b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80035b4:	480e      	ldr	r0, [pc, #56]	; (80035f0 <moveUltraEnd+0x418>)
 80035b6:	f003 ff85 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 80035ba:	2200      	movs	r2, #0
 80035bc:	2120      	movs	r1, #32
 80035be:	480d      	ldr	r0, [pc, #52]	; (80035f4 <moveUltraEnd+0x41c>)
 80035c0:	f003 ff80 	bl	80074c4 <HAL_GPIO_WritePin>
	htim1.Instance -> CCR4 = STRAIGHT; //centre
 80035c4:	4b06      	ldr	r3, [pc, #24]	; (80035e0 <moveUltraEnd+0x408>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2295      	movs	r2, #149	; 0x95
 80035ca:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(10);
 80035cc:	200a      	movs	r0, #10
 80035ce:	f009 fde2 	bl	800d196 <osDelay>
	return;
 80035d2:	bf00      	nop

}
 80035d4:	37b8      	adds	r7, #184	; 0xb8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
 80035da:	bf00      	nop
 80035dc:	20000420 	.word	0x20000420
 80035e0:	20000258 	.word	0x20000258
 80035e4:	20000440 	.word	0x20000440
 80035e8:	08014578 	.word	0x08014578
 80035ec:	40020000 	.word	0x40020000
 80035f0:	40021000 	.word	0x40021000
 80035f4:	40020800 	.word	0x40020800

080035f8 <moveUltraEndLeft>:

void moveUltraEndLeft()
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b0ae      	sub	sp, #184	; 0xb8
 80035fc:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80035fe:	2100      	movs	r1, #0
 8003600:	488e      	ldr	r0, [pc, #568]	; (800383c <moveUltraEndLeft+0x244>)
 8003602:	f007 f815 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8003606:	2108      	movs	r1, #8
 8003608:	488c      	ldr	r0, [pc, #560]	; (800383c <moveUltraEndLeft+0x244>)
 800360a:	f007 f811 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800360e:	210c      	movs	r1, #12
 8003610:	488b      	ldr	r0, [pc, #556]	; (8003840 <moveUltraEndLeft+0x248>)
 8003612:	f007 f80d 	bl	800a630 <HAL_TIM_PWM_Start>

	htim1.Instance -> CCR4 = STRAIGHT; //centre
 8003616:	4b8a      	ldr	r3, [pc, #552]	; (8003840 <moveUltraEndLeft+0x248>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2295      	movs	r2, #149	; 0x95
 800361c:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(100);
 800361e:	2064      	movs	r0, #100	; 0x64
 8003620:	f009 fdb9 	bl	800d196 <osDelay>

	// init PID controller (left)
	PIDController pidLeft = { PID_KP, PID_KI,
 8003624:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003628:	2224      	movs	r2, #36	; 0x24
 800362a:	2100      	movs	r1, #0
 800362c:	4618      	mov	r0, r3
 800362e:	f00c fb0d 	bl	800fc4c <memset>
 8003632:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003636:	653b      	str	r3, [r7, #80]	; 0x50
 8003638:	f240 53aa 	movw	r3, #1450	; 0x5aa
 800363c:	65bb      	str	r3, [r7, #88]	; 0x58
 800363e:	f640 3354 	movw	r3, #2900	; 0xb54
 8003642:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003644:	4b7f      	ldr	r3, [pc, #508]	; (8003844 <moveUltraEndLeft+0x24c>)
 8003646:	663b      	str	r3, [r7, #96]	; 0x60
						  PID_LIM_MIN, PID_LIM_MAX,
						  SAMPLE_TIME_S };


	// init PID controller (right)
	PIDController pidRight = { PID_KP, PID_KI,
 8003648:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800364c:	2224      	movs	r2, #36	; 0x24
 800364e:	2100      	movs	r1, #0
 8003650:	4618      	mov	r0, r3
 8003652:	f00c fafb 	bl	800fc4c <memset>
 8003656:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800365a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800365c:	f240 53aa 	movw	r3, #1450	; 0x5aa
 8003660:	637b      	str	r3, [r7, #52]	; 0x34
 8003662:	f640 3354 	movw	r3, #2900	; 0xb54
 8003666:	63bb      	str	r3, [r7, #56]	; 0x38
 8003668:	4b76      	ldr	r3, [pc, #472]	; (8003844 <moveUltraEndLeft+0x24c>)
 800366a:	63fb      	str	r3, [r7, #60]	; 0x3c
						  PID_LIM_MIN, PID_LIM_MAX,
						  SAMPLE_TIME_S };

	PIDController_Init(&pidLeft);
 800366c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003670:	4618      	mov	r0, r3
 8003672:	f002 febf 	bl	80063f4 <PIDController_Init>
	PIDController_Init(&pidRight);
 8003676:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800367a:	4618      	mov	r0, r3
 800367c:	f002 feba 	bl	80063f4 <PIDController_Init>

	// wheel information
	float wheel_rotationTicksL = 784; // for back left wheel, around 1550-1600
 8003680:	4b71      	ldr	r3, [pc, #452]	; (8003848 <moveUltraEndLeft+0x250>)
 8003682:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	float wheel_rotationTicksR = 779; // for back right wheel
 8003686:	4b71      	ldr	r3, [pc, #452]	; (800384c <moveUltraEndLeft+0x254>)
 8003688:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

	float wheel_circumference = 22.4f; // NEED TO MEASURE AND CHANGE
 800368c:	4b70      	ldr	r3, [pc, #448]	; (8003850 <moveUltraEndLeft+0x258>)
 800368e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	// start encoder
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); //encoderA
 8003692:	213c      	movs	r1, #60	; 0x3c
 8003694:	486f      	ldr	r0, [pc, #444]	; (8003854 <moveUltraEndLeft+0x25c>)
 8003696:	f007 fab1 	bl	800abfc <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); //encoderB
 800369a:	213c      	movs	r1, #60	; 0x3c
 800369c:	486e      	ldr	r0, [pc, #440]	; (8003858 <moveUltraEndLeft+0x260>)
 800369e:	f007 faad 	bl	800abfc <HAL_TIM_Encoder_Start>

	// wheel ticks
	int leftTick_prev = __HAL_TIM_GET_COUNTER(&htim2);
 80036a2:	4b6c      	ldr	r3, [pc, #432]	; (8003854 <moveUltraEndLeft+0x25c>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	int rightTick_prev = __HAL_TIM_GET_COUNTER(&htim4);
 80036ac:	4b6a      	ldr	r3, [pc, #424]	; (8003858 <moveUltraEndLeft+0x260>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

	// cpu ticks
	uint32_t startTime = HAL_GetTick();
 80036b6:	f003 fb87 	bl	8006dc8 <HAL_GetTick>
 80036ba:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	uint32_t prevTime = startTime;
 80036be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80036c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	uint32_t currTime;

	// distance checkers for both wheels
	float totalDistance_left = 0;
 80036c6:	f04f 0300 	mov.w	r3, #0
 80036ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	float totalDistance_right = 0;
 80036ce:	f04f 0300 	mov.w	r3, #0
 80036d2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	float distRight;

	int leftTick;
	int rightTick;

	int diffLeft = 0;
 80036d6:	2300      	movs	r3, #0
 80036d8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	int diffRight = 0;
 80036dc:	2300      	movs	r3, #0
 80036de:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	float distanceError;

	int servo;

	//pwm values
	uint16_t pwmValA = 3000;
 80036e2:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80036e6:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
	uint16_t pwmValC = 3000;
 80036ea:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80036ee:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88

	// OLED variables for testing PID
	uint8_t messageA[20];
	uint8_t messageB[20];
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 80036f2:	2201      	movs	r2, #1
 80036f4:	2108      	movs	r1, #8
 80036f6:	4859      	ldr	r0, [pc, #356]	; (800385c <moveUltraEndLeft+0x264>)
 80036f8:	f003 fee4 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80036fc:	2200      	movs	r2, #0
 80036fe:	2104      	movs	r1, #4
 8003700:	4856      	ldr	r0, [pc, #344]	; (800385c <moveUltraEndLeft+0x264>)
 8003702:	f003 fedf 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8003706:	2201      	movs	r2, #1
 8003708:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800370c:	4854      	ldr	r0, [pc, #336]	; (8003860 <moveUltraEndLeft+0x268>)
 800370e:	f003 fed9 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8003712:	2200      	movs	r2, #0
 8003714:	2120      	movs	r1, #32
 8003716:	4853      	ldr	r0, [pc, #332]	; (8003864 <moveUltraEndLeft+0x26c>)
 8003718:	f003 fed4 	bl	80074c4 <HAL_GPIO_WritePin>

	totalAngle = 0.0;
 800371c:	4952      	ldr	r1, [pc, #328]	; (8003868 <moveUltraEndLeft+0x270>)
 800371e:	f04f 0200 	mov.w	r2, #0
 8003722:	f04f 0300 	mov.w	r3, #0
 8003726:	e9c1 2300 	strd	r2, r3, [r1]

	/*Infinite loop*/
	for(;;)
	{

		 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValA);
 800372a:	4b44      	ldr	r3, [pc, #272]	; (800383c <moveUltraEndLeft+0x244>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8003732:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3,pwmValC);
 8003734:	4b41      	ldr	r3, [pc, #260]	; (800383c <moveUltraEndLeft+0x244>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f8b7 2088 	ldrh.w	r2, [r7, #136]	; 0x88
 800373c:	63da      	str	r2, [r3, #60]	; 0x3c
		 currTime = HAL_GetTick();
 800373e:	f003 fb43 	bl	8006dc8 <HAL_GetTick>
 8003742:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
		 moving = 1;
 8003746:	4b49      	ldr	r3, [pc, #292]	; (800386c <moveUltraEndLeft+0x274>)
 8003748:	2201      	movs	r2, #1
 800374a:	701a      	strb	r2, [r3, #0]

		 if (currTime-prevTime > 60L)
 800374c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8003750:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b3c      	cmp	r3, #60	; 0x3c
 8003758:	d9e7      	bls.n	800372a <moveUltraEndLeft+0x132>
		 {
			 leftTick = __HAL_TIM_GET_COUNTER(&htim2);
 800375a:	4b3e      	ldr	r3, [pc, #248]	; (8003854 <moveUltraEndLeft+0x25c>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003760:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			 rightTick = __HAL_TIM_GET_COUNTER(&htim4);
 8003764:	4b3c      	ldr	r3, [pc, #240]	; (8003858 <moveUltraEndLeft+0x260>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800376a:	67fb      	str	r3, [r7, #124]	; 0x7c

			 diffLeft = 0;
 800376c:	2300      	movs	r3, #0
 800376e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			 diffRight = 0;
 8003772:	2300      	movs	r3, #0
 8003774:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2))
 8003778:	4b36      	ldr	r3, [pc, #216]	; (8003854 <moveUltraEndLeft+0x25c>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0310 	and.w	r3, r3, #16
 8003782:	2b10      	cmp	r3, #16
 8003784:	d118      	bne.n	80037b8 <moveUltraEndLeft+0x1c0>
			 {
				 if (leftTick < leftTick_prev)
 8003786:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800378a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800378e:	429a      	cmp	r2, r3
 8003790:	da07      	bge.n	80037a2 <moveUltraEndLeft+0x1aa>
					 diffLeft = leftTick_prev - leftTick;
 8003792:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003796:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80037a0:	e022      	b.n	80037e8 <moveUltraEndLeft+0x1f0>
				 else
					 diffLeft = (65535 - leftTick) + leftTick_prev;
 80037a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80037a6:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80037aa:	33ff      	adds	r3, #255	; 0xff
 80037ac:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80037b0:	4413      	add	r3, r2
 80037b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80037b6:	e017      	b.n	80037e8 <moveUltraEndLeft+0x1f0>
			 }
			 else
			 {
				 if (leftTick > leftTick_prev)
 80037b8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80037bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80037c0:	429a      	cmp	r2, r3
 80037c2:	dd07      	ble.n	80037d4 <moveUltraEndLeft+0x1dc>
					 diffLeft = leftTick - leftTick_prev;
 80037c4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80037c8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80037d2:	e009      	b.n	80037e8 <moveUltraEndLeft+0x1f0>
				 else
					 diffLeft = 65535 - leftTick_prev + leftTick;
 80037d4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80037d8:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80037dc:	33ff      	adds	r3, #255	; 0xff
 80037de:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80037e2:	4413      	add	r3, r2
 80037e4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			 }

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4))
 80037e8:	4b1b      	ldr	r3, [pc, #108]	; (8003858 <moveUltraEndLeft+0x260>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0310 	and.w	r3, r3, #16
 80037f2:	2b10      	cmp	r3, #16
 80037f4:	d115      	bne.n	8003822 <moveUltraEndLeft+0x22a>
			 {
				 if (rightTick < rightTick_prev)
 80037f6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80037f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80037fc:	429a      	cmp	r2, r3
 80037fe:	da06      	bge.n	800380e <moveUltraEndLeft+0x216>
					 diffRight = rightTick_prev - rightTick;
 8003800:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003804:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800380c:	e039      	b.n	8003882 <moveUltraEndLeft+0x28a>
				 else
					 diffRight = (65535 - rightTick) + rightTick_prev;
 800380e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003810:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8003814:	33ff      	adds	r3, #255	; 0xff
 8003816:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800381a:	4413      	add	r3, r2
 800381c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003820:	e02f      	b.n	8003882 <moveUltraEndLeft+0x28a>
			 }
			 else
			 {
				 if (rightTick > rightTick_prev)
 8003822:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003824:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003828:	429a      	cmp	r2, r3
 800382a:	dd21      	ble.n	8003870 <moveUltraEndLeft+0x278>
					 diffRight = rightTick - rightTick_prev;
 800382c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800382e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003838:	e023      	b.n	8003882 <moveUltraEndLeft+0x28a>
 800383a:	bf00      	nop
 800383c:	20000378 	.word	0x20000378
 8003840:	20000258 	.word	0x20000258
 8003844:	3d4ccccd 	.word	0x3d4ccccd
 8003848:	44440000 	.word	0x44440000
 800384c:	4442c000 	.word	0x4442c000
 8003850:	41b33333 	.word	0x41b33333
 8003854:	200002a0 	.word	0x200002a0
 8003858:	20000330 	.word	0x20000330
 800385c:	40020000 	.word	0x40020000
 8003860:	40021000 	.word	0x40021000
 8003864:	40020800 	.word	0x40020800
 8003868:	20000418 	.word	0x20000418
 800386c:	20000414 	.word	0x20000414
				 else
					 diffRight = 65535 - rightTick_prev + rightTick;
 8003870:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003874:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8003878:	33ff      	adds	r3, #255	; 0xff
 800387a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800387c:	4413      	add	r3, r2
 800387e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			 }

			 // left measured distance
			 distLeft = ((float)diffLeft/wheel_rotationTicksL) * wheel_circumference;
 8003882:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003886:	ee07 3a90 	vmov	s15, r3
 800388a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800388e:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8003892:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003896:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800389a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800389e:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
			 totalDistance_left += distLeft;
 80038a2:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 80038a6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80038aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038ae:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

			 // right measured distance
			 distRight = ((float)diffRight/wheel_rotationTicksR) * wheel_circumference;
 80038b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80038b6:	ee07 3a90 	vmov	s15, r3
 80038ba:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80038be:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80038c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038c6:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 80038ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038ce:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
			 totalDistance_right += distRight;
 80038d2:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80038d6:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80038da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038de:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
//			 pwmValA = PIDController_Update(&pidLeft, totalDistance_right*STRAIGHTRATIOF, totalDistance_left, pwmValA);
//
//			 pwmValC = PIDController_Update(&pidRight, totalDistance_left, totalDistance_right*STRAIGHTRATIOF, pwmValC);

 			 //if robot doesnt go straight, using gyro to adjust, straight = 145
 			 if (totalAngle < 0.00) //veering right
 80038e2:	4b46      	ldr	r3, [pc, #280]	; (80039fc <moveUltraEndLeft+0x404>)
 80038e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80038e8:	f04f 0200 	mov.w	r2, #0
 80038ec:	f04f 0300 	mov.w	r3, #0
 80038f0:	f7fd f8f4 	bl	8000adc <__aeabi_dcmplt>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d006      	beq.n	8003908 <moveUltraEndLeft+0x310>
 			 {

 				 htim1.Instance -> CCR4 = 138; //left abit
 80038fa:	4b41      	ldr	r3, [pc, #260]	; (8003a00 <moveUltraEndLeft+0x408>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	228a      	movs	r2, #138	; 0x8a
 8003900:	641a      	str	r2, [r3, #64]	; 0x40
 				 osDelay(10);
 8003902:	200a      	movs	r0, #10
 8003904:	f009 fc47 	bl	800d196 <osDelay>
 			 }
 			 if (totalAngle > 0.00)//veering left
 8003908:	4b3c      	ldr	r3, [pc, #240]	; (80039fc <moveUltraEndLeft+0x404>)
 800390a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800390e:	f04f 0200 	mov.w	r2, #0
 8003912:	f04f 0300 	mov.w	r3, #0
 8003916:	f7fd f8ff 	bl	8000b18 <__aeabi_dcmpgt>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d006      	beq.n	800392e <moveUltraEndLeft+0x336>
 			 {

 				 htim1.Instance -> CCR4 = 152; //right a bit
 8003920:	4b37      	ldr	r3, [pc, #220]	; (8003a00 <moveUltraEndLeft+0x408>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	2298      	movs	r2, #152	; 0x98
 8003926:	641a      	str	r2, [r3, #64]	; 0x40
 				 osDelay(10);
 8003928:	200a      	movs	r0, #10
 800392a:	f009 fc34 	bl	800d196 <osDelay>
 			 }
 			 if (totalAngle == 0.00)
 800392e:	4b33      	ldr	r3, [pc, #204]	; (80039fc <moveUltraEndLeft+0x404>)
 8003930:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003934:	f04f 0200 	mov.w	r2, #0
 8003938:	f04f 0300 	mov.w	r3, #0
 800393c:	f7fd f8c4 	bl	8000ac8 <__aeabi_dcmpeq>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d006      	beq.n	8003954 <moveUltraEndLeft+0x35c>
 			 {
 //				 servo = STRAIGHT;
 				 htim1.Instance -> CCR4 = STRAIGHT; //Straight
 8003946:	4b2e      	ldr	r3, [pc, #184]	; (8003a00 <moveUltraEndLeft+0x408>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2295      	movs	r2, #149	; 0x95
 800394c:	641a      	str	r2, [r3, #64]	; 0x40
 				 osDelay(10);
 800394e:	200a      	movs	r0, #10
 8003950:	f009 fc21 	bl	800d196 <osDelay>
 			 }

			prevTime = currTime;
 8003954:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003958:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			leftTick_prev = leftTick;
 800395c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003960:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			rightTick_prev = rightTick;
 8003964:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003966:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

			//taking in decimal place
			if (Distance < 8)
 800396a:	4b26      	ldr	r3, [pc, #152]	; (8003a04 <moveUltraEndLeft+0x40c>)
 800396c:	edd3 7a00 	vldr	s15, [r3]
 8003970:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8003974:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800397c:	d417      	bmi.n	80039ae <moveUltraEndLeft+0x3b6>
			{
				break;
			}
			 sprintf(messageA, "angle %5d\0", (int)(actualAngle));
 800397e:	4b22      	ldr	r3, [pc, #136]	; (8003a08 <moveUltraEndLeft+0x410>)
 8003980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003984:	4610      	mov	r0, r2
 8003986:	4619      	mov	r1, r3
 8003988:	f7fd f8e6 	bl	8000b58 <__aeabi_d2iz>
 800398c:	4602      	mov	r2, r0
 800398e:	f107 0318 	add.w	r3, r7, #24
 8003992:	491e      	ldr	r1, [pc, #120]	; (8003a0c <moveUltraEndLeft+0x414>)
 8003994:	4618      	mov	r0, r3
 8003996:	f00c ffe1 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, messageA);
 800399a:	f107 0318 	add.w	r3, r7, #24
 800399e:	461a      	mov	r2, r3
 80039a0:	2114      	movs	r1, #20
 80039a2:	200a      	movs	r0, #10
 80039a4:	f002 fc68 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 80039a8:	f002 faf2 	bl	8005f90 <OLED_Refresh_Gram>
		 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValA);
 80039ac:	e6bd      	b.n	800372a <moveUltraEndLeft+0x132>
				break;
 80039ae:	bf00      	nop
		 }
	}

//	moving = 0;
	move(1,0);
 80039b0:	2000      	movs	r0, #0
 80039b2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80039b6:	f001 f819 	bl	80049ec <move>
//	offsetAngle = targetAngle - actualAngle;
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 80039ba:	2201      	movs	r2, #1
 80039bc:	2108      	movs	r1, #8
 80039be:	4814      	ldr	r0, [pc, #80]	; (8003a10 <moveUltraEndLeft+0x418>)
 80039c0:	f003 fd80 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80039c4:	2200      	movs	r2, #0
 80039c6:	2104      	movs	r1, #4
 80039c8:	4811      	ldr	r0, [pc, #68]	; (8003a10 <moveUltraEndLeft+0x418>)
 80039ca:	f003 fd7b 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 80039ce:	2201      	movs	r2, #1
 80039d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80039d4:	480f      	ldr	r0, [pc, #60]	; (8003a14 <moveUltraEndLeft+0x41c>)
 80039d6:	f003 fd75 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 80039da:	2200      	movs	r2, #0
 80039dc:	2120      	movs	r1, #32
 80039de:	480e      	ldr	r0, [pc, #56]	; (8003a18 <moveUltraEndLeft+0x420>)
 80039e0:	f003 fd70 	bl	80074c4 <HAL_GPIO_WritePin>
	htim1.Instance -> CCR4 = STRAIGHT; //centre
 80039e4:	4b06      	ldr	r3, [pc, #24]	; (8003a00 <moveUltraEndLeft+0x408>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2295      	movs	r2, #149	; 0x95
 80039ea:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(10);
 80039ec:	200a      	movs	r0, #10
 80039ee:	f009 fbd2 	bl	800d196 <osDelay>
	return;
 80039f2:	bf00      	nop

}
 80039f4:	37b8      	adds	r7, #184	; 0xb8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
 80039fa:	bf00      	nop
 80039fc:	20000418 	.word	0x20000418
 8003a00:	20000258 	.word	0x20000258
 8003a04:	20000440 	.word	0x20000440
 8003a08:	20000420 	.word	0x20000420
 8003a0c:	08014578 	.word	0x08014578
 8003a10:	40020000 	.word	0x40020000
 8003a14:	40021000 	.word	0x40021000
 8003a18:	40020800 	.word	0x40020800

08003a1c <moveUltraExtreme>:

void moveUltraExtreme()
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b0ae      	sub	sp, #184	; 0xb8
 8003a20:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8003a22:	2100      	movs	r1, #0
 8003a24:	488a      	ldr	r0, [pc, #552]	; (8003c50 <moveUltraExtreme+0x234>)
 8003a26:	f006 fe03 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8003a2a:	2108      	movs	r1, #8
 8003a2c:	4888      	ldr	r0, [pc, #544]	; (8003c50 <moveUltraExtreme+0x234>)
 8003a2e:	f006 fdff 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8003a32:	210c      	movs	r1, #12
 8003a34:	4887      	ldr	r0, [pc, #540]	; (8003c54 <moveUltraExtreme+0x238>)
 8003a36:	f006 fdfb 	bl	800a630 <HAL_TIM_PWM_Start>

	htim1.Instance -> CCR4 = STRAIGHT; //centre
 8003a3a:	4b86      	ldr	r3, [pc, #536]	; (8003c54 <moveUltraExtreme+0x238>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2295      	movs	r2, #149	; 0x95
 8003a40:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(100);
 8003a42:	2064      	movs	r0, #100	; 0x64
 8003a44:	f009 fba7 	bl	800d196 <osDelay>

	// init PID controller (left)
	PIDController pidLeft = { PID_KP, PID_KI,
 8003a48:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003a4c:	2224      	movs	r2, #36	; 0x24
 8003a4e:	2100      	movs	r1, #0
 8003a50:	4618      	mov	r0, r3
 8003a52:	f00c f8fb 	bl	800fc4c <memset>
 8003a56:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003a5a:	653b      	str	r3, [r7, #80]	; 0x50
 8003a5c:	f240 53aa 	movw	r3, #1450	; 0x5aa
 8003a60:	65bb      	str	r3, [r7, #88]	; 0x58
 8003a62:	f640 3354 	movw	r3, #2900	; 0xb54
 8003a66:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003a68:	4b7b      	ldr	r3, [pc, #492]	; (8003c58 <moveUltraExtreme+0x23c>)
 8003a6a:	663b      	str	r3, [r7, #96]	; 0x60
						  PID_LIM_MIN, PID_LIM_MAX,
						  SAMPLE_TIME_S };


	// init PID controller (right)
	PIDController pidRight = { PID_KP, PID_KI,
 8003a6c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a70:	2224      	movs	r2, #36	; 0x24
 8003a72:	2100      	movs	r1, #0
 8003a74:	4618      	mov	r0, r3
 8003a76:	f00c f8e9 	bl	800fc4c <memset>
 8003a7a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003a80:	f240 53aa 	movw	r3, #1450	; 0x5aa
 8003a84:	637b      	str	r3, [r7, #52]	; 0x34
 8003a86:	f640 3354 	movw	r3, #2900	; 0xb54
 8003a8a:	63bb      	str	r3, [r7, #56]	; 0x38
 8003a8c:	4b72      	ldr	r3, [pc, #456]	; (8003c58 <moveUltraExtreme+0x23c>)
 8003a8e:	63fb      	str	r3, [r7, #60]	; 0x3c
						  PID_LIM_MIN, PID_LIM_MAX,
						  SAMPLE_TIME_S };

	PIDController_Init(&pidLeft);
 8003a90:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003a94:	4618      	mov	r0, r3
 8003a96:	f002 fcad 	bl	80063f4 <PIDController_Init>
	PIDController_Init(&pidRight);
 8003a9a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f002 fca8 	bl	80063f4 <PIDController_Init>

	// wheel information
	float wheel_rotationTicksL = 784; // for back left wheel, around 1550-1600
 8003aa4:	4b6d      	ldr	r3, [pc, #436]	; (8003c5c <moveUltraExtreme+0x240>)
 8003aa6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	float wheel_rotationTicksR = 779; // for back right wheel
 8003aaa:	4b6d      	ldr	r3, [pc, #436]	; (8003c60 <moveUltraExtreme+0x244>)
 8003aac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

	float wheel_circumference = 22.4f; // NEED TO MEASURE AND CHANGE
 8003ab0:	4b6c      	ldr	r3, [pc, #432]	; (8003c64 <moveUltraExtreme+0x248>)
 8003ab2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	// start encoder
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); //encoderA
 8003ab6:	213c      	movs	r1, #60	; 0x3c
 8003ab8:	486b      	ldr	r0, [pc, #428]	; (8003c68 <moveUltraExtreme+0x24c>)
 8003aba:	f007 f89f 	bl	800abfc <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); //encoderB
 8003abe:	213c      	movs	r1, #60	; 0x3c
 8003ac0:	486a      	ldr	r0, [pc, #424]	; (8003c6c <moveUltraExtreme+0x250>)
 8003ac2:	f007 f89b 	bl	800abfc <HAL_TIM_Encoder_Start>

	// wheel ticks
	int leftTick_prev = __HAL_TIM_GET_COUNTER(&htim2);
 8003ac6:	4b68      	ldr	r3, [pc, #416]	; (8003c68 <moveUltraExtreme+0x24c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003acc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	int rightTick_prev = __HAL_TIM_GET_COUNTER(&htim4);
 8003ad0:	4b66      	ldr	r3, [pc, #408]	; (8003c6c <moveUltraExtreme+0x250>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

	// cpu ticks
	uint32_t startTime = HAL_GetTick();
 8003ada:	f003 f975 	bl	8006dc8 <HAL_GetTick>
 8003ade:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	uint32_t prevTime = startTime;
 8003ae2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ae6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	uint32_t currTime;

	// distance checkers for both wheels
	float totalDistance_left = 0;
 8003aea:	f04f 0300 	mov.w	r3, #0
 8003aee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	float totalDistance_right = 0;
 8003af2:	f04f 0300 	mov.w	r3, #0
 8003af6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	float distRight;

	int leftTick;
	int rightTick;

	int diffLeft = 0;
 8003afa:	2300      	movs	r3, #0
 8003afc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	int diffRight = 0;
 8003b00:	2300      	movs	r3, #0
 8003b02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	float distanceError;

	int servo;

	//pwm values
	uint16_t pwmValA = 2000;
 8003b06:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003b0a:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
	uint16_t pwmValC = 2000;
 8003b0e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003b12:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88

	// OLED variables for testing PID
	uint8_t messageA[20];
	uint8_t messageB[20];
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8003b16:	2201      	movs	r2, #1
 8003b18:	2108      	movs	r1, #8
 8003b1a:	4855      	ldr	r0, [pc, #340]	; (8003c70 <moveUltraExtreme+0x254>)
 8003b1c:	f003 fcd2 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8003b20:	2200      	movs	r2, #0
 8003b22:	2104      	movs	r1, #4
 8003b24:	4852      	ldr	r0, [pc, #328]	; (8003c70 <moveUltraExtreme+0x254>)
 8003b26:	f003 fccd 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b30:	4850      	ldr	r0, [pc, #320]	; (8003c74 <moveUltraExtreme+0x258>)
 8003b32:	f003 fcc7 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8003b36:	2200      	movs	r2, #0
 8003b38:	2120      	movs	r1, #32
 8003b3a:	484f      	ldr	r0, [pc, #316]	; (8003c78 <moveUltraExtreme+0x25c>)
 8003b3c:	f003 fcc2 	bl	80074c4 <HAL_GPIO_WritePin>

	/*Infinite loop*/
	for(;;)
	{

		 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValA);
 8003b40:	4b43      	ldr	r3, [pc, #268]	; (8003c50 <moveUltraExtreme+0x234>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 8003b48:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3,pwmValC);
 8003b4a:	4b41      	ldr	r3, [pc, #260]	; (8003c50 <moveUltraExtreme+0x234>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f8b7 2088 	ldrh.w	r2, [r7, #136]	; 0x88
 8003b52:	63da      	str	r2, [r3, #60]	; 0x3c
		 currTime = HAL_GetTick();
 8003b54:	f003 f938 	bl	8006dc8 <HAL_GetTick>
 8003b58:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
		 moving = 1;
 8003b5c:	4b47      	ldr	r3, [pc, #284]	; (8003c7c <moveUltraExtreme+0x260>)
 8003b5e:	2201      	movs	r2, #1
 8003b60:	701a      	strb	r2, [r3, #0]

		 if (currTime-prevTime > 60L)
 8003b62:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8003b66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003b6a:	1ad3      	subs	r3, r2, r3
 8003b6c:	2b3c      	cmp	r3, #60	; 0x3c
 8003b6e:	d9e7      	bls.n	8003b40 <moveUltraExtreme+0x124>
		 {
			 leftTick = __HAL_TIM_GET_COUNTER(&htim2);
 8003b70:	4b3d      	ldr	r3, [pc, #244]	; (8003c68 <moveUltraExtreme+0x24c>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b76:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			 rightTick = __HAL_TIM_GET_COUNTER(&htim4);
 8003b7a:	4b3c      	ldr	r3, [pc, #240]	; (8003c6c <moveUltraExtreme+0x250>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b80:	67fb      	str	r3, [r7, #124]	; 0x7c

			 diffLeft = 0;
 8003b82:	2300      	movs	r3, #0
 8003b84:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			 diffRight = 0;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2))
 8003b8e:	4b36      	ldr	r3, [pc, #216]	; (8003c68 <moveUltraExtreme+0x24c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0310 	and.w	r3, r3, #16
 8003b98:	2b10      	cmp	r3, #16
 8003b9a:	d118      	bne.n	8003bce <moveUltraExtreme+0x1b2>
			 {
				 if (leftTick < leftTick_prev)
 8003b9c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003ba0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	da07      	bge.n	8003bb8 <moveUltraExtreme+0x19c>
					 diffLeft = leftTick_prev - leftTick;
 8003ba8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003bac:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003bb6:	e022      	b.n	8003bfe <moveUltraExtreme+0x1e2>
				 else
					 diffLeft = (65535 - leftTick) + leftTick_prev;
 8003bb8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003bbc:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8003bc0:	33ff      	adds	r3, #255	; 0xff
 8003bc2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003bc6:	4413      	add	r3, r2
 8003bc8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003bcc:	e017      	b.n	8003bfe <moveUltraExtreme+0x1e2>
			 }
			 else
			 {
				 if (leftTick > leftTick_prev)
 8003bce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003bd2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	dd07      	ble.n	8003bea <moveUltraExtreme+0x1ce>
					 diffLeft = leftTick - leftTick_prev;
 8003bda:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003bde:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003be8:	e009      	b.n	8003bfe <moveUltraExtreme+0x1e2>
				 else
					 diffLeft = 65535 - leftTick_prev + leftTick;
 8003bea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003bee:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8003bf2:	33ff      	adds	r3, #255	; 0xff
 8003bf4:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003bf8:	4413      	add	r3, r2
 8003bfa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
			 }

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4))
 8003bfe:	4b1b      	ldr	r3, [pc, #108]	; (8003c6c <moveUltraExtreme+0x250>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0310 	and.w	r3, r3, #16
 8003c08:	2b10      	cmp	r3, #16
 8003c0a:	d115      	bne.n	8003c38 <moveUltraExtreme+0x21c>
			 {
				 if (rightTick < rightTick_prev)
 8003c0c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003c0e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003c12:	429a      	cmp	r2, r3
 8003c14:	da06      	bge.n	8003c24 <moveUltraExtreme+0x208>
					 diffRight = rightTick_prev - rightTick;
 8003c16:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003c1a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003c22:	e036      	b.n	8003c92 <moveUltraExtreme+0x276>
				 else
					 diffRight = (65535 - rightTick) + rightTick_prev;
 8003c24:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003c26:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8003c2a:	33ff      	adds	r3, #255	; 0xff
 8003c2c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003c30:	4413      	add	r3, r2
 8003c32:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003c36:	e02c      	b.n	8003c92 <moveUltraExtreme+0x276>
			 }
			 else
			 {
				 if (rightTick > rightTick_prev)
 8003c38:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003c3a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	dd1e      	ble.n	8003c80 <moveUltraExtreme+0x264>
					 diffRight = rightTick - rightTick_prev;
 8003c42:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003c44:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003c4e:	e020      	b.n	8003c92 <moveUltraExtreme+0x276>
 8003c50:	20000378 	.word	0x20000378
 8003c54:	20000258 	.word	0x20000258
 8003c58:	3d4ccccd 	.word	0x3d4ccccd
 8003c5c:	44440000 	.word	0x44440000
 8003c60:	4442c000 	.word	0x4442c000
 8003c64:	41b33333 	.word	0x41b33333
 8003c68:	200002a0 	.word	0x200002a0
 8003c6c:	20000330 	.word	0x20000330
 8003c70:	40020000 	.word	0x40020000
 8003c74:	40021000 	.word	0x40021000
 8003c78:	40020800 	.word	0x40020800
 8003c7c:	20000414 	.word	0x20000414
				 else
					 diffRight = 65535 - rightTick_prev + rightTick;
 8003c80:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003c84:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8003c88:	33ff      	adds	r3, #255	; 0xff
 8003c8a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003c8c:	4413      	add	r3, r2
 8003c8e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			 }

			 // left measured distance
			 distLeft = ((float)diffLeft/wheel_rotationTicksL) * wheel_circumference;
 8003c92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003c96:	ee07 3a90 	vmov	s15, r3
 8003c9a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003c9e:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8003ca2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003ca6:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8003caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cae:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
			 totalDistance_left += distLeft;
 8003cb2:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8003cb6:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8003cba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cbe:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

			 // right measured distance
			 distRight = ((float)diffRight/wheel_rotationTicksR) * wheel_circumference;
 8003cc2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003cc6:	ee07 3a90 	vmov	s15, r3
 8003cca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003cce:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8003cd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cd6:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8003cda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cde:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
			 totalDistance_right += distRight;
 8003ce2:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 8003ce6:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8003cea:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cee:	edc7 7a29 	vstr	s15, [r7, #164]	; 0xa4
//			 pwmValA = PIDController_Update(&pidLeft, totalDistance_right*STRAIGHTRATIOF, totalDistance_left, pwmValA);
//
//			 pwmValC = PIDController_Update(&pidRight, totalDistance_left, totalDistance_right*STRAIGHTRATIOF, pwmValC);

			 //if robot doesnt go straight, using gyro to adjust, straight = 145
			 if (actualAngle < 0.00) //veering right
 8003cf2:	4b3a      	ldr	r3, [pc, #232]	; (8003ddc <moveUltraExtreme+0x3c0>)
 8003cf4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003cf8:	f04f 0200 	mov.w	r2, #0
 8003cfc:	f04f 0300 	mov.w	r3, #0
 8003d00:	f7fc feec 	bl	8000adc <__aeabi_dcmplt>
 8003d04:	4603      	mov	r3, r0
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d006      	beq.n	8003d18 <moveUltraExtreme+0x2fc>
			 {

				 htim1.Instance -> CCR4 = 115; //left abit
 8003d0a:	4b35      	ldr	r3, [pc, #212]	; (8003de0 <moveUltraExtreme+0x3c4>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2273      	movs	r2, #115	; 0x73
 8003d10:	641a      	str	r2, [r3, #64]	; 0x40
				 osDelay(10);
 8003d12:	200a      	movs	r0, #10
 8003d14:	f009 fa3f 	bl	800d196 <osDelay>
			 }
			 if (actualAngle > 0.00)//veering left
 8003d18:	4b30      	ldr	r3, [pc, #192]	; (8003ddc <moveUltraExtreme+0x3c0>)
 8003d1a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d1e:	f04f 0200 	mov.w	r2, #0
 8003d22:	f04f 0300 	mov.w	r3, #0
 8003d26:	f7fc fef7 	bl	8000b18 <__aeabi_dcmpgt>
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d006      	beq.n	8003d3e <moveUltraExtreme+0x322>
			 {

				 htim1.Instance -> CCR4 = 180; //right a bit
 8003d30:	4b2b      	ldr	r3, [pc, #172]	; (8003de0 <moveUltraExtreme+0x3c4>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	22b4      	movs	r2, #180	; 0xb4
 8003d36:	641a      	str	r2, [r3, #64]	; 0x40
				 osDelay(10);
 8003d38:	200a      	movs	r0, #10
 8003d3a:	f009 fa2c 	bl	800d196 <osDelay>
			 }
			 if (actualAngle == 0.00)
 8003d3e:	4b27      	ldr	r3, [pc, #156]	; (8003ddc <moveUltraExtreme+0x3c0>)
 8003d40:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d44:	f04f 0200 	mov.w	r2, #0
 8003d48:	f04f 0300 	mov.w	r3, #0
 8003d4c:	f7fc febc 	bl	8000ac8 <__aeabi_dcmpeq>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d006      	beq.n	8003d64 <moveUltraExtreme+0x348>
			 {
//				 servo = STRAIGHT;
				 htim1.Instance -> CCR4 = STRAIGHT; //Straight
 8003d56:	4b22      	ldr	r3, [pc, #136]	; (8003de0 <moveUltraExtreme+0x3c4>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2295      	movs	r2, #149	; 0x95
 8003d5c:	641a      	str	r2, [r3, #64]	; 0x40
				 osDelay(10);
 8003d5e:	200a      	movs	r0, #10
 8003d60:	f009 fa19 	bl	800d196 <osDelay>
			 }

			prevTime = currTime;
 8003d64:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d68:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			leftTick_prev = leftTick;
 8003d6c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003d70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			rightTick_prev = rightTick;
 8003d74:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003d76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

			//taking in decimal place
			if (Distance < 16) // prev was 10
 8003d7a:	4b1a      	ldr	r3, [pc, #104]	; (8003de4 <moveUltraExtreme+0x3c8>)
 8003d7c:	edd3 7a00 	vldr	s15, [r3]
 8003d80:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8003d84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d8c:	d400      	bmi.n	8003d90 <moveUltraExtreme+0x374>
		 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValA);
 8003d8e:	e6d7      	b.n	8003b40 <moveUltraExtreme+0x124>
			{
				break;
 8003d90:	bf00      	nop
			}
		 }
	}

//	moving = 0;
	move(1,0);
 8003d92:	2000      	movs	r0, #0
 8003d94:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003d98:	f000 fe28 	bl	80049ec <move>
//	offsetAngle = targetAngle - actualAngle;
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8003d9c:	2201      	movs	r2, #1
 8003d9e:	2108      	movs	r1, #8
 8003da0:	4811      	ldr	r0, [pc, #68]	; (8003de8 <moveUltraExtreme+0x3cc>)
 8003da2:	f003 fb8f 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8003da6:	2200      	movs	r2, #0
 8003da8:	2104      	movs	r1, #4
 8003daa:	480f      	ldr	r0, [pc, #60]	; (8003de8 <moveUltraExtreme+0x3cc>)
 8003dac:	f003 fb8a 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8003db0:	2201      	movs	r2, #1
 8003db2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003db6:	480d      	ldr	r0, [pc, #52]	; (8003dec <moveUltraExtreme+0x3d0>)
 8003db8:	f003 fb84 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	2120      	movs	r1, #32
 8003dc0:	480b      	ldr	r0, [pc, #44]	; (8003df0 <moveUltraExtreme+0x3d4>)
 8003dc2:	f003 fb7f 	bl	80074c4 <HAL_GPIO_WritePin>
	htim1.Instance -> CCR4 = STRAIGHT; //centre
 8003dc6:	4b06      	ldr	r3, [pc, #24]	; (8003de0 <moveUltraExtreme+0x3c4>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	2295      	movs	r2, #149	; 0x95
 8003dcc:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(10);
 8003dce:	200a      	movs	r0, #10
 8003dd0:	f009 f9e1 	bl	800d196 <osDelay>
	return;
 8003dd4:	bf00      	nop

}
 8003dd6:	37b8      	adds	r7, #184	; 0xb8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}
 8003ddc:	20000420 	.word	0x20000420
 8003de0:	20000258 	.word	0x20000258
 8003de4:	20000440 	.word	0x20000440
 8003de8:	40020000 	.word	0x40020000
 8003dec:	40021000 	.word	0x40021000
 8003df0:	40020800 	.word	0x40020800

08003df4 <sendToRPI>:
  * @brief send msg to RPI through UART after execute command
  * @param msg[] for the message to be sent
  * @retval None
  */
void sendToRPI(char* msg)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b082      	sub	sp, #8
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t *) msg,strlen(msg),0xFFFF);
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f7fc f9e7 	bl	80001d0 <strlen>
 8003e02:	4603      	mov	r3, r0
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003e0a:	6879      	ldr	r1, [r7, #4]
 8003e0c:	4803      	ldr	r0, [pc, #12]	; (8003e1c <sendToRPI+0x28>)
 8003e0e:	f008 f886 	bl	800bf1e <HAL_UART_Transmit>
}
 8003e12:	bf00      	nop
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	200003c0 	.word	0x200003c0

08003e20 <moveGyroPID>:

//gyro for straight

void moveGyroPID(float distance, int forward)
{
 8003e20:	b5b0      	push	{r4, r5, r7, lr}
 8003e22:	b0b0      	sub	sp, #192	; 0xc0
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	ed87 0a01 	vstr	s0, [r7, #4]
 8003e2a:	6038      	str	r0, [r7, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8003e2c:	2100      	movs	r1, #0
 8003e2e:	48c2      	ldr	r0, [pc, #776]	; (8004138 <moveGyroPID+0x318>)
 8003e30:	f006 fbfe 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8003e34:	2108      	movs	r1, #8
 8003e36:	48c0      	ldr	r0, [pc, #768]	; (8004138 <moveGyroPID+0x318>)
 8003e38:	f006 fbfa 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8003e3c:	210c      	movs	r1, #12
 8003e3e:	48bf      	ldr	r0, [pc, #764]	; (800413c <moveGyroPID+0x31c>)
 8003e40:	f006 fbf6 	bl	800a630 <HAL_TIM_PWM_Start>

	htim1.Instance -> CCR4 = STRAIGHT; //centre
 8003e44:	4bbd      	ldr	r3, [pc, #756]	; (800413c <moveGyroPID+0x31c>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2295      	movs	r2, #149	; 0x95
 8003e4a:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(40);
 8003e4c:	2028      	movs	r0, #40	; 0x28
 8003e4e:	f009 f9a2 	bl	800d196 <osDelay>

	// init PID controller (left)
	PIDController pidLeft = { PID_KP, PID_KI,
 8003e52:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003e56:	2224      	movs	r2, #36	; 0x24
 8003e58:	2100      	movs	r1, #0
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f00b fef6 	bl	800fc4c <memset>
 8003e60:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003e64:	657b      	str	r3, [r7, #84]	; 0x54
 8003e66:	f240 53aa 	movw	r3, #1450	; 0x5aa
 8003e6a:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003e6c:	f640 3354 	movw	r3, #2900	; 0xb54
 8003e70:	663b      	str	r3, [r7, #96]	; 0x60
 8003e72:	4bb3      	ldr	r3, [pc, #716]	; (8004140 <moveGyroPID+0x320>)
 8003e74:	667b      	str	r3, [r7, #100]	; 0x64
						  PID_LIM_MIN, PID_LIM_MAX,
						  SAMPLE_TIME_S };


	// init PID controller (right)
	PIDController pidRight = { PID_KP, PID_KI,
 8003e76:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003e7a:	2224      	movs	r2, #36	; 0x24
 8003e7c:	2100      	movs	r1, #0
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f00b fee4 	bl	800fc4c <memset>
 8003e84:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003e88:	633b      	str	r3, [r7, #48]	; 0x30
 8003e8a:	f240 53aa 	movw	r3, #1450	; 0x5aa
 8003e8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003e90:	f640 3354 	movw	r3, #2900	; 0xb54
 8003e94:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003e96:	4baa      	ldr	r3, [pc, #680]	; (8004140 <moveGyroPID+0x320>)
 8003e98:	643b      	str	r3, [r7, #64]	; 0x40
						  PID_LIM_MIN, PID_LIM_MAX,
						  SAMPLE_TIME_S };

	PIDController_Init(&pidLeft);
 8003e9a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f002 faa8 	bl	80063f4 <PIDController_Init>
	PIDController_Init(&pidRight);
 8003ea4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f002 faa3 	bl	80063f4 <PIDController_Init>

	//reset angle
	actualAngle = 0;
 8003eae:	49a5      	ldr	r1, [pc, #660]	; (8004144 <moveGyroPID+0x324>)
 8003eb0:	f04f 0200 	mov.w	r2, #0
 8003eb4:	f04f 0300 	mov.w	r3, #0
 8003eb8:	e9c1 2300 	strd	r2, r3, [r1]

	// wheel information
	float wheel_rotationTicksL = 784; // for back left wheel, around 1550-1600
 8003ebc:	4ba2      	ldr	r3, [pc, #648]	; (8004148 <moveGyroPID+0x328>)
 8003ebe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	float wheel_rotationTicksR = 779; // for back right wheel
 8003ec2:	4ba2      	ldr	r3, [pc, #648]	; (800414c <moveGyroPID+0x32c>)
 8003ec4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

	float wheel_circumference = 21.1; // NEED TO MEASURE AND CHANGE
 8003ec8:	4ba1      	ldr	r3, [pc, #644]	; (8004150 <moveGyroPID+0x330>)
 8003eca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	// start encoder
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); //encoderA
 8003ece:	213c      	movs	r1, #60	; 0x3c
 8003ed0:	48a0      	ldr	r0, [pc, #640]	; (8004154 <moveGyroPID+0x334>)
 8003ed2:	f006 fe93 	bl	800abfc <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); //encoderB
 8003ed6:	213c      	movs	r1, #60	; 0x3c
 8003ed8:	489f      	ldr	r0, [pc, #636]	; (8004158 <moveGyroPID+0x338>)
 8003eda:	f006 fe8f 	bl	800abfc <HAL_TIM_Encoder_Start>

	// wheel ticks
	int leftTick_prev = __HAL_TIM_GET_COUNTER(&htim2);
 8003ede:	4b9d      	ldr	r3, [pc, #628]	; (8004154 <moveGyroPID+0x334>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	int rightTick_prev = __HAL_TIM_GET_COUNTER(&htim4);
 8003ee8:	4b9b      	ldr	r3, [pc, #620]	; (8004158 <moveGyroPID+0x338>)
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

	// cpu ticks
	uint32_t startTime = HAL_GetTick();
 8003ef2:	f002 ff69 	bl	8006dc8 <HAL_GetTick>
 8003ef6:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	uint32_t prevTime = startTime;
 8003efa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003efe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t currTime;

	// distance checkers for both wheels
	float totalDistance_left = 0;
 8003f02:	f04f 0300 	mov.w	r3, #0
 8003f06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	float totalDistance_right = 0;
 8003f0a:	f04f 0300 	mov.w	r3, #0
 8003f0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	float distRight;

	int leftTick;
	int rightTick;

	int diffLeft = 0;
 8003f12:	2300      	movs	r3, #0
 8003f14:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	int diffRight = 0;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	float distanceError;

	int servo;

	//pwm values
	uint16_t pwmValA = 2000;
 8003f1e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003f22:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
	uint16_t pwmValC = 2000;
 8003f26:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8003f2a:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c

	// OLED variables for testing PID
	uint8_t messageA[20];
	uint8_t messageB[20];

	if(forward){
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d015      	beq.n	8003f60 <moveGyroPID+0x140>
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8003f34:	2201      	movs	r2, #1
 8003f36:	2108      	movs	r1, #8
 8003f38:	4888      	ldr	r0, [pc, #544]	; (800415c <moveGyroPID+0x33c>)
 8003f3a:	f003 fac3 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8003f3e:	2200      	movs	r2, #0
 8003f40:	2104      	movs	r1, #4
 8003f42:	4886      	ldr	r0, [pc, #536]	; (800415c <moveGyroPID+0x33c>)
 8003f44:	f003 fabe 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8003f48:	2201      	movs	r2, #1
 8003f4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f4e:	4884      	ldr	r0, [pc, #528]	; (8004160 <moveGyroPID+0x340>)
 8003f50:	f003 fab8 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8003f54:	2200      	movs	r2, #0
 8003f56:	2120      	movs	r1, #32
 8003f58:	4882      	ldr	r0, [pc, #520]	; (8004164 <moveGyroPID+0x344>)
 8003f5a:	f003 fab3 	bl	80074c4 <HAL_GPIO_WritePin>
 8003f5e:	e014      	b.n	8003f8a <moveGyroPID+0x16a>
	}else{
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 8003f60:	2200      	movs	r2, #0
 8003f62:	2108      	movs	r1, #8
 8003f64:	487d      	ldr	r0, [pc, #500]	; (800415c <moveGyroPID+0x33c>)
 8003f66:	f003 faad 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	2104      	movs	r1, #4
 8003f6e:	487b      	ldr	r0, [pc, #492]	; (800415c <moveGyroPID+0x33c>)
 8003f70:	f003 faa8 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_RESET);
 8003f74:	2200      	movs	r2, #0
 8003f76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003f7a:	4879      	ldr	r0, [pc, #484]	; (8004160 <moveGyroPID+0x340>)
 8003f7c:	f003 faa2 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_SET);
 8003f80:	2201      	movs	r2, #1
 8003f82:	2120      	movs	r1, #32
 8003f84:	4877      	ldr	r0, [pc, #476]	; (8004164 <moveGyroPID+0x344>)
 8003f86:	f003 fa9d 	bl	80074c4 <HAL_GPIO_WritePin>
	}

	/*Infinite loop*/
	for(;;)
	{
		if (totalDistance_left >= (distance+distanceError) * 0.9 || totalDistance_right >= (distance+distanceError) * 0.9) {
 8003f8a:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8003f8e:	f7fc fadb 	bl	8000548 <__aeabi_f2d>
 8003f92:	4604      	mov	r4, r0
 8003f94:	460d      	mov	r5, r1
 8003f96:	ed97 7a01 	vldr	s14, [r7, #4]
 8003f9a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003f9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fa2:	ee17 0a90 	vmov	r0, s15
 8003fa6:	f7fc facf 	bl	8000548 <__aeabi_f2d>
 8003faa:	a361      	add	r3, pc, #388	; (adr r3, 8004130 <moveGyroPID+0x310>)
 8003fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb0:	f7fc fb22 	bl	80005f8 <__aeabi_dmul>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	460b      	mov	r3, r1
 8003fb8:	4620      	mov	r0, r4
 8003fba:	4629      	mov	r1, r5
 8003fbc:	f7fc fda2 	bl	8000b04 <__aeabi_dcmpge>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d11d      	bne.n	8004002 <moveGyroPID+0x1e2>
 8003fc6:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8003fca:	f7fc fabd 	bl	8000548 <__aeabi_f2d>
 8003fce:	4604      	mov	r4, r0
 8003fd0:	460d      	mov	r5, r1
 8003fd2:	ed97 7a01 	vldr	s14, [r7, #4]
 8003fd6:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8003fda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003fde:	ee17 0a90 	vmov	r0, s15
 8003fe2:	f7fc fab1 	bl	8000548 <__aeabi_f2d>
 8003fe6:	a352      	add	r3, pc, #328	; (adr r3, 8004130 <moveGyroPID+0x310>)
 8003fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fec:	f7fc fb04 	bl	80005f8 <__aeabi_dmul>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	460b      	mov	r3, r1
 8003ff4:	4620      	mov	r0, r4
 8003ff6:	4629      	mov	r1, r5
 8003ff8:	f7fc fd84 	bl	8000b04 <__aeabi_dcmpge>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d007      	beq.n	8004012 <moveGyroPID+0x1f2>
			pwmValA = 1000;
 8004002:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004006:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
			pwmValC = 1000;
 800400a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800400e:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c

		}

		 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValA);
 8004012:	4b49      	ldr	r3, [pc, #292]	; (8004138 <moveGyroPID+0x318>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 800401a:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3,pwmValC);
 800401c:	4b46      	ldr	r3, [pc, #280]	; (8004138 <moveGyroPID+0x318>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8004024:	63da      	str	r2, [r3, #60]	; 0x3c
		 currTime = HAL_GetTick();
 8004026:	f002 fecf 	bl	8006dc8 <HAL_GetTick>
 800402a:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
		 moving = 1;
 800402e:	4b4e      	ldr	r3, [pc, #312]	; (8004168 <moveGyroPID+0x348>)
 8004030:	2201      	movs	r2, #1
 8004032:	701a      	strb	r2, [r3, #0]

		 if (currTime-prevTime > 60L)
 8004034:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8004038:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b3c      	cmp	r3, #60	; 0x3c
 8004040:	d9a3      	bls.n	8003f8a <moveGyroPID+0x16a>
		 {
			 leftTick = __HAL_TIM_GET_COUNTER(&htim2);
 8004042:	4b44      	ldr	r3, [pc, #272]	; (8004154 <moveGyroPID+0x334>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004048:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			 rightTick = __HAL_TIM_GET_COUNTER(&htim4);
 800404c:	4b42      	ldr	r3, [pc, #264]	; (8004158 <moveGyroPID+0x338>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004052:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

			 diffLeft = 0;
 8004056:	2300      	movs	r3, #0
 8004058:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			 diffRight = 0;
 800405c:	2300      	movs	r3, #0
 800405e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2))
 8004062:	4b3c      	ldr	r3, [pc, #240]	; (8004154 <moveGyroPID+0x334>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f003 0310 	and.w	r3, r3, #16
 800406c:	2b10      	cmp	r3, #16
 800406e:	d118      	bne.n	80040a2 <moveGyroPID+0x282>
			 {
				 if (leftTick < leftTick_prev)
 8004070:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004074:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004078:	429a      	cmp	r2, r3
 800407a:	da07      	bge.n	800408c <moveGyroPID+0x26c>
					 diffLeft = leftTick_prev - leftTick;
 800407c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004080:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800408a:	e022      	b.n	80040d2 <moveGyroPID+0x2b2>
				 else
					 diffLeft = (65535 - leftTick) + leftTick_prev;
 800408c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004090:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004094:	33ff      	adds	r3, #255	; 0xff
 8004096:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800409a:	4413      	add	r3, r2
 800409c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80040a0:	e017      	b.n	80040d2 <moveGyroPID+0x2b2>
			 }
			 else
			 {
				 if (leftTick > leftTick_prev)
 80040a2:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80040a6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80040aa:	429a      	cmp	r2, r3
 80040ac:	dd07      	ble.n	80040be <moveGyroPID+0x29e>
					 diffLeft = leftTick - leftTick_prev;
 80040ae:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80040b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80040bc:	e009      	b.n	80040d2 <moveGyroPID+0x2b2>
				 else
					 diffLeft = 65535 - leftTick_prev + leftTick;
 80040be:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80040c2:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80040c6:	33ff      	adds	r3, #255	; 0xff
 80040c8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80040cc:	4413      	add	r3, r2
 80040ce:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			 }

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4))
 80040d2:	4b21      	ldr	r3, [pc, #132]	; (8004158 <moveGyroPID+0x338>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0310 	and.w	r3, r3, #16
 80040dc:	2b10      	cmp	r3, #16
 80040de:	d118      	bne.n	8004112 <moveGyroPID+0x2f2>
			 {
				 if (rightTick < rightTick_prev)
 80040e0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80040e4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80040e8:	429a      	cmp	r2, r3
 80040ea:	da07      	bge.n	80040fc <moveGyroPID+0x2dc>
					 diffRight = rightTick_prev - rightTick;
 80040ec:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80040f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80040f4:	1ad3      	subs	r3, r2, r3
 80040f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80040fa:	e047      	b.n	800418c <moveGyroPID+0x36c>
				 else
					 diffRight = (65535 - rightTick) + rightTick_prev;
 80040fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004100:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004104:	33ff      	adds	r3, #255	; 0xff
 8004106:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800410a:	4413      	add	r3, r2
 800410c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004110:	e03c      	b.n	800418c <moveGyroPID+0x36c>
			 }
			 else
			 {
				 if (rightTick > rightTick_prev)
 8004112:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004116:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800411a:	429a      	cmp	r2, r3
 800411c:	dd2c      	ble.n	8004178 <moveGyroPID+0x358>
					 diffRight = rightTick - rightTick_prev;
 800411e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004122:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004126:	1ad3      	subs	r3, r2, r3
 8004128:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800412c:	e02e      	b.n	800418c <moveGyroPID+0x36c>
 800412e:	bf00      	nop
 8004130:	cccccccd 	.word	0xcccccccd
 8004134:	3feccccc 	.word	0x3feccccc
 8004138:	20000378 	.word	0x20000378
 800413c:	20000258 	.word	0x20000258
 8004140:	3d4ccccd 	.word	0x3d4ccccd
 8004144:	20000420 	.word	0x20000420
 8004148:	44440000 	.word	0x44440000
 800414c:	4442c000 	.word	0x4442c000
 8004150:	41a8cccd 	.word	0x41a8cccd
 8004154:	200002a0 	.word	0x200002a0
 8004158:	20000330 	.word	0x20000330
 800415c:	40020000 	.word	0x40020000
 8004160:	40021000 	.word	0x40021000
 8004164:	40020800 	.word	0x40020800
 8004168:	20000414 	.word	0x20000414
 800416c:	3f9d70a4 	.word	0x3f9d70a4
 8004170:	bcf5c28f 	.word	0xbcf5c28f
 8004174:	3dcccccd 	.word	0x3dcccccd
				 else
					 diffRight = 65535 - rightTick_prev + rightTick;
 8004178:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800417c:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004180:	33ff      	adds	r3, #255	; 0xff
 8004182:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004186:	4413      	add	r3, r2
 8004188:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			 }

			 // left measured distance
			 distLeft = ((float)diffLeft/wheel_rotationTicksL) * wheel_circumference;
 800418c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004190:	ee07 3a90 	vmov	s15, r3
 8004194:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004198:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 800419c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041a0:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 80041a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041a8:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
			 totalDistance_left += distLeft;
 80041ac:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 80041b0:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80041b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041b8:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0

			 // right measured distance
			 distRight = ((float)diffRight/wheel_rotationTicksR) * wheel_circumference;
 80041bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80041c0:	ee07 3a90 	vmov	s15, r3
 80041c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80041c8:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 80041cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041d0:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 80041d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041d8:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
			 totalDistance_right += distRight;
 80041dc:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 80041e0:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80041e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041e8:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac


#define pwmValAadjust 300;
#define pwmValBadjust 525;

			 if (forward){
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d030      	beq.n	8004254 <moveGyroPID+0x434>

				 pwmValA = PIDController_Update(&pidLeft, totalDistance_right*STRAIGHTRATIOF, totalDistance_left, pwmValA) - pwmValAadjust;
 80041f2:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 80041f6:	ed1f 7a23 	vldr	s14, [pc, #-140]	; 800416c <moveGyroPID+0x34c>
 80041fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041fe:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 8004202:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004206:	4611      	mov	r1, r2
 8004208:	edd7 0a2c 	vldr	s1, [r7, #176]	; 0xb0
 800420c:	eeb0 0a67 	vmov.f32	s0, s15
 8004210:	4618      	mov	r0, r3
 8004212:	f002 f907 	bl	8006424 <PIDController_Update>
 8004216:	4603      	mov	r3, r0
 8004218:	b29b      	uxth	r3, r3
 800421a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800421e:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e

				 pwmValC = PIDController_Update(&pidRight, totalDistance_left, totalDistance_right*STRAIGHTRATIOF, pwmValC) + pwmValBadjust;
 8004222:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8004226:	ed1f 7a2f 	vldr	s14, [pc, #-188]	; 800416c <moveGyroPID+0x34c>
 800422a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800422e:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8004232:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004236:	4611      	mov	r1, r2
 8004238:	eef0 0a67 	vmov.f32	s1, s15
 800423c:	ed97 0a2c 	vldr	s0, [r7, #176]	; 0xb0
 8004240:	4618      	mov	r0, r3
 8004242:	f002 f8ef 	bl	8006424 <PIDController_Update>
 8004246:	4603      	mov	r3, r0
 8004248:	b29b      	uxth	r3, r3
 800424a:	f203 230d 	addw	r3, r3, #525	; 0x20d
 800424e:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 8004252:	e023      	b.n	800429c <moveGyroPID+0x47c>
			 }else{
				 pwmValA = PIDController_Update(&pidLeft, totalDistance_right, totalDistance_left*STRAIGHTRATIOR, pwmValA) - pwmValAadjust;
 8004254:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 8004258:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800425c:	4611      	mov	r1, r2
 800425e:	edd7 0a2c 	vldr	s1, [r7, #176]	; 0xb0
 8004262:	ed97 0a2b 	vldr	s0, [r7, #172]	; 0xac
 8004266:	4618      	mov	r0, r3
 8004268:	f002 f8dc 	bl	8006424 <PIDController_Update>
 800426c:	4603      	mov	r3, r0
 800426e:	b29b      	uxth	r3, r3
 8004270:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004274:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e

				 pwmValC = PIDController_Update(&pidRight, totalDistance_left*STRAIGHTRATIOR, totalDistance_right, pwmValC) + pwmValBadjust;
 8004278:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 800427c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004280:	4611      	mov	r1, r2
 8004282:	edd7 0a2b 	vldr	s1, [r7, #172]	; 0xac
 8004286:	ed97 0a2c 	vldr	s0, [r7, #176]	; 0xb0
 800428a:	4618      	mov	r0, r3
 800428c:	f002 f8ca 	bl	8006424 <PIDController_Update>
 8004290:	4603      	mov	r3, r0
 8004292:	b29b      	uxth	r3, r3
 8004294:	f203 230d 	addw	r3, r3, #525	; 0x20d
 8004298:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
//
//				 pwmValC = PIDController_Update(&pidRight, totalDistance_left*STRAIGHTRATIOR, totalDistance_right, pwmValC);
//			 }


			 if(forward)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d008      	beq.n	80042b4 <moveGyroPID+0x494>
			 {
				  distanceError = DISTANCE_ERROR_OFFSETF * distance;
 80042a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80042a6:	ed1f 7a4e 	vldr	s14, [pc, #-312]	; 8004170 <moveGyroPID+0x350>
 80042aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80042ae:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
 80042b2:	e007      	b.n	80042c4 <moveGyroPID+0x4a4>
			 }
			 else
			 {
				  distanceError = DISTANCE_ERROR_OFFSETR * distance;
 80042b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80042b8:	ed1f 7a52 	vldr	s14, [pc, #-328]	; 8004174 <moveGyroPID+0x354>
 80042bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80042c0:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
			 }

			 //if robot doesnt go straight, using gyro to adjust, straight = 145
			 if (forward)
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d024      	beq.n	8004314 <moveGyroPID+0x4f4>
			 {
				 if (actualAngle < -0.33) //veering right
 80042ca:	4b55      	ldr	r3, [pc, #340]	; (8004420 <moveGyroPID+0x600>)
 80042cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80042d0:	a34f      	add	r3, pc, #316	; (adr r3, 8004410 <moveGyroPID+0x5f0>)
 80042d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d6:	f7fc fc01 	bl	8000adc <__aeabi_dcmplt>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d004      	beq.n	80042ea <moveGyroPID+0x4ca>
				 {

					 htim1.Instance -> CCR4 = 138; //left abit. prev: 138
 80042e0:	4b50      	ldr	r3, [pc, #320]	; (8004424 <moveGyroPID+0x604>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	228a      	movs	r2, #138	; 0x8a
 80042e6:	641a      	str	r2, [r3, #64]	; 0x40
 80042e8:	e038      	b.n	800435c <moveGyroPID+0x53c>
				 }
				 else if (actualAngle > 0.33)//veering left
 80042ea:	4b4d      	ldr	r3, [pc, #308]	; (8004420 <moveGyroPID+0x600>)
 80042ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80042f0:	a349      	add	r3, pc, #292	; (adr r3, 8004418 <moveGyroPID+0x5f8>)
 80042f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042f6:	f7fc fc0f 	bl	8000b18 <__aeabi_dcmpgt>
 80042fa:	4603      	mov	r3, r0
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d004      	beq.n	800430a <moveGyroPID+0x4ea>
				 {

					 htim1.Instance -> CCR4 = 155; //right a bit. prev: 152
 8004300:	4b48      	ldr	r3, [pc, #288]	; (8004424 <moveGyroPID+0x604>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	229b      	movs	r2, #155	; 0x9b
 8004306:	641a      	str	r2, [r3, #64]	; 0x40
 8004308:	e028      	b.n	800435c <moveGyroPID+0x53c>
				 }
				 else
				 {
	//				 servo = STRAIGHT;
					 htim1.Instance -> CCR4 = STRAIGHT; //Straight
 800430a:	4b46      	ldr	r3, [pc, #280]	; (8004424 <moveGyroPID+0x604>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	2295      	movs	r2, #149	; 0x95
 8004310:	641a      	str	r2, [r3, #64]	; 0x40
 8004312:	e023      	b.n	800435c <moveGyroPID+0x53c>


			 }
			 else
			 {
				 if (actualAngle > 0.33) //veering left
 8004314:	4b42      	ldr	r3, [pc, #264]	; (8004420 <moveGyroPID+0x600>)
 8004316:	e9d3 0100 	ldrd	r0, r1, [r3]
 800431a:	a33f      	add	r3, pc, #252	; (adr r3, 8004418 <moveGyroPID+0x5f8>)
 800431c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004320:	f7fc fbfa 	bl	8000b18 <__aeabi_dcmpgt>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d004      	beq.n	8004334 <moveGyroPID+0x514>
				 {
	//				 servo = STRAIGHT;
					 htim1.Instance -> CCR4 = 138; //left abit
 800432a:	4b3e      	ldr	r3, [pc, #248]	; (8004424 <moveGyroPID+0x604>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	228a      	movs	r2, #138	; 0x8a
 8004330:	641a      	str	r2, [r3, #64]	; 0x40
 8004332:	e013      	b.n	800435c <moveGyroPID+0x53c>
				 }
				 else if (actualAngle < -0.33)//veering right
 8004334:	4b3a      	ldr	r3, [pc, #232]	; (8004420 <moveGyroPID+0x600>)
 8004336:	e9d3 0100 	ldrd	r0, r1, [r3]
 800433a:	a335      	add	r3, pc, #212	; (adr r3, 8004410 <moveGyroPID+0x5f0>)
 800433c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004340:	f7fc fbcc 	bl	8000adc <__aeabi_dcmplt>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d004      	beq.n	8004354 <moveGyroPID+0x534>
				 {
//					 servo = STRAIGHT;
					 htim1.Instance -> CCR4 = 155; //right a bit
 800434a:	4b36      	ldr	r3, [pc, #216]	; (8004424 <moveGyroPID+0x604>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	229b      	movs	r2, #155	; 0x9b
 8004350:	641a      	str	r2, [r3, #64]	; 0x40
 8004352:	e003      	b.n	800435c <moveGyroPID+0x53c>
				 }
				 else
				 {
	//				 servo = STRAIGHT;
					 htim1.Instance -> CCR4 = STRAIGHT; //Straight
 8004354:	4b33      	ldr	r3, [pc, #204]	; (8004424 <moveGyroPID+0x604>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2295      	movs	r2, #149	; 0x95
 800435a:	641a      	str	r2, [r3, #64]	; 0x40
				 }
			 }
			 osDelay(10);
 800435c:	200a      	movs	r0, #10
 800435e:	f008 ff1a 	bl	800d196 <osDelay>

			 if (totalDistance_left >= (distance+distanceError) || totalDistance_right >= (distance+distanceError))
 8004362:	ed97 7a01 	vldr	s14, [r7, #4]
 8004366:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800436a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800436e:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8004372:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004376:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800437a:	da0c      	bge.n	8004396 <moveGyroPID+0x576>
 800437c:	ed97 7a01 	vldr	s14, [r7, #4]
 8004380:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8004384:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004388:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 800438c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004394:	db0c      	blt.n	80043b0 <moveGyroPID+0x590>
			 {
				 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1,0);
 8004396:	4b24      	ldr	r3, [pc, #144]	; (8004428 <moveGyroPID+0x608>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	2200      	movs	r2, #0
 800439c:	635a      	str	r2, [r3, #52]	; 0x34
				 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3,0);
 800439e:	4b22      	ldr	r3, [pc, #136]	; (8004428 <moveGyroPID+0x608>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2200      	movs	r2, #0
 80043a4:	63da      	str	r2, [r3, #60]	; 0x3c
				 htim1.Instance -> CCR4 = STRAIGHT; //centre
 80043a6:	4b1f      	ldr	r3, [pc, #124]	; (8004424 <moveGyroPID+0x604>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2295      	movs	r2, #149	; 0x95
 80043ac:	641a      	str	r2, [r3, #64]	; 0x40
//				sprintf(messageB, "SRight: %2d\0", pwmValC);
//				OLED_ShowString(10, 40, messageB);
//				sprintf(messageB, "TRight: %.2f\0", totalDistance_right);
//				OLED_ShowString(10, 50, messageB);
//				OLED_Refresh_Gram();
				 break;
 80043ae:	e00c      	b.n	80043ca <moveGyroPID+0x5aa>
//			sprintf(messageA, "SLeft: %2d\0", diffLeft);
//			OLED_ShowString(10, 30, messageA);
//			sprintf(messageB, "SRight: %2d\0", diffRight);
//			OLED_ShowString(10, 40, messageB);

			prevTime = currTime;
 80043b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80043b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			leftTick_prev = leftTick;
 80043b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80043bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			rightTick_prev = rightTick;
 80043c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80043c4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
		if (totalDistance_left >= (distance+distanceError) * 0.9 || totalDistance_right >= (distance+distanceError) * 0.9) {
 80043c8:	e5df      	b.n	8003f8a <moveGyroPID+0x16a>
		 }
	}
//	moving = 0;
//	offsetAngle = targetAngle - actualAngle;
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 80043ca:	2201      	movs	r2, #1
 80043cc:	2108      	movs	r1, #8
 80043ce:	4817      	ldr	r0, [pc, #92]	; (800442c <moveGyroPID+0x60c>)
 80043d0:	f003 f878 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80043d4:	2200      	movs	r2, #0
 80043d6:	2104      	movs	r1, #4
 80043d8:	4814      	ldr	r0, [pc, #80]	; (800442c <moveGyroPID+0x60c>)
 80043da:	f003 f873 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 80043de:	2201      	movs	r2, #1
 80043e0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80043e4:	4812      	ldr	r0, [pc, #72]	; (8004430 <moveGyroPID+0x610>)
 80043e6:	f003 f86d 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 80043ea:	2200      	movs	r2, #0
 80043ec:	2120      	movs	r1, #32
 80043ee:	4811      	ldr	r0, [pc, #68]	; (8004434 <moveGyroPID+0x614>)
 80043f0:	f003 f868 	bl	80074c4 <HAL_GPIO_WritePin>
	htim1.Instance -> CCR4 = STRAIGHT; //centre
 80043f4:	4b0b      	ldr	r3, [pc, #44]	; (8004424 <moveGyroPID+0x604>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	2295      	movs	r2, #149	; 0x95
 80043fa:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(10);
 80043fc:	200a      	movs	r0, #10
 80043fe:	f008 feca 	bl	800d196 <osDelay>
	return;
 8004402:	bf00      	nop
}
 8004404:	37c0      	adds	r7, #192	; 0xc0
 8004406:	46bd      	mov	sp, r7
 8004408:	bdb0      	pop	{r4, r5, r7, pc}
 800440a:	bf00      	nop
 800440c:	f3af 8000 	nop.w
 8004410:	51eb851f 	.word	0x51eb851f
 8004414:	bfd51eb8 	.word	0xbfd51eb8
 8004418:	51eb851f 	.word	0x51eb851f
 800441c:	3fd51eb8 	.word	0x3fd51eb8
 8004420:	20000420 	.word	0x20000420
 8004424:	20000258 	.word	0x20000258
 8004428:	20000378 	.word	0x20000378
 800442c:	40020000 	.word	0x40020000
 8004430:	40021000 	.word	0x40021000
 8004434:	40020800 	.word	0x40020800

08004438 <moveGyroPIDOld>:

// this is without the drastic servo movement
void moveGyroPIDOld(float distance, int forward)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b0b2      	sub	sp, #200	; 0xc8
 800443c:	af00      	add	r7, sp, #0
 800443e:	ed87 0a01 	vstr	s0, [r7, #4]
 8004442:	6038      	str	r0, [r7, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8004444:	2100      	movs	r1, #0
 8004446:	48bc      	ldr	r0, [pc, #752]	; (8004738 <moveGyroPIDOld+0x300>)
 8004448:	f006 f8f2 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 800444c:	2108      	movs	r1, #8
 800444e:	48ba      	ldr	r0, [pc, #744]	; (8004738 <moveGyroPIDOld+0x300>)
 8004450:	f006 f8ee 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8004454:	210c      	movs	r1, #12
 8004456:	48b9      	ldr	r0, [pc, #740]	; (800473c <moveGyroPIDOld+0x304>)
 8004458:	f006 f8ea 	bl	800a630 <HAL_TIM_PWM_Start>

	htim1.Instance -> CCR4 = STRAIGHT; //centre
 800445c:	4bb7      	ldr	r3, [pc, #732]	; (800473c <moveGyroPIDOld+0x304>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2295      	movs	r2, #149	; 0x95
 8004462:	641a      	str	r2, [r3, #64]	; 0x40

	// init PID controller (left)
	PIDController pidLeft = { PID_KP, PID_KI,
 8004464:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004468:	2224      	movs	r2, #36	; 0x24
 800446a:	2100      	movs	r1, #0
 800446c:	4618      	mov	r0, r3
 800446e:	f00b fbed 	bl	800fc4c <memset>
 8004472:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004476:	65bb      	str	r3, [r7, #88]	; 0x58
 8004478:	f240 53aa 	movw	r3, #1450	; 0x5aa
 800447c:	663b      	str	r3, [r7, #96]	; 0x60
 800447e:	f640 3354 	movw	r3, #2900	; 0xb54
 8004482:	667b      	str	r3, [r7, #100]	; 0x64
 8004484:	4bae      	ldr	r3, [pc, #696]	; (8004740 <moveGyroPIDOld+0x308>)
 8004486:	66bb      	str	r3, [r7, #104]	; 0x68
						  PID_LIM_MIN, PID_LIM_MAX,
						  SAMPLE_TIME_S };


	// init PID controller (right)
	PIDController pidRight = { PID_KP, PID_KI,
 8004488:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800448c:	2224      	movs	r2, #36	; 0x24
 800448e:	2100      	movs	r1, #0
 8004490:	4618      	mov	r0, r3
 8004492:	f00b fbdb 	bl	800fc4c <memset>
 8004496:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800449a:	637b      	str	r3, [r7, #52]	; 0x34
 800449c:	f240 53aa 	movw	r3, #1450	; 0x5aa
 80044a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044a2:	f640 3354 	movw	r3, #2900	; 0xb54
 80044a6:	643b      	str	r3, [r7, #64]	; 0x40
 80044a8:	4ba5      	ldr	r3, [pc, #660]	; (8004740 <moveGyroPIDOld+0x308>)
 80044aa:	647b      	str	r3, [r7, #68]	; 0x44
						  PID_LIM_MIN, PID_LIM_MAX,
						  SAMPLE_TIME_S };

	PIDController_Init(&pidLeft);
 80044ac:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80044b0:	4618      	mov	r0, r3
 80044b2:	f001 ff9f 	bl	80063f4 <PIDController_Init>
	PIDController_Init(&pidRight);
 80044b6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80044ba:	4618      	mov	r0, r3
 80044bc:	f001 ff9a 	bl	80063f4 <PIDController_Init>

	// wheel information
	float wheel_rotationTicksL = 784; // for back left wheel, around 1550-1600
 80044c0:	4ba0      	ldr	r3, [pc, #640]	; (8004744 <moveGyroPIDOld+0x30c>)
 80044c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	float wheel_rotationTicksR = 779; // for back right wheel
 80044c6:	4ba0      	ldr	r3, [pc, #640]	; (8004748 <moveGyroPIDOld+0x310>)
 80044c8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	float wheel_circumference = 21.1f; // NEED TO MEASURE AND CHANGE
 80044cc:	4b9f      	ldr	r3, [pc, #636]	; (800474c <moveGyroPIDOld+0x314>)
 80044ce:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

	// start encoder
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); //encoderA
 80044d2:	213c      	movs	r1, #60	; 0x3c
 80044d4:	489e      	ldr	r0, [pc, #632]	; (8004750 <moveGyroPIDOld+0x318>)
 80044d6:	f006 fb91 	bl	800abfc <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); //encoderB
 80044da:	213c      	movs	r1, #60	; 0x3c
 80044dc:	489d      	ldr	r0, [pc, #628]	; (8004754 <moveGyroPIDOld+0x31c>)
 80044de:	f006 fb8d 	bl	800abfc <HAL_TIM_Encoder_Start>

	// wheel ticks
	int leftTick_prev = __HAL_TIM_GET_COUNTER(&htim2);
 80044e2:	4b9b      	ldr	r3, [pc, #620]	; (8004750 <moveGyroPIDOld+0x318>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	int rightTick_prev = __HAL_TIM_GET_COUNTER(&htim4);
 80044ec:	4b99      	ldr	r3, [pc, #612]	; (8004754 <moveGyroPIDOld+0x31c>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0

	// cpu ticks
	uint32_t startTime = HAL_GetTick();
 80044f6:	f002 fc67 	bl	8006dc8 <HAL_GetTick>
 80044fa:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
	uint32_t prevTime = startTime;
 80044fe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004502:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	uint32_t currTime;

	// distance checkers for both wheels
	float totalDistance_left = 0;
 8004506:	f04f 0300 	mov.w	r3, #0
 800450a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	float totalDistance_right = 0;
 800450e:	f04f 0300 	mov.w	r3, #0
 8004512:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	float distRight;

	int leftTick;
	int rightTick;

	int diffLeft = 0;
 8004516:	2300      	movs	r3, #0
 8004518:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	int diffRight = 0;
 800451c:	2300      	movs	r3, #0
 800451e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	float distanceError;

	int servo;

	//pwm values
	uint16_t pwmValA = 2000;
 8004522:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004526:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
	uint16_t pwmValC = 2000 * STRAIGHTRATIOF;
 800452a:	f640 139c 	movw	r3, #2460	; 0x99c
 800452e:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94

	// OLED variables for testing PID
	uint8_t messageA[20];
	uint8_t messageB[20];

	if(forward){
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d015      	beq.n	8004564 <moveGyroPIDOld+0x12c>
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8004538:	2201      	movs	r2, #1
 800453a:	2108      	movs	r1, #8
 800453c:	4886      	ldr	r0, [pc, #536]	; (8004758 <moveGyroPIDOld+0x320>)
 800453e:	f002 ffc1 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8004542:	2200      	movs	r2, #0
 8004544:	2104      	movs	r1, #4
 8004546:	4884      	ldr	r0, [pc, #528]	; (8004758 <moveGyroPIDOld+0x320>)
 8004548:	f002 ffbc 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 800454c:	2201      	movs	r2, #1
 800454e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004552:	4882      	ldr	r0, [pc, #520]	; (800475c <moveGyroPIDOld+0x324>)
 8004554:	f002 ffb6 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8004558:	2200      	movs	r2, #0
 800455a:	2120      	movs	r1, #32
 800455c:	4880      	ldr	r0, [pc, #512]	; (8004760 <moveGyroPIDOld+0x328>)
 800455e:	f002 ffb1 	bl	80074c4 <HAL_GPIO_WritePin>
 8004562:	e014      	b.n	800458e <moveGyroPIDOld+0x156>
	}else{
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 8004564:	2200      	movs	r2, #0
 8004566:	2108      	movs	r1, #8
 8004568:	487b      	ldr	r0, [pc, #492]	; (8004758 <moveGyroPIDOld+0x320>)
 800456a:	f002 ffab 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 800456e:	2201      	movs	r2, #1
 8004570:	2104      	movs	r1, #4
 8004572:	4879      	ldr	r0, [pc, #484]	; (8004758 <moveGyroPIDOld+0x320>)
 8004574:	f002 ffa6 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_RESET);
 8004578:	2200      	movs	r2, #0
 800457a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800457e:	4877      	ldr	r0, [pc, #476]	; (800475c <moveGyroPIDOld+0x324>)
 8004580:	f002 ffa0 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_SET);
 8004584:	2201      	movs	r2, #1
 8004586:	2120      	movs	r1, #32
 8004588:	4875      	ldr	r0, [pc, #468]	; (8004760 <moveGyroPIDOld+0x328>)
 800458a:	f002 ff9b 	bl	80074c4 <HAL_GPIO_WritePin>

	/*Infinite loop*/
	for(;;)
	{

		 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValA);
 800458e:	4b6a      	ldr	r3, [pc, #424]	; (8004738 <moveGyroPIDOld+0x300>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8004596:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3,pwmValC);
 8004598:	4b67      	ldr	r3, [pc, #412]	; (8004738 <moveGyroPIDOld+0x300>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f8b7 2094 	ldrh.w	r2, [r7, #148]	; 0x94
 80045a0:	63da      	str	r2, [r3, #60]	; 0x3c
		 currTime = HAL_GetTick();
 80045a2:	f002 fc11 	bl	8006dc8 <HAL_GetTick>
 80045a6:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
		 moving = 1;
 80045aa:	4b6e      	ldr	r3, [pc, #440]	; (8004764 <moveGyroPIDOld+0x32c>)
 80045ac:	2201      	movs	r2, #1
 80045ae:	701a      	strb	r2, [r3, #0]

		 if (currTime-prevTime > 60L)
 80045b0:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80045b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	2b3c      	cmp	r3, #60	; 0x3c
 80045bc:	d9e7      	bls.n	800458e <moveGyroPIDOld+0x156>
		 {
			 leftTick = __HAL_TIM_GET_COUNTER(&htim2);
 80045be:	4b64      	ldr	r3, [pc, #400]	; (8004750 <moveGyroPIDOld+0x318>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			 rightTick = __HAL_TIM_GET_COUNTER(&htim4);
 80045c8:	4b62      	ldr	r3, [pc, #392]	; (8004754 <moveGyroPIDOld+0x31c>)
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ce:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

			 diffLeft = 0;
 80045d2:	2300      	movs	r3, #0
 80045d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
			 diffRight = 0;
 80045d8:	2300      	movs	r3, #0
 80045da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2))
 80045de:	4b5c      	ldr	r3, [pc, #368]	; (8004750 <moveGyroPIDOld+0x318>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f003 0310 	and.w	r3, r3, #16
 80045e8:	2b10      	cmp	r3, #16
 80045ea:	d118      	bne.n	800461e <moveGyroPIDOld+0x1e6>
			 {
				 if (leftTick < leftTick_prev)
 80045ec:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80045f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80045f4:	429a      	cmp	r2, r3
 80045f6:	da07      	bge.n	8004608 <moveGyroPIDOld+0x1d0>
					 diffLeft = leftTick_prev - leftTick;
 80045f8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80045fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004606:	e022      	b.n	800464e <moveGyroPIDOld+0x216>
				 else
					 diffLeft = (65535 - leftTick) + leftTick_prev;
 8004608:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800460c:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004610:	33ff      	adds	r3, #255	; 0xff
 8004612:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004616:	4413      	add	r3, r2
 8004618:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800461c:	e017      	b.n	800464e <moveGyroPIDOld+0x216>
			 }
			 else
			 {
				 if (leftTick > leftTick_prev)
 800461e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004622:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004626:	429a      	cmp	r2, r3
 8004628:	dd07      	ble.n	800463a <moveGyroPIDOld+0x202>
					 diffLeft = leftTick - leftTick_prev;
 800462a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800462e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004638:	e009      	b.n	800464e <moveGyroPIDOld+0x216>
				 else
					 diffLeft = 65535 - leftTick_prev + leftTick;
 800463a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800463e:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004642:	33ff      	adds	r3, #255	; 0xff
 8004644:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8004648:	4413      	add	r3, r2
 800464a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
			 }

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4))
 800464e:	4b41      	ldr	r3, [pc, #260]	; (8004754 <moveGyroPIDOld+0x31c>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0310 	and.w	r3, r3, #16
 8004658:	2b10      	cmp	r3, #16
 800465a:	d118      	bne.n	800468e <moveGyroPIDOld+0x256>
			 {
				 if (rightTick < rightTick_prev)
 800465c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8004660:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004664:	429a      	cmp	r2, r3
 8004666:	da07      	bge.n	8004678 <moveGyroPIDOld+0x240>
					 diffRight = rightTick_prev - rightTick;
 8004668:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800466c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004676:	e022      	b.n	80046be <moveGyroPIDOld+0x286>
				 else
					 diffRight = (65535 - rightTick) + rightTick_prev;
 8004678:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800467c:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004680:	33ff      	adds	r3, #255	; 0xff
 8004682:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004686:	4413      	add	r3, r2
 8004688:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800468c:	e017      	b.n	80046be <moveGyroPIDOld+0x286>
			 }
			 else
			 {
				 if (rightTick > rightTick_prev)
 800468e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8004692:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004696:	429a      	cmp	r2, r3
 8004698:	dd07      	ble.n	80046aa <moveGyroPIDOld+0x272>
					 diffRight = rightTick - rightTick_prev;
 800469a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800469e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80046a8:	e009      	b.n	80046be <moveGyroPIDOld+0x286>
				 else
					 diffRight = 65535 - rightTick_prev + rightTick;
 80046aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80046ae:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80046b2:	33ff      	adds	r3, #255	; 0xff
 80046b4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80046b8:	4413      	add	r3, r2
 80046ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			 }

			 // left measured distance
			 distLeft = ((float)diffLeft/wheel_rotationTicksL) * wheel_circumference;
 80046be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80046c2:	ee07 3a90 	vmov	s15, r3
 80046c6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80046ca:	ed97 7a29 	vldr	s14, [r7, #164]	; 0xa4
 80046ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046d2:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 80046d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046da:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
			 totalDistance_left += distLeft;
 80046de:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 80046e2:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80046e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046ea:	edc7 7a2e 	vstr	s15, [r7, #184]	; 0xb8

			 // right measured distance
			 distRight = ((float)diffRight/wheel_rotationTicksR) * wheel_circumference;
 80046ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80046f2:	ee07 3a90 	vmov	s15, r3
 80046f6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80046fa:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 80046fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004702:	ed97 7a27 	vldr	s14, [r7, #156]	; 0x9c
 8004706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800470a:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
			 totalDistance_right += distRight;
 800470e:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8004712:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8004716:	ee77 7a27 	vadd.f32	s15, s14, s15
 800471a:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
//
//				 pwmValC = PIDController_Update(&pidRight, totalDistance_left*STRAIGHTRATIOR, totalDistance_right, pwmValC);
//			 }


			 if(forward)
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d025      	beq.n	8004770 <moveGyroPIDOld+0x338>
			 {
				  distanceError = DISTANCE_ERROR_OFFSETF * distance;
 8004724:	edd7 7a01 	vldr	s15, [r7, #4]
 8004728:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8004768 <moveGyroPIDOld+0x330>
 800472c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004730:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
 8004734:	e024      	b.n	8004780 <moveGyroPIDOld+0x348>
 8004736:	bf00      	nop
 8004738:	20000378 	.word	0x20000378
 800473c:	20000258 	.word	0x20000258
 8004740:	3d4ccccd 	.word	0x3d4ccccd
 8004744:	44440000 	.word	0x44440000
 8004748:	4442c000 	.word	0x4442c000
 800474c:	41a8cccd 	.word	0x41a8cccd
 8004750:	200002a0 	.word	0x200002a0
 8004754:	20000330 	.word	0x20000330
 8004758:	40020000 	.word	0x40020000
 800475c:	40021000 	.word	0x40021000
 8004760:	40020800 	.word	0x40020800
 8004764:	20000414 	.word	0x20000414
 8004768:	bcf5c28f 	.word	0xbcf5c28f
 800476c:	3dcccccd 	.word	0x3dcccccd
			 }
			 else
			 {
				  distanceError = DISTANCE_ERROR_OFFSETR * distance;
 8004770:	edd7 7a01 	vldr	s15, [r7, #4]
 8004774:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 800476c <moveGyroPIDOld+0x334>
 8004778:	ee67 7a87 	vmul.f32	s15, s15, s14
 800477c:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
			 }

			 //if robot doesnt go straight, using gyro to adjust, straight = 145
			 if (forward)
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d030      	beq.n	80047e8 <moveGyroPIDOld+0x3b0>
			 {
				 if (totalAngle < 0.00) //veering right
 8004786:	4b90      	ldr	r3, [pc, #576]	; (80049c8 <moveGyroPIDOld+0x590>)
 8004788:	e9d3 0100 	ldrd	r0, r1, [r3]
 800478c:	f04f 0200 	mov.w	r2, #0
 8004790:	f04f 0300 	mov.w	r3, #0
 8004794:	f7fc f9a2 	bl	8000adc <__aeabi_dcmplt>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d003      	beq.n	80047a6 <moveGyroPIDOld+0x36e>
				 {

					 htim1.Instance -> CCR4 = 140; //left abit. prev: 138
 800479e:	4b8b      	ldr	r3, [pc, #556]	; (80049cc <moveGyroPIDOld+0x594>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	228c      	movs	r2, #140	; 0x8c
 80047a4:	641a      	str	r2, [r3, #64]	; 0x40
				 }
				 if (totalAngle > 0.00)//veering left
 80047a6:	4b88      	ldr	r3, [pc, #544]	; (80049c8 <moveGyroPIDOld+0x590>)
 80047a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80047ac:	f04f 0200 	mov.w	r2, #0
 80047b0:	f04f 0300 	mov.w	r3, #0
 80047b4:	f7fc f9b0 	bl	8000b18 <__aeabi_dcmpgt>
 80047b8:	4603      	mov	r3, r0
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d003      	beq.n	80047c6 <moveGyroPIDOld+0x38e>
				 {

					 htim1.Instance -> CCR4 = 155; //right a bit. prev: 152
 80047be:	4b83      	ldr	r3, [pc, #524]	; (80049cc <moveGyroPIDOld+0x594>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	229b      	movs	r2, #155	; 0x9b
 80047c4:	641a      	str	r2, [r3, #64]	; 0x40
				 }
				 if (totalAngle == 0.00)
 80047c6:	4b80      	ldr	r3, [pc, #512]	; (80049c8 <moveGyroPIDOld+0x590>)
 80047c8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80047cc:	f04f 0200 	mov.w	r2, #0
 80047d0:	f04f 0300 	mov.w	r3, #0
 80047d4:	f7fc f978 	bl	8000ac8 <__aeabi_dcmpeq>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d036      	beq.n	800484c <moveGyroPIDOld+0x414>
				 {
	//				 servo = STRAIGHT;
					 htim1.Instance -> CCR4 = STRAIGHT; //Straight
 80047de:	4b7b      	ldr	r3, [pc, #492]	; (80049cc <moveGyroPIDOld+0x594>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	2295      	movs	r2, #149	; 0x95
 80047e4:	641a      	str	r2, [r3, #64]	; 0x40
 80047e6:	e031      	b.n	800484c <moveGyroPIDOld+0x414>


			 }
			 else
			 {
				 if (totalAngle > 0.00) //veering left
 80047e8:	4b77      	ldr	r3, [pc, #476]	; (80049c8 <moveGyroPIDOld+0x590>)
 80047ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80047ee:	f04f 0200 	mov.w	r2, #0
 80047f2:	f04f 0300 	mov.w	r3, #0
 80047f6:	f7fc f98f 	bl	8000b18 <__aeabi_dcmpgt>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d003      	beq.n	8004808 <moveGyroPIDOld+0x3d0>
				 {
	//				 servo = STRAIGHT;
					 htim1.Instance -> CCR4 = 140; //left abit
 8004800:	4b72      	ldr	r3, [pc, #456]	; (80049cc <moveGyroPIDOld+0x594>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	228c      	movs	r2, #140	; 0x8c
 8004806:	641a      	str	r2, [r3, #64]	; 0x40
				 }
				 if (totalAngle < 0.00)//veering right
 8004808:	4b6f      	ldr	r3, [pc, #444]	; (80049c8 <moveGyroPIDOld+0x590>)
 800480a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800480e:	f04f 0200 	mov.w	r2, #0
 8004812:	f04f 0300 	mov.w	r3, #0
 8004816:	f7fc f961 	bl	8000adc <__aeabi_dcmplt>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d005      	beq.n	800482c <moveGyroPIDOld+0x3f4>
				 {
					 servo = STRAIGHT;
 8004820:	2395      	movs	r3, #149	; 0x95
 8004822:	67fb      	str	r3, [r7, #124]	; 0x7c
					 htim1.Instance -> CCR4 = 155; //right a bit
 8004824:	4b69      	ldr	r3, [pc, #420]	; (80049cc <moveGyroPIDOld+0x594>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	229b      	movs	r2, #155	; 0x9b
 800482a:	641a      	str	r2, [r3, #64]	; 0x40
				 }
				 if (totalAngle == 0.00)
 800482c:	4b66      	ldr	r3, [pc, #408]	; (80049c8 <moveGyroPIDOld+0x590>)
 800482e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004832:	f04f 0200 	mov.w	r2, #0
 8004836:	f04f 0300 	mov.w	r3, #0
 800483a:	f7fc f945 	bl	8000ac8 <__aeabi_dcmpeq>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d003      	beq.n	800484c <moveGyroPIDOld+0x414>
				 {
	//				 servo = STRAIGHT;
					 htim1.Instance -> CCR4 = STRAIGHT; //Straight
 8004844:	4b61      	ldr	r3, [pc, #388]	; (80049cc <moveGyroPIDOld+0x594>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	2295      	movs	r2, #149	; 0x95
 800484a:	641a      	str	r2, [r3, #64]	; 0x40
				 }
			 }
			 osDelay(10);
 800484c:	200a      	movs	r0, #10
 800484e:	f008 fca2 	bl	800d196 <osDelay>
			 if (totalDistance_left >= (distance+distanceError) || totalDistance_right >= (distance+distanceError))
 8004852:	ed97 7a01 	vldr	s14, [r7, #4]
 8004856:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 800485a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800485e:	ed97 7a2e 	vldr	s14, [r7, #184]	; 0xb8
 8004862:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800486a:	da0c      	bge.n	8004886 <moveGyroPIDOld+0x44e>
 800486c:	ed97 7a01 	vldr	s14, [r7, #4]
 8004870:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8004874:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004878:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 800487c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004884:	db3f      	blt.n	8004906 <moveGyroPIDOld+0x4ce>
			 {
				 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1,0);
 8004886:	4b52      	ldr	r3, [pc, #328]	; (80049d0 <moveGyroPIDOld+0x598>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2200      	movs	r2, #0
 800488c:	635a      	str	r2, [r3, #52]	; 0x34
				 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3,0);
 800488e:	4b50      	ldr	r3, [pc, #320]	; (80049d0 <moveGyroPIDOld+0x598>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2200      	movs	r2, #0
 8004894:	63da      	str	r2, [r3, #60]	; 0x3c
//				 moving = 0;
				sprintf(messageA, "dist: %.2f\0", distance);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f7fb fe56 	bl	8000548 <__aeabi_f2d>
 800489c:	4602      	mov	r2, r0
 800489e:	460b      	mov	r3, r1
 80048a0:	f107 0020 	add.w	r0, r7, #32
 80048a4:	494b      	ldr	r1, [pc, #300]	; (80049d4 <moveGyroPIDOld+0x59c>)
 80048a6:	f00c f859 	bl	801095c <siprintf>
				OLED_ShowString(10, 10, messageA);
 80048aa:	f107 0320 	add.w	r3, r7, #32
 80048ae:	461a      	mov	r2, r3
 80048b0:	210a      	movs	r1, #10
 80048b2:	200a      	movs	r0, #10
 80048b4:	f001 fce0 	bl	8006278 <OLED_ShowString>
//				sprintf(messageA, "SLeft: %2d\0", pwmValA);
//				OLED_ShowString(10, 20, messageA);
				sprintf(messageA, "TLeft: %.2f\0", totalDistance_left);
 80048b8:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 80048bc:	f7fb fe44 	bl	8000548 <__aeabi_f2d>
 80048c0:	4602      	mov	r2, r0
 80048c2:	460b      	mov	r3, r1
 80048c4:	f107 0020 	add.w	r0, r7, #32
 80048c8:	4943      	ldr	r1, [pc, #268]	; (80049d8 <moveGyroPIDOld+0x5a0>)
 80048ca:	f00c f847 	bl	801095c <siprintf>
				OLED_ShowString(10, 30, messageA);
 80048ce:	f107 0320 	add.w	r3, r7, #32
 80048d2:	461a      	mov	r2, r3
 80048d4:	211e      	movs	r1, #30
 80048d6:	200a      	movs	r0, #10
 80048d8:	f001 fcce 	bl	8006278 <OLED_ShowString>
//
//				sprintf(messageB, "SRight: %2d\0", pwmValC);
//				OLED_ShowString(10, 40, messageB);
				sprintf(messageB, "TRight: %.2f\0", totalDistance_right);
 80048dc:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 80048e0:	f7fb fe32 	bl	8000548 <__aeabi_f2d>
 80048e4:	4602      	mov	r2, r0
 80048e6:	460b      	mov	r3, r1
 80048e8:	f107 000c 	add.w	r0, r7, #12
 80048ec:	493b      	ldr	r1, [pc, #236]	; (80049dc <moveGyroPIDOld+0x5a4>)
 80048ee:	f00c f835 	bl	801095c <siprintf>
				OLED_ShowString(10, 50, messageB);
 80048f2:	f107 030c 	add.w	r3, r7, #12
 80048f6:	461a      	mov	r2, r3
 80048f8:	2132      	movs	r1, #50	; 0x32
 80048fa:	200a      	movs	r0, #10
 80048fc:	f001 fcbc 	bl	8006278 <OLED_ShowString>
				OLED_Refresh_Gram();
 8004900:	f001 fb46 	bl	8005f90 <OLED_Refresh_Gram>
				 break;
 8004904:	e043      	b.n	800498e <moveGyroPIDOld+0x556>
//			// OLED
//			sprintf(messageA, "SLeft: %2d\0", diffLeft);
//			OLED_ShowString(10, 30, messageA);
//			sprintf(messageB, "SRight: %2d\0", diffRight);
//			OLED_ShowString(10, 40, messageB);
			sprintf(messageA, "dist: %.2f\0", distance);
 8004906:	6878      	ldr	r0, [r7, #4]
 8004908:	f7fb fe1e 	bl	8000548 <__aeabi_f2d>
 800490c:	4602      	mov	r2, r0
 800490e:	460b      	mov	r3, r1
 8004910:	f107 0020 	add.w	r0, r7, #32
 8004914:	492f      	ldr	r1, [pc, #188]	; (80049d4 <moveGyroPIDOld+0x59c>)
 8004916:	f00c f821 	bl	801095c <siprintf>
			OLED_ShowString(10, 10, messageA);
 800491a:	f107 0320 	add.w	r3, r7, #32
 800491e:	461a      	mov	r2, r3
 8004920:	210a      	movs	r1, #10
 8004922:	200a      	movs	r0, #10
 8004924:	f001 fca8 	bl	8006278 <OLED_ShowString>

			sprintf(messageA, "TLeft: %.2f\0", totalDistance_left);
 8004928:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 800492c:	f7fb fe0c 	bl	8000548 <__aeabi_f2d>
 8004930:	4602      	mov	r2, r0
 8004932:	460b      	mov	r3, r1
 8004934:	f107 0020 	add.w	r0, r7, #32
 8004938:	4927      	ldr	r1, [pc, #156]	; (80049d8 <moveGyroPIDOld+0x5a0>)
 800493a:	f00c f80f 	bl	801095c <siprintf>
			OLED_ShowString(10, 30, messageA);
 800493e:	f107 0320 	add.w	r3, r7, #32
 8004942:	461a      	mov	r2, r3
 8004944:	211e      	movs	r1, #30
 8004946:	200a      	movs	r0, #10
 8004948:	f001 fc96 	bl	8006278 <OLED_ShowString>

			sprintf(messageB, "TRight: %.2f\0", totalDistance_right);
 800494c:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8004950:	f7fb fdfa 	bl	8000548 <__aeabi_f2d>
 8004954:	4602      	mov	r2, r0
 8004956:	460b      	mov	r3, r1
 8004958:	f107 000c 	add.w	r0, r7, #12
 800495c:	491f      	ldr	r1, [pc, #124]	; (80049dc <moveGyroPIDOld+0x5a4>)
 800495e:	f00b fffd 	bl	801095c <siprintf>
			OLED_ShowString(10, 50, messageB);
 8004962:	f107 030c 	add.w	r3, r7, #12
 8004966:	461a      	mov	r2, r3
 8004968:	2132      	movs	r1, #50	; 0x32
 800496a:	200a      	movs	r0, #10
 800496c:	f001 fc84 	bl	8006278 <OLED_ShowString>
			OLED_Refresh_Gram();
 8004970:	f001 fb0e 	bl	8005f90 <OLED_Refresh_Gram>

			prevTime = currTime;
 8004974:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004978:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			leftTick_prev = leftTick;
 800497c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004980:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
			rightTick_prev = rightTick;
 8004984:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004988:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
		 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValA);
 800498c:	e5ff      	b.n	800458e <moveGyroPIDOld+0x156>
		 }
	}
//	moving = 0;
//	offsetAngle = targetAngle - actualAngle;
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 800498e:	2201      	movs	r2, #1
 8004990:	2108      	movs	r1, #8
 8004992:	4813      	ldr	r0, [pc, #76]	; (80049e0 <moveGyroPIDOld+0x5a8>)
 8004994:	f002 fd96 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8004998:	2200      	movs	r2, #0
 800499a:	2104      	movs	r1, #4
 800499c:	4810      	ldr	r0, [pc, #64]	; (80049e0 <moveGyroPIDOld+0x5a8>)
 800499e:	f002 fd91 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 80049a2:	2201      	movs	r2, #1
 80049a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80049a8:	480e      	ldr	r0, [pc, #56]	; (80049e4 <moveGyroPIDOld+0x5ac>)
 80049aa:	f002 fd8b 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 80049ae:	2200      	movs	r2, #0
 80049b0:	2120      	movs	r1, #32
 80049b2:	480d      	ldr	r0, [pc, #52]	; (80049e8 <moveGyroPIDOld+0x5b0>)
 80049b4:	f002 fd86 	bl	80074c4 <HAL_GPIO_WritePin>
	htim1.Instance -> CCR4 = STRAIGHT; //centre
 80049b8:	4b04      	ldr	r3, [pc, #16]	; (80049cc <moveGyroPIDOld+0x594>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	2295      	movs	r2, #149	; 0x95
 80049be:	641a      	str	r2, [r3, #64]	; 0x40
	return;
 80049c0:	bf00      	nop
}
 80049c2:	37c8      	adds	r7, #200	; 0xc8
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	20000418 	.word	0x20000418
 80049cc:	20000258 	.word	0x20000258
 80049d0:	20000378 	.word	0x20000378
 80049d4:	08014584 	.word	0x08014584
 80049d8:	08014590 	.word	0x08014590
 80049dc:	080145a0 	.word	0x080145a0
 80049e0:	40020000 	.word	0x40020000
 80049e4:	40021000 	.word	0x40021000
 80049e8:	40020800 	.word	0x40020800

080049ec <move>:

void move(float distance, int forward)
{
 80049ec:	b580      	push	{r7, lr}
 80049ee:	b0b0      	sub	sp, #192	; 0xc0
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	ed87 0a01 	vstr	s0, [r7, #4]
 80049f6:	6038      	str	r0, [r7, #0]
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80049f8:	2100      	movs	r1, #0
 80049fa:	48d1      	ldr	r0, [pc, #836]	; (8004d40 <move+0x354>)
 80049fc:	f005 fe18 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8004a00:	2108      	movs	r1, #8
 8004a02:	48cf      	ldr	r0, [pc, #828]	; (8004d40 <move+0x354>)
 8004a04:	f005 fe14 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8004a08:	210c      	movs	r1, #12
 8004a0a:	48ce      	ldr	r0, [pc, #824]	; (8004d44 <move+0x358>)
 8004a0c:	f005 fe10 	bl	800a630 <HAL_TIM_PWM_Start>

	htim1.Instance -> CCR4 = STRAIGHT; //centre
 8004a10:	4bcc      	ldr	r3, [pc, #816]	; (8004d44 <move+0x358>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2295      	movs	r2, #149	; 0x95
 8004a16:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(100);
 8004a18:	2064      	movs	r0, #100	; 0x64
 8004a1a:	f008 fbbc 	bl	800d196 <osDelay>

	// init PID controller (left)
	PIDController pidLeft = { PID_KP, PID_KI,
 8004a1e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004a22:	2224      	movs	r2, #36	; 0x24
 8004a24:	2100      	movs	r1, #0
 8004a26:	4618      	mov	r0, r3
 8004a28:	f00b f910 	bl	800fc4c <memset>
 8004a2c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004a30:	657b      	str	r3, [r7, #84]	; 0x54
 8004a32:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8004a36:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004a38:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8004a3c:	663b      	str	r3, [r7, #96]	; 0x60
 8004a3e:	4bc2      	ldr	r3, [pc, #776]	; (8004d48 <move+0x35c>)
 8004a40:	667b      	str	r3, [r7, #100]	; 0x64
						  500, 1500,
						  SAMPLE_TIME_S };


	// init PID controller (right)
	PIDController pidRight = { PID_KP, PID_KI,
 8004a42:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004a46:	2224      	movs	r2, #36	; 0x24
 8004a48:	2100      	movs	r1, #0
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f00b f8fe 	bl	800fc4c <memset>
 8004a50:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004a54:	633b      	str	r3, [r7, #48]	; 0x30
 8004a56:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8004a5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a5c:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8004a60:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004a62:	4bb9      	ldr	r3, [pc, #740]	; (8004d48 <move+0x35c>)
 8004a64:	643b      	str	r3, [r7, #64]	; 0x40
							500, 1500,
						  SAMPLE_TIME_S };

	PIDController_Init(&pidLeft);
 8004a66:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f001 fcc2 	bl	80063f4 <PIDController_Init>
	PIDController_Init(&pidRight);
 8004a70:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004a74:	4618      	mov	r0, r3
 8004a76:	f001 fcbd 	bl	80063f4 <PIDController_Init>

	// wheel information
	float wheel_rotationTicksL = 784; // for back left wheel, around 1550-1600
 8004a7a:	4bb4      	ldr	r3, [pc, #720]	; (8004d4c <move+0x360>)
 8004a7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
	float wheel_rotationTicksR = 779; // for back right wheel
 8004a80:	4bb3      	ldr	r3, [pc, #716]	; (8004d50 <move+0x364>)
 8004a82:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

	float wheel_circumference = 22.4f; // NEED TO MEASURE AND CHANGE
 8004a86:	4bb3      	ldr	r3, [pc, #716]	; (8004d54 <move+0x368>)
 8004a88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

	// start encoder
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); //encoderA
 8004a8c:	213c      	movs	r1, #60	; 0x3c
 8004a8e:	48b2      	ldr	r0, [pc, #712]	; (8004d58 <move+0x36c>)
 8004a90:	f006 f8b4 	bl	800abfc <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); //encoderB
 8004a94:	213c      	movs	r1, #60	; 0x3c
 8004a96:	48b1      	ldr	r0, [pc, #708]	; (8004d5c <move+0x370>)
 8004a98:	f006 f8b0 	bl	800abfc <HAL_TIM_Encoder_Start>

	// wheel ticks
	int leftTick_prev = __HAL_TIM_GET_COUNTER(&htim2);
 8004a9c:	4bae      	ldr	r3, [pc, #696]	; (8004d58 <move+0x36c>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	int rightTick_prev = __HAL_TIM_GET_COUNTER(&htim4);
 8004aa6:	4bad      	ldr	r3, [pc, #692]	; (8004d5c <move+0x370>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aac:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

	// cpu ticks
	uint32_t startTime = HAL_GetTick();
 8004ab0:	f002 f98a 	bl	8006dc8 <HAL_GetTick>
 8004ab4:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	uint32_t prevTime = startTime;
 8004ab8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004abc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	uint32_t currTime;

	// distance checkers for both wheels
	float totalDistance_left = 0;
 8004ac0:	f04f 0300 	mov.w	r3, #0
 8004ac4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	float totalDistance_right = 0;
 8004ac8:	f04f 0300 	mov.w	r3, #0
 8004acc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	float distRight;

	int leftTick;
	int rightTick;

	int diffLeft = 0;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	int diffRight = 0;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	float distanceError;

	int servo;

	//pwm values
	uint16_t pwmValA = 2000;
 8004adc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004ae0:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
	uint16_t pwmValC = 2000;
 8004ae4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8004ae8:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c

	// OLED variables for testing PID
	uint8_t messageA[20];
	uint8_t messageB[20];

	if(forward){
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d015      	beq.n	8004b1e <move+0x132>
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8004af2:	2201      	movs	r2, #1
 8004af4:	2108      	movs	r1, #8
 8004af6:	489a      	ldr	r0, [pc, #616]	; (8004d60 <move+0x374>)
 8004af8:	f002 fce4 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8004afc:	2200      	movs	r2, #0
 8004afe:	2104      	movs	r1, #4
 8004b00:	4897      	ldr	r0, [pc, #604]	; (8004d60 <move+0x374>)
 8004b02:	f002 fcdf 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8004b06:	2201      	movs	r2, #1
 8004b08:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004b0c:	4895      	ldr	r0, [pc, #596]	; (8004d64 <move+0x378>)
 8004b0e:	f002 fcd9 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8004b12:	2200      	movs	r2, #0
 8004b14:	2120      	movs	r1, #32
 8004b16:	4894      	ldr	r0, [pc, #592]	; (8004d68 <move+0x37c>)
 8004b18:	f002 fcd4 	bl	80074c4 <HAL_GPIO_WritePin>
 8004b1c:	e014      	b.n	8004b48 <move+0x15c>
	}else{
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 8004b1e:	2200      	movs	r2, #0
 8004b20:	2108      	movs	r1, #8
 8004b22:	488f      	ldr	r0, [pc, #572]	; (8004d60 <move+0x374>)
 8004b24:	f002 fcce 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 8004b28:	2201      	movs	r2, #1
 8004b2a:	2104      	movs	r1, #4
 8004b2c:	488c      	ldr	r0, [pc, #560]	; (8004d60 <move+0x374>)
 8004b2e:	f002 fcc9 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_RESET);
 8004b32:	2200      	movs	r2, #0
 8004b34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004b38:	488a      	ldr	r0, [pc, #552]	; (8004d64 <move+0x378>)
 8004b3a:	f002 fcc3 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_SET);
 8004b3e:	2201      	movs	r2, #1
 8004b40:	2120      	movs	r1, #32
 8004b42:	4889      	ldr	r0, [pc, #548]	; (8004d68 <move+0x37c>)
 8004b44:	f002 fcbe 	bl	80074c4 <HAL_GPIO_WritePin>

	/*Infinite loop*/
	for(;;)
	{

		 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValA);
 8004b48:	4b7d      	ldr	r3, [pc, #500]	; (8004d40 <move+0x354>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 8004b50:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3,pwmValC);
 8004b52:	4b7b      	ldr	r3, [pc, #492]	; (8004d40 <move+0x354>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8004b5a:	63da      	str	r2, [r3, #60]	; 0x3c
		 currTime = HAL_GetTick();
 8004b5c:	f002 f934 	bl	8006dc8 <HAL_GetTick>
 8004b60:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
		 moving = 1;
 8004b64:	4b81      	ldr	r3, [pc, #516]	; (8004d6c <move+0x380>)
 8004b66:	2201      	movs	r2, #1
 8004b68:	701a      	strb	r2, [r3, #0]

		 if (currTime-prevTime > 60L)
 8004b6a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8004b6e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004b72:	1ad3      	subs	r3, r2, r3
 8004b74:	2b3c      	cmp	r3, #60	; 0x3c
 8004b76:	d9e7      	bls.n	8004b48 <move+0x15c>
		 {
			 leftTick = __HAL_TIM_GET_COUNTER(&htim2);
 8004b78:	4b77      	ldr	r3, [pc, #476]	; (8004d58 <move+0x36c>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			 rightTick = __HAL_TIM_GET_COUNTER(&htim4);
 8004b82:	4b76      	ldr	r3, [pc, #472]	; (8004d5c <move+0x370>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b88:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

			 diffLeft = 0;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			 diffRight = 0;
 8004b92:	2300      	movs	r3, #0
 8004b94:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim2))
 8004b98:	4b6f      	ldr	r3, [pc, #444]	; (8004d58 <move+0x36c>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0310 	and.w	r3, r3, #16
 8004ba2:	2b10      	cmp	r3, #16
 8004ba4:	d118      	bne.n	8004bd8 <move+0x1ec>
			 {
				 if (leftTick < leftTick_prev)
 8004ba6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004baa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	da07      	bge.n	8004bc2 <move+0x1d6>
					 diffLeft = leftTick_prev - leftTick;
 8004bb2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004bb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004bba:	1ad3      	subs	r3, r2, r3
 8004bbc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004bc0:	e022      	b.n	8004c08 <move+0x21c>
				 else
					 diffLeft = (65535 - leftTick) + leftTick_prev;
 8004bc2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004bc6:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004bca:	33ff      	adds	r3, #255	; 0xff
 8004bcc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8004bd0:	4413      	add	r3, r2
 8004bd2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004bd6:	e017      	b.n	8004c08 <move+0x21c>
			 }
			 else
			 {
				 if (leftTick > leftTick_prev)
 8004bd8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004bdc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004be0:	429a      	cmp	r2, r3
 8004be2:	dd07      	ble.n	8004bf4 <move+0x208>
					 diffLeft = leftTick - leftTick_prev;
 8004be4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004be8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004bf2:	e009      	b.n	8004c08 <move+0x21c>
				 else
					 diffLeft = 65535 - leftTick_prev + leftTick;
 8004bf4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004bf8:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004bfc:	33ff      	adds	r3, #255	; 0xff
 8004bfe:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8004c02:	4413      	add	r3, r2
 8004c04:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
			 }

			 if(__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim4))
 8004c08:	4b54      	ldr	r3, [pc, #336]	; (8004d5c <move+0x370>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f003 0310 	and.w	r3, r3, #16
 8004c12:	2b10      	cmp	r3, #16
 8004c14:	d118      	bne.n	8004c48 <move+0x25c>
			 {
				 if (rightTick < rightTick_prev)
 8004c16:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004c1a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004c1e:	429a      	cmp	r2, r3
 8004c20:	da07      	bge.n	8004c32 <move+0x246>
					 diffRight = rightTick_prev - rightTick;
 8004c22:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004c26:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004c2a:	1ad3      	subs	r3, r2, r3
 8004c2c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004c30:	e022      	b.n	8004c78 <move+0x28c>
				 else
					 diffRight = (65535 - rightTick) + rightTick_prev;
 8004c32:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004c36:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004c3a:	33ff      	adds	r3, #255	; 0xff
 8004c3c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004c40:	4413      	add	r3, r2
 8004c42:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004c46:	e017      	b.n	8004c78 <move+0x28c>
			 }
			 else
			 {
				 if (rightTick > rightTick_prev)
 8004c48:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004c4c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004c50:	429a      	cmp	r2, r3
 8004c52:	dd07      	ble.n	8004c64 <move+0x278>
					 diffRight = rightTick - rightTick_prev;
 8004c54:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004c58:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004c62:	e009      	b.n	8004c78 <move+0x28c>
				 else
					 diffRight = 65535 - rightTick_prev + rightTick;
 8004c64:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004c68:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 8004c6c:	33ff      	adds	r3, #255	; 0xff
 8004c6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8004c72:	4413      	add	r3, r2
 8004c74:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
			 }

			 // left measured distance
			 distLeft = ((float)diffLeft/wheel_rotationTicksL) * wheel_circumference;
 8004c78:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004c7c:	ee07 3a90 	vmov	s15, r3
 8004c80:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004c84:	ed97 7a26 	vldr	s14, [r7, #152]	; 0x98
 8004c88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c8c:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8004c90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c94:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
			 totalDistance_left += distLeft;
 8004c98:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8004c9c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8004ca0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ca4:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0

			 // right measured distance
			 distRight = ((float)diffRight/wheel_rotationTicksR) * wheel_circumference;
 8004ca8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004cac:	ee07 3a90 	vmov	s15, r3
 8004cb0:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004cb4:	ed97 7a25 	vldr	s14, [r7, #148]	; 0x94
 8004cb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004cbc:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 8004cc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004cc4:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
			 totalDistance_right += distRight;
 8004cc8:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8004ccc:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8004cd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004cd4:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
			 // 1.015 veer right, 1.005 veer left, 1.010 ABIT right, 1.008 almost perfect.

#define pwmValAadjust 300;
#define pwmValBadjust 525;

			 if (forward){
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d04e      	beq.n	8004d7c <move+0x390>

				 pwmValA = PIDController_Update(&pidLeft, totalDistance_right*STRAIGHTRATIOF, totalDistance_left, pwmValA) - pwmValAadjust;
 8004cde:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8004ce2:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8004d70 <move+0x384>
 8004ce6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cea:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 8004cee:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004cf2:	4611      	mov	r1, r2
 8004cf4:	edd7 0a2c 	vldr	s1, [r7, #176]	; 0xb0
 8004cf8:	eeb0 0a67 	vmov.f32	s0, s15
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f001 fb91 	bl	8006424 <PIDController_Update>
 8004d02:	4603      	mov	r3, r0
 8004d04:	b29b      	uxth	r3, r3
 8004d06:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004d0a:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e

				 pwmValC = PIDController_Update(&pidRight, totalDistance_left, totalDistance_right*STRAIGHTRATIOF, pwmValC) + pwmValBadjust;
 8004d0e:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8004d12:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004d70 <move+0x384>
 8004d16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d1a:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8004d1e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004d22:	4611      	mov	r1, r2
 8004d24:	eef0 0a67 	vmov.f32	s1, s15
 8004d28:	ed97 0a2c 	vldr	s0, [r7, #176]	; 0xb0
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	f001 fb79 	bl	8006424 <PIDController_Update>
 8004d32:	4603      	mov	r3, r0
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	f203 230d 	addw	r3, r3, #525	; 0x20d
 8004d3a:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
 8004d3e:	e041      	b.n	8004dc4 <move+0x3d8>
 8004d40:	20000378 	.word	0x20000378
 8004d44:	20000258 	.word	0x20000258
 8004d48:	3d4ccccd 	.word	0x3d4ccccd
 8004d4c:	44440000 	.word	0x44440000
 8004d50:	4442c000 	.word	0x4442c000
 8004d54:	41b33333 	.word	0x41b33333
 8004d58:	200002a0 	.word	0x200002a0
 8004d5c:	20000330 	.word	0x20000330
 8004d60:	40020000 	.word	0x40020000
 8004d64:	40021000 	.word	0x40021000
 8004d68:	40020800 	.word	0x40020800
 8004d6c:	20000414 	.word	0x20000414
 8004d70:	3f9d70a4 	.word	0x3f9d70a4
 8004d74:	bcf5c28f 	.word	0xbcf5c28f
 8004d78:	3dcccccd 	.word	0x3dcccccd
			 }else{
				 pwmValA = PIDController_Update(&pidLeft, totalDistance_right, totalDistance_left*STRAIGHTRATIOR, pwmValA) - pwmValAadjust;
 8004d7c:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 8004d80:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8004d84:	4611      	mov	r1, r2
 8004d86:	edd7 0a2c 	vldr	s1, [r7, #176]	; 0xb0
 8004d8a:	ed97 0a2b 	vldr	s0, [r7, #172]	; 0xac
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f001 fb48 	bl	8006424 <PIDController_Update>
 8004d94:	4603      	mov	r3, r0
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8004d9c:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e

				 pwmValC = PIDController_Update(&pidRight, totalDistance_left*STRAIGHTRATIOR, totalDistance_right, pwmValC) + pwmValBadjust;
 8004da0:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8004da4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004da8:	4611      	mov	r1, r2
 8004daa:	edd7 0a2b 	vldr	s1, [r7, #172]	; 0xac
 8004dae:	ed97 0a2c 	vldr	s0, [r7, #176]	; 0xb0
 8004db2:	4618      	mov	r0, r3
 8004db4:	f001 fb36 	bl	8006424 <PIDController_Update>
 8004db8:	4603      	mov	r3, r0
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	f203 230d 	addw	r3, r3, #525	; 0x20d
 8004dc0:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
			 }


			 if(forward)
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d008      	beq.n	8004ddc <move+0x3f0>
			 {
				  distanceError = DISTANCE_ERROR_OFFSETF * distance;
 8004dca:	edd7 7a01 	vldr	s15, [r7, #4]
 8004dce:	ed1f 7a17 	vldr	s14, [pc, #-92]	; 8004d74 <move+0x388>
 8004dd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004dd6:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
 8004dda:	e007      	b.n	8004dec <move+0x400>
			 }
			 else
			 {
				  distanceError = DISTANCE_ERROR_OFFSETR * distance;
 8004ddc:	edd7 7a01 	vldr	s15, [r7, #4]
 8004de0:	ed1f 7a1b 	vldr	s14, [pc, #-108]	; 8004d78 <move+0x38c>
 8004de4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004de8:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
			 }

			 if (totalDistance_left >= (distance+distanceError) || totalDistance_right >= (distance+distanceError))
 8004dec:	ed97 7a01 	vldr	s14, [r7, #4]
 8004df0:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8004df4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004df8:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8004dfc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e04:	da0c      	bge.n	8004e20 <move+0x434>
 8004e06:	ed97 7a01 	vldr	s14, [r7, #4]
 8004e0a:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8004e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004e12:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8004e16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e1e:	db60      	blt.n	8004ee2 <move+0x4f6>
			 {
				 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1,0);
 8004e20:	4b48      	ldr	r3, [pc, #288]	; (8004f44 <move+0x558>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	2200      	movs	r2, #0
 8004e26:	635a      	str	r2, [r3, #52]	; 0x34
				 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3,0);
 8004e28:	4b46      	ldr	r3, [pc, #280]	; (8004f44 <move+0x558>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	63da      	str	r2, [r3, #60]	; 0x3c
				 moving = 0;
 8004e30:	4b45      	ldr	r3, [pc, #276]	; (8004f48 <move+0x55c>)
 8004e32:	2200      	movs	r2, #0
 8004e34:	701a      	strb	r2, [r3, #0]
				sprintf(messageA, "dist: %.2f\0", distance);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f7fb fb86 	bl	8000548 <__aeabi_f2d>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	460b      	mov	r3, r1
 8004e40:	f107 001c 	add.w	r0, r7, #28
 8004e44:	4941      	ldr	r1, [pc, #260]	; (8004f4c <move+0x560>)
 8004e46:	f00b fd89 	bl	801095c <siprintf>
				OLED_ShowString(10, 10, messageA);
 8004e4a:	f107 031c 	add.w	r3, r7, #28
 8004e4e:	461a      	mov	r2, r3
 8004e50:	210a      	movs	r1, #10
 8004e52:	200a      	movs	r0, #10
 8004e54:	f001 fa10 	bl	8006278 <OLED_ShowString>
				sprintf(messageA, "SLeft: %2d\0", pwmValA);
 8004e58:	f8b7 209e 	ldrh.w	r2, [r7, #158]	; 0x9e
 8004e5c:	f107 031c 	add.w	r3, r7, #28
 8004e60:	493b      	ldr	r1, [pc, #236]	; (8004f50 <move+0x564>)
 8004e62:	4618      	mov	r0, r3
 8004e64:	f00b fd7a 	bl	801095c <siprintf>
				OLED_ShowString(10, 20, messageA);
 8004e68:	f107 031c 	add.w	r3, r7, #28
 8004e6c:	461a      	mov	r2, r3
 8004e6e:	2114      	movs	r1, #20
 8004e70:	200a      	movs	r0, #10
 8004e72:	f001 fa01 	bl	8006278 <OLED_ShowString>
				sprintf(messageA, "TLeft: %.2f\0", totalDistance_left);
 8004e76:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 8004e7a:	f7fb fb65 	bl	8000548 <__aeabi_f2d>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	460b      	mov	r3, r1
 8004e82:	f107 001c 	add.w	r0, r7, #28
 8004e86:	4933      	ldr	r1, [pc, #204]	; (8004f54 <move+0x568>)
 8004e88:	f00b fd68 	bl	801095c <siprintf>
				OLED_ShowString(10, 30, messageA);
 8004e8c:	f107 031c 	add.w	r3, r7, #28
 8004e90:	461a      	mov	r2, r3
 8004e92:	211e      	movs	r1, #30
 8004e94:	200a      	movs	r0, #10
 8004e96:	f001 f9ef 	bl	8006278 <OLED_ShowString>

				sprintf(messageB, "SRight: %2d\0", pwmValC);
 8004e9a:	f8b7 209c 	ldrh.w	r2, [r7, #156]	; 0x9c
 8004e9e:	f107 0308 	add.w	r3, r7, #8
 8004ea2:	492d      	ldr	r1, [pc, #180]	; (8004f58 <move+0x56c>)
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	f00b fd59 	bl	801095c <siprintf>
				OLED_ShowString(10, 40, messageB);
 8004eaa:	f107 0308 	add.w	r3, r7, #8
 8004eae:	461a      	mov	r2, r3
 8004eb0:	2128      	movs	r1, #40	; 0x28
 8004eb2:	200a      	movs	r0, #10
 8004eb4:	f001 f9e0 	bl	8006278 <OLED_ShowString>
				sprintf(messageB, "TRight: %.2f\0", totalDistance_right);
 8004eb8:	f8d7 00ac 	ldr.w	r0, [r7, #172]	; 0xac
 8004ebc:	f7fb fb44 	bl	8000548 <__aeabi_f2d>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	460b      	mov	r3, r1
 8004ec4:	f107 0008 	add.w	r0, r7, #8
 8004ec8:	4924      	ldr	r1, [pc, #144]	; (8004f5c <move+0x570>)
 8004eca:	f00b fd47 	bl	801095c <siprintf>
				OLED_ShowString(10, 50, messageB);
 8004ece:	f107 0308 	add.w	r3, r7, #8
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	2132      	movs	r1, #50	; 0x32
 8004ed6:	200a      	movs	r0, #10
 8004ed8:	f001 f9ce 	bl	8006278 <OLED_ShowString>
				OLED_Refresh_Gram();
 8004edc:	f001 f858 	bl	8005f90 <OLED_Refresh_Gram>
				 break;
 8004ee0:	e00c      	b.n	8004efc <move+0x510>
//			sprintf(messageA, "SLeft: %2d\0", diffLeft);
//			OLED_ShowString(10, 30, messageA);
//			sprintf(messageB, "SRight: %2d\0", diffRight);
//			OLED_ShowString(10, 40, messageB);

			prevTime = currTime;
 8004ee2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004ee6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			leftTick_prev = leftTick;
 8004eea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004eee:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			rightTick_prev = rightTick;
 8004ef2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004ef6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
		 __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, pwmValA);
 8004efa:	e625      	b.n	8004b48 <move+0x15c>
		 }
	}
	moving = 0;
 8004efc:	4b12      	ldr	r3, [pc, #72]	; (8004f48 <move+0x55c>)
 8004efe:	2200      	movs	r2, #0
 8004f00:	701a      	strb	r2, [r3, #0]
//	offsetAngle = targetAngle - actualAngle;
	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8004f02:	2201      	movs	r2, #1
 8004f04:	2108      	movs	r1, #8
 8004f06:	4816      	ldr	r0, [pc, #88]	; (8004f60 <move+0x574>)
 8004f08:	f002 fadc 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	2104      	movs	r1, #4
 8004f10:	4813      	ldr	r0, [pc, #76]	; (8004f60 <move+0x574>)
 8004f12:	f002 fad7 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8004f16:	2201      	movs	r2, #1
 8004f18:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004f1c:	4811      	ldr	r0, [pc, #68]	; (8004f64 <move+0x578>)
 8004f1e:	f002 fad1 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8004f22:	2200      	movs	r2, #0
 8004f24:	2120      	movs	r1, #32
 8004f26:	4810      	ldr	r0, [pc, #64]	; (8004f68 <move+0x57c>)
 8004f28:	f002 facc 	bl	80074c4 <HAL_GPIO_WritePin>
	htim1.Instance -> CCR4 = STRAIGHT; //centre
 8004f2c:	4b0f      	ldr	r3, [pc, #60]	; (8004f6c <move+0x580>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2295      	movs	r2, #149	; 0x95
 8004f32:	641a      	str	r2, [r3, #64]	; 0x40
	osDelay(10);
 8004f34:	200a      	movs	r0, #10
 8004f36:	f008 f92e 	bl	800d196 <osDelay>
	return;
 8004f3a:	bf00      	nop
}
 8004f3c:	37c0      	adds	r7, #192	; 0xc0
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	bf00      	nop
 8004f44:	20000378 	.word	0x20000378
 8004f48:	20000414 	.word	0x20000414
 8004f4c:	08014584 	.word	0x08014584
 8004f50:	080145b0 	.word	0x080145b0
 8004f54:	08014590 	.word	0x08014590
 8004f58:	080145bc 	.word	0x080145bc
 8004f5c:	080145a0 	.word	0x080145a0
 8004f60:	40020000 	.word	0x40020000
 8004f64:	40021000 	.word	0x40021000
 8004f68:	40020800 	.word	0x40020800
 8004f6c:	20000258 	.word	0x20000258

08004f70 <bLeft90>:

void bLeft90()
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b086      	sub	sp, #24
 8004f74:	af00      	add	r7, sp, #0
//	//  y += axis[dir][1] * left_90[xydir];


	// outdoor
	uint8_t messageA[20];
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8004f76:	2100      	movs	r1, #0
 8004f78:	4836      	ldr	r0, [pc, #216]	; (8005054 <bLeft90+0xe4>)
 8004f7a:	f005 fb59 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8004f7e:	2108      	movs	r1, #8
 8004f80:	4834      	ldr	r0, [pc, #208]	; (8005054 <bLeft90+0xe4>)
 8004f82:	f005 fb55 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8004f86:	210c      	movs	r1, #12
 8004f88:	4833      	ldr	r0, [pc, #204]	; (8005058 <bLeft90+0xe8>)
 8004f8a:	f005 fb51 	bl	800a630 <HAL_TIM_PWM_Start>

	htim1.Instance -> CCR4 = STRAIGHT; //centre
 8004f8e:	4b32      	ldr	r3, [pc, #200]	; (8005058 <bLeft90+0xe8>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	2295      	movs	r2, #149	; 0x95
 8004f94:	641a      	str	r2, [r3, #64]	; 0x40
	move(10.5,1);
 8004f96:	2001      	movs	r0, #1
 8004f98:	eeb2 0a05 	vmov.f32	s0, #37	; 0x41280000  10.5
 8004f9c:	f7ff fd26 	bl	80049ec <move>

  HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	2108      	movs	r1, #8
 8004fa4:	482d      	ldr	r0, [pc, #180]	; (800505c <bLeft90+0xec>)
 8004fa6:	f002 fa8d 	bl	80074c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 8004faa:	2201      	movs	r2, #1
 8004fac:	2104      	movs	r1, #4
 8004fae:	482b      	ldr	r0, [pc, #172]	; (800505c <bLeft90+0xec>)
 8004fb0:	f002 fa88 	bl	80074c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_RESET);
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004fba:	4829      	ldr	r0, [pc, #164]	; (8005060 <bLeft90+0xf0>)
 8004fbc:	f002 fa82 	bl	80074c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_SET);
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	2120      	movs	r1, #32
 8004fc4:	4827      	ldr	r0, [pc, #156]	; (8005064 <bLeft90+0xf4>)
 8004fc6:	f002 fa7d 	bl	80074c4 <HAL_GPIO_WritePin>
  moving = 1;
 8004fca:	4b27      	ldr	r3, [pc, #156]	; (8005068 <bLeft90+0xf8>)
 8004fcc:	2201      	movs	r2, #1
 8004fce:	701a      	strb	r2, [r3, #0]
  htim1.Instance -> CCR4 = LEFT;
 8004fd0:	4b21      	ldr	r3, [pc, #132]	; (8005058 <bLeft90+0xe8>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	2269      	movs	r2, #105	; 0x69
 8004fd6:	641a      	str	r2, [r3, #64]	; 0x40
   __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 600);
 8004fd8:	4b1e      	ldr	r3, [pc, #120]	; (8005054 <bLeft90+0xe4>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f44f 7216 	mov.w	r2, #600	; 0x258
 8004fe0:	635a      	str	r2, [r3, #52]	; 0x34
   __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 3700);
 8004fe2:	4b1c      	ldr	r3, [pc, #112]	; (8005054 <bLeft90+0xe4>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f640 6274 	movw	r2, #3700	; 0xe74
 8004fea:	63da      	str	r2, [r3, #60]	; 0x3c
  while (moving)
 8004fec:	e017      	b.n	800501e <bLeft90+0xae>
  {

     if (totalAngle <= -82)
 8004fee:	4b1f      	ldr	r3, [pc, #124]	; (800506c <bLeft90+0xfc>)
 8004ff0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004ff4:	f04f 0200 	mov.w	r2, #0
 8004ff8:	4b1d      	ldr	r3, [pc, #116]	; (8005070 <bLeft90+0x100>)
 8004ffa:	f7fb fd79 	bl	8000af0 <__aeabi_dcmple>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d111      	bne.n	8005028 <bLeft90+0xb8>
     {
       break;
     }
     sprintf(messageA, "Langle %5d\0", (int)(totalAngle));
 8005004:	4b19      	ldr	r3, [pc, #100]	; (800506c <bLeft90+0xfc>)
 8005006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500a:	4610      	mov	r0, r2
 800500c:	4619      	mov	r1, r3
 800500e:	f7fb fda3 	bl	8000b58 <__aeabi_d2iz>
 8005012:	4602      	mov	r2, r0
 8005014:	1d3b      	adds	r3, r7, #4
 8005016:	4917      	ldr	r1, [pc, #92]	; (8005074 <bLeft90+0x104>)
 8005018:	4618      	mov	r0, r3
 800501a:	f00b fc9f 	bl	801095c <siprintf>
  while (moving)
 800501e:	4b12      	ldr	r3, [pc, #72]	; (8005068 <bLeft90+0xf8>)
 8005020:	781b      	ldrb	r3, [r3, #0]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1e3      	bne.n	8004fee <bLeft90+0x7e>
 8005026:	e000      	b.n	800502a <bLeft90+0xba>
       break;
 8005028:	bf00      	nop
//     OLED_ShowString(10,30, messageA);
//     OLED_Refresh_Gram();
  }
//  stop();
  __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 800502a:	4b0a      	ldr	r3, [pc, #40]	; (8005054 <bLeft90+0xe4>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2200      	movs	r2, #0
 8005030:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 8005032:	4b08      	ldr	r3, [pc, #32]	; (8005054 <bLeft90+0xe4>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2200      	movs	r2, #0
 8005038:	63da      	str	r2, [r3, #60]	; 0x3c
  moving = 0;
 800503a:	4b0b      	ldr	r3, [pc, #44]	; (8005068 <bLeft90+0xf8>)
 800503c:	2200      	movs	r2, #0
 800503e:	701a      	strb	r2, [r3, #0]
  move(8.5, 0);
 8005040:	2000      	movs	r0, #0
 8005042:	eeb2 0a01 	vmov.f32	s0, #33	; 0x41080000  8.5
 8005046:	f7ff fcd1 	bl	80049ec <move>
//  dir = (dir + 3) % 4 ;
//  x += axis[dir][0] * left_90[xydir];
//  xydir = (xydir + 1) % 2;
//  y += axis[dir][1] * left_90[xydir];
}
 800504a:	bf00      	nop
 800504c:	3718      	adds	r7, #24
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	20000378 	.word	0x20000378
 8005058:	20000258 	.word	0x20000258
 800505c:	40020000 	.word	0x40020000
 8005060:	40021000 	.word	0x40021000
 8005064:	40020800 	.word	0x40020800
 8005068:	20000414 	.word	0x20000414
 800506c:	20000418 	.word	0x20000418
 8005070:	c0548000 	.word	0xc0548000
 8005074:	080145cc 	.word	0x080145cc

08005078 <bRight90>:

void bRight90()
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b086      	sub	sp, #24
 800507c:	af00      	add	r7, sp, #0
//	  moving = 0;
//	  move(6, 0);

	// outdoor
	uint8_t messageA[20];
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 800507e:	2100      	movs	r1, #0
 8005080:	4836      	ldr	r0, [pc, #216]	; (800515c <bRight90+0xe4>)
 8005082:	f005 fad5 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8005086:	2108      	movs	r1, #8
 8005088:	4834      	ldr	r0, [pc, #208]	; (800515c <bRight90+0xe4>)
 800508a:	f005 fad1 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800508e:	210c      	movs	r1, #12
 8005090:	4833      	ldr	r0, [pc, #204]	; (8005160 <bRight90+0xe8>)
 8005092:	f005 facd 	bl	800a630 <HAL_TIM_PWM_Start>

	htim1.Instance -> CCR4 = STRAIGHT; //centre
 8005096:	4b32      	ldr	r3, [pc, #200]	; (8005160 <bRight90+0xe8>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2295      	movs	r2, #149	; 0x95
 800509c:	641a      	str	r2, [r3, #64]	; 0x40

	move(7.35, 1);
 800509e:	2001      	movs	r0, #1
 80050a0:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8005164 <bRight90+0xec>
 80050a4:	f7ff fca2 	bl	80049ec <move>

  HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 80050a8:	2200      	movs	r2, #0
 80050aa:	2108      	movs	r1, #8
 80050ac:	482e      	ldr	r0, [pc, #184]	; (8005168 <bRight90+0xf0>)
 80050ae:	f002 fa09 	bl	80074c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 80050b2:	2201      	movs	r2, #1
 80050b4:	2104      	movs	r1, #4
 80050b6:	482c      	ldr	r0, [pc, #176]	; (8005168 <bRight90+0xf0>)
 80050b8:	f002 fa04 	bl	80074c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_RESET);
 80050bc:	2200      	movs	r2, #0
 80050be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80050c2:	482a      	ldr	r0, [pc, #168]	; (800516c <bRight90+0xf4>)
 80050c4:	f002 f9fe 	bl	80074c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_SET);
 80050c8:	2201      	movs	r2, #1
 80050ca:	2120      	movs	r1, #32
 80050cc:	4828      	ldr	r0, [pc, #160]	; (8005170 <bRight90+0xf8>)
 80050ce:	f002 f9f9 	bl	80074c4 <HAL_GPIO_WritePin>
  moving = 1;
 80050d2:	4b28      	ldr	r3, [pc, #160]	; (8005174 <bRight90+0xfc>)
 80050d4:	2201      	movs	r2, #1
 80050d6:	701a      	strb	r2, [r3, #0]
  htim1.Instance -> CCR4 = 250;
 80050d8:	4b21      	ldr	r3, [pc, #132]	; (8005160 <bRight90+0xe8>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	22fa      	movs	r2, #250	; 0xfa
 80050de:	641a      	str	r2, [r3, #64]	; 0x40
   __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3400);
 80050e0:	4b1e      	ldr	r3, [pc, #120]	; (800515c <bRight90+0xe4>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f640 5248 	movw	r2, #3400	; 0xd48
 80050e8:	635a      	str	r2, [r3, #52]	; 0x34
   __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 500);
 80050ea:	4b1c      	ldr	r3, [pc, #112]	; (800515c <bRight90+0xe4>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80050f2:	63da      	str	r2, [r3, #60]	; 0x3c
  while (moving)
 80050f4:	e017      	b.n	8005126 <bRight90+0xae>
  {

     if (totalAngle > 77)
 80050f6:	4b20      	ldr	r3, [pc, #128]	; (8005178 <bRight90+0x100>)
 80050f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80050fc:	f04f 0200 	mov.w	r2, #0
 8005100:	4b1e      	ldr	r3, [pc, #120]	; (800517c <bRight90+0x104>)
 8005102:	f7fb fd09 	bl	8000b18 <__aeabi_dcmpgt>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d111      	bne.n	8005130 <bRight90+0xb8>
     {
       break;
     }
     sprintf(messageA, "Langle %5d\0", (int)(totalAngle));
 800510c:	4b1a      	ldr	r3, [pc, #104]	; (8005178 <bRight90+0x100>)
 800510e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005112:	4610      	mov	r0, r2
 8005114:	4619      	mov	r1, r3
 8005116:	f7fb fd1f 	bl	8000b58 <__aeabi_d2iz>
 800511a:	4602      	mov	r2, r0
 800511c:	1d3b      	adds	r3, r7, #4
 800511e:	4918      	ldr	r1, [pc, #96]	; (8005180 <bRight90+0x108>)
 8005120:	4618      	mov	r0, r3
 8005122:	f00b fc1b 	bl	801095c <siprintf>
  while (moving)
 8005126:	4b13      	ldr	r3, [pc, #76]	; (8005174 <bRight90+0xfc>)
 8005128:	781b      	ldrb	r3, [r3, #0]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d1e3      	bne.n	80050f6 <bRight90+0x7e>
 800512e:	e000      	b.n	8005132 <bRight90+0xba>
       break;
 8005130:	bf00      	nop
	//     OLED_ShowString(10,30, messageA);
	//     OLED_Refresh_Gram();
  }
	//  stop();
  __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8005132:	4b0a      	ldr	r3, [pc, #40]	; (800515c <bRight90+0xe4>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	2200      	movs	r2, #0
 8005138:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 800513a:	4b08      	ldr	r3, [pc, #32]	; (800515c <bRight90+0xe4>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2200      	movs	r2, #0
 8005140:	63da      	str	r2, [r3, #60]	; 0x3c
  moving = 0;
 8005142:	4b0c      	ldr	r3, [pc, #48]	; (8005174 <bRight90+0xfc>)
 8005144:	2200      	movs	r2, #0
 8005146:	701a      	strb	r2, [r3, #0]
  move(6, 0);
 8005148:	2000      	movs	r0, #0
 800514a:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 800514e:	f7ff fc4d 	bl	80049ec <move>
}
 8005152:	bf00      	nop
 8005154:	3718      	adds	r7, #24
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	20000378 	.word	0x20000378
 8005160:	20000258 	.word	0x20000258
 8005164:	40eb3333 	.word	0x40eb3333
 8005168:	40020000 	.word	0x40020000
 800516c:	40021000 	.word	0x40021000
 8005170:	40020800 	.word	0x40020800
 8005174:	20000414 	.word	0x20000414
 8005178:	20000418 	.word	0x20000418
 800517c:	40534000 	.word	0x40534000
 8005180:	080145cc 	.word	0x080145cc

08005184 <left90>:

void left90()
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b086      	sub	sp, #24
 8005188:	af00      	add	r7, sp, #0
////  dir = (dir + 3) % 4 ;
////  x += axis[dir][0] * left_90[xydir];
////  xydir = (xydir + 1) % 2;
////  y += axis[dir][1] * left_90[xydir];
	// outdoor
	totalAngle = 0;
 800518a:	493c      	ldr	r1, [pc, #240]	; (800527c <left90+0xf8>)
 800518c:	f04f 0200 	mov.w	r2, #0
 8005190:	f04f 0300 	mov.w	r3, #0
 8005194:	e9c1 2300 	strd	r2, r3, [r1]
	uint8_t messageA[20];
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8005198:	2100      	movs	r1, #0
 800519a:	4839      	ldr	r0, [pc, #228]	; (8005280 <left90+0xfc>)
 800519c:	f005 fa48 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80051a0:	2108      	movs	r1, #8
 80051a2:	4837      	ldr	r0, [pc, #220]	; (8005280 <left90+0xfc>)
 80051a4:	f005 fa44 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80051a8:	210c      	movs	r1, #12
 80051aa:	4836      	ldr	r0, [pc, #216]	; (8005284 <left90+0x100>)
 80051ac:	f005 fa40 	bl	800a630 <HAL_TIM_PWM_Start>

	htim1.Instance -> CCR4 = STRAIGHT; //centre
 80051b0:	4b34      	ldr	r3, [pc, #208]	; (8005284 <left90+0x100>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	2295      	movs	r2, #149	; 0x95
 80051b6:	641a      	str	r2, [r3, #64]	; 0x40

  HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 80051b8:	2201      	movs	r2, #1
 80051ba:	2108      	movs	r1, #8
 80051bc:	4832      	ldr	r0, [pc, #200]	; (8005288 <left90+0x104>)
 80051be:	f002 f981 	bl	80074c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80051c2:	2200      	movs	r2, #0
 80051c4:	2104      	movs	r1, #4
 80051c6:	4830      	ldr	r0, [pc, #192]	; (8005288 <left90+0x104>)
 80051c8:	f002 f97c 	bl	80074c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 80051cc:	2201      	movs	r2, #1
 80051ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80051d2:	482e      	ldr	r0, [pc, #184]	; (800528c <left90+0x108>)
 80051d4:	f002 f976 	bl	80074c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 80051d8:	2200      	movs	r2, #0
 80051da:	2120      	movs	r1, #32
 80051dc:	482c      	ldr	r0, [pc, #176]	; (8005290 <left90+0x10c>)
 80051de:	f002 f971 	bl	80074c4 <HAL_GPIO_WritePin>
  moving = 1;
 80051e2:	4b2c      	ldr	r3, [pc, #176]	; (8005294 <left90+0x110>)
 80051e4:	2201      	movs	r2, #1
 80051e6:	701a      	strb	r2, [r3, #0]
  htim1.Instance -> CCR4 = LEFT;
 80051e8:	4b26      	ldr	r3, [pc, #152]	; (8005284 <left90+0x100>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2269      	movs	r2, #105	; 0x69
 80051ee:	641a      	str	r2, [r3, #64]	; 0x40
   __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 550);
 80051f0:	4b23      	ldr	r3, [pc, #140]	; (8005280 <left90+0xfc>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f240 2226 	movw	r2, #550	; 0x226
 80051f8:	635a      	str	r2, [r3, #52]	; 0x34
   __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 3350);
 80051fa:	4b21      	ldr	r3, [pc, #132]	; (8005280 <left90+0xfc>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f640 5216 	movw	r2, #3350	; 0xd16
 8005202:	63da      	str	r2, [r3, #60]	; 0x3c
  while (moving)
 8005204:	e01f      	b.n	8005246 <left90+0xc2>
  {

     if (totalAngle >= 78)
 8005206:	4b1d      	ldr	r3, [pc, #116]	; (800527c <left90+0xf8>)
 8005208:	e9d3 0100 	ldrd	r0, r1, [r3]
 800520c:	f04f 0200 	mov.w	r2, #0
 8005210:	4b21      	ldr	r3, [pc, #132]	; (8005298 <left90+0x114>)
 8005212:	f7fb fc77 	bl	8000b04 <__aeabi_dcmpge>
 8005216:	4603      	mov	r3, r0
 8005218:	2b00      	cmp	r3, #0
 800521a:	d119      	bne.n	8005250 <left90+0xcc>
     {
       break;
     }
     sprintf(messageA, "Langle %5d\0", (int)(totalAngle));
 800521c:	4b17      	ldr	r3, [pc, #92]	; (800527c <left90+0xf8>)
 800521e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005222:	4610      	mov	r0, r2
 8005224:	4619      	mov	r1, r3
 8005226:	f7fb fc97 	bl	8000b58 <__aeabi_d2iz>
 800522a:	4602      	mov	r2, r0
 800522c:	1d3b      	adds	r3, r7, #4
 800522e:	491b      	ldr	r1, [pc, #108]	; (800529c <left90+0x118>)
 8005230:	4618      	mov	r0, r3
 8005232:	f00b fb93 	bl	801095c <siprintf>
     OLED_ShowString(10,30, messageA);
 8005236:	1d3b      	adds	r3, r7, #4
 8005238:	461a      	mov	r2, r3
 800523a:	211e      	movs	r1, #30
 800523c:	200a      	movs	r0, #10
 800523e:	f001 f81b 	bl	8006278 <OLED_ShowString>
     OLED_Refresh_Gram();
 8005242:	f000 fea5 	bl	8005f90 <OLED_Refresh_Gram>
  while (moving)
 8005246:	4b13      	ldr	r3, [pc, #76]	; (8005294 <left90+0x110>)
 8005248:	781b      	ldrb	r3, [r3, #0]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d1db      	bne.n	8005206 <left90+0x82>
 800524e:	e000      	b.n	8005252 <left90+0xce>
       break;
 8005250:	bf00      	nop
  }
//  stop();
  __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8005252:	4b0b      	ldr	r3, [pc, #44]	; (8005280 <left90+0xfc>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	2200      	movs	r2, #0
 8005258:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 800525a:	4b09      	ldr	r3, [pc, #36]	; (8005280 <left90+0xfc>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	2200      	movs	r2, #0
 8005260:	63da      	str	r2, [r3, #60]	; 0x3c
  move(6l,0);
 8005262:	2000      	movs	r0, #0
 8005264:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 8005268:	f7ff fbc0 	bl	80049ec <move>
  moving = 0;
 800526c:	4b09      	ldr	r3, [pc, #36]	; (8005294 <left90+0x110>)
 800526e:	2200      	movs	r2, #0
 8005270:	701a      	strb	r2, [r3, #0]
//  dir = (dir + 3) % 4 ;
//  x += axis[dir][0] * left_90[xydir];
//  xydir = (xydir + 1) % 2;
//  y += axis[dir][1] * left_90[xydir];
}
 8005272:	bf00      	nop
 8005274:	3718      	adds	r7, #24
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop
 800527c:	20000418 	.word	0x20000418
 8005280:	20000378 	.word	0x20000378
 8005284:	20000258 	.word	0x20000258
 8005288:	40020000 	.word	0x40020000
 800528c:	40021000 	.word	0x40021000
 8005290:	40020800 	.word	0x40020800
 8005294:	20000414 	.word	0x20000414
 8005298:	40538000 	.word	0x40538000
 800529c:	080145cc 	.word	0x080145cc

080052a0 <right90>:

void right90()
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b086      	sub	sp, #24
 80052a4:	af00      	add	r7, sp, #0
//	//  y += axis[dir][1] * right_90[xydir];
//	//  dir = (dir + 1) % 4 ;

	// outdoor
	uint8_t messageA[20];
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80052a6:	2100      	movs	r1, #0
 80052a8:	4835      	ldr	r0, [pc, #212]	; (8005380 <right90+0xe0>)
 80052aa:	f005 f9c1 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80052ae:	2108      	movs	r1, #8
 80052b0:	4833      	ldr	r0, [pc, #204]	; (8005380 <right90+0xe0>)
 80052b2:	f005 f9bd 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80052b6:	210c      	movs	r1, #12
 80052b8:	4832      	ldr	r0, [pc, #200]	; (8005384 <right90+0xe4>)
 80052ba:	f005 f9b9 	bl	800a630 <HAL_TIM_PWM_Start>

	htim1.Instance -> CCR4 = STRAIGHT; //centre
 80052be:	4b31      	ldr	r3, [pc, #196]	; (8005384 <right90+0xe4>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	2295      	movs	r2, #149	; 0x95
 80052c4:	641a      	str	r2, [r3, #64]	; 0x40

  HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 80052c6:	2201      	movs	r2, #1
 80052c8:	2108      	movs	r1, #8
 80052ca:	482f      	ldr	r0, [pc, #188]	; (8005388 <right90+0xe8>)
 80052cc:	f002 f8fa 	bl	80074c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80052d0:	2200      	movs	r2, #0
 80052d2:	2104      	movs	r1, #4
 80052d4:	482c      	ldr	r0, [pc, #176]	; (8005388 <right90+0xe8>)
 80052d6:	f002 f8f5 	bl	80074c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 80052da:	2201      	movs	r2, #1
 80052dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80052e0:	482a      	ldr	r0, [pc, #168]	; (800538c <right90+0xec>)
 80052e2:	f002 f8ef 	bl	80074c4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 80052e6:	2200      	movs	r2, #0
 80052e8:	2120      	movs	r1, #32
 80052ea:	4829      	ldr	r0, [pc, #164]	; (8005390 <right90+0xf0>)
 80052ec:	f002 f8ea 	bl	80074c4 <HAL_GPIO_WritePin>
  moving = 1;
 80052f0:	4b28      	ldr	r3, [pc, #160]	; (8005394 <right90+0xf4>)
 80052f2:	2201      	movs	r2, #1
 80052f4:	701a      	strb	r2, [r3, #0]
  htim1.Instance -> CCR4 = 250;
 80052f6:	4b23      	ldr	r3, [pc, #140]	; (8005384 <right90+0xe4>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	22fa      	movs	r2, #250	; 0xfa
 80052fc:	641a      	str	r2, [r3, #64]	; 0x40
   __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 3500);
 80052fe:	4b20      	ldr	r3, [pc, #128]	; (8005380 <right90+0xe0>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f640 52ac 	movw	r2, #3500	; 0xdac
 8005306:	635a      	str	r2, [r3, #52]	; 0x34
   __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 700);
 8005308:	4b1d      	ldr	r3, [pc, #116]	; (8005380 <right90+0xe0>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 8005310:	63da      	str	r2, [r3, #60]	; 0x3c
  while (moving)
 8005312:	e017      	b.n	8005344 <right90+0xa4>
  {

     if (totalAngle < -90)
 8005314:	4b20      	ldr	r3, [pc, #128]	; (8005398 <right90+0xf8>)
 8005316:	e9d3 0100 	ldrd	r0, r1, [r3]
 800531a:	f04f 0200 	mov.w	r2, #0
 800531e:	4b1f      	ldr	r3, [pc, #124]	; (800539c <right90+0xfc>)
 8005320:	f7fb fbdc 	bl	8000adc <__aeabi_dcmplt>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d111      	bne.n	800534e <right90+0xae>
     {
       break;
     }
     sprintf(messageA, "Rangle %5d\0", (int)(totalAngle));
 800532a:	4b1b      	ldr	r3, [pc, #108]	; (8005398 <right90+0xf8>)
 800532c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005330:	4610      	mov	r0, r2
 8005332:	4619      	mov	r1, r3
 8005334:	f7fb fc10 	bl	8000b58 <__aeabi_d2iz>
 8005338:	4602      	mov	r2, r0
 800533a:	1d3b      	adds	r3, r7, #4
 800533c:	4918      	ldr	r1, [pc, #96]	; (80053a0 <right90+0x100>)
 800533e:	4618      	mov	r0, r3
 8005340:	f00b fb0c 	bl	801095c <siprintf>
  while (moving)
 8005344:	4b13      	ldr	r3, [pc, #76]	; (8005394 <right90+0xf4>)
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	2b00      	cmp	r3, #0
 800534a:	d1e3      	bne.n	8005314 <right90+0x74>
 800534c:	e000      	b.n	8005350 <right90+0xb0>
       break;
 800534e:	bf00      	nop
//     OLED_ShowString(10,40, messageA);
//     OLED_Refresh_Gram();
  }
//  stop();
  __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8005350:	4b0b      	ldr	r3, [pc, #44]	; (8005380 <right90+0xe0>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	2200      	movs	r2, #0
 8005356:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 8005358:	4b09      	ldr	r3, [pc, #36]	; (8005380 <right90+0xe0>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	2200      	movs	r2, #0
 800535e:	63da      	str	r2, [r3, #60]	; 0x3c
  osDelay(200);
 8005360:	20c8      	movs	r0, #200	; 0xc8
 8005362:	f007 ff18 	bl	800d196 <osDelay>
  move(9,0);
 8005366:	2000      	movs	r0, #0
 8005368:	eeb2 0a02 	vmov.f32	s0, #34	; 0x41100000  9.0
 800536c:	f7ff fb3e 	bl	80049ec <move>
  moving = 0;
 8005370:	4b08      	ldr	r3, [pc, #32]	; (8005394 <right90+0xf4>)
 8005372:	2200      	movs	r2, #0
 8005374:	701a      	strb	r2, [r3, #0]
//  x += axis[dir][0] * right_90[xydir];
//  xydir = (xydir + 1) % 2;
//  y += axis[dir][1] * right_90[xydir];
//  dir = (dir + 1) % 4 ;
}
 8005376:	bf00      	nop
 8005378:	3718      	adds	r7, #24
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	20000378 	.word	0x20000378
 8005384:	20000258 	.word	0x20000258
 8005388:	40020000 	.word	0x40020000
 800538c:	40021000 	.word	0x40021000
 8005390:	40020800 	.word	0x40020800
 8005394:	20000414 	.word	0x20000414
 8005398:	20000418 	.word	0x20000418
 800539c:	c0568000 	.word	0xc0568000
 80053a0:	080145d8 	.word	0x080145d8

080053a4 <spotTurn>:

	osDelay(1000);
	return;
}

void spotTurn(uint8_t direction){
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b08c      	sub	sp, #48	; 0x30
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	4603      	mov	r3, r0
 80053ac:	71fb      	strb	r3, [r7, #7]
	uint16_t offset_show[20];

	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80053ae:	2100      	movs	r1, #0
 80053b0:	48b2      	ldr	r0, [pc, #712]	; (800567c <spotTurn+0x2d8>)
 80053b2:	f005 f93d 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80053b6:	2108      	movs	r1, #8
 80053b8:	48b0      	ldr	r0, [pc, #704]	; (800567c <spotTurn+0x2d8>)
 80053ba:	f005 f939 	bl	800a630 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80053be:	210c      	movs	r1, #12
 80053c0:	48af      	ldr	r0, [pc, #700]	; (8005680 <spotTurn+0x2dc>)
 80053c2:	f005 f935 	bl	800a630 <HAL_TIM_PWM_Start>
	htim1.Instance -> CCR4 = STRAIGHT;
 80053c6:	4bae      	ldr	r3, [pc, #696]	; (8005680 <spotTurn+0x2dc>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2295      	movs	r2, #149	; 0x95
 80053cc:	641a      	str	r2, [r3, #64]	; 0x40

	//move forward
	if (direction) // spot turn left
 80053ce:	79fb      	ldrb	r3, [r7, #7]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f000 816b 	beq.w	80056ac <spotTurn+0x308>
	{
//		targetAngle += 90;
//		if(targetAngle > 360) targetAngle -= 360;
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 80053d6:	2201      	movs	r2, #1
 80053d8:	2108      	movs	r1, #8
 80053da:	48aa      	ldr	r0, [pc, #680]	; (8005684 <spotTurn+0x2e0>)
 80053dc:	f002 f872 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80053e0:	2200      	movs	r2, #0
 80053e2:	2104      	movs	r1, #4
 80053e4:	48a7      	ldr	r0, [pc, #668]	; (8005684 <spotTurn+0x2e0>)
 80053e6:	f002 f86d 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 80053ea:	2201      	movs	r2, #1
 80053ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80053f0:	48a5      	ldr	r0, [pc, #660]	; (8005688 <spotTurn+0x2e4>)
 80053f2:	f002 f867 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 80053f6:	2200      	movs	r2, #0
 80053f8:	2120      	movs	r1, #32
 80053fa:	48a4      	ldr	r0, [pc, #656]	; (800568c <spotTurn+0x2e8>)
 80053fc:	f002 f862 	bl	80074c4 <HAL_GPIO_WritePin>
		 htim1.Instance -> CCR4 = LEFT;
 8005400:	4b9f      	ldr	r3, [pc, #636]	; (8005680 <spotTurn+0x2dc>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2269      	movs	r2, #105	; 0x69
 8005406:	641a      	str	r2, [r3, #64]	; 0x40
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 800);
 8005408:	4b9c      	ldr	r3, [pc, #624]	; (800567c <spotTurn+0x2d8>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005410:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1500);
 8005412:	4b9a      	ldr	r3, [pc, #616]	; (800567c <spotTurn+0x2d8>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800541a:	63da      	str	r2, [r3, #60]	; 0x3c
		 moving = 1;
 800541c:	4b9c      	ldr	r3, [pc, #624]	; (8005690 <spotTurn+0x2ec>)
 800541e:	2201      	movs	r2, #1
 8005420:	701a      	strb	r2, [r3, #0]
		 while (moving)
 8005422:	e021      	b.n	8005468 <spotTurn+0xc4>
		 {
			 if (totalAngle >= 18)
 8005424:	4b9b      	ldr	r3, [pc, #620]	; (8005694 <spotTurn+0x2f0>)
 8005426:	e9d3 0100 	ldrd	r0, r1, [r3]
 800542a:	f04f 0200 	mov.w	r2, #0
 800542e:	4b9a      	ldr	r3, [pc, #616]	; (8005698 <spotTurn+0x2f4>)
 8005430:	f7fb fb68 	bl	8000b04 <__aeabi_dcmpge>
 8005434:	4603      	mov	r3, r0
 8005436:	2b00      	cmp	r3, #0
 8005438:	d11b      	bne.n	8005472 <spotTurn+0xce>
			 }
//				 else
//				 {
//					 break;
//				 }
			 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 800543a:	4b96      	ldr	r3, [pc, #600]	; (8005694 <spotTurn+0x2f0>)
 800543c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005440:	4610      	mov	r0, r2
 8005442:	4619      	mov	r1, r3
 8005444:	f7fb fb88 	bl	8000b58 <__aeabi_d2iz>
 8005448:	4602      	mov	r2, r0
 800544a:	f107 0308 	add.w	r3, r7, #8
 800544e:	4993      	ldr	r1, [pc, #588]	; (800569c <spotTurn+0x2f8>)
 8005450:	4618      	mov	r0, r3
 8005452:	f00b fa83 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, offset_show);
 8005456:	f107 0308 	add.w	r3, r7, #8
 800545a:	461a      	mov	r2, r3
 800545c:	2114      	movs	r1, #20
 800545e:	200a      	movs	r0, #10
 8005460:	f000 ff0a 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 8005464:	f000 fd94 	bl	8005f90 <OLED_Refresh_Gram>
		 while (moving)
 8005468:	4b89      	ldr	r3, [pc, #548]	; (8005690 <spotTurn+0x2ec>)
 800546a:	781b      	ldrb	r3, [r3, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d1d9      	bne.n	8005424 <spotTurn+0x80>
 8005470:	e000      	b.n	8005474 <spotTurn+0xd0>
				 break;
 8005472:	bf00      	nop
		 }
		 HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 8005474:	2200      	movs	r2, #0
 8005476:	2108      	movs	r1, #8
 8005478:	4882      	ldr	r0, [pc, #520]	; (8005684 <spotTurn+0x2e0>)
 800547a:	f002 f823 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 800547e:	2201      	movs	r2, #1
 8005480:	2104      	movs	r1, #4
 8005482:	4880      	ldr	r0, [pc, #512]	; (8005684 <spotTurn+0x2e0>)
 8005484:	f002 f81e 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_RESET);
 8005488:	2200      	movs	r2, #0
 800548a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800548e:	487e      	ldr	r0, [pc, #504]	; (8005688 <spotTurn+0x2e4>)
 8005490:	f002 f818 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_SET);
 8005494:	2201      	movs	r2, #1
 8005496:	2120      	movs	r1, #32
 8005498:	487c      	ldr	r0, [pc, #496]	; (800568c <spotTurn+0x2e8>)
 800549a:	f002 f813 	bl	80074c4 <HAL_GPIO_WritePin>
		 //robot forward left to reduce turning radius
		 htim1.Instance -> CCR4 = RIGHT;
 800549e:	4b78      	ldr	r3, [pc, #480]	; (8005680 <spotTurn+0x2dc>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	22fa      	movs	r2, #250	; 0xfa
 80054a4:	641a      	str	r2, [r3, #64]	; 0x40
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1500);
 80054a6:	4b75      	ldr	r3, [pc, #468]	; (800567c <spotTurn+0x2d8>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80054ae:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 500);
 80054b0:	4b72      	ldr	r3, [pc, #456]	; (800567c <spotTurn+0x2d8>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80054b8:	63da      	str	r2, [r3, #60]	; 0x3c
		 while (moving)
 80054ba:	e021      	b.n	8005500 <spotTurn+0x15c>
		 {
			 if (totalAngle >= 38)
 80054bc:	4b75      	ldr	r3, [pc, #468]	; (8005694 <spotTurn+0x2f0>)
 80054be:	e9d3 0100 	ldrd	r0, r1, [r3]
 80054c2:	f04f 0200 	mov.w	r2, #0
 80054c6:	4b76      	ldr	r3, [pc, #472]	; (80056a0 <spotTurn+0x2fc>)
 80054c8:	f7fb fb1c 	bl	8000b04 <__aeabi_dcmpge>
 80054cc:	4603      	mov	r3, r0
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d11b      	bne.n	800550a <spotTurn+0x166>
			 {
				 break;
			 }
			 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 80054d2:	4b70      	ldr	r3, [pc, #448]	; (8005694 <spotTurn+0x2f0>)
 80054d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054d8:	4610      	mov	r0, r2
 80054da:	4619      	mov	r1, r3
 80054dc:	f7fb fb3c 	bl	8000b58 <__aeabi_d2iz>
 80054e0:	4602      	mov	r2, r0
 80054e2:	f107 0308 	add.w	r3, r7, #8
 80054e6:	496d      	ldr	r1, [pc, #436]	; (800569c <spotTurn+0x2f8>)
 80054e8:	4618      	mov	r0, r3
 80054ea:	f00b fa37 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, offset_show);
 80054ee:	f107 0308 	add.w	r3, r7, #8
 80054f2:	461a      	mov	r2, r3
 80054f4:	2114      	movs	r1, #20
 80054f6:	200a      	movs	r0, #10
 80054f8:	f000 febe 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 80054fc:	f000 fd48 	bl	8005f90 <OLED_Refresh_Gram>
		 while (moving)
 8005500:	4b63      	ldr	r3, [pc, #396]	; (8005690 <spotTurn+0x2ec>)
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	2b00      	cmp	r3, #0
 8005506:	d1d9      	bne.n	80054bc <spotTurn+0x118>
 8005508:	e000      	b.n	800550c <spotTurn+0x168>
				 break;
 800550a:	bf00      	nop
		 }
		 htim1.Instance -> CCR4 = STRAIGHT;
 800550c:	4b5c      	ldr	r3, [pc, #368]	; (8005680 <spotTurn+0x2dc>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2295      	movs	r2, #149	; 0x95
 8005512:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8005514:	4b59      	ldr	r3, [pc, #356]	; (800567c <spotTurn+0x2d8>)
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	2200      	movs	r2, #0
 800551a:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 800551c:	4b57      	ldr	r3, [pc, #348]	; (800567c <spotTurn+0x2d8>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2200      	movs	r2, #0
 8005522:	63da      	str	r2, [r3, #60]	; 0x3c
		 osDelay(100);
 8005524:	2064      	movs	r0, #100	; 0x64
 8005526:	f007 fe36 	bl	800d196 <osDelay>
		 move(5,1);
 800552a:	2001      	movs	r0, #1
 800552c:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8005530:	f7ff fa5c 	bl	80049ec <move>
		 osDelay(100);
 8005534:	2064      	movs	r0, #100	; 0x64
 8005536:	f007 fe2e 	bl	800d196 <osDelay>
		 moving=1;
 800553a:	4b55      	ldr	r3, [pc, #340]	; (8005690 <spotTurn+0x2ec>)
 800553c:	2201      	movs	r2, #1
 800553e:	701a      	strb	r2, [r3, #0]
		 //continue forward left
		 HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8005540:	2201      	movs	r2, #1
 8005542:	2108      	movs	r1, #8
 8005544:	484f      	ldr	r0, [pc, #316]	; (8005684 <spotTurn+0x2e0>)
 8005546:	f001 ffbd 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 800554a:	2200      	movs	r2, #0
 800554c:	2104      	movs	r1, #4
 800554e:	484d      	ldr	r0, [pc, #308]	; (8005684 <spotTurn+0x2e0>)
 8005550:	f001 ffb8 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8005554:	2201      	movs	r2, #1
 8005556:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800555a:	484b      	ldr	r0, [pc, #300]	; (8005688 <spotTurn+0x2e4>)
 800555c:	f001 ffb2 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8005560:	2200      	movs	r2, #0
 8005562:	2120      	movs	r1, #32
 8005564:	4849      	ldr	r0, [pc, #292]	; (800568c <spotTurn+0x2e8>)
 8005566:	f001 ffad 	bl	80074c4 <HAL_GPIO_WritePin>
		 htim1.Instance -> CCR4 = LEFT;
 800556a:	4b45      	ldr	r3, [pc, #276]	; (8005680 <spotTurn+0x2dc>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	2269      	movs	r2, #105	; 0x69
 8005570:	641a      	str	r2, [r3, #64]	; 0x40
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 800);
 8005572:	4b42      	ldr	r3, [pc, #264]	; (800567c <spotTurn+0x2d8>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f44f 7248 	mov.w	r2, #800	; 0x320
 800557a:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1500);
 800557c:	4b3f      	ldr	r3, [pc, #252]	; (800567c <spotTurn+0x2d8>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8005584:	63da      	str	r2, [r3, #60]	; 0x3c
		 while (moving)
 8005586:	e021      	b.n	80055cc <spotTurn+0x228>
		 {
			 if (totalAngle >= 23)
 8005588:	4b42      	ldr	r3, [pc, #264]	; (8005694 <spotTurn+0x2f0>)
 800558a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800558e:	f04f 0200 	mov.w	r2, #0
 8005592:	4b44      	ldr	r3, [pc, #272]	; (80056a4 <spotTurn+0x300>)
 8005594:	f7fb fab6 	bl	8000b04 <__aeabi_dcmpge>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d11b      	bne.n	80055d6 <spotTurn+0x232>
			 {
				 break;
			 }
			 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 800559e:	4b3d      	ldr	r3, [pc, #244]	; (8005694 <spotTurn+0x2f0>)
 80055a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a4:	4610      	mov	r0, r2
 80055a6:	4619      	mov	r1, r3
 80055a8:	f7fb fad6 	bl	8000b58 <__aeabi_d2iz>
 80055ac:	4602      	mov	r2, r0
 80055ae:	f107 0308 	add.w	r3, r7, #8
 80055b2:	493a      	ldr	r1, [pc, #232]	; (800569c <spotTurn+0x2f8>)
 80055b4:	4618      	mov	r0, r3
 80055b6:	f00b f9d1 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, offset_show);
 80055ba:	f107 0308 	add.w	r3, r7, #8
 80055be:	461a      	mov	r2, r3
 80055c0:	2114      	movs	r1, #20
 80055c2:	200a      	movs	r0, #10
 80055c4:	f000 fe58 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 80055c8:	f000 fce2 	bl	8005f90 <OLED_Refresh_Gram>
		 while (moving)
 80055cc:	4b30      	ldr	r3, [pc, #192]	; (8005690 <spotTurn+0x2ec>)
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d1d9      	bne.n	8005588 <spotTurn+0x1e4>
 80055d4:	e000      	b.n	80055d8 <spotTurn+0x234>
				 break;
 80055d6:	bf00      	nop
		 }
		 //continue reverse right
		 HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 80055d8:	2200      	movs	r2, #0
 80055da:	2108      	movs	r1, #8
 80055dc:	4829      	ldr	r0, [pc, #164]	; (8005684 <spotTurn+0x2e0>)
 80055de:	f001 ff71 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 80055e2:	2201      	movs	r2, #1
 80055e4:	2104      	movs	r1, #4
 80055e6:	4827      	ldr	r0, [pc, #156]	; (8005684 <spotTurn+0x2e0>)
 80055e8:	f001 ff6c 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_RESET);
 80055ec:	2200      	movs	r2, #0
 80055ee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80055f2:	4825      	ldr	r0, [pc, #148]	; (8005688 <spotTurn+0x2e4>)
 80055f4:	f001 ff66 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_SET);
 80055f8:	2201      	movs	r2, #1
 80055fa:	2120      	movs	r1, #32
 80055fc:	4823      	ldr	r0, [pc, #140]	; (800568c <spotTurn+0x2e8>)
 80055fe:	f001 ff61 	bl	80074c4 <HAL_GPIO_WritePin>
		 htim1.Instance -> CCR4 = RIGHT;
 8005602:	4b1f      	ldr	r3, [pc, #124]	; (8005680 <spotTurn+0x2dc>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	22fa      	movs	r2, #250	; 0xfa
 8005608:	641a      	str	r2, [r3, #64]	; 0x40
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1500);
 800560a:	4b1c      	ldr	r3, [pc, #112]	; (800567c <spotTurn+0x2d8>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8005612:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 500);
 8005614:	4b19      	ldr	r3, [pc, #100]	; (800567c <spotTurn+0x2d8>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800561c:	63da      	str	r2, [r3, #60]	; 0x3c
		 while (moving)
 800561e:	e021      	b.n	8005664 <spotTurn+0x2c0>
		 {
			 if (totalAngle >= 50)//prev:50
 8005620:	4b1c      	ldr	r3, [pc, #112]	; (8005694 <spotTurn+0x2f0>)
 8005622:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005626:	f04f 0200 	mov.w	r2, #0
 800562a:	4b1f      	ldr	r3, [pc, #124]	; (80056a8 <spotTurn+0x304>)
 800562c:	f7fb fa6a 	bl	8000b04 <__aeabi_dcmpge>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d11b      	bne.n	800566e <spotTurn+0x2ca>
//			 if (totalAngle >= 53 + (targetAngle - actualAngle))//prev:50
			 {
				 break;
			 }
			 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8005636:	4b17      	ldr	r3, [pc, #92]	; (8005694 <spotTurn+0x2f0>)
 8005638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563c:	4610      	mov	r0, r2
 800563e:	4619      	mov	r1, r3
 8005640:	f7fb fa8a 	bl	8000b58 <__aeabi_d2iz>
 8005644:	4602      	mov	r2, r0
 8005646:	f107 0308 	add.w	r3, r7, #8
 800564a:	4914      	ldr	r1, [pc, #80]	; (800569c <spotTurn+0x2f8>)
 800564c:	4618      	mov	r0, r3
 800564e:	f00b f985 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, offset_show);
 8005652:	f107 0308 	add.w	r3, r7, #8
 8005656:	461a      	mov	r2, r3
 8005658:	2114      	movs	r1, #20
 800565a:	200a      	movs	r0, #10
 800565c:	f000 fe0c 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 8005660:	f000 fc96 	bl	8005f90 <OLED_Refresh_Gram>
		 while (moving)
 8005664:	4b0a      	ldr	r3, [pc, #40]	; (8005690 <spotTurn+0x2ec>)
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d1d9      	bne.n	8005620 <spotTurn+0x27c>
 800566c:	e000      	b.n	8005670 <spotTurn+0x2cc>
				 break;
 800566e:	bf00      	nop
		 }
		 move(2,1);
 8005670:	2001      	movs	r0, #1
 8005672:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8005676:	f7ff f9b9 	bl	80049ec <move>
 800567a:	e166      	b.n	800594a <spotTurn+0x5a6>
 800567c:	20000378 	.word	0x20000378
 8005680:	20000258 	.word	0x20000258
 8005684:	40020000 	.word	0x40020000
 8005688:	40021000 	.word	0x40021000
 800568c:	40020800 	.word	0x40020800
 8005690:	20000414 	.word	0x20000414
 8005694:	20000418 	.word	0x20000418
 8005698:	40320000 	.word	0x40320000
 800569c:	08014578 	.word	0x08014578
 80056a0:	40430000 	.word	0x40430000
 80056a4:	40370000 	.word	0x40370000
 80056a8:	40490000 	.word	0x40490000
	}
	else //spot turn right
	{
//		targetAngle -= 90;
//		if(targetAngle < 0) targetAngle += 360;
		HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 80056ac:	2201      	movs	r2, #1
 80056ae:	2108      	movs	r1, #8
 80056b0:	48b1      	ldr	r0, [pc, #708]	; (8005978 <spotTurn+0x5d4>)
 80056b2:	f001 ff07 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 80056b6:	2200      	movs	r2, #0
 80056b8:	2104      	movs	r1, #4
 80056ba:	48af      	ldr	r0, [pc, #700]	; (8005978 <spotTurn+0x5d4>)
 80056bc:	f001 ff02 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 80056c0:	2201      	movs	r2, #1
 80056c2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80056c6:	48ad      	ldr	r0, [pc, #692]	; (800597c <spotTurn+0x5d8>)
 80056c8:	f001 fefc 	bl	80074c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 80056cc:	2200      	movs	r2, #0
 80056ce:	2120      	movs	r1, #32
 80056d0:	48ab      	ldr	r0, [pc, #684]	; (8005980 <spotTurn+0x5dc>)
 80056d2:	f001 fef7 	bl	80074c4 <HAL_GPIO_WritePin>
		htim1.Instance -> CCR4 = RIGHT;
 80056d6:	4bab      	ldr	r3, [pc, #684]	; (8005984 <spotTurn+0x5e0>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	22fa      	movs	r2, #250	; 0xfa
 80056dc:	641a      	str	r2, [r3, #64]	; 0x40
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1500);
 80056de:	4baa      	ldr	r3, [pc, #680]	; (8005988 <spotTurn+0x5e4>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80056e6:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 500);
 80056e8:	4ba7      	ldr	r3, [pc, #668]	; (8005988 <spotTurn+0x5e4>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80056f0:	63da      	str	r2, [r3, #60]	; 0x3c
		 moving = 1;
 80056f2:	4ba6      	ldr	r3, [pc, #664]	; (800598c <spotTurn+0x5e8>)
 80056f4:	2201      	movs	r2, #1
 80056f6:	701a      	strb	r2, [r3, #0]
		 while (moving)
 80056f8:	e021      	b.n	800573e <spotTurn+0x39a>
		 {
			 if (totalAngle <= -1*20)
 80056fa:	4ba5      	ldr	r3, [pc, #660]	; (8005990 <spotTurn+0x5ec>)
 80056fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005700:	f04f 0200 	mov.w	r2, #0
 8005704:	4ba3      	ldr	r3, [pc, #652]	; (8005994 <spotTurn+0x5f0>)
 8005706:	f7fb f9f3 	bl	8000af0 <__aeabi_dcmple>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d11b      	bne.n	8005748 <spotTurn+0x3a4>
			 {
				 break;
			 }
			 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8005710:	4b9f      	ldr	r3, [pc, #636]	; (8005990 <spotTurn+0x5ec>)
 8005712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005716:	4610      	mov	r0, r2
 8005718:	4619      	mov	r1, r3
 800571a:	f7fb fa1d 	bl	8000b58 <__aeabi_d2iz>
 800571e:	4602      	mov	r2, r0
 8005720:	f107 0308 	add.w	r3, r7, #8
 8005724:	499c      	ldr	r1, [pc, #624]	; (8005998 <spotTurn+0x5f4>)
 8005726:	4618      	mov	r0, r3
 8005728:	f00b f918 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, offset_show);
 800572c:	f107 0308 	add.w	r3, r7, #8
 8005730:	461a      	mov	r2, r3
 8005732:	2114      	movs	r1, #20
 8005734:	200a      	movs	r0, #10
 8005736:	f000 fd9f 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 800573a:	f000 fc29 	bl	8005f90 <OLED_Refresh_Gram>
		 while (moving)
 800573e:	4b93      	ldr	r3, [pc, #588]	; (800598c <spotTurn+0x5e8>)
 8005740:	781b      	ldrb	r3, [r3, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d1d9      	bne.n	80056fa <spotTurn+0x356>
 8005746:	e000      	b.n	800574a <spotTurn+0x3a6>
				 break;
 8005748:	bf00      	nop
		 }
		 HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 800574a:	2200      	movs	r2, #0
 800574c:	2108      	movs	r1, #8
 800574e:	488a      	ldr	r0, [pc, #552]	; (8005978 <spotTurn+0x5d4>)
 8005750:	f001 feb8 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 8005754:	2201      	movs	r2, #1
 8005756:	2104      	movs	r1, #4
 8005758:	4887      	ldr	r0, [pc, #540]	; (8005978 <spotTurn+0x5d4>)
 800575a:	f001 feb3 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_RESET);
 800575e:	2200      	movs	r2, #0
 8005760:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005764:	4885      	ldr	r0, [pc, #532]	; (800597c <spotTurn+0x5d8>)
 8005766:	f001 fead 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_SET);
 800576a:	2201      	movs	r2, #1
 800576c:	2120      	movs	r1, #32
 800576e:	4884      	ldr	r0, [pc, #528]	; (8005980 <spotTurn+0x5dc>)
 8005770:	f001 fea8 	bl	80074c4 <HAL_GPIO_WritePin>
		 //robot reverse left
		 htim1.Instance -> CCR4 = LEFT;
 8005774:	4b83      	ldr	r3, [pc, #524]	; (8005984 <spotTurn+0x5e0>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2269      	movs	r2, #105	; 0x69
 800577a:	641a      	str	r2, [r3, #64]	; 0x40
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 800);
 800577c:	4b82      	ldr	r3, [pc, #520]	; (8005988 <spotTurn+0x5e4>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005784:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1500);
 8005786:	4b80      	ldr	r3, [pc, #512]	; (8005988 <spotTurn+0x5e4>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800578e:	63da      	str	r2, [r3, #60]	; 0x3c
		 while (moving)
 8005790:	e021      	b.n	80057d6 <spotTurn+0x432>
		 {
			 if (totalAngle <= -1*35)
 8005792:	4b7f      	ldr	r3, [pc, #508]	; (8005990 <spotTurn+0x5ec>)
 8005794:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005798:	f04f 0200 	mov.w	r2, #0
 800579c:	4b7f      	ldr	r3, [pc, #508]	; (800599c <spotTurn+0x5f8>)
 800579e:	f7fb f9a7 	bl	8000af0 <__aeabi_dcmple>
 80057a2:	4603      	mov	r3, r0
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d11b      	bne.n	80057e0 <spotTurn+0x43c>
			 {
				 break;
			 }
			 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 80057a8:	4b79      	ldr	r3, [pc, #484]	; (8005990 <spotTurn+0x5ec>)
 80057aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ae:	4610      	mov	r0, r2
 80057b0:	4619      	mov	r1, r3
 80057b2:	f7fb f9d1 	bl	8000b58 <__aeabi_d2iz>
 80057b6:	4602      	mov	r2, r0
 80057b8:	f107 0308 	add.w	r3, r7, #8
 80057bc:	4976      	ldr	r1, [pc, #472]	; (8005998 <spotTurn+0x5f4>)
 80057be:	4618      	mov	r0, r3
 80057c0:	f00b f8cc 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, offset_show);
 80057c4:	f107 0308 	add.w	r3, r7, #8
 80057c8:	461a      	mov	r2, r3
 80057ca:	2114      	movs	r1, #20
 80057cc:	200a      	movs	r0, #10
 80057ce:	f000 fd53 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 80057d2:	f000 fbdd 	bl	8005f90 <OLED_Refresh_Gram>
		 while (moving)
 80057d6:	4b6d      	ldr	r3, [pc, #436]	; (800598c <spotTurn+0x5e8>)
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d1d9      	bne.n	8005792 <spotTurn+0x3ee>
 80057de:	e000      	b.n	80057e2 <spotTurn+0x43e>
				 break;
 80057e0:	bf00      	nop
		 }
		 htim1.Instance -> CCR4 = STRAIGHT;
 80057e2:	4b68      	ldr	r3, [pc, #416]	; (8005984 <spotTurn+0x5e0>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	2295      	movs	r2, #149	; 0x95
 80057e8:	641a      	str	r2, [r3, #64]	; 0x40
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 80057ea:	4b67      	ldr	r3, [pc, #412]	; (8005988 <spotTurn+0x5e4>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	2200      	movs	r2, #0
 80057f0:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 80057f2:	4b65      	ldr	r3, [pc, #404]	; (8005988 <spotTurn+0x5e4>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2200      	movs	r2, #0
 80057f8:	63da      	str	r2, [r3, #60]	; 0x3c
		 move(9.5,1);
 80057fa:	2001      	movs	r0, #1
 80057fc:	eeb2 0a03 	vmov.f32	s0, #35	; 0x41180000  9.5
 8005800:	f7ff f8f4 	bl	80049ec <move>
		 osDelay(100);
 8005804:	2064      	movs	r0, #100	; 0x64
 8005806:	f007 fcc6 	bl	800d196 <osDelay>
		 moving=1;
 800580a:	4b60      	ldr	r3, [pc, #384]	; (800598c <spotTurn+0x5e8>)
 800580c:	2201      	movs	r2, #1
 800580e:	701a      	strb	r2, [r3, #0]
		 //continue forward right
		 HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 8005810:	2201      	movs	r2, #1
 8005812:	2108      	movs	r1, #8
 8005814:	4858      	ldr	r0, [pc, #352]	; (8005978 <spotTurn+0x5d4>)
 8005816:	f001 fe55 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 800581a:	2200      	movs	r2, #0
 800581c:	2104      	movs	r1, #4
 800581e:	4856      	ldr	r0, [pc, #344]	; (8005978 <spotTurn+0x5d4>)
 8005820:	f001 fe50 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
 8005824:	2201      	movs	r2, #1
 8005826:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800582a:	4854      	ldr	r0, [pc, #336]	; (800597c <spotTurn+0x5d8>)
 800582c:	f001 fe4a 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);
 8005830:	2200      	movs	r2, #0
 8005832:	2120      	movs	r1, #32
 8005834:	4852      	ldr	r0, [pc, #328]	; (8005980 <spotTurn+0x5dc>)
 8005836:	f001 fe45 	bl	80074c4 <HAL_GPIO_WritePin>
		 htim1.Instance -> CCR4 = RIGHT;
 800583a:	4b52      	ldr	r3, [pc, #328]	; (8005984 <spotTurn+0x5e0>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	22fa      	movs	r2, #250	; 0xfa
 8005840:	641a      	str	r2, [r3, #64]	; 0x40
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 1500);
 8005842:	4b51      	ldr	r3, [pc, #324]	; (8005988 <spotTurn+0x5e4>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800584a:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 500);
 800584c:	4b4e      	ldr	r3, [pc, #312]	; (8005988 <spotTurn+0x5e4>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005854:	63da      	str	r2, [r3, #60]	; 0x3c
		 while (moving)
 8005856:	e021      	b.n	800589c <spotTurn+0x4f8>
		 {
			 if (totalAngle <= -1*16)
 8005858:	4b4d      	ldr	r3, [pc, #308]	; (8005990 <spotTurn+0x5ec>)
 800585a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800585e:	f04f 0200 	mov.w	r2, #0
 8005862:	4b4f      	ldr	r3, [pc, #316]	; (80059a0 <spotTurn+0x5fc>)
 8005864:	f7fb f944 	bl	8000af0 <__aeabi_dcmple>
 8005868:	4603      	mov	r3, r0
 800586a:	2b00      	cmp	r3, #0
 800586c:	d11b      	bne.n	80058a6 <spotTurn+0x502>
			 {
				 break;
			 }
			 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 800586e:	4b48      	ldr	r3, [pc, #288]	; (8005990 <spotTurn+0x5ec>)
 8005870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005874:	4610      	mov	r0, r2
 8005876:	4619      	mov	r1, r3
 8005878:	f7fb f96e 	bl	8000b58 <__aeabi_d2iz>
 800587c:	4602      	mov	r2, r0
 800587e:	f107 0308 	add.w	r3, r7, #8
 8005882:	4945      	ldr	r1, [pc, #276]	; (8005998 <spotTurn+0x5f4>)
 8005884:	4618      	mov	r0, r3
 8005886:	f00b f869 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, offset_show);
 800588a:	f107 0308 	add.w	r3, r7, #8
 800588e:	461a      	mov	r2, r3
 8005890:	2114      	movs	r1, #20
 8005892:	200a      	movs	r0, #10
 8005894:	f000 fcf0 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 8005898:	f000 fb7a 	bl	8005f90 <OLED_Refresh_Gram>
		 while (moving)
 800589c:	4b3b      	ldr	r3, [pc, #236]	; (800598c <spotTurn+0x5e8>)
 800589e:	781b      	ldrb	r3, [r3, #0]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d1d9      	bne.n	8005858 <spotTurn+0x4b4>
 80058a4:	e000      	b.n	80058a8 <spotTurn+0x504>
				 break;
 80058a6:	bf00      	nop
		 }

		 HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 80058a8:	2200      	movs	r2, #0
 80058aa:	2108      	movs	r1, #8
 80058ac:	4832      	ldr	r0, [pc, #200]	; (8005978 <spotTurn+0x5d4>)
 80058ae:	f001 fe09 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 80058b2:	2201      	movs	r2, #1
 80058b4:	2104      	movs	r1, #4
 80058b6:	4830      	ldr	r0, [pc, #192]	; (8005978 <spotTurn+0x5d4>)
 80058b8:	f001 fe04 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_RESET);
 80058bc:	2200      	movs	r2, #0
 80058be:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80058c2:	482e      	ldr	r0, [pc, #184]	; (800597c <spotTurn+0x5d8>)
 80058c4:	f001 fdfe 	bl	80074c4 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_SET);
 80058c8:	2201      	movs	r2, #1
 80058ca:	2120      	movs	r1, #32
 80058cc:	482c      	ldr	r0, [pc, #176]	; (8005980 <spotTurn+0x5dc>)
 80058ce:	f001 fdf9 	bl	80074c4 <HAL_GPIO_WritePin>
		 htim1.Instance -> CCR4 = LEFT;
 80058d2:	4b2c      	ldr	r3, [pc, #176]	; (8005984 <spotTurn+0x5e0>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2269      	movs	r2, #105	; 0x69
 80058d8:	641a      	str	r2, [r3, #64]	; 0x40
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 800);
 80058da:	4b2b      	ldr	r3, [pc, #172]	; (8005988 <spotTurn+0x5e4>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f44f 7248 	mov.w	r2, #800	; 0x320
 80058e2:	635a      	str	r2, [r3, #52]	; 0x34
		 __HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 1500);
 80058e4:	4b28      	ldr	r3, [pc, #160]	; (8005988 <spotTurn+0x5e4>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80058ec:	63da      	str	r2, [r3, #60]	; 0x3c
		 while (moving)
 80058ee:	e021      	b.n	8005934 <spotTurn+0x590>
		 {
			 if (totalAngle <= -1*46)//previous: 48
 80058f0:	4b27      	ldr	r3, [pc, #156]	; (8005990 <spotTurn+0x5ec>)
 80058f2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80058f6:	f04f 0200 	mov.w	r2, #0
 80058fa:	4b2a      	ldr	r3, [pc, #168]	; (80059a4 <spotTurn+0x600>)
 80058fc:	f7fb f8f8 	bl	8000af0 <__aeabi_dcmple>
 8005900:	4603      	mov	r3, r0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d11b      	bne.n	800593e <spotTurn+0x59a>
//			 if (totalAngle <= -1*45 - (targetAngle - actualAngle))//previous: 48
			 {
				 break;
			 }
			 sprintf(offset_show, "angle %5d\0", (int)(totalAngle));
 8005906:	4b22      	ldr	r3, [pc, #136]	; (8005990 <spotTurn+0x5ec>)
 8005908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800590c:	4610      	mov	r0, r2
 800590e:	4619      	mov	r1, r3
 8005910:	f7fb f922 	bl	8000b58 <__aeabi_d2iz>
 8005914:	4602      	mov	r2, r0
 8005916:	f107 0308 	add.w	r3, r7, #8
 800591a:	491f      	ldr	r1, [pc, #124]	; (8005998 <spotTurn+0x5f4>)
 800591c:	4618      	mov	r0, r3
 800591e:	f00b f81d 	bl	801095c <siprintf>
			 OLED_ShowString(10,20, offset_show);
 8005922:	f107 0308 	add.w	r3, r7, #8
 8005926:	461a      	mov	r2, r3
 8005928:	2114      	movs	r1, #20
 800592a:	200a      	movs	r0, #10
 800592c:	f000 fca4 	bl	8006278 <OLED_ShowString>
			 OLED_Refresh_Gram();
 8005930:	f000 fb2e 	bl	8005f90 <OLED_Refresh_Gram>
		 while (moving)
 8005934:	4b15      	ldr	r3, [pc, #84]	; (800598c <spotTurn+0x5e8>)
 8005936:	781b      	ldrb	r3, [r3, #0]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d1d9      	bne.n	80058f0 <spotTurn+0x54c>
 800593c:	e000      	b.n	8005940 <spotTurn+0x59c>
				 break;
 800593e:	bf00      	nop
		 }
		 move(0.5,0);
 8005940:	2000      	movs	r0, #0
 8005942:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8005946:	f7ff f851 	bl	80049ec <move>
	}
	//Stop wheels and let wheels be straight
	htim1.Instance -> CCR4 = STRAIGHT;
 800594a:	4b0e      	ldr	r3, [pc, #56]	; (8005984 <spotTurn+0x5e0>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2295      	movs	r2, #149	; 0x95
 8005950:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_1, 0);
 8005952:	4b0d      	ldr	r3, [pc, #52]	; (8005988 <spotTurn+0x5e4>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2200      	movs	r2, #0
 8005958:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SetCompare(&htim8,TIM_CHANNEL_3, 0);
 800595a:	4b0b      	ldr	r3, [pc, #44]	; (8005988 <spotTurn+0x5e4>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	2200      	movs	r2, #0
 8005960:	63da      	str	r2, [r3, #60]	; 0x3c
	moving = 0;
 8005962:	4b0a      	ldr	r3, [pc, #40]	; (800598c <spotTurn+0x5e8>)
 8005964:	2200      	movs	r2, #0
 8005966:	701a      	strb	r2, [r3, #0]
//	HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
//	HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
//	HAL_GPIO_WritePin(GPIOE, CIN1_Pin, GPIO_PIN_SET);
//	HAL_GPIO_WritePin(GPIOC, CIN2_Pin, GPIO_PIN_RESET);

	osDelay(100);
 8005968:	2064      	movs	r0, #100	; 0x64
 800596a:	f007 fc14 	bl	800d196 <osDelay>
}
 800596e:	bf00      	nop
 8005970:	3730      	adds	r7, #48	; 0x30
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	40020000 	.word	0x40020000
 800597c:	40021000 	.word	0x40021000
 8005980:	40020800 	.word	0x40020800
 8005984:	20000258 	.word	0x20000258
 8005988:	20000378 	.word	0x20000378
 800598c:	20000414 	.word	0x20000414
 8005990:	20000418 	.word	0x20000418
 8005994:	c0340000 	.word	0xc0340000
 8005998:	08014578 	.word	0x08014578
 800599c:	c0418000 	.word	0xc0418000
 80059a0:	c0300000 	.word	0xc0300000
 80059a4:	c0470000 	.word	0xc0470000

080059a8 <readByte>:


////////////////////GYRO FUNCTIONS//////////////////////////
void readByte(uint8_t addr, uint8_t* data){
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b084      	sub	sp, #16
 80059ac:	af02      	add	r7, sp, #8
 80059ae:	4603      	mov	r3, r0
 80059b0:	6039      	str	r1, [r7, #0]
 80059b2:	71fb      	strb	r3, [r7, #7]
	buff[0] = addr;
 80059b4:	4a0f      	ldr	r2, [pc, #60]	; (80059f4 <readByte+0x4c>)
 80059b6:	79fb      	ldrb	r3, [r7, #7]
 80059b8:	7013      	strb	r3, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c1, ICMAddr<<1, buff, 1, 10);
 80059ba:	4b0f      	ldr	r3, [pc, #60]	; (80059f8 <readByte+0x50>)
 80059bc:	781b      	ldrb	r3, [r3, #0]
 80059be:	b29b      	uxth	r3, r3
 80059c0:	005b      	lsls	r3, r3, #1
 80059c2:	b299      	uxth	r1, r3
 80059c4:	230a      	movs	r3, #10
 80059c6:	9300      	str	r3, [sp, #0]
 80059c8:	2301      	movs	r3, #1
 80059ca:	4a0a      	ldr	r2, [pc, #40]	; (80059f4 <readByte+0x4c>)
 80059cc:	480b      	ldr	r0, [pc, #44]	; (80059fc <readByte+0x54>)
 80059ce:	f001 fef1 	bl	80077b4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, ICMAddr<<1, data, 2, 20);
 80059d2:	4b09      	ldr	r3, [pc, #36]	; (80059f8 <readByte+0x50>)
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	b29b      	uxth	r3, r3
 80059d8:	005b      	lsls	r3, r3, #1
 80059da:	b299      	uxth	r1, r3
 80059dc:	2314      	movs	r3, #20
 80059de:	9300      	str	r3, [sp, #0]
 80059e0:	2302      	movs	r3, #2
 80059e2:	683a      	ldr	r2, [r7, #0]
 80059e4:	4805      	ldr	r0, [pc, #20]	; (80059fc <readByte+0x54>)
 80059e6:	f001 ffe3 	bl	80079b0 <HAL_I2C_Master_Receive>

}
 80059ea:	bf00      	nop
 80059ec:	3708      	adds	r7, #8
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	20000444 	.word	0x20000444
 80059f8:	20000000 	.word	0x20000000
 80059fc:	20000204 	.word	0x20000204

08005a00 <writeByte>:

void writeByte(uint8_t addr, uint8_t data){
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af02      	add	r7, sp, #8
 8005a06:	4603      	mov	r3, r0
 8005a08:	460a      	mov	r2, r1
 8005a0a:	71fb      	strb	r3, [r7, #7]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	71bb      	strb	r3, [r7, #6]
	buff[0] = addr;
 8005a10:	4a0a      	ldr	r2, [pc, #40]	; (8005a3c <writeByte+0x3c>)
 8005a12:	79fb      	ldrb	r3, [r7, #7]
 8005a14:	7013      	strb	r3, [r2, #0]
	buff[1] = data;
 8005a16:	4a09      	ldr	r2, [pc, #36]	; (8005a3c <writeByte+0x3c>)
 8005a18:	79bb      	ldrb	r3, [r7, #6]
 8005a1a:	7053      	strb	r3, [r2, #1]
	HAL_I2C_Master_Transmit(&hi2c1, ICMAddr << 1, buff, 2, 20);
 8005a1c:	4b08      	ldr	r3, [pc, #32]	; (8005a40 <writeByte+0x40>)
 8005a1e:	781b      	ldrb	r3, [r3, #0]
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	005b      	lsls	r3, r3, #1
 8005a24:	b299      	uxth	r1, r3
 8005a26:	2314      	movs	r3, #20
 8005a28:	9300      	str	r3, [sp, #0]
 8005a2a:	2302      	movs	r3, #2
 8005a2c:	4a03      	ldr	r2, [pc, #12]	; (8005a3c <writeByte+0x3c>)
 8005a2e:	4805      	ldr	r0, [pc, #20]	; (8005a44 <writeByte+0x44>)
 8005a30:	f001 fec0 	bl	80077b4 <HAL_I2C_Master_Transmit>
}
 8005a34:	bf00      	nop
 8005a36:	3708      	adds	r7, #8
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}
 8005a3c:	20000444 	.word	0x20000444
 8005a40:	20000000 	.word	0x20000000
 8005a44:	20000204 	.word	0x20000204

08005a48 <gyroStart>:

void gyroStart(){
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	af00      	add	r7, sp, #0
	writeByte(0x07, 0x07);
 8005a4c:	2107      	movs	r1, #7
 8005a4e:	2007      	movs	r0, #7
 8005a50:	f7ff ffd6 	bl	8005a00 <writeByte>
	osDelayUntil(10);
 8005a54:	200a      	movs	r0, #10
 8005a56:	f007 fbb9 	bl	800d1cc <osDelayUntil>

	writeByte(0x07, 0x00);
 8005a5a:	2100      	movs	r1, #0
 8005a5c:	2007      	movs	r0, #7
 8005a5e:	f7ff ffcf 	bl	8005a00 <writeByte>
	osDelayUntil(10);
 8005a62:	200a      	movs	r0, #10
 8005a64:	f007 fbb2 	bl	800d1cc <osDelayUntil>
}
 8005a68:	bf00      	nop
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <gyroInit>:


void gyroInit(){
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	af00      	add	r7, sp, #0

	writeByte(0x06, 0x00);
 8005a70:	2100      	movs	r1, #0
 8005a72:	2006      	movs	r0, #6
 8005a74:	f7ff ffc4 	bl	8005a00 <writeByte>
	osDelayUntil(10);
 8005a78:	200a      	movs	r0, #10
 8005a7a:	f007 fba7 	bl	800d1cc <osDelayUntil>
	writeByte(0x03, 0x80);
 8005a7e:	2180      	movs	r1, #128	; 0x80
 8005a80:	2003      	movs	r0, #3
 8005a82:	f7ff ffbd 	bl	8005a00 <writeByte>
	osDelayUntil(10);
 8005a86:	200a      	movs	r0, #10
 8005a88:	f007 fba0 	bl	800d1cc <osDelayUntil>
	writeByte(0x07, 0x07);
 8005a8c:	2107      	movs	r1, #7
 8005a8e:	2007      	movs	r0, #7
 8005a90:	f7ff ffb6 	bl	8005a00 <writeByte>
	osDelayUntil(10);
 8005a94:	200a      	movs	r0, #10
 8005a96:	f007 fb99 	bl	800d1cc <osDelayUntil>
	writeByte(0x06, 0x01);
 8005a9a:	2101      	movs	r1, #1
 8005a9c:	2006      	movs	r0, #6
 8005a9e:	f7ff ffaf 	bl	8005a00 <writeByte>
	osDelayUntil(10);
 8005aa2:	200a      	movs	r0, #10
 8005aa4:	f007 fb92 	bl	800d1cc <osDelayUntil>
	writeByte(0x7F, 0x20);
 8005aa8:	2120      	movs	r1, #32
 8005aaa:	207f      	movs	r0, #127	; 0x7f
 8005aac:	f7ff ffa8 	bl	8005a00 <writeByte>
	osDelayUntil(10);
 8005ab0:	200a      	movs	r0, #10
 8005ab2:	f007 fb8b 	bl	800d1cc <osDelayUntil>
	writeByte(0x01, 0x2F);
 8005ab6:	212f      	movs	r1, #47	; 0x2f
 8005ab8:	2001      	movs	r0, #1
 8005aba:	f7ff ffa1 	bl	8005a00 <writeByte>
	osDelayUntil(10);
 8005abe:	200a      	movs	r0, #10
 8005ac0:	f007 fb84 	bl	800d1cc <osDelayUntil>
	writeByte(0x0, 0x00);
 8005ac4:	2100      	movs	r1, #0
 8005ac6:	2000      	movs	r0, #0
 8005ac8:	f7ff ff9a 	bl	8005a00 <writeByte>
	osDelayUntil(10);
 8005acc:	200a      	movs	r0, #10
 8005ace:	f007 fb7d 	bl	800d1cc <osDelayUntil>
	writeByte(0x7F, 0x00);
 8005ad2:	2100      	movs	r1, #0
 8005ad4:	207f      	movs	r0, #127	; 0x7f
 8005ad6:	f7ff ff93 	bl	8005a00 <writeByte>
	osDelayUntil(10);
 8005ada:	200a      	movs	r0, #10
 8005adc:	f007 fb76 	bl	800d1cc <osDelayUntil>
	writeByte(0x07, 0x00);
 8005ae0:	2100      	movs	r1, #0
 8005ae2:	2007      	movs	r0, #7
 8005ae4:	f7ff ff8c 	bl	8005a00 <writeByte>
	osDelayUntil(10);
 8005ae8:	200a      	movs	r0, #10
 8005aea:	f007 fb6f 	bl	800d1cc <osDelayUntil>

}
 8005aee:	bf00      	nop
 8005af0:	bd80      	pop	{r7, pc}
	...

08005af4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b08e      	sub	sp, #56	; 0x38
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint8_t instrBuffer[40], angle;
	uint16_t i = 0;
 8005afc:	2300      	movs	r3, #0
 8005afe:	86fb      	strh	r3, [r7, #54]	; 0x36
	HAL_UART_Receive_IT(&huart3,(uint8_t *) aRxBuffer, 1);
 8005b00:	2201      	movs	r2, #1
 8005b02:	4990      	ldr	r1, [pc, #576]	; (8005d44 <StartDefaultTask+0x250>)
 8005b04:	4890      	ldr	r0, [pc, #576]	; (8005d48 <StartDefaultTask+0x254>)
 8005b06:	f006 fa9c 	bl	800c042 <HAL_UART_Receive_IT>


	moving = 0;
 8005b0a:	4b90      	ldr	r3, [pc, #576]	; (8005d4c <StartDefaultTask+0x258>)
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	701a      	strb	r2, [r3, #0]
	cmd = data = newCmdReceived = 0;
 8005b10:	4b8f      	ldr	r3, [pc, #572]	; (8005d50 <StartDefaultTask+0x25c>)
 8005b12:	2200      	movs	r2, #0
 8005b14:	701a      	strb	r2, [r3, #0]
 8005b16:	4b8f      	ldr	r3, [pc, #572]	; (8005d54 <StartDefaultTask+0x260>)
 8005b18:	2200      	movs	r2, #0
 8005b1a:	601a      	str	r2, [r3, #0]
 8005b1c:	4b8d      	ldr	r3, [pc, #564]	; (8005d54 <StartDefaultTask+0x260>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	b2da      	uxtb	r2, r3
 8005b22:	4b8d      	ldr	r3, [pc, #564]	; (8005d58 <StartDefaultTask+0x264>)
 8005b24:	701a      	strb	r2, [r3, #0]
  /* Infinite loop */
  for(;;)
  {

	  //Toggle LED just to see if the code is running
	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8005b26:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005b2a:	488c      	ldr	r0, [pc, #560]	; (8005d5c <StartDefaultTask+0x268>)
 8005b2c:	f001 fce3 	bl	80074f6 <HAL_GPIO_TogglePin>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8005b30:	210c      	movs	r1, #12
 8005b32:	488b      	ldr	r0, [pc, #556]	; (8005d60 <StartDefaultTask+0x26c>)
 8005b34:	f004 fd7c 	bl	800a630 <HAL_TIM_PWM_Start>

	htim1.Instance -> CCR4 = STRAIGHT; //centre
 8005b38:	4b89      	ldr	r3, [pc, #548]	; (8005d60 <StartDefaultTask+0x26c>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2295      	movs	r2, #149	; 0x95
 8005b3e:	641a      	str	r2, [r3, #64]	; 0x40
	// 1: forward
	// 2: left
	// 3: right
	// 4: reverse
	// 5: shortest path
	if (newCmdReceived == 1)
 8005b40:	4b83      	ldr	r3, [pc, #524]	; (8005d50 <StartDefaultTask+0x25c>)
 8005b42:	781b      	ldrb	r3, [r3, #0]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	f040 80f9 	bne.w	8005d3c <StartDefaultTask+0x248>
	{
		newCmdReceived = 0;
 8005b4a:	4b81      	ldr	r3, [pc, #516]	; (8005d50 <StartDefaultTask+0x25c>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	701a      	strb	r2, [r3, #0]
//		sprintf(instrBuffer, "d: %d\0", data);
//		sendToRPI(instrBuffer);
//		OLED_ShowString(10, 30, instrBuffer);
//		OLED_Refresh_Gram();
//		cmd = 'w';
		switch(cmd)
 8005b50:	4b81      	ldr	r3, [pc, #516]	; (8005d58 <StartDefaultTask+0x264>)
 8005b52:	781b      	ldrb	r3, [r3, #0]
 8005b54:	3b4c      	subs	r3, #76	; 0x4c
 8005b56:	2b2c      	cmp	r3, #44	; 0x2c
 8005b58:	f200 80ec 	bhi.w	8005d34 <StartDefaultTask+0x240>
 8005b5c:	a201      	add	r2, pc, #4	; (adr r2, 8005b64 <StartDefaultTask+0x70>)
 8005b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b62:	bf00      	nop
 8005b64:	08005c89 	.word	0x08005c89
 8005b68:	08005d35 	.word	0x08005d35
 8005b6c:	08005d35 	.word	0x08005d35
 8005b70:	08005d35 	.word	0x08005d35
 8005b74:	08005d35 	.word	0x08005d35
 8005b78:	08005d35 	.word	0x08005d35
 8005b7c:	08005c95 	.word	0x08005c95
 8005b80:	08005d35 	.word	0x08005d35
 8005b84:	08005d11 	.word	0x08005d11
 8005b88:	08005d35 	.word	0x08005d35
 8005b8c:	08005d35 	.word	0x08005d35
 8005b90:	08005d35 	.word	0x08005d35
 8005b94:	08005caf 	.word	0x08005caf
 8005b98:	08005d23 	.word	0x08005d23
 8005b9c:	08005d35 	.word	0x08005d35
 8005ba0:	08005d35 	.word	0x08005d35
 8005ba4:	08005d35 	.word	0x08005d35
 8005ba8:	08005d35 	.word	0x08005d35
 8005bac:	08005d35 	.word	0x08005d35
 8005bb0:	08005d35 	.word	0x08005d35
 8005bb4:	08005d35 	.word	0x08005d35
 8005bb8:	08005c6d 	.word	0x08005c6d
 8005bbc:	08005d35 	.word	0x08005d35
 8005bc0:	08005d35 	.word	0x08005d35
 8005bc4:	08005c7b 	.word	0x08005c7b
 8005bc8:	08005d35 	.word	0x08005d35
 8005bcc:	08005d35 	.word	0x08005d35
 8005bd0:	08005d35 	.word	0x08005d35
 8005bd4:	08005d35 	.word	0x08005d35
 8005bd8:	08005d35 	.word	0x08005d35
 8005bdc:	08005d35 	.word	0x08005d35
 8005be0:	08005d35 	.word	0x08005d35
 8005be4:	08005c37 	.word	0x08005c37
 8005be8:	08005d35 	.word	0x08005d35
 8005bec:	08005d35 	.word	0x08005d35
 8005bf0:	08005d35 	.word	0x08005d35
 8005bf4:	08005cbd 	.word	0x08005cbd
 8005bf8:	08005d35 	.word	0x08005d35
 8005bfc:	08005c43 	.word	0x08005c43
 8005c00:	08005c4f 	.word	0x08005c4f
 8005c04:	08005cf3 	.word	0x08005cf3
 8005c08:	08005cdb 	.word	0x08005cdb
 8005c0c:	08005d35 	.word	0x08005d35
 8005c10:	08005c19 	.word	0x08005c19
 8005c14:	08005ca1 	.word	0x08005ca1
		{
		case 'w':
			moveGyroPID(data, 1);
 8005c18:	4b4e      	ldr	r3, [pc, #312]	; (8005d54 <StartDefaultTask+0x260>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	ee07 3a90 	vmov	s15, r3
 8005c20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c24:	2001      	movs	r0, #1
 8005c26:	eeb0 0a67 	vmov.f32	s0, s15
 8005c2a:	f7fe f8f9 	bl	8003e20 <moveGyroPID>
//			moveGyroPIDOld(10,1);
//			gyro_move(data, 1);
//			sendToRPI("Forward done!f\n\0");
			sendToRPI("RPI:d");
 8005c2e:	484d      	ldr	r0, [pc, #308]	; (8005d64 <StartDefaultTask+0x270>)
 8005c30:	f7fe f8e0 	bl	8003df4 <sendToRPI>
			break;
 8005c34:	e07f      	b.n	8005d36 <StartDefaultTask+0x242>
		case 'l':
//			turn(1, 1);
			left90();
 8005c36:	f7ff faa5 	bl	8005184 <left90>
//			sendToRPI("Left done!\0");
			sendToRPI("RPI:d");
 8005c3a:	484a      	ldr	r0, [pc, #296]	; (8005d64 <StartDefaultTask+0x270>)
 8005c3c:	f7fe f8da 	bl	8003df4 <sendToRPI>
			break;
 8005c40:	e079      	b.n	8005d36 <StartDefaultTask+0x242>
		case 'r':
//			turn(0, 1);
			right90();
 8005c42:	f7ff fb2d 	bl	80052a0 <right90>
//			sendToRPI("Right done!\0");
			sendToRPI("RPI:d");
 8005c46:	4847      	ldr	r0, [pc, #284]	; (8005d64 <StartDefaultTask+0x270>)
 8005c48:	f7fe f8d4 	bl	8003df4 <sendToRPI>
			break;
 8005c4c:	e073      	b.n	8005d36 <StartDefaultTask+0x242>
		case 's':
			moveGyroPIDOld(data, 0);
 8005c4e:	4b41      	ldr	r3, [pc, #260]	; (8005d54 <StartDefaultTask+0x260>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	ee07 3a90 	vmov	s15, r3
 8005c56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005c5a:	2000      	movs	r0, #0
 8005c5c:	eeb0 0a67 	vmov.f32	s0, s15
 8005c60:	f7fe fbea 	bl	8004438 <moveGyroPIDOld>
//			moveGyroPIDOld(10, 0);
//			sendToRPI("Reverse done!\0");
			sendToRPI("RPI:d");
 8005c64:	483f      	ldr	r0, [pc, #252]	; (8005d64 <StartDefaultTask+0x270>)
 8005c66:	f7fe f8c5 	bl	8003df4 <sendToRPI>
			break;
 8005c6a:	e064      	b.n	8005d36 <StartDefaultTask+0x242>
		case 'a':
			spotTurn(1);
 8005c6c:	2001      	movs	r0, #1
 8005c6e:	f7ff fb99 	bl	80053a4 <spotTurn>
			sendToRPI("RPI:d");
 8005c72:	483c      	ldr	r0, [pc, #240]	; (8005d64 <StartDefaultTask+0x270>)
 8005c74:	f7fe f8be 	bl	8003df4 <sendToRPI>
			break;
 8005c78:	e05d      	b.n	8005d36 <StartDefaultTask+0x242>
		case 'd':
			spotTurn(0);
 8005c7a:	2000      	movs	r0, #0
 8005c7c:	f7ff fb92 	bl	80053a4 <spotTurn>
			sendToRPI("RPI:d");
 8005c80:	4838      	ldr	r0, [pc, #224]	; (8005d64 <StartDefaultTask+0x270>)
 8005c82:	f7fe f8b7 	bl	8003df4 <sendToRPI>
			break;
 8005c86:	e056      	b.n	8005d36 <StartDefaultTask+0x242>
		case 'L':
			bLeft90();
 8005c88:	f7ff f972 	bl	8004f70 <bLeft90>
//			sendToRPI("Reverse Left done!\0");
			sendToRPI("RPI:d");
 8005c8c:	4835      	ldr	r0, [pc, #212]	; (8005d64 <StartDefaultTask+0x270>)
 8005c8e:	f7fe f8b1 	bl	8003df4 <sendToRPI>
			break;
 8005c92:	e050      	b.n	8005d36 <StartDefaultTask+0x242>
		case 'R':
			bRight90();
 8005c94:	f7ff f9f0 	bl	8005078 <bRight90>
//			sendToRPI("Reverse Right done!\0");
			sendToRPI("RPI:d");
 8005c98:	4832      	ldr	r0, [pc, #200]	; (8005d64 <StartDefaultTask+0x270>)
 8005c9a:	f7fe f8ab 	bl	8003df4 <sendToRPI>
			break;
 8005c9e:	e04a      	b.n	8005d36 <StartDefaultTask+0x242>
		case 'x':
			spotTurn(1); //spotTurn left
 8005ca0:	2001      	movs	r0, #1
 8005ca2:	f7ff fb7f 	bl	80053a4 <spotTurn>
			sendToRPI("RPI:d");
 8005ca6:	482f      	ldr	r0, [pc, #188]	; (8005d64 <StartDefaultTask+0x270>)
 8005ca8:	f7fe f8a4 	bl	8003df4 <sendToRPI>
			break;
 8005cac:	e043      	b.n	8005d36 <StartDefaultTask+0x242>
		case 'X':
			spotTurn(0); //spotTurn right
 8005cae:	2000      	movs	r0, #0
 8005cb0:	f7ff fb78 	bl	80053a4 <spotTurn>
			sendToRPI("RPI:d");
 8005cb4:	482b      	ldr	r0, [pc, #172]	; (8005d64 <StartDefaultTask+0x270>)
 8005cb6:	f7fe f89d 	bl	8003df4 <sendToRPI>
			break;
 8005cba:	e03c      	b.n	8005d36 <StartDefaultTask+0x242>
		case 'p': // take photo
			sendToRPI("RPI:d");
 8005cbc:	4829      	ldr	r0, [pc, #164]	; (8005d64 <StartDefaultTask+0x270>)
 8005cbe:	f7fe f899 	bl	8003df4 <sendToRPI>
			osDelay(1000);
 8005cc2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005cc6:	f007 fa66 	bl	800d196 <osDelay>
			sendToRPI("RPI:s"); // command for rpi to take photo
 8005cca:	4827      	ldr	r0, [pc, #156]	; (8005d68 <StartDefaultTask+0x274>)
 8005ccc:	f7fe f892 	bl	8003df4 <sendToRPI>
			osDelay(1000);
 8005cd0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005cd4:	f007 fa5f 	bl	800d196 <osDelay>
			break;
 8005cd8:	e02d      	b.n	8005d36 <StartDefaultTask+0x242>
		case 'u':
			moveUltra();
 8005cda:	f7fd f877 	bl	8002dcc <moveUltra>
			sendToRPI("RPI:d");
 8005cde:	4821      	ldr	r0, [pc, #132]	; (8005d64 <StartDefaultTask+0x270>)
 8005ce0:	f7fe f888 	bl	8003df4 <sendToRPI>
			osDelay(50);
 8005ce4:	2032      	movs	r0, #50	; 0x32
 8005ce6:	f007 fa56 	bl	800d196 <osDelay>
			sendToRPI("RPI:s"); // command for rpi to take photo
 8005cea:	481f      	ldr	r0, [pc, #124]	; (8005d68 <StartDefaultTask+0x274>)
 8005cec:	f7fe f882 	bl	8003df4 <sendToRPI>
//			osDelay(1000);
			break;
 8005cf0:	e021      	b.n	8005d36 <StartDefaultTask+0x242>
		case 't': // tln or trn
			task2A(data);
 8005cf2:	4b18      	ldr	r3, [pc, #96]	; (8005d54 <StartDefaultTask+0x260>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f7fb fe96 	bl	8001a28 <task2A>
			sendToRPI("RPI:d");
 8005cfc:	4819      	ldr	r0, [pc, #100]	; (8005d64 <StartDefaultTask+0x270>)
 8005cfe:	f7fe f879 	bl	8003df4 <sendToRPI>
			osDelay(50);
 8005d02:	2032      	movs	r0, #50	; 0x32
 8005d04:	f007 fa47 	bl	800d196 <osDelay>
			sendToRPI("RPI:s"); // command for rpi to take photo
 8005d08:	4817      	ldr	r0, [pc, #92]	; (8005d68 <StartDefaultTask+0x274>)
 8005d0a:	f7fe f873 	bl	8003df4 <sendToRPI>
//			osDelay(1000);
			break;
 8005d0e:	e012      	b.n	8005d36 <StartDefaultTask+0x242>
		case 'T': // when first obstacle goes right-> Tln or Trn
			task2A2(data);
 8005d10:	4b10      	ldr	r3, [pc, #64]	; (8005d54 <StartDefaultTask+0x260>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4618      	mov	r0, r3
 8005d16:	f7fc f873 	bl	8001e00 <task2A2>
			sendToRPI("RPI:d");
 8005d1a:	4812      	ldr	r0, [pc, #72]	; (8005d64 <StartDefaultTask+0x270>)
 8005d1c:	f7fe f86a 	bl	8003df4 <sendToRPI>
			break;
 8005d20:	e009      	b.n	8005d36 <StartDefaultTask+0x242>
		case 'Y': // when first obstacle goes left-> Yln or Yrn
			task2A2L(data);
 8005d22:	4b0c      	ldr	r3, [pc, #48]	; (8005d54 <StartDefaultTask+0x260>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fc fc62 	bl	80025f0 <task2A2L>
			sendToRPI("RPI:d");
 8005d2c:	480d      	ldr	r0, [pc, #52]	; (8005d64 <StartDefaultTask+0x270>)
 8005d2e:	f7fe f861 	bl	8003df4 <sendToRPI>
			break;
 8005d32:	e000      	b.n	8005d36 <StartDefaultTask+0x242>
		default:
			break;
 8005d34:	bf00      	nop
		}

		data = 0;
 8005d36:	4b07      	ldr	r3, [pc, #28]	; (8005d54 <StartDefaultTask+0x260>)
 8005d38:	2200      	movs	r2, #0
 8005d3a:	601a      	str	r2, [r3, #0]
	}
	osDelay(50);
 8005d3c:	2032      	movs	r0, #50	; 0x32
 8005d3e:	f007 fa2a 	bl	800d196 <osDelay>
	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8005d42:	e6f0      	b.n	8005b26 <StartDefaultTask+0x32>
 8005d44:	20000428 	.word	0x20000428
 8005d48:	200003c0 	.word	0x200003c0
 8005d4c:	20000414 	.word	0x20000414
 8005d50:	20000429 	.word	0x20000429
 8005d54:	2000042c 	.word	0x2000042c
 8005d58:	2000042a 	.word	0x2000042a
 8005d5c:	40021000 	.word	0x40021000
 8005d60:	20000258 	.word	0x20000258
 8005d64:	080145e4 	.word	0x080145e4
 8005d68:	080145ec 	.word	0x080145ec

08005d6c <oled_show>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_oled_show */
void oled_show(void *argument)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b083      	sub	sp, #12
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN oled_show */
  /* Infinite loop */


	for(;;)
 8005d74:	e7fe      	b.n	8005d74 <oled_show+0x8>
	...

08005d78 <gyro_read>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_gyro_read */
void gyro_read(void *argument)
{
 8005d78:	b5b0      	push	{r4, r5, r7, lr}
 8005d7a:	b090      	sub	sp, #64	; 0x40
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN gyro_read */
  /* Infinite loop */
  uint8_t val[2] = {0,0};
 8005d80:	2300      	movs	r3, #0
 8005d82:	863b      	strh	r3, [r7, #48]	; 0x30
  uint16_t offset_show[20];
  int16_t angularSpeed = 0;
 8005d84:	2300      	movs	r3, #0
 8005d86:	877b      	strh	r3, [r7, #58]	; 0x3a
  uint32_t tick = 0;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  int dir, offset;
  offset = 0;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	637b      	str	r3, [r7, #52]	; 0x34

  gyroInit();
 8005d90:	f7ff fe6c 	bl	8005a6c <gyroInit>
  gyroStart();
 8005d94:	f7ff fe58 	bl	8005a48 <gyroStart>
  tick = HAL_GetTick();
 8005d98:	f001 f816 	bl	8006dc8 <HAL_GetTick>
 8005d9c:	63f8      	str	r0, [r7, #60]	; 0x3c
  osDelayUntil(10);
 8005d9e:	200a      	movs	r0, #10
 8005da0:	f007 fa14 	bl	800d1cc <osDelayUntil>
  actualAngle=0;
 8005da4:	4966      	ldr	r1, [pc, #408]	; (8005f40 <gyro_read+0x1c8>)
 8005da6:	f04f 0200 	mov.w	r2, #0
 8005daa:	f04f 0300 	mov.w	r3, #0
 8005dae:	e9c1 2300 	strd	r2, r3, [r1]

  for(;;)
  {

	  if(HAL_GetTick() - tick >= 100L)
 8005db2:	f001 f809 	bl	8006dc8 <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	2b63      	cmp	r3, #99	; 0x63
 8005dbe:	d9f8      	bls.n	8005db2 <gyro_read+0x3a>
	  {

		  //read gyro value Z-axis
		  readByte(0x37, val);
 8005dc0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005dc4:	4619      	mov	r1, r3
 8005dc6:	2037      	movs	r0, #55	; 0x37
 8005dc8:	f7ff fdee 	bl	80059a8 <readByte>
		  //Angle per >100 ticks
		  angularSpeed = (val[0] << 8) | val[1];
 8005dcc:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005dd0:	021b      	lsls	r3, r3, #8
 8005dd2:	b21a      	sxth	r2, r3
 8005dd4:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8005dd8:	b21b      	sxth	r3, r3
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	877b      	strh	r3, [r7, #58]	; 0x3a


		  if(moving || moveStraight)
 8005dde:	4b59      	ldr	r3, [pc, #356]	; (8005f44 <gyro_read+0x1cc>)
 8005de0:	781b      	ldrb	r3, [r3, #0]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d104      	bne.n	8005df0 <gyro_read+0x78>
 8005de6:	4b58      	ldr	r3, [pc, #352]	; (8005f48 <gyro_read+0x1d0>)
 8005de8:	781b      	ldrb	r3, [r3, #0]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	f000 8095 	beq.w	8005f1a <gyro_read+0x1a2>
		  {
//			  actualAngle += (double)(angularSpeed + 0.5)*((HAL_GetTick() - tick)/16400.0)*1.02;
			  totalAngle += (double)(angularSpeed + 0.5)*((HAL_GetTick() - tick)/16400.0)*1.02;
 8005df0:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8005df4:	4618      	mov	r0, r3
 8005df6:	f7fa fb95 	bl	8000524 <__aeabi_i2d>
 8005dfa:	f04f 0200 	mov.w	r2, #0
 8005dfe:	4b53      	ldr	r3, [pc, #332]	; (8005f4c <gyro_read+0x1d4>)
 8005e00:	f7fa fa44 	bl	800028c <__adddf3>
 8005e04:	4602      	mov	r2, r0
 8005e06:	460b      	mov	r3, r1
 8005e08:	4614      	mov	r4, r2
 8005e0a:	461d      	mov	r5, r3
 8005e0c:	f000 ffdc 	bl	8006dc8 <HAL_GetTick>
 8005e10:	4602      	mov	r2, r0
 8005e12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	4618      	mov	r0, r3
 8005e18:	f7fa fb74 	bl	8000504 <__aeabi_ui2d>
 8005e1c:	a344      	add	r3, pc, #272	; (adr r3, 8005f30 <gyro_read+0x1b8>)
 8005e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e22:	f7fa fd13 	bl	800084c <__aeabi_ddiv>
 8005e26:	4602      	mov	r2, r0
 8005e28:	460b      	mov	r3, r1
 8005e2a:	4620      	mov	r0, r4
 8005e2c:	4629      	mov	r1, r5
 8005e2e:	f7fa fbe3 	bl	80005f8 <__aeabi_dmul>
 8005e32:	4602      	mov	r2, r0
 8005e34:	460b      	mov	r3, r1
 8005e36:	4610      	mov	r0, r2
 8005e38:	4619      	mov	r1, r3
 8005e3a:	a33f      	add	r3, pc, #252	; (adr r3, 8005f38 <gyro_read+0x1c0>)
 8005e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e40:	f7fa fbda 	bl	80005f8 <__aeabi_dmul>
 8005e44:	4602      	mov	r2, r0
 8005e46:	460b      	mov	r3, r1
 8005e48:	4610      	mov	r0, r2
 8005e4a:	4619      	mov	r1, r3
 8005e4c:	4b40      	ldr	r3, [pc, #256]	; (8005f50 <gyro_read+0x1d8>)
 8005e4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e52:	f7fa fa1b 	bl	800028c <__adddf3>
 8005e56:	4602      	mov	r2, r0
 8005e58:	460b      	mov	r3, r1
 8005e5a:	493d      	ldr	r1, [pc, #244]	; (8005f50 <gyro_read+0x1d8>)
 8005e5c:	e9c1 2300 	strd	r2, r3, [r1]
			  actualAngle += (double)(angularSpeed + 0.5)*((HAL_GetTick() - tick)/16400.0)*1.02;
 8005e60:	f9b7 303a 	ldrsh.w	r3, [r7, #58]	; 0x3a
 8005e64:	4618      	mov	r0, r3
 8005e66:	f7fa fb5d 	bl	8000524 <__aeabi_i2d>
 8005e6a:	f04f 0200 	mov.w	r2, #0
 8005e6e:	4b37      	ldr	r3, [pc, #220]	; (8005f4c <gyro_read+0x1d4>)
 8005e70:	f7fa fa0c 	bl	800028c <__adddf3>
 8005e74:	4602      	mov	r2, r0
 8005e76:	460b      	mov	r3, r1
 8005e78:	4614      	mov	r4, r2
 8005e7a:	461d      	mov	r5, r3
 8005e7c:	f000 ffa4 	bl	8006dc8 <HAL_GetTick>
 8005e80:	4602      	mov	r2, r0
 8005e82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7fa fb3c 	bl	8000504 <__aeabi_ui2d>
 8005e8c:	a328      	add	r3, pc, #160	; (adr r3, 8005f30 <gyro_read+0x1b8>)
 8005e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e92:	f7fa fcdb 	bl	800084c <__aeabi_ddiv>
 8005e96:	4602      	mov	r2, r0
 8005e98:	460b      	mov	r3, r1
 8005e9a:	4620      	mov	r0, r4
 8005e9c:	4629      	mov	r1, r5
 8005e9e:	f7fa fbab 	bl	80005f8 <__aeabi_dmul>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	4610      	mov	r0, r2
 8005ea8:	4619      	mov	r1, r3
 8005eaa:	a323      	add	r3, pc, #140	; (adr r3, 8005f38 <gyro_read+0x1c0>)
 8005eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eb0:	f7fa fba2 	bl	80005f8 <__aeabi_dmul>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	4610      	mov	r0, r2
 8005eba:	4619      	mov	r1, r3
 8005ebc:	4b20      	ldr	r3, [pc, #128]	; (8005f40 <gyro_read+0x1c8>)
 8005ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec2:	f7fa f9e3 	bl	800028c <__adddf3>
 8005ec6:	4602      	mov	r2, r0
 8005ec8:	460b      	mov	r3, r1
 8005eca:	491d      	ldr	r1, [pc, #116]	; (8005f40 <gyro_read+0x1c8>)
 8005ecc:	e9c1 2300 	strd	r2, r3, [r1]

//			  if(actualAngle >= 720)
//			  {
//				  actualAngle = 0;
//			  }
			  if(totalAngle >= 720)
 8005ed0:	4b1f      	ldr	r3, [pc, #124]	; (8005f50 <gyro_read+0x1d8>)
 8005ed2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005ed6:	f04f 0200 	mov.w	r2, #0
 8005eda:	4b1e      	ldr	r3, [pc, #120]	; (8005f54 <gyro_read+0x1dc>)
 8005edc:	f7fa fe12 	bl	8000b04 <__aeabi_dcmpge>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d006      	beq.n	8005ef4 <gyro_read+0x17c>
			  {
				  totalAngle = 0;
 8005ee6:	491a      	ldr	r1, [pc, #104]	; (8005f50 <gyro_read+0x1d8>)
 8005ee8:	f04f 0200 	mov.w	r2, #0
 8005eec:	f04f 0300 	mov.w	r3, #0
 8005ef0:	e9c1 2300 	strd	r2, r3, [r1]
			  }
			  if(actualAngle >= 720)
 8005ef4:	4b12      	ldr	r3, [pc, #72]	; (8005f40 <gyro_read+0x1c8>)
 8005ef6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005efa:	f04f 0200 	mov.w	r2, #0
 8005efe:	4b15      	ldr	r3, [pc, #84]	; (8005f54 <gyro_read+0x1dc>)
 8005f00:	f7fa fe00 	bl	8000b04 <__aeabi_dcmpge>
 8005f04:	4603      	mov	r3, r0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d00e      	beq.n	8005f28 <gyro_read+0x1b0>
			  {
				  actualAngle = 0;
 8005f0a:	490d      	ldr	r1, [pc, #52]	; (8005f40 <gyro_read+0x1c8>)
 8005f0c:	f04f 0200 	mov.w	r2, #0
 8005f10:	f04f 0300 	mov.w	r3, #0
 8005f14:	e9c1 2300 	strd	r2, r3, [r1]
			  if(actualAngle >= 720)
 8005f18:	e006      	b.n	8005f28 <gyro_read+0x1b0>
			  }
		  }
		  else
		  {
			  totalAngle = 0;
 8005f1a:	490d      	ldr	r1, [pc, #52]	; (8005f50 <gyro_read+0x1d8>)
 8005f1c:	f04f 0200 	mov.w	r2, #0
 8005f20:	f04f 0300 	mov.w	r3, #0
 8005f24:	e9c1 2300 	strd	r2, r3, [r1]
//

//		  sprintf(offset_show, "angle:: %5d\0", (int)(actualAngle));
//		  OLED_ShowString(10,10, offset_show);
//		  OLED_Refresh_Gram();
		  tick = HAL_GetTick();
 8005f28:	f000 ff4e 	bl	8006dc8 <HAL_GetTick>
 8005f2c:	63f8      	str	r0, [r7, #60]	; 0x3c
	  if(HAL_GetTick() - tick >= 100L)
 8005f2e:	e740      	b.n	8005db2 <gyro_read+0x3a>
 8005f30:	00000000 	.word	0x00000000
 8005f34:	40d00400 	.word	0x40d00400
 8005f38:	851eb852 	.word	0x851eb852
 8005f3c:	3ff051eb 	.word	0x3ff051eb
 8005f40:	20000420 	.word	0x20000420
 8005f44:	20000414 	.word	0x20000414
 8005f48:	20000415 	.word	0x20000415
 8005f4c:	3fe00000 	.word	0x3fe00000
 8005f50:	20000418 	.word	0x20000418
 8005f54:	40868000 	.word	0x40868000

08005f58 <servoMotor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_servoMotor */
void servoMotor(void *argument)
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b088      	sub	sp, #32
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN servoMotor */
	uint8_t message[20];
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);   //will call callback function when interrupt is detected
 8005f60:	2100      	movs	r1, #0
 8005f62:	4806      	ldr	r0, [pc, #24]	; (8005f7c <servoMotor+0x24>)
 8005f64:	f004 fc7c 	bl	800a860 <HAL_TIM_IC_Start_IT>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8005f68:	210c      	movs	r1, #12
 8005f6a:	4805      	ldr	r0, [pc, #20]	; (8005f80 <servoMotor+0x28>)
 8005f6c:	f004 fb60 	bl	800a630 <HAL_TIM_PWM_Start>
//		osDelay(2000);
//		htim1.Instance -> CCR4 = LEFT; //left
//		osDelay(2000);
//		htim1.Instance -> CCR4 = STRAIGHT; //centre
//		osDelay(2000);
		HCSR04_Read();
 8005f70:	f7fb fc98 	bl	80018a4 <HCSR04_Read>
//		sprintf(message, "distance: %5.2f\0", Distance);
//		OLED_ShowString(10, 50, message);
//		OLED_Refresh_Gram(); //Refresh Ram
		HAL_Delay(200);
 8005f74:	20c8      	movs	r0, #200	; 0xc8
 8005f76:	f000 ff33 	bl	8006de0 <HAL_Delay>
		HCSR04_Read();
 8005f7a:	e7f9      	b.n	8005f70 <servoMotor+0x18>
 8005f7c:	200002e8 	.word	0x200002e8
 8005f80:	20000258 	.word	0x20000258

08005f84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005f84:	b480      	push	{r7}
 8005f86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005f88:	b672      	cpsid	i
}
 8005f8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005f8c:	e7fe      	b.n	8005f8c <Error_Handler+0x8>
	...

08005f90 <OLED_Refresh_Gram>:

#include "../../PeripheralDriver/Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b082      	sub	sp, #8
 8005f94:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8005f96:	2300      	movs	r3, #0
 8005f98:	71fb      	strb	r3, [r7, #7]
 8005f9a:	e026      	b.n	8005fea <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 8005f9c:	79fb      	ldrb	r3, [r7, #7]
 8005f9e:	3b50      	subs	r3, #80	; 0x50
 8005fa0:	b2db      	uxtb	r3, r3
 8005fa2:	2100      	movs	r1, #0
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f000 f82b 	bl	8006000 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 8005faa:	2100      	movs	r1, #0
 8005fac:	2000      	movs	r0, #0
 8005fae:	f000 f827 	bl	8006000 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 8005fb2:	2100      	movs	r1, #0
 8005fb4:	2010      	movs	r0, #16
 8005fb6:	f000 f823 	bl	8006000 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 8005fba:	2300      	movs	r3, #0
 8005fbc:	71bb      	strb	r3, [r7, #6]
 8005fbe:	e00d      	b.n	8005fdc <OLED_Refresh_Gram+0x4c>
 8005fc0:	79ba      	ldrb	r2, [r7, #6]
 8005fc2:	79fb      	ldrb	r3, [r7, #7]
 8005fc4:	490d      	ldr	r1, [pc, #52]	; (8005ffc <OLED_Refresh_Gram+0x6c>)
 8005fc6:	00d2      	lsls	r2, r2, #3
 8005fc8:	440a      	add	r2, r1
 8005fca:	4413      	add	r3, r2
 8005fcc:	781b      	ldrb	r3, [r3, #0]
 8005fce:	2101      	movs	r1, #1
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f000 f815 	bl	8006000 <OLED_WR_Byte>
 8005fd6:	79bb      	ldrb	r3, [r7, #6]
 8005fd8:	3301      	adds	r3, #1
 8005fda:	71bb      	strb	r3, [r7, #6]
 8005fdc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	daed      	bge.n	8005fc0 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8005fe4:	79fb      	ldrb	r3, [r7, #7]
 8005fe6:	3301      	adds	r3, #1
 8005fe8:	71fb      	strb	r3, [r7, #7]
 8005fea:	79fb      	ldrb	r3, [r7, #7]
 8005fec:	2b07      	cmp	r3, #7
 8005fee:	d9d5      	bls.n	8005f9c <OLED_Refresh_Gram+0xc>
	}   
}
 8005ff0:	bf00      	nop
 8005ff2:	bf00      	nop
 8005ff4:	3708      	adds	r7, #8
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	2000045c 	.word	0x2000045c

08006000 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	4603      	mov	r3, r0
 8006008:	460a      	mov	r2, r1
 800600a:	71fb      	strb	r3, [r7, #7]
 800600c:	4613      	mov	r3, r2
 800600e:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 8006010:	79bb      	ldrb	r3, [r7, #6]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d006      	beq.n	8006024 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8006016:	2201      	movs	r2, #1
 8006018:	f44f 7180 	mov.w	r1, #256	; 0x100
 800601c:	481c      	ldr	r0, [pc, #112]	; (8006090 <OLED_WR_Byte+0x90>)
 800601e:	f001 fa51 	bl	80074c4 <HAL_GPIO_WritePin>
 8006022:	e005      	b.n	8006030 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 8006024:	2200      	movs	r2, #0
 8006026:	f44f 7180 	mov.w	r1, #256	; 0x100
 800602a:	4819      	ldr	r0, [pc, #100]	; (8006090 <OLED_WR_Byte+0x90>)
 800602c:	f001 fa4a 	bl	80074c4 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 8006030:	2300      	movs	r3, #0
 8006032:	73fb      	strb	r3, [r7, #15]
 8006034:	e01e      	b.n	8006074 <OLED_WR_Byte+0x74>
	{			  
		OLED_SCLK_Clr();
 8006036:	2200      	movs	r2, #0
 8006038:	2120      	movs	r1, #32
 800603a:	4815      	ldr	r0, [pc, #84]	; (8006090 <OLED_WR_Byte+0x90>)
 800603c:	f001 fa42 	bl	80074c4 <HAL_GPIO_WritePin>
		if(dat&0x80)
 8006040:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006044:	2b00      	cmp	r3, #0
 8006046:	da05      	bge.n	8006054 <OLED_WR_Byte+0x54>
		   OLED_SDIN_Set();
 8006048:	2201      	movs	r2, #1
 800604a:	2140      	movs	r1, #64	; 0x40
 800604c:	4810      	ldr	r0, [pc, #64]	; (8006090 <OLED_WR_Byte+0x90>)
 800604e:	f001 fa39 	bl	80074c4 <HAL_GPIO_WritePin>
 8006052:	e004      	b.n	800605e <OLED_WR_Byte+0x5e>
		else 
		   OLED_SDIN_Clr();
 8006054:	2200      	movs	r2, #0
 8006056:	2140      	movs	r1, #64	; 0x40
 8006058:	480d      	ldr	r0, [pc, #52]	; (8006090 <OLED_WR_Byte+0x90>)
 800605a:	f001 fa33 	bl	80074c4 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 800605e:	2201      	movs	r2, #1
 8006060:	2120      	movs	r1, #32
 8006062:	480b      	ldr	r0, [pc, #44]	; (8006090 <OLED_WR_Byte+0x90>)
 8006064:	f001 fa2e 	bl	80074c4 <HAL_GPIO_WritePin>
		dat<<=1;   
 8006068:	79fb      	ldrb	r3, [r7, #7]
 800606a:	005b      	lsls	r3, r3, #1
 800606c:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 800606e:	7bfb      	ldrb	r3, [r7, #15]
 8006070:	3301      	adds	r3, #1
 8006072:	73fb      	strb	r3, [r7, #15]
 8006074:	7bfb      	ldrb	r3, [r7, #15]
 8006076:	2b07      	cmp	r3, #7
 8006078:	d9dd      	bls.n	8006036 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 800607a:	2201      	movs	r2, #1
 800607c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006080:	4803      	ldr	r0, [pc, #12]	; (8006090 <OLED_WR_Byte+0x90>)
 8006082:	f001 fa1f 	bl	80074c4 <HAL_GPIO_WritePin>
} 
 8006086:	bf00      	nop
 8006088:	3710      	adds	r7, #16
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}
 800608e:	bf00      	nop
 8006090:	40021000 	.word	0x40021000

08006094 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8006094:	b580      	push	{r7, lr}
 8006096:	b082      	sub	sp, #8
 8006098:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 800609a:	2300      	movs	r3, #0
 800609c:	71fb      	strb	r3, [r7, #7]
 800609e:	e014      	b.n	80060ca <OLED_Clear+0x36>
 80060a0:	2300      	movs	r3, #0
 80060a2:	71bb      	strb	r3, [r7, #6]
 80060a4:	e00a      	b.n	80060bc <OLED_Clear+0x28>
 80060a6:	79ba      	ldrb	r2, [r7, #6]
 80060a8:	79fb      	ldrb	r3, [r7, #7]
 80060aa:	490c      	ldr	r1, [pc, #48]	; (80060dc <OLED_Clear+0x48>)
 80060ac:	00d2      	lsls	r2, r2, #3
 80060ae:	440a      	add	r2, r1
 80060b0:	4413      	add	r3, r2
 80060b2:	2200      	movs	r2, #0
 80060b4:	701a      	strb	r2, [r3, #0]
 80060b6:	79bb      	ldrb	r3, [r7, #6]
 80060b8:	3301      	adds	r3, #1
 80060ba:	71bb      	strb	r3, [r7, #6]
 80060bc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	daf0      	bge.n	80060a6 <OLED_Clear+0x12>
 80060c4:	79fb      	ldrb	r3, [r7, #7]
 80060c6:	3301      	adds	r3, #1
 80060c8:	71fb      	strb	r3, [r7, #7]
 80060ca:	79fb      	ldrb	r3, [r7, #7]
 80060cc:	2b07      	cmp	r3, #7
 80060ce:	d9e7      	bls.n	80060a0 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 80060d0:	f7ff ff5e 	bl	8005f90 <OLED_Refresh_Gram>
}
 80060d4:	bf00      	nop
 80060d6:	3708      	adds	r7, #8
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}
 80060dc:	2000045c 	.word	0x2000045c

080060e0 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b085      	sub	sp, #20
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	4603      	mov	r3, r0
 80060e8:	71fb      	strb	r3, [r7, #7]
 80060ea:	460b      	mov	r3, r1
 80060ec:	71bb      	strb	r3, [r7, #6]
 80060ee:	4613      	mov	r3, r2
 80060f0:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 80060f2:	2300      	movs	r3, #0
 80060f4:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 80060f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	db41      	blt.n	8006182 <OLED_DrawPoint+0xa2>
 80060fe:	79bb      	ldrb	r3, [r7, #6]
 8006100:	2b3f      	cmp	r3, #63	; 0x3f
 8006102:	d83e      	bhi.n	8006182 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8006104:	79bb      	ldrb	r3, [r7, #6]
 8006106:	08db      	lsrs	r3, r3, #3
 8006108:	b2db      	uxtb	r3, r3
 800610a:	f1c3 0307 	rsb	r3, r3, #7
 800610e:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8006110:	79bb      	ldrb	r3, [r7, #6]
 8006112:	f003 0307 	and.w	r3, r3, #7
 8006116:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8006118:	7b7b      	ldrb	r3, [r7, #13]
 800611a:	f1c3 0307 	rsb	r3, r3, #7
 800611e:	2201      	movs	r2, #1
 8006120:	fa02 f303 	lsl.w	r3, r2, r3
 8006124:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8006126:	797b      	ldrb	r3, [r7, #5]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d012      	beq.n	8006152 <OLED_DrawPoint+0x72>
 800612c:	79fa      	ldrb	r2, [r7, #7]
 800612e:	7bbb      	ldrb	r3, [r7, #14]
 8006130:	4917      	ldr	r1, [pc, #92]	; (8006190 <OLED_DrawPoint+0xb0>)
 8006132:	00d2      	lsls	r2, r2, #3
 8006134:	440a      	add	r2, r1
 8006136:	4413      	add	r3, r2
 8006138:	7818      	ldrb	r0, [r3, #0]
 800613a:	79fa      	ldrb	r2, [r7, #7]
 800613c:	7bbb      	ldrb	r3, [r7, #14]
 800613e:	7bf9      	ldrb	r1, [r7, #15]
 8006140:	4301      	orrs	r1, r0
 8006142:	b2c8      	uxtb	r0, r1
 8006144:	4912      	ldr	r1, [pc, #72]	; (8006190 <OLED_DrawPoint+0xb0>)
 8006146:	00d2      	lsls	r2, r2, #3
 8006148:	440a      	add	r2, r1
 800614a:	4413      	add	r3, r2
 800614c:	4602      	mov	r2, r0
 800614e:	701a      	strb	r2, [r3, #0]
 8006150:	e018      	b.n	8006184 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8006152:	79fa      	ldrb	r2, [r7, #7]
 8006154:	7bbb      	ldrb	r3, [r7, #14]
 8006156:	490e      	ldr	r1, [pc, #56]	; (8006190 <OLED_DrawPoint+0xb0>)
 8006158:	00d2      	lsls	r2, r2, #3
 800615a:	440a      	add	r2, r1
 800615c:	4413      	add	r3, r2
 800615e:	781b      	ldrb	r3, [r3, #0]
 8006160:	b25a      	sxtb	r2, r3
 8006162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006166:	43db      	mvns	r3, r3
 8006168:	b25b      	sxtb	r3, r3
 800616a:	4013      	ands	r3, r2
 800616c:	b259      	sxtb	r1, r3
 800616e:	79fa      	ldrb	r2, [r7, #7]
 8006170:	7bbb      	ldrb	r3, [r7, #14]
 8006172:	b2c8      	uxtb	r0, r1
 8006174:	4906      	ldr	r1, [pc, #24]	; (8006190 <OLED_DrawPoint+0xb0>)
 8006176:	00d2      	lsls	r2, r2, #3
 8006178:	440a      	add	r2, r1
 800617a:	4413      	add	r3, r2
 800617c:	4602      	mov	r2, r0
 800617e:	701a      	strb	r2, [r3, #0]
 8006180:	e000      	b.n	8006184 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8006182:	bf00      	nop
}
 8006184:	3714      	adds	r7, #20
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	2000045c 	.word	0x2000045c

08006194 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8006194:	b590      	push	{r4, r7, lr}
 8006196:	b085      	sub	sp, #20
 8006198:	af00      	add	r7, sp, #0
 800619a:	4604      	mov	r4, r0
 800619c:	4608      	mov	r0, r1
 800619e:	4611      	mov	r1, r2
 80061a0:	461a      	mov	r2, r3
 80061a2:	4623      	mov	r3, r4
 80061a4:	71fb      	strb	r3, [r7, #7]
 80061a6:	4603      	mov	r3, r0
 80061a8:	71bb      	strb	r3, [r7, #6]
 80061aa:	460b      	mov	r3, r1
 80061ac:	717b      	strb	r3, [r7, #5]
 80061ae:	4613      	mov	r3, r2
 80061b0:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 80061b2:	79bb      	ldrb	r3, [r7, #6]
 80061b4:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 80061b6:	797b      	ldrb	r3, [r7, #5]
 80061b8:	3b20      	subs	r3, #32
 80061ba:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 80061bc:	2300      	movs	r3, #0
 80061be:	73bb      	strb	r3, [r7, #14]
 80061c0:	e04d      	b.n	800625e <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 80061c2:	793b      	ldrb	r3, [r7, #4]
 80061c4:	2b0c      	cmp	r3, #12
 80061c6:	d10b      	bne.n	80061e0 <OLED_ShowChar+0x4c>
 80061c8:	797a      	ldrb	r2, [r7, #5]
 80061ca:	7bb9      	ldrb	r1, [r7, #14]
 80061cc:	4828      	ldr	r0, [pc, #160]	; (8006270 <OLED_ShowChar+0xdc>)
 80061ce:	4613      	mov	r3, r2
 80061d0:	005b      	lsls	r3, r3, #1
 80061d2:	4413      	add	r3, r2
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	4403      	add	r3, r0
 80061d8:	440b      	add	r3, r1
 80061da:	781b      	ldrb	r3, [r3, #0]
 80061dc:	73fb      	strb	r3, [r7, #15]
 80061de:	e007      	b.n	80061f0 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 80061e0:	797a      	ldrb	r2, [r7, #5]
 80061e2:	7bbb      	ldrb	r3, [r7, #14]
 80061e4:	4923      	ldr	r1, [pc, #140]	; (8006274 <OLED_ShowChar+0xe0>)
 80061e6:	0112      	lsls	r2, r2, #4
 80061e8:	440a      	add	r2, r1
 80061ea:	4413      	add	r3, r2
 80061ec:	781b      	ldrb	r3, [r3, #0]
 80061ee:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 80061f0:	2300      	movs	r3, #0
 80061f2:	737b      	strb	r3, [r7, #13]
 80061f4:	e02d      	b.n	8006252 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 80061f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	da07      	bge.n	800620e <OLED_ShowChar+0x7a>
 80061fe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8006202:	79b9      	ldrb	r1, [r7, #6]
 8006204:	79fb      	ldrb	r3, [r7, #7]
 8006206:	4618      	mov	r0, r3
 8006208:	f7ff ff6a 	bl	80060e0 <OLED_DrawPoint>
 800620c:	e00c      	b.n	8006228 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 800620e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006212:	2b00      	cmp	r3, #0
 8006214:	bf0c      	ite	eq
 8006216:	2301      	moveq	r3, #1
 8006218:	2300      	movne	r3, #0
 800621a:	b2db      	uxtb	r3, r3
 800621c:	461a      	mov	r2, r3
 800621e:	79b9      	ldrb	r1, [r7, #6]
 8006220:	79fb      	ldrb	r3, [r7, #7]
 8006222:	4618      	mov	r0, r3
 8006224:	f7ff ff5c 	bl	80060e0 <OLED_DrawPoint>
			temp<<=1;
 8006228:	7bfb      	ldrb	r3, [r7, #15]
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	73fb      	strb	r3, [r7, #15]
			y++;
 800622e:	79bb      	ldrb	r3, [r7, #6]
 8006230:	3301      	adds	r3, #1
 8006232:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8006234:	79ba      	ldrb	r2, [r7, #6]
 8006236:	7b3b      	ldrb	r3, [r7, #12]
 8006238:	1ad2      	subs	r2, r2, r3
 800623a:	793b      	ldrb	r3, [r7, #4]
 800623c:	429a      	cmp	r2, r3
 800623e:	d105      	bne.n	800624c <OLED_ShowChar+0xb8>
			{
				y=y0;
 8006240:	7b3b      	ldrb	r3, [r7, #12]
 8006242:	71bb      	strb	r3, [r7, #6]
				x++;
 8006244:	79fb      	ldrb	r3, [r7, #7]
 8006246:	3301      	adds	r3, #1
 8006248:	71fb      	strb	r3, [r7, #7]
				break;
 800624a:	e005      	b.n	8006258 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 800624c:	7b7b      	ldrb	r3, [r7, #13]
 800624e:	3301      	adds	r3, #1
 8006250:	737b      	strb	r3, [r7, #13]
 8006252:	7b7b      	ldrb	r3, [r7, #13]
 8006254:	2b07      	cmp	r3, #7
 8006256:	d9ce      	bls.n	80061f6 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8006258:	7bbb      	ldrb	r3, [r7, #14]
 800625a:	3301      	adds	r3, #1
 800625c:	73bb      	strb	r3, [r7, #14]
 800625e:	7bba      	ldrb	r2, [r7, #14]
 8006260:	793b      	ldrb	r3, [r7, #4]
 8006262:	429a      	cmp	r2, r3
 8006264:	d3ad      	bcc.n	80061c2 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8006266:	bf00      	nop
 8006268:	bf00      	nop
 800626a:	3714      	adds	r7, #20
 800626c:	46bd      	mov	sp, r7
 800626e:	bd90      	pop	{r4, r7, pc}
 8006270:	0801469c 	.word	0x0801469c
 8006274:	08014b10 	.word	0x08014b10

08006278 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b084      	sub	sp, #16
 800627c:	af02      	add	r7, sp, #8
 800627e:	4603      	mov	r3, r0
 8006280:	603a      	str	r2, [r7, #0]
 8006282:	71fb      	strb	r3, [r7, #7]
 8006284:	460b      	mov	r3, r1
 8006286:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8006288:	e01f      	b.n	80062ca <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800628a:	79fb      	ldrb	r3, [r7, #7]
 800628c:	2b7a      	cmp	r3, #122	; 0x7a
 800628e:	d904      	bls.n	800629a <OLED_ShowString+0x22>
 8006290:	2300      	movs	r3, #0
 8006292:	71fb      	strb	r3, [r7, #7]
 8006294:	79bb      	ldrb	r3, [r7, #6]
 8006296:	3310      	adds	r3, #16
 8006298:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800629a:	79bb      	ldrb	r3, [r7, #6]
 800629c:	2b3a      	cmp	r3, #58	; 0x3a
 800629e:	d905      	bls.n	80062ac <OLED_ShowString+0x34>
 80062a0:	2300      	movs	r3, #0
 80062a2:	71fb      	strb	r3, [r7, #7]
 80062a4:	79fb      	ldrb	r3, [r7, #7]
 80062a6:	71bb      	strb	r3, [r7, #6]
 80062a8:	f7ff fef4 	bl	8006094 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	781a      	ldrb	r2, [r3, #0]
 80062b0:	79b9      	ldrb	r1, [r7, #6]
 80062b2:	79f8      	ldrb	r0, [r7, #7]
 80062b4:	2301      	movs	r3, #1
 80062b6:	9300      	str	r3, [sp, #0]
 80062b8:	230c      	movs	r3, #12
 80062ba:	f7ff ff6b 	bl	8006194 <OLED_ShowChar>
        x+=8;
 80062be:	79fb      	ldrb	r3, [r7, #7]
 80062c0:	3308      	adds	r3, #8
 80062c2:	71fb      	strb	r3, [r7, #7]
        p++;
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	3301      	adds	r3, #1
 80062c8:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	781b      	ldrb	r3, [r3, #0]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d1db      	bne.n	800628a <OLED_ShowString+0x12>
    }  
}	 
 80062d2:	bf00      	nop
 80062d4:	bf00      	nop
 80062d6:	3708      	adds	r7, #8
 80062d8:	46bd      	mov	sp, r7
 80062da:	bd80      	pop	{r7, pc}

080062dc <OLED_Init>:

void OLED_Init(void)
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 80062e0:	f003 fc7e 	bl	8009be0 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 80062e4:	4b41      	ldr	r3, [pc, #260]	; (80063ec <OLED_Init+0x110>)
 80062e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062e8:	4a40      	ldr	r2, [pc, #256]	; (80063ec <OLED_Init+0x110>)
 80062ea:	f023 0301 	bic.w	r3, r3, #1
 80062ee:	6713      	str	r3, [r2, #112]	; 0x70
 80062f0:	4b3e      	ldr	r3, [pc, #248]	; (80063ec <OLED_Init+0x110>)
 80062f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062f4:	4a3d      	ldr	r2, [pc, #244]	; (80063ec <OLED_Init+0x110>)
 80062f6:	f023 0304 	bic.w	r3, r3, #4
 80062fa:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 80062fc:	f003 fc84 	bl	8009c08 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8006300:	2200      	movs	r2, #0
 8006302:	2180      	movs	r1, #128	; 0x80
 8006304:	483a      	ldr	r0, [pc, #232]	; (80063f0 <OLED_Init+0x114>)
 8006306:	f001 f8dd 	bl	80074c4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800630a:	2064      	movs	r0, #100	; 0x64
 800630c:	f000 fd68 	bl	8006de0 <HAL_Delay>
	OLED_RST_Set();
 8006310:	2201      	movs	r2, #1
 8006312:	2180      	movs	r1, #128	; 0x80
 8006314:	4836      	ldr	r0, [pc, #216]	; (80063f0 <OLED_Init+0x114>)
 8006316:	f001 f8d5 	bl	80074c4 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 800631a:	2100      	movs	r1, #0
 800631c:	20ae      	movs	r0, #174	; 0xae
 800631e:	f7ff fe6f 	bl	8006000 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8006322:	2100      	movs	r1, #0
 8006324:	20d5      	movs	r0, #213	; 0xd5
 8006326:	f7ff fe6b 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 800632a:	2100      	movs	r1, #0
 800632c:	2050      	movs	r0, #80	; 0x50
 800632e:	f7ff fe67 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8006332:	2100      	movs	r1, #0
 8006334:	20a8      	movs	r0, #168	; 0xa8
 8006336:	f7ff fe63 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 800633a:	2100      	movs	r1, #0
 800633c:	203f      	movs	r0, #63	; 0x3f
 800633e:	f7ff fe5f 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8006342:	2100      	movs	r1, #0
 8006344:	20d3      	movs	r0, #211	; 0xd3
 8006346:	f7ff fe5b 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 800634a:	2100      	movs	r1, #0
 800634c:	2000      	movs	r0, #0
 800634e:	f7ff fe57 	bl	8006000 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8006352:	2100      	movs	r1, #0
 8006354:	2040      	movs	r0, #64	; 0x40
 8006356:	f7ff fe53 	bl	8006000 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 800635a:	2100      	movs	r1, #0
 800635c:	208d      	movs	r0, #141	; 0x8d
 800635e:	f7ff fe4f 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8006362:	2100      	movs	r1, #0
 8006364:	2014      	movs	r0, #20
 8006366:	f7ff fe4b 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 800636a:	2100      	movs	r1, #0
 800636c:	2020      	movs	r0, #32
 800636e:	f7ff fe47 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8006372:	2100      	movs	r1, #0
 8006374:	2002      	movs	r0, #2
 8006376:	f7ff fe43 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 800637a:	2100      	movs	r1, #0
 800637c:	20a1      	movs	r0, #161	; 0xa1
 800637e:	f7ff fe3f 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8006382:	2100      	movs	r1, #0
 8006384:	20c0      	movs	r0, #192	; 0xc0
 8006386:	f7ff fe3b 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 800638a:	2100      	movs	r1, #0
 800638c:	20da      	movs	r0, #218	; 0xda
 800638e:	f7ff fe37 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8006392:	2100      	movs	r1, #0
 8006394:	2012      	movs	r0, #18
 8006396:	f7ff fe33 	bl	8006000 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 800639a:	2100      	movs	r1, #0
 800639c:	2081      	movs	r0, #129	; 0x81
 800639e:	f7ff fe2f 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 80063a2:	2100      	movs	r1, #0
 80063a4:	20ef      	movs	r0, #239	; 0xef
 80063a6:	f7ff fe2b 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 80063aa:	2100      	movs	r1, #0
 80063ac:	20d9      	movs	r0, #217	; 0xd9
 80063ae:	f7ff fe27 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 80063b2:	2100      	movs	r1, #0
 80063b4:	20f1      	movs	r0, #241	; 0xf1
 80063b6:	f7ff fe23 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 80063ba:	2100      	movs	r1, #0
 80063bc:	20db      	movs	r0, #219	; 0xdb
 80063be:	f7ff fe1f 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 80063c2:	2100      	movs	r1, #0
 80063c4:	2030      	movs	r0, #48	; 0x30
 80063c6:	f7ff fe1b 	bl	8006000 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 80063ca:	2100      	movs	r1, #0
 80063cc:	20a4      	movs	r0, #164	; 0xa4
 80063ce:	f7ff fe17 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 80063d2:	2100      	movs	r1, #0
 80063d4:	20a6      	movs	r0, #166	; 0xa6
 80063d6:	f7ff fe13 	bl	8006000 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 80063da:	2100      	movs	r1, #0
 80063dc:	20af      	movs	r0, #175	; 0xaf
 80063de:	f7ff fe0f 	bl	8006000 <OLED_WR_Byte>
	OLED_Clear(); 
 80063e2:	f7ff fe57 	bl	8006094 <OLED_Clear>
}
 80063e6:	bf00      	nop
 80063e8:	bd80      	pop	{r7, pc}
 80063ea:	bf00      	nop
 80063ec:	40023800 	.word	0x40023800
 80063f0:	40021000 	.word	0x40021000

080063f4 <PIDController_Init>:
#include "pid.h"
#include "math.h"

void PIDController_Init(PIDController *pid) {
 80063f4:	b480      	push	{r7}
 80063f6:	b083      	sub	sp, #12
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]

	/* Clear controller variables */
	pid->integrator = 0;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	615a      	str	r2, [r3, #20]
	pid->prevError  = 0.0f;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f04f 0200 	mov.w	r2, #0
 8006408:	619a      	str	r2, [r3, #24]
	pid->prevMeasurement = 0.0f;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f04f 0200 	mov.w	r2, #0
 8006410:	61da      	str	r2, [r3, #28]
	pid->out = 0;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	621a      	str	r2, [r3, #32]

}
 8006418:	bf00      	nop
 800641a:	370c      	adds	r7, #12
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <PIDController_Update>:

int PIDController_Update(PIDController *pid, float setpoint, float measurement, int currentpwm) {
 8006424:	b480      	push	{r7}
 8006426:	b089      	sub	sp, #36	; 0x24
 8006428:	af00      	add	r7, sp, #0
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	ed87 0a02 	vstr	s0, [r7, #8]
 8006430:	edc7 0a01 	vstr	s1, [r7, #4]
 8006434:	6039      	str	r1, [r7, #0]

	/*
	* Error signal
	*/
    float error = setpoint - measurement;
 8006436:	ed97 7a02 	vldr	s14, [r7, #8]
 800643a:	edd7 7a01 	vldr	s15, [r7, #4]
 800643e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006442:	edc7 7a07 	vstr	s15, [r7, #28]
    if (isnan(error) == 1) error = 0;
 8006446:	ed97 7a07 	vldr	s14, [r7, #28]
 800644a:	edd7 7a07 	vldr	s15, [r7, #28]
 800644e:	eeb4 7a67 	vcmp.f32	s14, s15
 8006452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006456:	d702      	bvc.n	800645e <PIDController_Update+0x3a>
 8006458:	f04f 0300 	mov.w	r3, #0
 800645c:	61fb      	str	r3, [r7, #28]
	// Proportional
    //int proportional = pid->Kp * error * currentpwm;

    // velocity implementation (instead of distance)
    int proportional;
    if (error >= 0) // positive error, need to increase pwm
 800645e:	edd7 7a07 	vldr	s15, [r7, #28]
 8006462:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800646a:	db1b      	blt.n	80064a4 <PIDController_Update+0x80>
    {
    	 proportional = (int)((1 + pid->Kp * (error / setpoint)) * currentpwm); // kP * (1 + percentage of error based on setpoint) * currentpwm
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	ed93 7a00 	vldr	s14, [r3]
 8006472:	ed97 6a07 	vldr	s12, [r7, #28]
 8006476:	edd7 6a02 	vldr	s13, [r7, #8]
 800647a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 800647e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006482:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006486:	ee37 7a87 	vadd.f32	s14, s15, s14
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	ee07 3a90 	vmov	s15, r3
 8006490:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006494:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006498:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800649c:	ee17 3a90 	vmov	r3, s15
 80064a0:	61bb      	str	r3, [r7, #24]
 80064a2:	e01a      	b.n	80064da <PIDController_Update+0xb6>
    }
    else // negative error, need to decrease pwm
    {
    	proportional = (int)((1 + pid->Kp * (error / measurement)) * currentpwm); // kP * (1 + percentage of error based on measurement) * currentpwm
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	ed93 7a00 	vldr	s14, [r3]
 80064aa:	ed97 6a07 	vldr	s12, [r7, #28]
 80064ae:	edd7 6a01 	vldr	s13, [r7, #4]
 80064b2:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80064b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80064be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	ee07 3a90 	vmov	s15, r3
 80064c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80064cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80064d4:	ee17 3a90 	vmov	r3, s15
 80064d8:	61bb      	str	r3, [r7, #24]
    }

	// Integral
    pid->integrator = pid->integrator + 0.5f * pid->Ki * pid->T * (error + pid->prevError) * currentpwm;
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	695b      	ldr	r3, [r3, #20]
 80064de:	ee07 3a90 	vmov	s15, r3
 80064e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80064ec:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80064f0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	edd3 7a04 	vldr	s15, [r3, #16]
 80064fa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	ed93 6a06 	vldr	s12, [r3, #24]
 8006504:	edd7 7a07 	vldr	s15, [r7, #28]
 8006508:	ee76 7a27 	vadd.f32	s15, s12, s15
 800650c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	ee07 3a90 	vmov	s15, r3
 8006516:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800651a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800651e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006522:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006526:	ee17 2a90 	vmov	r2, s15
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	615a      	str	r2, [r3, #20]

	// Anti-wind-up via dynamic integrator clamping
	int limMinInt, limMaxInt;

	// Compute integrator limits
	if (pid->limMax > proportional) {
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	69ba      	ldr	r2, [r7, #24]
 8006534:	429a      	cmp	r2, r3
 8006536:	da05      	bge.n	8006544 <PIDController_Update+0x120>

		limMaxInt = pid->limMax - proportional;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	68da      	ldr	r2, [r3, #12]
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	1ad3      	subs	r3, r2, r3
 8006540:	613b      	str	r3, [r7, #16]
 8006542:	e001      	b.n	8006548 <PIDController_Update+0x124>

	} else {

		limMaxInt = 0;
 8006544:	2300      	movs	r3, #0
 8006546:	613b      	str	r3, [r7, #16]

	}

	if (pid->limMin < proportional) {
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	69ba      	ldr	r2, [r7, #24]
 800654e:	429a      	cmp	r2, r3
 8006550:	dd05      	ble.n	800655e <PIDController_Update+0x13a>

		limMinInt = pid->limMin - proportional;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	689a      	ldr	r2, [r3, #8]
 8006556:	69bb      	ldr	r3, [r7, #24]
 8006558:	1ad3      	subs	r3, r2, r3
 800655a:	617b      	str	r3, [r7, #20]
 800655c:	e001      	b.n	8006562 <PIDController_Update+0x13e>

	} else {

		limMinInt = 0;
 800655e:	2300      	movs	r3, #0
 8006560:	617b      	str	r3, [r7, #20]

	}

	// Clamp integrator
    if (pid->integrator > limMaxInt) {
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	695b      	ldr	r3, [r3, #20]
 8006566:	693a      	ldr	r2, [r7, #16]
 8006568:	429a      	cmp	r2, r3
 800656a:	da03      	bge.n	8006574 <PIDController_Update+0x150>

        pid->integrator = limMaxInt;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	693a      	ldr	r2, [r7, #16]
 8006570:	615a      	str	r2, [r3, #20]
 8006572:	e007      	b.n	8006584 <PIDController_Update+0x160>

    } else if (pid->integrator < limMinInt) {
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	695b      	ldr	r3, [r3, #20]
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	429a      	cmp	r2, r3
 800657c:	dd02      	ble.n	8006584 <PIDController_Update+0x160>

        pid->integrator = limMinInt;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	697a      	ldr	r2, [r7, #20]
 8006582:	615a      	str	r2, [r3, #20]

	/*
	* Compute output and apply limits
	*/

    pid->out = proportional + pid->integrator;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	695a      	ldr	r2, [r3, #20]
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	441a      	add	r2, r3
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	621a      	str	r2, [r3, #32]

    if (pid->out > pid->limMax) {
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6a1a      	ldr	r2, [r3, #32]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	68db      	ldr	r3, [r3, #12]
 8006598:	429a      	cmp	r2, r3
 800659a:	dd04      	ble.n	80065a6 <PIDController_Update+0x182>

        pid->out = pid->limMax;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	68da      	ldr	r2, [r3, #12]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	621a      	str	r2, [r3, #32]
 80065a4:	e009      	b.n	80065ba <PIDController_Update+0x196>

    } else if (pid->out < pid->limMin) {
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	6a1a      	ldr	r2, [r3, #32]
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	429a      	cmp	r2, r3
 80065b0:	da03      	bge.n	80065ba <PIDController_Update+0x196>

        pid->out = pid->limMin;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	689a      	ldr	r2, [r3, #8]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	621a      	str	r2, [r3, #32]

    }

	/* Store error and measurement for later use */
    pid->prevError       = error;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	69fa      	ldr	r2, [r7, #28]
 80065be:	619a      	str	r2, [r3, #24]
    pid->prevMeasurement = measurement;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	61da      	str	r2, [r3, #28]

	/* Return controller output */
    return pid->out;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	6a1b      	ldr	r3, [r3, #32]

}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3724      	adds	r7, #36	; 0x24
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr
	...

080065d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b082      	sub	sp, #8
 80065dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80065de:	2300      	movs	r3, #0
 80065e0:	607b      	str	r3, [r7, #4]
 80065e2:	4b12      	ldr	r3, [pc, #72]	; (800662c <HAL_MspInit+0x54>)
 80065e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065e6:	4a11      	ldr	r2, [pc, #68]	; (800662c <HAL_MspInit+0x54>)
 80065e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80065ec:	6453      	str	r3, [r2, #68]	; 0x44
 80065ee:	4b0f      	ldr	r3, [pc, #60]	; (800662c <HAL_MspInit+0x54>)
 80065f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065f6:	607b      	str	r3, [r7, #4]
 80065f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80065fa:	2300      	movs	r3, #0
 80065fc:	603b      	str	r3, [r7, #0]
 80065fe:	4b0b      	ldr	r3, [pc, #44]	; (800662c <HAL_MspInit+0x54>)
 8006600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006602:	4a0a      	ldr	r2, [pc, #40]	; (800662c <HAL_MspInit+0x54>)
 8006604:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006608:	6413      	str	r3, [r2, #64]	; 0x40
 800660a:	4b08      	ldr	r3, [pc, #32]	; (800662c <HAL_MspInit+0x54>)
 800660c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006612:	603b      	str	r3, [r7, #0]
 8006614:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006616:	2200      	movs	r2, #0
 8006618:	210f      	movs	r1, #15
 800661a:	f06f 0001 	mvn.w	r0, #1
 800661e:	f000 fcde 	bl	8006fde <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006622:	bf00      	nop
 8006624:	3708      	adds	r7, #8
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	40023800 	.word	0x40023800

08006630 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b08a      	sub	sp, #40	; 0x28
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006638:	f107 0314 	add.w	r3, r7, #20
 800663c:	2200      	movs	r2, #0
 800663e:	601a      	str	r2, [r3, #0]
 8006640:	605a      	str	r2, [r3, #4]
 8006642:	609a      	str	r2, [r3, #8]
 8006644:	60da      	str	r2, [r3, #12]
 8006646:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a1d      	ldr	r2, [pc, #116]	; (80066c4 <HAL_I2C_MspInit+0x94>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d134      	bne.n	80066bc <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006652:	2300      	movs	r3, #0
 8006654:	613b      	str	r3, [r7, #16]
 8006656:	4b1c      	ldr	r3, [pc, #112]	; (80066c8 <HAL_I2C_MspInit+0x98>)
 8006658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800665a:	4a1b      	ldr	r2, [pc, #108]	; (80066c8 <HAL_I2C_MspInit+0x98>)
 800665c:	f043 0302 	orr.w	r3, r3, #2
 8006660:	6313      	str	r3, [r2, #48]	; 0x30
 8006662:	4b19      	ldr	r3, [pc, #100]	; (80066c8 <HAL_I2C_MspInit+0x98>)
 8006664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006666:	f003 0302 	and.w	r3, r3, #2
 800666a:	613b      	str	r3, [r7, #16]
 800666c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GYRO_SCL_Pin|GYRO_SDA_Pin;
 800666e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006672:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006674:	2312      	movs	r3, #18
 8006676:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006678:	2300      	movs	r3, #0
 800667a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800667c:	2303      	movs	r3, #3
 800667e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006680:	2304      	movs	r3, #4
 8006682:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006684:	f107 0314 	add.w	r3, r7, #20
 8006688:	4619      	mov	r1, r3
 800668a:	4810      	ldr	r0, [pc, #64]	; (80066cc <HAL_I2C_MspInit+0x9c>)
 800668c:	f000 fd7e 	bl	800718c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006690:	2300      	movs	r3, #0
 8006692:	60fb      	str	r3, [r7, #12]
 8006694:	4b0c      	ldr	r3, [pc, #48]	; (80066c8 <HAL_I2C_MspInit+0x98>)
 8006696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006698:	4a0b      	ldr	r2, [pc, #44]	; (80066c8 <HAL_I2C_MspInit+0x98>)
 800669a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800669e:	6413      	str	r3, [r2, #64]	; 0x40
 80066a0:	4b09      	ldr	r3, [pc, #36]	; (80066c8 <HAL_I2C_MspInit+0x98>)
 80066a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80066a8:	60fb      	str	r3, [r7, #12]
 80066aa:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80066ac:	2200      	movs	r2, #0
 80066ae:	2105      	movs	r1, #5
 80066b0:	201f      	movs	r0, #31
 80066b2:	f000 fc94 	bl	8006fde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80066b6:	201f      	movs	r0, #31
 80066b8:	f000 fcad 	bl	8007016 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80066bc:	bf00      	nop
 80066be:	3728      	adds	r7, #40	; 0x28
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	40005400 	.word	0x40005400
 80066c8:	40023800 	.word	0x40023800
 80066cc:	40020400 	.word	0x40020400

080066d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b08a      	sub	sp, #40	; 0x28
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066d8:	f107 0314 	add.w	r3, r7, #20
 80066dc:	2200      	movs	r2, #0
 80066de:	601a      	str	r2, [r3, #0]
 80066e0:	605a      	str	r2, [r3, #4]
 80066e2:	609a      	str	r2, [r3, #8]
 80066e4:	60da      	str	r2, [r3, #12]
 80066e6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	4a23      	ldr	r2, [pc, #140]	; (800677c <HAL_TIM_Base_MspInit+0xac>)
 80066ee:	4293      	cmp	r3, r2
 80066f0:	d10e      	bne.n	8006710 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80066f2:	2300      	movs	r3, #0
 80066f4:	613b      	str	r3, [r7, #16]
 80066f6:	4b22      	ldr	r3, [pc, #136]	; (8006780 <HAL_TIM_Base_MspInit+0xb0>)
 80066f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066fa:	4a21      	ldr	r2, [pc, #132]	; (8006780 <HAL_TIM_Base_MspInit+0xb0>)
 80066fc:	f043 0301 	orr.w	r3, r3, #1
 8006700:	6453      	str	r3, [r2, #68]	; 0x44
 8006702:	4b1f      	ldr	r3, [pc, #124]	; (8006780 <HAL_TIM_Base_MspInit+0xb0>)
 8006704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006706:	f003 0301 	and.w	r3, r3, #1
 800670a:	613b      	str	r3, [r7, #16]
 800670c:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800670e:	e031      	b.n	8006774 <HAL_TIM_Base_MspInit+0xa4>
  else if(htim_base->Instance==TIM8)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a1b      	ldr	r2, [pc, #108]	; (8006784 <HAL_TIM_Base_MspInit+0xb4>)
 8006716:	4293      	cmp	r3, r2
 8006718:	d12c      	bne.n	8006774 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800671a:	2300      	movs	r3, #0
 800671c:	60fb      	str	r3, [r7, #12]
 800671e:	4b18      	ldr	r3, [pc, #96]	; (8006780 <HAL_TIM_Base_MspInit+0xb0>)
 8006720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006722:	4a17      	ldr	r2, [pc, #92]	; (8006780 <HAL_TIM_Base_MspInit+0xb0>)
 8006724:	f043 0302 	orr.w	r3, r3, #2
 8006728:	6453      	str	r3, [r2, #68]	; 0x44
 800672a:	4b15      	ldr	r3, [pc, #84]	; (8006780 <HAL_TIM_Base_MspInit+0xb0>)
 800672c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800672e:	f003 0302 	and.w	r3, r3, #2
 8006732:	60fb      	str	r3, [r7, #12]
 8006734:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006736:	2300      	movs	r3, #0
 8006738:	60bb      	str	r3, [r7, #8]
 800673a:	4b11      	ldr	r3, [pc, #68]	; (8006780 <HAL_TIM_Base_MspInit+0xb0>)
 800673c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800673e:	4a10      	ldr	r2, [pc, #64]	; (8006780 <HAL_TIM_Base_MspInit+0xb0>)
 8006740:	f043 0304 	orr.w	r3, r3, #4
 8006744:	6313      	str	r3, [r2, #48]	; 0x30
 8006746:	4b0e      	ldr	r3, [pc, #56]	; (8006780 <HAL_TIM_Base_MspInit+0xb0>)
 8006748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800674a:	f003 0304 	and.w	r3, r3, #4
 800674e:	60bb      	str	r3, [r7, #8]
 8006750:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin|PWMC_Pin|PWMD_Pin;
 8006752:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8006756:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006758:	2302      	movs	r3, #2
 800675a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800675c:	2300      	movs	r3, #0
 800675e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006760:	2300      	movs	r3, #0
 8006762:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006764:	2303      	movs	r3, #3
 8006766:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006768:	f107 0314 	add.w	r3, r7, #20
 800676c:	4619      	mov	r1, r3
 800676e:	4806      	ldr	r0, [pc, #24]	; (8006788 <HAL_TIM_Base_MspInit+0xb8>)
 8006770:	f000 fd0c 	bl	800718c <HAL_GPIO_Init>
}
 8006774:	bf00      	nop
 8006776:	3728      	adds	r7, #40	; 0x28
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}
 800677c:	40010000 	.word	0x40010000
 8006780:	40023800 	.word	0x40023800
 8006784:	40010400 	.word	0x40010400
 8006788:	40020800 	.word	0x40020800

0800678c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b08c      	sub	sp, #48	; 0x30
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006794:	f107 031c 	add.w	r3, r7, #28
 8006798:	2200      	movs	r2, #0
 800679a:	601a      	str	r2, [r3, #0]
 800679c:	605a      	str	r2, [r3, #4]
 800679e:	609a      	str	r2, [r3, #8]
 80067a0:	60da      	str	r2, [r3, #12]
 80067a2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067ac:	d14b      	bne.n	8006846 <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80067ae:	2300      	movs	r3, #0
 80067b0:	61bb      	str	r3, [r7, #24]
 80067b2:	4b3f      	ldr	r3, [pc, #252]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 80067b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b6:	4a3e      	ldr	r2, [pc, #248]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 80067b8:	f043 0301 	orr.w	r3, r3, #1
 80067bc:	6413      	str	r3, [r2, #64]	; 0x40
 80067be:	4b3c      	ldr	r3, [pc, #240]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 80067c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c2:	f003 0301 	and.w	r3, r3, #1
 80067c6:	61bb      	str	r3, [r7, #24]
 80067c8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80067ca:	2300      	movs	r3, #0
 80067cc:	617b      	str	r3, [r7, #20]
 80067ce:	4b38      	ldr	r3, [pc, #224]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 80067d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067d2:	4a37      	ldr	r2, [pc, #220]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 80067d4:	f043 0301 	orr.w	r3, r3, #1
 80067d8:	6313      	str	r3, [r2, #48]	; 0x30
 80067da:	4b35      	ldr	r3, [pc, #212]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 80067dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067de:	f003 0301 	and.w	r3, r3, #1
 80067e2:	617b      	str	r3, [r7, #20]
 80067e4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80067e6:	2300      	movs	r3, #0
 80067e8:	613b      	str	r3, [r7, #16]
 80067ea:	4b31      	ldr	r3, [pc, #196]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 80067ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ee:	4a30      	ldr	r2, [pc, #192]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 80067f0:	f043 0302 	orr.w	r3, r3, #2
 80067f4:	6313      	str	r3, [r2, #48]	; 0x30
 80067f6:	4b2e      	ldr	r3, [pc, #184]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 80067f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	613b      	str	r3, [r7, #16]
 8006800:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = EncoderA1_Pin;
 8006802:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006806:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006808:	2302      	movs	r3, #2
 800680a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800680c:	2300      	movs	r3, #0
 800680e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006810:	2300      	movs	r3, #0
 8006812:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006814:	2301      	movs	r3, #1
 8006816:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(EncoderA1_GPIO_Port, &GPIO_InitStruct);
 8006818:	f107 031c 	add.w	r3, r7, #28
 800681c:	4619      	mov	r1, r3
 800681e:	4825      	ldr	r0, [pc, #148]	; (80068b4 <HAL_TIM_Encoder_MspInit+0x128>)
 8006820:	f000 fcb4 	bl	800718c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = EncoderA2_Pin;
 8006824:	2308      	movs	r3, #8
 8006826:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006828:	2302      	movs	r3, #2
 800682a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800682c:	2300      	movs	r3, #0
 800682e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006830:	2300      	movs	r3, #0
 8006832:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006834:	2301      	movs	r3, #1
 8006836:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(EncoderA2_GPIO_Port, &GPIO_InitStruct);
 8006838:	f107 031c 	add.w	r3, r7, #28
 800683c:	4619      	mov	r1, r3
 800683e:	481e      	ldr	r0, [pc, #120]	; (80068b8 <HAL_TIM_Encoder_MspInit+0x12c>)
 8006840:	f000 fca4 	bl	800718c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8006844:	e030      	b.n	80068a8 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM4)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a1c      	ldr	r2, [pc, #112]	; (80068bc <HAL_TIM_Encoder_MspInit+0x130>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d12b      	bne.n	80068a8 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006850:	2300      	movs	r3, #0
 8006852:	60fb      	str	r3, [r7, #12]
 8006854:	4b16      	ldr	r3, [pc, #88]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 8006856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006858:	4a15      	ldr	r2, [pc, #84]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 800685a:	f043 0304 	orr.w	r3, r3, #4
 800685e:	6413      	str	r3, [r2, #64]	; 0x40
 8006860:	4b13      	ldr	r3, [pc, #76]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 8006862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006864:	f003 0304 	and.w	r3, r3, #4
 8006868:	60fb      	str	r3, [r7, #12]
 800686a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800686c:	2300      	movs	r3, #0
 800686e:	60bb      	str	r3, [r7, #8]
 8006870:	4b0f      	ldr	r3, [pc, #60]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 8006872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006874:	4a0e      	ldr	r2, [pc, #56]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 8006876:	f043 0302 	orr.w	r3, r3, #2
 800687a:	6313      	str	r3, [r2, #48]	; 0x30
 800687c:	4b0c      	ldr	r3, [pc, #48]	; (80068b0 <HAL_TIM_Encoder_MspInit+0x124>)
 800687e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006880:	f003 0302 	and.w	r3, r3, #2
 8006884:	60bb      	str	r3, [r7, #8]
 8006886:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = EncoderC1_Pin|EncoderC2_Pin;
 8006888:	23c0      	movs	r3, #192	; 0xc0
 800688a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800688c:	2302      	movs	r3, #2
 800688e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006890:	2300      	movs	r3, #0
 8006892:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006894:	2300      	movs	r3, #0
 8006896:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006898:	2302      	movs	r3, #2
 800689a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800689c:	f107 031c 	add.w	r3, r7, #28
 80068a0:	4619      	mov	r1, r3
 80068a2:	4805      	ldr	r0, [pc, #20]	; (80068b8 <HAL_TIM_Encoder_MspInit+0x12c>)
 80068a4:	f000 fc72 	bl	800718c <HAL_GPIO_Init>
}
 80068a8:	bf00      	nop
 80068aa:	3730      	adds	r7, #48	; 0x30
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}
 80068b0:	40023800 	.word	0x40023800
 80068b4:	40020000 	.word	0x40020000
 80068b8:	40020400 	.word	0x40020400
 80068bc:	40000800 	.word	0x40000800

080068c0 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b08a      	sub	sp, #40	; 0x28
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068c8:	f107 0314 	add.w	r3, r7, #20
 80068cc:	2200      	movs	r2, #0
 80068ce:	601a      	str	r2, [r3, #0]
 80068d0:	605a      	str	r2, [r3, #4]
 80068d2:	609a      	str	r2, [r3, #8]
 80068d4:	60da      	str	r2, [r3, #12]
 80068d6:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4a1d      	ldr	r2, [pc, #116]	; (8006954 <HAL_TIM_IC_MspInit+0x94>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d133      	bne.n	800694a <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80068e2:	2300      	movs	r3, #0
 80068e4:	613b      	str	r3, [r7, #16]
 80068e6:	4b1c      	ldr	r3, [pc, #112]	; (8006958 <HAL_TIM_IC_MspInit+0x98>)
 80068e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068ea:	4a1b      	ldr	r2, [pc, #108]	; (8006958 <HAL_TIM_IC_MspInit+0x98>)
 80068ec:	f043 0302 	orr.w	r3, r3, #2
 80068f0:	6413      	str	r3, [r2, #64]	; 0x40
 80068f2:	4b19      	ldr	r3, [pc, #100]	; (8006958 <HAL_TIM_IC_MspInit+0x98>)
 80068f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068f6:	f003 0302 	and.w	r3, r3, #2
 80068fa:	613b      	str	r3, [r7, #16]
 80068fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80068fe:	2300      	movs	r3, #0
 8006900:	60fb      	str	r3, [r7, #12]
 8006902:	4b15      	ldr	r3, [pc, #84]	; (8006958 <HAL_TIM_IC_MspInit+0x98>)
 8006904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006906:	4a14      	ldr	r2, [pc, #80]	; (8006958 <HAL_TIM_IC_MspInit+0x98>)
 8006908:	f043 0302 	orr.w	r3, r3, #2
 800690c:	6313      	str	r3, [r2, #48]	; 0x30
 800690e:	4b12      	ldr	r3, [pc, #72]	; (8006958 <HAL_TIM_IC_MspInit+0x98>)
 8006910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006912:	f003 0302 	and.w	r3, r3, #2
 8006916:	60fb      	str	r3, [r7, #12]
 8006918:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = UltraSensor_Echo_Pin;
 800691a:	2310      	movs	r3, #16
 800691c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800691e:	2302      	movs	r3, #2
 8006920:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006922:	2300      	movs	r3, #0
 8006924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006926:	2300      	movs	r3, #0
 8006928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800692a:	2302      	movs	r3, #2
 800692c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(UltraSensor_Echo_GPIO_Port, &GPIO_InitStruct);
 800692e:	f107 0314 	add.w	r3, r7, #20
 8006932:	4619      	mov	r1, r3
 8006934:	4809      	ldr	r0, [pc, #36]	; (800695c <HAL_TIM_IC_MspInit+0x9c>)
 8006936:	f000 fc29 	bl	800718c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800693a:	2200      	movs	r2, #0
 800693c:	2105      	movs	r1, #5
 800693e:	201d      	movs	r0, #29
 8006940:	f000 fb4d 	bl	8006fde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006944:	201d      	movs	r0, #29
 8006946:	f000 fb66 	bl	8007016 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800694a:	bf00      	nop
 800694c:	3728      	adds	r7, #40	; 0x28
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
 8006952:	bf00      	nop
 8006954:	40000400 	.word	0x40000400
 8006958:	40023800 	.word	0x40023800
 800695c:	40020400 	.word	0x40020400

08006960 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b088      	sub	sp, #32
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006968:	f107 030c 	add.w	r3, r7, #12
 800696c:	2200      	movs	r2, #0
 800696e:	601a      	str	r2, [r3, #0]
 8006970:	605a      	str	r2, [r3, #4]
 8006972:	609a      	str	r2, [r3, #8]
 8006974:	60da      	str	r2, [r3, #12]
 8006976:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a12      	ldr	r2, [pc, #72]	; (80069c8 <HAL_TIM_MspPostInit+0x68>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d11e      	bne.n	80069c0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006982:	2300      	movs	r3, #0
 8006984:	60bb      	str	r3, [r7, #8]
 8006986:	4b11      	ldr	r3, [pc, #68]	; (80069cc <HAL_TIM_MspPostInit+0x6c>)
 8006988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800698a:	4a10      	ldr	r2, [pc, #64]	; (80069cc <HAL_TIM_MspPostInit+0x6c>)
 800698c:	f043 0310 	orr.w	r3, r3, #16
 8006990:	6313      	str	r3, [r2, #48]	; 0x30
 8006992:	4b0e      	ldr	r3, [pc, #56]	; (80069cc <HAL_TIM_MspPostInit+0x6c>)
 8006994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006996:	f003 0310 	and.w	r3, r3, #16
 800699a:	60bb      	str	r3, [r7, #8]
 800699c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Servo_Pin;
 800699e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80069a2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069a4:	2302      	movs	r3, #2
 80069a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069a8:	2300      	movs	r3, #0
 80069aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069ac:	2300      	movs	r3, #0
 80069ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80069b0:	2301      	movs	r3, #1
 80069b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Servo_GPIO_Port, &GPIO_InitStruct);
 80069b4:	f107 030c 	add.w	r3, r7, #12
 80069b8:	4619      	mov	r1, r3
 80069ba:	4805      	ldr	r0, [pc, #20]	; (80069d0 <HAL_TIM_MspPostInit+0x70>)
 80069bc:	f000 fbe6 	bl	800718c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80069c0:	bf00      	nop
 80069c2:	3720      	adds	r7, #32
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}
 80069c8:	40010000 	.word	0x40010000
 80069cc:	40023800 	.word	0x40023800
 80069d0:	40021000 	.word	0x40021000

080069d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b08a      	sub	sp, #40	; 0x28
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80069dc:	f107 0314 	add.w	r3, r7, #20
 80069e0:	2200      	movs	r2, #0
 80069e2:	601a      	str	r2, [r3, #0]
 80069e4:	605a      	str	r2, [r3, #4]
 80069e6:	609a      	str	r2, [r3, #8]
 80069e8:	60da      	str	r2, [r3, #12]
 80069ea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a1d      	ldr	r2, [pc, #116]	; (8006a68 <HAL_UART_MspInit+0x94>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d134      	bne.n	8006a60 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80069f6:	2300      	movs	r3, #0
 80069f8:	613b      	str	r3, [r7, #16]
 80069fa:	4b1c      	ldr	r3, [pc, #112]	; (8006a6c <HAL_UART_MspInit+0x98>)
 80069fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069fe:	4a1b      	ldr	r2, [pc, #108]	; (8006a6c <HAL_UART_MspInit+0x98>)
 8006a00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006a04:	6413      	str	r3, [r2, #64]	; 0x40
 8006a06:	4b19      	ldr	r3, [pc, #100]	; (8006a6c <HAL_UART_MspInit+0x98>)
 8006a08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006a0e:	613b      	str	r3, [r7, #16]
 8006a10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006a12:	2300      	movs	r3, #0
 8006a14:	60fb      	str	r3, [r7, #12]
 8006a16:	4b15      	ldr	r3, [pc, #84]	; (8006a6c <HAL_UART_MspInit+0x98>)
 8006a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a1a:	4a14      	ldr	r2, [pc, #80]	; (8006a6c <HAL_UART_MspInit+0x98>)
 8006a1c:	f043 0304 	orr.w	r3, r3, #4
 8006a20:	6313      	str	r3, [r2, #48]	; 0x30
 8006a22:	4b12      	ldr	r3, [pc, #72]	; (8006a6c <HAL_UART_MspInit+0x98>)
 8006a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a26:	f003 0304 	and.w	r3, r3, #4
 8006a2a:	60fb      	str	r3, [r7, #12]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006a2e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006a32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a34:	2302      	movs	r3, #2
 8006a36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a3c:	2303      	movs	r3, #3
 8006a3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006a40:	2307      	movs	r3, #7
 8006a42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006a44:	f107 0314 	add.w	r3, r7, #20
 8006a48:	4619      	mov	r1, r3
 8006a4a:	4809      	ldr	r0, [pc, #36]	; (8006a70 <HAL_UART_MspInit+0x9c>)
 8006a4c:	f000 fb9e 	bl	800718c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8006a50:	2200      	movs	r2, #0
 8006a52:	2105      	movs	r1, #5
 8006a54:	2027      	movs	r0, #39	; 0x27
 8006a56:	f000 fac2 	bl	8006fde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8006a5a:	2027      	movs	r0, #39	; 0x27
 8006a5c:	f000 fadb 	bl	8007016 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8006a60:	bf00      	nop
 8006a62:	3728      	adds	r7, #40	; 0x28
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}
 8006a68:	40004800 	.word	0x40004800
 8006a6c:	40023800 	.word	0x40023800
 8006a70:	40020800 	.word	0x40020800

08006a74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006a74:	b480      	push	{r7}
 8006a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006a78:	e7fe      	b.n	8006a78 <NMI_Handler+0x4>

08006a7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006a7a:	b480      	push	{r7}
 8006a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006a7e:	e7fe      	b.n	8006a7e <HardFault_Handler+0x4>

08006a80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006a80:	b480      	push	{r7}
 8006a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006a84:	e7fe      	b.n	8006a84 <MemManage_Handler+0x4>

08006a86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006a86:	b480      	push	{r7}
 8006a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006a8a:	e7fe      	b.n	8006a8a <BusFault_Handler+0x4>

08006a8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006a8c:	b480      	push	{r7}
 8006a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006a90:	e7fe      	b.n	8006a90 <UsageFault_Handler+0x4>

08006a92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006a92:	b480      	push	{r7}
 8006a94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006a96:	bf00      	nop
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr

08006aa0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006aa4:	f000 f97c 	bl	8006da0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8006aa8:	f008 f82e 	bl	800eb08 <xTaskGetSchedulerState>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b01      	cmp	r3, #1
 8006ab0:	d001      	beq.n	8006ab6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8006ab2:	f008 fe19 	bl	800f6e8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006ab6:	bf00      	nop
 8006ab8:	bd80      	pop	{r7, pc}
	...

08006abc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8006ac0:	4802      	ldr	r0, [pc, #8]	; (8006acc <TIM3_IRQHandler+0x10>)
 8006ac2:	f004 f929 	bl	800ad18 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8006ac6:	bf00      	nop
 8006ac8:	bd80      	pop	{r7, pc}
 8006aca:	bf00      	nop
 8006acc:	200002e8 	.word	0x200002e8

08006ad0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8006ad4:	4802      	ldr	r0, [pc, #8]	; (8006ae0 <I2C1_EV_IRQHandler+0x10>)
 8006ad6:	f001 f991 	bl	8007dfc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8006ada:	bf00      	nop
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	bf00      	nop
 8006ae0:	20000204 	.word	0x20000204

08006ae4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006ae8:	4802      	ldr	r0, [pc, #8]	; (8006af4 <USART3_IRQHandler+0x10>)
 8006aea:	f005 fadb 	bl	800c0a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8006aee:	bf00      	nop
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	bf00      	nop
 8006af4:	200003c0 	.word	0x200003c0

08006af8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006af8:	b480      	push	{r7}
 8006afa:	af00      	add	r7, sp, #0
	return 1;
 8006afc:	2301      	movs	r3, #1
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr

08006b08 <_kill>:

int _kill(int pid, int sig)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b082      	sub	sp, #8
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8006b12:	f009 f863 	bl	800fbdc <__errno>
 8006b16:	4603      	mov	r3, r0
 8006b18:	2216      	movs	r2, #22
 8006b1a:	601a      	str	r2, [r3, #0]
	return -1;
 8006b1c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3708      	adds	r7, #8
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <_exit>:

void _exit (int status)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b082      	sub	sp, #8
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8006b30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f7ff ffe7 	bl	8006b08 <_kill>
	while (1) {}		/* Make sure we hang here */
 8006b3a:	e7fe      	b.n	8006b3a <_exit+0x12>

08006b3c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b086      	sub	sp, #24
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	60f8      	str	r0, [r7, #12]
 8006b44:	60b9      	str	r1, [r7, #8]
 8006b46:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b48:	2300      	movs	r3, #0
 8006b4a:	617b      	str	r3, [r7, #20]
 8006b4c:	e00a      	b.n	8006b64 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006b4e:	f3af 8000 	nop.w
 8006b52:	4601      	mov	r1, r0
 8006b54:	68bb      	ldr	r3, [r7, #8]
 8006b56:	1c5a      	adds	r2, r3, #1
 8006b58:	60ba      	str	r2, [r7, #8]
 8006b5a:	b2ca      	uxtb	r2, r1
 8006b5c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	3301      	adds	r3, #1
 8006b62:	617b      	str	r3, [r7, #20]
 8006b64:	697a      	ldr	r2, [r7, #20]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	dbf0      	blt.n	8006b4e <_read+0x12>
	}

return len;
 8006b6c:	687b      	ldr	r3, [r7, #4]
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3718      	adds	r7, #24
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}

08006b76 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006b76:	b580      	push	{r7, lr}
 8006b78:	b086      	sub	sp, #24
 8006b7a:	af00      	add	r7, sp, #0
 8006b7c:	60f8      	str	r0, [r7, #12]
 8006b7e:	60b9      	str	r1, [r7, #8]
 8006b80:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b82:	2300      	movs	r3, #0
 8006b84:	617b      	str	r3, [r7, #20]
 8006b86:	e009      	b.n	8006b9c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006b88:	68bb      	ldr	r3, [r7, #8]
 8006b8a:	1c5a      	adds	r2, r3, #1
 8006b8c:	60ba      	str	r2, [r7, #8]
 8006b8e:	781b      	ldrb	r3, [r3, #0]
 8006b90:	4618      	mov	r0, r3
 8006b92:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006b96:	697b      	ldr	r3, [r7, #20]
 8006b98:	3301      	adds	r3, #1
 8006b9a:	617b      	str	r3, [r7, #20]
 8006b9c:	697a      	ldr	r2, [r7, #20]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	dbf1      	blt.n	8006b88 <_write+0x12>
	}
	return len;
 8006ba4:	687b      	ldr	r3, [r7, #4]
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3718      	adds	r7, #24
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}

08006bae <_close>:

int _close(int file)
{
 8006bae:	b480      	push	{r7}
 8006bb0:	b083      	sub	sp, #12
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	6078      	str	r0, [r7, #4]
	return -1;
 8006bb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	370c      	adds	r7, #12
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc4:	4770      	bx	lr

08006bc6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006bc6:	b480      	push	{r7}
 8006bc8:	b083      	sub	sp, #12
 8006bca:	af00      	add	r7, sp, #0
 8006bcc:	6078      	str	r0, [r7, #4]
 8006bce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006bd6:	605a      	str	r2, [r3, #4]
	return 0;
 8006bd8:	2300      	movs	r3, #0
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	370c      	adds	r7, #12
 8006bde:	46bd      	mov	sp, r7
 8006be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be4:	4770      	bx	lr

08006be6 <_isatty>:

int _isatty(int file)
{
 8006be6:	b480      	push	{r7}
 8006be8:	b083      	sub	sp, #12
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	6078      	str	r0, [r7, #4]
	return 1;
 8006bee:	2301      	movs	r3, #1
}
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr

08006bfc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b085      	sub	sp, #20
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	607a      	str	r2, [r7, #4]
	return 0;
 8006c08:	2300      	movs	r3, #0
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3714      	adds	r7, #20
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c14:	4770      	bx	lr
	...

08006c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b086      	sub	sp, #24
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006c20:	4a14      	ldr	r2, [pc, #80]	; (8006c74 <_sbrk+0x5c>)
 8006c22:	4b15      	ldr	r3, [pc, #84]	; (8006c78 <_sbrk+0x60>)
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006c2c:	4b13      	ldr	r3, [pc, #76]	; (8006c7c <_sbrk+0x64>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d102      	bne.n	8006c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006c34:	4b11      	ldr	r3, [pc, #68]	; (8006c7c <_sbrk+0x64>)
 8006c36:	4a12      	ldr	r2, [pc, #72]	; (8006c80 <_sbrk+0x68>)
 8006c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006c3a:	4b10      	ldr	r3, [pc, #64]	; (8006c7c <_sbrk+0x64>)
 8006c3c:	681a      	ldr	r2, [r3, #0]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	4413      	add	r3, r2
 8006c42:	693a      	ldr	r2, [r7, #16]
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d207      	bcs.n	8006c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006c48:	f008 ffc8 	bl	800fbdc <__errno>
 8006c4c:	4603      	mov	r3, r0
 8006c4e:	220c      	movs	r2, #12
 8006c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006c52:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006c56:	e009      	b.n	8006c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006c58:	4b08      	ldr	r3, [pc, #32]	; (8006c7c <_sbrk+0x64>)
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006c5e:	4b07      	ldr	r3, [pc, #28]	; (8006c7c <_sbrk+0x64>)
 8006c60:	681a      	ldr	r2, [r3, #0]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	4413      	add	r3, r2
 8006c66:	4a05      	ldr	r2, [pc, #20]	; (8006c7c <_sbrk+0x64>)
 8006c68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3718      	adds	r7, #24
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	20020000 	.word	0x20020000
 8006c78:	00000400 	.word	0x00000400
 8006c7c:	2000085c 	.word	0x2000085c
 8006c80:	200063c8 	.word	0x200063c8

08006c84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006c84:	b480      	push	{r7}
 8006c86:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006c88:	4b06      	ldr	r3, [pc, #24]	; (8006ca4 <SystemInit+0x20>)
 8006c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c8e:	4a05      	ldr	r2, [pc, #20]	; (8006ca4 <SystemInit+0x20>)
 8006c90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006c94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006c98:	bf00      	nop
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr
 8006ca2:	bf00      	nop
 8006ca4:	e000ed00 	.word	0xe000ed00

08006ca8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006ca8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006ce0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006cac:	480d      	ldr	r0, [pc, #52]	; (8006ce4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006cae:	490e      	ldr	r1, [pc, #56]	; (8006ce8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006cb0:	4a0e      	ldr	r2, [pc, #56]	; (8006cec <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006cb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006cb4:	e002      	b.n	8006cbc <LoopCopyDataInit>

08006cb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006cb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006cb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006cba:	3304      	adds	r3, #4

08006cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006cbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006cbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006cc0:	d3f9      	bcc.n	8006cb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006cc2:	4a0b      	ldr	r2, [pc, #44]	; (8006cf0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006cc4:	4c0b      	ldr	r4, [pc, #44]	; (8006cf4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8006cc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006cc8:	e001      	b.n	8006cce <LoopFillZerobss>

08006cca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006cca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006ccc:	3204      	adds	r2, #4

08006cce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006cce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006cd0:	d3fb      	bcc.n	8006cca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8006cd2:	f7ff ffd7 	bl	8006c84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006cd6:	f008 ff87 	bl	800fbe8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006cda:	f7fa f98d 	bl	8000ff8 <main>
  bx  lr    
 8006cde:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006ce0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006ce4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006ce8:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8006cec:	080155cc 	.word	0x080155cc
  ldr r2, =_sbss
 8006cf0:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8006cf4:	200063c4 	.word	0x200063c4

08006cf8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006cf8:	e7fe      	b.n	8006cf8 <ADC_IRQHandler>
	...

08006cfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006d00:	4b0e      	ldr	r3, [pc, #56]	; (8006d3c <HAL_Init+0x40>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a0d      	ldr	r2, [pc, #52]	; (8006d3c <HAL_Init+0x40>)
 8006d06:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006d0a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006d0c:	4b0b      	ldr	r3, [pc, #44]	; (8006d3c <HAL_Init+0x40>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a0a      	ldr	r2, [pc, #40]	; (8006d3c <HAL_Init+0x40>)
 8006d12:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006d16:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006d18:	4b08      	ldr	r3, [pc, #32]	; (8006d3c <HAL_Init+0x40>)
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a07      	ldr	r2, [pc, #28]	; (8006d3c <HAL_Init+0x40>)
 8006d1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d22:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006d24:	2003      	movs	r0, #3
 8006d26:	f000 f94f 	bl	8006fc8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006d2a:	200f      	movs	r0, #15
 8006d2c:	f000 f808 	bl	8006d40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006d30:	f7ff fc52 	bl	80065d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006d34:	2300      	movs	r3, #0
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	bd80      	pop	{r7, pc}
 8006d3a:	bf00      	nop
 8006d3c:	40023c00 	.word	0x40023c00

08006d40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b082      	sub	sp, #8
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006d48:	4b12      	ldr	r3, [pc, #72]	; (8006d94 <HAL_InitTick+0x54>)
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	4b12      	ldr	r3, [pc, #72]	; (8006d98 <HAL_InitTick+0x58>)
 8006d4e:	781b      	ldrb	r3, [r3, #0]
 8006d50:	4619      	mov	r1, r3
 8006d52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006d56:	fbb3 f3f1 	udiv	r3, r3, r1
 8006d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f000 f967 	bl	8007032 <HAL_SYSTICK_Config>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d001      	beq.n	8006d6e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e00e      	b.n	8006d8c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2b0f      	cmp	r3, #15
 8006d72:	d80a      	bhi.n	8006d8a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006d74:	2200      	movs	r2, #0
 8006d76:	6879      	ldr	r1, [r7, #4]
 8006d78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d7c:	f000 f92f 	bl	8006fde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006d80:	4a06      	ldr	r2, [pc, #24]	; (8006d9c <HAL_InitTick+0x5c>)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006d86:	2300      	movs	r3, #0
 8006d88:	e000      	b.n	8006d8c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
}
 8006d8c:	4618      	mov	r0, r3
 8006d8e:	3708      	adds	r7, #8
 8006d90:	46bd      	mov	sp, r7
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	20000004 	.word	0x20000004
 8006d98:	2000000c 	.word	0x2000000c
 8006d9c:	20000008 	.word	0x20000008

08006da0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006da0:	b480      	push	{r7}
 8006da2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006da4:	4b06      	ldr	r3, [pc, #24]	; (8006dc0 <HAL_IncTick+0x20>)
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	461a      	mov	r2, r3
 8006daa:	4b06      	ldr	r3, [pc, #24]	; (8006dc4 <HAL_IncTick+0x24>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4413      	add	r3, r2
 8006db0:	4a04      	ldr	r2, [pc, #16]	; (8006dc4 <HAL_IncTick+0x24>)
 8006db2:	6013      	str	r3, [r2, #0]
}
 8006db4:	bf00      	nop
 8006db6:	46bd      	mov	sp, r7
 8006db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dbc:	4770      	bx	lr
 8006dbe:	bf00      	nop
 8006dc0:	2000000c 	.word	0x2000000c
 8006dc4:	20000860 	.word	0x20000860

08006dc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	af00      	add	r7, sp, #0
  return uwTick;
 8006dcc:	4b03      	ldr	r3, [pc, #12]	; (8006ddc <HAL_GetTick+0x14>)
 8006dce:	681b      	ldr	r3, [r3, #0]
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr
 8006dda:	bf00      	nop
 8006ddc:	20000860 	.word	0x20000860

08006de0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006de8:	f7ff ffee 	bl	8006dc8 <HAL_GetTick>
 8006dec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006df8:	d005      	beq.n	8006e06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006dfa:	4b0a      	ldr	r3, [pc, #40]	; (8006e24 <HAL_Delay+0x44>)
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	461a      	mov	r2, r3
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	4413      	add	r3, r2
 8006e04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006e06:	bf00      	nop
 8006e08:	f7ff ffde 	bl	8006dc8 <HAL_GetTick>
 8006e0c:	4602      	mov	r2, r0
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	1ad3      	subs	r3, r2, r3
 8006e12:	68fa      	ldr	r2, [r7, #12]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d8f7      	bhi.n	8006e08 <HAL_Delay+0x28>
  {
  }
}
 8006e18:	bf00      	nop
 8006e1a:	bf00      	nop
 8006e1c:	3710      	adds	r7, #16
 8006e1e:	46bd      	mov	sp, r7
 8006e20:	bd80      	pop	{r7, pc}
 8006e22:	bf00      	nop
 8006e24:	2000000c 	.word	0x2000000c

08006e28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b085      	sub	sp, #20
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	f003 0307 	and.w	r3, r3, #7
 8006e36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006e38:	4b0c      	ldr	r3, [pc, #48]	; (8006e6c <__NVIC_SetPriorityGrouping+0x44>)
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006e3e:	68ba      	ldr	r2, [r7, #8]
 8006e40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006e44:	4013      	ands	r3, r2
 8006e46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006e50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006e54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006e58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006e5a:	4a04      	ldr	r2, [pc, #16]	; (8006e6c <__NVIC_SetPriorityGrouping+0x44>)
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	60d3      	str	r3, [r2, #12]
}
 8006e60:	bf00      	nop
 8006e62:	3714      	adds	r7, #20
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr
 8006e6c:	e000ed00 	.word	0xe000ed00

08006e70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006e70:	b480      	push	{r7}
 8006e72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006e74:	4b04      	ldr	r3, [pc, #16]	; (8006e88 <__NVIC_GetPriorityGrouping+0x18>)
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	0a1b      	lsrs	r3, r3, #8
 8006e7a:	f003 0307 	and.w	r3, r3, #7
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	46bd      	mov	sp, r7
 8006e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e86:	4770      	bx	lr
 8006e88:	e000ed00 	.word	0xe000ed00

08006e8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	4603      	mov	r3, r0
 8006e94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	db0b      	blt.n	8006eb6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006e9e:	79fb      	ldrb	r3, [r7, #7]
 8006ea0:	f003 021f 	and.w	r2, r3, #31
 8006ea4:	4907      	ldr	r1, [pc, #28]	; (8006ec4 <__NVIC_EnableIRQ+0x38>)
 8006ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006eaa:	095b      	lsrs	r3, r3, #5
 8006eac:	2001      	movs	r0, #1
 8006eae:	fa00 f202 	lsl.w	r2, r0, r2
 8006eb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006eb6:	bf00      	nop
 8006eb8:	370c      	adds	r7, #12
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr
 8006ec2:	bf00      	nop
 8006ec4:	e000e100 	.word	0xe000e100

08006ec8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	4603      	mov	r3, r0
 8006ed0:	6039      	str	r1, [r7, #0]
 8006ed2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006ed4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	db0a      	blt.n	8006ef2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006edc:	683b      	ldr	r3, [r7, #0]
 8006ede:	b2da      	uxtb	r2, r3
 8006ee0:	490c      	ldr	r1, [pc, #48]	; (8006f14 <__NVIC_SetPriority+0x4c>)
 8006ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ee6:	0112      	lsls	r2, r2, #4
 8006ee8:	b2d2      	uxtb	r2, r2
 8006eea:	440b      	add	r3, r1
 8006eec:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006ef0:	e00a      	b.n	8006f08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	b2da      	uxtb	r2, r3
 8006ef6:	4908      	ldr	r1, [pc, #32]	; (8006f18 <__NVIC_SetPriority+0x50>)
 8006ef8:	79fb      	ldrb	r3, [r7, #7]
 8006efa:	f003 030f 	and.w	r3, r3, #15
 8006efe:	3b04      	subs	r3, #4
 8006f00:	0112      	lsls	r2, r2, #4
 8006f02:	b2d2      	uxtb	r2, r2
 8006f04:	440b      	add	r3, r1
 8006f06:	761a      	strb	r2, [r3, #24]
}
 8006f08:	bf00      	nop
 8006f0a:	370c      	adds	r7, #12
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f12:	4770      	bx	lr
 8006f14:	e000e100 	.word	0xe000e100
 8006f18:	e000ed00 	.word	0xe000ed00

08006f1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006f1c:	b480      	push	{r7}
 8006f1e:	b089      	sub	sp, #36	; 0x24
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	60f8      	str	r0, [r7, #12]
 8006f24:	60b9      	str	r1, [r7, #8]
 8006f26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	f003 0307 	and.w	r3, r3, #7
 8006f2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006f30:	69fb      	ldr	r3, [r7, #28]
 8006f32:	f1c3 0307 	rsb	r3, r3, #7
 8006f36:	2b04      	cmp	r3, #4
 8006f38:	bf28      	it	cs
 8006f3a:	2304      	movcs	r3, #4
 8006f3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	3304      	adds	r3, #4
 8006f42:	2b06      	cmp	r3, #6
 8006f44:	d902      	bls.n	8006f4c <NVIC_EncodePriority+0x30>
 8006f46:	69fb      	ldr	r3, [r7, #28]
 8006f48:	3b03      	subs	r3, #3
 8006f4a:	e000      	b.n	8006f4e <NVIC_EncodePriority+0x32>
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f50:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f54:	69bb      	ldr	r3, [r7, #24]
 8006f56:	fa02 f303 	lsl.w	r3, r2, r3
 8006f5a:	43da      	mvns	r2, r3
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	401a      	ands	r2, r3
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006f64:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8006f6e:	43d9      	mvns	r1, r3
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006f74:	4313      	orrs	r3, r2
         );
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3724      	adds	r7, #36	; 0x24
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f80:	4770      	bx	lr
	...

08006f84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b082      	sub	sp, #8
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	3b01      	subs	r3, #1
 8006f90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006f94:	d301      	bcc.n	8006f9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006f96:	2301      	movs	r3, #1
 8006f98:	e00f      	b.n	8006fba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006f9a:	4a0a      	ldr	r2, [pc, #40]	; (8006fc4 <SysTick_Config+0x40>)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	3b01      	subs	r3, #1
 8006fa0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006fa2:	210f      	movs	r1, #15
 8006fa4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006fa8:	f7ff ff8e 	bl	8006ec8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006fac:	4b05      	ldr	r3, [pc, #20]	; (8006fc4 <SysTick_Config+0x40>)
 8006fae:	2200      	movs	r2, #0
 8006fb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006fb2:	4b04      	ldr	r3, [pc, #16]	; (8006fc4 <SysTick_Config+0x40>)
 8006fb4:	2207      	movs	r2, #7
 8006fb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006fb8:	2300      	movs	r3, #0
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3708      	adds	r7, #8
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop
 8006fc4:	e000e010 	.word	0xe000e010

08006fc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b082      	sub	sp, #8
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f7ff ff29 	bl	8006e28 <__NVIC_SetPriorityGrouping>
}
 8006fd6:	bf00      	nop
 8006fd8:	3708      	adds	r7, #8
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}

08006fde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006fde:	b580      	push	{r7, lr}
 8006fe0:	b086      	sub	sp, #24
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	60b9      	str	r1, [r7, #8]
 8006fe8:	607a      	str	r2, [r7, #4]
 8006fea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006fec:	2300      	movs	r3, #0
 8006fee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006ff0:	f7ff ff3e 	bl	8006e70 <__NVIC_GetPriorityGrouping>
 8006ff4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	68b9      	ldr	r1, [r7, #8]
 8006ffa:	6978      	ldr	r0, [r7, #20]
 8006ffc:	f7ff ff8e 	bl	8006f1c <NVIC_EncodePriority>
 8007000:	4602      	mov	r2, r0
 8007002:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007006:	4611      	mov	r1, r2
 8007008:	4618      	mov	r0, r3
 800700a:	f7ff ff5d 	bl	8006ec8 <__NVIC_SetPriority>
}
 800700e:	bf00      	nop
 8007010:	3718      	adds	r7, #24
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}

08007016 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007016:	b580      	push	{r7, lr}
 8007018:	b082      	sub	sp, #8
 800701a:	af00      	add	r7, sp, #0
 800701c:	4603      	mov	r3, r0
 800701e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007020:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007024:	4618      	mov	r0, r3
 8007026:	f7ff ff31 	bl	8006e8c <__NVIC_EnableIRQ>
}
 800702a:	bf00      	nop
 800702c:	3708      	adds	r7, #8
 800702e:	46bd      	mov	sp, r7
 8007030:	bd80      	pop	{r7, pc}

08007032 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007032:	b580      	push	{r7, lr}
 8007034:	b082      	sub	sp, #8
 8007036:	af00      	add	r7, sp, #0
 8007038:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f7ff ffa2 	bl	8006f84 <SysTick_Config>
 8007040:	4603      	mov	r3, r0
}
 8007042:	4618      	mov	r0, r3
 8007044:	3708      	adds	r7, #8
 8007046:	46bd      	mov	sp, r7
 8007048:	bd80      	pop	{r7, pc}

0800704a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800704a:	b580      	push	{r7, lr}
 800704c:	b084      	sub	sp, #16
 800704e:	af00      	add	r7, sp, #0
 8007050:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007056:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8007058:	f7ff feb6 	bl	8006dc8 <HAL_GetTick>
 800705c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007064:	b2db      	uxtb	r3, r3
 8007066:	2b02      	cmp	r3, #2
 8007068:	d008      	beq.n	800707c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2280      	movs	r2, #128	; 0x80
 800706e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2200      	movs	r2, #0
 8007074:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8007078:	2301      	movs	r3, #1
 800707a:	e052      	b.n	8007122 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681a      	ldr	r2, [r3, #0]
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	f022 0216 	bic.w	r2, r2, #22
 800708a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	695a      	ldr	r2, [r3, #20]
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800709a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d103      	bne.n	80070ac <HAL_DMA_Abort+0x62>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d007      	beq.n	80070bc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f022 0208 	bic.w	r2, r2, #8
 80070ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	681a      	ldr	r2, [r3, #0]
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	f022 0201 	bic.w	r2, r2, #1
 80070ca:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80070cc:	e013      	b.n	80070f6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80070ce:	f7ff fe7b 	bl	8006dc8 <HAL_GetTick>
 80070d2:	4602      	mov	r2, r0
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	1ad3      	subs	r3, r2, r3
 80070d8:	2b05      	cmp	r3, #5
 80070da:	d90c      	bls.n	80070f6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2220      	movs	r2, #32
 80070e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	2203      	movs	r2, #3
 80070e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2200      	movs	r2, #0
 80070ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80070f2:	2303      	movs	r3, #3
 80070f4:	e015      	b.n	8007122 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f003 0301 	and.w	r3, r3, #1
 8007100:	2b00      	cmp	r3, #0
 8007102:	d1e4      	bne.n	80070ce <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007108:	223f      	movs	r2, #63	; 0x3f
 800710a:	409a      	lsls	r2, r3
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2201      	movs	r2, #1
 8007114:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8007120:	2300      	movs	r3, #0
}
 8007122:	4618      	mov	r0, r3
 8007124:	3710      	adds	r7, #16
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}

0800712a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800712a:	b480      	push	{r7}
 800712c:	b083      	sub	sp, #12
 800712e:	af00      	add	r7, sp, #0
 8007130:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007138:	b2db      	uxtb	r3, r3
 800713a:	2b02      	cmp	r3, #2
 800713c:	d004      	beq.n	8007148 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2280      	movs	r2, #128	; 0x80
 8007142:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	e00c      	b.n	8007162 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2205      	movs	r2, #5
 800714c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f022 0201 	bic.w	r2, r2, #1
 800715e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	370c      	adds	r7, #12
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr

0800716e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800716e:	b480      	push	{r7}
 8007170:	b083      	sub	sp, #12
 8007172:	af00      	add	r7, sp, #0
 8007174:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800717c:	b2db      	uxtb	r3, r3
}
 800717e:	4618      	mov	r0, r3
 8007180:	370c      	adds	r7, #12
 8007182:	46bd      	mov	sp, r7
 8007184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007188:	4770      	bx	lr
	...

0800718c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800718c:	b480      	push	{r7}
 800718e:	b089      	sub	sp, #36	; 0x24
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007196:	2300      	movs	r3, #0
 8007198:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800719a:	2300      	movs	r3, #0
 800719c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800719e:	2300      	movs	r3, #0
 80071a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80071a2:	2300      	movs	r3, #0
 80071a4:	61fb      	str	r3, [r7, #28]
 80071a6:	e16b      	b.n	8007480 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80071a8:	2201      	movs	r2, #1
 80071aa:	69fb      	ldr	r3, [r7, #28]
 80071ac:	fa02 f303 	lsl.w	r3, r2, r3
 80071b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	697a      	ldr	r2, [r7, #20]
 80071b8:	4013      	ands	r3, r2
 80071ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80071bc:	693a      	ldr	r2, [r7, #16]
 80071be:	697b      	ldr	r3, [r7, #20]
 80071c0:	429a      	cmp	r2, r3
 80071c2:	f040 815a 	bne.w	800747a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	f003 0303 	and.w	r3, r3, #3
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d005      	beq.n	80071de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80071da:	2b02      	cmp	r3, #2
 80071dc:	d130      	bne.n	8007240 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80071e4:	69fb      	ldr	r3, [r7, #28]
 80071e6:	005b      	lsls	r3, r3, #1
 80071e8:	2203      	movs	r2, #3
 80071ea:	fa02 f303 	lsl.w	r3, r2, r3
 80071ee:	43db      	mvns	r3, r3
 80071f0:	69ba      	ldr	r2, [r7, #24]
 80071f2:	4013      	ands	r3, r2
 80071f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80071f6:	683b      	ldr	r3, [r7, #0]
 80071f8:	68da      	ldr	r2, [r3, #12]
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	005b      	lsls	r3, r3, #1
 80071fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007202:	69ba      	ldr	r2, [r7, #24]
 8007204:	4313      	orrs	r3, r2
 8007206:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	69ba      	ldr	r2, [r7, #24]
 800720c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007214:	2201      	movs	r2, #1
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	fa02 f303 	lsl.w	r3, r2, r3
 800721c:	43db      	mvns	r3, r3
 800721e:	69ba      	ldr	r2, [r7, #24]
 8007220:	4013      	ands	r3, r2
 8007222:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007224:	683b      	ldr	r3, [r7, #0]
 8007226:	685b      	ldr	r3, [r3, #4]
 8007228:	091b      	lsrs	r3, r3, #4
 800722a:	f003 0201 	and.w	r2, r3, #1
 800722e:	69fb      	ldr	r3, [r7, #28]
 8007230:	fa02 f303 	lsl.w	r3, r2, r3
 8007234:	69ba      	ldr	r2, [r7, #24]
 8007236:	4313      	orrs	r3, r2
 8007238:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	69ba      	ldr	r2, [r7, #24]
 800723e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	f003 0303 	and.w	r3, r3, #3
 8007248:	2b03      	cmp	r3, #3
 800724a:	d017      	beq.n	800727c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	68db      	ldr	r3, [r3, #12]
 8007250:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007252:	69fb      	ldr	r3, [r7, #28]
 8007254:	005b      	lsls	r3, r3, #1
 8007256:	2203      	movs	r2, #3
 8007258:	fa02 f303 	lsl.w	r3, r2, r3
 800725c:	43db      	mvns	r3, r3
 800725e:	69ba      	ldr	r2, [r7, #24]
 8007260:	4013      	ands	r3, r2
 8007262:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	689a      	ldr	r2, [r3, #8]
 8007268:	69fb      	ldr	r3, [r7, #28]
 800726a:	005b      	lsls	r3, r3, #1
 800726c:	fa02 f303 	lsl.w	r3, r2, r3
 8007270:	69ba      	ldr	r2, [r7, #24]
 8007272:	4313      	orrs	r3, r2
 8007274:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	69ba      	ldr	r2, [r7, #24]
 800727a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800727c:	683b      	ldr	r3, [r7, #0]
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	f003 0303 	and.w	r3, r3, #3
 8007284:	2b02      	cmp	r3, #2
 8007286:	d123      	bne.n	80072d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007288:	69fb      	ldr	r3, [r7, #28]
 800728a:	08da      	lsrs	r2, r3, #3
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	3208      	adds	r2, #8
 8007290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007294:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007296:	69fb      	ldr	r3, [r7, #28]
 8007298:	f003 0307 	and.w	r3, r3, #7
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	220f      	movs	r2, #15
 80072a0:	fa02 f303 	lsl.w	r3, r2, r3
 80072a4:	43db      	mvns	r3, r3
 80072a6:	69ba      	ldr	r2, [r7, #24]
 80072a8:	4013      	ands	r3, r2
 80072aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	691a      	ldr	r2, [r3, #16]
 80072b0:	69fb      	ldr	r3, [r7, #28]
 80072b2:	f003 0307 	and.w	r3, r3, #7
 80072b6:	009b      	lsls	r3, r3, #2
 80072b8:	fa02 f303 	lsl.w	r3, r2, r3
 80072bc:	69ba      	ldr	r2, [r7, #24]
 80072be:	4313      	orrs	r3, r2
 80072c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80072c2:	69fb      	ldr	r3, [r7, #28]
 80072c4:	08da      	lsrs	r2, r3, #3
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	3208      	adds	r2, #8
 80072ca:	69b9      	ldr	r1, [r7, #24]
 80072cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80072d6:	69fb      	ldr	r3, [r7, #28]
 80072d8:	005b      	lsls	r3, r3, #1
 80072da:	2203      	movs	r2, #3
 80072dc:	fa02 f303 	lsl.w	r3, r2, r3
 80072e0:	43db      	mvns	r3, r3
 80072e2:	69ba      	ldr	r2, [r7, #24]
 80072e4:	4013      	ands	r3, r2
 80072e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	f003 0203 	and.w	r2, r3, #3
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	005b      	lsls	r3, r3, #1
 80072f4:	fa02 f303 	lsl.w	r3, r2, r3
 80072f8:	69ba      	ldr	r2, [r7, #24]
 80072fa:	4313      	orrs	r3, r2
 80072fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	69ba      	ldr	r2, [r7, #24]
 8007302:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800730c:	2b00      	cmp	r3, #0
 800730e:	f000 80b4 	beq.w	800747a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007312:	2300      	movs	r3, #0
 8007314:	60fb      	str	r3, [r7, #12]
 8007316:	4b60      	ldr	r3, [pc, #384]	; (8007498 <HAL_GPIO_Init+0x30c>)
 8007318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800731a:	4a5f      	ldr	r2, [pc, #380]	; (8007498 <HAL_GPIO_Init+0x30c>)
 800731c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007320:	6453      	str	r3, [r2, #68]	; 0x44
 8007322:	4b5d      	ldr	r3, [pc, #372]	; (8007498 <HAL_GPIO_Init+0x30c>)
 8007324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007326:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800732a:	60fb      	str	r3, [r7, #12]
 800732c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800732e:	4a5b      	ldr	r2, [pc, #364]	; (800749c <HAL_GPIO_Init+0x310>)
 8007330:	69fb      	ldr	r3, [r7, #28]
 8007332:	089b      	lsrs	r3, r3, #2
 8007334:	3302      	adds	r3, #2
 8007336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800733a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800733c:	69fb      	ldr	r3, [r7, #28]
 800733e:	f003 0303 	and.w	r3, r3, #3
 8007342:	009b      	lsls	r3, r3, #2
 8007344:	220f      	movs	r2, #15
 8007346:	fa02 f303 	lsl.w	r3, r2, r3
 800734a:	43db      	mvns	r3, r3
 800734c:	69ba      	ldr	r2, [r7, #24]
 800734e:	4013      	ands	r3, r2
 8007350:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	4a52      	ldr	r2, [pc, #328]	; (80074a0 <HAL_GPIO_Init+0x314>)
 8007356:	4293      	cmp	r3, r2
 8007358:	d02b      	beq.n	80073b2 <HAL_GPIO_Init+0x226>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	4a51      	ldr	r2, [pc, #324]	; (80074a4 <HAL_GPIO_Init+0x318>)
 800735e:	4293      	cmp	r3, r2
 8007360:	d025      	beq.n	80073ae <HAL_GPIO_Init+0x222>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	4a50      	ldr	r2, [pc, #320]	; (80074a8 <HAL_GPIO_Init+0x31c>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d01f      	beq.n	80073aa <HAL_GPIO_Init+0x21e>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	4a4f      	ldr	r2, [pc, #316]	; (80074ac <HAL_GPIO_Init+0x320>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d019      	beq.n	80073a6 <HAL_GPIO_Init+0x21a>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	4a4e      	ldr	r2, [pc, #312]	; (80074b0 <HAL_GPIO_Init+0x324>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d013      	beq.n	80073a2 <HAL_GPIO_Init+0x216>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	4a4d      	ldr	r2, [pc, #308]	; (80074b4 <HAL_GPIO_Init+0x328>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d00d      	beq.n	800739e <HAL_GPIO_Init+0x212>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	4a4c      	ldr	r2, [pc, #304]	; (80074b8 <HAL_GPIO_Init+0x32c>)
 8007386:	4293      	cmp	r3, r2
 8007388:	d007      	beq.n	800739a <HAL_GPIO_Init+0x20e>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	4a4b      	ldr	r2, [pc, #300]	; (80074bc <HAL_GPIO_Init+0x330>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d101      	bne.n	8007396 <HAL_GPIO_Init+0x20a>
 8007392:	2307      	movs	r3, #7
 8007394:	e00e      	b.n	80073b4 <HAL_GPIO_Init+0x228>
 8007396:	2308      	movs	r3, #8
 8007398:	e00c      	b.n	80073b4 <HAL_GPIO_Init+0x228>
 800739a:	2306      	movs	r3, #6
 800739c:	e00a      	b.n	80073b4 <HAL_GPIO_Init+0x228>
 800739e:	2305      	movs	r3, #5
 80073a0:	e008      	b.n	80073b4 <HAL_GPIO_Init+0x228>
 80073a2:	2304      	movs	r3, #4
 80073a4:	e006      	b.n	80073b4 <HAL_GPIO_Init+0x228>
 80073a6:	2303      	movs	r3, #3
 80073a8:	e004      	b.n	80073b4 <HAL_GPIO_Init+0x228>
 80073aa:	2302      	movs	r3, #2
 80073ac:	e002      	b.n	80073b4 <HAL_GPIO_Init+0x228>
 80073ae:	2301      	movs	r3, #1
 80073b0:	e000      	b.n	80073b4 <HAL_GPIO_Init+0x228>
 80073b2:	2300      	movs	r3, #0
 80073b4:	69fa      	ldr	r2, [r7, #28]
 80073b6:	f002 0203 	and.w	r2, r2, #3
 80073ba:	0092      	lsls	r2, r2, #2
 80073bc:	4093      	lsls	r3, r2
 80073be:	69ba      	ldr	r2, [r7, #24]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80073c4:	4935      	ldr	r1, [pc, #212]	; (800749c <HAL_GPIO_Init+0x310>)
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	089b      	lsrs	r3, r3, #2
 80073ca:	3302      	adds	r3, #2
 80073cc:	69ba      	ldr	r2, [r7, #24]
 80073ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80073d2:	4b3b      	ldr	r3, [pc, #236]	; (80074c0 <HAL_GPIO_Init+0x334>)
 80073d4:	689b      	ldr	r3, [r3, #8]
 80073d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80073d8:	693b      	ldr	r3, [r7, #16]
 80073da:	43db      	mvns	r3, r3
 80073dc:	69ba      	ldr	r2, [r7, #24]
 80073de:	4013      	ands	r3, r2
 80073e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d003      	beq.n	80073f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80073ee:	69ba      	ldr	r2, [r7, #24]
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80073f6:	4a32      	ldr	r2, [pc, #200]	; (80074c0 <HAL_GPIO_Init+0x334>)
 80073f8:	69bb      	ldr	r3, [r7, #24]
 80073fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80073fc:	4b30      	ldr	r3, [pc, #192]	; (80074c0 <HAL_GPIO_Init+0x334>)
 80073fe:	68db      	ldr	r3, [r3, #12]
 8007400:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	43db      	mvns	r3, r3
 8007406:	69ba      	ldr	r2, [r7, #24]
 8007408:	4013      	ands	r3, r2
 800740a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007414:	2b00      	cmp	r3, #0
 8007416:	d003      	beq.n	8007420 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8007418:	69ba      	ldr	r2, [r7, #24]
 800741a:	693b      	ldr	r3, [r7, #16]
 800741c:	4313      	orrs	r3, r2
 800741e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007420:	4a27      	ldr	r2, [pc, #156]	; (80074c0 <HAL_GPIO_Init+0x334>)
 8007422:	69bb      	ldr	r3, [r7, #24]
 8007424:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007426:	4b26      	ldr	r3, [pc, #152]	; (80074c0 <HAL_GPIO_Init+0x334>)
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	43db      	mvns	r3, r3
 8007430:	69ba      	ldr	r2, [r7, #24]
 8007432:	4013      	ands	r3, r2
 8007434:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d003      	beq.n	800744a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007442:	69ba      	ldr	r2, [r7, #24]
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	4313      	orrs	r3, r2
 8007448:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800744a:	4a1d      	ldr	r2, [pc, #116]	; (80074c0 <HAL_GPIO_Init+0x334>)
 800744c:	69bb      	ldr	r3, [r7, #24]
 800744e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007450:	4b1b      	ldr	r3, [pc, #108]	; (80074c0 <HAL_GPIO_Init+0x334>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	43db      	mvns	r3, r3
 800745a:	69ba      	ldr	r2, [r7, #24]
 800745c:	4013      	ands	r3, r2
 800745e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007468:	2b00      	cmp	r3, #0
 800746a:	d003      	beq.n	8007474 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800746c:	69ba      	ldr	r2, [r7, #24]
 800746e:	693b      	ldr	r3, [r7, #16]
 8007470:	4313      	orrs	r3, r2
 8007472:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007474:	4a12      	ldr	r2, [pc, #72]	; (80074c0 <HAL_GPIO_Init+0x334>)
 8007476:	69bb      	ldr	r3, [r7, #24]
 8007478:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800747a:	69fb      	ldr	r3, [r7, #28]
 800747c:	3301      	adds	r3, #1
 800747e:	61fb      	str	r3, [r7, #28]
 8007480:	69fb      	ldr	r3, [r7, #28]
 8007482:	2b0f      	cmp	r3, #15
 8007484:	f67f ae90 	bls.w	80071a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007488:	bf00      	nop
 800748a:	bf00      	nop
 800748c:	3724      	adds	r7, #36	; 0x24
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr
 8007496:	bf00      	nop
 8007498:	40023800 	.word	0x40023800
 800749c:	40013800 	.word	0x40013800
 80074a0:	40020000 	.word	0x40020000
 80074a4:	40020400 	.word	0x40020400
 80074a8:	40020800 	.word	0x40020800
 80074ac:	40020c00 	.word	0x40020c00
 80074b0:	40021000 	.word	0x40021000
 80074b4:	40021400 	.word	0x40021400
 80074b8:	40021800 	.word	0x40021800
 80074bc:	40021c00 	.word	0x40021c00
 80074c0:	40013c00 	.word	0x40013c00

080074c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	460b      	mov	r3, r1
 80074ce:	807b      	strh	r3, [r7, #2]
 80074d0:	4613      	mov	r3, r2
 80074d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80074d4:	787b      	ldrb	r3, [r7, #1]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d003      	beq.n	80074e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80074da:	887a      	ldrh	r2, [r7, #2]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80074e0:	e003      	b.n	80074ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80074e2:	887b      	ldrh	r3, [r7, #2]
 80074e4:	041a      	lsls	r2, r3, #16
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	619a      	str	r2, [r3, #24]
}
 80074ea:	bf00      	nop
 80074ec:	370c      	adds	r7, #12
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr

080074f6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80074f6:	b480      	push	{r7}
 80074f8:	b085      	sub	sp, #20
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	6078      	str	r0, [r7, #4]
 80074fe:	460b      	mov	r3, r1
 8007500:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	695b      	ldr	r3, [r3, #20]
 8007506:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007508:	887a      	ldrh	r2, [r7, #2]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	4013      	ands	r3, r2
 800750e:	041a      	lsls	r2, r3, #16
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	43d9      	mvns	r1, r3
 8007514:	887b      	ldrh	r3, [r7, #2]
 8007516:	400b      	ands	r3, r1
 8007518:	431a      	orrs	r2, r3
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	619a      	str	r2, [r3, #24]
}
 800751e:	bf00      	nop
 8007520:	3714      	adds	r7, #20
 8007522:	46bd      	mov	sp, r7
 8007524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007528:	4770      	bx	lr
	...

0800752c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b084      	sub	sp, #16
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d101      	bne.n	800753e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800753a:	2301      	movs	r3, #1
 800753c:	e12b      	b.n	8007796 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007544:	b2db      	uxtb	r3, r3
 8007546:	2b00      	cmp	r3, #0
 8007548:	d106      	bne.n	8007558 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2200      	movs	r2, #0
 800754e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007552:	6878      	ldr	r0, [r7, #4]
 8007554:	f7ff f86c 	bl	8006630 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2224      	movs	r2, #36	; 0x24
 800755c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681a      	ldr	r2, [r3, #0]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f022 0201 	bic.w	r2, r2, #1
 800756e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	681a      	ldr	r2, [r3, #0]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800757e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	681a      	ldr	r2, [r3, #0]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800758e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007590:	f002 ff7e 	bl	800a490 <HAL_RCC_GetPCLK1Freq>
 8007594:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	685b      	ldr	r3, [r3, #4]
 800759a:	4a81      	ldr	r2, [pc, #516]	; (80077a0 <HAL_I2C_Init+0x274>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d807      	bhi.n	80075b0 <HAL_I2C_Init+0x84>
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	4a80      	ldr	r2, [pc, #512]	; (80077a4 <HAL_I2C_Init+0x278>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	bf94      	ite	ls
 80075a8:	2301      	movls	r3, #1
 80075aa:	2300      	movhi	r3, #0
 80075ac:	b2db      	uxtb	r3, r3
 80075ae:	e006      	b.n	80075be <HAL_I2C_Init+0x92>
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	4a7d      	ldr	r2, [pc, #500]	; (80077a8 <HAL_I2C_Init+0x27c>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	bf94      	ite	ls
 80075b8:	2301      	movls	r3, #1
 80075ba:	2300      	movhi	r3, #0
 80075bc:	b2db      	uxtb	r3, r3
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d001      	beq.n	80075c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80075c2:	2301      	movs	r3, #1
 80075c4:	e0e7      	b.n	8007796 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	4a78      	ldr	r2, [pc, #480]	; (80077ac <HAL_I2C_Init+0x280>)
 80075ca:	fba2 2303 	umull	r2, r3, r2, r3
 80075ce:	0c9b      	lsrs	r3, r3, #18
 80075d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	68ba      	ldr	r2, [r7, #8]
 80075e2:	430a      	orrs	r2, r1
 80075e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	6a1b      	ldr	r3, [r3, #32]
 80075ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	4a6a      	ldr	r2, [pc, #424]	; (80077a0 <HAL_I2C_Init+0x274>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d802      	bhi.n	8007600 <HAL_I2C_Init+0xd4>
 80075fa:	68bb      	ldr	r3, [r7, #8]
 80075fc:	3301      	adds	r3, #1
 80075fe:	e009      	b.n	8007614 <HAL_I2C_Init+0xe8>
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007606:	fb02 f303 	mul.w	r3, r2, r3
 800760a:	4a69      	ldr	r2, [pc, #420]	; (80077b0 <HAL_I2C_Init+0x284>)
 800760c:	fba2 2303 	umull	r2, r3, r2, r3
 8007610:	099b      	lsrs	r3, r3, #6
 8007612:	3301      	adds	r3, #1
 8007614:	687a      	ldr	r2, [r7, #4]
 8007616:	6812      	ldr	r2, [r2, #0]
 8007618:	430b      	orrs	r3, r1
 800761a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	69db      	ldr	r3, [r3, #28]
 8007622:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007626:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	495c      	ldr	r1, [pc, #368]	; (80077a0 <HAL_I2C_Init+0x274>)
 8007630:	428b      	cmp	r3, r1
 8007632:	d819      	bhi.n	8007668 <HAL_I2C_Init+0x13c>
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	1e59      	subs	r1, r3, #1
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	685b      	ldr	r3, [r3, #4]
 800763c:	005b      	lsls	r3, r3, #1
 800763e:	fbb1 f3f3 	udiv	r3, r1, r3
 8007642:	1c59      	adds	r1, r3, #1
 8007644:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007648:	400b      	ands	r3, r1
 800764a:	2b00      	cmp	r3, #0
 800764c:	d00a      	beq.n	8007664 <HAL_I2C_Init+0x138>
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	1e59      	subs	r1, r3, #1
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	685b      	ldr	r3, [r3, #4]
 8007656:	005b      	lsls	r3, r3, #1
 8007658:	fbb1 f3f3 	udiv	r3, r1, r3
 800765c:	3301      	adds	r3, #1
 800765e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007662:	e051      	b.n	8007708 <HAL_I2C_Init+0x1dc>
 8007664:	2304      	movs	r3, #4
 8007666:	e04f      	b.n	8007708 <HAL_I2C_Init+0x1dc>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	689b      	ldr	r3, [r3, #8]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d111      	bne.n	8007694 <HAL_I2C_Init+0x168>
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	1e58      	subs	r0, r3, #1
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6859      	ldr	r1, [r3, #4]
 8007678:	460b      	mov	r3, r1
 800767a:	005b      	lsls	r3, r3, #1
 800767c:	440b      	add	r3, r1
 800767e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007682:	3301      	adds	r3, #1
 8007684:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007688:	2b00      	cmp	r3, #0
 800768a:	bf0c      	ite	eq
 800768c:	2301      	moveq	r3, #1
 800768e:	2300      	movne	r3, #0
 8007690:	b2db      	uxtb	r3, r3
 8007692:	e012      	b.n	80076ba <HAL_I2C_Init+0x18e>
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	1e58      	subs	r0, r3, #1
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6859      	ldr	r1, [r3, #4]
 800769c:	460b      	mov	r3, r1
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	440b      	add	r3, r1
 80076a2:	0099      	lsls	r1, r3, #2
 80076a4:	440b      	add	r3, r1
 80076a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80076aa:	3301      	adds	r3, #1
 80076ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	bf0c      	ite	eq
 80076b4:	2301      	moveq	r3, #1
 80076b6:	2300      	movne	r3, #0
 80076b8:	b2db      	uxtb	r3, r3
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d001      	beq.n	80076c2 <HAL_I2C_Init+0x196>
 80076be:	2301      	movs	r3, #1
 80076c0:	e022      	b.n	8007708 <HAL_I2C_Init+0x1dc>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	689b      	ldr	r3, [r3, #8]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d10e      	bne.n	80076e8 <HAL_I2C_Init+0x1bc>
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	1e58      	subs	r0, r3, #1
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6859      	ldr	r1, [r3, #4]
 80076d2:	460b      	mov	r3, r1
 80076d4:	005b      	lsls	r3, r3, #1
 80076d6:	440b      	add	r3, r1
 80076d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80076dc:	3301      	adds	r3, #1
 80076de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80076e6:	e00f      	b.n	8007708 <HAL_I2C_Init+0x1dc>
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	1e58      	subs	r0, r3, #1
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6859      	ldr	r1, [r3, #4]
 80076f0:	460b      	mov	r3, r1
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	440b      	add	r3, r1
 80076f6:	0099      	lsls	r1, r3, #2
 80076f8:	440b      	add	r3, r1
 80076fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80076fe:	3301      	adds	r3, #1
 8007700:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007704:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007708:	6879      	ldr	r1, [r7, #4]
 800770a:	6809      	ldr	r1, [r1, #0]
 800770c:	4313      	orrs	r3, r2
 800770e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	69da      	ldr	r2, [r3, #28]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6a1b      	ldr	r3, [r3, #32]
 8007722:	431a      	orrs	r2, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	430a      	orrs	r2, r1
 800772a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	689b      	ldr	r3, [r3, #8]
 8007732:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007736:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800773a:	687a      	ldr	r2, [r7, #4]
 800773c:	6911      	ldr	r1, [r2, #16]
 800773e:	687a      	ldr	r2, [r7, #4]
 8007740:	68d2      	ldr	r2, [r2, #12]
 8007742:	4311      	orrs	r1, r2
 8007744:	687a      	ldr	r2, [r7, #4]
 8007746:	6812      	ldr	r2, [r2, #0]
 8007748:	430b      	orrs	r3, r1
 800774a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68db      	ldr	r3, [r3, #12]
 8007752:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	695a      	ldr	r2, [r3, #20]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	699b      	ldr	r3, [r3, #24]
 800775e:	431a      	orrs	r2, r3
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	430a      	orrs	r2, r1
 8007766:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	681a      	ldr	r2, [r3, #0]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f042 0201 	orr.w	r2, r2, #1
 8007776:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2200      	movs	r2, #0
 800777c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2220      	movs	r2, #32
 8007782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2200      	movs	r2, #0
 8007790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007794:	2300      	movs	r3, #0
}
 8007796:	4618      	mov	r0, r3
 8007798:	3710      	adds	r7, #16
 800779a:	46bd      	mov	sp, r7
 800779c:	bd80      	pop	{r7, pc}
 800779e:	bf00      	nop
 80077a0:	000186a0 	.word	0x000186a0
 80077a4:	001e847f 	.word	0x001e847f
 80077a8:	003d08ff 	.word	0x003d08ff
 80077ac:	431bde83 	.word	0x431bde83
 80077b0:	10624dd3 	.word	0x10624dd3

080077b4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b088      	sub	sp, #32
 80077b8:	af02      	add	r7, sp, #8
 80077ba:	60f8      	str	r0, [r7, #12]
 80077bc:	607a      	str	r2, [r7, #4]
 80077be:	461a      	mov	r2, r3
 80077c0:	460b      	mov	r3, r1
 80077c2:	817b      	strh	r3, [r7, #10]
 80077c4:	4613      	mov	r3, r2
 80077c6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80077c8:	f7ff fafe 	bl	8006dc8 <HAL_GetTick>
 80077cc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	2b20      	cmp	r3, #32
 80077d8:	f040 80e0 	bne.w	800799c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	9300      	str	r3, [sp, #0]
 80077e0:	2319      	movs	r3, #25
 80077e2:	2201      	movs	r2, #1
 80077e4:	4970      	ldr	r1, [pc, #448]	; (80079a8 <HAL_I2C_Master_Transmit+0x1f4>)
 80077e6:	68f8      	ldr	r0, [r7, #12]
 80077e8:	f001 ffd0 	bl	800978c <I2C_WaitOnFlagUntilTimeout>
 80077ec:	4603      	mov	r3, r0
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d001      	beq.n	80077f6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80077f2:	2302      	movs	r3, #2
 80077f4:	e0d3      	b.n	800799e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d101      	bne.n	8007804 <HAL_I2C_Master_Transmit+0x50>
 8007800:	2302      	movs	r3, #2
 8007802:	e0cc      	b.n	800799e <HAL_I2C_Master_Transmit+0x1ea>
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	2201      	movs	r2, #1
 8007808:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f003 0301 	and.w	r3, r3, #1
 8007816:	2b01      	cmp	r3, #1
 8007818:	d007      	beq.n	800782a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f042 0201 	orr.w	r2, r2, #1
 8007828:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007838:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	2221      	movs	r2, #33	; 0x21
 800783e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2210      	movs	r2, #16
 8007846:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	2200      	movs	r2, #0
 800784e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	893a      	ldrh	r2, [r7, #8]
 800785a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007860:	b29a      	uxth	r2, r3
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	4a50      	ldr	r2, [pc, #320]	; (80079ac <HAL_I2C_Master_Transmit+0x1f8>)
 800786a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800786c:	8979      	ldrh	r1, [r7, #10]
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	6a3a      	ldr	r2, [r7, #32]
 8007872:	68f8      	ldr	r0, [r7, #12]
 8007874:	f001 fd92 	bl	800939c <I2C_MasterRequestWrite>
 8007878:	4603      	mov	r3, r0
 800787a:	2b00      	cmp	r3, #0
 800787c:	d001      	beq.n	8007882 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800787e:	2301      	movs	r3, #1
 8007880:	e08d      	b.n	800799e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007882:	2300      	movs	r3, #0
 8007884:	613b      	str	r3, [r7, #16]
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	695b      	ldr	r3, [r3, #20]
 800788c:	613b      	str	r3, [r7, #16]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	699b      	ldr	r3, [r3, #24]
 8007894:	613b      	str	r3, [r7, #16]
 8007896:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8007898:	e066      	b.n	8007968 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800789a:	697a      	ldr	r2, [r7, #20]
 800789c:	6a39      	ldr	r1, [r7, #32]
 800789e:	68f8      	ldr	r0, [r7, #12]
 80078a0:	f002 f84a 	bl	8009938 <I2C_WaitOnTXEFlagUntilTimeout>
 80078a4:	4603      	mov	r3, r0
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d00d      	beq.n	80078c6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ae:	2b04      	cmp	r3, #4
 80078b0:	d107      	bne.n	80078c2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	681a      	ldr	r2, [r3, #0]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80078c0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	e06b      	b.n	800799e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ca:	781a      	ldrb	r2, [r3, #0]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d6:	1c5a      	adds	r2, r3, #1
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	3b01      	subs	r3, #1
 80078e4:	b29a      	uxth	r2, r3
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078ee:	3b01      	subs	r3, #1
 80078f0:	b29a      	uxth	r2, r3
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	695b      	ldr	r3, [r3, #20]
 80078fc:	f003 0304 	and.w	r3, r3, #4
 8007900:	2b04      	cmp	r3, #4
 8007902:	d11b      	bne.n	800793c <HAL_I2C_Master_Transmit+0x188>
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007908:	2b00      	cmp	r3, #0
 800790a:	d017      	beq.n	800793c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007910:	781a      	ldrb	r2, [r3, #0]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800791c:	1c5a      	adds	r2, r3, #1
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007926:	b29b      	uxth	r3, r3
 8007928:	3b01      	subs	r3, #1
 800792a:	b29a      	uxth	r2, r3
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007934:	3b01      	subs	r3, #1
 8007936:	b29a      	uxth	r2, r3
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800793c:	697a      	ldr	r2, [r7, #20]
 800793e:	6a39      	ldr	r1, [r7, #32]
 8007940:	68f8      	ldr	r0, [r7, #12]
 8007942:	f002 f83a 	bl	80099ba <I2C_WaitOnBTFFlagUntilTimeout>
 8007946:	4603      	mov	r3, r0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d00d      	beq.n	8007968 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007950:	2b04      	cmp	r3, #4
 8007952:	d107      	bne.n	8007964 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007962:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007964:	2301      	movs	r3, #1
 8007966:	e01a      	b.n	800799e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800796c:	2b00      	cmp	r3, #0
 800796e:	d194      	bne.n	800789a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681a      	ldr	r2, [r3, #0]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800797e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2220      	movs	r2, #32
 8007984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2200      	movs	r2, #0
 800798c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	2200      	movs	r2, #0
 8007994:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007998:	2300      	movs	r3, #0
 800799a:	e000      	b.n	800799e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800799c:	2302      	movs	r3, #2
  }
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3718      	adds	r7, #24
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	00100002 	.word	0x00100002
 80079ac:	ffff0000 	.word	0xffff0000

080079b0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b08c      	sub	sp, #48	; 0x30
 80079b4:	af02      	add	r7, sp, #8
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	607a      	str	r2, [r7, #4]
 80079ba:	461a      	mov	r2, r3
 80079bc:	460b      	mov	r3, r1
 80079be:	817b      	strh	r3, [r7, #10]
 80079c0:	4613      	mov	r3, r2
 80079c2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80079c4:	f7ff fa00 	bl	8006dc8 <HAL_GetTick>
 80079c8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079d0:	b2db      	uxtb	r3, r3
 80079d2:	2b20      	cmp	r3, #32
 80079d4:	f040 820b 	bne.w	8007dee <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80079d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079da:	9300      	str	r3, [sp, #0]
 80079dc:	2319      	movs	r3, #25
 80079de:	2201      	movs	r2, #1
 80079e0:	497c      	ldr	r1, [pc, #496]	; (8007bd4 <HAL_I2C_Master_Receive+0x224>)
 80079e2:	68f8      	ldr	r0, [r7, #12]
 80079e4:	f001 fed2 	bl	800978c <I2C_WaitOnFlagUntilTimeout>
 80079e8:	4603      	mov	r3, r0
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d001      	beq.n	80079f2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80079ee:	2302      	movs	r3, #2
 80079f0:	e1fe      	b.n	8007df0 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079f8:	2b01      	cmp	r3, #1
 80079fa:	d101      	bne.n	8007a00 <HAL_I2C_Master_Receive+0x50>
 80079fc:	2302      	movs	r3, #2
 80079fe:	e1f7      	b.n	8007df0 <HAL_I2C_Master_Receive+0x440>
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2201      	movs	r2, #1
 8007a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f003 0301 	and.w	r3, r3, #1
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d007      	beq.n	8007a26 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f042 0201 	orr.w	r2, r2, #1
 8007a24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	681a      	ldr	r2, [r3, #0]
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	2222      	movs	r2, #34	; 0x22
 8007a3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2210      	movs	r2, #16
 8007a42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	893a      	ldrh	r2, [r7, #8]
 8007a56:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a5c:	b29a      	uxth	r2, r3
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	4a5c      	ldr	r2, [pc, #368]	; (8007bd8 <HAL_I2C_Master_Receive+0x228>)
 8007a66:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8007a68:	8979      	ldrh	r1, [r7, #10]
 8007a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007a6e:	68f8      	ldr	r0, [r7, #12]
 8007a70:	f001 fd16 	bl	80094a0 <I2C_MasterRequestRead>
 8007a74:	4603      	mov	r3, r0
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d001      	beq.n	8007a7e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	e1b8      	b.n	8007df0 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d113      	bne.n	8007aae <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a86:	2300      	movs	r3, #0
 8007a88:	623b      	str	r3, [r7, #32]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	695b      	ldr	r3, [r3, #20]
 8007a90:	623b      	str	r3, [r7, #32]
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	699b      	ldr	r3, [r3, #24]
 8007a98:	623b      	str	r3, [r7, #32]
 8007a9a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007aaa:	601a      	str	r2, [r3, #0]
 8007aac:	e18c      	b.n	8007dc8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	d11b      	bne.n	8007aee <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	681a      	ldr	r2, [r3, #0]
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ac4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ac6:	2300      	movs	r3, #0
 8007ac8:	61fb      	str	r3, [r7, #28]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	695b      	ldr	r3, [r3, #20]
 8007ad0:	61fb      	str	r3, [r7, #28]
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	699b      	ldr	r3, [r3, #24]
 8007ad8:	61fb      	str	r3, [r7, #28]
 8007ada:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007aea:	601a      	str	r2, [r3, #0]
 8007aec:	e16c      	b.n	8007dc8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007af2:	2b02      	cmp	r3, #2
 8007af4:	d11b      	bne.n	8007b2e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	681a      	ldr	r2, [r3, #0]
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007b04:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	681a      	ldr	r2, [r3, #0]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b14:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b16:	2300      	movs	r3, #0
 8007b18:	61bb      	str	r3, [r7, #24]
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	695b      	ldr	r3, [r3, #20]
 8007b20:	61bb      	str	r3, [r7, #24]
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	699b      	ldr	r3, [r3, #24]
 8007b28:	61bb      	str	r3, [r7, #24]
 8007b2a:	69bb      	ldr	r3, [r7, #24]
 8007b2c:	e14c      	b.n	8007dc8 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	681a      	ldr	r2, [r3, #0]
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007b3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b3e:	2300      	movs	r3, #0
 8007b40:	617b      	str	r3, [r7, #20]
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	695b      	ldr	r3, [r3, #20]
 8007b48:	617b      	str	r3, [r7, #20]
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	699b      	ldr	r3, [r3, #24]
 8007b50:	617b      	str	r3, [r7, #20]
 8007b52:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007b54:	e138      	b.n	8007dc8 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b5a:	2b03      	cmp	r3, #3
 8007b5c:	f200 80f1 	bhi.w	8007d42 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b64:	2b01      	cmp	r3, #1
 8007b66:	d123      	bne.n	8007bb0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007b6a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007b6c:	68f8      	ldr	r0, [r7, #12]
 8007b6e:	f001 ff97 	bl	8009aa0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007b72:	4603      	mov	r3, r0
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d001      	beq.n	8007b7c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8007b78:	2301      	movs	r3, #1
 8007b7a:	e139      	b.n	8007df0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	691a      	ldr	r2, [r3, #16]
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b86:	b2d2      	uxtb	r2, r2
 8007b88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b8e:	1c5a      	adds	r2, r3, #1
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b98:	3b01      	subs	r3, #1
 8007b9a:	b29a      	uxth	r2, r3
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ba4:	b29b      	uxth	r3, r3
 8007ba6:	3b01      	subs	r3, #1
 8007ba8:	b29a      	uxth	r2, r3
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007bae:	e10b      	b.n	8007dc8 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007bb4:	2b02      	cmp	r3, #2
 8007bb6:	d14e      	bne.n	8007c56 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bba:	9300      	str	r3, [sp, #0]
 8007bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	4906      	ldr	r1, [pc, #24]	; (8007bdc <HAL_I2C_Master_Receive+0x22c>)
 8007bc2:	68f8      	ldr	r0, [r7, #12]
 8007bc4:	f001 fde2 	bl	800978c <I2C_WaitOnFlagUntilTimeout>
 8007bc8:	4603      	mov	r3, r0
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d008      	beq.n	8007be0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e10e      	b.n	8007df0 <HAL_I2C_Master_Receive+0x440>
 8007bd2:	bf00      	nop
 8007bd4:	00100002 	.word	0x00100002
 8007bd8:	ffff0000 	.word	0xffff0000
 8007bdc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007bee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	691a      	ldr	r2, [r3, #16]
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bfa:	b2d2      	uxtb	r2, r2
 8007bfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c02:	1c5a      	adds	r2, r3, #1
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c0c:	3b01      	subs	r3, #1
 8007c0e:	b29a      	uxth	r2, r3
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	3b01      	subs	r3, #1
 8007c1c:	b29a      	uxth	r2, r3
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	691a      	ldr	r2, [r3, #16]
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c2c:	b2d2      	uxtb	r2, r2
 8007c2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c34:	1c5a      	adds	r2, r3, #1
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c3e:	3b01      	subs	r3, #1
 8007c40:	b29a      	uxth	r2, r3
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	3b01      	subs	r3, #1
 8007c4e:	b29a      	uxth	r2, r3
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007c54:	e0b8      	b.n	8007dc8 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c58:	9300      	str	r3, [sp, #0]
 8007c5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c5c:	2200      	movs	r2, #0
 8007c5e:	4966      	ldr	r1, [pc, #408]	; (8007df8 <HAL_I2C_Master_Receive+0x448>)
 8007c60:	68f8      	ldr	r0, [r7, #12]
 8007c62:	f001 fd93 	bl	800978c <I2C_WaitOnFlagUntilTimeout>
 8007c66:	4603      	mov	r3, r0
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d001      	beq.n	8007c70 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e0bf      	b.n	8007df0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	691a      	ldr	r2, [r3, #16]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c8a:	b2d2      	uxtb	r2, r2
 8007c8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c92:	1c5a      	adds	r2, r3, #1
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007c9c:	3b01      	subs	r3, #1
 8007c9e:	b29a      	uxth	r2, r3
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	3b01      	subs	r3, #1
 8007cac:	b29a      	uxth	r2, r3
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cb4:	9300      	str	r3, [sp, #0]
 8007cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cb8:	2200      	movs	r2, #0
 8007cba:	494f      	ldr	r1, [pc, #316]	; (8007df8 <HAL_I2C_Master_Receive+0x448>)
 8007cbc:	68f8      	ldr	r0, [r7, #12]
 8007cbe:	f001 fd65 	bl	800978c <I2C_WaitOnFlagUntilTimeout>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d001      	beq.n	8007ccc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8007cc8:	2301      	movs	r3, #1
 8007cca:	e091      	b.n	8007df0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	681a      	ldr	r2, [r3, #0]
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007cda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	691a      	ldr	r2, [r3, #16]
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ce6:	b2d2      	uxtb	r2, r2
 8007ce8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cee:	1c5a      	adds	r2, r3, #1
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007cf8:	3b01      	subs	r3, #1
 8007cfa:	b29a      	uxth	r2, r3
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d04:	b29b      	uxth	r3, r3
 8007d06:	3b01      	subs	r3, #1
 8007d08:	b29a      	uxth	r2, r3
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	691a      	ldr	r2, [r3, #16]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d18:	b2d2      	uxtb	r2, r2
 8007d1a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d20:	1c5a      	adds	r2, r3, #1
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d2a:	3b01      	subs	r3, #1
 8007d2c:	b29a      	uxth	r2, r3
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	3b01      	subs	r3, #1
 8007d3a:	b29a      	uxth	r2, r3
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007d40:	e042      	b.n	8007dc8 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007d44:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007d46:	68f8      	ldr	r0, [r7, #12]
 8007d48:	f001 feaa 	bl	8009aa0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007d4c:	4603      	mov	r3, r0
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d001      	beq.n	8007d56 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	e04c      	b.n	8007df0 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	691a      	ldr	r2, [r3, #16]
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d60:	b2d2      	uxtb	r2, r2
 8007d62:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d68:	1c5a      	adds	r2, r3, #1
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d72:	3b01      	subs	r3, #1
 8007d74:	b29a      	uxth	r2, r3
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d7e:	b29b      	uxth	r3, r3
 8007d80:	3b01      	subs	r3, #1
 8007d82:	b29a      	uxth	r2, r3
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	695b      	ldr	r3, [r3, #20]
 8007d8e:	f003 0304 	and.w	r3, r3, #4
 8007d92:	2b04      	cmp	r3, #4
 8007d94:	d118      	bne.n	8007dc8 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	691a      	ldr	r2, [r3, #16]
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da0:	b2d2      	uxtb	r2, r2
 8007da2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da8:	1c5a      	adds	r2, r3, #1
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007db2:	3b01      	subs	r3, #1
 8007db4:	b29a      	uxth	r2, r3
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dbe:	b29b      	uxth	r3, r3
 8007dc0:	3b01      	subs	r3, #1
 8007dc2:	b29a      	uxth	r2, r3
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	f47f aec2 	bne.w	8007b56 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2220      	movs	r2, #32
 8007dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	2200      	movs	r2, #0
 8007de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007dea:	2300      	movs	r3, #0
 8007dec:	e000      	b.n	8007df0 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8007dee:	2302      	movs	r3, #2
  }
}
 8007df0:	4618      	mov	r0, r3
 8007df2:	3728      	adds	r7, #40	; 0x28
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}
 8007df8:	00010004 	.word	0x00010004

08007dfc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b088      	sub	sp, #32
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8007e04:	2300      	movs	r3, #0
 8007e06:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	685b      	ldr	r3, [r3, #4]
 8007e0e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007e14:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e1c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e24:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8007e26:	7bfb      	ldrb	r3, [r7, #15]
 8007e28:	2b10      	cmp	r3, #16
 8007e2a:	d003      	beq.n	8007e34 <HAL_I2C_EV_IRQHandler+0x38>
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
 8007e2e:	2b40      	cmp	r3, #64	; 0x40
 8007e30:	f040 80c1 	bne.w	8007fb6 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	699b      	ldr	r3, [r3, #24]
 8007e3a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	695b      	ldr	r3, [r3, #20]
 8007e42:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8007e44:	69fb      	ldr	r3, [r7, #28]
 8007e46:	f003 0301 	and.w	r3, r3, #1
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d10d      	bne.n	8007e6a <HAL_I2C_EV_IRQHandler+0x6e>
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007e54:	d003      	beq.n	8007e5e <HAL_I2C_EV_IRQHandler+0x62>
 8007e56:	693b      	ldr	r3, [r7, #16]
 8007e58:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007e5c:	d101      	bne.n	8007e62 <HAL_I2C_EV_IRQHandler+0x66>
 8007e5e:	2301      	movs	r3, #1
 8007e60:	e000      	b.n	8007e64 <HAL_I2C_EV_IRQHandler+0x68>
 8007e62:	2300      	movs	r3, #0
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	f000 8132 	beq.w	80080ce <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007e6a:	69fb      	ldr	r3, [r7, #28]
 8007e6c:	f003 0301 	and.w	r3, r3, #1
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d00c      	beq.n	8007e8e <HAL_I2C_EV_IRQHandler+0x92>
 8007e74:	697b      	ldr	r3, [r7, #20]
 8007e76:	0a5b      	lsrs	r3, r3, #9
 8007e78:	f003 0301 	and.w	r3, r3, #1
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d006      	beq.n	8007e8e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f001 fe92 	bl	8009baa <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f000 fcdc 	bl	8008844 <I2C_Master_SB>
 8007e8c:	e092      	b.n	8007fb4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007e8e:	69fb      	ldr	r3, [r7, #28]
 8007e90:	08db      	lsrs	r3, r3, #3
 8007e92:	f003 0301 	and.w	r3, r3, #1
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d009      	beq.n	8007eae <HAL_I2C_EV_IRQHandler+0xb2>
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	0a5b      	lsrs	r3, r3, #9
 8007e9e:	f003 0301 	and.w	r3, r3, #1
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d003      	beq.n	8007eae <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8007ea6:	6878      	ldr	r0, [r7, #4]
 8007ea8:	f000 fd52 	bl	8008950 <I2C_Master_ADD10>
 8007eac:	e082      	b.n	8007fb4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007eae:	69fb      	ldr	r3, [r7, #28]
 8007eb0:	085b      	lsrs	r3, r3, #1
 8007eb2:	f003 0301 	and.w	r3, r3, #1
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d009      	beq.n	8007ece <HAL_I2C_EV_IRQHandler+0xd2>
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	0a5b      	lsrs	r3, r3, #9
 8007ebe:	f003 0301 	and.w	r3, r3, #1
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d003      	beq.n	8007ece <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f000 fd6c 	bl	80089a4 <I2C_Master_ADDR>
 8007ecc:	e072      	b.n	8007fb4 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8007ece:	69bb      	ldr	r3, [r7, #24]
 8007ed0:	089b      	lsrs	r3, r3, #2
 8007ed2:	f003 0301 	and.w	r3, r3, #1
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d03b      	beq.n	8007f52 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	685b      	ldr	r3, [r3, #4]
 8007ee0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007ee4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007ee8:	f000 80f3 	beq.w	80080d2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007eec:	69fb      	ldr	r3, [r7, #28]
 8007eee:	09db      	lsrs	r3, r3, #7
 8007ef0:	f003 0301 	and.w	r3, r3, #1
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d00f      	beq.n	8007f18 <HAL_I2C_EV_IRQHandler+0x11c>
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	0a9b      	lsrs	r3, r3, #10
 8007efc:	f003 0301 	and.w	r3, r3, #1
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d009      	beq.n	8007f18 <HAL_I2C_EV_IRQHandler+0x11c>
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	089b      	lsrs	r3, r3, #2
 8007f08:	f003 0301 	and.w	r3, r3, #1
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d103      	bne.n	8007f18 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f000 f94c 	bl	80081ae <I2C_MasterTransmit_TXE>
 8007f16:	e04d      	b.n	8007fb4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f18:	69fb      	ldr	r3, [r7, #28]
 8007f1a:	089b      	lsrs	r3, r3, #2
 8007f1c:	f003 0301 	and.w	r3, r3, #1
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f000 80d6 	beq.w	80080d2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	0a5b      	lsrs	r3, r3, #9
 8007f2a:	f003 0301 	and.w	r3, r3, #1
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	f000 80cf 	beq.w	80080d2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007f34:	7bbb      	ldrb	r3, [r7, #14]
 8007f36:	2b21      	cmp	r3, #33	; 0x21
 8007f38:	d103      	bne.n	8007f42 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8007f3a:	6878      	ldr	r0, [r7, #4]
 8007f3c:	f000 f9d3 	bl	80082e6 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f40:	e0c7      	b.n	80080d2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8007f42:	7bfb      	ldrb	r3, [r7, #15]
 8007f44:	2b40      	cmp	r3, #64	; 0x40
 8007f46:	f040 80c4 	bne.w	80080d2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	f000 fa41 	bl	80083d2 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f50:	e0bf      	b.n	80080d2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	685b      	ldr	r3, [r3, #4]
 8007f58:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007f5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f60:	f000 80b7 	beq.w	80080d2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007f64:	69fb      	ldr	r3, [r7, #28]
 8007f66:	099b      	lsrs	r3, r3, #6
 8007f68:	f003 0301 	and.w	r3, r3, #1
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d00f      	beq.n	8007f90 <HAL_I2C_EV_IRQHandler+0x194>
 8007f70:	697b      	ldr	r3, [r7, #20]
 8007f72:	0a9b      	lsrs	r3, r3, #10
 8007f74:	f003 0301 	and.w	r3, r3, #1
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d009      	beq.n	8007f90 <HAL_I2C_EV_IRQHandler+0x194>
 8007f7c:	69fb      	ldr	r3, [r7, #28]
 8007f7e:	089b      	lsrs	r3, r3, #2
 8007f80:	f003 0301 	and.w	r3, r3, #1
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d103      	bne.n	8007f90 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f000 fab6 	bl	80084fa <I2C_MasterReceive_RXNE>
 8007f8e:	e011      	b.n	8007fb4 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	089b      	lsrs	r3, r3, #2
 8007f94:	f003 0301 	and.w	r3, r3, #1
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	f000 809a 	beq.w	80080d2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	0a5b      	lsrs	r3, r3, #9
 8007fa2:	f003 0301 	and.w	r3, r3, #1
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f000 8093 	beq.w	80080d2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8007fac:	6878      	ldr	r0, [r7, #4]
 8007fae:	f000 fb5f 	bl	8008670 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007fb2:	e08e      	b.n	80080d2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8007fb4:	e08d      	b.n	80080d2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d004      	beq.n	8007fc8 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	695b      	ldr	r3, [r3, #20]
 8007fc4:	61fb      	str	r3, [r7, #28]
 8007fc6:	e007      	b.n	8007fd8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	699b      	ldr	r3, [r3, #24]
 8007fce:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	695b      	ldr	r3, [r3, #20]
 8007fd6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	085b      	lsrs	r3, r3, #1
 8007fdc:	f003 0301 	and.w	r3, r3, #1
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d012      	beq.n	800800a <HAL_I2C_EV_IRQHandler+0x20e>
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	0a5b      	lsrs	r3, r3, #9
 8007fe8:	f003 0301 	and.w	r3, r3, #1
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d00c      	beq.n	800800a <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d003      	beq.n	8008000 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	699b      	ldr	r3, [r3, #24]
 8007ffe:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8008000:	69b9      	ldr	r1, [r7, #24]
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f000 ff1d 	bl	8008e42 <I2C_Slave_ADDR>
 8008008:	e066      	b.n	80080d8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800800a:	69fb      	ldr	r3, [r7, #28]
 800800c:	091b      	lsrs	r3, r3, #4
 800800e:	f003 0301 	and.w	r3, r3, #1
 8008012:	2b00      	cmp	r3, #0
 8008014:	d009      	beq.n	800802a <HAL_I2C_EV_IRQHandler+0x22e>
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	0a5b      	lsrs	r3, r3, #9
 800801a:	f003 0301 	and.w	r3, r3, #1
 800801e:	2b00      	cmp	r3, #0
 8008020:	d003      	beq.n	800802a <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f000 ff58 	bl	8008ed8 <I2C_Slave_STOPF>
 8008028:	e056      	b.n	80080d8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800802a:	7bbb      	ldrb	r3, [r7, #14]
 800802c:	2b21      	cmp	r3, #33	; 0x21
 800802e:	d002      	beq.n	8008036 <HAL_I2C_EV_IRQHandler+0x23a>
 8008030:	7bbb      	ldrb	r3, [r7, #14]
 8008032:	2b29      	cmp	r3, #41	; 0x29
 8008034:	d125      	bne.n	8008082 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	09db      	lsrs	r3, r3, #7
 800803a:	f003 0301 	and.w	r3, r3, #1
 800803e:	2b00      	cmp	r3, #0
 8008040:	d00f      	beq.n	8008062 <HAL_I2C_EV_IRQHandler+0x266>
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	0a9b      	lsrs	r3, r3, #10
 8008046:	f003 0301 	and.w	r3, r3, #1
 800804a:	2b00      	cmp	r3, #0
 800804c:	d009      	beq.n	8008062 <HAL_I2C_EV_IRQHandler+0x266>
 800804e:	69fb      	ldr	r3, [r7, #28]
 8008050:	089b      	lsrs	r3, r3, #2
 8008052:	f003 0301 	and.w	r3, r3, #1
 8008056:	2b00      	cmp	r3, #0
 8008058:	d103      	bne.n	8008062 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f000 fe33 	bl	8008cc6 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008060:	e039      	b.n	80080d6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8008062:	69fb      	ldr	r3, [r7, #28]
 8008064:	089b      	lsrs	r3, r3, #2
 8008066:	f003 0301 	and.w	r3, r3, #1
 800806a:	2b00      	cmp	r3, #0
 800806c:	d033      	beq.n	80080d6 <HAL_I2C_EV_IRQHandler+0x2da>
 800806e:	697b      	ldr	r3, [r7, #20]
 8008070:	0a5b      	lsrs	r3, r3, #9
 8008072:	f003 0301 	and.w	r3, r3, #1
 8008076:	2b00      	cmp	r3, #0
 8008078:	d02d      	beq.n	80080d6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800807a:	6878      	ldr	r0, [r7, #4]
 800807c:	f000 fe60 	bl	8008d40 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008080:	e029      	b.n	80080d6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8008082:	69fb      	ldr	r3, [r7, #28]
 8008084:	099b      	lsrs	r3, r3, #6
 8008086:	f003 0301 	and.w	r3, r3, #1
 800808a:	2b00      	cmp	r3, #0
 800808c:	d00f      	beq.n	80080ae <HAL_I2C_EV_IRQHandler+0x2b2>
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	0a9b      	lsrs	r3, r3, #10
 8008092:	f003 0301 	and.w	r3, r3, #1
 8008096:	2b00      	cmp	r3, #0
 8008098:	d009      	beq.n	80080ae <HAL_I2C_EV_IRQHandler+0x2b2>
 800809a:	69fb      	ldr	r3, [r7, #28]
 800809c:	089b      	lsrs	r3, r3, #2
 800809e:	f003 0301 	and.w	r3, r3, #1
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d103      	bne.n	80080ae <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f000 fe6b 	bl	8008d82 <I2C_SlaveReceive_RXNE>
 80080ac:	e014      	b.n	80080d8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80080ae:	69fb      	ldr	r3, [r7, #28]
 80080b0:	089b      	lsrs	r3, r3, #2
 80080b2:	f003 0301 	and.w	r3, r3, #1
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d00e      	beq.n	80080d8 <HAL_I2C_EV_IRQHandler+0x2dc>
 80080ba:	697b      	ldr	r3, [r7, #20]
 80080bc:	0a5b      	lsrs	r3, r3, #9
 80080be:	f003 0301 	and.w	r3, r3, #1
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d008      	beq.n	80080d8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80080c6:	6878      	ldr	r0, [r7, #4]
 80080c8:	f000 fe99 	bl	8008dfe <I2C_SlaveReceive_BTF>
 80080cc:	e004      	b.n	80080d8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80080ce:	bf00      	nop
 80080d0:	e002      	b.n	80080d8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80080d2:	bf00      	nop
 80080d4:	e000      	b.n	80080d8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80080d6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80080d8:	3720      	adds	r7, #32
 80080da:	46bd      	mov	sp, r7
 80080dc:	bd80      	pop	{r7, pc}

080080de <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80080de:	b480      	push	{r7}
 80080e0:	b083      	sub	sp, #12
 80080e2:	af00      	add	r7, sp, #0
 80080e4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80080e6:	bf00      	nop
 80080e8:	370c      	adds	r7, #12
 80080ea:	46bd      	mov	sp, r7
 80080ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f0:	4770      	bx	lr

080080f2 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80080f2:	b480      	push	{r7}
 80080f4:	b083      	sub	sp, #12
 80080f6:	af00      	add	r7, sp, #0
 80080f8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80080fa:	bf00      	nop
 80080fc:	370c      	adds	r7, #12
 80080fe:	46bd      	mov	sp, r7
 8008100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008104:	4770      	bx	lr

08008106 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008106:	b480      	push	{r7}
 8008108:	b083      	sub	sp, #12
 800810a:	af00      	add	r7, sp, #0
 800810c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800810e:	bf00      	nop
 8008110:	370c      	adds	r7, #12
 8008112:	46bd      	mov	sp, r7
 8008114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008118:	4770      	bx	lr

0800811a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800811a:	b480      	push	{r7}
 800811c:	b083      	sub	sp, #12
 800811e:	af00      	add	r7, sp, #0
 8008120:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008122:	bf00      	nop
 8008124:	370c      	adds	r7, #12
 8008126:	46bd      	mov	sp, r7
 8008128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812c:	4770      	bx	lr

0800812e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800812e:	b480      	push	{r7}
 8008130:	b083      	sub	sp, #12
 8008132:	af00      	add	r7, sp, #0
 8008134:	6078      	str	r0, [r7, #4]
 8008136:	460b      	mov	r3, r1
 8008138:	70fb      	strb	r3, [r7, #3]
 800813a:	4613      	mov	r3, r2
 800813c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800813e:	bf00      	nop
 8008140:	370c      	adds	r7, #12
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr

0800814a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800814a:	b480      	push	{r7}
 800814c:	b083      	sub	sp, #12
 800814e:	af00      	add	r7, sp, #0
 8008150:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8008152:	bf00      	nop
 8008154:	370c      	adds	r7, #12
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr

0800815e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800815e:	b480      	push	{r7}
 8008160:	b083      	sub	sp, #12
 8008162:	af00      	add	r7, sp, #0
 8008164:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8008166:	bf00      	nop
 8008168:	370c      	adds	r7, #12
 800816a:	46bd      	mov	sp, r7
 800816c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008170:	4770      	bx	lr

08008172 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008172:	b480      	push	{r7}
 8008174:	b083      	sub	sp, #12
 8008176:	af00      	add	r7, sp, #0
 8008178:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800817a:	bf00      	nop
 800817c:	370c      	adds	r7, #12
 800817e:	46bd      	mov	sp, r7
 8008180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008184:	4770      	bx	lr

08008186 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008186:	b480      	push	{r7}
 8008188:	b083      	sub	sp, #12
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800818e:	bf00      	nop
 8008190:	370c      	adds	r7, #12
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr

0800819a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800819a:	b480      	push	{r7}
 800819c:	b083      	sub	sp, #12
 800819e:	af00      	add	r7, sp, #0
 80081a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80081a2:	bf00      	nop
 80081a4:	370c      	adds	r7, #12
 80081a6:	46bd      	mov	sp, r7
 80081a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ac:	4770      	bx	lr

080081ae <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80081ae:	b580      	push	{r7, lr}
 80081b0:	b084      	sub	sp, #16
 80081b2:	af00      	add	r7, sp, #0
 80081b4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081bc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80081c4:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081ca:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d150      	bne.n	8008276 <I2C_MasterTransmit_TXE+0xc8>
 80081d4:	7bfb      	ldrb	r3, [r7, #15]
 80081d6:	2b21      	cmp	r3, #33	; 0x21
 80081d8:	d14d      	bne.n	8008276 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80081da:	68bb      	ldr	r3, [r7, #8]
 80081dc:	2b08      	cmp	r3, #8
 80081de:	d01d      	beq.n	800821c <I2C_MasterTransmit_TXE+0x6e>
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	2b20      	cmp	r3, #32
 80081e4:	d01a      	beq.n	800821c <I2C_MasterTransmit_TXE+0x6e>
 80081e6:	68bb      	ldr	r3, [r7, #8]
 80081e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80081ec:	d016      	beq.n	800821c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	685a      	ldr	r2, [r3, #4]
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80081fc:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2211      	movs	r2, #17
 8008202:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2200      	movs	r2, #0
 8008208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2220      	movs	r2, #32
 8008210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f7ff ff62 	bl	80080de <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800821a:	e060      	b.n	80082de <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	685a      	ldr	r2, [r3, #4]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800822a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	681a      	ldr	r2, [r3, #0]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800823a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2200      	movs	r2, #0
 8008240:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	2220      	movs	r2, #32
 8008246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008250:	b2db      	uxtb	r3, r3
 8008252:	2b40      	cmp	r3, #64	; 0x40
 8008254:	d107      	bne.n	8008266 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2200      	movs	r2, #0
 800825a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f7ff ff7d 	bl	800815e <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008264:	e03b      	b.n	80082de <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f7ff ff35 	bl	80080de <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008274:	e033      	b.n	80082de <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8008276:	7bfb      	ldrb	r3, [r7, #15]
 8008278:	2b21      	cmp	r3, #33	; 0x21
 800827a:	d005      	beq.n	8008288 <I2C_MasterTransmit_TXE+0xda>
 800827c:	7bbb      	ldrb	r3, [r7, #14]
 800827e:	2b40      	cmp	r3, #64	; 0x40
 8008280:	d12d      	bne.n	80082de <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8008282:	7bfb      	ldrb	r3, [r7, #15]
 8008284:	2b22      	cmp	r3, #34	; 0x22
 8008286:	d12a      	bne.n	80082de <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800828c:	b29b      	uxth	r3, r3
 800828e:	2b00      	cmp	r3, #0
 8008290:	d108      	bne.n	80082a4 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	685a      	ldr	r2, [r3, #4]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082a0:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80082a2:	e01c      	b.n	80082de <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80082aa:	b2db      	uxtb	r3, r3
 80082ac:	2b40      	cmp	r3, #64	; 0x40
 80082ae:	d103      	bne.n	80082b8 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 f88e 	bl	80083d2 <I2C_MemoryTransmit_TXE_BTF>
}
 80082b6:	e012      	b.n	80082de <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082bc:	781a      	ldrb	r2, [r3, #0]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082c8:	1c5a      	adds	r2, r3, #1
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	3b01      	subs	r3, #1
 80082d6:	b29a      	uxth	r2, r3
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80082dc:	e7ff      	b.n	80082de <I2C_MasterTransmit_TXE+0x130>
 80082de:	bf00      	nop
 80082e0:	3710      	adds	r7, #16
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}

080082e6 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80082e6:	b580      	push	{r7, lr}
 80082e8:	b084      	sub	sp, #16
 80082ea:	af00      	add	r7, sp, #0
 80082ec:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082f2:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	2b21      	cmp	r3, #33	; 0x21
 80082fe:	d164      	bne.n	80083ca <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008304:	b29b      	uxth	r3, r3
 8008306:	2b00      	cmp	r3, #0
 8008308:	d012      	beq.n	8008330 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800830e:	781a      	ldrb	r2, [r3, #0]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800831a:	1c5a      	adds	r2, r3, #1
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008324:	b29b      	uxth	r3, r3
 8008326:	3b01      	subs	r3, #1
 8008328:	b29a      	uxth	r2, r3
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800832e:	e04c      	b.n	80083ca <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2b08      	cmp	r3, #8
 8008334:	d01d      	beq.n	8008372 <I2C_MasterTransmit_BTF+0x8c>
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2b20      	cmp	r3, #32
 800833a:	d01a      	beq.n	8008372 <I2C_MasterTransmit_BTF+0x8c>
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008342:	d016      	beq.n	8008372 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	685a      	ldr	r2, [r3, #4]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008352:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	2211      	movs	r2, #17
 8008358:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2200      	movs	r2, #0
 800835e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2220      	movs	r2, #32
 8008366:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f7ff feb7 	bl	80080de <HAL_I2C_MasterTxCpltCallback>
}
 8008370:	e02b      	b.n	80083ca <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	685a      	ldr	r2, [r3, #4]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008380:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	681a      	ldr	r2, [r3, #0]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008390:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2200      	movs	r2, #0
 8008396:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2220      	movs	r2, #32
 800839c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	2b40      	cmp	r3, #64	; 0x40
 80083aa:	d107      	bne.n	80083bc <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f7ff fed2 	bl	800815e <HAL_I2C_MemTxCpltCallback>
}
 80083ba:	e006      	b.n	80083ca <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2200      	movs	r2, #0
 80083c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f7ff fe8a 	bl	80080de <HAL_I2C_MasterTxCpltCallback>
}
 80083ca:	bf00      	nop
 80083cc:	3710      	adds	r7, #16
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bd80      	pop	{r7, pc}

080083d2 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80083d2:	b580      	push	{r7, lr}
 80083d4:	b084      	sub	sp, #16
 80083d6:	af00      	add	r7, sp, #0
 80083d8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083e0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d11d      	bne.n	8008426 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083ee:	2b01      	cmp	r3, #1
 80083f0:	d10b      	bne.n	800840a <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80083f6:	b2da      	uxtb	r2, r3
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008402:	1c9a      	adds	r2, r3, #2
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8008408:	e073      	b.n	80084f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800840e:	b29b      	uxth	r3, r3
 8008410:	121b      	asrs	r3, r3, #8
 8008412:	b2da      	uxtb	r2, r3
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800841e:	1c5a      	adds	r2, r3, #1
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	651a      	str	r2, [r3, #80]	; 0x50
}
 8008424:	e065      	b.n	80084f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800842a:	2b01      	cmp	r3, #1
 800842c:	d10b      	bne.n	8008446 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008432:	b2da      	uxtb	r2, r3
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800843e:	1c5a      	adds	r2, r3, #1
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	651a      	str	r2, [r3, #80]	; 0x50
}
 8008444:	e055      	b.n	80084f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800844a:	2b02      	cmp	r3, #2
 800844c:	d151      	bne.n	80084f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800844e:	7bfb      	ldrb	r3, [r7, #15]
 8008450:	2b22      	cmp	r3, #34	; 0x22
 8008452:	d10d      	bne.n	8008470 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008462:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008468:	1c5a      	adds	r2, r3, #1
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800846e:	e040      	b.n	80084f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008474:	b29b      	uxth	r3, r3
 8008476:	2b00      	cmp	r3, #0
 8008478:	d015      	beq.n	80084a6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800847a:	7bfb      	ldrb	r3, [r7, #15]
 800847c:	2b21      	cmp	r3, #33	; 0x21
 800847e:	d112      	bne.n	80084a6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008484:	781a      	ldrb	r2, [r3, #0]
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008490:	1c5a      	adds	r2, r3, #1
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800849a:	b29b      	uxth	r3, r3
 800849c:	3b01      	subs	r3, #1
 800849e:	b29a      	uxth	r2, r3
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80084a4:	e025      	b.n	80084f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d120      	bne.n	80084f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
 80084b0:	7bfb      	ldrb	r3, [r7, #15]
 80084b2:	2b21      	cmp	r3, #33	; 0x21
 80084b4:	d11d      	bne.n	80084f2 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	685a      	ldr	r2, [r3, #4]
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80084c4:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	681a      	ldr	r2, [r3, #0]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80084d4:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2200      	movs	r2, #0
 80084da:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	2220      	movs	r2, #32
 80084e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2200      	movs	r2, #0
 80084e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f7ff fe36 	bl	800815e <HAL_I2C_MemTxCpltCallback>
}
 80084f2:	bf00      	nop
 80084f4:	3710      	adds	r7, #16
 80084f6:	46bd      	mov	sp, r7
 80084f8:	bd80      	pop	{r7, pc}

080084fa <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80084fa:	b580      	push	{r7, lr}
 80084fc:	b084      	sub	sp, #16
 80084fe:	af00      	add	r7, sp, #0
 8008500:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008508:	b2db      	uxtb	r3, r3
 800850a:	2b22      	cmp	r3, #34	; 0x22
 800850c:	f040 80ac 	bne.w	8008668 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008514:	b29b      	uxth	r3, r3
 8008516:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	2b03      	cmp	r3, #3
 800851c:	d921      	bls.n	8008562 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	691a      	ldr	r2, [r3, #16]
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008528:	b2d2      	uxtb	r2, r2
 800852a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008530:	1c5a      	adds	r2, r3, #1
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800853a:	b29b      	uxth	r3, r3
 800853c:	3b01      	subs	r3, #1
 800853e:	b29a      	uxth	r2, r3
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008548:	b29b      	uxth	r3, r3
 800854a:	2b03      	cmp	r3, #3
 800854c:	f040 808c 	bne.w	8008668 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	685a      	ldr	r2, [r3, #4]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800855e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8008560:	e082      	b.n	8008668 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008566:	2b02      	cmp	r3, #2
 8008568:	d075      	beq.n	8008656 <I2C_MasterReceive_RXNE+0x15c>
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	2b01      	cmp	r3, #1
 800856e:	d002      	beq.n	8008576 <I2C_MasterReceive_RXNE+0x7c>
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	2b00      	cmp	r3, #0
 8008574:	d16f      	bne.n	8008656 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f001 fa60 	bl	8009a3c <I2C_WaitOnSTOPRequestThroughIT>
 800857c:	4603      	mov	r3, r0
 800857e:	2b00      	cmp	r3, #0
 8008580:	d142      	bne.n	8008608 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008590:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	685a      	ldr	r2, [r3, #4]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80085a0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	691a      	ldr	r2, [r3, #16]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ac:	b2d2      	uxtb	r2, r2
 80085ae:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085b4:	1c5a      	adds	r2, r3, #1
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085be:	b29b      	uxth	r3, r3
 80085c0:	3b01      	subs	r3, #1
 80085c2:	b29a      	uxth	r2, r3
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	2220      	movs	r2, #32
 80085cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80085d6:	b2db      	uxtb	r3, r3
 80085d8:	2b40      	cmp	r3, #64	; 0x40
 80085da:	d10a      	bne.n	80085f2 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2200      	movs	r2, #0
 80085e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2200      	movs	r2, #0
 80085e8:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f7ff fdc1 	bl	8008172 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80085f0:	e03a      	b.n	8008668 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2200      	movs	r2, #0
 80085f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2212      	movs	r2, #18
 80085fe:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8008600:	6878      	ldr	r0, [r7, #4]
 8008602:	f7ff fd76 	bl	80080f2 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008606:	e02f      	b.n	8008668 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	685a      	ldr	r2, [r3, #4]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008616:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	691a      	ldr	r2, [r3, #16]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008622:	b2d2      	uxtb	r2, r2
 8008624:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800862a:	1c5a      	adds	r2, r3, #1
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008634:	b29b      	uxth	r3, r3
 8008636:	3b01      	subs	r3, #1
 8008638:	b29a      	uxth	r2, r3
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2220      	movs	r2, #32
 8008642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f7ff fd99 	bl	8008186 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8008654:	e008      	b.n	8008668 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	685a      	ldr	r2, [r3, #4]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008664:	605a      	str	r2, [r3, #4]
}
 8008666:	e7ff      	b.n	8008668 <I2C_MasterReceive_RXNE+0x16e>
 8008668:	bf00      	nop
 800866a:	3710      	adds	r7, #16
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}

08008670 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b084      	sub	sp, #16
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800867c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008682:	b29b      	uxth	r3, r3
 8008684:	2b04      	cmp	r3, #4
 8008686:	d11b      	bne.n	80086c0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	685a      	ldr	r2, [r3, #4]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008696:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	691a      	ldr	r2, [r3, #16]
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086a2:	b2d2      	uxtb	r2, r2
 80086a4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086aa:	1c5a      	adds	r2, r3, #1
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086b4:	b29b      	uxth	r3, r3
 80086b6:	3b01      	subs	r3, #1
 80086b8:	b29a      	uxth	r2, r3
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80086be:	e0bd      	b.n	800883c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086c4:	b29b      	uxth	r3, r3
 80086c6:	2b03      	cmp	r3, #3
 80086c8:	d129      	bne.n	800871e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	685a      	ldr	r2, [r3, #4]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80086d8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2b04      	cmp	r3, #4
 80086de:	d00a      	beq.n	80086f6 <I2C_MasterReceive_BTF+0x86>
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	2b02      	cmp	r3, #2
 80086e4:	d007      	beq.n	80086f6 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80086f4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	691a      	ldr	r2, [r3, #16]
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008700:	b2d2      	uxtb	r2, r2
 8008702:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008708:	1c5a      	adds	r2, r3, #1
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008712:	b29b      	uxth	r3, r3
 8008714:	3b01      	subs	r3, #1
 8008716:	b29a      	uxth	r2, r3
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800871c:	e08e      	b.n	800883c <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008722:	b29b      	uxth	r3, r3
 8008724:	2b02      	cmp	r3, #2
 8008726:	d176      	bne.n	8008816 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	2b01      	cmp	r3, #1
 800872c:	d002      	beq.n	8008734 <I2C_MasterReceive_BTF+0xc4>
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2b10      	cmp	r3, #16
 8008732:	d108      	bne.n	8008746 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	681a      	ldr	r2, [r3, #0]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008742:	601a      	str	r2, [r3, #0]
 8008744:	e019      	b.n	800877a <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	2b04      	cmp	r3, #4
 800874a:	d002      	beq.n	8008752 <I2C_MasterReceive_BTF+0xe2>
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	2b02      	cmp	r3, #2
 8008750:	d108      	bne.n	8008764 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	681a      	ldr	r2, [r3, #0]
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008760:	601a      	str	r2, [r3, #0]
 8008762:	e00a      	b.n	800877a <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2b10      	cmp	r3, #16
 8008768:	d007      	beq.n	800877a <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	681a      	ldr	r2, [r3, #0]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008778:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	691a      	ldr	r2, [r3, #16]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008784:	b2d2      	uxtb	r2, r2
 8008786:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878c:	1c5a      	adds	r2, r3, #1
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008796:	b29b      	uxth	r3, r3
 8008798:	3b01      	subs	r3, #1
 800879a:	b29a      	uxth	r2, r3
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	691a      	ldr	r2, [r3, #16]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087aa:	b2d2      	uxtb	r2, r2
 80087ac:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087b2:	1c5a      	adds	r2, r3, #1
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087bc:	b29b      	uxth	r3, r3
 80087be:	3b01      	subs	r3, #1
 80087c0:	b29a      	uxth	r2, r3
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	685a      	ldr	r2, [r3, #4]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80087d4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	2220      	movs	r2, #32
 80087da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80087e4:	b2db      	uxtb	r3, r3
 80087e6:	2b40      	cmp	r3, #64	; 0x40
 80087e8:	d10a      	bne.n	8008800 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	2200      	movs	r2, #0
 80087ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2200      	movs	r2, #0
 80087f6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80087f8:	6878      	ldr	r0, [r7, #4]
 80087fa:	f7ff fcba 	bl	8008172 <HAL_I2C_MemRxCpltCallback>
}
 80087fe:	e01d      	b.n	800883c <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2200      	movs	r2, #0
 8008804:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2212      	movs	r2, #18
 800880c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800880e:	6878      	ldr	r0, [r7, #4]
 8008810:	f7ff fc6f 	bl	80080f2 <HAL_I2C_MasterRxCpltCallback>
}
 8008814:	e012      	b.n	800883c <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	691a      	ldr	r2, [r3, #16]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008820:	b2d2      	uxtb	r2, r2
 8008822:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008828:	1c5a      	adds	r2, r3, #1
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008832:	b29b      	uxth	r3, r3
 8008834:	3b01      	subs	r3, #1
 8008836:	b29a      	uxth	r2, r3
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800883c:	bf00      	nop
 800883e:	3710      	adds	r7, #16
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}

08008844 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8008844:	b480      	push	{r7}
 8008846:	b083      	sub	sp, #12
 8008848:	af00      	add	r7, sp, #0
 800884a:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008852:	b2db      	uxtb	r3, r3
 8008854:	2b40      	cmp	r3, #64	; 0x40
 8008856:	d117      	bne.n	8008888 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800885c:	2b00      	cmp	r3, #0
 800885e:	d109      	bne.n	8008874 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008864:	b2db      	uxtb	r3, r3
 8008866:	461a      	mov	r2, r3
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008870:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8008872:	e067      	b.n	8008944 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008878:	b2db      	uxtb	r3, r3
 800887a:	f043 0301 	orr.w	r3, r3, #1
 800887e:	b2da      	uxtb	r2, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	611a      	str	r2, [r3, #16]
}
 8008886:	e05d      	b.n	8008944 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	691b      	ldr	r3, [r3, #16]
 800888c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008890:	d133      	bne.n	80088fa <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008898:	b2db      	uxtb	r3, r3
 800889a:	2b21      	cmp	r3, #33	; 0x21
 800889c:	d109      	bne.n	80088b2 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088a2:	b2db      	uxtb	r3, r3
 80088a4:	461a      	mov	r2, r3
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80088ae:	611a      	str	r2, [r3, #16]
 80088b0:	e008      	b.n	80088c4 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	f043 0301 	orr.w	r3, r3, #1
 80088bc:	b2da      	uxtb	r2, r3
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d004      	beq.n	80088d6 <I2C_Master_SB+0x92>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80088d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d108      	bne.n	80088e8 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d032      	beq.n	8008944 <I2C_Master_SB+0x100>
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d02d      	beq.n	8008944 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	685a      	ldr	r2, [r3, #4]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80088f6:	605a      	str	r2, [r3, #4]
}
 80088f8:	e024      	b.n	8008944 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d10e      	bne.n	8008920 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008906:	b29b      	uxth	r3, r3
 8008908:	11db      	asrs	r3, r3, #7
 800890a:	b2db      	uxtb	r3, r3
 800890c:	f003 0306 	and.w	r3, r3, #6
 8008910:	b2db      	uxtb	r3, r3
 8008912:	f063 030f 	orn	r3, r3, #15
 8008916:	b2da      	uxtb	r2, r3
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	611a      	str	r2, [r3, #16]
}
 800891e:	e011      	b.n	8008944 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008924:	2b01      	cmp	r3, #1
 8008926:	d10d      	bne.n	8008944 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800892c:	b29b      	uxth	r3, r3
 800892e:	11db      	asrs	r3, r3, #7
 8008930:	b2db      	uxtb	r3, r3
 8008932:	f003 0306 	and.w	r3, r3, #6
 8008936:	b2db      	uxtb	r3, r3
 8008938:	f063 030e 	orn	r3, r3, #14
 800893c:	b2da      	uxtb	r2, r3
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	611a      	str	r2, [r3, #16]
}
 8008944:	bf00      	nop
 8008946:	370c      	adds	r7, #12
 8008948:	46bd      	mov	sp, r7
 800894a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894e:	4770      	bx	lr

08008950 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8008950:	b480      	push	{r7}
 8008952:	b083      	sub	sp, #12
 8008954:	af00      	add	r7, sp, #0
 8008956:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800895c:	b2da      	uxtb	r2, r3
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008968:	2b00      	cmp	r3, #0
 800896a:	d004      	beq.n	8008976 <I2C_Master_ADD10+0x26>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008970:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008972:	2b00      	cmp	r3, #0
 8008974:	d108      	bne.n	8008988 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800897a:	2b00      	cmp	r3, #0
 800897c:	d00c      	beq.n	8008998 <I2C_Master_ADD10+0x48>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008982:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008984:	2b00      	cmp	r3, #0
 8008986:	d007      	beq.n	8008998 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	685a      	ldr	r2, [r3, #4]
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008996:	605a      	str	r2, [r3, #4]
  }
}
 8008998:	bf00      	nop
 800899a:	370c      	adds	r7, #12
 800899c:	46bd      	mov	sp, r7
 800899e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a2:	4770      	bx	lr

080089a4 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80089a4:	b480      	push	{r7}
 80089a6:	b091      	sub	sp, #68	; 0x44
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80089b2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089ba:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089c0:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089c8:	b2db      	uxtb	r3, r3
 80089ca:	2b22      	cmp	r3, #34	; 0x22
 80089cc:	f040 8169 	bne.w	8008ca2 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d10f      	bne.n	80089f8 <I2C_Master_ADDR+0x54>
 80089d8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80089dc:	2b40      	cmp	r3, #64	; 0x40
 80089de:	d10b      	bne.n	80089f8 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80089e0:	2300      	movs	r3, #0
 80089e2:	633b      	str	r3, [r7, #48]	; 0x30
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	695b      	ldr	r3, [r3, #20]
 80089ea:	633b      	str	r3, [r7, #48]	; 0x30
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	699b      	ldr	r3, [r3, #24]
 80089f2:	633b      	str	r3, [r7, #48]	; 0x30
 80089f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089f6:	e160      	b.n	8008cba <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d11d      	bne.n	8008a3c <I2C_Master_ADDR+0x98>
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	691b      	ldr	r3, [r3, #16]
 8008a04:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008a08:	d118      	bne.n	8008a3c <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	695b      	ldr	r3, [r3, #20]
 8008a14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	699b      	ldr	r3, [r3, #24]
 8008a1c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681a      	ldr	r2, [r3, #0]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008a2e:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a34:	1c5a      	adds	r2, r3, #1
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	651a      	str	r2, [r3, #80]	; 0x50
 8008a3a:	e13e      	b.n	8008cba <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a40:	b29b      	uxth	r3, r3
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d113      	bne.n	8008a6e <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008a46:	2300      	movs	r3, #0
 8008a48:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	695b      	ldr	r3, [r3, #20]
 8008a50:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	699b      	ldr	r3, [r3, #24]
 8008a58:	62bb      	str	r3, [r7, #40]	; 0x28
 8008a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	681a      	ldr	r2, [r3, #0]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a6a:	601a      	str	r2, [r3, #0]
 8008a6c:	e115      	b.n	8008c9a <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a72:	b29b      	uxth	r3, r3
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	f040 808a 	bne.w	8008b8e <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8008a7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a7c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008a80:	d137      	bne.n	8008af2 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a90:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	685b      	ldr	r3, [r3, #4]
 8008a98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008aa0:	d113      	bne.n	8008aca <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	681a      	ldr	r2, [r3, #0]
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ab0:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	627b      	str	r3, [r7, #36]	; 0x24
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	695b      	ldr	r3, [r3, #20]
 8008abc:	627b      	str	r3, [r7, #36]	; 0x24
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	699b      	ldr	r3, [r3, #24]
 8008ac4:	627b      	str	r3, [r7, #36]	; 0x24
 8008ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac8:	e0e7      	b.n	8008c9a <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008aca:	2300      	movs	r3, #0
 8008acc:	623b      	str	r3, [r7, #32]
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	695b      	ldr	r3, [r3, #20]
 8008ad4:	623b      	str	r3, [r7, #32]
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	699b      	ldr	r3, [r3, #24]
 8008adc:	623b      	str	r3, [r7, #32]
 8008ade:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	681a      	ldr	r2, [r3, #0]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008aee:	601a      	str	r2, [r3, #0]
 8008af0:	e0d3      	b.n	8008c9a <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8008af2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008af4:	2b08      	cmp	r3, #8
 8008af6:	d02e      	beq.n	8008b56 <I2C_Master_ADDR+0x1b2>
 8008af8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008afa:	2b20      	cmp	r3, #32
 8008afc:	d02b      	beq.n	8008b56 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8008afe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b00:	2b12      	cmp	r3, #18
 8008b02:	d102      	bne.n	8008b0a <I2C_Master_ADDR+0x166>
 8008b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b06:	2b01      	cmp	r3, #1
 8008b08:	d125      	bne.n	8008b56 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008b0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b0c:	2b04      	cmp	r3, #4
 8008b0e:	d00e      	beq.n	8008b2e <I2C_Master_ADDR+0x18a>
 8008b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b12:	2b02      	cmp	r3, #2
 8008b14:	d00b      	beq.n	8008b2e <I2C_Master_ADDR+0x18a>
 8008b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b18:	2b10      	cmp	r3, #16
 8008b1a:	d008      	beq.n	8008b2e <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b2a:	601a      	str	r2, [r3, #0]
 8008b2c:	e007      	b.n	8008b3e <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	681a      	ldr	r2, [r3, #0]
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008b3c:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b3e:	2300      	movs	r3, #0
 8008b40:	61fb      	str	r3, [r7, #28]
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	695b      	ldr	r3, [r3, #20]
 8008b48:	61fb      	str	r3, [r7, #28]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	699b      	ldr	r3, [r3, #24]
 8008b50:	61fb      	str	r3, [r7, #28]
 8008b52:	69fb      	ldr	r3, [r7, #28]
 8008b54:	e0a1      	b.n	8008c9a <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	681a      	ldr	r2, [r3, #0]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b64:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b66:	2300      	movs	r3, #0
 8008b68:	61bb      	str	r3, [r7, #24]
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	695b      	ldr	r3, [r3, #20]
 8008b70:	61bb      	str	r3, [r7, #24]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	699b      	ldr	r3, [r3, #24]
 8008b78:	61bb      	str	r3, [r7, #24]
 8008b7a:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b8a:	601a      	str	r2, [r3, #0]
 8008b8c:	e085      	b.n	8008c9a <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	2b02      	cmp	r3, #2
 8008b96:	d14d      	bne.n	8008c34 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008b98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b9a:	2b04      	cmp	r3, #4
 8008b9c:	d016      	beq.n	8008bcc <I2C_Master_ADDR+0x228>
 8008b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ba0:	2b02      	cmp	r3, #2
 8008ba2:	d013      	beq.n	8008bcc <I2C_Master_ADDR+0x228>
 8008ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ba6:	2b10      	cmp	r3, #16
 8008ba8:	d010      	beq.n	8008bcc <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008bb8:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	681a      	ldr	r2, [r3, #0]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008bc8:	601a      	str	r2, [r3, #0]
 8008bca:	e007      	b.n	8008bdc <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	681a      	ldr	r2, [r3, #0]
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008bda:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008be6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008bea:	d117      	bne.n	8008c1c <I2C_Master_ADDR+0x278>
 8008bec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bee:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008bf2:	d00b      	beq.n	8008c0c <I2C_Master_ADDR+0x268>
 8008bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bf6:	2b01      	cmp	r3, #1
 8008bf8:	d008      	beq.n	8008c0c <I2C_Master_ADDR+0x268>
 8008bfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bfc:	2b08      	cmp	r3, #8
 8008bfe:	d005      	beq.n	8008c0c <I2C_Master_ADDR+0x268>
 8008c00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c02:	2b10      	cmp	r3, #16
 8008c04:	d002      	beq.n	8008c0c <I2C_Master_ADDR+0x268>
 8008c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c08:	2b20      	cmp	r3, #32
 8008c0a:	d107      	bne.n	8008c1c <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	685a      	ldr	r2, [r3, #4]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008c1a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	617b      	str	r3, [r7, #20]
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	695b      	ldr	r3, [r3, #20]
 8008c26:	617b      	str	r3, [r7, #20]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	699b      	ldr	r3, [r3, #24]
 8008c2e:	617b      	str	r3, [r7, #20]
 8008c30:	697b      	ldr	r3, [r7, #20]
 8008c32:	e032      	b.n	8008c9a <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	681a      	ldr	r2, [r3, #0]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008c42:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008c4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c52:	d117      	bne.n	8008c84 <I2C_Master_ADDR+0x2e0>
 8008c54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c56:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008c5a:	d00b      	beq.n	8008c74 <I2C_Master_ADDR+0x2d0>
 8008c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c5e:	2b01      	cmp	r3, #1
 8008c60:	d008      	beq.n	8008c74 <I2C_Master_ADDR+0x2d0>
 8008c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c64:	2b08      	cmp	r3, #8
 8008c66:	d005      	beq.n	8008c74 <I2C_Master_ADDR+0x2d0>
 8008c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c6a:	2b10      	cmp	r3, #16
 8008c6c:	d002      	beq.n	8008c74 <I2C_Master_ADDR+0x2d0>
 8008c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c70:	2b20      	cmp	r3, #32
 8008c72:	d107      	bne.n	8008c84 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	685a      	ldr	r2, [r3, #4]
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008c82:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c84:	2300      	movs	r3, #0
 8008c86:	613b      	str	r3, [r7, #16]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	695b      	ldr	r3, [r3, #20]
 8008c8e:	613b      	str	r3, [r7, #16]
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	699b      	ldr	r3, [r3, #24]
 8008c96:	613b      	str	r3, [r7, #16]
 8008c98:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8008ca0:	e00b      	b.n	8008cba <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	60fb      	str	r3, [r7, #12]
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	695b      	ldr	r3, [r3, #20]
 8008cac:	60fb      	str	r3, [r7, #12]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	699b      	ldr	r3, [r3, #24]
 8008cb4:	60fb      	str	r3, [r7, #12]
 8008cb6:	68fb      	ldr	r3, [r7, #12]
}
 8008cb8:	e7ff      	b.n	8008cba <I2C_Master_ADDR+0x316>
 8008cba:	bf00      	nop
 8008cbc:	3744      	adds	r7, #68	; 0x44
 8008cbe:	46bd      	mov	sp, r7
 8008cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc4:	4770      	bx	lr

08008cc6 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8008cc6:	b580      	push	{r7, lr}
 8008cc8:	b084      	sub	sp, #16
 8008cca:	af00      	add	r7, sp, #0
 8008ccc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cd4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cda:	b29b      	uxth	r3, r3
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d02b      	beq.n	8008d38 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce4:	781a      	ldrb	r2, [r3, #0]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cf0:	1c5a      	adds	r2, r3, #1
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cfa:	b29b      	uxth	r3, r3
 8008cfc:	3b01      	subs	r3, #1
 8008cfe:	b29a      	uxth	r2, r3
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d114      	bne.n	8008d38 <I2C_SlaveTransmit_TXE+0x72>
 8008d0e:	7bfb      	ldrb	r3, [r7, #15]
 8008d10:	2b29      	cmp	r3, #41	; 0x29
 8008d12:	d111      	bne.n	8008d38 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	685a      	ldr	r2, [r3, #4]
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d22:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	2221      	movs	r2, #33	; 0x21
 8008d28:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2228      	movs	r2, #40	; 0x28
 8008d2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008d32:	6878      	ldr	r0, [r7, #4]
 8008d34:	f7ff f9e7 	bl	8008106 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008d38:	bf00      	nop
 8008d3a:	3710      	adds	r7, #16
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bd80      	pop	{r7, pc}

08008d40 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008d40:	b480      	push	{r7}
 8008d42:	b083      	sub	sp, #12
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d011      	beq.n	8008d76 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d56:	781a      	ldrb	r2, [r3, #0]
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d62:	1c5a      	adds	r2, r3, #1
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	3b01      	subs	r3, #1
 8008d70:	b29a      	uxth	r2, r3
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8008d76:	bf00      	nop
 8008d78:	370c      	adds	r7, #12
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr

08008d82 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8008d82:	b580      	push	{r7, lr}
 8008d84:	b084      	sub	sp, #16
 8008d86:	af00      	add	r7, sp, #0
 8008d88:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d90:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d96:	b29b      	uxth	r3, r3
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d02c      	beq.n	8008df6 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	691a      	ldr	r2, [r3, #16]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008da6:	b2d2      	uxtb	r2, r2
 8008da8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dae:	1c5a      	adds	r2, r3, #1
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	b29a      	uxth	r2, r3
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008dc6:	b29b      	uxth	r3, r3
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d114      	bne.n	8008df6 <I2C_SlaveReceive_RXNE+0x74>
 8008dcc:	7bfb      	ldrb	r3, [r7, #15]
 8008dce:	2b2a      	cmp	r3, #42	; 0x2a
 8008dd0:	d111      	bne.n	8008df6 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	685a      	ldr	r2, [r3, #4]
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008de0:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2222      	movs	r2, #34	; 0x22
 8008de6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2228      	movs	r2, #40	; 0x28
 8008dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008df0:	6878      	ldr	r0, [r7, #4]
 8008df2:	f7ff f992 	bl	800811a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8008df6:	bf00      	nop
 8008df8:	3710      	adds	r7, #16
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008dfe:	b480      	push	{r7}
 8008e00:	b083      	sub	sp, #12
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d012      	beq.n	8008e36 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	691a      	ldr	r2, [r3, #16]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e1a:	b2d2      	uxtb	r2, r2
 8008e1c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e22:	1c5a      	adds	r2, r3, #1
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e2c:	b29b      	uxth	r3, r3
 8008e2e:	3b01      	subs	r3, #1
 8008e30:	b29a      	uxth	r2, r3
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8008e36:	bf00      	nop
 8008e38:	370c      	adds	r7, #12
 8008e3a:	46bd      	mov	sp, r7
 8008e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e40:	4770      	bx	lr

08008e42 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8008e42:	b580      	push	{r7, lr}
 8008e44:	b084      	sub	sp, #16
 8008e46:	af00      	add	r7, sp, #0
 8008e48:	6078      	str	r0, [r7, #4]
 8008e4a:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e56:	b2db      	uxtb	r3, r3
 8008e58:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008e5c:	2b28      	cmp	r3, #40	; 0x28
 8008e5e:	d127      	bne.n	8008eb0 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	685a      	ldr	r2, [r3, #4]
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008e6e:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	089b      	lsrs	r3, r3, #2
 8008e74:	f003 0301 	and.w	r3, r3, #1
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d101      	bne.n	8008e80 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8008e7c:	2301      	movs	r3, #1
 8008e7e:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	09db      	lsrs	r3, r3, #7
 8008e84:	f003 0301 	and.w	r3, r3, #1
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d103      	bne.n	8008e94 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	81bb      	strh	r3, [r7, #12]
 8008e92:	e002      	b.n	8008e9a <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	699b      	ldr	r3, [r3, #24]
 8008e98:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8008ea2:	89ba      	ldrh	r2, [r7, #12]
 8008ea4:	7bfb      	ldrb	r3, [r7, #15]
 8008ea6:	4619      	mov	r1, r3
 8008ea8:	6878      	ldr	r0, [r7, #4]
 8008eaa:	f7ff f940 	bl	800812e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008eae:	e00e      	b.n	8008ece <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	60bb      	str	r3, [r7, #8]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	695b      	ldr	r3, [r3, #20]
 8008eba:	60bb      	str	r3, [r7, #8]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	699b      	ldr	r3, [r3, #24]
 8008ec2:	60bb      	str	r3, [r7, #8]
 8008ec4:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8008ece:	bf00      	nop
 8008ed0:	3710      	adds	r7, #16
 8008ed2:	46bd      	mov	sp, r7
 8008ed4:	bd80      	pop	{r7, pc}
	...

08008ed8 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ee6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	685a      	ldr	r2, [r3, #4]
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008ef6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8008ef8:	2300      	movs	r3, #0
 8008efa:	60bb      	str	r3, [r7, #8]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	695b      	ldr	r3, [r3, #20]
 8008f02:	60bb      	str	r3, [r7, #8]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	681a      	ldr	r2, [r3, #0]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	f042 0201 	orr.w	r2, r2, #1
 8008f12:	601a      	str	r2, [r3, #0]
 8008f14:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f24:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	685b      	ldr	r3, [r3, #4]
 8008f2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008f30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f34:	d172      	bne.n	800901c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008f36:	7bfb      	ldrb	r3, [r7, #15]
 8008f38:	2b22      	cmp	r3, #34	; 0x22
 8008f3a:	d002      	beq.n	8008f42 <I2C_Slave_STOPF+0x6a>
 8008f3c:	7bfb      	ldrb	r3, [r7, #15]
 8008f3e:	2b2a      	cmp	r3, #42	; 0x2a
 8008f40:	d135      	bne.n	8008fae <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	685b      	ldr	r3, [r3, #4]
 8008f4a:	b29a      	uxth	r2, r3
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f54:	b29b      	uxth	r3, r3
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d005      	beq.n	8008f66 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f5e:	f043 0204 	orr.w	r2, r3, #4
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	685a      	ldr	r2, [r3, #4]
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008f74:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	f7fe f8f7 	bl	800716e <HAL_DMA_GetState>
 8008f80:	4603      	mov	r3, r0
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d049      	beq.n	800901a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f8a:	4a69      	ldr	r2, [pc, #420]	; (8009130 <I2C_Slave_STOPF+0x258>)
 8008f8c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f92:	4618      	mov	r0, r3
 8008f94:	f7fe f8c9 	bl	800712a <HAL_DMA_Abort_IT>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d03d      	beq.n	800901a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fa2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008fa4:	687a      	ldr	r2, [r7, #4]
 8008fa6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008fa8:	4610      	mov	r0, r2
 8008faa:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008fac:	e035      	b.n	800901a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	685b      	ldr	r3, [r3, #4]
 8008fb6:	b29a      	uxth	r2, r3
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008fc0:	b29b      	uxth	r3, r3
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d005      	beq.n	8008fd2 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fca:	f043 0204 	orr.w	r2, r3, #4
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	685a      	ldr	r2, [r3, #4]
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008fe0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f7fe f8c1 	bl	800716e <HAL_DMA_GetState>
 8008fec:	4603      	mov	r3, r0
 8008fee:	2b01      	cmp	r3, #1
 8008ff0:	d014      	beq.n	800901c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ff6:	4a4e      	ldr	r2, [pc, #312]	; (8009130 <I2C_Slave_STOPF+0x258>)
 8008ff8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ffe:	4618      	mov	r0, r3
 8009000:	f7fe f893 	bl	800712a <HAL_DMA_Abort_IT>
 8009004:	4603      	mov	r3, r0
 8009006:	2b00      	cmp	r3, #0
 8009008:	d008      	beq.n	800901c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800900e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009010:	687a      	ldr	r2, [r7, #4]
 8009012:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009014:	4610      	mov	r0, r2
 8009016:	4798      	blx	r3
 8009018:	e000      	b.n	800901c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800901a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009020:	b29b      	uxth	r3, r3
 8009022:	2b00      	cmp	r3, #0
 8009024:	d03e      	beq.n	80090a4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	695b      	ldr	r3, [r3, #20]
 800902c:	f003 0304 	and.w	r3, r3, #4
 8009030:	2b04      	cmp	r3, #4
 8009032:	d112      	bne.n	800905a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	691a      	ldr	r2, [r3, #16]
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800903e:	b2d2      	uxtb	r2, r2
 8009040:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009046:	1c5a      	adds	r2, r3, #1
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009050:	b29b      	uxth	r3, r3
 8009052:	3b01      	subs	r3, #1
 8009054:	b29a      	uxth	r2, r3
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	695b      	ldr	r3, [r3, #20]
 8009060:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009064:	2b40      	cmp	r3, #64	; 0x40
 8009066:	d112      	bne.n	800908e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	691a      	ldr	r2, [r3, #16]
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009072:	b2d2      	uxtb	r2, r2
 8009074:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800907a:	1c5a      	adds	r2, r3, #1
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009084:	b29b      	uxth	r3, r3
 8009086:	3b01      	subs	r3, #1
 8009088:	b29a      	uxth	r2, r3
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009092:	b29b      	uxth	r3, r3
 8009094:	2b00      	cmp	r3, #0
 8009096:	d005      	beq.n	80090a4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800909c:	f043 0204 	orr.w	r2, r3, #4
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d003      	beq.n	80090b4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80090ac:	6878      	ldr	r0, [r7, #4]
 80090ae:	f000 f843 	bl	8009138 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80090b2:	e039      	b.n	8009128 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80090b4:	7bfb      	ldrb	r3, [r7, #15]
 80090b6:	2b2a      	cmp	r3, #42	; 0x2a
 80090b8:	d109      	bne.n	80090ce <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2200      	movs	r2, #0
 80090be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2228      	movs	r2, #40	; 0x28
 80090c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80090c8:	6878      	ldr	r0, [r7, #4]
 80090ca:	f7ff f826 	bl	800811a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090d4:	b2db      	uxtb	r3, r3
 80090d6:	2b28      	cmp	r3, #40	; 0x28
 80090d8:	d111      	bne.n	80090fe <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	4a15      	ldr	r2, [pc, #84]	; (8009134 <I2C_Slave_STOPF+0x25c>)
 80090de:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2200      	movs	r2, #0
 80090e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2220      	movs	r2, #32
 80090ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2200      	movs	r2, #0
 80090f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f7ff f827 	bl	800814a <HAL_I2C_ListenCpltCallback>
}
 80090fc:	e014      	b.n	8009128 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009102:	2b22      	cmp	r3, #34	; 0x22
 8009104:	d002      	beq.n	800910c <I2C_Slave_STOPF+0x234>
 8009106:	7bfb      	ldrb	r3, [r7, #15]
 8009108:	2b22      	cmp	r3, #34	; 0x22
 800910a:	d10d      	bne.n	8009128 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2200      	movs	r2, #0
 8009110:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2220      	movs	r2, #32
 8009116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2200      	movs	r2, #0
 800911e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f7fe fff9 	bl	800811a <HAL_I2C_SlaveRxCpltCallback>
}
 8009128:	bf00      	nop
 800912a:	3710      	adds	r7, #16
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}
 8009130:	0800963d 	.word	0x0800963d
 8009134:	ffff0000 	.word	0xffff0000

08009138 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b084      	sub	sp, #16
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009146:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800914e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8009150:	7bbb      	ldrb	r3, [r7, #14]
 8009152:	2b10      	cmp	r3, #16
 8009154:	d002      	beq.n	800915c <I2C_ITError+0x24>
 8009156:	7bbb      	ldrb	r3, [r7, #14]
 8009158:	2b40      	cmp	r3, #64	; 0x40
 800915a:	d10a      	bne.n	8009172 <I2C_ITError+0x3a>
 800915c:	7bfb      	ldrb	r3, [r7, #15]
 800915e:	2b22      	cmp	r3, #34	; 0x22
 8009160:	d107      	bne.n	8009172 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	681a      	ldr	r2, [r3, #0]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009170:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009172:	7bfb      	ldrb	r3, [r7, #15]
 8009174:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009178:	2b28      	cmp	r3, #40	; 0x28
 800917a:	d107      	bne.n	800918c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2200      	movs	r2, #0
 8009180:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2228      	movs	r2, #40	; 0x28
 8009186:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800918a:	e015      	b.n	80091b8 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	685b      	ldr	r3, [r3, #4]
 8009192:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009196:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800919a:	d00a      	beq.n	80091b2 <I2C_ITError+0x7a>
 800919c:	7bfb      	ldrb	r3, [r7, #15]
 800919e:	2b60      	cmp	r3, #96	; 0x60
 80091a0:	d007      	beq.n	80091b2 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2220      	movs	r2, #32
 80091a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	2200      	movs	r2, #0
 80091ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	2200      	movs	r2, #0
 80091b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80091c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80091c6:	d162      	bne.n	800928e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	685a      	ldr	r2, [r3, #4]
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80091d6:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80091e0:	b2db      	uxtb	r3, r3
 80091e2:	2b01      	cmp	r3, #1
 80091e4:	d020      	beq.n	8009228 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091ea:	4a6a      	ldr	r2, [pc, #424]	; (8009394 <I2C_ITError+0x25c>)
 80091ec:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091f2:	4618      	mov	r0, r3
 80091f4:	f7fd ff99 	bl	800712a <HAL_DMA_Abort_IT>
 80091f8:	4603      	mov	r3, r0
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	f000 8089 	beq.w	8009312 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	681a      	ldr	r2, [r3, #0]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	f022 0201 	bic.w	r2, r2, #1
 800920e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2220      	movs	r2, #32
 8009214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800921c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800921e:	687a      	ldr	r2, [r7, #4]
 8009220:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009222:	4610      	mov	r0, r2
 8009224:	4798      	blx	r3
 8009226:	e074      	b.n	8009312 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800922c:	4a59      	ldr	r2, [pc, #356]	; (8009394 <I2C_ITError+0x25c>)
 800922e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009234:	4618      	mov	r0, r3
 8009236:	f7fd ff78 	bl	800712a <HAL_DMA_Abort_IT>
 800923a:	4603      	mov	r3, r0
 800923c:	2b00      	cmp	r3, #0
 800923e:	d068      	beq.n	8009312 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	695b      	ldr	r3, [r3, #20]
 8009246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800924a:	2b40      	cmp	r3, #64	; 0x40
 800924c:	d10b      	bne.n	8009266 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	691a      	ldr	r2, [r3, #16]
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009258:	b2d2      	uxtb	r2, r2
 800925a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009260:	1c5a      	adds	r2, r3, #1
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	681a      	ldr	r2, [r3, #0]
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f022 0201 	bic.w	r2, r2, #1
 8009274:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2220      	movs	r2, #32
 800927a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009282:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009284:	687a      	ldr	r2, [r7, #4]
 8009286:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009288:	4610      	mov	r0, r2
 800928a:	4798      	blx	r3
 800928c:	e041      	b.n	8009312 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009294:	b2db      	uxtb	r3, r3
 8009296:	2b60      	cmp	r3, #96	; 0x60
 8009298:	d125      	bne.n	80092e6 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2220      	movs	r2, #32
 800929e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2200      	movs	r2, #0
 80092a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	695b      	ldr	r3, [r3, #20]
 80092ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092b2:	2b40      	cmp	r3, #64	; 0x40
 80092b4:	d10b      	bne.n	80092ce <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	691a      	ldr	r2, [r3, #16]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092c0:	b2d2      	uxtb	r2, r2
 80092c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092c8:	1c5a      	adds	r2, r3, #1
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	681a      	ldr	r2, [r3, #0]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f022 0201 	bic.w	r2, r2, #1
 80092dc:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f7fe ff5b 	bl	800819a <HAL_I2C_AbortCpltCallback>
 80092e4:	e015      	b.n	8009312 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	695b      	ldr	r3, [r3, #20]
 80092ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092f0:	2b40      	cmp	r3, #64	; 0x40
 80092f2:	d10b      	bne.n	800930c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	691a      	ldr	r2, [r3, #16]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092fe:	b2d2      	uxtb	r2, r2
 8009300:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009306:	1c5a      	adds	r2, r3, #1
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f7fe ff3a 	bl	8008186 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009316:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	f003 0301 	and.w	r3, r3, #1
 800931e:	2b00      	cmp	r3, #0
 8009320:	d10e      	bne.n	8009340 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8009328:	2b00      	cmp	r3, #0
 800932a:	d109      	bne.n	8009340 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8009332:	2b00      	cmp	r3, #0
 8009334:	d104      	bne.n	8009340 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8009336:	68bb      	ldr	r3, [r7, #8]
 8009338:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800933c:	2b00      	cmp	r3, #0
 800933e:	d007      	beq.n	8009350 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	685a      	ldr	r2, [r3, #4]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800934e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009356:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800935c:	f003 0304 	and.w	r3, r3, #4
 8009360:	2b04      	cmp	r3, #4
 8009362:	d113      	bne.n	800938c <I2C_ITError+0x254>
 8009364:	7bfb      	ldrb	r3, [r7, #15]
 8009366:	2b28      	cmp	r3, #40	; 0x28
 8009368:	d110      	bne.n	800938c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	4a0a      	ldr	r2, [pc, #40]	; (8009398 <I2C_ITError+0x260>)
 800936e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2200      	movs	r2, #0
 8009374:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	2220      	movs	r2, #32
 800937a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2200      	movs	r2, #0
 8009382:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	f7fe fedf 	bl	800814a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800938c:	bf00      	nop
 800938e:	3710      	adds	r7, #16
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}
 8009394:	0800963d 	.word	0x0800963d
 8009398:	ffff0000 	.word	0xffff0000

0800939c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800939c:	b580      	push	{r7, lr}
 800939e:	b088      	sub	sp, #32
 80093a0:	af02      	add	r7, sp, #8
 80093a2:	60f8      	str	r0, [r7, #12]
 80093a4:	607a      	str	r2, [r7, #4]
 80093a6:	603b      	str	r3, [r7, #0]
 80093a8:	460b      	mov	r3, r1
 80093aa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093b0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	2b08      	cmp	r3, #8
 80093b6:	d006      	beq.n	80093c6 <I2C_MasterRequestWrite+0x2a>
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	2b01      	cmp	r3, #1
 80093bc:	d003      	beq.n	80093c6 <I2C_MasterRequestWrite+0x2a>
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80093c4:	d108      	bne.n	80093d8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	681a      	ldr	r2, [r3, #0]
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80093d4:	601a      	str	r2, [r3, #0]
 80093d6:	e00b      	b.n	80093f0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093dc:	2b12      	cmp	r3, #18
 80093de:	d107      	bne.n	80093f0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	681a      	ldr	r2, [r3, #0]
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80093ee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	9300      	str	r3, [sp, #0]
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2200      	movs	r2, #0
 80093f8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80093fc:	68f8      	ldr	r0, [r7, #12]
 80093fe:	f000 f9c5 	bl	800978c <I2C_WaitOnFlagUntilTimeout>
 8009402:	4603      	mov	r3, r0
 8009404:	2b00      	cmp	r3, #0
 8009406:	d00d      	beq.n	8009424 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009412:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009416:	d103      	bne.n	8009420 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800941e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009420:	2303      	movs	r3, #3
 8009422:	e035      	b.n	8009490 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	691b      	ldr	r3, [r3, #16]
 8009428:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800942c:	d108      	bne.n	8009440 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800942e:	897b      	ldrh	r3, [r7, #10]
 8009430:	b2db      	uxtb	r3, r3
 8009432:	461a      	mov	r2, r3
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800943c:	611a      	str	r2, [r3, #16]
 800943e:	e01b      	b.n	8009478 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009440:	897b      	ldrh	r3, [r7, #10]
 8009442:	11db      	asrs	r3, r3, #7
 8009444:	b2db      	uxtb	r3, r3
 8009446:	f003 0306 	and.w	r3, r3, #6
 800944a:	b2db      	uxtb	r3, r3
 800944c:	f063 030f 	orn	r3, r3, #15
 8009450:	b2da      	uxtb	r2, r3
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	687a      	ldr	r2, [r7, #4]
 800945c:	490e      	ldr	r1, [pc, #56]	; (8009498 <I2C_MasterRequestWrite+0xfc>)
 800945e:	68f8      	ldr	r0, [r7, #12]
 8009460:	f000 f9eb 	bl	800983a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009464:	4603      	mov	r3, r0
 8009466:	2b00      	cmp	r3, #0
 8009468:	d001      	beq.n	800946e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800946a:	2301      	movs	r3, #1
 800946c:	e010      	b.n	8009490 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800946e:	897b      	ldrh	r3, [r7, #10]
 8009470:	b2da      	uxtb	r2, r3
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	687a      	ldr	r2, [r7, #4]
 800947c:	4907      	ldr	r1, [pc, #28]	; (800949c <I2C_MasterRequestWrite+0x100>)
 800947e:	68f8      	ldr	r0, [r7, #12]
 8009480:	f000 f9db 	bl	800983a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009484:	4603      	mov	r3, r0
 8009486:	2b00      	cmp	r3, #0
 8009488:	d001      	beq.n	800948e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800948a:	2301      	movs	r3, #1
 800948c:	e000      	b.n	8009490 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800948e:	2300      	movs	r3, #0
}
 8009490:	4618      	mov	r0, r3
 8009492:	3718      	adds	r7, #24
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}
 8009498:	00010008 	.word	0x00010008
 800949c:	00010002 	.word	0x00010002

080094a0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b088      	sub	sp, #32
 80094a4:	af02      	add	r7, sp, #8
 80094a6:	60f8      	str	r0, [r7, #12]
 80094a8:	607a      	str	r2, [r7, #4]
 80094aa:	603b      	str	r3, [r7, #0]
 80094ac:	460b      	mov	r3, r1
 80094ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094b4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	681a      	ldr	r2, [r3, #0]
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80094c4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80094c6:	697b      	ldr	r3, [r7, #20]
 80094c8:	2b08      	cmp	r3, #8
 80094ca:	d006      	beq.n	80094da <I2C_MasterRequestRead+0x3a>
 80094cc:	697b      	ldr	r3, [r7, #20]
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d003      	beq.n	80094da <I2C_MasterRequestRead+0x3a>
 80094d2:	697b      	ldr	r3, [r7, #20]
 80094d4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80094d8:	d108      	bne.n	80094ec <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	681a      	ldr	r2, [r3, #0]
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80094e8:	601a      	str	r2, [r3, #0]
 80094ea:	e00b      	b.n	8009504 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094f0:	2b11      	cmp	r3, #17
 80094f2:	d107      	bne.n	8009504 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	681a      	ldr	r2, [r3, #0]
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009502:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	9300      	str	r3, [sp, #0]
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	2200      	movs	r2, #0
 800950c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009510:	68f8      	ldr	r0, [r7, #12]
 8009512:	f000 f93b 	bl	800978c <I2C_WaitOnFlagUntilTimeout>
 8009516:	4603      	mov	r3, r0
 8009518:	2b00      	cmp	r3, #0
 800951a:	d00d      	beq.n	8009538 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009526:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800952a:	d103      	bne.n	8009534 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009532:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009534:	2303      	movs	r3, #3
 8009536:	e079      	b.n	800962c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	691b      	ldr	r3, [r3, #16]
 800953c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009540:	d108      	bne.n	8009554 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009542:	897b      	ldrh	r3, [r7, #10]
 8009544:	b2db      	uxtb	r3, r3
 8009546:	f043 0301 	orr.w	r3, r3, #1
 800954a:	b2da      	uxtb	r2, r3
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	611a      	str	r2, [r3, #16]
 8009552:	e05f      	b.n	8009614 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009554:	897b      	ldrh	r3, [r7, #10]
 8009556:	11db      	asrs	r3, r3, #7
 8009558:	b2db      	uxtb	r3, r3
 800955a:	f003 0306 	and.w	r3, r3, #6
 800955e:	b2db      	uxtb	r3, r3
 8009560:	f063 030f 	orn	r3, r3, #15
 8009564:	b2da      	uxtb	r2, r3
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	687a      	ldr	r2, [r7, #4]
 8009570:	4930      	ldr	r1, [pc, #192]	; (8009634 <I2C_MasterRequestRead+0x194>)
 8009572:	68f8      	ldr	r0, [r7, #12]
 8009574:	f000 f961 	bl	800983a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009578:	4603      	mov	r3, r0
 800957a:	2b00      	cmp	r3, #0
 800957c:	d001      	beq.n	8009582 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800957e:	2301      	movs	r3, #1
 8009580:	e054      	b.n	800962c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009582:	897b      	ldrh	r3, [r7, #10]
 8009584:	b2da      	uxtb	r2, r3
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	687a      	ldr	r2, [r7, #4]
 8009590:	4929      	ldr	r1, [pc, #164]	; (8009638 <I2C_MasterRequestRead+0x198>)
 8009592:	68f8      	ldr	r0, [r7, #12]
 8009594:	f000 f951 	bl	800983a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009598:	4603      	mov	r3, r0
 800959a:	2b00      	cmp	r3, #0
 800959c:	d001      	beq.n	80095a2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800959e:	2301      	movs	r3, #1
 80095a0:	e044      	b.n	800962c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095a2:	2300      	movs	r3, #0
 80095a4:	613b      	str	r3, [r7, #16]
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	695b      	ldr	r3, [r3, #20]
 80095ac:	613b      	str	r3, [r7, #16]
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	699b      	ldr	r3, [r3, #24]
 80095b4:	613b      	str	r3, [r7, #16]
 80095b6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	681a      	ldr	r2, [r3, #0]
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80095c6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80095c8:	683b      	ldr	r3, [r7, #0]
 80095ca:	9300      	str	r3, [sp, #0]
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2200      	movs	r2, #0
 80095d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80095d4:	68f8      	ldr	r0, [r7, #12]
 80095d6:	f000 f8d9 	bl	800978c <I2C_WaitOnFlagUntilTimeout>
 80095da:	4603      	mov	r3, r0
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d00d      	beq.n	80095fc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80095ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095ee:	d103      	bne.n	80095f8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80095f6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80095f8:	2303      	movs	r3, #3
 80095fa:	e017      	b.n	800962c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80095fc:	897b      	ldrh	r3, [r7, #10]
 80095fe:	11db      	asrs	r3, r3, #7
 8009600:	b2db      	uxtb	r3, r3
 8009602:	f003 0306 	and.w	r3, r3, #6
 8009606:	b2db      	uxtb	r3, r3
 8009608:	f063 030e 	orn	r3, r3, #14
 800960c:	b2da      	uxtb	r2, r3
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	687a      	ldr	r2, [r7, #4]
 8009618:	4907      	ldr	r1, [pc, #28]	; (8009638 <I2C_MasterRequestRead+0x198>)
 800961a:	68f8      	ldr	r0, [r7, #12]
 800961c:	f000 f90d 	bl	800983a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009620:	4603      	mov	r3, r0
 8009622:	2b00      	cmp	r3, #0
 8009624:	d001      	beq.n	800962a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8009626:	2301      	movs	r3, #1
 8009628:	e000      	b.n	800962c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800962a:	2300      	movs	r3, #0
}
 800962c:	4618      	mov	r0, r3
 800962e:	3718      	adds	r7, #24
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	00010008 	.word	0x00010008
 8009638:	00010002 	.word	0x00010002

0800963c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b086      	sub	sp, #24
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009644:	2300      	movs	r3, #0
 8009646:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800964c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800964e:	697b      	ldr	r3, [r7, #20]
 8009650:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009654:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8009656:	4b4b      	ldr	r3, [pc, #300]	; (8009784 <I2C_DMAAbort+0x148>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	08db      	lsrs	r3, r3, #3
 800965c:	4a4a      	ldr	r2, [pc, #296]	; (8009788 <I2C_DMAAbort+0x14c>)
 800965e:	fba2 2303 	umull	r2, r3, r2, r3
 8009662:	0a1a      	lsrs	r2, r3, #8
 8009664:	4613      	mov	r3, r2
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	4413      	add	r3, r2
 800966a:	00da      	lsls	r2, r3, #3
 800966c:	1ad3      	subs	r3, r2, r3
 800966e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d106      	bne.n	8009684 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009676:	697b      	ldr	r3, [r7, #20]
 8009678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800967a:	f043 0220 	orr.w	r2, r3, #32
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8009682:	e00a      	b.n	800969a <I2C_DMAAbort+0x5e>
    }
    count--;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	3b01      	subs	r3, #1
 8009688:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800968a:	697b      	ldr	r3, [r7, #20]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009694:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009698:	d0ea      	beq.n	8009670 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800969a:	697b      	ldr	r3, [r7, #20]
 800969c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d003      	beq.n	80096aa <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096a6:	2200      	movs	r2, #0
 80096a8:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80096aa:	697b      	ldr	r3, [r7, #20]
 80096ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d003      	beq.n	80096ba <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80096b2:	697b      	ldr	r3, [r7, #20]
 80096b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096b6:	2200      	movs	r2, #0
 80096b8:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80096ba:	697b      	ldr	r3, [r7, #20]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	681a      	ldr	r2, [r3, #0]
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80096c8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	2200      	movs	r2, #0
 80096ce:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80096d0:	697b      	ldr	r3, [r7, #20]
 80096d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d003      	beq.n	80096e0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80096dc:	2200      	movs	r2, #0
 80096de:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80096e0:	697b      	ldr	r3, [r7, #20]
 80096e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d003      	beq.n	80096f0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80096e8:	697b      	ldr	r3, [r7, #20]
 80096ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ec:	2200      	movs	r2, #0
 80096ee:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80096f0:	697b      	ldr	r3, [r7, #20]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	681a      	ldr	r2, [r3, #0]
 80096f6:	697b      	ldr	r3, [r7, #20]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f022 0201 	bic.w	r2, r2, #1
 80096fe:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009706:	b2db      	uxtb	r3, r3
 8009708:	2b60      	cmp	r3, #96	; 0x60
 800970a:	d10e      	bne.n	800972a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800970c:	697b      	ldr	r3, [r7, #20]
 800970e:	2220      	movs	r2, #32
 8009710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009714:	697b      	ldr	r3, [r7, #20]
 8009716:	2200      	movs	r2, #0
 8009718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	2200      	movs	r2, #0
 8009720:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009722:	6978      	ldr	r0, [r7, #20]
 8009724:	f7fe fd39 	bl	800819a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009728:	e027      	b.n	800977a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800972a:	7cfb      	ldrb	r3, [r7, #19]
 800972c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009730:	2b28      	cmp	r3, #40	; 0x28
 8009732:	d117      	bne.n	8009764 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	681a      	ldr	r2, [r3, #0]
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f042 0201 	orr.w	r2, r2, #1
 8009742:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009744:	697b      	ldr	r3, [r7, #20]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	681a      	ldr	r2, [r3, #0]
 800974a:	697b      	ldr	r3, [r7, #20]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009752:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	2200      	movs	r2, #0
 8009758:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800975a:	697b      	ldr	r3, [r7, #20]
 800975c:	2228      	movs	r2, #40	; 0x28
 800975e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8009762:	e007      	b.n	8009774 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	2220      	movs	r2, #32
 8009768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	2200      	movs	r2, #0
 8009770:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8009774:	6978      	ldr	r0, [r7, #20]
 8009776:	f7fe fd06 	bl	8008186 <HAL_I2C_ErrorCallback>
}
 800977a:	bf00      	nop
 800977c:	3718      	adds	r7, #24
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}
 8009782:	bf00      	nop
 8009784:	20000004 	.word	0x20000004
 8009788:	14f8b589 	.word	0x14f8b589

0800978c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b084      	sub	sp, #16
 8009790:	af00      	add	r7, sp, #0
 8009792:	60f8      	str	r0, [r7, #12]
 8009794:	60b9      	str	r1, [r7, #8]
 8009796:	603b      	str	r3, [r7, #0]
 8009798:	4613      	mov	r3, r2
 800979a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800979c:	e025      	b.n	80097ea <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800979e:	683b      	ldr	r3, [r7, #0]
 80097a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80097a4:	d021      	beq.n	80097ea <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097a6:	f7fd fb0f 	bl	8006dc8 <HAL_GetTick>
 80097aa:	4602      	mov	r2, r0
 80097ac:	69bb      	ldr	r3, [r7, #24]
 80097ae:	1ad3      	subs	r3, r2, r3
 80097b0:	683a      	ldr	r2, [r7, #0]
 80097b2:	429a      	cmp	r2, r3
 80097b4:	d302      	bcc.n	80097bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d116      	bne.n	80097ea <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	2200      	movs	r2, #0
 80097c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	2220      	movs	r2, #32
 80097c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	2200      	movs	r2, #0
 80097ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097d6:	f043 0220 	orr.w	r2, r3, #32
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80097e6:	2301      	movs	r3, #1
 80097e8:	e023      	b.n	8009832 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	0c1b      	lsrs	r3, r3, #16
 80097ee:	b2db      	uxtb	r3, r3
 80097f0:	2b01      	cmp	r3, #1
 80097f2:	d10d      	bne.n	8009810 <I2C_WaitOnFlagUntilTimeout+0x84>
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	695b      	ldr	r3, [r3, #20]
 80097fa:	43da      	mvns	r2, r3
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	4013      	ands	r3, r2
 8009800:	b29b      	uxth	r3, r3
 8009802:	2b00      	cmp	r3, #0
 8009804:	bf0c      	ite	eq
 8009806:	2301      	moveq	r3, #1
 8009808:	2300      	movne	r3, #0
 800980a:	b2db      	uxtb	r3, r3
 800980c:	461a      	mov	r2, r3
 800980e:	e00c      	b.n	800982a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	699b      	ldr	r3, [r3, #24]
 8009816:	43da      	mvns	r2, r3
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	4013      	ands	r3, r2
 800981c:	b29b      	uxth	r3, r3
 800981e:	2b00      	cmp	r3, #0
 8009820:	bf0c      	ite	eq
 8009822:	2301      	moveq	r3, #1
 8009824:	2300      	movne	r3, #0
 8009826:	b2db      	uxtb	r3, r3
 8009828:	461a      	mov	r2, r3
 800982a:	79fb      	ldrb	r3, [r7, #7]
 800982c:	429a      	cmp	r2, r3
 800982e:	d0b6      	beq.n	800979e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009830:	2300      	movs	r3, #0
}
 8009832:	4618      	mov	r0, r3
 8009834:	3710      	adds	r7, #16
 8009836:	46bd      	mov	sp, r7
 8009838:	bd80      	pop	{r7, pc}

0800983a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800983a:	b580      	push	{r7, lr}
 800983c:	b084      	sub	sp, #16
 800983e:	af00      	add	r7, sp, #0
 8009840:	60f8      	str	r0, [r7, #12]
 8009842:	60b9      	str	r1, [r7, #8]
 8009844:	607a      	str	r2, [r7, #4]
 8009846:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009848:	e051      	b.n	80098ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	695b      	ldr	r3, [r3, #20]
 8009850:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009854:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009858:	d123      	bne.n	80098a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	681a      	ldr	r2, [r3, #0]
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009868:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009872:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2200      	movs	r2, #0
 8009878:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	2220      	movs	r2, #32
 800987e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	2200      	movs	r2, #0
 8009886:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800988e:	f043 0204 	orr.w	r2, r3, #4
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	2200      	movs	r2, #0
 800989a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800989e:	2301      	movs	r3, #1
 80098a0:	e046      	b.n	8009930 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80098a8:	d021      	beq.n	80098ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80098aa:	f7fd fa8d 	bl	8006dc8 <HAL_GetTick>
 80098ae:	4602      	mov	r2, r0
 80098b0:	683b      	ldr	r3, [r7, #0]
 80098b2:	1ad3      	subs	r3, r2, r3
 80098b4:	687a      	ldr	r2, [r7, #4]
 80098b6:	429a      	cmp	r2, r3
 80098b8:	d302      	bcc.n	80098c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d116      	bne.n	80098ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	2200      	movs	r2, #0
 80098c4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2220      	movs	r2, #32
 80098ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	2200      	movs	r2, #0
 80098d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80098da:	f043 0220 	orr.w	r2, r3, #32
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	2200      	movs	r2, #0
 80098e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80098ea:	2301      	movs	r3, #1
 80098ec:	e020      	b.n	8009930 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	0c1b      	lsrs	r3, r3, #16
 80098f2:	b2db      	uxtb	r3, r3
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	d10c      	bne.n	8009912 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	695b      	ldr	r3, [r3, #20]
 80098fe:	43da      	mvns	r2, r3
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	4013      	ands	r3, r2
 8009904:	b29b      	uxth	r3, r3
 8009906:	2b00      	cmp	r3, #0
 8009908:	bf14      	ite	ne
 800990a:	2301      	movne	r3, #1
 800990c:	2300      	moveq	r3, #0
 800990e:	b2db      	uxtb	r3, r3
 8009910:	e00b      	b.n	800992a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	699b      	ldr	r3, [r3, #24]
 8009918:	43da      	mvns	r2, r3
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	4013      	ands	r3, r2
 800991e:	b29b      	uxth	r3, r3
 8009920:	2b00      	cmp	r3, #0
 8009922:	bf14      	ite	ne
 8009924:	2301      	movne	r3, #1
 8009926:	2300      	moveq	r3, #0
 8009928:	b2db      	uxtb	r3, r3
 800992a:	2b00      	cmp	r3, #0
 800992c:	d18d      	bne.n	800984a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800992e:	2300      	movs	r3, #0
}
 8009930:	4618      	mov	r0, r3
 8009932:	3710      	adds	r7, #16
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}

08009938 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b084      	sub	sp, #16
 800993c:	af00      	add	r7, sp, #0
 800993e:	60f8      	str	r0, [r7, #12]
 8009940:	60b9      	str	r1, [r7, #8]
 8009942:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009944:	e02d      	b.n	80099a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009946:	68f8      	ldr	r0, [r7, #12]
 8009948:	f000 f900 	bl	8009b4c <I2C_IsAcknowledgeFailed>
 800994c:	4603      	mov	r3, r0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d001      	beq.n	8009956 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009952:	2301      	movs	r3, #1
 8009954:	e02d      	b.n	80099b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800995c:	d021      	beq.n	80099a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800995e:	f7fd fa33 	bl	8006dc8 <HAL_GetTick>
 8009962:	4602      	mov	r2, r0
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	1ad3      	subs	r3, r2, r3
 8009968:	68ba      	ldr	r2, [r7, #8]
 800996a:	429a      	cmp	r2, r3
 800996c:	d302      	bcc.n	8009974 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800996e:	68bb      	ldr	r3, [r7, #8]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d116      	bne.n	80099a2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2200      	movs	r2, #0
 8009978:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	2220      	movs	r2, #32
 800997e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2200      	movs	r2, #0
 8009986:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800998e:	f043 0220 	orr.w	r2, r3, #32
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	2200      	movs	r2, #0
 800999a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800999e:	2301      	movs	r3, #1
 80099a0:	e007      	b.n	80099b2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	695b      	ldr	r3, [r3, #20]
 80099a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099ac:	2b80      	cmp	r3, #128	; 0x80
 80099ae:	d1ca      	bne.n	8009946 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80099b0:	2300      	movs	r3, #0
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	3710      	adds	r7, #16
 80099b6:	46bd      	mov	sp, r7
 80099b8:	bd80      	pop	{r7, pc}

080099ba <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80099ba:	b580      	push	{r7, lr}
 80099bc:	b084      	sub	sp, #16
 80099be:	af00      	add	r7, sp, #0
 80099c0:	60f8      	str	r0, [r7, #12]
 80099c2:	60b9      	str	r1, [r7, #8]
 80099c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80099c6:	e02d      	b.n	8009a24 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	f000 f8bf 	bl	8009b4c <I2C_IsAcknowledgeFailed>
 80099ce:	4603      	mov	r3, r0
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d001      	beq.n	80099d8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80099d4:	2301      	movs	r3, #1
 80099d6:	e02d      	b.n	8009a34 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80099de:	d021      	beq.n	8009a24 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80099e0:	f7fd f9f2 	bl	8006dc8 <HAL_GetTick>
 80099e4:	4602      	mov	r2, r0
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	1ad3      	subs	r3, r2, r3
 80099ea:	68ba      	ldr	r2, [r7, #8]
 80099ec:	429a      	cmp	r2, r3
 80099ee:	d302      	bcc.n	80099f6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80099f0:	68bb      	ldr	r3, [r7, #8]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d116      	bne.n	8009a24 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2200      	movs	r2, #0
 80099fa:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	2220      	movs	r2, #32
 8009a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	2200      	movs	r2, #0
 8009a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a10:	f043 0220 	orr.w	r2, r3, #32
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009a20:	2301      	movs	r3, #1
 8009a22:	e007      	b.n	8009a34 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	695b      	ldr	r3, [r3, #20]
 8009a2a:	f003 0304 	and.w	r3, r3, #4
 8009a2e:	2b04      	cmp	r3, #4
 8009a30:	d1ca      	bne.n	80099c8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009a32:	2300      	movs	r3, #0
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3710      	adds	r7, #16
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b085      	sub	sp, #20
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a44:	2300      	movs	r3, #0
 8009a46:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8009a48:	4b13      	ldr	r3, [pc, #76]	; (8009a98 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	08db      	lsrs	r3, r3, #3
 8009a4e:	4a13      	ldr	r2, [pc, #76]	; (8009a9c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8009a50:	fba2 2303 	umull	r2, r3, r2, r3
 8009a54:	0a1a      	lsrs	r2, r3, #8
 8009a56:	4613      	mov	r3, r2
 8009a58:	009b      	lsls	r3, r3, #2
 8009a5a:	4413      	add	r3, r2
 8009a5c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	3b01      	subs	r3, #1
 8009a62:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d107      	bne.n	8009a7a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a6e:	f043 0220 	orr.w	r2, r3, #32
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8009a76:	2301      	movs	r3, #1
 8009a78:	e008      	b.n	8009a8c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009a84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a88:	d0e9      	beq.n	8009a5e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8009a8a:	2300      	movs	r3, #0
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3714      	adds	r7, #20
 8009a90:	46bd      	mov	sp, r7
 8009a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a96:	4770      	bx	lr
 8009a98:	20000004 	.word	0x20000004
 8009a9c:	14f8b589 	.word	0x14f8b589

08009aa0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b084      	sub	sp, #16
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	60f8      	str	r0, [r7, #12]
 8009aa8:	60b9      	str	r1, [r7, #8]
 8009aaa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009aac:	e042      	b.n	8009b34 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	695b      	ldr	r3, [r3, #20]
 8009ab4:	f003 0310 	and.w	r3, r3, #16
 8009ab8:	2b10      	cmp	r3, #16
 8009aba:	d119      	bne.n	8009af0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009abc:	68fb      	ldr	r3, [r7, #12]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	f06f 0210 	mvn.w	r2, #16
 8009ac4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	2200      	movs	r2, #0
 8009aca:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	2220      	movs	r2, #32
 8009ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009aec:	2301      	movs	r3, #1
 8009aee:	e029      	b.n	8009b44 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009af0:	f7fd f96a 	bl	8006dc8 <HAL_GetTick>
 8009af4:	4602      	mov	r2, r0
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	1ad3      	subs	r3, r2, r3
 8009afa:	68ba      	ldr	r2, [r7, #8]
 8009afc:	429a      	cmp	r2, r3
 8009afe:	d302      	bcc.n	8009b06 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d116      	bne.n	8009b34 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	2200      	movs	r2, #0
 8009b0a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	2220      	movs	r2, #32
 8009b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	2200      	movs	r2, #0
 8009b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b20:	f043 0220 	orr.w	r2, r3, #32
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009b30:	2301      	movs	r3, #1
 8009b32:	e007      	b.n	8009b44 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	695b      	ldr	r3, [r3, #20]
 8009b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b3e:	2b40      	cmp	r3, #64	; 0x40
 8009b40:	d1b5      	bne.n	8009aae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009b42:	2300      	movs	r3, #0
}
 8009b44:	4618      	mov	r0, r3
 8009b46:	3710      	adds	r7, #16
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	bd80      	pop	{r7, pc}

08009b4c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009b4c:	b480      	push	{r7}
 8009b4e:	b083      	sub	sp, #12
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	695b      	ldr	r3, [r3, #20]
 8009b5a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009b5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b62:	d11b      	bne.n	8009b9c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009b6c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	2200      	movs	r2, #0
 8009b72:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	2220      	movs	r2, #32
 8009b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2200      	movs	r2, #0
 8009b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b88:	f043 0204 	orr.w	r2, r3, #4
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2200      	movs	r2, #0
 8009b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e000      	b.n	8009b9e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009b9c:	2300      	movs	r3, #0
}
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	370c      	adds	r7, #12
 8009ba2:	46bd      	mov	sp, r7
 8009ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba8:	4770      	bx	lr

08009baa <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8009baa:	b480      	push	{r7}
 8009bac:	b083      	sub	sp, #12
 8009bae:	af00      	add	r7, sp, #0
 8009bb0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bb6:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8009bba:	d103      	bne.n	8009bc4 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8009bc2:	e007      	b.n	8009bd4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bc8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8009bcc:	d102      	bne.n	8009bd4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2208      	movs	r2, #8
 8009bd2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8009bd4:	bf00      	nop
 8009bd6:	370c      	adds	r7, #12
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bde:	4770      	bx	lr

08009be0 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b083      	sub	sp, #12
 8009be4:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8009be6:	4b06      	ldr	r3, [pc, #24]	; (8009c00 <HAL_PWR_EnableBkUpAccess+0x20>)
 8009be8:	2201      	movs	r2, #1
 8009bea:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8009bec:	4b05      	ldr	r3, [pc, #20]	; (8009c04 <HAL_PWR_EnableBkUpAccess+0x24>)
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8009bf2:	687b      	ldr	r3, [r7, #4]
}
 8009bf4:	bf00      	nop
 8009bf6:	370c      	adds	r7, #12
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bfe:	4770      	bx	lr
 8009c00:	420e0020 	.word	0x420e0020
 8009c04:	40007000 	.word	0x40007000

08009c08 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b083      	sub	sp, #12
 8009c0c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8009c0e:	4b06      	ldr	r3, [pc, #24]	; (8009c28 <HAL_PWR_DisableBkUpAccess+0x20>)
 8009c10:	2200      	movs	r2, #0
 8009c12:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8009c14:	4b05      	ldr	r3, [pc, #20]	; (8009c2c <HAL_PWR_DisableBkUpAccess+0x24>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8009c1a:	687b      	ldr	r3, [r7, #4]
}
 8009c1c:	bf00      	nop
 8009c1e:	370c      	adds	r7, #12
 8009c20:	46bd      	mov	sp, r7
 8009c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c26:	4770      	bx	lr
 8009c28:	420e0020 	.word	0x420e0020
 8009c2c:	40007000 	.word	0x40007000

08009c30 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b086      	sub	sp, #24
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d101      	bne.n	8009c42 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e267      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f003 0301 	and.w	r3, r3, #1
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d075      	beq.n	8009d3a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009c4e:	4b88      	ldr	r3, [pc, #544]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009c50:	689b      	ldr	r3, [r3, #8]
 8009c52:	f003 030c 	and.w	r3, r3, #12
 8009c56:	2b04      	cmp	r3, #4
 8009c58:	d00c      	beq.n	8009c74 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009c5a:	4b85      	ldr	r3, [pc, #532]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009c5c:	689b      	ldr	r3, [r3, #8]
 8009c5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009c62:	2b08      	cmp	r3, #8
 8009c64:	d112      	bne.n	8009c8c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009c66:	4b82      	ldr	r3, [pc, #520]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009c68:	685b      	ldr	r3, [r3, #4]
 8009c6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009c6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009c72:	d10b      	bne.n	8009c8c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009c74:	4b7e      	ldr	r3, [pc, #504]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d05b      	beq.n	8009d38 <HAL_RCC_OscConfig+0x108>
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	685b      	ldr	r3, [r3, #4]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d157      	bne.n	8009d38 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009c88:	2301      	movs	r3, #1
 8009c8a:	e242      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	685b      	ldr	r3, [r3, #4]
 8009c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009c94:	d106      	bne.n	8009ca4 <HAL_RCC_OscConfig+0x74>
 8009c96:	4b76      	ldr	r3, [pc, #472]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	4a75      	ldr	r2, [pc, #468]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009c9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009ca0:	6013      	str	r3, [r2, #0]
 8009ca2:	e01d      	b.n	8009ce0 <HAL_RCC_OscConfig+0xb0>
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	685b      	ldr	r3, [r3, #4]
 8009ca8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009cac:	d10c      	bne.n	8009cc8 <HAL_RCC_OscConfig+0x98>
 8009cae:	4b70      	ldr	r3, [pc, #448]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	4a6f      	ldr	r2, [pc, #444]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009cb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009cb8:	6013      	str	r3, [r2, #0]
 8009cba:	4b6d      	ldr	r3, [pc, #436]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	4a6c      	ldr	r2, [pc, #432]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009cc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009cc4:	6013      	str	r3, [r2, #0]
 8009cc6:	e00b      	b.n	8009ce0 <HAL_RCC_OscConfig+0xb0>
 8009cc8:	4b69      	ldr	r3, [pc, #420]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	4a68      	ldr	r2, [pc, #416]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009cce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009cd2:	6013      	str	r3, [r2, #0]
 8009cd4:	4b66      	ldr	r3, [pc, #408]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	4a65      	ldr	r2, [pc, #404]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009cda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009cde:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	685b      	ldr	r3, [r3, #4]
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d013      	beq.n	8009d10 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009ce8:	f7fd f86e 	bl	8006dc8 <HAL_GetTick>
 8009cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009cee:	e008      	b.n	8009d02 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009cf0:	f7fd f86a 	bl	8006dc8 <HAL_GetTick>
 8009cf4:	4602      	mov	r2, r0
 8009cf6:	693b      	ldr	r3, [r7, #16]
 8009cf8:	1ad3      	subs	r3, r2, r3
 8009cfa:	2b64      	cmp	r3, #100	; 0x64
 8009cfc:	d901      	bls.n	8009d02 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009cfe:	2303      	movs	r3, #3
 8009d00:	e207      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009d02:	4b5b      	ldr	r3, [pc, #364]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d0f0      	beq.n	8009cf0 <HAL_RCC_OscConfig+0xc0>
 8009d0e:	e014      	b.n	8009d3a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009d10:	f7fd f85a 	bl	8006dc8 <HAL_GetTick>
 8009d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009d16:	e008      	b.n	8009d2a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009d18:	f7fd f856 	bl	8006dc8 <HAL_GetTick>
 8009d1c:	4602      	mov	r2, r0
 8009d1e:	693b      	ldr	r3, [r7, #16]
 8009d20:	1ad3      	subs	r3, r2, r3
 8009d22:	2b64      	cmp	r3, #100	; 0x64
 8009d24:	d901      	bls.n	8009d2a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009d26:	2303      	movs	r3, #3
 8009d28:	e1f3      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009d2a:	4b51      	ldr	r3, [pc, #324]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d1f0      	bne.n	8009d18 <HAL_RCC_OscConfig+0xe8>
 8009d36:	e000      	b.n	8009d3a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f003 0302 	and.w	r3, r3, #2
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d063      	beq.n	8009e0e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009d46:	4b4a      	ldr	r3, [pc, #296]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009d48:	689b      	ldr	r3, [r3, #8]
 8009d4a:	f003 030c 	and.w	r3, r3, #12
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d00b      	beq.n	8009d6a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009d52:	4b47      	ldr	r3, [pc, #284]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009d54:	689b      	ldr	r3, [r3, #8]
 8009d56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009d5a:	2b08      	cmp	r3, #8
 8009d5c:	d11c      	bne.n	8009d98 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009d5e:	4b44      	ldr	r3, [pc, #272]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009d60:	685b      	ldr	r3, [r3, #4]
 8009d62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d116      	bne.n	8009d98 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009d6a:	4b41      	ldr	r3, [pc, #260]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f003 0302 	and.w	r3, r3, #2
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d005      	beq.n	8009d82 <HAL_RCC_OscConfig+0x152>
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	68db      	ldr	r3, [r3, #12]
 8009d7a:	2b01      	cmp	r3, #1
 8009d7c:	d001      	beq.n	8009d82 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009d7e:	2301      	movs	r3, #1
 8009d80:	e1c7      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009d82:	4b3b      	ldr	r3, [pc, #236]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	691b      	ldr	r3, [r3, #16]
 8009d8e:	00db      	lsls	r3, r3, #3
 8009d90:	4937      	ldr	r1, [pc, #220]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009d92:	4313      	orrs	r3, r2
 8009d94:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009d96:	e03a      	b.n	8009e0e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	68db      	ldr	r3, [r3, #12]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d020      	beq.n	8009de2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009da0:	4b34      	ldr	r3, [pc, #208]	; (8009e74 <HAL_RCC_OscConfig+0x244>)
 8009da2:	2201      	movs	r2, #1
 8009da4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009da6:	f7fd f80f 	bl	8006dc8 <HAL_GetTick>
 8009daa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009dac:	e008      	b.n	8009dc0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009dae:	f7fd f80b 	bl	8006dc8 <HAL_GetTick>
 8009db2:	4602      	mov	r2, r0
 8009db4:	693b      	ldr	r3, [r7, #16]
 8009db6:	1ad3      	subs	r3, r2, r3
 8009db8:	2b02      	cmp	r3, #2
 8009dba:	d901      	bls.n	8009dc0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009dbc:	2303      	movs	r3, #3
 8009dbe:	e1a8      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009dc0:	4b2b      	ldr	r3, [pc, #172]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	f003 0302 	and.w	r3, r3, #2
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d0f0      	beq.n	8009dae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009dcc:	4b28      	ldr	r3, [pc, #160]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	691b      	ldr	r3, [r3, #16]
 8009dd8:	00db      	lsls	r3, r3, #3
 8009dda:	4925      	ldr	r1, [pc, #148]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009ddc:	4313      	orrs	r3, r2
 8009dde:	600b      	str	r3, [r1, #0]
 8009de0:	e015      	b.n	8009e0e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009de2:	4b24      	ldr	r3, [pc, #144]	; (8009e74 <HAL_RCC_OscConfig+0x244>)
 8009de4:	2200      	movs	r2, #0
 8009de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009de8:	f7fc ffee 	bl	8006dc8 <HAL_GetTick>
 8009dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009dee:	e008      	b.n	8009e02 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009df0:	f7fc ffea 	bl	8006dc8 <HAL_GetTick>
 8009df4:	4602      	mov	r2, r0
 8009df6:	693b      	ldr	r3, [r7, #16]
 8009df8:	1ad3      	subs	r3, r2, r3
 8009dfa:	2b02      	cmp	r3, #2
 8009dfc:	d901      	bls.n	8009e02 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009dfe:	2303      	movs	r3, #3
 8009e00:	e187      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009e02:	4b1b      	ldr	r3, [pc, #108]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f003 0302 	and.w	r3, r3, #2
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d1f0      	bne.n	8009df0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f003 0308 	and.w	r3, r3, #8
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d036      	beq.n	8009e88 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	695b      	ldr	r3, [r3, #20]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d016      	beq.n	8009e50 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009e22:	4b15      	ldr	r3, [pc, #84]	; (8009e78 <HAL_RCC_OscConfig+0x248>)
 8009e24:	2201      	movs	r2, #1
 8009e26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009e28:	f7fc ffce 	bl	8006dc8 <HAL_GetTick>
 8009e2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009e2e:	e008      	b.n	8009e42 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009e30:	f7fc ffca 	bl	8006dc8 <HAL_GetTick>
 8009e34:	4602      	mov	r2, r0
 8009e36:	693b      	ldr	r3, [r7, #16]
 8009e38:	1ad3      	subs	r3, r2, r3
 8009e3a:	2b02      	cmp	r3, #2
 8009e3c:	d901      	bls.n	8009e42 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009e3e:	2303      	movs	r3, #3
 8009e40:	e167      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009e42:	4b0b      	ldr	r3, [pc, #44]	; (8009e70 <HAL_RCC_OscConfig+0x240>)
 8009e44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e46:	f003 0302 	and.w	r3, r3, #2
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d0f0      	beq.n	8009e30 <HAL_RCC_OscConfig+0x200>
 8009e4e:	e01b      	b.n	8009e88 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009e50:	4b09      	ldr	r3, [pc, #36]	; (8009e78 <HAL_RCC_OscConfig+0x248>)
 8009e52:	2200      	movs	r2, #0
 8009e54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009e56:	f7fc ffb7 	bl	8006dc8 <HAL_GetTick>
 8009e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009e5c:	e00e      	b.n	8009e7c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009e5e:	f7fc ffb3 	bl	8006dc8 <HAL_GetTick>
 8009e62:	4602      	mov	r2, r0
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	1ad3      	subs	r3, r2, r3
 8009e68:	2b02      	cmp	r3, #2
 8009e6a:	d907      	bls.n	8009e7c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8009e6c:	2303      	movs	r3, #3
 8009e6e:	e150      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
 8009e70:	40023800 	.word	0x40023800
 8009e74:	42470000 	.word	0x42470000
 8009e78:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009e7c:	4b88      	ldr	r3, [pc, #544]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009e7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009e80:	f003 0302 	and.w	r3, r3, #2
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d1ea      	bne.n	8009e5e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	f003 0304 	and.w	r3, r3, #4
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	f000 8097 	beq.w	8009fc4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009e96:	2300      	movs	r3, #0
 8009e98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009e9a:	4b81      	ldr	r3, [pc, #516]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d10f      	bne.n	8009ec6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	60bb      	str	r3, [r7, #8]
 8009eaa:	4b7d      	ldr	r3, [pc, #500]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eae:	4a7c      	ldr	r2, [pc, #496]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009eb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009eb4:	6413      	str	r3, [r2, #64]	; 0x40
 8009eb6:	4b7a      	ldr	r3, [pc, #488]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ebe:	60bb      	str	r3, [r7, #8]
 8009ec0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009ec2:	2301      	movs	r3, #1
 8009ec4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ec6:	4b77      	ldr	r3, [pc, #476]	; (800a0a4 <HAL_RCC_OscConfig+0x474>)
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d118      	bne.n	8009f04 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009ed2:	4b74      	ldr	r3, [pc, #464]	; (800a0a4 <HAL_RCC_OscConfig+0x474>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	4a73      	ldr	r2, [pc, #460]	; (800a0a4 <HAL_RCC_OscConfig+0x474>)
 8009ed8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009edc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009ede:	f7fc ff73 	bl	8006dc8 <HAL_GetTick>
 8009ee2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ee4:	e008      	b.n	8009ef8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ee6:	f7fc ff6f 	bl	8006dc8 <HAL_GetTick>
 8009eea:	4602      	mov	r2, r0
 8009eec:	693b      	ldr	r3, [r7, #16]
 8009eee:	1ad3      	subs	r3, r2, r3
 8009ef0:	2b02      	cmp	r3, #2
 8009ef2:	d901      	bls.n	8009ef8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8009ef4:	2303      	movs	r3, #3
 8009ef6:	e10c      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009ef8:	4b6a      	ldr	r3, [pc, #424]	; (800a0a4 <HAL_RCC_OscConfig+0x474>)
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d0f0      	beq.n	8009ee6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	689b      	ldr	r3, [r3, #8]
 8009f08:	2b01      	cmp	r3, #1
 8009f0a:	d106      	bne.n	8009f1a <HAL_RCC_OscConfig+0x2ea>
 8009f0c:	4b64      	ldr	r3, [pc, #400]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009f0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f10:	4a63      	ldr	r2, [pc, #396]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009f12:	f043 0301 	orr.w	r3, r3, #1
 8009f16:	6713      	str	r3, [r2, #112]	; 0x70
 8009f18:	e01c      	b.n	8009f54 <HAL_RCC_OscConfig+0x324>
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	689b      	ldr	r3, [r3, #8]
 8009f1e:	2b05      	cmp	r3, #5
 8009f20:	d10c      	bne.n	8009f3c <HAL_RCC_OscConfig+0x30c>
 8009f22:	4b5f      	ldr	r3, [pc, #380]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009f24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f26:	4a5e      	ldr	r2, [pc, #376]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009f28:	f043 0304 	orr.w	r3, r3, #4
 8009f2c:	6713      	str	r3, [r2, #112]	; 0x70
 8009f2e:	4b5c      	ldr	r3, [pc, #368]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f32:	4a5b      	ldr	r2, [pc, #364]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009f34:	f043 0301 	orr.w	r3, r3, #1
 8009f38:	6713      	str	r3, [r2, #112]	; 0x70
 8009f3a:	e00b      	b.n	8009f54 <HAL_RCC_OscConfig+0x324>
 8009f3c:	4b58      	ldr	r3, [pc, #352]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009f3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f40:	4a57      	ldr	r2, [pc, #348]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009f42:	f023 0301 	bic.w	r3, r3, #1
 8009f46:	6713      	str	r3, [r2, #112]	; 0x70
 8009f48:	4b55      	ldr	r3, [pc, #340]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009f4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f4c:	4a54      	ldr	r2, [pc, #336]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009f4e:	f023 0304 	bic.w	r3, r3, #4
 8009f52:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	689b      	ldr	r3, [r3, #8]
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d015      	beq.n	8009f88 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f5c:	f7fc ff34 	bl	8006dc8 <HAL_GetTick>
 8009f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009f62:	e00a      	b.n	8009f7a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009f64:	f7fc ff30 	bl	8006dc8 <HAL_GetTick>
 8009f68:	4602      	mov	r2, r0
 8009f6a:	693b      	ldr	r3, [r7, #16]
 8009f6c:	1ad3      	subs	r3, r2, r3
 8009f6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d901      	bls.n	8009f7a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8009f76:	2303      	movs	r3, #3
 8009f78:	e0cb      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009f7a:	4b49      	ldr	r3, [pc, #292]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009f7e:	f003 0302 	and.w	r3, r3, #2
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d0ee      	beq.n	8009f64 <HAL_RCC_OscConfig+0x334>
 8009f86:	e014      	b.n	8009fb2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009f88:	f7fc ff1e 	bl	8006dc8 <HAL_GetTick>
 8009f8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009f8e:	e00a      	b.n	8009fa6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009f90:	f7fc ff1a 	bl	8006dc8 <HAL_GetTick>
 8009f94:	4602      	mov	r2, r0
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	1ad3      	subs	r3, r2, r3
 8009f9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d901      	bls.n	8009fa6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8009fa2:	2303      	movs	r3, #3
 8009fa4:	e0b5      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009fa6:	4b3e      	ldr	r3, [pc, #248]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009fa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009faa:	f003 0302 	and.w	r3, r3, #2
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d1ee      	bne.n	8009f90 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009fb2:	7dfb      	ldrb	r3, [r7, #23]
 8009fb4:	2b01      	cmp	r3, #1
 8009fb6:	d105      	bne.n	8009fc4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009fb8:	4b39      	ldr	r3, [pc, #228]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fbc:	4a38      	ldr	r2, [pc, #224]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009fbe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009fc2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	699b      	ldr	r3, [r3, #24]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	f000 80a1 	beq.w	800a110 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009fce:	4b34      	ldr	r3, [pc, #208]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 8009fd0:	689b      	ldr	r3, [r3, #8]
 8009fd2:	f003 030c 	and.w	r3, r3, #12
 8009fd6:	2b08      	cmp	r3, #8
 8009fd8:	d05c      	beq.n	800a094 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	699b      	ldr	r3, [r3, #24]
 8009fde:	2b02      	cmp	r3, #2
 8009fe0:	d141      	bne.n	800a066 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009fe2:	4b31      	ldr	r3, [pc, #196]	; (800a0a8 <HAL_RCC_OscConfig+0x478>)
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009fe8:	f7fc feee 	bl	8006dc8 <HAL_GetTick>
 8009fec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009fee:	e008      	b.n	800a002 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009ff0:	f7fc feea 	bl	8006dc8 <HAL_GetTick>
 8009ff4:	4602      	mov	r2, r0
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	1ad3      	subs	r3, r2, r3
 8009ffa:	2b02      	cmp	r3, #2
 8009ffc:	d901      	bls.n	800a002 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8009ffe:	2303      	movs	r3, #3
 800a000:	e087      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a002:	4b27      	ldr	r3, [pc, #156]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d1f0      	bne.n	8009ff0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	69da      	ldr	r2, [r3, #28]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6a1b      	ldr	r3, [r3, #32]
 800a016:	431a      	orrs	r2, r3
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a01c:	019b      	lsls	r3, r3, #6
 800a01e:	431a      	orrs	r2, r3
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a024:	085b      	lsrs	r3, r3, #1
 800a026:	3b01      	subs	r3, #1
 800a028:	041b      	lsls	r3, r3, #16
 800a02a:	431a      	orrs	r2, r3
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a030:	061b      	lsls	r3, r3, #24
 800a032:	491b      	ldr	r1, [pc, #108]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 800a034:	4313      	orrs	r3, r2
 800a036:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a038:	4b1b      	ldr	r3, [pc, #108]	; (800a0a8 <HAL_RCC_OscConfig+0x478>)
 800a03a:	2201      	movs	r2, #1
 800a03c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a03e:	f7fc fec3 	bl	8006dc8 <HAL_GetTick>
 800a042:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a044:	e008      	b.n	800a058 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a046:	f7fc febf 	bl	8006dc8 <HAL_GetTick>
 800a04a:	4602      	mov	r2, r0
 800a04c:	693b      	ldr	r3, [r7, #16]
 800a04e:	1ad3      	subs	r3, r2, r3
 800a050:	2b02      	cmp	r3, #2
 800a052:	d901      	bls.n	800a058 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a054:	2303      	movs	r3, #3
 800a056:	e05c      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a058:	4b11      	ldr	r3, [pc, #68]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a060:	2b00      	cmp	r3, #0
 800a062:	d0f0      	beq.n	800a046 <HAL_RCC_OscConfig+0x416>
 800a064:	e054      	b.n	800a110 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a066:	4b10      	ldr	r3, [pc, #64]	; (800a0a8 <HAL_RCC_OscConfig+0x478>)
 800a068:	2200      	movs	r2, #0
 800a06a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a06c:	f7fc feac 	bl	8006dc8 <HAL_GetTick>
 800a070:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a072:	e008      	b.n	800a086 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a074:	f7fc fea8 	bl	8006dc8 <HAL_GetTick>
 800a078:	4602      	mov	r2, r0
 800a07a:	693b      	ldr	r3, [r7, #16]
 800a07c:	1ad3      	subs	r3, r2, r3
 800a07e:	2b02      	cmp	r3, #2
 800a080:	d901      	bls.n	800a086 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800a082:	2303      	movs	r3, #3
 800a084:	e045      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a086:	4b06      	ldr	r3, [pc, #24]	; (800a0a0 <HAL_RCC_OscConfig+0x470>)
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d1f0      	bne.n	800a074 <HAL_RCC_OscConfig+0x444>
 800a092:	e03d      	b.n	800a110 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	699b      	ldr	r3, [r3, #24]
 800a098:	2b01      	cmp	r3, #1
 800a09a:	d107      	bne.n	800a0ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800a09c:	2301      	movs	r3, #1
 800a09e:	e038      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
 800a0a0:	40023800 	.word	0x40023800
 800a0a4:	40007000 	.word	0x40007000
 800a0a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a0ac:	4b1b      	ldr	r3, [pc, #108]	; (800a11c <HAL_RCC_OscConfig+0x4ec>)
 800a0ae:	685b      	ldr	r3, [r3, #4]
 800a0b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	699b      	ldr	r3, [r3, #24]
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	d028      	beq.n	800a10c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	d121      	bne.n	800a10c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a0d2:	429a      	cmp	r2, r3
 800a0d4:	d11a      	bne.n	800a10c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a0d6:	68fa      	ldr	r2, [r7, #12]
 800a0d8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a0dc:	4013      	ands	r3, r2
 800a0de:	687a      	ldr	r2, [r7, #4]
 800a0e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a0e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d111      	bne.n	800a10c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0f2:	085b      	lsrs	r3, r3, #1
 800a0f4:	3b01      	subs	r3, #1
 800a0f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a0f8:	429a      	cmp	r2, r3
 800a0fa:	d107      	bne.n	800a10c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a106:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a108:	429a      	cmp	r2, r3
 800a10a:	d001      	beq.n	800a110 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800a10c:	2301      	movs	r3, #1
 800a10e:	e000      	b.n	800a112 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a110:	2300      	movs	r3, #0
}
 800a112:	4618      	mov	r0, r3
 800a114:	3718      	adds	r7, #24
 800a116:	46bd      	mov	sp, r7
 800a118:	bd80      	pop	{r7, pc}
 800a11a:	bf00      	nop
 800a11c:	40023800 	.word	0x40023800

0800a120 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b084      	sub	sp, #16
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
 800a128:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d101      	bne.n	800a134 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a130:	2301      	movs	r3, #1
 800a132:	e0cc      	b.n	800a2ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a134:	4b68      	ldr	r3, [pc, #416]	; (800a2d8 <HAL_RCC_ClockConfig+0x1b8>)
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f003 0307 	and.w	r3, r3, #7
 800a13c:	683a      	ldr	r2, [r7, #0]
 800a13e:	429a      	cmp	r2, r3
 800a140:	d90c      	bls.n	800a15c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a142:	4b65      	ldr	r3, [pc, #404]	; (800a2d8 <HAL_RCC_ClockConfig+0x1b8>)
 800a144:	683a      	ldr	r2, [r7, #0]
 800a146:	b2d2      	uxtb	r2, r2
 800a148:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a14a:	4b63      	ldr	r3, [pc, #396]	; (800a2d8 <HAL_RCC_ClockConfig+0x1b8>)
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f003 0307 	and.w	r3, r3, #7
 800a152:	683a      	ldr	r2, [r7, #0]
 800a154:	429a      	cmp	r2, r3
 800a156:	d001      	beq.n	800a15c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a158:	2301      	movs	r3, #1
 800a15a:	e0b8      	b.n	800a2ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f003 0302 	and.w	r3, r3, #2
 800a164:	2b00      	cmp	r3, #0
 800a166:	d020      	beq.n	800a1aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	f003 0304 	and.w	r3, r3, #4
 800a170:	2b00      	cmp	r3, #0
 800a172:	d005      	beq.n	800a180 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a174:	4b59      	ldr	r3, [pc, #356]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a176:	689b      	ldr	r3, [r3, #8]
 800a178:	4a58      	ldr	r2, [pc, #352]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a17a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a17e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f003 0308 	and.w	r3, r3, #8
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d005      	beq.n	800a198 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a18c:	4b53      	ldr	r3, [pc, #332]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	4a52      	ldr	r2, [pc, #328]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a192:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a196:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a198:	4b50      	ldr	r3, [pc, #320]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a19a:	689b      	ldr	r3, [r3, #8]
 800a19c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	689b      	ldr	r3, [r3, #8]
 800a1a4:	494d      	ldr	r1, [pc, #308]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a1a6:	4313      	orrs	r3, r2
 800a1a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f003 0301 	and.w	r3, r3, #1
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d044      	beq.n	800a240 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	685b      	ldr	r3, [r3, #4]
 800a1ba:	2b01      	cmp	r3, #1
 800a1bc:	d107      	bne.n	800a1ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a1be:	4b47      	ldr	r3, [pc, #284]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d119      	bne.n	800a1fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a1ca:	2301      	movs	r3, #1
 800a1cc:	e07f      	b.n	800a2ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	685b      	ldr	r3, [r3, #4]
 800a1d2:	2b02      	cmp	r3, #2
 800a1d4:	d003      	beq.n	800a1de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a1da:	2b03      	cmp	r3, #3
 800a1dc:	d107      	bne.n	800a1ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a1de:	4b3f      	ldr	r3, [pc, #252]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d109      	bne.n	800a1fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	e06f      	b.n	800a2ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a1ee:	4b3b      	ldr	r3, [pc, #236]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	f003 0302 	and.w	r3, r3, #2
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d101      	bne.n	800a1fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	e067      	b.n	800a2ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a1fe:	4b37      	ldr	r3, [pc, #220]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a200:	689b      	ldr	r3, [r3, #8]
 800a202:	f023 0203 	bic.w	r2, r3, #3
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	685b      	ldr	r3, [r3, #4]
 800a20a:	4934      	ldr	r1, [pc, #208]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a20c:	4313      	orrs	r3, r2
 800a20e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a210:	f7fc fdda 	bl	8006dc8 <HAL_GetTick>
 800a214:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a216:	e00a      	b.n	800a22e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a218:	f7fc fdd6 	bl	8006dc8 <HAL_GetTick>
 800a21c:	4602      	mov	r2, r0
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	1ad3      	subs	r3, r2, r3
 800a222:	f241 3288 	movw	r2, #5000	; 0x1388
 800a226:	4293      	cmp	r3, r2
 800a228:	d901      	bls.n	800a22e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a22a:	2303      	movs	r3, #3
 800a22c:	e04f      	b.n	800a2ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a22e:	4b2b      	ldr	r3, [pc, #172]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a230:	689b      	ldr	r3, [r3, #8]
 800a232:	f003 020c 	and.w	r2, r3, #12
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	685b      	ldr	r3, [r3, #4]
 800a23a:	009b      	lsls	r3, r3, #2
 800a23c:	429a      	cmp	r2, r3
 800a23e:	d1eb      	bne.n	800a218 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a240:	4b25      	ldr	r3, [pc, #148]	; (800a2d8 <HAL_RCC_ClockConfig+0x1b8>)
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	f003 0307 	and.w	r3, r3, #7
 800a248:	683a      	ldr	r2, [r7, #0]
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d20c      	bcs.n	800a268 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a24e:	4b22      	ldr	r3, [pc, #136]	; (800a2d8 <HAL_RCC_ClockConfig+0x1b8>)
 800a250:	683a      	ldr	r2, [r7, #0]
 800a252:	b2d2      	uxtb	r2, r2
 800a254:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a256:	4b20      	ldr	r3, [pc, #128]	; (800a2d8 <HAL_RCC_ClockConfig+0x1b8>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f003 0307 	and.w	r3, r3, #7
 800a25e:	683a      	ldr	r2, [r7, #0]
 800a260:	429a      	cmp	r2, r3
 800a262:	d001      	beq.n	800a268 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a264:	2301      	movs	r3, #1
 800a266:	e032      	b.n	800a2ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	f003 0304 	and.w	r3, r3, #4
 800a270:	2b00      	cmp	r3, #0
 800a272:	d008      	beq.n	800a286 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a274:	4b19      	ldr	r3, [pc, #100]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a276:	689b      	ldr	r3, [r3, #8]
 800a278:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	68db      	ldr	r3, [r3, #12]
 800a280:	4916      	ldr	r1, [pc, #88]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a282:	4313      	orrs	r3, r2
 800a284:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f003 0308 	and.w	r3, r3, #8
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d009      	beq.n	800a2a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a292:	4b12      	ldr	r3, [pc, #72]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a294:	689b      	ldr	r3, [r3, #8]
 800a296:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	691b      	ldr	r3, [r3, #16]
 800a29e:	00db      	lsls	r3, r3, #3
 800a2a0:	490e      	ldr	r1, [pc, #56]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a2a2:	4313      	orrs	r3, r2
 800a2a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a2a6:	f000 f821 	bl	800a2ec <HAL_RCC_GetSysClockFreq>
 800a2aa:	4602      	mov	r2, r0
 800a2ac:	4b0b      	ldr	r3, [pc, #44]	; (800a2dc <HAL_RCC_ClockConfig+0x1bc>)
 800a2ae:	689b      	ldr	r3, [r3, #8]
 800a2b0:	091b      	lsrs	r3, r3, #4
 800a2b2:	f003 030f 	and.w	r3, r3, #15
 800a2b6:	490a      	ldr	r1, [pc, #40]	; (800a2e0 <HAL_RCC_ClockConfig+0x1c0>)
 800a2b8:	5ccb      	ldrb	r3, [r1, r3]
 800a2ba:	fa22 f303 	lsr.w	r3, r2, r3
 800a2be:	4a09      	ldr	r2, [pc, #36]	; (800a2e4 <HAL_RCC_ClockConfig+0x1c4>)
 800a2c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a2c2:	4b09      	ldr	r3, [pc, #36]	; (800a2e8 <HAL_RCC_ClockConfig+0x1c8>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	f7fc fd3a 	bl	8006d40 <HAL_InitTick>

  return HAL_OK;
 800a2cc:	2300      	movs	r3, #0
}
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	3710      	adds	r7, #16
 800a2d2:	46bd      	mov	sp, r7
 800a2d4:	bd80      	pop	{r7, pc}
 800a2d6:	bf00      	nop
 800a2d8:	40023c00 	.word	0x40023c00
 800a2dc:	40023800 	.word	0x40023800
 800a2e0:	08015100 	.word	0x08015100
 800a2e4:	20000004 	.word	0x20000004
 800a2e8:	20000008 	.word	0x20000008

0800a2ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a2ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a2f0:	b090      	sub	sp, #64	; 0x40
 800a2f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	637b      	str	r3, [r7, #52]	; 0x34
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800a300:	2300      	movs	r3, #0
 800a302:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a304:	4b59      	ldr	r3, [pc, #356]	; (800a46c <HAL_RCC_GetSysClockFreq+0x180>)
 800a306:	689b      	ldr	r3, [r3, #8]
 800a308:	f003 030c 	and.w	r3, r3, #12
 800a30c:	2b08      	cmp	r3, #8
 800a30e:	d00d      	beq.n	800a32c <HAL_RCC_GetSysClockFreq+0x40>
 800a310:	2b08      	cmp	r3, #8
 800a312:	f200 80a1 	bhi.w	800a458 <HAL_RCC_GetSysClockFreq+0x16c>
 800a316:	2b00      	cmp	r3, #0
 800a318:	d002      	beq.n	800a320 <HAL_RCC_GetSysClockFreq+0x34>
 800a31a:	2b04      	cmp	r3, #4
 800a31c:	d003      	beq.n	800a326 <HAL_RCC_GetSysClockFreq+0x3a>
 800a31e:	e09b      	b.n	800a458 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a320:	4b53      	ldr	r3, [pc, #332]	; (800a470 <HAL_RCC_GetSysClockFreq+0x184>)
 800a322:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800a324:	e09b      	b.n	800a45e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a326:	4b53      	ldr	r3, [pc, #332]	; (800a474 <HAL_RCC_GetSysClockFreq+0x188>)
 800a328:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800a32a:	e098      	b.n	800a45e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a32c:	4b4f      	ldr	r3, [pc, #316]	; (800a46c <HAL_RCC_GetSysClockFreq+0x180>)
 800a32e:	685b      	ldr	r3, [r3, #4]
 800a330:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a334:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a336:	4b4d      	ldr	r3, [pc, #308]	; (800a46c <HAL_RCC_GetSysClockFreq+0x180>)
 800a338:	685b      	ldr	r3, [r3, #4]
 800a33a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d028      	beq.n	800a394 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a342:	4b4a      	ldr	r3, [pc, #296]	; (800a46c <HAL_RCC_GetSysClockFreq+0x180>)
 800a344:	685b      	ldr	r3, [r3, #4]
 800a346:	099b      	lsrs	r3, r3, #6
 800a348:	2200      	movs	r2, #0
 800a34a:	623b      	str	r3, [r7, #32]
 800a34c:	627a      	str	r2, [r7, #36]	; 0x24
 800a34e:	6a3b      	ldr	r3, [r7, #32]
 800a350:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800a354:	2100      	movs	r1, #0
 800a356:	4b47      	ldr	r3, [pc, #284]	; (800a474 <HAL_RCC_GetSysClockFreq+0x188>)
 800a358:	fb03 f201 	mul.w	r2, r3, r1
 800a35c:	2300      	movs	r3, #0
 800a35e:	fb00 f303 	mul.w	r3, r0, r3
 800a362:	4413      	add	r3, r2
 800a364:	4a43      	ldr	r2, [pc, #268]	; (800a474 <HAL_RCC_GetSysClockFreq+0x188>)
 800a366:	fba0 1202 	umull	r1, r2, r0, r2
 800a36a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a36c:	460a      	mov	r2, r1
 800a36e:	62ba      	str	r2, [r7, #40]	; 0x28
 800a370:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a372:	4413      	add	r3, r2
 800a374:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a376:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a378:	2200      	movs	r2, #0
 800a37a:	61bb      	str	r3, [r7, #24]
 800a37c:	61fa      	str	r2, [r7, #28]
 800a37e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a382:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800a386:	f7f6 fc7f 	bl	8000c88 <__aeabi_uldivmod>
 800a38a:	4602      	mov	r2, r0
 800a38c:	460b      	mov	r3, r1
 800a38e:	4613      	mov	r3, r2
 800a390:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a392:	e053      	b.n	800a43c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a394:	4b35      	ldr	r3, [pc, #212]	; (800a46c <HAL_RCC_GetSysClockFreq+0x180>)
 800a396:	685b      	ldr	r3, [r3, #4]
 800a398:	099b      	lsrs	r3, r3, #6
 800a39a:	2200      	movs	r2, #0
 800a39c:	613b      	str	r3, [r7, #16]
 800a39e:	617a      	str	r2, [r7, #20]
 800a3a0:	693b      	ldr	r3, [r7, #16]
 800a3a2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800a3a6:	f04f 0b00 	mov.w	fp, #0
 800a3aa:	4652      	mov	r2, sl
 800a3ac:	465b      	mov	r3, fp
 800a3ae:	f04f 0000 	mov.w	r0, #0
 800a3b2:	f04f 0100 	mov.w	r1, #0
 800a3b6:	0159      	lsls	r1, r3, #5
 800a3b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a3bc:	0150      	lsls	r0, r2, #5
 800a3be:	4602      	mov	r2, r0
 800a3c0:	460b      	mov	r3, r1
 800a3c2:	ebb2 080a 	subs.w	r8, r2, sl
 800a3c6:	eb63 090b 	sbc.w	r9, r3, fp
 800a3ca:	f04f 0200 	mov.w	r2, #0
 800a3ce:	f04f 0300 	mov.w	r3, #0
 800a3d2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800a3d6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800a3da:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800a3de:	ebb2 0408 	subs.w	r4, r2, r8
 800a3e2:	eb63 0509 	sbc.w	r5, r3, r9
 800a3e6:	f04f 0200 	mov.w	r2, #0
 800a3ea:	f04f 0300 	mov.w	r3, #0
 800a3ee:	00eb      	lsls	r3, r5, #3
 800a3f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a3f4:	00e2      	lsls	r2, r4, #3
 800a3f6:	4614      	mov	r4, r2
 800a3f8:	461d      	mov	r5, r3
 800a3fa:	eb14 030a 	adds.w	r3, r4, sl
 800a3fe:	603b      	str	r3, [r7, #0]
 800a400:	eb45 030b 	adc.w	r3, r5, fp
 800a404:	607b      	str	r3, [r7, #4]
 800a406:	f04f 0200 	mov.w	r2, #0
 800a40a:	f04f 0300 	mov.w	r3, #0
 800a40e:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a412:	4629      	mov	r1, r5
 800a414:	028b      	lsls	r3, r1, #10
 800a416:	4621      	mov	r1, r4
 800a418:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a41c:	4621      	mov	r1, r4
 800a41e:	028a      	lsls	r2, r1, #10
 800a420:	4610      	mov	r0, r2
 800a422:	4619      	mov	r1, r3
 800a424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a426:	2200      	movs	r2, #0
 800a428:	60bb      	str	r3, [r7, #8]
 800a42a:	60fa      	str	r2, [r7, #12]
 800a42c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a430:	f7f6 fc2a 	bl	8000c88 <__aeabi_uldivmod>
 800a434:	4602      	mov	r2, r0
 800a436:	460b      	mov	r3, r1
 800a438:	4613      	mov	r3, r2
 800a43a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a43c:	4b0b      	ldr	r3, [pc, #44]	; (800a46c <HAL_RCC_GetSysClockFreq+0x180>)
 800a43e:	685b      	ldr	r3, [r3, #4]
 800a440:	0c1b      	lsrs	r3, r3, #16
 800a442:	f003 0303 	and.w	r3, r3, #3
 800a446:	3301      	adds	r3, #1
 800a448:	005b      	lsls	r3, r3, #1
 800a44a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800a44c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a44e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a450:	fbb2 f3f3 	udiv	r3, r2, r3
 800a454:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800a456:	e002      	b.n	800a45e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a458:	4b05      	ldr	r3, [pc, #20]	; (800a470 <HAL_RCC_GetSysClockFreq+0x184>)
 800a45a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800a45c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a45e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800a460:	4618      	mov	r0, r3
 800a462:	3740      	adds	r7, #64	; 0x40
 800a464:	46bd      	mov	sp, r7
 800a466:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a46a:	bf00      	nop
 800a46c:	40023800 	.word	0x40023800
 800a470:	00f42400 	.word	0x00f42400
 800a474:	017d7840 	.word	0x017d7840

0800a478 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a478:	b480      	push	{r7}
 800a47a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a47c:	4b03      	ldr	r3, [pc, #12]	; (800a48c <HAL_RCC_GetHCLKFreq+0x14>)
 800a47e:	681b      	ldr	r3, [r3, #0]
}
 800a480:	4618      	mov	r0, r3
 800a482:	46bd      	mov	sp, r7
 800a484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a488:	4770      	bx	lr
 800a48a:	bf00      	nop
 800a48c:	20000004 	.word	0x20000004

0800a490 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a490:	b580      	push	{r7, lr}
 800a492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a494:	f7ff fff0 	bl	800a478 <HAL_RCC_GetHCLKFreq>
 800a498:	4602      	mov	r2, r0
 800a49a:	4b05      	ldr	r3, [pc, #20]	; (800a4b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a49c:	689b      	ldr	r3, [r3, #8]
 800a49e:	0a9b      	lsrs	r3, r3, #10
 800a4a0:	f003 0307 	and.w	r3, r3, #7
 800a4a4:	4903      	ldr	r1, [pc, #12]	; (800a4b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a4a6:	5ccb      	ldrb	r3, [r1, r3]
 800a4a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	bd80      	pop	{r7, pc}
 800a4b0:	40023800 	.word	0x40023800
 800a4b4:	08015110 	.word	0x08015110

0800a4b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a4bc:	f7ff ffdc 	bl	800a478 <HAL_RCC_GetHCLKFreq>
 800a4c0:	4602      	mov	r2, r0
 800a4c2:	4b05      	ldr	r3, [pc, #20]	; (800a4d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a4c4:	689b      	ldr	r3, [r3, #8]
 800a4c6:	0b5b      	lsrs	r3, r3, #13
 800a4c8:	f003 0307 	and.w	r3, r3, #7
 800a4cc:	4903      	ldr	r1, [pc, #12]	; (800a4dc <HAL_RCC_GetPCLK2Freq+0x24>)
 800a4ce:	5ccb      	ldrb	r3, [r1, r3]
 800a4d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	bd80      	pop	{r7, pc}
 800a4d8:	40023800 	.word	0x40023800
 800a4dc:	08015110 	.word	0x08015110

0800a4e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b082      	sub	sp, #8
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d101      	bne.n	800a4f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a4ee:	2301      	movs	r3, #1
 800a4f0:	e041      	b.n	800a576 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a4f8:	b2db      	uxtb	r3, r3
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d106      	bne.n	800a50c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	2200      	movs	r2, #0
 800a502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f7fc f8e2 	bl	80066d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2202      	movs	r2, #2
 800a510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681a      	ldr	r2, [r3, #0]
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	3304      	adds	r3, #4
 800a51c:	4619      	mov	r1, r3
 800a51e:	4610      	mov	r0, r2
 800a520:	f000 ff94 	bl	800b44c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	2201      	movs	r2, #1
 800a528:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	2201      	movs	r2, #1
 800a530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	2201      	movs	r2, #1
 800a538:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	2201      	movs	r2, #1
 800a540:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2201      	movs	r2, #1
 800a548:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2201      	movs	r2, #1
 800a550:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2201      	movs	r2, #1
 800a558:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2201      	movs	r2, #1
 800a560:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2201      	movs	r2, #1
 800a568:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2201      	movs	r2, #1
 800a570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a574:	2300      	movs	r3, #0
}
 800a576:	4618      	mov	r0, r3
 800a578:	3708      	adds	r7, #8
 800a57a:	46bd      	mov	sp, r7
 800a57c:	bd80      	pop	{r7, pc}

0800a57e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a57e:	b580      	push	{r7, lr}
 800a580:	b082      	sub	sp, #8
 800a582:	af00      	add	r7, sp, #0
 800a584:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d101      	bne.n	800a590 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a58c:	2301      	movs	r3, #1
 800a58e:	e041      	b.n	800a614 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a596:	b2db      	uxtb	r3, r3
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d106      	bne.n	800a5aa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a5a4:	6878      	ldr	r0, [r7, #4]
 800a5a6:	f000 f839 	bl	800a61c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2202      	movs	r2, #2
 800a5ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681a      	ldr	r2, [r3, #0]
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	3304      	adds	r3, #4
 800a5ba:	4619      	mov	r1, r3
 800a5bc:	4610      	mov	r0, r2
 800a5be:	f000 ff45 	bl	800b44c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2201      	movs	r2, #1
 800a5c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2201      	movs	r2, #1
 800a5ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	2201      	movs	r2, #1
 800a5d6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2201      	movs	r2, #1
 800a5de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2201      	movs	r2, #1
 800a5e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2201      	movs	r2, #1
 800a5f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2201      	movs	r2, #1
 800a5fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2201      	movs	r2, #1
 800a606:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	2201      	movs	r2, #1
 800a60e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a612:	2300      	movs	r3, #0
}
 800a614:	4618      	mov	r0, r3
 800a616:	3708      	adds	r7, #8
 800a618:	46bd      	mov	sp, r7
 800a61a:	bd80      	pop	{r7, pc}

0800a61c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a61c:	b480      	push	{r7}
 800a61e:	b083      	sub	sp, #12
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a624:	bf00      	nop
 800a626:	370c      	adds	r7, #12
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr

0800a630 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b084      	sub	sp, #16
 800a634:	af00      	add	r7, sp, #0
 800a636:	6078      	str	r0, [r7, #4]
 800a638:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d109      	bne.n	800a654 <HAL_TIM_PWM_Start+0x24>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a646:	b2db      	uxtb	r3, r3
 800a648:	2b01      	cmp	r3, #1
 800a64a:	bf14      	ite	ne
 800a64c:	2301      	movne	r3, #1
 800a64e:	2300      	moveq	r3, #0
 800a650:	b2db      	uxtb	r3, r3
 800a652:	e022      	b.n	800a69a <HAL_TIM_PWM_Start+0x6a>
 800a654:	683b      	ldr	r3, [r7, #0]
 800a656:	2b04      	cmp	r3, #4
 800a658:	d109      	bne.n	800a66e <HAL_TIM_PWM_Start+0x3e>
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a660:	b2db      	uxtb	r3, r3
 800a662:	2b01      	cmp	r3, #1
 800a664:	bf14      	ite	ne
 800a666:	2301      	movne	r3, #1
 800a668:	2300      	moveq	r3, #0
 800a66a:	b2db      	uxtb	r3, r3
 800a66c:	e015      	b.n	800a69a <HAL_TIM_PWM_Start+0x6a>
 800a66e:	683b      	ldr	r3, [r7, #0]
 800a670:	2b08      	cmp	r3, #8
 800a672:	d109      	bne.n	800a688 <HAL_TIM_PWM_Start+0x58>
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a67a:	b2db      	uxtb	r3, r3
 800a67c:	2b01      	cmp	r3, #1
 800a67e:	bf14      	ite	ne
 800a680:	2301      	movne	r3, #1
 800a682:	2300      	moveq	r3, #0
 800a684:	b2db      	uxtb	r3, r3
 800a686:	e008      	b.n	800a69a <HAL_TIM_PWM_Start+0x6a>
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a68e:	b2db      	uxtb	r3, r3
 800a690:	2b01      	cmp	r3, #1
 800a692:	bf14      	ite	ne
 800a694:	2301      	movne	r3, #1
 800a696:	2300      	moveq	r3, #0
 800a698:	b2db      	uxtb	r3, r3
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d001      	beq.n	800a6a2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800a69e:	2301      	movs	r3, #1
 800a6a0:	e07c      	b.n	800a79c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d104      	bne.n	800a6b2 <HAL_TIM_PWM_Start+0x82>
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	2202      	movs	r2, #2
 800a6ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a6b0:	e013      	b.n	800a6da <HAL_TIM_PWM_Start+0xaa>
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	2b04      	cmp	r3, #4
 800a6b6:	d104      	bne.n	800a6c2 <HAL_TIM_PWM_Start+0x92>
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2202      	movs	r2, #2
 800a6bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a6c0:	e00b      	b.n	800a6da <HAL_TIM_PWM_Start+0xaa>
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	2b08      	cmp	r3, #8
 800a6c6:	d104      	bne.n	800a6d2 <HAL_TIM_PWM_Start+0xa2>
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	2202      	movs	r2, #2
 800a6cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a6d0:	e003      	b.n	800a6da <HAL_TIM_PWM_Start+0xaa>
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	2202      	movs	r2, #2
 800a6d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	2201      	movs	r2, #1
 800a6e0:	6839      	ldr	r1, [r7, #0]
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	f001 fac6 	bl	800bc74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	4a2d      	ldr	r2, [pc, #180]	; (800a7a4 <HAL_TIM_PWM_Start+0x174>)
 800a6ee:	4293      	cmp	r3, r2
 800a6f0:	d004      	beq.n	800a6fc <HAL_TIM_PWM_Start+0xcc>
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	4a2c      	ldr	r2, [pc, #176]	; (800a7a8 <HAL_TIM_PWM_Start+0x178>)
 800a6f8:	4293      	cmp	r3, r2
 800a6fa:	d101      	bne.n	800a700 <HAL_TIM_PWM_Start+0xd0>
 800a6fc:	2301      	movs	r3, #1
 800a6fe:	e000      	b.n	800a702 <HAL_TIM_PWM_Start+0xd2>
 800a700:	2300      	movs	r3, #0
 800a702:	2b00      	cmp	r3, #0
 800a704:	d007      	beq.n	800a716 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a714:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	4a22      	ldr	r2, [pc, #136]	; (800a7a4 <HAL_TIM_PWM_Start+0x174>)
 800a71c:	4293      	cmp	r3, r2
 800a71e:	d022      	beq.n	800a766 <HAL_TIM_PWM_Start+0x136>
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a728:	d01d      	beq.n	800a766 <HAL_TIM_PWM_Start+0x136>
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	4a1f      	ldr	r2, [pc, #124]	; (800a7ac <HAL_TIM_PWM_Start+0x17c>)
 800a730:	4293      	cmp	r3, r2
 800a732:	d018      	beq.n	800a766 <HAL_TIM_PWM_Start+0x136>
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4a1d      	ldr	r2, [pc, #116]	; (800a7b0 <HAL_TIM_PWM_Start+0x180>)
 800a73a:	4293      	cmp	r3, r2
 800a73c:	d013      	beq.n	800a766 <HAL_TIM_PWM_Start+0x136>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	4a1c      	ldr	r2, [pc, #112]	; (800a7b4 <HAL_TIM_PWM_Start+0x184>)
 800a744:	4293      	cmp	r3, r2
 800a746:	d00e      	beq.n	800a766 <HAL_TIM_PWM_Start+0x136>
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	4a16      	ldr	r2, [pc, #88]	; (800a7a8 <HAL_TIM_PWM_Start+0x178>)
 800a74e:	4293      	cmp	r3, r2
 800a750:	d009      	beq.n	800a766 <HAL_TIM_PWM_Start+0x136>
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	4a18      	ldr	r2, [pc, #96]	; (800a7b8 <HAL_TIM_PWM_Start+0x188>)
 800a758:	4293      	cmp	r3, r2
 800a75a:	d004      	beq.n	800a766 <HAL_TIM_PWM_Start+0x136>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	4a16      	ldr	r2, [pc, #88]	; (800a7bc <HAL_TIM_PWM_Start+0x18c>)
 800a762:	4293      	cmp	r3, r2
 800a764:	d111      	bne.n	800a78a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	689b      	ldr	r3, [r3, #8]
 800a76c:	f003 0307 	and.w	r3, r3, #7
 800a770:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	2b06      	cmp	r3, #6
 800a776:	d010      	beq.n	800a79a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	681a      	ldr	r2, [r3, #0]
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f042 0201 	orr.w	r2, r2, #1
 800a786:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a788:	e007      	b.n	800a79a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	681a      	ldr	r2, [r3, #0]
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	f042 0201 	orr.w	r2, r2, #1
 800a798:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a79a:	2300      	movs	r3, #0
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	3710      	adds	r7, #16
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	bd80      	pop	{r7, pc}
 800a7a4:	40010000 	.word	0x40010000
 800a7a8:	40010400 	.word	0x40010400
 800a7ac:	40000400 	.word	0x40000400
 800a7b0:	40000800 	.word	0x40000800
 800a7b4:	40000c00 	.word	0x40000c00
 800a7b8:	40014000 	.word	0x40014000
 800a7bc:	40001800 	.word	0x40001800

0800a7c0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800a7c0:	b580      	push	{r7, lr}
 800a7c2:	b082      	sub	sp, #8
 800a7c4:	af00      	add	r7, sp, #0
 800a7c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d101      	bne.n	800a7d2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800a7ce:	2301      	movs	r3, #1
 800a7d0:	e041      	b.n	800a856 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d106      	bne.n	800a7ec <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	2200      	movs	r2, #0
 800a7e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800a7e6:	6878      	ldr	r0, [r7, #4]
 800a7e8:	f7fc f86a 	bl	80068c0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	2202      	movs	r2, #2
 800a7f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681a      	ldr	r2, [r3, #0]
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	3304      	adds	r3, #4
 800a7fc:	4619      	mov	r1, r3
 800a7fe:	4610      	mov	r0, r2
 800a800:	f000 fe24 	bl	800b44c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2201      	movs	r2, #1
 800a808:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	2201      	movs	r2, #1
 800a810:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	2201      	movs	r2, #1
 800a818:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2201      	movs	r2, #1
 800a820:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2201      	movs	r2, #1
 800a828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2201      	movs	r2, #1
 800a830:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	2201      	movs	r2, #1
 800a838:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	2201      	movs	r2, #1
 800a840:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2201      	movs	r2, #1
 800a848:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	2201      	movs	r2, #1
 800a850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a854:	2300      	movs	r3, #0
}
 800a856:	4618      	mov	r0, r3
 800a858:	3708      	adds	r7, #8
 800a85a:	46bd      	mov	sp, r7
 800a85c:	bd80      	pop	{r7, pc}
	...

0800a860 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a860:	b580      	push	{r7, lr}
 800a862:	b084      	sub	sp, #16
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]
 800a868:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a86a:	2300      	movs	r3, #0
 800a86c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d104      	bne.n	800a87e <HAL_TIM_IC_Start_IT+0x1e>
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a87a:	b2db      	uxtb	r3, r3
 800a87c:	e013      	b.n	800a8a6 <HAL_TIM_IC_Start_IT+0x46>
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	2b04      	cmp	r3, #4
 800a882:	d104      	bne.n	800a88e <HAL_TIM_IC_Start_IT+0x2e>
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800a88a:	b2db      	uxtb	r3, r3
 800a88c:	e00b      	b.n	800a8a6 <HAL_TIM_IC_Start_IT+0x46>
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	2b08      	cmp	r3, #8
 800a892:	d104      	bne.n	800a89e <HAL_TIM_IC_Start_IT+0x3e>
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a89a:	b2db      	uxtb	r3, r3
 800a89c:	e003      	b.n	800a8a6 <HAL_TIM_IC_Start_IT+0x46>
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a8a4:	b2db      	uxtb	r3, r3
 800a8a6:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d104      	bne.n	800a8b8 <HAL_TIM_IC_Start_IT+0x58>
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a8b4:	b2db      	uxtb	r3, r3
 800a8b6:	e013      	b.n	800a8e0 <HAL_TIM_IC_Start_IT+0x80>
 800a8b8:	683b      	ldr	r3, [r7, #0]
 800a8ba:	2b04      	cmp	r3, #4
 800a8bc:	d104      	bne.n	800a8c8 <HAL_TIM_IC_Start_IT+0x68>
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800a8c4:	b2db      	uxtb	r3, r3
 800a8c6:	e00b      	b.n	800a8e0 <HAL_TIM_IC_Start_IT+0x80>
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	2b08      	cmp	r3, #8
 800a8cc:	d104      	bne.n	800a8d8 <HAL_TIM_IC_Start_IT+0x78>
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a8d4:	b2db      	uxtb	r3, r3
 800a8d6:	e003      	b.n	800a8e0 <HAL_TIM_IC_Start_IT+0x80>
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a8de:	b2db      	uxtb	r3, r3
 800a8e0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800a8e2:	7bbb      	ldrb	r3, [r7, #14]
 800a8e4:	2b01      	cmp	r3, #1
 800a8e6:	d102      	bne.n	800a8ee <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800a8e8:	7b7b      	ldrb	r3, [r7, #13]
 800a8ea:	2b01      	cmp	r3, #1
 800a8ec:	d001      	beq.n	800a8f2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800a8ee:	2301      	movs	r3, #1
 800a8f0:	e0cc      	b.n	800aa8c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d104      	bne.n	800a902 <HAL_TIM_IC_Start_IT+0xa2>
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2202      	movs	r2, #2
 800a8fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a900:	e013      	b.n	800a92a <HAL_TIM_IC_Start_IT+0xca>
 800a902:	683b      	ldr	r3, [r7, #0]
 800a904:	2b04      	cmp	r3, #4
 800a906:	d104      	bne.n	800a912 <HAL_TIM_IC_Start_IT+0xb2>
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2202      	movs	r2, #2
 800a90c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a910:	e00b      	b.n	800a92a <HAL_TIM_IC_Start_IT+0xca>
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	2b08      	cmp	r3, #8
 800a916:	d104      	bne.n	800a922 <HAL_TIM_IC_Start_IT+0xc2>
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	2202      	movs	r2, #2
 800a91c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a920:	e003      	b.n	800a92a <HAL_TIM_IC_Start_IT+0xca>
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2202      	movs	r2, #2
 800a926:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a92a:	683b      	ldr	r3, [r7, #0]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d104      	bne.n	800a93a <HAL_TIM_IC_Start_IT+0xda>
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2202      	movs	r2, #2
 800a934:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a938:	e013      	b.n	800a962 <HAL_TIM_IC_Start_IT+0x102>
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	2b04      	cmp	r3, #4
 800a93e:	d104      	bne.n	800a94a <HAL_TIM_IC_Start_IT+0xea>
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2202      	movs	r2, #2
 800a944:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a948:	e00b      	b.n	800a962 <HAL_TIM_IC_Start_IT+0x102>
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	2b08      	cmp	r3, #8
 800a94e:	d104      	bne.n	800a95a <HAL_TIM_IC_Start_IT+0xfa>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	2202      	movs	r2, #2
 800a954:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a958:	e003      	b.n	800a962 <HAL_TIM_IC_Start_IT+0x102>
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2202      	movs	r2, #2
 800a95e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	2b0c      	cmp	r3, #12
 800a966:	d841      	bhi.n	800a9ec <HAL_TIM_IC_Start_IT+0x18c>
 800a968:	a201      	add	r2, pc, #4	; (adr r2, 800a970 <HAL_TIM_IC_Start_IT+0x110>)
 800a96a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a96e:	bf00      	nop
 800a970:	0800a9a5 	.word	0x0800a9a5
 800a974:	0800a9ed 	.word	0x0800a9ed
 800a978:	0800a9ed 	.word	0x0800a9ed
 800a97c:	0800a9ed 	.word	0x0800a9ed
 800a980:	0800a9b7 	.word	0x0800a9b7
 800a984:	0800a9ed 	.word	0x0800a9ed
 800a988:	0800a9ed 	.word	0x0800a9ed
 800a98c:	0800a9ed 	.word	0x0800a9ed
 800a990:	0800a9c9 	.word	0x0800a9c9
 800a994:	0800a9ed 	.word	0x0800a9ed
 800a998:	0800a9ed 	.word	0x0800a9ed
 800a99c:	0800a9ed 	.word	0x0800a9ed
 800a9a0:	0800a9db 	.word	0x0800a9db
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	68da      	ldr	r2, [r3, #12]
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	f042 0202 	orr.w	r2, r2, #2
 800a9b2:	60da      	str	r2, [r3, #12]
      break;
 800a9b4:	e01d      	b.n	800a9f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	68da      	ldr	r2, [r3, #12]
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	f042 0204 	orr.w	r2, r2, #4
 800a9c4:	60da      	str	r2, [r3, #12]
      break;
 800a9c6:	e014      	b.n	800a9f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	68da      	ldr	r2, [r3, #12]
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f042 0208 	orr.w	r2, r2, #8
 800a9d6:	60da      	str	r2, [r3, #12]
      break;
 800a9d8:	e00b      	b.n	800a9f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	68da      	ldr	r2, [r3, #12]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	f042 0210 	orr.w	r2, r2, #16
 800a9e8:	60da      	str	r2, [r3, #12]
      break;
 800a9ea:	e002      	b.n	800a9f2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800a9ec:	2301      	movs	r3, #1
 800a9ee:	73fb      	strb	r3, [r7, #15]
      break;
 800a9f0:	bf00      	nop
  }

  if (status == HAL_OK)
 800a9f2:	7bfb      	ldrb	r3, [r7, #15]
 800a9f4:	2b00      	cmp	r3, #0
 800a9f6:	d148      	bne.n	800aa8a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	2201      	movs	r2, #1
 800a9fe:	6839      	ldr	r1, [r7, #0]
 800aa00:	4618      	mov	r0, r3
 800aa02:	f001 f937 	bl	800bc74 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	4a22      	ldr	r2, [pc, #136]	; (800aa94 <HAL_TIM_IC_Start_IT+0x234>)
 800aa0c:	4293      	cmp	r3, r2
 800aa0e:	d022      	beq.n	800aa56 <HAL_TIM_IC_Start_IT+0x1f6>
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aa18:	d01d      	beq.n	800aa56 <HAL_TIM_IC_Start_IT+0x1f6>
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	4a1e      	ldr	r2, [pc, #120]	; (800aa98 <HAL_TIM_IC_Start_IT+0x238>)
 800aa20:	4293      	cmp	r3, r2
 800aa22:	d018      	beq.n	800aa56 <HAL_TIM_IC_Start_IT+0x1f6>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	4a1c      	ldr	r2, [pc, #112]	; (800aa9c <HAL_TIM_IC_Start_IT+0x23c>)
 800aa2a:	4293      	cmp	r3, r2
 800aa2c:	d013      	beq.n	800aa56 <HAL_TIM_IC_Start_IT+0x1f6>
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	4a1b      	ldr	r2, [pc, #108]	; (800aaa0 <HAL_TIM_IC_Start_IT+0x240>)
 800aa34:	4293      	cmp	r3, r2
 800aa36:	d00e      	beq.n	800aa56 <HAL_TIM_IC_Start_IT+0x1f6>
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	4a19      	ldr	r2, [pc, #100]	; (800aaa4 <HAL_TIM_IC_Start_IT+0x244>)
 800aa3e:	4293      	cmp	r3, r2
 800aa40:	d009      	beq.n	800aa56 <HAL_TIM_IC_Start_IT+0x1f6>
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	4a18      	ldr	r2, [pc, #96]	; (800aaa8 <HAL_TIM_IC_Start_IT+0x248>)
 800aa48:	4293      	cmp	r3, r2
 800aa4a:	d004      	beq.n	800aa56 <HAL_TIM_IC_Start_IT+0x1f6>
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	4a16      	ldr	r2, [pc, #88]	; (800aaac <HAL_TIM_IC_Start_IT+0x24c>)
 800aa52:	4293      	cmp	r3, r2
 800aa54:	d111      	bne.n	800aa7a <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	689b      	ldr	r3, [r3, #8]
 800aa5c:	f003 0307 	and.w	r3, r3, #7
 800aa60:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa62:	68bb      	ldr	r3, [r7, #8]
 800aa64:	2b06      	cmp	r3, #6
 800aa66:	d010      	beq.n	800aa8a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	681a      	ldr	r2, [r3, #0]
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	f042 0201 	orr.w	r2, r2, #1
 800aa76:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa78:	e007      	b.n	800aa8a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	681a      	ldr	r2, [r3, #0]
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f042 0201 	orr.w	r2, r2, #1
 800aa88:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800aa8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	3710      	adds	r7, #16
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}
 800aa94:	40010000 	.word	0x40010000
 800aa98:	40000400 	.word	0x40000400
 800aa9c:	40000800 	.word	0x40000800
 800aaa0:	40000c00 	.word	0x40000c00
 800aaa4:	40010400 	.word	0x40010400
 800aaa8:	40014000 	.word	0x40014000
 800aaac:	40001800 	.word	0x40001800

0800aab0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b086      	sub	sp, #24
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
 800aab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d101      	bne.n	800aac4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800aac0:	2301      	movs	r3, #1
 800aac2:	e097      	b.n	800abf4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aaca:	b2db      	uxtb	r3, r3
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d106      	bne.n	800aade <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	2200      	movs	r2, #0
 800aad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f7fb fe57 	bl	800678c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2202      	movs	r2, #2
 800aae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	689b      	ldr	r3, [r3, #8]
 800aaec:	687a      	ldr	r2, [r7, #4]
 800aaee:	6812      	ldr	r2, [r2, #0]
 800aaf0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800aaf4:	f023 0307 	bic.w	r3, r3, #7
 800aaf8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	681a      	ldr	r2, [r3, #0]
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	3304      	adds	r3, #4
 800ab02:	4619      	mov	r1, r3
 800ab04:	4610      	mov	r0, r2
 800ab06:	f000 fca1 	bl	800b44c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	689b      	ldr	r3, [r3, #8]
 800ab10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	699b      	ldr	r3, [r3, #24]
 800ab18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	6a1b      	ldr	r3, [r3, #32]
 800ab20:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ab22:	683b      	ldr	r3, [r7, #0]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	697a      	ldr	r2, [r7, #20]
 800ab28:	4313      	orrs	r3, r2
 800ab2a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800ab2c:	693b      	ldr	r3, [r7, #16]
 800ab2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ab32:	f023 0303 	bic.w	r3, r3, #3
 800ab36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	689a      	ldr	r2, [r3, #8]
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	699b      	ldr	r3, [r3, #24]
 800ab40:	021b      	lsls	r3, r3, #8
 800ab42:	4313      	orrs	r3, r2
 800ab44:	693a      	ldr	r2, [r7, #16]
 800ab46:	4313      	orrs	r3, r2
 800ab48:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800ab50:	f023 030c 	bic.w	r3, r3, #12
 800ab54:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800ab56:	693b      	ldr	r3, [r7, #16]
 800ab58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ab5c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800ab60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	68da      	ldr	r2, [r3, #12]
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	69db      	ldr	r3, [r3, #28]
 800ab6a:	021b      	lsls	r3, r3, #8
 800ab6c:	4313      	orrs	r3, r2
 800ab6e:	693a      	ldr	r2, [r7, #16]
 800ab70:	4313      	orrs	r3, r2
 800ab72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	691b      	ldr	r3, [r3, #16]
 800ab78:	011a      	lsls	r2, r3, #4
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	6a1b      	ldr	r3, [r3, #32]
 800ab7e:	031b      	lsls	r3, r3, #12
 800ab80:	4313      	orrs	r3, r2
 800ab82:	693a      	ldr	r2, [r7, #16]
 800ab84:	4313      	orrs	r3, r2
 800ab86:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800ab8e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800ab96:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ab98:	683b      	ldr	r3, [r7, #0]
 800ab9a:	685a      	ldr	r2, [r3, #4]
 800ab9c:	683b      	ldr	r3, [r7, #0]
 800ab9e:	695b      	ldr	r3, [r3, #20]
 800aba0:	011b      	lsls	r3, r3, #4
 800aba2:	4313      	orrs	r3, r2
 800aba4:	68fa      	ldr	r2, [r7, #12]
 800aba6:	4313      	orrs	r3, r2
 800aba8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	697a      	ldr	r2, [r7, #20]
 800abb0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	693a      	ldr	r2, [r7, #16]
 800abb8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	68fa      	ldr	r2, [r7, #12]
 800abc0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	2201      	movs	r2, #1
 800abc6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	2201      	movs	r2, #1
 800abce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	2201      	movs	r2, #1
 800abd6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	2201      	movs	r2, #1
 800abde:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	2201      	movs	r2, #1
 800abe6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2201      	movs	r2, #1
 800abee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800abf2:	2300      	movs	r3, #0
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	3718      	adds	r7, #24
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}

0800abfc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800abfc:	b580      	push	{r7, lr}
 800abfe:	b084      	sub	sp, #16
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
 800ac04:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ac0c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800ac14:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800ac1c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800ac24:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d110      	bne.n	800ac4e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ac2c:	7bfb      	ldrb	r3, [r7, #15]
 800ac2e:	2b01      	cmp	r3, #1
 800ac30:	d102      	bne.n	800ac38 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800ac32:	7b7b      	ldrb	r3, [r7, #13]
 800ac34:	2b01      	cmp	r3, #1
 800ac36:	d001      	beq.n	800ac3c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800ac38:	2301      	movs	r3, #1
 800ac3a:	e069      	b.n	800ad10 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	2202      	movs	r2, #2
 800ac40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2202      	movs	r2, #2
 800ac48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ac4c:	e031      	b.n	800acb2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	2b04      	cmp	r3, #4
 800ac52:	d110      	bne.n	800ac76 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ac54:	7bbb      	ldrb	r3, [r7, #14]
 800ac56:	2b01      	cmp	r3, #1
 800ac58:	d102      	bne.n	800ac60 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ac5a:	7b3b      	ldrb	r3, [r7, #12]
 800ac5c:	2b01      	cmp	r3, #1
 800ac5e:	d001      	beq.n	800ac64 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800ac60:	2301      	movs	r3, #1
 800ac62:	e055      	b.n	800ad10 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	2202      	movs	r2, #2
 800ac68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2202      	movs	r2, #2
 800ac70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ac74:	e01d      	b.n	800acb2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ac76:	7bfb      	ldrb	r3, [r7, #15]
 800ac78:	2b01      	cmp	r3, #1
 800ac7a:	d108      	bne.n	800ac8e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800ac7c:	7bbb      	ldrb	r3, [r7, #14]
 800ac7e:	2b01      	cmp	r3, #1
 800ac80:	d105      	bne.n	800ac8e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800ac82:	7b7b      	ldrb	r3, [r7, #13]
 800ac84:	2b01      	cmp	r3, #1
 800ac86:	d102      	bne.n	800ac8e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800ac88:	7b3b      	ldrb	r3, [r7, #12]
 800ac8a:	2b01      	cmp	r3, #1
 800ac8c:	d001      	beq.n	800ac92 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800ac8e:	2301      	movs	r3, #1
 800ac90:	e03e      	b.n	800ad10 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2202      	movs	r2, #2
 800ac96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2202      	movs	r2, #2
 800ac9e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2202      	movs	r2, #2
 800aca6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	2202      	movs	r2, #2
 800acae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d003      	beq.n	800acc0 <HAL_TIM_Encoder_Start+0xc4>
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	2b04      	cmp	r3, #4
 800acbc:	d008      	beq.n	800acd0 <HAL_TIM_Encoder_Start+0xd4>
 800acbe:	e00f      	b.n	800ace0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	2201      	movs	r2, #1
 800acc6:	2100      	movs	r1, #0
 800acc8:	4618      	mov	r0, r3
 800acca:	f000 ffd3 	bl	800bc74 <TIM_CCxChannelCmd>
      break;
 800acce:	e016      	b.n	800acfe <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	2201      	movs	r2, #1
 800acd6:	2104      	movs	r1, #4
 800acd8:	4618      	mov	r0, r3
 800acda:	f000 ffcb 	bl	800bc74 <TIM_CCxChannelCmd>
      break;
 800acde:	e00e      	b.n	800acfe <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	2201      	movs	r2, #1
 800ace6:	2100      	movs	r1, #0
 800ace8:	4618      	mov	r0, r3
 800acea:	f000 ffc3 	bl	800bc74 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	2201      	movs	r2, #1
 800acf4:	2104      	movs	r1, #4
 800acf6:	4618      	mov	r0, r3
 800acf8:	f000 ffbc 	bl	800bc74 <TIM_CCxChannelCmd>
      break;
 800acfc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	681a      	ldr	r2, [r3, #0]
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	f042 0201 	orr.w	r2, r2, #1
 800ad0c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800ad0e:	2300      	movs	r3, #0
}
 800ad10:	4618      	mov	r0, r3
 800ad12:	3710      	adds	r7, #16
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bd80      	pop	{r7, pc}

0800ad18 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ad18:	b580      	push	{r7, lr}
 800ad1a:	b082      	sub	sp, #8
 800ad1c:	af00      	add	r7, sp, #0
 800ad1e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	691b      	ldr	r3, [r3, #16]
 800ad26:	f003 0302 	and.w	r3, r3, #2
 800ad2a:	2b02      	cmp	r3, #2
 800ad2c:	d122      	bne.n	800ad74 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	68db      	ldr	r3, [r3, #12]
 800ad34:	f003 0302 	and.w	r3, r3, #2
 800ad38:	2b02      	cmp	r3, #2
 800ad3a:	d11b      	bne.n	800ad74 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	f06f 0202 	mvn.w	r2, #2
 800ad44:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	2201      	movs	r2, #1
 800ad4a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	699b      	ldr	r3, [r3, #24]
 800ad52:	f003 0303 	and.w	r3, r3, #3
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d003      	beq.n	800ad62 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ad5a:	6878      	ldr	r0, [r7, #4]
 800ad5c:	f7f6 fdc4 	bl	80018e8 <HAL_TIM_IC_CaptureCallback>
 800ad60:	e005      	b.n	800ad6e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f000 fb54 	bl	800b410 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad68:	6878      	ldr	r0, [r7, #4]
 800ad6a:	f000 fb5b 	bl	800b424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2200      	movs	r2, #0
 800ad72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	691b      	ldr	r3, [r3, #16]
 800ad7a:	f003 0304 	and.w	r3, r3, #4
 800ad7e:	2b04      	cmp	r3, #4
 800ad80:	d122      	bne.n	800adc8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	68db      	ldr	r3, [r3, #12]
 800ad88:	f003 0304 	and.w	r3, r3, #4
 800ad8c:	2b04      	cmp	r3, #4
 800ad8e:	d11b      	bne.n	800adc8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	f06f 0204 	mvn.w	r2, #4
 800ad98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2202      	movs	r2, #2
 800ad9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	699b      	ldr	r3, [r3, #24]
 800ada6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d003      	beq.n	800adb6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800adae:	6878      	ldr	r0, [r7, #4]
 800adb0:	f7f6 fd9a 	bl	80018e8 <HAL_TIM_IC_CaptureCallback>
 800adb4:	e005      	b.n	800adc2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800adb6:	6878      	ldr	r0, [r7, #4]
 800adb8:	f000 fb2a 	bl	800b410 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800adbc:	6878      	ldr	r0, [r7, #4]
 800adbe:	f000 fb31 	bl	800b424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	2200      	movs	r2, #0
 800adc6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	691b      	ldr	r3, [r3, #16]
 800adce:	f003 0308 	and.w	r3, r3, #8
 800add2:	2b08      	cmp	r3, #8
 800add4:	d122      	bne.n	800ae1c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	68db      	ldr	r3, [r3, #12]
 800addc:	f003 0308 	and.w	r3, r3, #8
 800ade0:	2b08      	cmp	r3, #8
 800ade2:	d11b      	bne.n	800ae1c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	f06f 0208 	mvn.w	r2, #8
 800adec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2204      	movs	r2, #4
 800adf2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	69db      	ldr	r3, [r3, #28]
 800adfa:	f003 0303 	and.w	r3, r3, #3
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d003      	beq.n	800ae0a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae02:	6878      	ldr	r0, [r7, #4]
 800ae04:	f7f6 fd70 	bl	80018e8 <HAL_TIM_IC_CaptureCallback>
 800ae08:	e005      	b.n	800ae16 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f000 fb00 	bl	800b410 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	f000 fb07 	bl	800b424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	2200      	movs	r2, #0
 800ae1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	691b      	ldr	r3, [r3, #16]
 800ae22:	f003 0310 	and.w	r3, r3, #16
 800ae26:	2b10      	cmp	r3, #16
 800ae28:	d122      	bne.n	800ae70 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	68db      	ldr	r3, [r3, #12]
 800ae30:	f003 0310 	and.w	r3, r3, #16
 800ae34:	2b10      	cmp	r3, #16
 800ae36:	d11b      	bne.n	800ae70 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	f06f 0210 	mvn.w	r2, #16
 800ae40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	2208      	movs	r2, #8
 800ae46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	69db      	ldr	r3, [r3, #28]
 800ae4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d003      	beq.n	800ae5e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ae56:	6878      	ldr	r0, [r7, #4]
 800ae58:	f7f6 fd46 	bl	80018e8 <HAL_TIM_IC_CaptureCallback>
 800ae5c:	e005      	b.n	800ae6a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ae5e:	6878      	ldr	r0, [r7, #4]
 800ae60:	f000 fad6 	bl	800b410 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f000 fadd 	bl	800b424 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2200      	movs	r2, #0
 800ae6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	691b      	ldr	r3, [r3, #16]
 800ae76:	f003 0301 	and.w	r3, r3, #1
 800ae7a:	2b01      	cmp	r3, #1
 800ae7c:	d10e      	bne.n	800ae9c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	68db      	ldr	r3, [r3, #12]
 800ae84:	f003 0301 	and.w	r3, r3, #1
 800ae88:	2b01      	cmp	r3, #1
 800ae8a:	d107      	bne.n	800ae9c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f06f 0201 	mvn.w	r2, #1
 800ae94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ae96:	6878      	ldr	r0, [r7, #4]
 800ae98:	f000 fab0 	bl	800b3fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	691b      	ldr	r3, [r3, #16]
 800aea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aea6:	2b80      	cmp	r3, #128	; 0x80
 800aea8:	d10e      	bne.n	800aec8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	68db      	ldr	r3, [r3, #12]
 800aeb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aeb4:	2b80      	cmp	r3, #128	; 0x80
 800aeb6:	d107      	bne.n	800aec8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800aec0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aec2:	6878      	ldr	r0, [r7, #4]
 800aec4:	f000 ffd4 	bl	800be70 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	691b      	ldr	r3, [r3, #16]
 800aece:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aed2:	2b40      	cmp	r3, #64	; 0x40
 800aed4:	d10e      	bne.n	800aef4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	68db      	ldr	r3, [r3, #12]
 800aedc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aee0:	2b40      	cmp	r3, #64	; 0x40
 800aee2:	d107      	bne.n	800aef4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800aeec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f000 faa2 	bl	800b438 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	691b      	ldr	r3, [r3, #16]
 800aefa:	f003 0320 	and.w	r3, r3, #32
 800aefe:	2b20      	cmp	r3, #32
 800af00:	d10e      	bne.n	800af20 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	68db      	ldr	r3, [r3, #12]
 800af08:	f003 0320 	and.w	r3, r3, #32
 800af0c:	2b20      	cmp	r3, #32
 800af0e:	d107      	bne.n	800af20 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	f06f 0220 	mvn.w	r2, #32
 800af18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f000 ff9e 	bl	800be5c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800af20:	bf00      	nop
 800af22:	3708      	adds	r7, #8
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}

0800af28 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b086      	sub	sp, #24
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	60f8      	str	r0, [r7, #12]
 800af30:	60b9      	str	r1, [r7, #8]
 800af32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800af34:	2300      	movs	r3, #0
 800af36:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800af38:	68fb      	ldr	r3, [r7, #12]
 800af3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800af3e:	2b01      	cmp	r3, #1
 800af40:	d101      	bne.n	800af46 <HAL_TIM_IC_ConfigChannel+0x1e>
 800af42:	2302      	movs	r3, #2
 800af44:	e088      	b.n	800b058 <HAL_TIM_IC_ConfigChannel+0x130>
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	2201      	movs	r2, #1
 800af4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d11b      	bne.n	800af8c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	6818      	ldr	r0, [r3, #0]
 800af58:	68bb      	ldr	r3, [r7, #8]
 800af5a:	6819      	ldr	r1, [r3, #0]
 800af5c:	68bb      	ldr	r3, [r7, #8]
 800af5e:	685a      	ldr	r2, [r3, #4]
 800af60:	68bb      	ldr	r3, [r7, #8]
 800af62:	68db      	ldr	r3, [r3, #12]
 800af64:	f000 fcc2 	bl	800b8ec <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	699a      	ldr	r2, [r3, #24]
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	f022 020c 	bic.w	r2, r2, #12
 800af76:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	6999      	ldr	r1, [r3, #24]
 800af7e:	68bb      	ldr	r3, [r7, #8]
 800af80:	689a      	ldr	r2, [r3, #8]
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	430a      	orrs	r2, r1
 800af88:	619a      	str	r2, [r3, #24]
 800af8a:	e060      	b.n	800b04e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	2b04      	cmp	r3, #4
 800af90:	d11c      	bne.n	800afcc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	6818      	ldr	r0, [r3, #0]
 800af96:	68bb      	ldr	r3, [r7, #8]
 800af98:	6819      	ldr	r1, [r3, #0]
 800af9a:	68bb      	ldr	r3, [r7, #8]
 800af9c:	685a      	ldr	r2, [r3, #4]
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	68db      	ldr	r3, [r3, #12]
 800afa2:	f000 fd46 	bl	800ba32 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	699a      	ldr	r2, [r3, #24]
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800afb4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	6999      	ldr	r1, [r3, #24]
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	689b      	ldr	r3, [r3, #8]
 800afc0:	021a      	lsls	r2, r3, #8
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	430a      	orrs	r2, r1
 800afc8:	619a      	str	r2, [r3, #24]
 800afca:	e040      	b.n	800b04e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	2b08      	cmp	r3, #8
 800afd0:	d11b      	bne.n	800b00a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	6818      	ldr	r0, [r3, #0]
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	6819      	ldr	r1, [r3, #0]
 800afda:	68bb      	ldr	r3, [r7, #8]
 800afdc:	685a      	ldr	r2, [r3, #4]
 800afde:	68bb      	ldr	r3, [r7, #8]
 800afe0:	68db      	ldr	r3, [r3, #12]
 800afe2:	f000 fd93 	bl	800bb0c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	69da      	ldr	r2, [r3, #28]
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f022 020c 	bic.w	r2, r2, #12
 800aff4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	69d9      	ldr	r1, [r3, #28]
 800affc:	68bb      	ldr	r3, [r7, #8]
 800affe:	689a      	ldr	r2, [r3, #8]
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	430a      	orrs	r2, r1
 800b006:	61da      	str	r2, [r3, #28]
 800b008:	e021      	b.n	800b04e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2b0c      	cmp	r3, #12
 800b00e:	d11c      	bne.n	800b04a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	6818      	ldr	r0, [r3, #0]
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	6819      	ldr	r1, [r3, #0]
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	685a      	ldr	r2, [r3, #4]
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	68db      	ldr	r3, [r3, #12]
 800b020:	f000 fdb0 	bl	800bb84 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	69da      	ldr	r2, [r3, #28]
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800b032:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800b034:	68fb      	ldr	r3, [r7, #12]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	69d9      	ldr	r1, [r3, #28]
 800b03a:	68bb      	ldr	r3, [r7, #8]
 800b03c:	689b      	ldr	r3, [r3, #8]
 800b03e:	021a      	lsls	r2, r3, #8
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	430a      	orrs	r2, r1
 800b046:	61da      	str	r2, [r3, #28]
 800b048:	e001      	b.n	800b04e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800b04a:	2301      	movs	r3, #1
 800b04c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	2200      	movs	r2, #0
 800b052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b056:	7dfb      	ldrb	r3, [r7, #23]
}
 800b058:	4618      	mov	r0, r3
 800b05a:	3718      	adds	r7, #24
 800b05c:	46bd      	mov	sp, r7
 800b05e:	bd80      	pop	{r7, pc}

0800b060 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b086      	sub	sp, #24
 800b064:	af00      	add	r7, sp, #0
 800b066:	60f8      	str	r0, [r7, #12]
 800b068:	60b9      	str	r1, [r7, #8]
 800b06a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b06c:	2300      	movs	r3, #0
 800b06e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b076:	2b01      	cmp	r3, #1
 800b078:	d101      	bne.n	800b07e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b07a:	2302      	movs	r3, #2
 800b07c:	e0ae      	b.n	800b1dc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	2201      	movs	r2, #1
 800b082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	2b0c      	cmp	r3, #12
 800b08a:	f200 809f 	bhi.w	800b1cc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800b08e:	a201      	add	r2, pc, #4	; (adr r2, 800b094 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b094:	0800b0c9 	.word	0x0800b0c9
 800b098:	0800b1cd 	.word	0x0800b1cd
 800b09c:	0800b1cd 	.word	0x0800b1cd
 800b0a0:	0800b1cd 	.word	0x0800b1cd
 800b0a4:	0800b109 	.word	0x0800b109
 800b0a8:	0800b1cd 	.word	0x0800b1cd
 800b0ac:	0800b1cd 	.word	0x0800b1cd
 800b0b0:	0800b1cd 	.word	0x0800b1cd
 800b0b4:	0800b14b 	.word	0x0800b14b
 800b0b8:	0800b1cd 	.word	0x0800b1cd
 800b0bc:	0800b1cd 	.word	0x0800b1cd
 800b0c0:	0800b1cd 	.word	0x0800b1cd
 800b0c4:	0800b18b 	.word	0x0800b18b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	681b      	ldr	r3, [r3, #0]
 800b0cc:	68b9      	ldr	r1, [r7, #8]
 800b0ce:	4618      	mov	r0, r3
 800b0d0:	f000 fa5c 	bl	800b58c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	699a      	ldr	r2, [r3, #24]
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	f042 0208 	orr.w	r2, r2, #8
 800b0e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	699a      	ldr	r2, [r3, #24]
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	f022 0204 	bic.w	r2, r2, #4
 800b0f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	6999      	ldr	r1, [r3, #24]
 800b0fa:	68bb      	ldr	r3, [r7, #8]
 800b0fc:	691a      	ldr	r2, [r3, #16]
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	430a      	orrs	r2, r1
 800b104:	619a      	str	r2, [r3, #24]
      break;
 800b106:	e064      	b.n	800b1d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	68b9      	ldr	r1, [r7, #8]
 800b10e:	4618      	mov	r0, r3
 800b110:	f000 faac 	bl	800b66c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	699a      	ldr	r2, [r3, #24]
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b122:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	699a      	ldr	r2, [r3, #24]
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b132:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	6999      	ldr	r1, [r3, #24]
 800b13a:	68bb      	ldr	r3, [r7, #8]
 800b13c:	691b      	ldr	r3, [r3, #16]
 800b13e:	021a      	lsls	r2, r3, #8
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	430a      	orrs	r2, r1
 800b146:	619a      	str	r2, [r3, #24]
      break;
 800b148:	e043      	b.n	800b1d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	68b9      	ldr	r1, [r7, #8]
 800b150:	4618      	mov	r0, r3
 800b152:	f000 fb01 	bl	800b758 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	69da      	ldr	r2, [r3, #28]
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	f042 0208 	orr.w	r2, r2, #8
 800b164:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	69da      	ldr	r2, [r3, #28]
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	f022 0204 	bic.w	r2, r2, #4
 800b174:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	69d9      	ldr	r1, [r3, #28]
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	691a      	ldr	r2, [r3, #16]
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	430a      	orrs	r2, r1
 800b186:	61da      	str	r2, [r3, #28]
      break;
 800b188:	e023      	b.n	800b1d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	68b9      	ldr	r1, [r7, #8]
 800b190:	4618      	mov	r0, r3
 800b192:	f000 fb55 	bl	800b840 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	69da      	ldr	r2, [r3, #28]
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b1a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	69da      	ldr	r2, [r3, #28]
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b1b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	69d9      	ldr	r1, [r3, #28]
 800b1bc:	68bb      	ldr	r3, [r7, #8]
 800b1be:	691b      	ldr	r3, [r3, #16]
 800b1c0:	021a      	lsls	r2, r3, #8
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	430a      	orrs	r2, r1
 800b1c8:	61da      	str	r2, [r3, #28]
      break;
 800b1ca:	e002      	b.n	800b1d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800b1cc:	2301      	movs	r3, #1
 800b1ce:	75fb      	strb	r3, [r7, #23]
      break;
 800b1d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b1da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3718      	adds	r7, #24
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}

0800b1e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b084      	sub	sp, #16
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
 800b1ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b1f8:	2b01      	cmp	r3, #1
 800b1fa:	d101      	bne.n	800b200 <HAL_TIM_ConfigClockSource+0x1c>
 800b1fc:	2302      	movs	r3, #2
 800b1fe:	e0b4      	b.n	800b36a <HAL_TIM_ConfigClockSource+0x186>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	2201      	movs	r2, #1
 800b204:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	2202      	movs	r2, #2
 800b20c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	689b      	ldr	r3, [r3, #8]
 800b216:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800b21e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b226:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	68ba      	ldr	r2, [r7, #8]
 800b22e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b238:	d03e      	beq.n	800b2b8 <HAL_TIM_ConfigClockSource+0xd4>
 800b23a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b23e:	f200 8087 	bhi.w	800b350 <HAL_TIM_ConfigClockSource+0x16c>
 800b242:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b246:	f000 8086 	beq.w	800b356 <HAL_TIM_ConfigClockSource+0x172>
 800b24a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b24e:	d87f      	bhi.n	800b350 <HAL_TIM_ConfigClockSource+0x16c>
 800b250:	2b70      	cmp	r3, #112	; 0x70
 800b252:	d01a      	beq.n	800b28a <HAL_TIM_ConfigClockSource+0xa6>
 800b254:	2b70      	cmp	r3, #112	; 0x70
 800b256:	d87b      	bhi.n	800b350 <HAL_TIM_ConfigClockSource+0x16c>
 800b258:	2b60      	cmp	r3, #96	; 0x60
 800b25a:	d050      	beq.n	800b2fe <HAL_TIM_ConfigClockSource+0x11a>
 800b25c:	2b60      	cmp	r3, #96	; 0x60
 800b25e:	d877      	bhi.n	800b350 <HAL_TIM_ConfigClockSource+0x16c>
 800b260:	2b50      	cmp	r3, #80	; 0x50
 800b262:	d03c      	beq.n	800b2de <HAL_TIM_ConfigClockSource+0xfa>
 800b264:	2b50      	cmp	r3, #80	; 0x50
 800b266:	d873      	bhi.n	800b350 <HAL_TIM_ConfigClockSource+0x16c>
 800b268:	2b40      	cmp	r3, #64	; 0x40
 800b26a:	d058      	beq.n	800b31e <HAL_TIM_ConfigClockSource+0x13a>
 800b26c:	2b40      	cmp	r3, #64	; 0x40
 800b26e:	d86f      	bhi.n	800b350 <HAL_TIM_ConfigClockSource+0x16c>
 800b270:	2b30      	cmp	r3, #48	; 0x30
 800b272:	d064      	beq.n	800b33e <HAL_TIM_ConfigClockSource+0x15a>
 800b274:	2b30      	cmp	r3, #48	; 0x30
 800b276:	d86b      	bhi.n	800b350 <HAL_TIM_ConfigClockSource+0x16c>
 800b278:	2b20      	cmp	r3, #32
 800b27a:	d060      	beq.n	800b33e <HAL_TIM_ConfigClockSource+0x15a>
 800b27c:	2b20      	cmp	r3, #32
 800b27e:	d867      	bhi.n	800b350 <HAL_TIM_ConfigClockSource+0x16c>
 800b280:	2b00      	cmp	r3, #0
 800b282:	d05c      	beq.n	800b33e <HAL_TIM_ConfigClockSource+0x15a>
 800b284:	2b10      	cmp	r3, #16
 800b286:	d05a      	beq.n	800b33e <HAL_TIM_ConfigClockSource+0x15a>
 800b288:	e062      	b.n	800b350 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	6818      	ldr	r0, [r3, #0]
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	6899      	ldr	r1, [r3, #8]
 800b292:	683b      	ldr	r3, [r7, #0]
 800b294:	685a      	ldr	r2, [r3, #4]
 800b296:	683b      	ldr	r3, [r7, #0]
 800b298:	68db      	ldr	r3, [r3, #12]
 800b29a:	f000 fccb 	bl	800bc34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	689b      	ldr	r3, [r3, #8]
 800b2a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b2a6:	68bb      	ldr	r3, [r7, #8]
 800b2a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800b2ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	68ba      	ldr	r2, [r7, #8]
 800b2b4:	609a      	str	r2, [r3, #8]
      break;
 800b2b6:	e04f      	b.n	800b358 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	6818      	ldr	r0, [r3, #0]
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	6899      	ldr	r1, [r3, #8]
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	685a      	ldr	r2, [r3, #4]
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	68db      	ldr	r3, [r3, #12]
 800b2c8:	f000 fcb4 	bl	800bc34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	689a      	ldr	r2, [r3, #8]
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b2da:	609a      	str	r2, [r3, #8]
      break;
 800b2dc:	e03c      	b.n	800b358 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	6818      	ldr	r0, [r3, #0]
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	6859      	ldr	r1, [r3, #4]
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	68db      	ldr	r3, [r3, #12]
 800b2ea:	461a      	mov	r2, r3
 800b2ec:	f000 fb72 	bl	800b9d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	2150      	movs	r1, #80	; 0x50
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	f000 fc81 	bl	800bbfe <TIM_ITRx_SetConfig>
      break;
 800b2fc:	e02c      	b.n	800b358 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	6818      	ldr	r0, [r3, #0]
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	6859      	ldr	r1, [r3, #4]
 800b306:	683b      	ldr	r3, [r7, #0]
 800b308:	68db      	ldr	r3, [r3, #12]
 800b30a:	461a      	mov	r2, r3
 800b30c:	f000 fbce 	bl	800baac <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	2160      	movs	r1, #96	; 0x60
 800b316:	4618      	mov	r0, r3
 800b318:	f000 fc71 	bl	800bbfe <TIM_ITRx_SetConfig>
      break;
 800b31c:	e01c      	b.n	800b358 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	6818      	ldr	r0, [r3, #0]
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	6859      	ldr	r1, [r3, #4]
 800b326:	683b      	ldr	r3, [r7, #0]
 800b328:	68db      	ldr	r3, [r3, #12]
 800b32a:	461a      	mov	r2, r3
 800b32c:	f000 fb52 	bl	800b9d4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	2140      	movs	r1, #64	; 0x40
 800b336:	4618      	mov	r0, r3
 800b338:	f000 fc61 	bl	800bbfe <TIM_ITRx_SetConfig>
      break;
 800b33c:	e00c      	b.n	800b358 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681a      	ldr	r2, [r3, #0]
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	681b      	ldr	r3, [r3, #0]
 800b346:	4619      	mov	r1, r3
 800b348:	4610      	mov	r0, r2
 800b34a:	f000 fc58 	bl	800bbfe <TIM_ITRx_SetConfig>
      break;
 800b34e:	e003      	b.n	800b358 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b350:	2301      	movs	r3, #1
 800b352:	73fb      	strb	r3, [r7, #15]
      break;
 800b354:	e000      	b.n	800b358 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b356:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	2201      	movs	r2, #1
 800b35c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	2200      	movs	r2, #0
 800b364:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b368:	7bfb      	ldrb	r3, [r7, #15]
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3710      	adds	r7, #16
 800b36e:	46bd      	mov	sp, r7
 800b370:	bd80      	pop	{r7, pc}
	...

0800b374 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800b374:	b480      	push	{r7}
 800b376:	b085      	sub	sp, #20
 800b378:	af00      	add	r7, sp, #0
 800b37a:	6078      	str	r0, [r7, #4]
 800b37c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800b37e:	2300      	movs	r3, #0
 800b380:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800b382:	683b      	ldr	r3, [r7, #0]
 800b384:	2b0c      	cmp	r3, #12
 800b386:	d831      	bhi.n	800b3ec <HAL_TIM_ReadCapturedValue+0x78>
 800b388:	a201      	add	r2, pc, #4	; (adr r2, 800b390 <HAL_TIM_ReadCapturedValue+0x1c>)
 800b38a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b38e:	bf00      	nop
 800b390:	0800b3c5 	.word	0x0800b3c5
 800b394:	0800b3ed 	.word	0x0800b3ed
 800b398:	0800b3ed 	.word	0x0800b3ed
 800b39c:	0800b3ed 	.word	0x0800b3ed
 800b3a0:	0800b3cf 	.word	0x0800b3cf
 800b3a4:	0800b3ed 	.word	0x0800b3ed
 800b3a8:	0800b3ed 	.word	0x0800b3ed
 800b3ac:	0800b3ed 	.word	0x0800b3ed
 800b3b0:	0800b3d9 	.word	0x0800b3d9
 800b3b4:	0800b3ed 	.word	0x0800b3ed
 800b3b8:	0800b3ed 	.word	0x0800b3ed
 800b3bc:	0800b3ed 	.word	0x0800b3ed
 800b3c0:	0800b3e3 	.word	0x0800b3e3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3ca:	60fb      	str	r3, [r7, #12]

      break;
 800b3cc:	e00f      	b.n	800b3ee <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3d4:	60fb      	str	r3, [r7, #12]

      break;
 800b3d6:	e00a      	b.n	800b3ee <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681b      	ldr	r3, [r3, #0]
 800b3dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b3de:	60fb      	str	r3, [r7, #12]

      break;
 800b3e0:	e005      	b.n	800b3ee <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3e8:	60fb      	str	r3, [r7, #12]

      break;
 800b3ea:	e000      	b.n	800b3ee <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800b3ec:	bf00      	nop
  }

  return tmpreg;
 800b3ee:	68fb      	ldr	r3, [r7, #12]
}
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	3714      	adds	r7, #20
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fa:	4770      	bx	lr

0800b3fc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b3fc:	b480      	push	{r7}
 800b3fe:	b083      	sub	sp, #12
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800b404:	bf00      	nop
 800b406:	370c      	adds	r7, #12
 800b408:	46bd      	mov	sp, r7
 800b40a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40e:	4770      	bx	lr

0800b410 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800b410:	b480      	push	{r7}
 800b412:	b083      	sub	sp, #12
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800b418:	bf00      	nop
 800b41a:	370c      	adds	r7, #12
 800b41c:	46bd      	mov	sp, r7
 800b41e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b422:	4770      	bx	lr

0800b424 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800b424:	b480      	push	{r7}
 800b426:	b083      	sub	sp, #12
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800b42c:	bf00      	nop
 800b42e:	370c      	adds	r7, #12
 800b430:	46bd      	mov	sp, r7
 800b432:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b436:	4770      	bx	lr

0800b438 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800b438:	b480      	push	{r7}
 800b43a:	b083      	sub	sp, #12
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800b440:	bf00      	nop
 800b442:	370c      	adds	r7, #12
 800b444:	46bd      	mov	sp, r7
 800b446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44a:	4770      	bx	lr

0800b44c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b44c:	b480      	push	{r7}
 800b44e:	b085      	sub	sp, #20
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
 800b454:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	4a40      	ldr	r2, [pc, #256]	; (800b560 <TIM_Base_SetConfig+0x114>)
 800b460:	4293      	cmp	r3, r2
 800b462:	d013      	beq.n	800b48c <TIM_Base_SetConfig+0x40>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b46a:	d00f      	beq.n	800b48c <TIM_Base_SetConfig+0x40>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	4a3d      	ldr	r2, [pc, #244]	; (800b564 <TIM_Base_SetConfig+0x118>)
 800b470:	4293      	cmp	r3, r2
 800b472:	d00b      	beq.n	800b48c <TIM_Base_SetConfig+0x40>
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	4a3c      	ldr	r2, [pc, #240]	; (800b568 <TIM_Base_SetConfig+0x11c>)
 800b478:	4293      	cmp	r3, r2
 800b47a:	d007      	beq.n	800b48c <TIM_Base_SetConfig+0x40>
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	4a3b      	ldr	r2, [pc, #236]	; (800b56c <TIM_Base_SetConfig+0x120>)
 800b480:	4293      	cmp	r3, r2
 800b482:	d003      	beq.n	800b48c <TIM_Base_SetConfig+0x40>
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	4a3a      	ldr	r2, [pc, #232]	; (800b570 <TIM_Base_SetConfig+0x124>)
 800b488:	4293      	cmp	r3, r2
 800b48a:	d108      	bne.n	800b49e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b492:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b494:	683b      	ldr	r3, [r7, #0]
 800b496:	685b      	ldr	r3, [r3, #4]
 800b498:	68fa      	ldr	r2, [r7, #12]
 800b49a:	4313      	orrs	r3, r2
 800b49c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	4a2f      	ldr	r2, [pc, #188]	; (800b560 <TIM_Base_SetConfig+0x114>)
 800b4a2:	4293      	cmp	r3, r2
 800b4a4:	d02b      	beq.n	800b4fe <TIM_Base_SetConfig+0xb2>
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b4ac:	d027      	beq.n	800b4fe <TIM_Base_SetConfig+0xb2>
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	4a2c      	ldr	r2, [pc, #176]	; (800b564 <TIM_Base_SetConfig+0x118>)
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	d023      	beq.n	800b4fe <TIM_Base_SetConfig+0xb2>
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	4a2b      	ldr	r2, [pc, #172]	; (800b568 <TIM_Base_SetConfig+0x11c>)
 800b4ba:	4293      	cmp	r3, r2
 800b4bc:	d01f      	beq.n	800b4fe <TIM_Base_SetConfig+0xb2>
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	4a2a      	ldr	r2, [pc, #168]	; (800b56c <TIM_Base_SetConfig+0x120>)
 800b4c2:	4293      	cmp	r3, r2
 800b4c4:	d01b      	beq.n	800b4fe <TIM_Base_SetConfig+0xb2>
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	4a29      	ldr	r2, [pc, #164]	; (800b570 <TIM_Base_SetConfig+0x124>)
 800b4ca:	4293      	cmp	r3, r2
 800b4cc:	d017      	beq.n	800b4fe <TIM_Base_SetConfig+0xb2>
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	4a28      	ldr	r2, [pc, #160]	; (800b574 <TIM_Base_SetConfig+0x128>)
 800b4d2:	4293      	cmp	r3, r2
 800b4d4:	d013      	beq.n	800b4fe <TIM_Base_SetConfig+0xb2>
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	4a27      	ldr	r2, [pc, #156]	; (800b578 <TIM_Base_SetConfig+0x12c>)
 800b4da:	4293      	cmp	r3, r2
 800b4dc:	d00f      	beq.n	800b4fe <TIM_Base_SetConfig+0xb2>
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	4a26      	ldr	r2, [pc, #152]	; (800b57c <TIM_Base_SetConfig+0x130>)
 800b4e2:	4293      	cmp	r3, r2
 800b4e4:	d00b      	beq.n	800b4fe <TIM_Base_SetConfig+0xb2>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	4a25      	ldr	r2, [pc, #148]	; (800b580 <TIM_Base_SetConfig+0x134>)
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d007      	beq.n	800b4fe <TIM_Base_SetConfig+0xb2>
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	4a24      	ldr	r2, [pc, #144]	; (800b584 <TIM_Base_SetConfig+0x138>)
 800b4f2:	4293      	cmp	r3, r2
 800b4f4:	d003      	beq.n	800b4fe <TIM_Base_SetConfig+0xb2>
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	4a23      	ldr	r2, [pc, #140]	; (800b588 <TIM_Base_SetConfig+0x13c>)
 800b4fa:	4293      	cmp	r3, r2
 800b4fc:	d108      	bne.n	800b510 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b504:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b506:	683b      	ldr	r3, [r7, #0]
 800b508:	68db      	ldr	r3, [r3, #12]
 800b50a:	68fa      	ldr	r2, [r7, #12]
 800b50c:	4313      	orrs	r3, r2
 800b50e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	695b      	ldr	r3, [r3, #20]
 800b51a:	4313      	orrs	r3, r2
 800b51c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	68fa      	ldr	r2, [r7, #12]
 800b522:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	689a      	ldr	r2, [r3, #8]
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b52c:	683b      	ldr	r3, [r7, #0]
 800b52e:	681a      	ldr	r2, [r3, #0]
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	4a0a      	ldr	r2, [pc, #40]	; (800b560 <TIM_Base_SetConfig+0x114>)
 800b538:	4293      	cmp	r3, r2
 800b53a:	d003      	beq.n	800b544 <TIM_Base_SetConfig+0xf8>
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	4a0c      	ldr	r2, [pc, #48]	; (800b570 <TIM_Base_SetConfig+0x124>)
 800b540:	4293      	cmp	r3, r2
 800b542:	d103      	bne.n	800b54c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	691a      	ldr	r2, [r3, #16]
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2201      	movs	r2, #1
 800b550:	615a      	str	r2, [r3, #20]
}
 800b552:	bf00      	nop
 800b554:	3714      	adds	r7, #20
 800b556:	46bd      	mov	sp, r7
 800b558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55c:	4770      	bx	lr
 800b55e:	bf00      	nop
 800b560:	40010000 	.word	0x40010000
 800b564:	40000400 	.word	0x40000400
 800b568:	40000800 	.word	0x40000800
 800b56c:	40000c00 	.word	0x40000c00
 800b570:	40010400 	.word	0x40010400
 800b574:	40014000 	.word	0x40014000
 800b578:	40014400 	.word	0x40014400
 800b57c:	40014800 	.word	0x40014800
 800b580:	40001800 	.word	0x40001800
 800b584:	40001c00 	.word	0x40001c00
 800b588:	40002000 	.word	0x40002000

0800b58c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b58c:	b480      	push	{r7}
 800b58e:	b087      	sub	sp, #28
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
 800b594:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	6a1b      	ldr	r3, [r3, #32]
 800b59a:	f023 0201 	bic.w	r2, r3, #1
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	6a1b      	ldr	r3, [r3, #32]
 800b5a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	685b      	ldr	r3, [r3, #4]
 800b5ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	699b      	ldr	r3, [r3, #24]
 800b5b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b5ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	f023 0303 	bic.w	r3, r3, #3
 800b5c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	68fa      	ldr	r2, [r7, #12]
 800b5ca:	4313      	orrs	r3, r2
 800b5cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b5ce:	697b      	ldr	r3, [r7, #20]
 800b5d0:	f023 0302 	bic.w	r3, r3, #2
 800b5d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	689b      	ldr	r3, [r3, #8]
 800b5da:	697a      	ldr	r2, [r7, #20]
 800b5dc:	4313      	orrs	r3, r2
 800b5de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	4a20      	ldr	r2, [pc, #128]	; (800b664 <TIM_OC1_SetConfig+0xd8>)
 800b5e4:	4293      	cmp	r3, r2
 800b5e6:	d003      	beq.n	800b5f0 <TIM_OC1_SetConfig+0x64>
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	4a1f      	ldr	r2, [pc, #124]	; (800b668 <TIM_OC1_SetConfig+0xdc>)
 800b5ec:	4293      	cmp	r3, r2
 800b5ee:	d10c      	bne.n	800b60a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b5f0:	697b      	ldr	r3, [r7, #20]
 800b5f2:	f023 0308 	bic.w	r3, r3, #8
 800b5f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	68db      	ldr	r3, [r3, #12]
 800b5fc:	697a      	ldr	r2, [r7, #20]
 800b5fe:	4313      	orrs	r3, r2
 800b600:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	f023 0304 	bic.w	r3, r3, #4
 800b608:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	4a15      	ldr	r2, [pc, #84]	; (800b664 <TIM_OC1_SetConfig+0xd8>)
 800b60e:	4293      	cmp	r3, r2
 800b610:	d003      	beq.n	800b61a <TIM_OC1_SetConfig+0x8e>
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	4a14      	ldr	r2, [pc, #80]	; (800b668 <TIM_OC1_SetConfig+0xdc>)
 800b616:	4293      	cmp	r3, r2
 800b618:	d111      	bne.n	800b63e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b620:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b622:	693b      	ldr	r3, [r7, #16]
 800b624:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b628:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b62a:	683b      	ldr	r3, [r7, #0]
 800b62c:	695b      	ldr	r3, [r3, #20]
 800b62e:	693a      	ldr	r2, [r7, #16]
 800b630:	4313      	orrs	r3, r2
 800b632:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b634:	683b      	ldr	r3, [r7, #0]
 800b636:	699b      	ldr	r3, [r3, #24]
 800b638:	693a      	ldr	r2, [r7, #16]
 800b63a:	4313      	orrs	r3, r2
 800b63c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	693a      	ldr	r2, [r7, #16]
 800b642:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	68fa      	ldr	r2, [r7, #12]
 800b648:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b64a:	683b      	ldr	r3, [r7, #0]
 800b64c:	685a      	ldr	r2, [r3, #4]
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	697a      	ldr	r2, [r7, #20]
 800b656:	621a      	str	r2, [r3, #32]
}
 800b658:	bf00      	nop
 800b65a:	371c      	adds	r7, #28
 800b65c:	46bd      	mov	sp, r7
 800b65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b662:	4770      	bx	lr
 800b664:	40010000 	.word	0x40010000
 800b668:	40010400 	.word	0x40010400

0800b66c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b66c:	b480      	push	{r7}
 800b66e:	b087      	sub	sp, #28
 800b670:	af00      	add	r7, sp, #0
 800b672:	6078      	str	r0, [r7, #4]
 800b674:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6a1b      	ldr	r3, [r3, #32]
 800b67a:	f023 0210 	bic.w	r2, r3, #16
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	6a1b      	ldr	r3, [r3, #32]
 800b686:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	685b      	ldr	r3, [r3, #4]
 800b68c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	699b      	ldr	r3, [r3, #24]
 800b692:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b69a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b6a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b6a4:	683b      	ldr	r3, [r7, #0]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	021b      	lsls	r3, r3, #8
 800b6aa:	68fa      	ldr	r2, [r7, #12]
 800b6ac:	4313      	orrs	r3, r2
 800b6ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b6b0:	697b      	ldr	r3, [r7, #20]
 800b6b2:	f023 0320 	bic.w	r3, r3, #32
 800b6b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	689b      	ldr	r3, [r3, #8]
 800b6bc:	011b      	lsls	r3, r3, #4
 800b6be:	697a      	ldr	r2, [r7, #20]
 800b6c0:	4313      	orrs	r3, r2
 800b6c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	4a22      	ldr	r2, [pc, #136]	; (800b750 <TIM_OC2_SetConfig+0xe4>)
 800b6c8:	4293      	cmp	r3, r2
 800b6ca:	d003      	beq.n	800b6d4 <TIM_OC2_SetConfig+0x68>
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	4a21      	ldr	r2, [pc, #132]	; (800b754 <TIM_OC2_SetConfig+0xe8>)
 800b6d0:	4293      	cmp	r3, r2
 800b6d2:	d10d      	bne.n	800b6f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b6d4:	697b      	ldr	r3, [r7, #20]
 800b6d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b6da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b6dc:	683b      	ldr	r3, [r7, #0]
 800b6de:	68db      	ldr	r3, [r3, #12]
 800b6e0:	011b      	lsls	r3, r3, #4
 800b6e2:	697a      	ldr	r2, [r7, #20]
 800b6e4:	4313      	orrs	r3, r2
 800b6e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b6e8:	697b      	ldr	r3, [r7, #20]
 800b6ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b6ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	4a17      	ldr	r2, [pc, #92]	; (800b750 <TIM_OC2_SetConfig+0xe4>)
 800b6f4:	4293      	cmp	r3, r2
 800b6f6:	d003      	beq.n	800b700 <TIM_OC2_SetConfig+0x94>
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	4a16      	ldr	r2, [pc, #88]	; (800b754 <TIM_OC2_SetConfig+0xe8>)
 800b6fc:	4293      	cmp	r3, r2
 800b6fe:	d113      	bne.n	800b728 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b700:	693b      	ldr	r3, [r7, #16]
 800b702:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b706:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b708:	693b      	ldr	r3, [r7, #16]
 800b70a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b70e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b710:	683b      	ldr	r3, [r7, #0]
 800b712:	695b      	ldr	r3, [r3, #20]
 800b714:	009b      	lsls	r3, r3, #2
 800b716:	693a      	ldr	r2, [r7, #16]
 800b718:	4313      	orrs	r3, r2
 800b71a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	699b      	ldr	r3, [r3, #24]
 800b720:	009b      	lsls	r3, r3, #2
 800b722:	693a      	ldr	r2, [r7, #16]
 800b724:	4313      	orrs	r3, r2
 800b726:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	693a      	ldr	r2, [r7, #16]
 800b72c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	68fa      	ldr	r2, [r7, #12]
 800b732:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b734:	683b      	ldr	r3, [r7, #0]
 800b736:	685a      	ldr	r2, [r3, #4]
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	697a      	ldr	r2, [r7, #20]
 800b740:	621a      	str	r2, [r3, #32]
}
 800b742:	bf00      	nop
 800b744:	371c      	adds	r7, #28
 800b746:	46bd      	mov	sp, r7
 800b748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b74c:	4770      	bx	lr
 800b74e:	bf00      	nop
 800b750:	40010000 	.word	0x40010000
 800b754:	40010400 	.word	0x40010400

0800b758 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b758:	b480      	push	{r7}
 800b75a:	b087      	sub	sp, #28
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
 800b760:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	6a1b      	ldr	r3, [r3, #32]
 800b766:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	6a1b      	ldr	r3, [r3, #32]
 800b772:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	685b      	ldr	r3, [r3, #4]
 800b778:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	69db      	ldr	r3, [r3, #28]
 800b77e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b786:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	f023 0303 	bic.w	r3, r3, #3
 800b78e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b790:	683b      	ldr	r3, [r7, #0]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	68fa      	ldr	r2, [r7, #12]
 800b796:	4313      	orrs	r3, r2
 800b798:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b7a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	689b      	ldr	r3, [r3, #8]
 800b7a6:	021b      	lsls	r3, r3, #8
 800b7a8:	697a      	ldr	r2, [r7, #20]
 800b7aa:	4313      	orrs	r3, r2
 800b7ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	4a21      	ldr	r2, [pc, #132]	; (800b838 <TIM_OC3_SetConfig+0xe0>)
 800b7b2:	4293      	cmp	r3, r2
 800b7b4:	d003      	beq.n	800b7be <TIM_OC3_SetConfig+0x66>
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	4a20      	ldr	r2, [pc, #128]	; (800b83c <TIM_OC3_SetConfig+0xe4>)
 800b7ba:	4293      	cmp	r3, r2
 800b7bc:	d10d      	bne.n	800b7da <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b7be:	697b      	ldr	r3, [r7, #20]
 800b7c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b7c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b7c6:	683b      	ldr	r3, [r7, #0]
 800b7c8:	68db      	ldr	r3, [r3, #12]
 800b7ca:	021b      	lsls	r3, r3, #8
 800b7cc:	697a      	ldr	r2, [r7, #20]
 800b7ce:	4313      	orrs	r3, r2
 800b7d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b7d2:	697b      	ldr	r3, [r7, #20]
 800b7d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b7d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	4a16      	ldr	r2, [pc, #88]	; (800b838 <TIM_OC3_SetConfig+0xe0>)
 800b7de:	4293      	cmp	r3, r2
 800b7e0:	d003      	beq.n	800b7ea <TIM_OC3_SetConfig+0x92>
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	4a15      	ldr	r2, [pc, #84]	; (800b83c <TIM_OC3_SetConfig+0xe4>)
 800b7e6:	4293      	cmp	r3, r2
 800b7e8:	d113      	bne.n	800b812 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b7ea:	693b      	ldr	r3, [r7, #16]
 800b7ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b7f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b7f2:	693b      	ldr	r3, [r7, #16]
 800b7f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b7f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b7fa:	683b      	ldr	r3, [r7, #0]
 800b7fc:	695b      	ldr	r3, [r3, #20]
 800b7fe:	011b      	lsls	r3, r3, #4
 800b800:	693a      	ldr	r2, [r7, #16]
 800b802:	4313      	orrs	r3, r2
 800b804:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	699b      	ldr	r3, [r3, #24]
 800b80a:	011b      	lsls	r3, r3, #4
 800b80c:	693a      	ldr	r2, [r7, #16]
 800b80e:	4313      	orrs	r3, r2
 800b810:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	693a      	ldr	r2, [r7, #16]
 800b816:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	68fa      	ldr	r2, [r7, #12]
 800b81c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	685a      	ldr	r2, [r3, #4]
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	697a      	ldr	r2, [r7, #20]
 800b82a:	621a      	str	r2, [r3, #32]
}
 800b82c:	bf00      	nop
 800b82e:	371c      	adds	r7, #28
 800b830:	46bd      	mov	sp, r7
 800b832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b836:	4770      	bx	lr
 800b838:	40010000 	.word	0x40010000
 800b83c:	40010400 	.word	0x40010400

0800b840 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b840:	b480      	push	{r7}
 800b842:	b087      	sub	sp, #28
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
 800b848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	6a1b      	ldr	r3, [r3, #32]
 800b84e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	6a1b      	ldr	r3, [r3, #32]
 800b85a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	685b      	ldr	r3, [r3, #4]
 800b860:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	69db      	ldr	r3, [r3, #28]
 800b866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b86e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b876:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b878:	683b      	ldr	r3, [r7, #0]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	021b      	lsls	r3, r3, #8
 800b87e:	68fa      	ldr	r2, [r7, #12]
 800b880:	4313      	orrs	r3, r2
 800b882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b884:	693b      	ldr	r3, [r7, #16]
 800b886:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b88a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	689b      	ldr	r3, [r3, #8]
 800b890:	031b      	lsls	r3, r3, #12
 800b892:	693a      	ldr	r2, [r7, #16]
 800b894:	4313      	orrs	r3, r2
 800b896:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	4a12      	ldr	r2, [pc, #72]	; (800b8e4 <TIM_OC4_SetConfig+0xa4>)
 800b89c:	4293      	cmp	r3, r2
 800b89e:	d003      	beq.n	800b8a8 <TIM_OC4_SetConfig+0x68>
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	4a11      	ldr	r2, [pc, #68]	; (800b8e8 <TIM_OC4_SetConfig+0xa8>)
 800b8a4:	4293      	cmp	r3, r2
 800b8a6:	d109      	bne.n	800b8bc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b8a8:	697b      	ldr	r3, [r7, #20]
 800b8aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b8ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	695b      	ldr	r3, [r3, #20]
 800b8b4:	019b      	lsls	r3, r3, #6
 800b8b6:	697a      	ldr	r2, [r7, #20]
 800b8b8:	4313      	orrs	r3, r2
 800b8ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	697a      	ldr	r2, [r7, #20]
 800b8c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	68fa      	ldr	r2, [r7, #12]
 800b8c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	685a      	ldr	r2, [r3, #4]
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	693a      	ldr	r2, [r7, #16]
 800b8d4:	621a      	str	r2, [r3, #32]
}
 800b8d6:	bf00      	nop
 800b8d8:	371c      	adds	r7, #28
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e0:	4770      	bx	lr
 800b8e2:	bf00      	nop
 800b8e4:	40010000 	.word	0x40010000
 800b8e8:	40010400 	.word	0x40010400

0800b8ec <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	b087      	sub	sp, #28
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	60f8      	str	r0, [r7, #12]
 800b8f4:	60b9      	str	r1, [r7, #8]
 800b8f6:	607a      	str	r2, [r7, #4]
 800b8f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	6a1b      	ldr	r3, [r3, #32]
 800b8fe:	f023 0201 	bic.w	r2, r3, #1
 800b902:	68fb      	ldr	r3, [r7, #12]
 800b904:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	699b      	ldr	r3, [r3, #24]
 800b90a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	6a1b      	ldr	r3, [r3, #32]
 800b910:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	4a28      	ldr	r2, [pc, #160]	; (800b9b8 <TIM_TI1_SetConfig+0xcc>)
 800b916:	4293      	cmp	r3, r2
 800b918:	d01b      	beq.n	800b952 <TIM_TI1_SetConfig+0x66>
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b920:	d017      	beq.n	800b952 <TIM_TI1_SetConfig+0x66>
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	4a25      	ldr	r2, [pc, #148]	; (800b9bc <TIM_TI1_SetConfig+0xd0>)
 800b926:	4293      	cmp	r3, r2
 800b928:	d013      	beq.n	800b952 <TIM_TI1_SetConfig+0x66>
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	4a24      	ldr	r2, [pc, #144]	; (800b9c0 <TIM_TI1_SetConfig+0xd4>)
 800b92e:	4293      	cmp	r3, r2
 800b930:	d00f      	beq.n	800b952 <TIM_TI1_SetConfig+0x66>
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	4a23      	ldr	r2, [pc, #140]	; (800b9c4 <TIM_TI1_SetConfig+0xd8>)
 800b936:	4293      	cmp	r3, r2
 800b938:	d00b      	beq.n	800b952 <TIM_TI1_SetConfig+0x66>
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	4a22      	ldr	r2, [pc, #136]	; (800b9c8 <TIM_TI1_SetConfig+0xdc>)
 800b93e:	4293      	cmp	r3, r2
 800b940:	d007      	beq.n	800b952 <TIM_TI1_SetConfig+0x66>
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	4a21      	ldr	r2, [pc, #132]	; (800b9cc <TIM_TI1_SetConfig+0xe0>)
 800b946:	4293      	cmp	r3, r2
 800b948:	d003      	beq.n	800b952 <TIM_TI1_SetConfig+0x66>
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	4a20      	ldr	r2, [pc, #128]	; (800b9d0 <TIM_TI1_SetConfig+0xe4>)
 800b94e:	4293      	cmp	r3, r2
 800b950:	d101      	bne.n	800b956 <TIM_TI1_SetConfig+0x6a>
 800b952:	2301      	movs	r3, #1
 800b954:	e000      	b.n	800b958 <TIM_TI1_SetConfig+0x6c>
 800b956:	2300      	movs	r3, #0
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d008      	beq.n	800b96e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800b95c:	697b      	ldr	r3, [r7, #20]
 800b95e:	f023 0303 	bic.w	r3, r3, #3
 800b962:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800b964:	697a      	ldr	r2, [r7, #20]
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	4313      	orrs	r3, r2
 800b96a:	617b      	str	r3, [r7, #20]
 800b96c:	e003      	b.n	800b976 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800b96e:	697b      	ldr	r3, [r7, #20]
 800b970:	f043 0301 	orr.w	r3, r3, #1
 800b974:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b976:	697b      	ldr	r3, [r7, #20]
 800b978:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b97c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	011b      	lsls	r3, r3, #4
 800b982:	b2db      	uxtb	r3, r3
 800b984:	697a      	ldr	r2, [r7, #20]
 800b986:	4313      	orrs	r3, r2
 800b988:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b98a:	693b      	ldr	r3, [r7, #16]
 800b98c:	f023 030a 	bic.w	r3, r3, #10
 800b990:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800b992:	68bb      	ldr	r3, [r7, #8]
 800b994:	f003 030a 	and.w	r3, r3, #10
 800b998:	693a      	ldr	r2, [r7, #16]
 800b99a:	4313      	orrs	r3, r2
 800b99c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	697a      	ldr	r2, [r7, #20]
 800b9a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	693a      	ldr	r2, [r7, #16]
 800b9a8:	621a      	str	r2, [r3, #32]
}
 800b9aa:	bf00      	nop
 800b9ac:	371c      	adds	r7, #28
 800b9ae:	46bd      	mov	sp, r7
 800b9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b4:	4770      	bx	lr
 800b9b6:	bf00      	nop
 800b9b8:	40010000 	.word	0x40010000
 800b9bc:	40000400 	.word	0x40000400
 800b9c0:	40000800 	.word	0x40000800
 800b9c4:	40000c00 	.word	0x40000c00
 800b9c8:	40010400 	.word	0x40010400
 800b9cc:	40014000 	.word	0x40014000
 800b9d0:	40001800 	.word	0x40001800

0800b9d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b9d4:	b480      	push	{r7}
 800b9d6:	b087      	sub	sp, #28
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	60f8      	str	r0, [r7, #12]
 800b9dc:	60b9      	str	r1, [r7, #8]
 800b9de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	6a1b      	ldr	r3, [r3, #32]
 800b9e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b9e6:	68fb      	ldr	r3, [r7, #12]
 800b9e8:	6a1b      	ldr	r3, [r3, #32]
 800b9ea:	f023 0201 	bic.w	r2, r3, #1
 800b9ee:	68fb      	ldr	r3, [r7, #12]
 800b9f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	699b      	ldr	r3, [r3, #24]
 800b9f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b9f8:	693b      	ldr	r3, [r7, #16]
 800b9fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b9fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	011b      	lsls	r3, r3, #4
 800ba04:	693a      	ldr	r2, [r7, #16]
 800ba06:	4313      	orrs	r3, r2
 800ba08:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ba0a:	697b      	ldr	r3, [r7, #20]
 800ba0c:	f023 030a 	bic.w	r3, r3, #10
 800ba10:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ba12:	697a      	ldr	r2, [r7, #20]
 800ba14:	68bb      	ldr	r3, [r7, #8]
 800ba16:	4313      	orrs	r3, r2
 800ba18:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	693a      	ldr	r2, [r7, #16]
 800ba1e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	697a      	ldr	r2, [r7, #20]
 800ba24:	621a      	str	r2, [r3, #32]
}
 800ba26:	bf00      	nop
 800ba28:	371c      	adds	r7, #28
 800ba2a:	46bd      	mov	sp, r7
 800ba2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba30:	4770      	bx	lr

0800ba32 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800ba32:	b480      	push	{r7}
 800ba34:	b087      	sub	sp, #28
 800ba36:	af00      	add	r7, sp, #0
 800ba38:	60f8      	str	r0, [r7, #12]
 800ba3a:	60b9      	str	r1, [r7, #8]
 800ba3c:	607a      	str	r2, [r7, #4]
 800ba3e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	6a1b      	ldr	r3, [r3, #32]
 800ba44:	f023 0210 	bic.w	r2, r3, #16
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	699b      	ldr	r3, [r3, #24]
 800ba50:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	6a1b      	ldr	r3, [r3, #32]
 800ba56:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ba5e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	021b      	lsls	r3, r3, #8
 800ba64:	697a      	ldr	r2, [r7, #20]
 800ba66:	4313      	orrs	r3, r2
 800ba68:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800ba6a:	697b      	ldr	r3, [r7, #20]
 800ba6c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800ba70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	031b      	lsls	r3, r3, #12
 800ba76:	b29b      	uxth	r3, r3
 800ba78:	697a      	ldr	r2, [r7, #20]
 800ba7a:	4313      	orrs	r3, r2
 800ba7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800ba7e:	693b      	ldr	r3, [r7, #16]
 800ba80:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800ba84:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	011b      	lsls	r3, r3, #4
 800ba8a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800ba8e:	693a      	ldr	r2, [r7, #16]
 800ba90:	4313      	orrs	r3, r2
 800ba92:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	697a      	ldr	r2, [r7, #20]
 800ba98:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	693a      	ldr	r2, [r7, #16]
 800ba9e:	621a      	str	r2, [r3, #32]
}
 800baa0:	bf00      	nop
 800baa2:	371c      	adds	r7, #28
 800baa4:	46bd      	mov	sp, r7
 800baa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baaa:	4770      	bx	lr

0800baac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800baac:	b480      	push	{r7}
 800baae:	b087      	sub	sp, #28
 800bab0:	af00      	add	r7, sp, #0
 800bab2:	60f8      	str	r0, [r7, #12]
 800bab4:	60b9      	str	r1, [r7, #8]
 800bab6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	6a1b      	ldr	r3, [r3, #32]
 800babc:	f023 0210 	bic.w	r2, r3, #16
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	699b      	ldr	r3, [r3, #24]
 800bac8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	6a1b      	ldr	r3, [r3, #32]
 800bace:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bad0:	697b      	ldr	r3, [r7, #20]
 800bad2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bad6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	031b      	lsls	r3, r3, #12
 800badc:	697a      	ldr	r2, [r7, #20]
 800bade:	4313      	orrs	r3, r2
 800bae0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bae2:	693b      	ldr	r3, [r7, #16]
 800bae4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800bae8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800baea:	68bb      	ldr	r3, [r7, #8]
 800baec:	011b      	lsls	r3, r3, #4
 800baee:	693a      	ldr	r2, [r7, #16]
 800baf0:	4313      	orrs	r3, r2
 800baf2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	697a      	ldr	r2, [r7, #20]
 800baf8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	693a      	ldr	r2, [r7, #16]
 800bafe:	621a      	str	r2, [r3, #32]
}
 800bb00:	bf00      	nop
 800bb02:	371c      	adds	r7, #28
 800bb04:	46bd      	mov	sp, r7
 800bb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0a:	4770      	bx	lr

0800bb0c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bb0c:	b480      	push	{r7}
 800bb0e:	b087      	sub	sp, #28
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	60f8      	str	r0, [r7, #12]
 800bb14:	60b9      	str	r1, [r7, #8]
 800bb16:	607a      	str	r2, [r7, #4]
 800bb18:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	6a1b      	ldr	r3, [r3, #32]
 800bb1e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	69db      	ldr	r3, [r3, #28]
 800bb2a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	6a1b      	ldr	r3, [r3, #32]
 800bb30:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800bb32:	697b      	ldr	r3, [r7, #20]
 800bb34:	f023 0303 	bic.w	r3, r3, #3
 800bb38:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800bb3a:	697a      	ldr	r2, [r7, #20]
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	4313      	orrs	r3, r2
 800bb40:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800bb42:	697b      	ldr	r3, [r7, #20]
 800bb44:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bb48:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800bb4a:	683b      	ldr	r3, [r7, #0]
 800bb4c:	011b      	lsls	r3, r3, #4
 800bb4e:	b2db      	uxtb	r3, r3
 800bb50:	697a      	ldr	r2, [r7, #20]
 800bb52:	4313      	orrs	r3, r2
 800bb54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800bb56:	693b      	ldr	r3, [r7, #16]
 800bb58:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800bb5c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800bb5e:	68bb      	ldr	r3, [r7, #8]
 800bb60:	021b      	lsls	r3, r3, #8
 800bb62:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800bb66:	693a      	ldr	r2, [r7, #16]
 800bb68:	4313      	orrs	r3, r2
 800bb6a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	697a      	ldr	r2, [r7, #20]
 800bb70:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	693a      	ldr	r2, [r7, #16]
 800bb76:	621a      	str	r2, [r3, #32]
}
 800bb78:	bf00      	nop
 800bb7a:	371c      	adds	r7, #28
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb82:	4770      	bx	lr

0800bb84 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800bb84:	b480      	push	{r7}
 800bb86:	b087      	sub	sp, #28
 800bb88:	af00      	add	r7, sp, #0
 800bb8a:	60f8      	str	r0, [r7, #12]
 800bb8c:	60b9      	str	r1, [r7, #8]
 800bb8e:	607a      	str	r2, [r7, #4]
 800bb90:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	6a1b      	ldr	r3, [r3, #32]
 800bb96:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800bb9e:	68fb      	ldr	r3, [r7, #12]
 800bba0:	69db      	ldr	r3, [r3, #28]
 800bba2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	6a1b      	ldr	r3, [r3, #32]
 800bba8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800bbaa:	697b      	ldr	r3, [r7, #20]
 800bbac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bbb0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	021b      	lsls	r3, r3, #8
 800bbb6:	697a      	ldr	r2, [r7, #20]
 800bbb8:	4313      	orrs	r3, r2
 800bbba:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800bbbc:	697b      	ldr	r3, [r7, #20]
 800bbbe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bbc2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800bbc4:	683b      	ldr	r3, [r7, #0]
 800bbc6:	031b      	lsls	r3, r3, #12
 800bbc8:	b29b      	uxth	r3, r3
 800bbca:	697a      	ldr	r2, [r7, #20]
 800bbcc:	4313      	orrs	r3, r2
 800bbce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800bbd0:	693b      	ldr	r3, [r7, #16]
 800bbd2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800bbd6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800bbd8:	68bb      	ldr	r3, [r7, #8]
 800bbda:	031b      	lsls	r3, r3, #12
 800bbdc:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800bbe0:	693a      	ldr	r2, [r7, #16]
 800bbe2:	4313      	orrs	r3, r2
 800bbe4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	697a      	ldr	r2, [r7, #20]
 800bbea:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	693a      	ldr	r2, [r7, #16]
 800bbf0:	621a      	str	r2, [r3, #32]
}
 800bbf2:	bf00      	nop
 800bbf4:	371c      	adds	r7, #28
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbfc:	4770      	bx	lr

0800bbfe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bbfe:	b480      	push	{r7}
 800bc00:	b085      	sub	sp, #20
 800bc02:	af00      	add	r7, sp, #0
 800bc04:	6078      	str	r0, [r7, #4]
 800bc06:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	689b      	ldr	r3, [r3, #8]
 800bc0c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bc14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bc16:	683a      	ldr	r2, [r7, #0]
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	4313      	orrs	r3, r2
 800bc1c:	f043 0307 	orr.w	r3, r3, #7
 800bc20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	68fa      	ldr	r2, [r7, #12]
 800bc26:	609a      	str	r2, [r3, #8]
}
 800bc28:	bf00      	nop
 800bc2a:	3714      	adds	r7, #20
 800bc2c:	46bd      	mov	sp, r7
 800bc2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc32:	4770      	bx	lr

0800bc34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bc34:	b480      	push	{r7}
 800bc36:	b087      	sub	sp, #28
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	60f8      	str	r0, [r7, #12]
 800bc3c:	60b9      	str	r1, [r7, #8]
 800bc3e:	607a      	str	r2, [r7, #4]
 800bc40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	689b      	ldr	r3, [r3, #8]
 800bc46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bc48:	697b      	ldr	r3, [r7, #20]
 800bc4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bc4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bc50:	683b      	ldr	r3, [r7, #0]
 800bc52:	021a      	lsls	r2, r3, #8
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	431a      	orrs	r2, r3
 800bc58:	68bb      	ldr	r3, [r7, #8]
 800bc5a:	4313      	orrs	r3, r2
 800bc5c:	697a      	ldr	r2, [r7, #20]
 800bc5e:	4313      	orrs	r3, r2
 800bc60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	697a      	ldr	r2, [r7, #20]
 800bc66:	609a      	str	r2, [r3, #8]
}
 800bc68:	bf00      	nop
 800bc6a:	371c      	adds	r7, #28
 800bc6c:	46bd      	mov	sp, r7
 800bc6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc72:	4770      	bx	lr

0800bc74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800bc74:	b480      	push	{r7}
 800bc76:	b087      	sub	sp, #28
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	60f8      	str	r0, [r7, #12]
 800bc7c:	60b9      	str	r1, [r7, #8]
 800bc7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	f003 031f 	and.w	r3, r3, #31
 800bc86:	2201      	movs	r2, #1
 800bc88:	fa02 f303 	lsl.w	r3, r2, r3
 800bc8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	6a1a      	ldr	r2, [r3, #32]
 800bc92:	697b      	ldr	r3, [r7, #20]
 800bc94:	43db      	mvns	r3, r3
 800bc96:	401a      	ands	r2, r3
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	6a1a      	ldr	r2, [r3, #32]
 800bca0:	68bb      	ldr	r3, [r7, #8]
 800bca2:	f003 031f 	and.w	r3, r3, #31
 800bca6:	6879      	ldr	r1, [r7, #4]
 800bca8:	fa01 f303 	lsl.w	r3, r1, r3
 800bcac:	431a      	orrs	r2, r3
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	621a      	str	r2, [r3, #32]
}
 800bcb2:	bf00      	nop
 800bcb4:	371c      	adds	r7, #28
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcbc:	4770      	bx	lr
	...

0800bcc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bcc0:	b480      	push	{r7}
 800bcc2:	b085      	sub	sp, #20
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]
 800bcc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bcd0:	2b01      	cmp	r3, #1
 800bcd2:	d101      	bne.n	800bcd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bcd4:	2302      	movs	r3, #2
 800bcd6:	e05a      	b.n	800bd8e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	2201      	movs	r2, #1
 800bcdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	2202      	movs	r2, #2
 800bce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	685b      	ldr	r3, [r3, #4]
 800bcee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	681b      	ldr	r3, [r3, #0]
 800bcf4:	689b      	ldr	r3, [r3, #8]
 800bcf6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bcfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	68fa      	ldr	r2, [r7, #12]
 800bd06:	4313      	orrs	r3, r2
 800bd08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	68fa      	ldr	r2, [r7, #12]
 800bd10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	4a21      	ldr	r2, [pc, #132]	; (800bd9c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800bd18:	4293      	cmp	r3, r2
 800bd1a:	d022      	beq.n	800bd62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd24:	d01d      	beq.n	800bd62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	4a1d      	ldr	r2, [pc, #116]	; (800bda0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800bd2c:	4293      	cmp	r3, r2
 800bd2e:	d018      	beq.n	800bd62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	4a1b      	ldr	r2, [pc, #108]	; (800bda4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800bd36:	4293      	cmp	r3, r2
 800bd38:	d013      	beq.n	800bd62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	4a1a      	ldr	r2, [pc, #104]	; (800bda8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800bd40:	4293      	cmp	r3, r2
 800bd42:	d00e      	beq.n	800bd62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	4a18      	ldr	r2, [pc, #96]	; (800bdac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800bd4a:	4293      	cmp	r3, r2
 800bd4c:	d009      	beq.n	800bd62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	4a17      	ldr	r2, [pc, #92]	; (800bdb0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bd54:	4293      	cmp	r3, r2
 800bd56:	d004      	beq.n	800bd62 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	681b      	ldr	r3, [r3, #0]
 800bd5c:	4a15      	ldr	r2, [pc, #84]	; (800bdb4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bd5e:	4293      	cmp	r3, r2
 800bd60:	d10c      	bne.n	800bd7c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bd62:	68bb      	ldr	r3, [r7, #8]
 800bd64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bd68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bd6a:	683b      	ldr	r3, [r7, #0]
 800bd6c:	685b      	ldr	r3, [r3, #4]
 800bd6e:	68ba      	ldr	r2, [r7, #8]
 800bd70:	4313      	orrs	r3, r2
 800bd72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	68ba      	ldr	r2, [r7, #8]
 800bd7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2201      	movs	r2, #1
 800bd80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2200      	movs	r2, #0
 800bd88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bd8c:	2300      	movs	r3, #0
}
 800bd8e:	4618      	mov	r0, r3
 800bd90:	3714      	adds	r7, #20
 800bd92:	46bd      	mov	sp, r7
 800bd94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd98:	4770      	bx	lr
 800bd9a:	bf00      	nop
 800bd9c:	40010000 	.word	0x40010000
 800bda0:	40000400 	.word	0x40000400
 800bda4:	40000800 	.word	0x40000800
 800bda8:	40000c00 	.word	0x40000c00
 800bdac:	40010400 	.word	0x40010400
 800bdb0:	40014000 	.word	0x40014000
 800bdb4:	40001800 	.word	0x40001800

0800bdb8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800bdb8:	b480      	push	{r7}
 800bdba:	b085      	sub	sp, #20
 800bdbc:	af00      	add	r7, sp, #0
 800bdbe:	6078      	str	r0, [r7, #4]
 800bdc0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bdcc:	2b01      	cmp	r3, #1
 800bdce:	d101      	bne.n	800bdd4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800bdd0:	2302      	movs	r3, #2
 800bdd2:	e03d      	b.n	800be50 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	2201      	movs	r2, #1
 800bdd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800bde2:	683b      	ldr	r3, [r7, #0]
 800bde4:	68db      	ldr	r3, [r3, #12]
 800bde6:	4313      	orrs	r3, r2
 800bde8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bdf0:	683b      	ldr	r3, [r7, #0]
 800bdf2:	689b      	ldr	r3, [r3, #8]
 800bdf4:	4313      	orrs	r3, r2
 800bdf6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800bdfe:	683b      	ldr	r3, [r7, #0]
 800be00:	685b      	ldr	r3, [r3, #4]
 800be02:	4313      	orrs	r3, r2
 800be04:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	4313      	orrs	r3, r2
 800be12:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	691b      	ldr	r3, [r3, #16]
 800be1e:	4313      	orrs	r3, r2
 800be20:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	695b      	ldr	r3, [r3, #20]
 800be2c:	4313      	orrs	r3, r2
 800be2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	69db      	ldr	r3, [r3, #28]
 800be3a:	4313      	orrs	r3, r2
 800be3c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	68fa      	ldr	r2, [r7, #12]
 800be44:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	2200      	movs	r2, #0
 800be4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800be4e:	2300      	movs	r3, #0
}
 800be50:	4618      	mov	r0, r3
 800be52:	3714      	adds	r7, #20
 800be54:	46bd      	mov	sp, r7
 800be56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be5a:	4770      	bx	lr

0800be5c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800be5c:	b480      	push	{r7}
 800be5e:	b083      	sub	sp, #12
 800be60:	af00      	add	r7, sp, #0
 800be62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800be64:	bf00      	nop
 800be66:	370c      	adds	r7, #12
 800be68:	46bd      	mov	sp, r7
 800be6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be6e:	4770      	bx	lr

0800be70 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800be70:	b480      	push	{r7}
 800be72:	b083      	sub	sp, #12
 800be74:	af00      	add	r7, sp, #0
 800be76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800be78:	bf00      	nop
 800be7a:	370c      	adds	r7, #12
 800be7c:	46bd      	mov	sp, r7
 800be7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be82:	4770      	bx	lr

0800be84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800be84:	b580      	push	{r7, lr}
 800be86:	b082      	sub	sp, #8
 800be88:	af00      	add	r7, sp, #0
 800be8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d101      	bne.n	800be96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800be92:	2301      	movs	r3, #1
 800be94:	e03f      	b.n	800bf16 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be9c:	b2db      	uxtb	r3, r3
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d106      	bne.n	800beb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	2200      	movs	r2, #0
 800bea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800beaa:	6878      	ldr	r0, [r7, #4]
 800beac:	f7fa fd92 	bl	80069d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2224      	movs	r2, #36	; 0x24
 800beb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	68da      	ldr	r2, [r3, #12]
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bec6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800bec8:	6878      	ldr	r0, [r7, #4]
 800beca:	f000 fddf 	bl	800ca8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	691a      	ldr	r2, [r3, #16]
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bedc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	681b      	ldr	r3, [r3, #0]
 800bee2:	695a      	ldr	r2, [r3, #20]
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800beec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	68da      	ldr	r2, [r3, #12]
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800befc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	2200      	movs	r2, #0
 800bf02:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	2220      	movs	r2, #32
 800bf08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	2220      	movs	r2, #32
 800bf10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800bf14:	2300      	movs	r3, #0
}
 800bf16:	4618      	mov	r0, r3
 800bf18:	3708      	adds	r7, #8
 800bf1a:	46bd      	mov	sp, r7
 800bf1c:	bd80      	pop	{r7, pc}

0800bf1e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bf1e:	b580      	push	{r7, lr}
 800bf20:	b08a      	sub	sp, #40	; 0x28
 800bf22:	af02      	add	r7, sp, #8
 800bf24:	60f8      	str	r0, [r7, #12]
 800bf26:	60b9      	str	r1, [r7, #8]
 800bf28:	603b      	str	r3, [r7, #0]
 800bf2a:	4613      	mov	r3, r2
 800bf2c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800bf2e:	2300      	movs	r3, #0
 800bf30:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bf38:	b2db      	uxtb	r3, r3
 800bf3a:	2b20      	cmp	r3, #32
 800bf3c:	d17c      	bne.n	800c038 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800bf3e:	68bb      	ldr	r3, [r7, #8]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d002      	beq.n	800bf4a <HAL_UART_Transmit+0x2c>
 800bf44:	88fb      	ldrh	r3, [r7, #6]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d101      	bne.n	800bf4e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800bf4a:	2301      	movs	r3, #1
 800bf4c:	e075      	b.n	800c03a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bf54:	2b01      	cmp	r3, #1
 800bf56:	d101      	bne.n	800bf5c <HAL_UART_Transmit+0x3e>
 800bf58:	2302      	movs	r3, #2
 800bf5a:	e06e      	b.n	800c03a <HAL_UART_Transmit+0x11c>
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	2201      	movs	r2, #1
 800bf60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	2200      	movs	r2, #0
 800bf68:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	2221      	movs	r2, #33	; 0x21
 800bf6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bf72:	f7fa ff29 	bl	8006dc8 <HAL_GetTick>
 800bf76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	88fa      	ldrh	r2, [r7, #6]
 800bf7c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	88fa      	ldrh	r2, [r7, #6]
 800bf82:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	689b      	ldr	r3, [r3, #8]
 800bf88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf8c:	d108      	bne.n	800bfa0 <HAL_UART_Transmit+0x82>
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	691b      	ldr	r3, [r3, #16]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d104      	bne.n	800bfa0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800bf96:	2300      	movs	r3, #0
 800bf98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800bf9a:	68bb      	ldr	r3, [r7, #8]
 800bf9c:	61bb      	str	r3, [r7, #24]
 800bf9e:	e003      	b.n	800bfa8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	2200      	movs	r2, #0
 800bfac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800bfb0:	e02a      	b.n	800c008 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bfb2:	683b      	ldr	r3, [r7, #0]
 800bfb4:	9300      	str	r3, [sp, #0]
 800bfb6:	697b      	ldr	r3, [r7, #20]
 800bfb8:	2200      	movs	r2, #0
 800bfba:	2180      	movs	r1, #128	; 0x80
 800bfbc:	68f8      	ldr	r0, [r7, #12]
 800bfbe:	f000 fb1f 	bl	800c600 <UART_WaitOnFlagUntilTimeout>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d001      	beq.n	800bfcc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800bfc8:	2303      	movs	r3, #3
 800bfca:	e036      	b.n	800c03a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800bfcc:	69fb      	ldr	r3, [r7, #28]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d10b      	bne.n	800bfea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bfd2:	69bb      	ldr	r3, [r7, #24]
 800bfd4:	881b      	ldrh	r3, [r3, #0]
 800bfd6:	461a      	mov	r2, r3
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bfe0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800bfe2:	69bb      	ldr	r3, [r7, #24]
 800bfe4:	3302      	adds	r3, #2
 800bfe6:	61bb      	str	r3, [r7, #24]
 800bfe8:	e007      	b.n	800bffa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800bfea:	69fb      	ldr	r3, [r7, #28]
 800bfec:	781a      	ldrb	r2, [r3, #0]
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800bff4:	69fb      	ldr	r3, [r7, #28]
 800bff6:	3301      	adds	r3, #1
 800bff8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bffa:	68fb      	ldr	r3, [r7, #12]
 800bffc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800bffe:	b29b      	uxth	r3, r3
 800c000:	3b01      	subs	r3, #1
 800c002:	b29a      	uxth	r2, r3
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c00c:	b29b      	uxth	r3, r3
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d1cf      	bne.n	800bfb2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c012:	683b      	ldr	r3, [r7, #0]
 800c014:	9300      	str	r3, [sp, #0]
 800c016:	697b      	ldr	r3, [r7, #20]
 800c018:	2200      	movs	r2, #0
 800c01a:	2140      	movs	r1, #64	; 0x40
 800c01c:	68f8      	ldr	r0, [r7, #12]
 800c01e:	f000 faef 	bl	800c600 <UART_WaitOnFlagUntilTimeout>
 800c022:	4603      	mov	r3, r0
 800c024:	2b00      	cmp	r3, #0
 800c026:	d001      	beq.n	800c02c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800c028:	2303      	movs	r3, #3
 800c02a:	e006      	b.n	800c03a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	2220      	movs	r2, #32
 800c030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800c034:	2300      	movs	r3, #0
 800c036:	e000      	b.n	800c03a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800c038:	2302      	movs	r3, #2
  }
}
 800c03a:	4618      	mov	r0, r3
 800c03c:	3720      	adds	r7, #32
 800c03e:	46bd      	mov	sp, r7
 800c040:	bd80      	pop	{r7, pc}

0800c042 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c042:	b580      	push	{r7, lr}
 800c044:	b084      	sub	sp, #16
 800c046:	af00      	add	r7, sp, #0
 800c048:	60f8      	str	r0, [r7, #12]
 800c04a:	60b9      	str	r1, [r7, #8]
 800c04c:	4613      	mov	r3, r2
 800c04e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c056:	b2db      	uxtb	r3, r3
 800c058:	2b20      	cmp	r3, #32
 800c05a:	d11d      	bne.n	800c098 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800c05c:	68bb      	ldr	r3, [r7, #8]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d002      	beq.n	800c068 <HAL_UART_Receive_IT+0x26>
 800c062:	88fb      	ldrh	r3, [r7, #6]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d101      	bne.n	800c06c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800c068:	2301      	movs	r3, #1
 800c06a:	e016      	b.n	800c09a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c072:	2b01      	cmp	r3, #1
 800c074:	d101      	bne.n	800c07a <HAL_UART_Receive_IT+0x38>
 800c076:	2302      	movs	r3, #2
 800c078:	e00f      	b.n	800c09a <HAL_UART_Receive_IT+0x58>
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	2201      	movs	r2, #1
 800c07e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	2200      	movs	r2, #0
 800c086:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c088:	88fb      	ldrh	r3, [r7, #6]
 800c08a:	461a      	mov	r2, r3
 800c08c:	68b9      	ldr	r1, [r7, #8]
 800c08e:	68f8      	ldr	r0, [r7, #12]
 800c090:	f000 fb24 	bl	800c6dc <UART_Start_Receive_IT>
 800c094:	4603      	mov	r3, r0
 800c096:	e000      	b.n	800c09a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800c098:	2302      	movs	r3, #2
  }
}
 800c09a:	4618      	mov	r0, r3
 800c09c:	3710      	adds	r7, #16
 800c09e:	46bd      	mov	sp, r7
 800c0a0:	bd80      	pop	{r7, pc}
	...

0800c0a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c0a4:	b580      	push	{r7, lr}
 800c0a6:	b0ba      	sub	sp, #232	; 0xe8
 800c0a8:	af00      	add	r7, sp, #0
 800c0aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	68db      	ldr	r3, [r3, #12]
 800c0bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	695b      	ldr	r3, [r3, #20]
 800c0c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800c0d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c0da:	f003 030f 	and.w	r3, r3, #15
 800c0de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800c0e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d10f      	bne.n	800c10a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c0ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c0ee:	f003 0320 	and.w	r3, r3, #32
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d009      	beq.n	800c10a <HAL_UART_IRQHandler+0x66>
 800c0f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c0fa:	f003 0320 	and.w	r3, r3, #32
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d003      	beq.n	800c10a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800c102:	6878      	ldr	r0, [r7, #4]
 800c104:	f000 fc07 	bl	800c916 <UART_Receive_IT>
      return;
 800c108:	e256      	b.n	800c5b8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800c10a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c10e:	2b00      	cmp	r3, #0
 800c110:	f000 80de 	beq.w	800c2d0 <HAL_UART_IRQHandler+0x22c>
 800c114:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c118:	f003 0301 	and.w	r3, r3, #1
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d106      	bne.n	800c12e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800c120:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c124:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800c128:	2b00      	cmp	r3, #0
 800c12a:	f000 80d1 	beq.w	800c2d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800c12e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c132:	f003 0301 	and.w	r3, r3, #1
 800c136:	2b00      	cmp	r3, #0
 800c138:	d00b      	beq.n	800c152 <HAL_UART_IRQHandler+0xae>
 800c13a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c13e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c142:	2b00      	cmp	r3, #0
 800c144:	d005      	beq.n	800c152 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c14a:	f043 0201 	orr.w	r2, r3, #1
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c152:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c156:	f003 0304 	and.w	r3, r3, #4
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d00b      	beq.n	800c176 <HAL_UART_IRQHandler+0xd2>
 800c15e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c162:	f003 0301 	and.w	r3, r3, #1
 800c166:	2b00      	cmp	r3, #0
 800c168:	d005      	beq.n	800c176 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c16e:	f043 0202 	orr.w	r2, r3, #2
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c176:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c17a:	f003 0302 	and.w	r3, r3, #2
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d00b      	beq.n	800c19a <HAL_UART_IRQHandler+0xf6>
 800c182:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c186:	f003 0301 	and.w	r3, r3, #1
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d005      	beq.n	800c19a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c192:	f043 0204 	orr.w	r2, r3, #4
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800c19a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c19e:	f003 0308 	and.w	r3, r3, #8
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d011      	beq.n	800c1ca <HAL_UART_IRQHandler+0x126>
 800c1a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c1aa:	f003 0320 	and.w	r3, r3, #32
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d105      	bne.n	800c1be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800c1b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c1b6:	f003 0301 	and.w	r3, r3, #1
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d005      	beq.n	800c1ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1c2:	f043 0208 	orr.w	r2, r3, #8
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	f000 81ed 	beq.w	800c5ae <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c1d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c1d8:	f003 0320 	and.w	r3, r3, #32
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d008      	beq.n	800c1f2 <HAL_UART_IRQHandler+0x14e>
 800c1e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c1e4:	f003 0320 	and.w	r3, r3, #32
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d002      	beq.n	800c1f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800c1ec:	6878      	ldr	r0, [r7, #4]
 800c1ee:	f000 fb92 	bl	800c916 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	681b      	ldr	r3, [r3, #0]
 800c1f6:	695b      	ldr	r3, [r3, #20]
 800c1f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1fc:	2b40      	cmp	r3, #64	; 0x40
 800c1fe:	bf0c      	ite	eq
 800c200:	2301      	moveq	r3, #1
 800c202:	2300      	movne	r3, #0
 800c204:	b2db      	uxtb	r3, r3
 800c206:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c20e:	f003 0308 	and.w	r3, r3, #8
 800c212:	2b00      	cmp	r3, #0
 800c214:	d103      	bne.n	800c21e <HAL_UART_IRQHandler+0x17a>
 800c216:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d04f      	beq.n	800c2be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	f000 fa9a 	bl	800c758 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	695b      	ldr	r3, [r3, #20]
 800c22a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c22e:	2b40      	cmp	r3, #64	; 0x40
 800c230:	d141      	bne.n	800c2b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	3314      	adds	r3, #20
 800c238:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c23c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c240:	e853 3f00 	ldrex	r3, [r3]
 800c244:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800c248:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c24c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c250:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	3314      	adds	r3, #20
 800c25a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800c25e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800c262:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c266:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800c26a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800c26e:	e841 2300 	strex	r3, r2, [r1]
 800c272:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800c276:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d1d9      	bne.n	800c232 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c282:	2b00      	cmp	r3, #0
 800c284:	d013      	beq.n	800c2ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c28a:	4a7d      	ldr	r2, [pc, #500]	; (800c480 <HAL_UART_IRQHandler+0x3dc>)
 800c28c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c292:	4618      	mov	r0, r3
 800c294:	f7fa ff49 	bl	800712a <HAL_DMA_Abort_IT>
 800c298:	4603      	mov	r3, r0
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d016      	beq.n	800c2cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c2a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c2a4:	687a      	ldr	r2, [r7, #4]
 800c2a6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800c2a8:	4610      	mov	r0, r2
 800c2aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2ac:	e00e      	b.n	800c2cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c2ae:	6878      	ldr	r0, [r7, #4]
 800c2b0:	f000 f990 	bl	800c5d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2b4:	e00a      	b.n	800c2cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c2b6:	6878      	ldr	r0, [r7, #4]
 800c2b8:	f000 f98c 	bl	800c5d4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2bc:	e006      	b.n	800c2cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c2be:	6878      	ldr	r0, [r7, #4]
 800c2c0:	f000 f988 	bl	800c5d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800c2ca:	e170      	b.n	800c5ae <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c2cc:	bf00      	nop
    return;
 800c2ce:	e16e      	b.n	800c5ae <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2d4:	2b01      	cmp	r3, #1
 800c2d6:	f040 814a 	bne.w	800c56e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800c2da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c2de:	f003 0310 	and.w	r3, r3, #16
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	f000 8143 	beq.w	800c56e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800c2e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c2ec:	f003 0310 	and.w	r3, r3, #16
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	f000 813c 	beq.w	800c56e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	60bb      	str	r3, [r7, #8]
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	60bb      	str	r3, [r7, #8]
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	685b      	ldr	r3, [r3, #4]
 800c308:	60bb      	str	r3, [r7, #8]
 800c30a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	695b      	ldr	r3, [r3, #20]
 800c312:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c316:	2b40      	cmp	r3, #64	; 0x40
 800c318:	f040 80b4 	bne.w	800c484 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	685b      	ldr	r3, [r3, #4]
 800c324:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c328:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	f000 8140 	beq.w	800c5b2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800c336:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c33a:	429a      	cmp	r2, r3
 800c33c:	f080 8139 	bcs.w	800c5b2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c346:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c34c:	69db      	ldr	r3, [r3, #28]
 800c34e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c352:	f000 8088 	beq.w	800c466 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	330c      	adds	r3, #12
 800c35c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c360:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c364:	e853 3f00 	ldrex	r3, [r3]
 800c368:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800c36c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c370:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c374:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	330c      	adds	r3, #12
 800c37e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800c382:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800c386:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c38a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800c38e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800c392:	e841 2300 	strex	r3, r2, [r1]
 800c396:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800c39a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d1d9      	bne.n	800c356 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	3314      	adds	r3, #20
 800c3a8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c3ac:	e853 3f00 	ldrex	r3, [r3]
 800c3b0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800c3b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c3b4:	f023 0301 	bic.w	r3, r3, #1
 800c3b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	681b      	ldr	r3, [r3, #0]
 800c3c0:	3314      	adds	r3, #20
 800c3c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800c3c6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800c3ca:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3cc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c3ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c3d2:	e841 2300 	strex	r3, r2, [r1]
 800c3d6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800c3d8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d1e1      	bne.n	800c3a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	3314      	adds	r3, #20
 800c3e4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3e6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c3e8:	e853 3f00 	ldrex	r3, [r3]
 800c3ec:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800c3ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c3f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c3f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	3314      	adds	r3, #20
 800c3fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800c402:	66fa      	str	r2, [r7, #108]	; 0x6c
 800c404:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c406:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c408:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c40a:	e841 2300 	strex	r3, r2, [r1]
 800c40e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800c410:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c412:	2b00      	cmp	r3, #0
 800c414:	d1e3      	bne.n	800c3de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	2220      	movs	r2, #32
 800c41a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	2200      	movs	r2, #0
 800c422:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	330c      	adds	r3, #12
 800c42a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c42c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c42e:	e853 3f00 	ldrex	r3, [r3]
 800c432:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c434:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c436:	f023 0310 	bic.w	r3, r3, #16
 800c43a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	330c      	adds	r3, #12
 800c444:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800c448:	65ba      	str	r2, [r7, #88]	; 0x58
 800c44a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c44c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c44e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c450:	e841 2300 	strex	r3, r2, [r1]
 800c454:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c456:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d1e3      	bne.n	800c424 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c460:	4618      	mov	r0, r3
 800c462:	f7fa fdf2 	bl	800704a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c46e:	b29b      	uxth	r3, r3
 800c470:	1ad3      	subs	r3, r2, r3
 800c472:	b29b      	uxth	r3, r3
 800c474:	4619      	mov	r1, r3
 800c476:	6878      	ldr	r0, [r7, #4]
 800c478:	f000 f8b6 	bl	800c5e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c47c:	e099      	b.n	800c5b2 <HAL_UART_IRQHandler+0x50e>
 800c47e:	bf00      	nop
 800c480:	0800c81f 	.word	0x0800c81f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c48c:	b29b      	uxth	r3, r3
 800c48e:	1ad3      	subs	r3, r2, r3
 800c490:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c498:	b29b      	uxth	r3, r3
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	f000 808b 	beq.w	800c5b6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800c4a0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	f000 8086 	beq.w	800c5b6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	330c      	adds	r3, #12
 800c4b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4b4:	e853 3f00 	ldrex	r3, [r3]
 800c4b8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c4ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4bc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c4c0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	681b      	ldr	r3, [r3, #0]
 800c4c8:	330c      	adds	r3, #12
 800c4ca:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800c4ce:	647a      	str	r2, [r7, #68]	; 0x44
 800c4d0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c4d2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c4d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c4d6:	e841 2300 	strex	r3, r2, [r1]
 800c4da:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c4dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c4de:	2b00      	cmp	r3, #0
 800c4e0:	d1e3      	bne.n	800c4aa <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	3314      	adds	r3, #20
 800c4e8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c4ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4ec:	e853 3f00 	ldrex	r3, [r3]
 800c4f0:	623b      	str	r3, [r7, #32]
   return(result);
 800c4f2:	6a3b      	ldr	r3, [r7, #32]
 800c4f4:	f023 0301 	bic.w	r3, r3, #1
 800c4f8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	3314      	adds	r3, #20
 800c502:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800c506:	633a      	str	r2, [r7, #48]	; 0x30
 800c508:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c50a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c50c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c50e:	e841 2300 	strex	r3, r2, [r1]
 800c512:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c516:	2b00      	cmp	r3, #0
 800c518:	d1e3      	bne.n	800c4e2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	2220      	movs	r2, #32
 800c51e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	2200      	movs	r2, #0
 800c526:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	330c      	adds	r3, #12
 800c52e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c530:	693b      	ldr	r3, [r7, #16]
 800c532:	e853 3f00 	ldrex	r3, [r3]
 800c536:	60fb      	str	r3, [r7, #12]
   return(result);
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	f023 0310 	bic.w	r3, r3, #16
 800c53e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	330c      	adds	r3, #12
 800c548:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800c54c:	61fa      	str	r2, [r7, #28]
 800c54e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c550:	69b9      	ldr	r1, [r7, #24]
 800c552:	69fa      	ldr	r2, [r7, #28]
 800c554:	e841 2300 	strex	r3, r2, [r1]
 800c558:	617b      	str	r3, [r7, #20]
   return(result);
 800c55a:	697b      	ldr	r3, [r7, #20]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d1e3      	bne.n	800c528 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c560:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c564:	4619      	mov	r1, r3
 800c566:	6878      	ldr	r0, [r7, #4]
 800c568:	f000 f83e 	bl	800c5e8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800c56c:	e023      	b.n	800c5b6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c56e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c576:	2b00      	cmp	r3, #0
 800c578:	d009      	beq.n	800c58e <HAL_UART_IRQHandler+0x4ea>
 800c57a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c57e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c582:	2b00      	cmp	r3, #0
 800c584:	d003      	beq.n	800c58e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800c586:	6878      	ldr	r0, [r7, #4]
 800c588:	f000 f95d 	bl	800c846 <UART_Transmit_IT>
    return;
 800c58c:	e014      	b.n	800c5b8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c58e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c596:	2b00      	cmp	r3, #0
 800c598:	d00e      	beq.n	800c5b8 <HAL_UART_IRQHandler+0x514>
 800c59a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c59e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d008      	beq.n	800c5b8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800c5a6:	6878      	ldr	r0, [r7, #4]
 800c5a8:	f000 f99d 	bl	800c8e6 <UART_EndTransmit_IT>
    return;
 800c5ac:	e004      	b.n	800c5b8 <HAL_UART_IRQHandler+0x514>
    return;
 800c5ae:	bf00      	nop
 800c5b0:	e002      	b.n	800c5b8 <HAL_UART_IRQHandler+0x514>
      return;
 800c5b2:	bf00      	nop
 800c5b4:	e000      	b.n	800c5b8 <HAL_UART_IRQHandler+0x514>
      return;
 800c5b6:	bf00      	nop
  }
}
 800c5b8:	37e8      	adds	r7, #232	; 0xe8
 800c5ba:	46bd      	mov	sp, r7
 800c5bc:	bd80      	pop	{r7, pc}
 800c5be:	bf00      	nop

0800c5c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c5c0:	b480      	push	{r7}
 800c5c2:	b083      	sub	sp, #12
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800c5c8:	bf00      	nop
 800c5ca:	370c      	adds	r7, #12
 800c5cc:	46bd      	mov	sp, r7
 800c5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5d2:	4770      	bx	lr

0800c5d4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c5d4:	b480      	push	{r7}
 800c5d6:	b083      	sub	sp, #12
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800c5dc:	bf00      	nop
 800c5de:	370c      	adds	r7, #12
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e6:	4770      	bx	lr

0800c5e8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c5e8:	b480      	push	{r7}
 800c5ea:	b083      	sub	sp, #12
 800c5ec:	af00      	add	r7, sp, #0
 800c5ee:	6078      	str	r0, [r7, #4]
 800c5f0:	460b      	mov	r3, r1
 800c5f2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c5f4:	bf00      	nop
 800c5f6:	370c      	adds	r7, #12
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fe:	4770      	bx	lr

0800c600 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800c600:	b580      	push	{r7, lr}
 800c602:	b090      	sub	sp, #64	; 0x40
 800c604:	af00      	add	r7, sp, #0
 800c606:	60f8      	str	r0, [r7, #12]
 800c608:	60b9      	str	r1, [r7, #8]
 800c60a:	603b      	str	r3, [r7, #0]
 800c60c:	4613      	mov	r3, r2
 800c60e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c610:	e050      	b.n	800c6b4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c612:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c614:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c618:	d04c      	beq.n	800c6b4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800c61a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d007      	beq.n	800c630 <UART_WaitOnFlagUntilTimeout+0x30>
 800c620:	f7fa fbd2 	bl	8006dc8 <HAL_GetTick>
 800c624:	4602      	mov	r2, r0
 800c626:	683b      	ldr	r3, [r7, #0]
 800c628:	1ad3      	subs	r3, r2, r3
 800c62a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c62c:	429a      	cmp	r2, r3
 800c62e:	d241      	bcs.n	800c6b4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	330c      	adds	r3, #12
 800c636:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c63a:	e853 3f00 	ldrex	r3, [r3]
 800c63e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c642:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800c646:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	330c      	adds	r3, #12
 800c64e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c650:	637a      	str	r2, [r7, #52]	; 0x34
 800c652:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c654:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c656:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c658:	e841 2300 	strex	r3, r2, [r1]
 800c65c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800c65e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c660:	2b00      	cmp	r3, #0
 800c662:	d1e5      	bne.n	800c630 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	3314      	adds	r3, #20
 800c66a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c66c:	697b      	ldr	r3, [r7, #20]
 800c66e:	e853 3f00 	ldrex	r3, [r3]
 800c672:	613b      	str	r3, [r7, #16]
   return(result);
 800c674:	693b      	ldr	r3, [r7, #16]
 800c676:	f023 0301 	bic.w	r3, r3, #1
 800c67a:	63bb      	str	r3, [r7, #56]	; 0x38
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	3314      	adds	r3, #20
 800c682:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c684:	623a      	str	r2, [r7, #32]
 800c686:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c688:	69f9      	ldr	r1, [r7, #28]
 800c68a:	6a3a      	ldr	r2, [r7, #32]
 800c68c:	e841 2300 	strex	r3, r2, [r1]
 800c690:	61bb      	str	r3, [r7, #24]
   return(result);
 800c692:	69bb      	ldr	r3, [r7, #24]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d1e5      	bne.n	800c664 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	2220      	movs	r2, #32
 800c69c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	2220      	movs	r2, #32
 800c6a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800c6a8:	68fb      	ldr	r3, [r7, #12]
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800c6b0:	2303      	movs	r3, #3
 800c6b2:	e00f      	b.n	800c6d4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	681a      	ldr	r2, [r3, #0]
 800c6ba:	68bb      	ldr	r3, [r7, #8]
 800c6bc:	4013      	ands	r3, r2
 800c6be:	68ba      	ldr	r2, [r7, #8]
 800c6c0:	429a      	cmp	r2, r3
 800c6c2:	bf0c      	ite	eq
 800c6c4:	2301      	moveq	r3, #1
 800c6c6:	2300      	movne	r3, #0
 800c6c8:	b2db      	uxtb	r3, r3
 800c6ca:	461a      	mov	r2, r3
 800c6cc:	79fb      	ldrb	r3, [r7, #7]
 800c6ce:	429a      	cmp	r2, r3
 800c6d0:	d09f      	beq.n	800c612 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c6d2:	2300      	movs	r3, #0
}
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	3740      	adds	r7, #64	; 0x40
 800c6d8:	46bd      	mov	sp, r7
 800c6da:	bd80      	pop	{r7, pc}

0800c6dc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c6dc:	b480      	push	{r7}
 800c6de:	b085      	sub	sp, #20
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	60f8      	str	r0, [r7, #12]
 800c6e4:	60b9      	str	r1, [r7, #8]
 800c6e6:	4613      	mov	r3, r2
 800c6e8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	68ba      	ldr	r2, [r7, #8]
 800c6ee:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	88fa      	ldrh	r2, [r7, #6]
 800c6f4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800c6f6:	68fb      	ldr	r3, [r7, #12]
 800c6f8:	88fa      	ldrh	r2, [r7, #6]
 800c6fa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	2200      	movs	r2, #0
 800c700:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	2222      	movs	r2, #34	; 0x22
 800c706:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	2200      	movs	r2, #0
 800c70e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	691b      	ldr	r3, [r3, #16]
 800c716:	2b00      	cmp	r3, #0
 800c718:	d007      	beq.n	800c72a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	68da      	ldr	r2, [r3, #12]
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c728:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	695a      	ldr	r2, [r3, #20]
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	f042 0201 	orr.w	r2, r2, #1
 800c738:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	68da      	ldr	r2, [r3, #12]
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	f042 0220 	orr.w	r2, r2, #32
 800c748:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800c74a:	2300      	movs	r3, #0
}
 800c74c:	4618      	mov	r0, r3
 800c74e:	3714      	adds	r7, #20
 800c750:	46bd      	mov	sp, r7
 800c752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c756:	4770      	bx	lr

0800c758 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c758:	b480      	push	{r7}
 800c75a:	b095      	sub	sp, #84	; 0x54
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	330c      	adds	r3, #12
 800c766:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c768:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c76a:	e853 3f00 	ldrex	r3, [r3]
 800c76e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800c770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c772:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c776:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	330c      	adds	r3, #12
 800c77e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c780:	643a      	str	r2, [r7, #64]	; 0x40
 800c782:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c784:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c786:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800c788:	e841 2300 	strex	r3, r2, [r1]
 800c78c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800c78e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c790:	2b00      	cmp	r3, #0
 800c792:	d1e5      	bne.n	800c760 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	3314      	adds	r3, #20
 800c79a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c79c:	6a3b      	ldr	r3, [r7, #32]
 800c79e:	e853 3f00 	ldrex	r3, [r3]
 800c7a2:	61fb      	str	r3, [r7, #28]
   return(result);
 800c7a4:	69fb      	ldr	r3, [r7, #28]
 800c7a6:	f023 0301 	bic.w	r3, r3, #1
 800c7aa:	64bb      	str	r3, [r7, #72]	; 0x48
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	3314      	adds	r3, #20
 800c7b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800c7b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800c7b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c7ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c7bc:	e841 2300 	strex	r3, r2, [r1]
 800c7c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800c7c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d1e5      	bne.n	800c794 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7cc:	2b01      	cmp	r3, #1
 800c7ce:	d119      	bne.n	800c804 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	330c      	adds	r3, #12
 800c7d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	e853 3f00 	ldrex	r3, [r3]
 800c7de:	60bb      	str	r3, [r7, #8]
   return(result);
 800c7e0:	68bb      	ldr	r3, [r7, #8]
 800c7e2:	f023 0310 	bic.w	r3, r3, #16
 800c7e6:	647b      	str	r3, [r7, #68]	; 0x44
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	330c      	adds	r3, #12
 800c7ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c7f0:	61ba      	str	r2, [r7, #24]
 800c7f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7f4:	6979      	ldr	r1, [r7, #20]
 800c7f6:	69ba      	ldr	r2, [r7, #24]
 800c7f8:	e841 2300 	strex	r3, r2, [r1]
 800c7fc:	613b      	str	r3, [r7, #16]
   return(result);
 800c7fe:	693b      	ldr	r3, [r7, #16]
 800c800:	2b00      	cmp	r3, #0
 800c802:	d1e5      	bne.n	800c7d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	2220      	movs	r2, #32
 800c808:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	2200      	movs	r2, #0
 800c810:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c812:	bf00      	nop
 800c814:	3754      	adds	r7, #84	; 0x54
 800c816:	46bd      	mov	sp, r7
 800c818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81c:	4770      	bx	lr

0800c81e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c81e:	b580      	push	{r7, lr}
 800c820:	b084      	sub	sp, #16
 800c822:	af00      	add	r7, sp, #0
 800c824:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c82a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	2200      	movs	r2, #0
 800c830:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	2200      	movs	r2, #0
 800c836:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c838:	68f8      	ldr	r0, [r7, #12]
 800c83a:	f7ff fecb 	bl	800c5d4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c83e:	bf00      	nop
 800c840:	3710      	adds	r7, #16
 800c842:	46bd      	mov	sp, r7
 800c844:	bd80      	pop	{r7, pc}

0800c846 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c846:	b480      	push	{r7}
 800c848:	b085      	sub	sp, #20
 800c84a:	af00      	add	r7, sp, #0
 800c84c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c854:	b2db      	uxtb	r3, r3
 800c856:	2b21      	cmp	r3, #33	; 0x21
 800c858:	d13e      	bne.n	800c8d8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	689b      	ldr	r3, [r3, #8]
 800c85e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c862:	d114      	bne.n	800c88e <UART_Transmit_IT+0x48>
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	691b      	ldr	r3, [r3, #16]
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d110      	bne.n	800c88e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	6a1b      	ldr	r3, [r3, #32]
 800c870:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	881b      	ldrh	r3, [r3, #0]
 800c876:	461a      	mov	r2, r3
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c880:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	6a1b      	ldr	r3, [r3, #32]
 800c886:	1c9a      	adds	r2, r3, #2
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	621a      	str	r2, [r3, #32]
 800c88c:	e008      	b.n	800c8a0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	6a1b      	ldr	r3, [r3, #32]
 800c892:	1c59      	adds	r1, r3, #1
 800c894:	687a      	ldr	r2, [r7, #4]
 800c896:	6211      	str	r1, [r2, #32]
 800c898:	781a      	ldrb	r2, [r3, #0]
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	681b      	ldr	r3, [r3, #0]
 800c89e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c8a0:	687b      	ldr	r3, [r7, #4]
 800c8a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c8a4:	b29b      	uxth	r3, r3
 800c8a6:	3b01      	subs	r3, #1
 800c8a8:	b29b      	uxth	r3, r3
 800c8aa:	687a      	ldr	r2, [r7, #4]
 800c8ac:	4619      	mov	r1, r3
 800c8ae:	84d1      	strh	r1, [r2, #38]	; 0x26
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d10f      	bne.n	800c8d4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	68da      	ldr	r2, [r3, #12]
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c8c2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	68da      	ldr	r2, [r3, #12]
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c8d2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	e000      	b.n	800c8da <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800c8d8:	2302      	movs	r3, #2
  }
}
 800c8da:	4618      	mov	r0, r3
 800c8dc:	3714      	adds	r7, #20
 800c8de:	46bd      	mov	sp, r7
 800c8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8e4:	4770      	bx	lr

0800c8e6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c8e6:	b580      	push	{r7, lr}
 800c8e8:	b082      	sub	sp, #8
 800c8ea:	af00      	add	r7, sp, #0
 800c8ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	68da      	ldr	r2, [r3, #12]
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c8fc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	2220      	movs	r2, #32
 800c902:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c906:	6878      	ldr	r0, [r7, #4]
 800c908:	f7ff fe5a 	bl	800c5c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c90c:	2300      	movs	r3, #0
}
 800c90e:	4618      	mov	r0, r3
 800c910:	3708      	adds	r7, #8
 800c912:	46bd      	mov	sp, r7
 800c914:	bd80      	pop	{r7, pc}

0800c916 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c916:	b580      	push	{r7, lr}
 800c918:	b08c      	sub	sp, #48	; 0x30
 800c91a:	af00      	add	r7, sp, #0
 800c91c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c924:	b2db      	uxtb	r3, r3
 800c926:	2b22      	cmp	r3, #34	; 0x22
 800c928:	f040 80ab 	bne.w	800ca82 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	689b      	ldr	r3, [r3, #8]
 800c930:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c934:	d117      	bne.n	800c966 <UART_Receive_IT+0x50>
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	691b      	ldr	r3, [r3, #16]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d113      	bne.n	800c966 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800c93e:	2300      	movs	r3, #0
 800c940:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c946:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	685b      	ldr	r3, [r3, #4]
 800c94e:	b29b      	uxth	r3, r3
 800c950:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c954:	b29a      	uxth	r2, r3
 800c956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c958:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c95e:	1c9a      	adds	r2, r3, #2
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	629a      	str	r2, [r3, #40]	; 0x28
 800c964:	e026      	b.n	800c9b4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c96a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800c96c:	2300      	movs	r3, #0
 800c96e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	689b      	ldr	r3, [r3, #8]
 800c974:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c978:	d007      	beq.n	800c98a <UART_Receive_IT+0x74>
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	689b      	ldr	r3, [r3, #8]
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d10a      	bne.n	800c998 <UART_Receive_IT+0x82>
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	691b      	ldr	r3, [r3, #16]
 800c986:	2b00      	cmp	r3, #0
 800c988:	d106      	bne.n	800c998 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	685b      	ldr	r3, [r3, #4]
 800c990:	b2da      	uxtb	r2, r3
 800c992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c994:	701a      	strb	r2, [r3, #0]
 800c996:	e008      	b.n	800c9aa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	681b      	ldr	r3, [r3, #0]
 800c99c:	685b      	ldr	r3, [r3, #4]
 800c99e:	b2db      	uxtb	r3, r3
 800c9a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c9a4:	b2da      	uxtb	r2, r3
 800c9a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9a8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9ae:	1c5a      	adds	r2, r3, #1
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c9b8:	b29b      	uxth	r3, r3
 800c9ba:	3b01      	subs	r3, #1
 800c9bc:	b29b      	uxth	r3, r3
 800c9be:	687a      	ldr	r2, [r7, #4]
 800c9c0:	4619      	mov	r1, r3
 800c9c2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800c9c4:	2b00      	cmp	r3, #0
 800c9c6:	d15a      	bne.n	800ca7e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	68da      	ldr	r2, [r3, #12]
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	f022 0220 	bic.w	r2, r2, #32
 800c9d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	68da      	ldr	r2, [r3, #12]
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c9e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	695a      	ldr	r2, [r3, #20]
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	f022 0201 	bic.w	r2, r2, #1
 800c9f6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	2220      	movs	r2, #32
 800c9fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca04:	2b01      	cmp	r3, #1
 800ca06:	d135      	bne.n	800ca74 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	330c      	adds	r3, #12
 800ca14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca16:	697b      	ldr	r3, [r7, #20]
 800ca18:	e853 3f00 	ldrex	r3, [r3]
 800ca1c:	613b      	str	r3, [r7, #16]
   return(result);
 800ca1e:	693b      	ldr	r3, [r7, #16]
 800ca20:	f023 0310 	bic.w	r3, r3, #16
 800ca24:	627b      	str	r3, [r7, #36]	; 0x24
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	330c      	adds	r3, #12
 800ca2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca2e:	623a      	str	r2, [r7, #32]
 800ca30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca32:	69f9      	ldr	r1, [r7, #28]
 800ca34:	6a3a      	ldr	r2, [r7, #32]
 800ca36:	e841 2300 	strex	r3, r2, [r1]
 800ca3a:	61bb      	str	r3, [r7, #24]
   return(result);
 800ca3c:	69bb      	ldr	r3, [r7, #24]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d1e5      	bne.n	800ca0e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	f003 0310 	and.w	r3, r3, #16
 800ca4c:	2b10      	cmp	r3, #16
 800ca4e:	d10a      	bne.n	800ca66 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ca50:	2300      	movs	r3, #0
 800ca52:	60fb      	str	r3, [r7, #12]
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	60fb      	str	r3, [r7, #12]
 800ca5c:	687b      	ldr	r3, [r7, #4]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	685b      	ldr	r3, [r3, #4]
 800ca62:	60fb      	str	r3, [r7, #12]
 800ca64:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800ca6a:	4619      	mov	r1, r3
 800ca6c:	6878      	ldr	r0, [r7, #4]
 800ca6e:	f7ff fdbb 	bl	800c5e8 <HAL_UARTEx_RxEventCallback>
 800ca72:	e002      	b.n	800ca7a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f7f4 fe99 	bl	80017ac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800ca7a:	2300      	movs	r3, #0
 800ca7c:	e002      	b.n	800ca84 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	e000      	b.n	800ca84 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800ca82:	2302      	movs	r3, #2
  }
}
 800ca84:	4618      	mov	r0, r3
 800ca86:	3730      	adds	r7, #48	; 0x30
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	bd80      	pop	{r7, pc}

0800ca8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ca8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ca90:	b0c0      	sub	sp, #256	; 0x100
 800ca92:	af00      	add	r7, sp, #0
 800ca94:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ca98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	691b      	ldr	r3, [r3, #16]
 800caa0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800caa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800caa8:	68d9      	ldr	r1, [r3, #12]
 800caaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800caae:	681a      	ldr	r2, [r3, #0]
 800cab0:	ea40 0301 	orr.w	r3, r0, r1
 800cab4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800cab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800caba:	689a      	ldr	r2, [r3, #8]
 800cabc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cac0:	691b      	ldr	r3, [r3, #16]
 800cac2:	431a      	orrs	r2, r3
 800cac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cac8:	695b      	ldr	r3, [r3, #20]
 800caca:	431a      	orrs	r2, r3
 800cacc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cad0:	69db      	ldr	r3, [r3, #28]
 800cad2:	4313      	orrs	r3, r2
 800cad4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800cad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	68db      	ldr	r3, [r3, #12]
 800cae0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800cae4:	f021 010c 	bic.w	r1, r1, #12
 800cae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800caec:	681a      	ldr	r2, [r3, #0]
 800caee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800caf2:	430b      	orrs	r3, r1
 800caf4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800caf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	695b      	ldr	r3, [r3, #20]
 800cafe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800cb02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cb06:	6999      	ldr	r1, [r3, #24]
 800cb08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cb0c:	681a      	ldr	r2, [r3, #0]
 800cb0e:	ea40 0301 	orr.w	r3, r0, r1
 800cb12:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800cb14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cb18:	681a      	ldr	r2, [r3, #0]
 800cb1a:	4b8f      	ldr	r3, [pc, #572]	; (800cd58 <UART_SetConfig+0x2cc>)
 800cb1c:	429a      	cmp	r2, r3
 800cb1e:	d005      	beq.n	800cb2c <UART_SetConfig+0xa0>
 800cb20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cb24:	681a      	ldr	r2, [r3, #0]
 800cb26:	4b8d      	ldr	r3, [pc, #564]	; (800cd5c <UART_SetConfig+0x2d0>)
 800cb28:	429a      	cmp	r2, r3
 800cb2a:	d104      	bne.n	800cb36 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800cb2c:	f7fd fcc4 	bl	800a4b8 <HAL_RCC_GetPCLK2Freq>
 800cb30:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800cb34:	e003      	b.n	800cb3e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800cb36:	f7fd fcab 	bl	800a490 <HAL_RCC_GetPCLK1Freq>
 800cb3a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cb3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cb42:	69db      	ldr	r3, [r3, #28]
 800cb44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cb48:	f040 810c 	bne.w	800cd64 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800cb4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cb50:	2200      	movs	r2, #0
 800cb52:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800cb56:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800cb5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800cb5e:	4622      	mov	r2, r4
 800cb60:	462b      	mov	r3, r5
 800cb62:	1891      	adds	r1, r2, r2
 800cb64:	65b9      	str	r1, [r7, #88]	; 0x58
 800cb66:	415b      	adcs	r3, r3
 800cb68:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cb6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800cb6e:	4621      	mov	r1, r4
 800cb70:	eb12 0801 	adds.w	r8, r2, r1
 800cb74:	4629      	mov	r1, r5
 800cb76:	eb43 0901 	adc.w	r9, r3, r1
 800cb7a:	f04f 0200 	mov.w	r2, #0
 800cb7e:	f04f 0300 	mov.w	r3, #0
 800cb82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800cb86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800cb8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800cb8e:	4690      	mov	r8, r2
 800cb90:	4699      	mov	r9, r3
 800cb92:	4623      	mov	r3, r4
 800cb94:	eb18 0303 	adds.w	r3, r8, r3
 800cb98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800cb9c:	462b      	mov	r3, r5
 800cb9e:	eb49 0303 	adc.w	r3, r9, r3
 800cba2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800cba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cbaa:	685b      	ldr	r3, [r3, #4]
 800cbac:	2200      	movs	r2, #0
 800cbae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800cbb2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800cbb6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800cbba:	460b      	mov	r3, r1
 800cbbc:	18db      	adds	r3, r3, r3
 800cbbe:	653b      	str	r3, [r7, #80]	; 0x50
 800cbc0:	4613      	mov	r3, r2
 800cbc2:	eb42 0303 	adc.w	r3, r2, r3
 800cbc6:	657b      	str	r3, [r7, #84]	; 0x54
 800cbc8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800cbcc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800cbd0:	f7f4 f85a 	bl	8000c88 <__aeabi_uldivmod>
 800cbd4:	4602      	mov	r2, r0
 800cbd6:	460b      	mov	r3, r1
 800cbd8:	4b61      	ldr	r3, [pc, #388]	; (800cd60 <UART_SetConfig+0x2d4>)
 800cbda:	fba3 2302 	umull	r2, r3, r3, r2
 800cbde:	095b      	lsrs	r3, r3, #5
 800cbe0:	011c      	lsls	r4, r3, #4
 800cbe2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cbe6:	2200      	movs	r2, #0
 800cbe8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800cbec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800cbf0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800cbf4:	4642      	mov	r2, r8
 800cbf6:	464b      	mov	r3, r9
 800cbf8:	1891      	adds	r1, r2, r2
 800cbfa:	64b9      	str	r1, [r7, #72]	; 0x48
 800cbfc:	415b      	adcs	r3, r3
 800cbfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 800cc00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800cc04:	4641      	mov	r1, r8
 800cc06:	eb12 0a01 	adds.w	sl, r2, r1
 800cc0a:	4649      	mov	r1, r9
 800cc0c:	eb43 0b01 	adc.w	fp, r3, r1
 800cc10:	f04f 0200 	mov.w	r2, #0
 800cc14:	f04f 0300 	mov.w	r3, #0
 800cc18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800cc1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800cc20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800cc24:	4692      	mov	sl, r2
 800cc26:	469b      	mov	fp, r3
 800cc28:	4643      	mov	r3, r8
 800cc2a:	eb1a 0303 	adds.w	r3, sl, r3
 800cc2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800cc32:	464b      	mov	r3, r9
 800cc34:	eb4b 0303 	adc.w	r3, fp, r3
 800cc38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800cc3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cc40:	685b      	ldr	r3, [r3, #4]
 800cc42:	2200      	movs	r2, #0
 800cc44:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800cc48:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800cc4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800cc50:	460b      	mov	r3, r1
 800cc52:	18db      	adds	r3, r3, r3
 800cc54:	643b      	str	r3, [r7, #64]	; 0x40
 800cc56:	4613      	mov	r3, r2
 800cc58:	eb42 0303 	adc.w	r3, r2, r3
 800cc5c:	647b      	str	r3, [r7, #68]	; 0x44
 800cc5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800cc62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800cc66:	f7f4 f80f 	bl	8000c88 <__aeabi_uldivmod>
 800cc6a:	4602      	mov	r2, r0
 800cc6c:	460b      	mov	r3, r1
 800cc6e:	4611      	mov	r1, r2
 800cc70:	4b3b      	ldr	r3, [pc, #236]	; (800cd60 <UART_SetConfig+0x2d4>)
 800cc72:	fba3 2301 	umull	r2, r3, r3, r1
 800cc76:	095b      	lsrs	r3, r3, #5
 800cc78:	2264      	movs	r2, #100	; 0x64
 800cc7a:	fb02 f303 	mul.w	r3, r2, r3
 800cc7e:	1acb      	subs	r3, r1, r3
 800cc80:	00db      	lsls	r3, r3, #3
 800cc82:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800cc86:	4b36      	ldr	r3, [pc, #216]	; (800cd60 <UART_SetConfig+0x2d4>)
 800cc88:	fba3 2302 	umull	r2, r3, r3, r2
 800cc8c:	095b      	lsrs	r3, r3, #5
 800cc8e:	005b      	lsls	r3, r3, #1
 800cc90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800cc94:	441c      	add	r4, r3
 800cc96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800cca0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800cca4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800cca8:	4642      	mov	r2, r8
 800ccaa:	464b      	mov	r3, r9
 800ccac:	1891      	adds	r1, r2, r2
 800ccae:	63b9      	str	r1, [r7, #56]	; 0x38
 800ccb0:	415b      	adcs	r3, r3
 800ccb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ccb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ccb8:	4641      	mov	r1, r8
 800ccba:	1851      	adds	r1, r2, r1
 800ccbc:	6339      	str	r1, [r7, #48]	; 0x30
 800ccbe:	4649      	mov	r1, r9
 800ccc0:	414b      	adcs	r3, r1
 800ccc2:	637b      	str	r3, [r7, #52]	; 0x34
 800ccc4:	f04f 0200 	mov.w	r2, #0
 800ccc8:	f04f 0300 	mov.w	r3, #0
 800cccc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800ccd0:	4659      	mov	r1, fp
 800ccd2:	00cb      	lsls	r3, r1, #3
 800ccd4:	4651      	mov	r1, sl
 800ccd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ccda:	4651      	mov	r1, sl
 800ccdc:	00ca      	lsls	r2, r1, #3
 800ccde:	4610      	mov	r0, r2
 800cce0:	4619      	mov	r1, r3
 800cce2:	4603      	mov	r3, r0
 800cce4:	4642      	mov	r2, r8
 800cce6:	189b      	adds	r3, r3, r2
 800cce8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ccec:	464b      	mov	r3, r9
 800ccee:	460a      	mov	r2, r1
 800ccf0:	eb42 0303 	adc.w	r3, r2, r3
 800ccf4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ccf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ccfc:	685b      	ldr	r3, [r3, #4]
 800ccfe:	2200      	movs	r2, #0
 800cd00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800cd04:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800cd08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800cd0c:	460b      	mov	r3, r1
 800cd0e:	18db      	adds	r3, r3, r3
 800cd10:	62bb      	str	r3, [r7, #40]	; 0x28
 800cd12:	4613      	mov	r3, r2
 800cd14:	eb42 0303 	adc.w	r3, r2, r3
 800cd18:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cd1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800cd1e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800cd22:	f7f3 ffb1 	bl	8000c88 <__aeabi_uldivmod>
 800cd26:	4602      	mov	r2, r0
 800cd28:	460b      	mov	r3, r1
 800cd2a:	4b0d      	ldr	r3, [pc, #52]	; (800cd60 <UART_SetConfig+0x2d4>)
 800cd2c:	fba3 1302 	umull	r1, r3, r3, r2
 800cd30:	095b      	lsrs	r3, r3, #5
 800cd32:	2164      	movs	r1, #100	; 0x64
 800cd34:	fb01 f303 	mul.w	r3, r1, r3
 800cd38:	1ad3      	subs	r3, r2, r3
 800cd3a:	00db      	lsls	r3, r3, #3
 800cd3c:	3332      	adds	r3, #50	; 0x32
 800cd3e:	4a08      	ldr	r2, [pc, #32]	; (800cd60 <UART_SetConfig+0x2d4>)
 800cd40:	fba2 2303 	umull	r2, r3, r2, r3
 800cd44:	095b      	lsrs	r3, r3, #5
 800cd46:	f003 0207 	and.w	r2, r3, #7
 800cd4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	4422      	add	r2, r4
 800cd52:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800cd54:	e105      	b.n	800cf62 <UART_SetConfig+0x4d6>
 800cd56:	bf00      	nop
 800cd58:	40011000 	.word	0x40011000
 800cd5c:	40011400 	.word	0x40011400
 800cd60:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800cd64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cd68:	2200      	movs	r2, #0
 800cd6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800cd6e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800cd72:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800cd76:	4642      	mov	r2, r8
 800cd78:	464b      	mov	r3, r9
 800cd7a:	1891      	adds	r1, r2, r2
 800cd7c:	6239      	str	r1, [r7, #32]
 800cd7e:	415b      	adcs	r3, r3
 800cd80:	627b      	str	r3, [r7, #36]	; 0x24
 800cd82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800cd86:	4641      	mov	r1, r8
 800cd88:	1854      	adds	r4, r2, r1
 800cd8a:	4649      	mov	r1, r9
 800cd8c:	eb43 0501 	adc.w	r5, r3, r1
 800cd90:	f04f 0200 	mov.w	r2, #0
 800cd94:	f04f 0300 	mov.w	r3, #0
 800cd98:	00eb      	lsls	r3, r5, #3
 800cd9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800cd9e:	00e2      	lsls	r2, r4, #3
 800cda0:	4614      	mov	r4, r2
 800cda2:	461d      	mov	r5, r3
 800cda4:	4643      	mov	r3, r8
 800cda6:	18e3      	adds	r3, r4, r3
 800cda8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800cdac:	464b      	mov	r3, r9
 800cdae:	eb45 0303 	adc.w	r3, r5, r3
 800cdb2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800cdb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cdba:	685b      	ldr	r3, [r3, #4]
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800cdc2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800cdc6:	f04f 0200 	mov.w	r2, #0
 800cdca:	f04f 0300 	mov.w	r3, #0
 800cdce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800cdd2:	4629      	mov	r1, r5
 800cdd4:	008b      	lsls	r3, r1, #2
 800cdd6:	4621      	mov	r1, r4
 800cdd8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cddc:	4621      	mov	r1, r4
 800cdde:	008a      	lsls	r2, r1, #2
 800cde0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800cde4:	f7f3 ff50 	bl	8000c88 <__aeabi_uldivmod>
 800cde8:	4602      	mov	r2, r0
 800cdea:	460b      	mov	r3, r1
 800cdec:	4b60      	ldr	r3, [pc, #384]	; (800cf70 <UART_SetConfig+0x4e4>)
 800cdee:	fba3 2302 	umull	r2, r3, r3, r2
 800cdf2:	095b      	lsrs	r3, r3, #5
 800cdf4:	011c      	lsls	r4, r3, #4
 800cdf6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ce00:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ce04:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800ce08:	4642      	mov	r2, r8
 800ce0a:	464b      	mov	r3, r9
 800ce0c:	1891      	adds	r1, r2, r2
 800ce0e:	61b9      	str	r1, [r7, #24]
 800ce10:	415b      	adcs	r3, r3
 800ce12:	61fb      	str	r3, [r7, #28]
 800ce14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ce18:	4641      	mov	r1, r8
 800ce1a:	1851      	adds	r1, r2, r1
 800ce1c:	6139      	str	r1, [r7, #16]
 800ce1e:	4649      	mov	r1, r9
 800ce20:	414b      	adcs	r3, r1
 800ce22:	617b      	str	r3, [r7, #20]
 800ce24:	f04f 0200 	mov.w	r2, #0
 800ce28:	f04f 0300 	mov.w	r3, #0
 800ce2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ce30:	4659      	mov	r1, fp
 800ce32:	00cb      	lsls	r3, r1, #3
 800ce34:	4651      	mov	r1, sl
 800ce36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ce3a:	4651      	mov	r1, sl
 800ce3c:	00ca      	lsls	r2, r1, #3
 800ce3e:	4610      	mov	r0, r2
 800ce40:	4619      	mov	r1, r3
 800ce42:	4603      	mov	r3, r0
 800ce44:	4642      	mov	r2, r8
 800ce46:	189b      	adds	r3, r3, r2
 800ce48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ce4c:	464b      	mov	r3, r9
 800ce4e:	460a      	mov	r2, r1
 800ce50:	eb42 0303 	adc.w	r3, r2, r3
 800ce54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ce58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ce5c:	685b      	ldr	r3, [r3, #4]
 800ce5e:	2200      	movs	r2, #0
 800ce60:	67bb      	str	r3, [r7, #120]	; 0x78
 800ce62:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ce64:	f04f 0200 	mov.w	r2, #0
 800ce68:	f04f 0300 	mov.w	r3, #0
 800ce6c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800ce70:	4649      	mov	r1, r9
 800ce72:	008b      	lsls	r3, r1, #2
 800ce74:	4641      	mov	r1, r8
 800ce76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ce7a:	4641      	mov	r1, r8
 800ce7c:	008a      	lsls	r2, r1, #2
 800ce7e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800ce82:	f7f3 ff01 	bl	8000c88 <__aeabi_uldivmod>
 800ce86:	4602      	mov	r2, r0
 800ce88:	460b      	mov	r3, r1
 800ce8a:	4b39      	ldr	r3, [pc, #228]	; (800cf70 <UART_SetConfig+0x4e4>)
 800ce8c:	fba3 1302 	umull	r1, r3, r3, r2
 800ce90:	095b      	lsrs	r3, r3, #5
 800ce92:	2164      	movs	r1, #100	; 0x64
 800ce94:	fb01 f303 	mul.w	r3, r1, r3
 800ce98:	1ad3      	subs	r3, r2, r3
 800ce9a:	011b      	lsls	r3, r3, #4
 800ce9c:	3332      	adds	r3, #50	; 0x32
 800ce9e:	4a34      	ldr	r2, [pc, #208]	; (800cf70 <UART_SetConfig+0x4e4>)
 800cea0:	fba2 2303 	umull	r2, r3, r2, r3
 800cea4:	095b      	lsrs	r3, r3, #5
 800cea6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ceaa:	441c      	add	r4, r3
 800ceac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ceb0:	2200      	movs	r2, #0
 800ceb2:	673b      	str	r3, [r7, #112]	; 0x70
 800ceb4:	677a      	str	r2, [r7, #116]	; 0x74
 800ceb6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800ceba:	4642      	mov	r2, r8
 800cebc:	464b      	mov	r3, r9
 800cebe:	1891      	adds	r1, r2, r2
 800cec0:	60b9      	str	r1, [r7, #8]
 800cec2:	415b      	adcs	r3, r3
 800cec4:	60fb      	str	r3, [r7, #12]
 800cec6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ceca:	4641      	mov	r1, r8
 800cecc:	1851      	adds	r1, r2, r1
 800cece:	6039      	str	r1, [r7, #0]
 800ced0:	4649      	mov	r1, r9
 800ced2:	414b      	adcs	r3, r1
 800ced4:	607b      	str	r3, [r7, #4]
 800ced6:	f04f 0200 	mov.w	r2, #0
 800ceda:	f04f 0300 	mov.w	r3, #0
 800cede:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800cee2:	4659      	mov	r1, fp
 800cee4:	00cb      	lsls	r3, r1, #3
 800cee6:	4651      	mov	r1, sl
 800cee8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ceec:	4651      	mov	r1, sl
 800ceee:	00ca      	lsls	r2, r1, #3
 800cef0:	4610      	mov	r0, r2
 800cef2:	4619      	mov	r1, r3
 800cef4:	4603      	mov	r3, r0
 800cef6:	4642      	mov	r2, r8
 800cef8:	189b      	adds	r3, r3, r2
 800cefa:	66bb      	str	r3, [r7, #104]	; 0x68
 800cefc:	464b      	mov	r3, r9
 800cefe:	460a      	mov	r2, r1
 800cf00:	eb42 0303 	adc.w	r3, r2, r3
 800cf04:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cf06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cf0a:	685b      	ldr	r3, [r3, #4]
 800cf0c:	2200      	movs	r2, #0
 800cf0e:	663b      	str	r3, [r7, #96]	; 0x60
 800cf10:	667a      	str	r2, [r7, #100]	; 0x64
 800cf12:	f04f 0200 	mov.w	r2, #0
 800cf16:	f04f 0300 	mov.w	r3, #0
 800cf1a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800cf1e:	4649      	mov	r1, r9
 800cf20:	008b      	lsls	r3, r1, #2
 800cf22:	4641      	mov	r1, r8
 800cf24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800cf28:	4641      	mov	r1, r8
 800cf2a:	008a      	lsls	r2, r1, #2
 800cf2c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800cf30:	f7f3 feaa 	bl	8000c88 <__aeabi_uldivmod>
 800cf34:	4602      	mov	r2, r0
 800cf36:	460b      	mov	r3, r1
 800cf38:	4b0d      	ldr	r3, [pc, #52]	; (800cf70 <UART_SetConfig+0x4e4>)
 800cf3a:	fba3 1302 	umull	r1, r3, r3, r2
 800cf3e:	095b      	lsrs	r3, r3, #5
 800cf40:	2164      	movs	r1, #100	; 0x64
 800cf42:	fb01 f303 	mul.w	r3, r1, r3
 800cf46:	1ad3      	subs	r3, r2, r3
 800cf48:	011b      	lsls	r3, r3, #4
 800cf4a:	3332      	adds	r3, #50	; 0x32
 800cf4c:	4a08      	ldr	r2, [pc, #32]	; (800cf70 <UART_SetConfig+0x4e4>)
 800cf4e:	fba2 2303 	umull	r2, r3, r2, r3
 800cf52:	095b      	lsrs	r3, r3, #5
 800cf54:	f003 020f 	and.w	r2, r3, #15
 800cf58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	4422      	add	r2, r4
 800cf60:	609a      	str	r2, [r3, #8]
}
 800cf62:	bf00      	nop
 800cf64:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800cf68:	46bd      	mov	sp, r7
 800cf6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800cf6e:	bf00      	nop
 800cf70:	51eb851f 	.word	0x51eb851f

0800cf74 <__NVIC_SetPriority>:
{
 800cf74:	b480      	push	{r7}
 800cf76:	b083      	sub	sp, #12
 800cf78:	af00      	add	r7, sp, #0
 800cf7a:	4603      	mov	r3, r0
 800cf7c:	6039      	str	r1, [r7, #0]
 800cf7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800cf80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	db0a      	blt.n	800cf9e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	b2da      	uxtb	r2, r3
 800cf8c:	490c      	ldr	r1, [pc, #48]	; (800cfc0 <__NVIC_SetPriority+0x4c>)
 800cf8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800cf92:	0112      	lsls	r2, r2, #4
 800cf94:	b2d2      	uxtb	r2, r2
 800cf96:	440b      	add	r3, r1
 800cf98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800cf9c:	e00a      	b.n	800cfb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800cf9e:	683b      	ldr	r3, [r7, #0]
 800cfa0:	b2da      	uxtb	r2, r3
 800cfa2:	4908      	ldr	r1, [pc, #32]	; (800cfc4 <__NVIC_SetPriority+0x50>)
 800cfa4:	79fb      	ldrb	r3, [r7, #7]
 800cfa6:	f003 030f 	and.w	r3, r3, #15
 800cfaa:	3b04      	subs	r3, #4
 800cfac:	0112      	lsls	r2, r2, #4
 800cfae:	b2d2      	uxtb	r2, r2
 800cfb0:	440b      	add	r3, r1
 800cfb2:	761a      	strb	r2, [r3, #24]
}
 800cfb4:	bf00      	nop
 800cfb6:	370c      	adds	r7, #12
 800cfb8:	46bd      	mov	sp, r7
 800cfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfbe:	4770      	bx	lr
 800cfc0:	e000e100 	.word	0xe000e100
 800cfc4:	e000ed00 	.word	0xe000ed00

0800cfc8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800cfc8:	b580      	push	{r7, lr}
 800cfca:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800cfcc:	2100      	movs	r1, #0
 800cfce:	f06f 0004 	mvn.w	r0, #4
 800cfd2:	f7ff ffcf 	bl	800cf74 <__NVIC_SetPriority>
#endif
}
 800cfd6:	bf00      	nop
 800cfd8:	bd80      	pop	{r7, pc}
	...

0800cfdc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800cfdc:	b480      	push	{r7}
 800cfde:	b083      	sub	sp, #12
 800cfe0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800cfe2:	f3ef 8305 	mrs	r3, IPSR
 800cfe6:	603b      	str	r3, [r7, #0]
  return(result);
 800cfe8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d003      	beq.n	800cff6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800cfee:	f06f 0305 	mvn.w	r3, #5
 800cff2:	607b      	str	r3, [r7, #4]
 800cff4:	e00c      	b.n	800d010 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800cff6:	4b0a      	ldr	r3, [pc, #40]	; (800d020 <osKernelInitialize+0x44>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d105      	bne.n	800d00a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800cffe:	4b08      	ldr	r3, [pc, #32]	; (800d020 <osKernelInitialize+0x44>)
 800d000:	2201      	movs	r2, #1
 800d002:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800d004:	2300      	movs	r3, #0
 800d006:	607b      	str	r3, [r7, #4]
 800d008:	e002      	b.n	800d010 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800d00a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d00e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d010:	687b      	ldr	r3, [r7, #4]
}
 800d012:	4618      	mov	r0, r3
 800d014:	370c      	adds	r7, #12
 800d016:	46bd      	mov	sp, r7
 800d018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01c:	4770      	bx	lr
 800d01e:	bf00      	nop
 800d020:	20000864 	.word	0x20000864

0800d024 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800d024:	b580      	push	{r7, lr}
 800d026:	b082      	sub	sp, #8
 800d028:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d02a:	f3ef 8305 	mrs	r3, IPSR
 800d02e:	603b      	str	r3, [r7, #0]
  return(result);
 800d030:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d032:	2b00      	cmp	r3, #0
 800d034:	d003      	beq.n	800d03e <osKernelStart+0x1a>
    stat = osErrorISR;
 800d036:	f06f 0305 	mvn.w	r3, #5
 800d03a:	607b      	str	r3, [r7, #4]
 800d03c:	e010      	b.n	800d060 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800d03e:	4b0b      	ldr	r3, [pc, #44]	; (800d06c <osKernelStart+0x48>)
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	2b01      	cmp	r3, #1
 800d044:	d109      	bne.n	800d05a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800d046:	f7ff ffbf 	bl	800cfc8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800d04a:	4b08      	ldr	r3, [pc, #32]	; (800d06c <osKernelStart+0x48>)
 800d04c:	2202      	movs	r2, #2
 800d04e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800d050:	f001 f912 	bl	800e278 <vTaskStartScheduler>
      stat = osOK;
 800d054:	2300      	movs	r3, #0
 800d056:	607b      	str	r3, [r7, #4]
 800d058:	e002      	b.n	800d060 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800d05a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d05e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800d060:	687b      	ldr	r3, [r7, #4]
}
 800d062:	4618      	mov	r0, r3
 800d064:	3708      	adds	r7, #8
 800d066:	46bd      	mov	sp, r7
 800d068:	bd80      	pop	{r7, pc}
 800d06a:	bf00      	nop
 800d06c:	20000864 	.word	0x20000864

0800d070 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800d070:	b580      	push	{r7, lr}
 800d072:	b08e      	sub	sp, #56	; 0x38
 800d074:	af04      	add	r7, sp, #16
 800d076:	60f8      	str	r0, [r7, #12]
 800d078:	60b9      	str	r1, [r7, #8]
 800d07a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800d07c:	2300      	movs	r3, #0
 800d07e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d080:	f3ef 8305 	mrs	r3, IPSR
 800d084:	617b      	str	r3, [r7, #20]
  return(result);
 800d086:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d17f      	bne.n	800d18c <osThreadNew+0x11c>
 800d08c:	68fb      	ldr	r3, [r7, #12]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	d07c      	beq.n	800d18c <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 800d092:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d096:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800d098:	2318      	movs	r3, #24
 800d09a:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800d09c:	2300      	movs	r3, #0
 800d09e:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800d0a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d0a4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d045      	beq.n	800d138 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d002      	beq.n	800d0ba <osThreadNew+0x4a>
        name = attr->name;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	699b      	ldr	r3, [r3, #24]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d002      	beq.n	800d0c8 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	699b      	ldr	r3, [r3, #24]
 800d0c6:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800d0c8:	69fb      	ldr	r3, [r7, #28]
 800d0ca:	2b00      	cmp	r3, #0
 800d0cc:	d008      	beq.n	800d0e0 <osThreadNew+0x70>
 800d0ce:	69fb      	ldr	r3, [r7, #28]
 800d0d0:	2b38      	cmp	r3, #56	; 0x38
 800d0d2:	d805      	bhi.n	800d0e0 <osThreadNew+0x70>
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	685b      	ldr	r3, [r3, #4]
 800d0d8:	f003 0301 	and.w	r3, r3, #1
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d001      	beq.n	800d0e4 <osThreadNew+0x74>
        return (NULL);
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	e054      	b.n	800d18e <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	695b      	ldr	r3, [r3, #20]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d003      	beq.n	800d0f4 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	695b      	ldr	r3, [r3, #20]
 800d0f0:	089b      	lsrs	r3, r3, #2
 800d0f2:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	689b      	ldr	r3, [r3, #8]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d00e      	beq.n	800d11a <osThreadNew+0xaa>
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	68db      	ldr	r3, [r3, #12]
 800d100:	2b5b      	cmp	r3, #91	; 0x5b
 800d102:	d90a      	bls.n	800d11a <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d006      	beq.n	800d11a <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	695b      	ldr	r3, [r3, #20]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d002      	beq.n	800d11a <osThreadNew+0xaa>
        mem = 1;
 800d114:	2301      	movs	r3, #1
 800d116:	61bb      	str	r3, [r7, #24]
 800d118:	e010      	b.n	800d13c <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	689b      	ldr	r3, [r3, #8]
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d10c      	bne.n	800d13c <osThreadNew+0xcc>
 800d122:	687b      	ldr	r3, [r7, #4]
 800d124:	68db      	ldr	r3, [r3, #12]
 800d126:	2b00      	cmp	r3, #0
 800d128:	d108      	bne.n	800d13c <osThreadNew+0xcc>
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	691b      	ldr	r3, [r3, #16]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d104      	bne.n	800d13c <osThreadNew+0xcc>
          mem = 0;
 800d132:	2300      	movs	r3, #0
 800d134:	61bb      	str	r3, [r7, #24]
 800d136:	e001      	b.n	800d13c <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800d138:	2300      	movs	r3, #0
 800d13a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800d13c:	69bb      	ldr	r3, [r7, #24]
 800d13e:	2b01      	cmp	r3, #1
 800d140:	d110      	bne.n	800d164 <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800d146:	687a      	ldr	r2, [r7, #4]
 800d148:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800d14a:	9202      	str	r2, [sp, #8]
 800d14c:	9301      	str	r3, [sp, #4]
 800d14e:	69fb      	ldr	r3, [r7, #28]
 800d150:	9300      	str	r3, [sp, #0]
 800d152:	68bb      	ldr	r3, [r7, #8]
 800d154:	6a3a      	ldr	r2, [r7, #32]
 800d156:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d158:	68f8      	ldr	r0, [r7, #12]
 800d15a:	f000 fe39 	bl	800ddd0 <xTaskCreateStatic>
 800d15e:	4603      	mov	r3, r0
 800d160:	613b      	str	r3, [r7, #16]
 800d162:	e013      	b.n	800d18c <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 800d164:	69bb      	ldr	r3, [r7, #24]
 800d166:	2b00      	cmp	r3, #0
 800d168:	d110      	bne.n	800d18c <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800d16a:	6a3b      	ldr	r3, [r7, #32]
 800d16c:	b29a      	uxth	r2, r3
 800d16e:	f107 0310 	add.w	r3, r7, #16
 800d172:	9301      	str	r3, [sp, #4]
 800d174:	69fb      	ldr	r3, [r7, #28]
 800d176:	9300      	str	r3, [sp, #0]
 800d178:	68bb      	ldr	r3, [r7, #8]
 800d17a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d17c:	68f8      	ldr	r0, [r7, #12]
 800d17e:	f000 fe84 	bl	800de8a <xTaskCreate>
 800d182:	4603      	mov	r3, r0
 800d184:	2b01      	cmp	r3, #1
 800d186:	d001      	beq.n	800d18c <osThreadNew+0x11c>
            hTask = NULL;
 800d188:	2300      	movs	r3, #0
 800d18a:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800d18c:	693b      	ldr	r3, [r7, #16]
}
 800d18e:	4618      	mov	r0, r3
 800d190:	3728      	adds	r7, #40	; 0x28
 800d192:	46bd      	mov	sp, r7
 800d194:	bd80      	pop	{r7, pc}

0800d196 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800d196:	b580      	push	{r7, lr}
 800d198:	b084      	sub	sp, #16
 800d19a:	af00      	add	r7, sp, #0
 800d19c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d19e:	f3ef 8305 	mrs	r3, IPSR
 800d1a2:	60bb      	str	r3, [r7, #8]
  return(result);
 800d1a4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d003      	beq.n	800d1b2 <osDelay+0x1c>
    stat = osErrorISR;
 800d1aa:	f06f 0305 	mvn.w	r3, #5
 800d1ae:	60fb      	str	r3, [r7, #12]
 800d1b0:	e007      	b.n	800d1c2 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800d1b2:	2300      	movs	r3, #0
 800d1b4:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d002      	beq.n	800d1c2 <osDelay+0x2c>
      vTaskDelay(ticks);
 800d1bc:	6878      	ldr	r0, [r7, #4]
 800d1be:	f001 f827 	bl	800e210 <vTaskDelay>
    }
  }

  return (stat);
 800d1c2:	68fb      	ldr	r3, [r7, #12]
}
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	3710      	adds	r7, #16
 800d1c8:	46bd      	mov	sp, r7
 800d1ca:	bd80      	pop	{r7, pc}

0800d1cc <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 800d1cc:	b580      	push	{r7, lr}
 800d1ce:	b086      	sub	sp, #24
 800d1d0:	af00      	add	r7, sp, #0
 800d1d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800d1d4:	f3ef 8305 	mrs	r3, IPSR
 800d1d8:	60fb      	str	r3, [r7, #12]
  return(result);
 800d1da:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d003      	beq.n	800d1e8 <osDelayUntil+0x1c>
    stat = osErrorISR;
 800d1e0:	f06f 0305 	mvn.w	r3, #5
 800d1e4:	617b      	str	r3, [r7, #20]
 800d1e6:	e019      	b.n	800d21c <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 800d1ec:	f001 f956 	bl	800e49c <xTaskGetTickCount>
 800d1f0:	4603      	mov	r3, r0
 800d1f2:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800d1f4:	68bb      	ldr	r3, [r7, #8]
 800d1f6:	687a      	ldr	r2, [r7, #4]
 800d1f8:	1ad3      	subs	r3, r2, r3
 800d1fa:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800d1fc:	693b      	ldr	r3, [r7, #16]
 800d1fe:	2b00      	cmp	r3, #0
 800d200:	d009      	beq.n	800d216 <osDelayUntil+0x4a>
 800d202:	693b      	ldr	r3, [r7, #16]
 800d204:	2b00      	cmp	r3, #0
 800d206:	db06      	blt.n	800d216 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 800d208:	f107 0308 	add.w	r3, r7, #8
 800d20c:	6939      	ldr	r1, [r7, #16]
 800d20e:	4618      	mov	r0, r3
 800d210:	f000 ff80 	bl	800e114 <vTaskDelayUntil>
 800d214:	e002      	b.n	800d21c <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800d216:	f06f 0303 	mvn.w	r3, #3
 800d21a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800d21c:	697b      	ldr	r3, [r7, #20]
}
 800d21e:	4618      	mov	r0, r3
 800d220:	3718      	adds	r7, #24
 800d222:	46bd      	mov	sp, r7
 800d224:	bd80      	pop	{r7, pc}
	...

0800d228 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800d228:	b480      	push	{r7}
 800d22a:	b085      	sub	sp, #20
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	60f8      	str	r0, [r7, #12]
 800d230:	60b9      	str	r1, [r7, #8]
 800d232:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	4a07      	ldr	r2, [pc, #28]	; (800d254 <vApplicationGetIdleTaskMemory+0x2c>)
 800d238:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800d23a:	68bb      	ldr	r3, [r7, #8]
 800d23c:	4a06      	ldr	r2, [pc, #24]	; (800d258 <vApplicationGetIdleTaskMemory+0x30>)
 800d23e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800d240:	687b      	ldr	r3, [r7, #4]
 800d242:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d246:	601a      	str	r2, [r3, #0]
}
 800d248:	bf00      	nop
 800d24a:	3714      	adds	r7, #20
 800d24c:	46bd      	mov	sp, r7
 800d24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d252:	4770      	bx	lr
 800d254:	20000868 	.word	0x20000868
 800d258:	200008c4 	.word	0x200008c4

0800d25c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800d25c:	b480      	push	{r7}
 800d25e:	b085      	sub	sp, #20
 800d260:	af00      	add	r7, sp, #0
 800d262:	60f8      	str	r0, [r7, #12]
 800d264:	60b9      	str	r1, [r7, #8]
 800d266:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	4a07      	ldr	r2, [pc, #28]	; (800d288 <vApplicationGetTimerTaskMemory+0x2c>)
 800d26c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800d26e:	68bb      	ldr	r3, [r7, #8]
 800d270:	4a06      	ldr	r2, [pc, #24]	; (800d28c <vApplicationGetTimerTaskMemory+0x30>)
 800d272:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800d27a:	601a      	str	r2, [r3, #0]
}
 800d27c:	bf00      	nop
 800d27e:	3714      	adds	r7, #20
 800d280:	46bd      	mov	sp, r7
 800d282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d286:	4770      	bx	lr
 800d288:	200010c4 	.word	0x200010c4
 800d28c:	20001120 	.word	0x20001120

0800d290 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d290:	b480      	push	{r7}
 800d292:	b083      	sub	sp, #12
 800d294:	af00      	add	r7, sp, #0
 800d296:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	f103 0208 	add.w	r2, r3, #8
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d2a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	f103 0208 	add.w	r2, r3, #8
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	f103 0208 	add.w	r2, r3, #8
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	2200      	movs	r2, #0
 800d2c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d2c4:	bf00      	nop
 800d2c6:	370c      	adds	r7, #12
 800d2c8:	46bd      	mov	sp, r7
 800d2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ce:	4770      	bx	lr

0800d2d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d2d0:	b480      	push	{r7}
 800d2d2:	b083      	sub	sp, #12
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	2200      	movs	r2, #0
 800d2dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d2de:	bf00      	nop
 800d2e0:	370c      	adds	r7, #12
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e8:	4770      	bx	lr

0800d2ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d2ea:	b480      	push	{r7}
 800d2ec:	b085      	sub	sp, #20
 800d2ee:	af00      	add	r7, sp, #0
 800d2f0:	6078      	str	r0, [r7, #4]
 800d2f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	685b      	ldr	r3, [r3, #4]
 800d2f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d2fa:	683b      	ldr	r3, [r7, #0]
 800d2fc:	68fa      	ldr	r2, [r7, #12]
 800d2fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	689a      	ldr	r2, [r3, #8]
 800d304:	683b      	ldr	r3, [r7, #0]
 800d306:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	689b      	ldr	r3, [r3, #8]
 800d30c:	683a      	ldr	r2, [r7, #0]
 800d30e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	683a      	ldr	r2, [r7, #0]
 800d314:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d316:	683b      	ldr	r3, [r7, #0]
 800d318:	687a      	ldr	r2, [r7, #4]
 800d31a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	1c5a      	adds	r2, r3, #1
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	601a      	str	r2, [r3, #0]
}
 800d326:	bf00      	nop
 800d328:	3714      	adds	r7, #20
 800d32a:	46bd      	mov	sp, r7
 800d32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d330:	4770      	bx	lr

0800d332 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d332:	b480      	push	{r7}
 800d334:	b085      	sub	sp, #20
 800d336:	af00      	add	r7, sp, #0
 800d338:	6078      	str	r0, [r7, #4]
 800d33a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d342:	68bb      	ldr	r3, [r7, #8]
 800d344:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d348:	d103      	bne.n	800d352 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	691b      	ldr	r3, [r3, #16]
 800d34e:	60fb      	str	r3, [r7, #12]
 800d350:	e00c      	b.n	800d36c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	3308      	adds	r3, #8
 800d356:	60fb      	str	r3, [r7, #12]
 800d358:	e002      	b.n	800d360 <vListInsert+0x2e>
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	685b      	ldr	r3, [r3, #4]
 800d35e:	60fb      	str	r3, [r7, #12]
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	685b      	ldr	r3, [r3, #4]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	68ba      	ldr	r2, [r7, #8]
 800d368:	429a      	cmp	r2, r3
 800d36a:	d2f6      	bcs.n	800d35a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	685a      	ldr	r2, [r3, #4]
 800d370:	683b      	ldr	r3, [r7, #0]
 800d372:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d374:	683b      	ldr	r3, [r7, #0]
 800d376:	685b      	ldr	r3, [r3, #4]
 800d378:	683a      	ldr	r2, [r7, #0]
 800d37a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d37c:	683b      	ldr	r3, [r7, #0]
 800d37e:	68fa      	ldr	r2, [r7, #12]
 800d380:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	683a      	ldr	r2, [r7, #0]
 800d386:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d388:	683b      	ldr	r3, [r7, #0]
 800d38a:	687a      	ldr	r2, [r7, #4]
 800d38c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	1c5a      	adds	r2, r3, #1
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	601a      	str	r2, [r3, #0]
}
 800d398:	bf00      	nop
 800d39a:	3714      	adds	r7, #20
 800d39c:	46bd      	mov	sp, r7
 800d39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3a2:	4770      	bx	lr

0800d3a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d3a4:	b480      	push	{r7}
 800d3a6:	b085      	sub	sp, #20
 800d3a8:	af00      	add	r7, sp, #0
 800d3aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	691b      	ldr	r3, [r3, #16]
 800d3b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	685b      	ldr	r3, [r3, #4]
 800d3b6:	687a      	ldr	r2, [r7, #4]
 800d3b8:	6892      	ldr	r2, [r2, #8]
 800d3ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	689b      	ldr	r3, [r3, #8]
 800d3c0:	687a      	ldr	r2, [r7, #4]
 800d3c2:	6852      	ldr	r2, [r2, #4]
 800d3c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	685b      	ldr	r3, [r3, #4]
 800d3ca:	687a      	ldr	r2, [r7, #4]
 800d3cc:	429a      	cmp	r2, r3
 800d3ce:	d103      	bne.n	800d3d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	689a      	ldr	r2, [r3, #8]
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	2200      	movs	r2, #0
 800d3dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	1e5a      	subs	r2, r3, #1
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	681b      	ldr	r3, [r3, #0]
}
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	3714      	adds	r7, #20
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f6:	4770      	bx	lr

0800d3f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d3f8:	b580      	push	{r7, lr}
 800d3fa:	b084      	sub	sp, #16
 800d3fc:	af00      	add	r7, sp, #0
 800d3fe:	6078      	str	r0, [r7, #4]
 800d400:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d10a      	bne.n	800d422 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d40c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d410:	f383 8811 	msr	BASEPRI, r3
 800d414:	f3bf 8f6f 	isb	sy
 800d418:	f3bf 8f4f 	dsb	sy
 800d41c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800d41e:	bf00      	nop
 800d420:	e7fe      	b.n	800d420 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800d422:	f002 f8cf 	bl	800f5c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	681a      	ldr	r2, [r3, #0]
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d42e:	68f9      	ldr	r1, [r7, #12]
 800d430:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d432:	fb01 f303 	mul.w	r3, r1, r3
 800d436:	441a      	add	r2, r3
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	2200      	movs	r2, #0
 800d440:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	681a      	ldr	r2, [r3, #0]
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	681a      	ldr	r2, [r3, #0]
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d452:	3b01      	subs	r3, #1
 800d454:	68f9      	ldr	r1, [r7, #12]
 800d456:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d458:	fb01 f303 	mul.w	r3, r1, r3
 800d45c:	441a      	add	r2, r3
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	22ff      	movs	r2, #255	; 0xff
 800d466:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	22ff      	movs	r2, #255	; 0xff
 800d46e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d472:	683b      	ldr	r3, [r7, #0]
 800d474:	2b00      	cmp	r3, #0
 800d476:	d114      	bne.n	800d4a2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	691b      	ldr	r3, [r3, #16]
 800d47c:	2b00      	cmp	r3, #0
 800d47e:	d01a      	beq.n	800d4b6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	3310      	adds	r3, #16
 800d484:	4618      	mov	r0, r3
 800d486:	f001 f981 	bl	800e78c <xTaskRemoveFromEventList>
 800d48a:	4603      	mov	r3, r0
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d012      	beq.n	800d4b6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d490:	4b0c      	ldr	r3, [pc, #48]	; (800d4c4 <xQueueGenericReset+0xcc>)
 800d492:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d496:	601a      	str	r2, [r3, #0]
 800d498:	f3bf 8f4f 	dsb	sy
 800d49c:	f3bf 8f6f 	isb	sy
 800d4a0:	e009      	b.n	800d4b6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	3310      	adds	r3, #16
 800d4a6:	4618      	mov	r0, r3
 800d4a8:	f7ff fef2 	bl	800d290 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	3324      	adds	r3, #36	; 0x24
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	f7ff feed 	bl	800d290 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d4b6:	f002 f8b5 	bl	800f624 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d4ba:	2301      	movs	r3, #1
}
 800d4bc:	4618      	mov	r0, r3
 800d4be:	3710      	adds	r7, #16
 800d4c0:	46bd      	mov	sp, r7
 800d4c2:	bd80      	pop	{r7, pc}
 800d4c4:	e000ed04 	.word	0xe000ed04

0800d4c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b08e      	sub	sp, #56	; 0x38
 800d4cc:	af02      	add	r7, sp, #8
 800d4ce:	60f8      	str	r0, [r7, #12]
 800d4d0:	60b9      	str	r1, [r7, #8]
 800d4d2:	607a      	str	r2, [r7, #4]
 800d4d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d10a      	bne.n	800d4f2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800d4dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4e0:	f383 8811 	msr	BASEPRI, r3
 800d4e4:	f3bf 8f6f 	isb	sy
 800d4e8:	f3bf 8f4f 	dsb	sy
 800d4ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d4ee:	bf00      	nop
 800d4f0:	e7fe      	b.n	800d4f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d4f2:	683b      	ldr	r3, [r7, #0]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d10a      	bne.n	800d50e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800d4f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4fc:	f383 8811 	msr	BASEPRI, r3
 800d500:	f3bf 8f6f 	isb	sy
 800d504:	f3bf 8f4f 	dsb	sy
 800d508:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d50a:	bf00      	nop
 800d50c:	e7fe      	b.n	800d50c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	2b00      	cmp	r3, #0
 800d512:	d002      	beq.n	800d51a <xQueueGenericCreateStatic+0x52>
 800d514:	68bb      	ldr	r3, [r7, #8]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d001      	beq.n	800d51e <xQueueGenericCreateStatic+0x56>
 800d51a:	2301      	movs	r3, #1
 800d51c:	e000      	b.n	800d520 <xQueueGenericCreateStatic+0x58>
 800d51e:	2300      	movs	r3, #0
 800d520:	2b00      	cmp	r3, #0
 800d522:	d10a      	bne.n	800d53a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800d524:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d528:	f383 8811 	msr	BASEPRI, r3
 800d52c:	f3bf 8f6f 	isb	sy
 800d530:	f3bf 8f4f 	dsb	sy
 800d534:	623b      	str	r3, [r7, #32]
}
 800d536:	bf00      	nop
 800d538:	e7fe      	b.n	800d538 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d53a:	687b      	ldr	r3, [r7, #4]
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d102      	bne.n	800d546 <xQueueGenericCreateStatic+0x7e>
 800d540:	68bb      	ldr	r3, [r7, #8]
 800d542:	2b00      	cmp	r3, #0
 800d544:	d101      	bne.n	800d54a <xQueueGenericCreateStatic+0x82>
 800d546:	2301      	movs	r3, #1
 800d548:	e000      	b.n	800d54c <xQueueGenericCreateStatic+0x84>
 800d54a:	2300      	movs	r3, #0
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d10a      	bne.n	800d566 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800d550:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d554:	f383 8811 	msr	BASEPRI, r3
 800d558:	f3bf 8f6f 	isb	sy
 800d55c:	f3bf 8f4f 	dsb	sy
 800d560:	61fb      	str	r3, [r7, #28]
}
 800d562:	bf00      	nop
 800d564:	e7fe      	b.n	800d564 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d566:	2350      	movs	r3, #80	; 0x50
 800d568:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d56a:	697b      	ldr	r3, [r7, #20]
 800d56c:	2b50      	cmp	r3, #80	; 0x50
 800d56e:	d00a      	beq.n	800d586 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800d570:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d574:	f383 8811 	msr	BASEPRI, r3
 800d578:	f3bf 8f6f 	isb	sy
 800d57c:	f3bf 8f4f 	dsb	sy
 800d580:	61bb      	str	r3, [r7, #24]
}
 800d582:	bf00      	nop
 800d584:	e7fe      	b.n	800d584 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d586:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d588:	683b      	ldr	r3, [r7, #0]
 800d58a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d58c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d00d      	beq.n	800d5ae <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d594:	2201      	movs	r2, #1
 800d596:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d59a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d59e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5a0:	9300      	str	r3, [sp, #0]
 800d5a2:	4613      	mov	r3, r2
 800d5a4:	687a      	ldr	r2, [r7, #4]
 800d5a6:	68b9      	ldr	r1, [r7, #8]
 800d5a8:	68f8      	ldr	r0, [r7, #12]
 800d5aa:	f000 f805 	bl	800d5b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d5ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	3730      	adds	r7, #48	; 0x30
 800d5b4:	46bd      	mov	sp, r7
 800d5b6:	bd80      	pop	{r7, pc}

0800d5b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b084      	sub	sp, #16
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	60f8      	str	r0, [r7, #12]
 800d5c0:	60b9      	str	r1, [r7, #8]
 800d5c2:	607a      	str	r2, [r7, #4]
 800d5c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d5c6:	68bb      	ldr	r3, [r7, #8]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d103      	bne.n	800d5d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d5cc:	69bb      	ldr	r3, [r7, #24]
 800d5ce:	69ba      	ldr	r2, [r7, #24]
 800d5d0:	601a      	str	r2, [r3, #0]
 800d5d2:	e002      	b.n	800d5da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d5d4:	69bb      	ldr	r3, [r7, #24]
 800d5d6:	687a      	ldr	r2, [r7, #4]
 800d5d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d5da:	69bb      	ldr	r3, [r7, #24]
 800d5dc:	68fa      	ldr	r2, [r7, #12]
 800d5de:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d5e0:	69bb      	ldr	r3, [r7, #24]
 800d5e2:	68ba      	ldr	r2, [r7, #8]
 800d5e4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d5e6:	2101      	movs	r1, #1
 800d5e8:	69b8      	ldr	r0, [r7, #24]
 800d5ea:	f7ff ff05 	bl	800d3f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800d5ee:	69bb      	ldr	r3, [r7, #24]
 800d5f0:	78fa      	ldrb	r2, [r7, #3]
 800d5f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d5f6:	bf00      	nop
 800d5f8:	3710      	adds	r7, #16
 800d5fa:	46bd      	mov	sp, r7
 800d5fc:	bd80      	pop	{r7, pc}
	...

0800d600 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d600:	b580      	push	{r7, lr}
 800d602:	b08e      	sub	sp, #56	; 0x38
 800d604:	af00      	add	r7, sp, #0
 800d606:	60f8      	str	r0, [r7, #12]
 800d608:	60b9      	str	r1, [r7, #8]
 800d60a:	607a      	str	r2, [r7, #4]
 800d60c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d60e:	2300      	movs	r3, #0
 800d610:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d10a      	bne.n	800d632 <xQueueGenericSend+0x32>
	__asm volatile
 800d61c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d620:	f383 8811 	msr	BASEPRI, r3
 800d624:	f3bf 8f6f 	isb	sy
 800d628:	f3bf 8f4f 	dsb	sy
 800d62c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d62e:	bf00      	nop
 800d630:	e7fe      	b.n	800d630 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d632:	68bb      	ldr	r3, [r7, #8]
 800d634:	2b00      	cmp	r3, #0
 800d636:	d103      	bne.n	800d640 <xQueueGenericSend+0x40>
 800d638:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d63a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d101      	bne.n	800d644 <xQueueGenericSend+0x44>
 800d640:	2301      	movs	r3, #1
 800d642:	e000      	b.n	800d646 <xQueueGenericSend+0x46>
 800d644:	2300      	movs	r3, #0
 800d646:	2b00      	cmp	r3, #0
 800d648:	d10a      	bne.n	800d660 <xQueueGenericSend+0x60>
	__asm volatile
 800d64a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d64e:	f383 8811 	msr	BASEPRI, r3
 800d652:	f3bf 8f6f 	isb	sy
 800d656:	f3bf 8f4f 	dsb	sy
 800d65a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d65c:	bf00      	nop
 800d65e:	e7fe      	b.n	800d65e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	2b02      	cmp	r3, #2
 800d664:	d103      	bne.n	800d66e <xQueueGenericSend+0x6e>
 800d666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d66a:	2b01      	cmp	r3, #1
 800d66c:	d101      	bne.n	800d672 <xQueueGenericSend+0x72>
 800d66e:	2301      	movs	r3, #1
 800d670:	e000      	b.n	800d674 <xQueueGenericSend+0x74>
 800d672:	2300      	movs	r3, #0
 800d674:	2b00      	cmp	r3, #0
 800d676:	d10a      	bne.n	800d68e <xQueueGenericSend+0x8e>
	__asm volatile
 800d678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d67c:	f383 8811 	msr	BASEPRI, r3
 800d680:	f3bf 8f6f 	isb	sy
 800d684:	f3bf 8f4f 	dsb	sy
 800d688:	623b      	str	r3, [r7, #32]
}
 800d68a:	bf00      	nop
 800d68c:	e7fe      	b.n	800d68c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d68e:	f001 fa3b 	bl	800eb08 <xTaskGetSchedulerState>
 800d692:	4603      	mov	r3, r0
 800d694:	2b00      	cmp	r3, #0
 800d696:	d102      	bne.n	800d69e <xQueueGenericSend+0x9e>
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2b00      	cmp	r3, #0
 800d69c:	d101      	bne.n	800d6a2 <xQueueGenericSend+0xa2>
 800d69e:	2301      	movs	r3, #1
 800d6a0:	e000      	b.n	800d6a4 <xQueueGenericSend+0xa4>
 800d6a2:	2300      	movs	r3, #0
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d10a      	bne.n	800d6be <xQueueGenericSend+0xbe>
	__asm volatile
 800d6a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6ac:	f383 8811 	msr	BASEPRI, r3
 800d6b0:	f3bf 8f6f 	isb	sy
 800d6b4:	f3bf 8f4f 	dsb	sy
 800d6b8:	61fb      	str	r3, [r7, #28]
}
 800d6ba:	bf00      	nop
 800d6bc:	e7fe      	b.n	800d6bc <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d6be:	f001 ff81 	bl	800f5c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d6c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d6ca:	429a      	cmp	r2, r3
 800d6cc:	d302      	bcc.n	800d6d4 <xQueueGenericSend+0xd4>
 800d6ce:	683b      	ldr	r3, [r7, #0]
 800d6d0:	2b02      	cmp	r3, #2
 800d6d2:	d129      	bne.n	800d728 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d6d4:	683a      	ldr	r2, [r7, #0]
 800d6d6:	68b9      	ldr	r1, [r7, #8]
 800d6d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d6da:	f000 fa0b 	bl	800daf4 <prvCopyDataToQueue>
 800d6de:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d6e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d010      	beq.n	800d70a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d6e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6ea:	3324      	adds	r3, #36	; 0x24
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	f001 f84d 	bl	800e78c <xTaskRemoveFromEventList>
 800d6f2:	4603      	mov	r3, r0
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d013      	beq.n	800d720 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d6f8:	4b3f      	ldr	r3, [pc, #252]	; (800d7f8 <xQueueGenericSend+0x1f8>)
 800d6fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6fe:	601a      	str	r2, [r3, #0]
 800d700:	f3bf 8f4f 	dsb	sy
 800d704:	f3bf 8f6f 	isb	sy
 800d708:	e00a      	b.n	800d720 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d70a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d007      	beq.n	800d720 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d710:	4b39      	ldr	r3, [pc, #228]	; (800d7f8 <xQueueGenericSend+0x1f8>)
 800d712:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d716:	601a      	str	r2, [r3, #0]
 800d718:	f3bf 8f4f 	dsb	sy
 800d71c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d720:	f001 ff80 	bl	800f624 <vPortExitCritical>
				return pdPASS;
 800d724:	2301      	movs	r3, #1
 800d726:	e063      	b.n	800d7f0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d103      	bne.n	800d736 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d72e:	f001 ff79 	bl	800f624 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d732:	2300      	movs	r3, #0
 800d734:	e05c      	b.n	800d7f0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d736:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d106      	bne.n	800d74a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d73c:	f107 0314 	add.w	r3, r7, #20
 800d740:	4618      	mov	r0, r3
 800d742:	f001 f887 	bl	800e854 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d746:	2301      	movs	r3, #1
 800d748:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d74a:	f001 ff6b 	bl	800f624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d74e:	f000 fdf9 	bl	800e344 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d752:	f001 ff37 	bl	800f5c4 <vPortEnterCritical>
 800d756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d758:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d75c:	b25b      	sxtb	r3, r3
 800d75e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d762:	d103      	bne.n	800d76c <xQueueGenericSend+0x16c>
 800d764:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d766:	2200      	movs	r2, #0
 800d768:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d76c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d76e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d772:	b25b      	sxtb	r3, r3
 800d774:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d778:	d103      	bne.n	800d782 <xQueueGenericSend+0x182>
 800d77a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d77c:	2200      	movs	r2, #0
 800d77e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d782:	f001 ff4f 	bl	800f624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d786:	1d3a      	adds	r2, r7, #4
 800d788:	f107 0314 	add.w	r3, r7, #20
 800d78c:	4611      	mov	r1, r2
 800d78e:	4618      	mov	r0, r3
 800d790:	f001 f876 	bl	800e880 <xTaskCheckForTimeOut>
 800d794:	4603      	mov	r3, r0
 800d796:	2b00      	cmp	r3, #0
 800d798:	d124      	bne.n	800d7e4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d79a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d79c:	f000 faa2 	bl	800dce4 <prvIsQueueFull>
 800d7a0:	4603      	mov	r3, r0
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d018      	beq.n	800d7d8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d7a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7a8:	3310      	adds	r3, #16
 800d7aa:	687a      	ldr	r2, [r7, #4]
 800d7ac:	4611      	mov	r1, r2
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f000 ff9c 	bl	800e6ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d7b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d7b6:	f000 fa2d 	bl	800dc14 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d7ba:	f000 fdd1 	bl	800e360 <xTaskResumeAll>
 800d7be:	4603      	mov	r3, r0
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	f47f af7c 	bne.w	800d6be <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800d7c6:	4b0c      	ldr	r3, [pc, #48]	; (800d7f8 <xQueueGenericSend+0x1f8>)
 800d7c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7cc:	601a      	str	r2, [r3, #0]
 800d7ce:	f3bf 8f4f 	dsb	sy
 800d7d2:	f3bf 8f6f 	isb	sy
 800d7d6:	e772      	b.n	800d6be <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d7d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d7da:	f000 fa1b 	bl	800dc14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d7de:	f000 fdbf 	bl	800e360 <xTaskResumeAll>
 800d7e2:	e76c      	b.n	800d6be <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d7e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d7e6:	f000 fa15 	bl	800dc14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d7ea:	f000 fdb9 	bl	800e360 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d7ee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	3738      	adds	r7, #56	; 0x38
 800d7f4:	46bd      	mov	sp, r7
 800d7f6:	bd80      	pop	{r7, pc}
 800d7f8:	e000ed04 	.word	0xe000ed04

0800d7fc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d7fc:	b580      	push	{r7, lr}
 800d7fe:	b090      	sub	sp, #64	; 0x40
 800d800:	af00      	add	r7, sp, #0
 800d802:	60f8      	str	r0, [r7, #12]
 800d804:	60b9      	str	r1, [r7, #8]
 800d806:	607a      	str	r2, [r7, #4]
 800d808:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d80a:	68fb      	ldr	r3, [r7, #12]
 800d80c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800d80e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d810:	2b00      	cmp	r3, #0
 800d812:	d10a      	bne.n	800d82a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800d814:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d818:	f383 8811 	msr	BASEPRI, r3
 800d81c:	f3bf 8f6f 	isb	sy
 800d820:	f3bf 8f4f 	dsb	sy
 800d824:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800d826:	bf00      	nop
 800d828:	e7fe      	b.n	800d828 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d82a:	68bb      	ldr	r3, [r7, #8]
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d103      	bne.n	800d838 <xQueueGenericSendFromISR+0x3c>
 800d830:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d832:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d834:	2b00      	cmp	r3, #0
 800d836:	d101      	bne.n	800d83c <xQueueGenericSendFromISR+0x40>
 800d838:	2301      	movs	r3, #1
 800d83a:	e000      	b.n	800d83e <xQueueGenericSendFromISR+0x42>
 800d83c:	2300      	movs	r3, #0
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d10a      	bne.n	800d858 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800d842:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d846:	f383 8811 	msr	BASEPRI, r3
 800d84a:	f3bf 8f6f 	isb	sy
 800d84e:	f3bf 8f4f 	dsb	sy
 800d852:	627b      	str	r3, [r7, #36]	; 0x24
}
 800d854:	bf00      	nop
 800d856:	e7fe      	b.n	800d856 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	2b02      	cmp	r3, #2
 800d85c:	d103      	bne.n	800d866 <xQueueGenericSendFromISR+0x6a>
 800d85e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d862:	2b01      	cmp	r3, #1
 800d864:	d101      	bne.n	800d86a <xQueueGenericSendFromISR+0x6e>
 800d866:	2301      	movs	r3, #1
 800d868:	e000      	b.n	800d86c <xQueueGenericSendFromISR+0x70>
 800d86a:	2300      	movs	r3, #0
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d10a      	bne.n	800d886 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800d870:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d874:	f383 8811 	msr	BASEPRI, r3
 800d878:	f3bf 8f6f 	isb	sy
 800d87c:	f3bf 8f4f 	dsb	sy
 800d880:	623b      	str	r3, [r7, #32]
}
 800d882:	bf00      	nop
 800d884:	e7fe      	b.n	800d884 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d886:	f001 ff7f 	bl	800f788 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d88a:	f3ef 8211 	mrs	r2, BASEPRI
 800d88e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d892:	f383 8811 	msr	BASEPRI, r3
 800d896:	f3bf 8f6f 	isb	sy
 800d89a:	f3bf 8f4f 	dsb	sy
 800d89e:	61fa      	str	r2, [r7, #28]
 800d8a0:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d8a2:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d8a4:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d8a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d8aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d8ae:	429a      	cmp	r2, r3
 800d8b0:	d302      	bcc.n	800d8b8 <xQueueGenericSendFromISR+0xbc>
 800d8b2:	683b      	ldr	r3, [r7, #0]
 800d8b4:	2b02      	cmp	r3, #2
 800d8b6:	d12f      	bne.n	800d918 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d8b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8ba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d8be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d8c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8c6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d8c8:	683a      	ldr	r2, [r7, #0]
 800d8ca:	68b9      	ldr	r1, [r7, #8]
 800d8cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d8ce:	f000 f911 	bl	800daf4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d8d2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800d8d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d8da:	d112      	bne.n	800d902 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d8dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	d016      	beq.n	800d912 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d8e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d8e6:	3324      	adds	r3, #36	; 0x24
 800d8e8:	4618      	mov	r0, r3
 800d8ea:	f000 ff4f 	bl	800e78c <xTaskRemoveFromEventList>
 800d8ee:	4603      	mov	r3, r0
 800d8f0:	2b00      	cmp	r3, #0
 800d8f2:	d00e      	beq.n	800d912 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	d00b      	beq.n	800d912 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	2201      	movs	r2, #1
 800d8fe:	601a      	str	r2, [r3, #0]
 800d900:	e007      	b.n	800d912 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d902:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800d906:	3301      	adds	r3, #1
 800d908:	b2db      	uxtb	r3, r3
 800d90a:	b25a      	sxtb	r2, r3
 800d90c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d90e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d912:	2301      	movs	r3, #1
 800d914:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800d916:	e001      	b.n	800d91c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d918:	2300      	movs	r3, #0
 800d91a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d91c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d91e:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d920:	697b      	ldr	r3, [r7, #20]
 800d922:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800d926:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d928:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800d92a:	4618      	mov	r0, r3
 800d92c:	3740      	adds	r7, #64	; 0x40
 800d92e:	46bd      	mov	sp, r7
 800d930:	bd80      	pop	{r7, pc}
	...

0800d934 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d934:	b580      	push	{r7, lr}
 800d936:	b08c      	sub	sp, #48	; 0x30
 800d938:	af00      	add	r7, sp, #0
 800d93a:	60f8      	str	r0, [r7, #12]
 800d93c:	60b9      	str	r1, [r7, #8]
 800d93e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d940:	2300      	movs	r3, #0
 800d942:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d94a:	2b00      	cmp	r3, #0
 800d94c:	d10a      	bne.n	800d964 <xQueueReceive+0x30>
	__asm volatile
 800d94e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d952:	f383 8811 	msr	BASEPRI, r3
 800d956:	f3bf 8f6f 	isb	sy
 800d95a:	f3bf 8f4f 	dsb	sy
 800d95e:	623b      	str	r3, [r7, #32]
}
 800d960:	bf00      	nop
 800d962:	e7fe      	b.n	800d962 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d964:	68bb      	ldr	r3, [r7, #8]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d103      	bne.n	800d972 <xQueueReceive+0x3e>
 800d96a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d96c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d101      	bne.n	800d976 <xQueueReceive+0x42>
 800d972:	2301      	movs	r3, #1
 800d974:	e000      	b.n	800d978 <xQueueReceive+0x44>
 800d976:	2300      	movs	r3, #0
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d10a      	bne.n	800d992 <xQueueReceive+0x5e>
	__asm volatile
 800d97c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d980:	f383 8811 	msr	BASEPRI, r3
 800d984:	f3bf 8f6f 	isb	sy
 800d988:	f3bf 8f4f 	dsb	sy
 800d98c:	61fb      	str	r3, [r7, #28]
}
 800d98e:	bf00      	nop
 800d990:	e7fe      	b.n	800d990 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d992:	f001 f8b9 	bl	800eb08 <xTaskGetSchedulerState>
 800d996:	4603      	mov	r3, r0
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d102      	bne.n	800d9a2 <xQueueReceive+0x6e>
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d101      	bne.n	800d9a6 <xQueueReceive+0x72>
 800d9a2:	2301      	movs	r3, #1
 800d9a4:	e000      	b.n	800d9a8 <xQueueReceive+0x74>
 800d9a6:	2300      	movs	r3, #0
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d10a      	bne.n	800d9c2 <xQueueReceive+0x8e>
	__asm volatile
 800d9ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9b0:	f383 8811 	msr	BASEPRI, r3
 800d9b4:	f3bf 8f6f 	isb	sy
 800d9b8:	f3bf 8f4f 	dsb	sy
 800d9bc:	61bb      	str	r3, [r7, #24]
}
 800d9be:	bf00      	nop
 800d9c0:	e7fe      	b.n	800d9c0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d9c2:	f001 fdff 	bl	800f5c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d9c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9ca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d9cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d01f      	beq.n	800da12 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d9d2:	68b9      	ldr	r1, [r7, #8]
 800d9d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d9d6:	f000 f8f7 	bl	800dbc8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d9da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d9dc:	1e5a      	subs	r2, r3, #1
 800d9de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9e0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d9e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9e4:	691b      	ldr	r3, [r3, #16]
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d00f      	beq.n	800da0a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d9ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d9ec:	3310      	adds	r3, #16
 800d9ee:	4618      	mov	r0, r3
 800d9f0:	f000 fecc 	bl	800e78c <xTaskRemoveFromEventList>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d007      	beq.n	800da0a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d9fa:	4b3d      	ldr	r3, [pc, #244]	; (800daf0 <xQueueReceive+0x1bc>)
 800d9fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800da00:	601a      	str	r2, [r3, #0]
 800da02:	f3bf 8f4f 	dsb	sy
 800da06:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800da0a:	f001 fe0b 	bl	800f624 <vPortExitCritical>
				return pdPASS;
 800da0e:	2301      	movs	r3, #1
 800da10:	e069      	b.n	800dae6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d103      	bne.n	800da20 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800da18:	f001 fe04 	bl	800f624 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800da1c:	2300      	movs	r3, #0
 800da1e:	e062      	b.n	800dae6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800da20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800da22:	2b00      	cmp	r3, #0
 800da24:	d106      	bne.n	800da34 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800da26:	f107 0310 	add.w	r3, r7, #16
 800da2a:	4618      	mov	r0, r3
 800da2c:	f000 ff12 	bl	800e854 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800da30:	2301      	movs	r3, #1
 800da32:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800da34:	f001 fdf6 	bl	800f624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800da38:	f000 fc84 	bl	800e344 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800da3c:	f001 fdc2 	bl	800f5c4 <vPortEnterCritical>
 800da40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da42:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800da46:	b25b      	sxtb	r3, r3
 800da48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800da4c:	d103      	bne.n	800da56 <xQueueReceive+0x122>
 800da4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da50:	2200      	movs	r2, #0
 800da52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800da56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da58:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800da5c:	b25b      	sxtb	r3, r3
 800da5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800da62:	d103      	bne.n	800da6c <xQueueReceive+0x138>
 800da64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da66:	2200      	movs	r2, #0
 800da68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800da6c:	f001 fdda 	bl	800f624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800da70:	1d3a      	adds	r2, r7, #4
 800da72:	f107 0310 	add.w	r3, r7, #16
 800da76:	4611      	mov	r1, r2
 800da78:	4618      	mov	r0, r3
 800da7a:	f000 ff01 	bl	800e880 <xTaskCheckForTimeOut>
 800da7e:	4603      	mov	r3, r0
 800da80:	2b00      	cmp	r3, #0
 800da82:	d123      	bne.n	800dacc <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800da84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800da86:	f000 f917 	bl	800dcb8 <prvIsQueueEmpty>
 800da8a:	4603      	mov	r3, r0
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d017      	beq.n	800dac0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800da90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da92:	3324      	adds	r3, #36	; 0x24
 800da94:	687a      	ldr	r2, [r7, #4]
 800da96:	4611      	mov	r1, r2
 800da98:	4618      	mov	r0, r3
 800da9a:	f000 fe27 	bl	800e6ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800da9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800daa0:	f000 f8b8 	bl	800dc14 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800daa4:	f000 fc5c 	bl	800e360 <xTaskResumeAll>
 800daa8:	4603      	mov	r3, r0
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d189      	bne.n	800d9c2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800daae:	4b10      	ldr	r3, [pc, #64]	; (800daf0 <xQueueReceive+0x1bc>)
 800dab0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dab4:	601a      	str	r2, [r3, #0]
 800dab6:	f3bf 8f4f 	dsb	sy
 800daba:	f3bf 8f6f 	isb	sy
 800dabe:	e780      	b.n	800d9c2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800dac0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dac2:	f000 f8a7 	bl	800dc14 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800dac6:	f000 fc4b 	bl	800e360 <xTaskResumeAll>
 800daca:	e77a      	b.n	800d9c2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800dacc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dace:	f000 f8a1 	bl	800dc14 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800dad2:	f000 fc45 	bl	800e360 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800dad6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800dad8:	f000 f8ee 	bl	800dcb8 <prvIsQueueEmpty>
 800dadc:	4603      	mov	r3, r0
 800dade:	2b00      	cmp	r3, #0
 800dae0:	f43f af6f 	beq.w	800d9c2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800dae4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800dae6:	4618      	mov	r0, r3
 800dae8:	3730      	adds	r7, #48	; 0x30
 800daea:	46bd      	mov	sp, r7
 800daec:	bd80      	pop	{r7, pc}
 800daee:	bf00      	nop
 800daf0:	e000ed04 	.word	0xe000ed04

0800daf4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800daf4:	b580      	push	{r7, lr}
 800daf6:	b086      	sub	sp, #24
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	60f8      	str	r0, [r7, #12]
 800dafc:	60b9      	str	r1, [r7, #8]
 800dafe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800db00:	2300      	movs	r3, #0
 800db02:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db08:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d10d      	bne.n	800db2e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	2b00      	cmp	r3, #0
 800db18:	d14d      	bne.n	800dbb6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	689b      	ldr	r3, [r3, #8]
 800db1e:	4618      	mov	r0, r3
 800db20:	f001 f810 	bl	800eb44 <xTaskPriorityDisinherit>
 800db24:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800db26:	68fb      	ldr	r3, [r7, #12]
 800db28:	2200      	movs	r2, #0
 800db2a:	609a      	str	r2, [r3, #8]
 800db2c:	e043      	b.n	800dbb6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d119      	bne.n	800db68 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	6858      	ldr	r0, [r3, #4]
 800db38:	68fb      	ldr	r3, [r7, #12]
 800db3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db3c:	461a      	mov	r2, r3
 800db3e:	68b9      	ldr	r1, [r7, #8]
 800db40:	f002 f876 	bl	800fc30 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800db44:	68fb      	ldr	r3, [r7, #12]
 800db46:	685a      	ldr	r2, [r3, #4]
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db4c:	441a      	add	r2, r3
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	685a      	ldr	r2, [r3, #4]
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	689b      	ldr	r3, [r3, #8]
 800db5a:	429a      	cmp	r2, r3
 800db5c:	d32b      	bcc.n	800dbb6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	681a      	ldr	r2, [r3, #0]
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	605a      	str	r2, [r3, #4]
 800db66:	e026      	b.n	800dbb6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	68d8      	ldr	r0, [r3, #12]
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db70:	461a      	mov	r2, r3
 800db72:	68b9      	ldr	r1, [r7, #8]
 800db74:	f002 f85c 	bl	800fc30 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	68da      	ldr	r2, [r3, #12]
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db80:	425b      	negs	r3, r3
 800db82:	441a      	add	r2, r3
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	68da      	ldr	r2, [r3, #12]
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	429a      	cmp	r2, r3
 800db92:	d207      	bcs.n	800dba4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	689a      	ldr	r2, [r3, #8]
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db9c:	425b      	negs	r3, r3
 800db9e:	441a      	add	r2, r3
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	2b02      	cmp	r3, #2
 800dba8:	d105      	bne.n	800dbb6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dbaa:	693b      	ldr	r3, [r7, #16]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d002      	beq.n	800dbb6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800dbb0:	693b      	ldr	r3, [r7, #16]
 800dbb2:	3b01      	subs	r3, #1
 800dbb4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dbb6:	693b      	ldr	r3, [r7, #16]
 800dbb8:	1c5a      	adds	r2, r3, #1
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800dbbe:	697b      	ldr	r3, [r7, #20]
}
 800dbc0:	4618      	mov	r0, r3
 800dbc2:	3718      	adds	r7, #24
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}

0800dbc8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b082      	sub	sp, #8
 800dbcc:	af00      	add	r7, sp, #0
 800dbce:	6078      	str	r0, [r7, #4]
 800dbd0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d018      	beq.n	800dc0c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	68da      	ldr	r2, [r3, #12]
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbe2:	441a      	add	r2, r3
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	68da      	ldr	r2, [r3, #12]
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	689b      	ldr	r3, [r3, #8]
 800dbf0:	429a      	cmp	r2, r3
 800dbf2:	d303      	bcc.n	800dbfc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	681a      	ldr	r2, [r3, #0]
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	68d9      	ldr	r1, [r3, #12]
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc04:	461a      	mov	r2, r3
 800dc06:	6838      	ldr	r0, [r7, #0]
 800dc08:	f002 f812 	bl	800fc30 <memcpy>
	}
}
 800dc0c:	bf00      	nop
 800dc0e:	3708      	adds	r7, #8
 800dc10:	46bd      	mov	sp, r7
 800dc12:	bd80      	pop	{r7, pc}

0800dc14 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800dc14:	b580      	push	{r7, lr}
 800dc16:	b084      	sub	sp, #16
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800dc1c:	f001 fcd2 	bl	800f5c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dc26:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dc28:	e011      	b.n	800dc4e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d012      	beq.n	800dc58 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	3324      	adds	r3, #36	; 0x24
 800dc36:	4618      	mov	r0, r3
 800dc38:	f000 fda8 	bl	800e78c <xTaskRemoveFromEventList>
 800dc3c:	4603      	mov	r3, r0
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d001      	beq.n	800dc46 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800dc42:	f000 fe7f 	bl	800e944 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800dc46:	7bfb      	ldrb	r3, [r7, #15]
 800dc48:	3b01      	subs	r3, #1
 800dc4a:	b2db      	uxtb	r3, r3
 800dc4c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dc4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	dce9      	bgt.n	800dc2a <prvUnlockQueue+0x16>
 800dc56:	e000      	b.n	800dc5a <prvUnlockQueue+0x46>
					break;
 800dc58:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	22ff      	movs	r2, #255	; 0xff
 800dc5e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800dc62:	f001 fcdf 	bl	800f624 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800dc66:	f001 fcad 	bl	800f5c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dc70:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dc72:	e011      	b.n	800dc98 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	691b      	ldr	r3, [r3, #16]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d012      	beq.n	800dca2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	3310      	adds	r3, #16
 800dc80:	4618      	mov	r0, r3
 800dc82:	f000 fd83 	bl	800e78c <xTaskRemoveFromEventList>
 800dc86:	4603      	mov	r3, r0
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d001      	beq.n	800dc90 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800dc8c:	f000 fe5a 	bl	800e944 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800dc90:	7bbb      	ldrb	r3, [r7, #14]
 800dc92:	3b01      	subs	r3, #1
 800dc94:	b2db      	uxtb	r3, r3
 800dc96:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dc98:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dc9c:	2b00      	cmp	r3, #0
 800dc9e:	dce9      	bgt.n	800dc74 <prvUnlockQueue+0x60>
 800dca0:	e000      	b.n	800dca4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800dca2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	22ff      	movs	r2, #255	; 0xff
 800dca8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800dcac:	f001 fcba 	bl	800f624 <vPortExitCritical>
}
 800dcb0:	bf00      	nop
 800dcb2:	3710      	adds	r7, #16
 800dcb4:	46bd      	mov	sp, r7
 800dcb6:	bd80      	pop	{r7, pc}

0800dcb8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800dcb8:	b580      	push	{r7, lr}
 800dcba:	b084      	sub	sp, #16
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dcc0:	f001 fc80 	bl	800f5c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	d102      	bne.n	800dcd2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800dccc:	2301      	movs	r3, #1
 800dcce:	60fb      	str	r3, [r7, #12]
 800dcd0:	e001      	b.n	800dcd6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dcd6:	f001 fca5 	bl	800f624 <vPortExitCritical>

	return xReturn;
 800dcda:	68fb      	ldr	r3, [r7, #12]
}
 800dcdc:	4618      	mov	r0, r3
 800dcde:	3710      	adds	r7, #16
 800dce0:	46bd      	mov	sp, r7
 800dce2:	bd80      	pop	{r7, pc}

0800dce4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800dce4:	b580      	push	{r7, lr}
 800dce6:	b084      	sub	sp, #16
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dcec:	f001 fc6a 	bl	800f5c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dcf8:	429a      	cmp	r2, r3
 800dcfa:	d102      	bne.n	800dd02 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800dcfc:	2301      	movs	r3, #1
 800dcfe:	60fb      	str	r3, [r7, #12]
 800dd00:	e001      	b.n	800dd06 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800dd02:	2300      	movs	r3, #0
 800dd04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dd06:	f001 fc8d 	bl	800f624 <vPortExitCritical>

	return xReturn;
 800dd0a:	68fb      	ldr	r3, [r7, #12]
}
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	3710      	adds	r7, #16
 800dd10:	46bd      	mov	sp, r7
 800dd12:	bd80      	pop	{r7, pc}

0800dd14 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800dd14:	b480      	push	{r7}
 800dd16:	b085      	sub	sp, #20
 800dd18:	af00      	add	r7, sp, #0
 800dd1a:	6078      	str	r0, [r7, #4]
 800dd1c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dd1e:	2300      	movs	r3, #0
 800dd20:	60fb      	str	r3, [r7, #12]
 800dd22:	e014      	b.n	800dd4e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800dd24:	4a0f      	ldr	r2, [pc, #60]	; (800dd64 <vQueueAddToRegistry+0x50>)
 800dd26:	68fb      	ldr	r3, [r7, #12]
 800dd28:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d10b      	bne.n	800dd48 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800dd30:	490c      	ldr	r1, [pc, #48]	; (800dd64 <vQueueAddToRegistry+0x50>)
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	683a      	ldr	r2, [r7, #0]
 800dd36:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800dd3a:	4a0a      	ldr	r2, [pc, #40]	; (800dd64 <vQueueAddToRegistry+0x50>)
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	00db      	lsls	r3, r3, #3
 800dd40:	4413      	add	r3, r2
 800dd42:	687a      	ldr	r2, [r7, #4]
 800dd44:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800dd46:	e006      	b.n	800dd56 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	3301      	adds	r3, #1
 800dd4c:	60fb      	str	r3, [r7, #12]
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	2b07      	cmp	r3, #7
 800dd52:	d9e7      	bls.n	800dd24 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800dd54:	bf00      	nop
 800dd56:	bf00      	nop
 800dd58:	3714      	adds	r7, #20
 800dd5a:	46bd      	mov	sp, r7
 800dd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd60:	4770      	bx	lr
 800dd62:	bf00      	nop
 800dd64:	20002120 	.word	0x20002120

0800dd68 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dd68:	b580      	push	{r7, lr}
 800dd6a:	b086      	sub	sp, #24
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	60f8      	str	r0, [r7, #12]
 800dd70:	60b9      	str	r1, [r7, #8]
 800dd72:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800dd78:	f001 fc24 	bl	800f5c4 <vPortEnterCritical>
 800dd7c:	697b      	ldr	r3, [r7, #20]
 800dd7e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dd82:	b25b      	sxtb	r3, r3
 800dd84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dd88:	d103      	bne.n	800dd92 <vQueueWaitForMessageRestricted+0x2a>
 800dd8a:	697b      	ldr	r3, [r7, #20]
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dd92:	697b      	ldr	r3, [r7, #20]
 800dd94:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dd98:	b25b      	sxtb	r3, r3
 800dd9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dd9e:	d103      	bne.n	800dda8 <vQueueWaitForMessageRestricted+0x40>
 800dda0:	697b      	ldr	r3, [r7, #20]
 800dda2:	2200      	movs	r2, #0
 800dda4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dda8:	f001 fc3c 	bl	800f624 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ddac:	697b      	ldr	r3, [r7, #20]
 800ddae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d106      	bne.n	800ddc2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ddb4:	697b      	ldr	r3, [r7, #20]
 800ddb6:	3324      	adds	r3, #36	; 0x24
 800ddb8:	687a      	ldr	r2, [r7, #4]
 800ddba:	68b9      	ldr	r1, [r7, #8]
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	f000 fcb9 	bl	800e734 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ddc2:	6978      	ldr	r0, [r7, #20]
 800ddc4:	f7ff ff26 	bl	800dc14 <prvUnlockQueue>
	}
 800ddc8:	bf00      	nop
 800ddca:	3718      	adds	r7, #24
 800ddcc:	46bd      	mov	sp, r7
 800ddce:	bd80      	pop	{r7, pc}

0800ddd0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800ddd0:	b580      	push	{r7, lr}
 800ddd2:	b08e      	sub	sp, #56	; 0x38
 800ddd4:	af04      	add	r7, sp, #16
 800ddd6:	60f8      	str	r0, [r7, #12]
 800ddd8:	60b9      	str	r1, [r7, #8]
 800ddda:	607a      	str	r2, [r7, #4]
 800dddc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800ddde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d10a      	bne.n	800ddfa <xTaskCreateStatic+0x2a>
	__asm volatile
 800dde4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dde8:	f383 8811 	msr	BASEPRI, r3
 800ddec:	f3bf 8f6f 	isb	sy
 800ddf0:	f3bf 8f4f 	dsb	sy
 800ddf4:	623b      	str	r3, [r7, #32]
}
 800ddf6:	bf00      	nop
 800ddf8:	e7fe      	b.n	800ddf8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800ddfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d10a      	bne.n	800de16 <xTaskCreateStatic+0x46>
	__asm volatile
 800de00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de04:	f383 8811 	msr	BASEPRI, r3
 800de08:	f3bf 8f6f 	isb	sy
 800de0c:	f3bf 8f4f 	dsb	sy
 800de10:	61fb      	str	r3, [r7, #28]
}
 800de12:	bf00      	nop
 800de14:	e7fe      	b.n	800de14 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800de16:	235c      	movs	r3, #92	; 0x5c
 800de18:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800de1a:	693b      	ldr	r3, [r7, #16]
 800de1c:	2b5c      	cmp	r3, #92	; 0x5c
 800de1e:	d00a      	beq.n	800de36 <xTaskCreateStatic+0x66>
	__asm volatile
 800de20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de24:	f383 8811 	msr	BASEPRI, r3
 800de28:	f3bf 8f6f 	isb	sy
 800de2c:	f3bf 8f4f 	dsb	sy
 800de30:	61bb      	str	r3, [r7, #24]
}
 800de32:	bf00      	nop
 800de34:	e7fe      	b.n	800de34 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800de36:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800de38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d01e      	beq.n	800de7c <xTaskCreateStatic+0xac>
 800de3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800de40:	2b00      	cmp	r3, #0
 800de42:	d01b      	beq.n	800de7c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800de44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800de46:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800de48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de4a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800de4c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800de4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de50:	2202      	movs	r2, #2
 800de52:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800de56:	2300      	movs	r3, #0
 800de58:	9303      	str	r3, [sp, #12]
 800de5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de5c:	9302      	str	r3, [sp, #8]
 800de5e:	f107 0314 	add.w	r3, r7, #20
 800de62:	9301      	str	r3, [sp, #4]
 800de64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de66:	9300      	str	r3, [sp, #0]
 800de68:	683b      	ldr	r3, [r7, #0]
 800de6a:	687a      	ldr	r2, [r7, #4]
 800de6c:	68b9      	ldr	r1, [r7, #8]
 800de6e:	68f8      	ldr	r0, [r7, #12]
 800de70:	f000 f850 	bl	800df14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800de74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800de76:	f000 f8dd 	bl	800e034 <prvAddNewTaskToReadyList>
 800de7a:	e001      	b.n	800de80 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800de7c:	2300      	movs	r3, #0
 800de7e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800de80:	697b      	ldr	r3, [r7, #20]
	}
 800de82:	4618      	mov	r0, r3
 800de84:	3728      	adds	r7, #40	; 0x28
 800de86:	46bd      	mov	sp, r7
 800de88:	bd80      	pop	{r7, pc}

0800de8a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800de8a:	b580      	push	{r7, lr}
 800de8c:	b08c      	sub	sp, #48	; 0x30
 800de8e:	af04      	add	r7, sp, #16
 800de90:	60f8      	str	r0, [r7, #12]
 800de92:	60b9      	str	r1, [r7, #8]
 800de94:	603b      	str	r3, [r7, #0]
 800de96:	4613      	mov	r3, r2
 800de98:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800de9a:	88fb      	ldrh	r3, [r7, #6]
 800de9c:	009b      	lsls	r3, r3, #2
 800de9e:	4618      	mov	r0, r3
 800dea0:	f001 fcb2 	bl	800f808 <pvPortMalloc>
 800dea4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800dea6:	697b      	ldr	r3, [r7, #20]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d00e      	beq.n	800deca <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800deac:	205c      	movs	r0, #92	; 0x5c
 800deae:	f001 fcab 	bl	800f808 <pvPortMalloc>
 800deb2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800deb4:	69fb      	ldr	r3, [r7, #28]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d003      	beq.n	800dec2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800deba:	69fb      	ldr	r3, [r7, #28]
 800debc:	697a      	ldr	r2, [r7, #20]
 800debe:	631a      	str	r2, [r3, #48]	; 0x30
 800dec0:	e005      	b.n	800dece <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800dec2:	6978      	ldr	r0, [r7, #20]
 800dec4:	f001 fd6c 	bl	800f9a0 <vPortFree>
 800dec8:	e001      	b.n	800dece <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800deca:	2300      	movs	r3, #0
 800decc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800dece:	69fb      	ldr	r3, [r7, #28]
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d017      	beq.n	800df04 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800ded4:	69fb      	ldr	r3, [r7, #28]
 800ded6:	2200      	movs	r2, #0
 800ded8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800dedc:	88fa      	ldrh	r2, [r7, #6]
 800dede:	2300      	movs	r3, #0
 800dee0:	9303      	str	r3, [sp, #12]
 800dee2:	69fb      	ldr	r3, [r7, #28]
 800dee4:	9302      	str	r3, [sp, #8]
 800dee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dee8:	9301      	str	r3, [sp, #4]
 800deea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800deec:	9300      	str	r3, [sp, #0]
 800deee:	683b      	ldr	r3, [r7, #0]
 800def0:	68b9      	ldr	r1, [r7, #8]
 800def2:	68f8      	ldr	r0, [r7, #12]
 800def4:	f000 f80e 	bl	800df14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800def8:	69f8      	ldr	r0, [r7, #28]
 800defa:	f000 f89b 	bl	800e034 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800defe:	2301      	movs	r3, #1
 800df00:	61bb      	str	r3, [r7, #24]
 800df02:	e002      	b.n	800df0a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800df04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800df08:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800df0a:	69bb      	ldr	r3, [r7, #24]
	}
 800df0c:	4618      	mov	r0, r3
 800df0e:	3720      	adds	r7, #32
 800df10:	46bd      	mov	sp, r7
 800df12:	bd80      	pop	{r7, pc}

0800df14 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800df14:	b580      	push	{r7, lr}
 800df16:	b088      	sub	sp, #32
 800df18:	af00      	add	r7, sp, #0
 800df1a:	60f8      	str	r0, [r7, #12]
 800df1c:	60b9      	str	r1, [r7, #8]
 800df1e:	607a      	str	r2, [r7, #4]
 800df20:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800df22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df24:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	009b      	lsls	r3, r3, #2
 800df2a:	461a      	mov	r2, r3
 800df2c:	21a5      	movs	r1, #165	; 0xa5
 800df2e:	f001 fe8d 	bl	800fc4c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800df32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800df3c:	3b01      	subs	r3, #1
 800df3e:	009b      	lsls	r3, r3, #2
 800df40:	4413      	add	r3, r2
 800df42:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800df44:	69bb      	ldr	r3, [r7, #24]
 800df46:	f023 0307 	bic.w	r3, r3, #7
 800df4a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800df4c:	69bb      	ldr	r3, [r7, #24]
 800df4e:	f003 0307 	and.w	r3, r3, #7
 800df52:	2b00      	cmp	r3, #0
 800df54:	d00a      	beq.n	800df6c <prvInitialiseNewTask+0x58>
	__asm volatile
 800df56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df5a:	f383 8811 	msr	BASEPRI, r3
 800df5e:	f3bf 8f6f 	isb	sy
 800df62:	f3bf 8f4f 	dsb	sy
 800df66:	617b      	str	r3, [r7, #20]
}
 800df68:	bf00      	nop
 800df6a:	e7fe      	b.n	800df6a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800df6c:	68bb      	ldr	r3, [r7, #8]
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d01f      	beq.n	800dfb2 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800df72:	2300      	movs	r3, #0
 800df74:	61fb      	str	r3, [r7, #28]
 800df76:	e012      	b.n	800df9e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800df78:	68ba      	ldr	r2, [r7, #8]
 800df7a:	69fb      	ldr	r3, [r7, #28]
 800df7c:	4413      	add	r3, r2
 800df7e:	7819      	ldrb	r1, [r3, #0]
 800df80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800df82:	69fb      	ldr	r3, [r7, #28]
 800df84:	4413      	add	r3, r2
 800df86:	3334      	adds	r3, #52	; 0x34
 800df88:	460a      	mov	r2, r1
 800df8a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800df8c:	68ba      	ldr	r2, [r7, #8]
 800df8e:	69fb      	ldr	r3, [r7, #28]
 800df90:	4413      	add	r3, r2
 800df92:	781b      	ldrb	r3, [r3, #0]
 800df94:	2b00      	cmp	r3, #0
 800df96:	d006      	beq.n	800dfa6 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800df98:	69fb      	ldr	r3, [r7, #28]
 800df9a:	3301      	adds	r3, #1
 800df9c:	61fb      	str	r3, [r7, #28]
 800df9e:	69fb      	ldr	r3, [r7, #28]
 800dfa0:	2b0f      	cmp	r3, #15
 800dfa2:	d9e9      	bls.n	800df78 <prvInitialiseNewTask+0x64>
 800dfa4:	e000      	b.n	800dfa8 <prvInitialiseNewTask+0x94>
			{
				break;
 800dfa6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800dfa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfaa:	2200      	movs	r2, #0
 800dfac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800dfb0:	e003      	b.n	800dfba <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800dfb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfb4:	2200      	movs	r2, #0
 800dfb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800dfba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dfbc:	2b37      	cmp	r3, #55	; 0x37
 800dfbe:	d901      	bls.n	800dfc4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800dfc0:	2337      	movs	r3, #55	; 0x37
 800dfc2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800dfc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dfc8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800dfca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfcc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dfce:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800dfd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800dfd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfd8:	3304      	adds	r3, #4
 800dfda:	4618      	mov	r0, r3
 800dfdc:	f7ff f978 	bl	800d2d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800dfe0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfe2:	3318      	adds	r3, #24
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	f7ff f973 	bl	800d2d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800dfea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dfec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dfee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dff0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dff2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800dff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dff8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800dffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dffc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dffe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800e000:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e002:	2200      	movs	r2, #0
 800e004:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e008:	2200      	movs	r2, #0
 800e00a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800e00e:	683a      	ldr	r2, [r7, #0]
 800e010:	68f9      	ldr	r1, [r7, #12]
 800e012:	69b8      	ldr	r0, [r7, #24]
 800e014:	f001 f9a6 	bl	800f364 <pxPortInitialiseStack>
 800e018:	4602      	mov	r2, r0
 800e01a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e01c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800e01e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e020:	2b00      	cmp	r3, #0
 800e022:	d002      	beq.n	800e02a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800e024:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e026:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e028:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e02a:	bf00      	nop
 800e02c:	3720      	adds	r7, #32
 800e02e:	46bd      	mov	sp, r7
 800e030:	bd80      	pop	{r7, pc}
	...

0800e034 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800e034:	b580      	push	{r7, lr}
 800e036:	b082      	sub	sp, #8
 800e038:	af00      	add	r7, sp, #0
 800e03a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800e03c:	f001 fac2 	bl	800f5c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800e040:	4b2d      	ldr	r3, [pc, #180]	; (800e0f8 <prvAddNewTaskToReadyList+0xc4>)
 800e042:	681b      	ldr	r3, [r3, #0]
 800e044:	3301      	adds	r3, #1
 800e046:	4a2c      	ldr	r2, [pc, #176]	; (800e0f8 <prvAddNewTaskToReadyList+0xc4>)
 800e048:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800e04a:	4b2c      	ldr	r3, [pc, #176]	; (800e0fc <prvAddNewTaskToReadyList+0xc8>)
 800e04c:	681b      	ldr	r3, [r3, #0]
 800e04e:	2b00      	cmp	r3, #0
 800e050:	d109      	bne.n	800e066 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800e052:	4a2a      	ldr	r2, [pc, #168]	; (800e0fc <prvAddNewTaskToReadyList+0xc8>)
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800e058:	4b27      	ldr	r3, [pc, #156]	; (800e0f8 <prvAddNewTaskToReadyList+0xc4>)
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	2b01      	cmp	r3, #1
 800e05e:	d110      	bne.n	800e082 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800e060:	f000 fc94 	bl	800e98c <prvInitialiseTaskLists>
 800e064:	e00d      	b.n	800e082 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800e066:	4b26      	ldr	r3, [pc, #152]	; (800e100 <prvAddNewTaskToReadyList+0xcc>)
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d109      	bne.n	800e082 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800e06e:	4b23      	ldr	r3, [pc, #140]	; (800e0fc <prvAddNewTaskToReadyList+0xc8>)
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e078:	429a      	cmp	r2, r3
 800e07a:	d802      	bhi.n	800e082 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800e07c:	4a1f      	ldr	r2, [pc, #124]	; (800e0fc <prvAddNewTaskToReadyList+0xc8>)
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800e082:	4b20      	ldr	r3, [pc, #128]	; (800e104 <prvAddNewTaskToReadyList+0xd0>)
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	3301      	adds	r3, #1
 800e088:	4a1e      	ldr	r2, [pc, #120]	; (800e104 <prvAddNewTaskToReadyList+0xd0>)
 800e08a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800e08c:	4b1d      	ldr	r3, [pc, #116]	; (800e104 <prvAddNewTaskToReadyList+0xd0>)
 800e08e:	681a      	ldr	r2, [r3, #0]
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e098:	4b1b      	ldr	r3, [pc, #108]	; (800e108 <prvAddNewTaskToReadyList+0xd4>)
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	429a      	cmp	r2, r3
 800e09e:	d903      	bls.n	800e0a8 <prvAddNewTaskToReadyList+0x74>
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0a4:	4a18      	ldr	r2, [pc, #96]	; (800e108 <prvAddNewTaskToReadyList+0xd4>)
 800e0a6:	6013      	str	r3, [r2, #0]
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0ac:	4613      	mov	r3, r2
 800e0ae:	009b      	lsls	r3, r3, #2
 800e0b0:	4413      	add	r3, r2
 800e0b2:	009b      	lsls	r3, r3, #2
 800e0b4:	4a15      	ldr	r2, [pc, #84]	; (800e10c <prvAddNewTaskToReadyList+0xd8>)
 800e0b6:	441a      	add	r2, r3
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	3304      	adds	r3, #4
 800e0bc:	4619      	mov	r1, r3
 800e0be:	4610      	mov	r0, r2
 800e0c0:	f7ff f913 	bl	800d2ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800e0c4:	f001 faae 	bl	800f624 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800e0c8:	4b0d      	ldr	r3, [pc, #52]	; (800e100 <prvAddNewTaskToReadyList+0xcc>)
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d00e      	beq.n	800e0ee <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e0d0:	4b0a      	ldr	r3, [pc, #40]	; (800e0fc <prvAddNewTaskToReadyList+0xc8>)
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0da:	429a      	cmp	r2, r3
 800e0dc:	d207      	bcs.n	800e0ee <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e0de:	4b0c      	ldr	r3, [pc, #48]	; (800e110 <prvAddNewTaskToReadyList+0xdc>)
 800e0e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e0e4:	601a      	str	r2, [r3, #0]
 800e0e6:	f3bf 8f4f 	dsb	sy
 800e0ea:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e0ee:	bf00      	nop
 800e0f0:	3708      	adds	r7, #8
 800e0f2:	46bd      	mov	sp, r7
 800e0f4:	bd80      	pop	{r7, pc}
 800e0f6:	bf00      	nop
 800e0f8:	20002634 	.word	0x20002634
 800e0fc:	20002160 	.word	0x20002160
 800e100:	20002640 	.word	0x20002640
 800e104:	20002650 	.word	0x20002650
 800e108:	2000263c 	.word	0x2000263c
 800e10c:	20002164 	.word	0x20002164
 800e110:	e000ed04 	.word	0xe000ed04

0800e114 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800e114:	b580      	push	{r7, lr}
 800e116:	b08a      	sub	sp, #40	; 0x28
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
 800e11c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800e11e:	2300      	movs	r3, #0
 800e120:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	2b00      	cmp	r3, #0
 800e126:	d10a      	bne.n	800e13e <vTaskDelayUntil+0x2a>
	__asm volatile
 800e128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e12c:	f383 8811 	msr	BASEPRI, r3
 800e130:	f3bf 8f6f 	isb	sy
 800e134:	f3bf 8f4f 	dsb	sy
 800e138:	617b      	str	r3, [r7, #20]
}
 800e13a:	bf00      	nop
 800e13c:	e7fe      	b.n	800e13c <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800e13e:	683b      	ldr	r3, [r7, #0]
 800e140:	2b00      	cmp	r3, #0
 800e142:	d10a      	bne.n	800e15a <vTaskDelayUntil+0x46>
	__asm volatile
 800e144:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e148:	f383 8811 	msr	BASEPRI, r3
 800e14c:	f3bf 8f6f 	isb	sy
 800e150:	f3bf 8f4f 	dsb	sy
 800e154:	613b      	str	r3, [r7, #16]
}
 800e156:	bf00      	nop
 800e158:	e7fe      	b.n	800e158 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 800e15a:	4b2a      	ldr	r3, [pc, #168]	; (800e204 <vTaskDelayUntil+0xf0>)
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d00a      	beq.n	800e178 <vTaskDelayUntil+0x64>
	__asm volatile
 800e162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e166:	f383 8811 	msr	BASEPRI, r3
 800e16a:	f3bf 8f6f 	isb	sy
 800e16e:	f3bf 8f4f 	dsb	sy
 800e172:	60fb      	str	r3, [r7, #12]
}
 800e174:	bf00      	nop
 800e176:	e7fe      	b.n	800e176 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 800e178:	f000 f8e4 	bl	800e344 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800e17c:	4b22      	ldr	r3, [pc, #136]	; (800e208 <vTaskDelayUntil+0xf4>)
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	683a      	ldr	r2, [r7, #0]
 800e188:	4413      	add	r3, r2
 800e18a:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	681b      	ldr	r3, [r3, #0]
 800e190:	6a3a      	ldr	r2, [r7, #32]
 800e192:	429a      	cmp	r2, r3
 800e194:	d20b      	bcs.n	800e1ae <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800e196:	687b      	ldr	r3, [r7, #4]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	69fa      	ldr	r2, [r7, #28]
 800e19c:	429a      	cmp	r2, r3
 800e19e:	d211      	bcs.n	800e1c4 <vTaskDelayUntil+0xb0>
 800e1a0:	69fa      	ldr	r2, [r7, #28]
 800e1a2:	6a3b      	ldr	r3, [r7, #32]
 800e1a4:	429a      	cmp	r2, r3
 800e1a6:	d90d      	bls.n	800e1c4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800e1a8:	2301      	movs	r3, #1
 800e1aa:	627b      	str	r3, [r7, #36]	; 0x24
 800e1ac:	e00a      	b.n	800e1c4 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	681b      	ldr	r3, [r3, #0]
 800e1b2:	69fa      	ldr	r2, [r7, #28]
 800e1b4:	429a      	cmp	r2, r3
 800e1b6:	d303      	bcc.n	800e1c0 <vTaskDelayUntil+0xac>
 800e1b8:	69fa      	ldr	r2, [r7, #28]
 800e1ba:	6a3b      	ldr	r3, [r7, #32]
 800e1bc:	429a      	cmp	r2, r3
 800e1be:	d901      	bls.n	800e1c4 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 800e1c0:	2301      	movs	r3, #1
 800e1c2:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	69fa      	ldr	r2, [r7, #28]
 800e1c8:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800e1ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d006      	beq.n	800e1de <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800e1d0:	69fa      	ldr	r2, [r7, #28]
 800e1d2:	6a3b      	ldr	r3, [r7, #32]
 800e1d4:	1ad3      	subs	r3, r2, r3
 800e1d6:	2100      	movs	r1, #0
 800e1d8:	4618      	mov	r0, r3
 800e1da:	f000 fd21 	bl	800ec20 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800e1de:	f000 f8bf 	bl	800e360 <xTaskResumeAll>
 800e1e2:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e1e4:	69bb      	ldr	r3, [r7, #24]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d107      	bne.n	800e1fa <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 800e1ea:	4b08      	ldr	r3, [pc, #32]	; (800e20c <vTaskDelayUntil+0xf8>)
 800e1ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e1f0:	601a      	str	r2, [r3, #0]
 800e1f2:	f3bf 8f4f 	dsb	sy
 800e1f6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e1fa:	bf00      	nop
 800e1fc:	3728      	adds	r7, #40	; 0x28
 800e1fe:	46bd      	mov	sp, r7
 800e200:	bd80      	pop	{r7, pc}
 800e202:	bf00      	nop
 800e204:	2000265c 	.word	0x2000265c
 800e208:	20002638 	.word	0x20002638
 800e20c:	e000ed04 	.word	0xe000ed04

0800e210 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e210:	b580      	push	{r7, lr}
 800e212:	b084      	sub	sp, #16
 800e214:	af00      	add	r7, sp, #0
 800e216:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e218:	2300      	movs	r3, #0
 800e21a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	2b00      	cmp	r3, #0
 800e220:	d017      	beq.n	800e252 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e222:	4b13      	ldr	r3, [pc, #76]	; (800e270 <vTaskDelay+0x60>)
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	2b00      	cmp	r3, #0
 800e228:	d00a      	beq.n	800e240 <vTaskDelay+0x30>
	__asm volatile
 800e22a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e22e:	f383 8811 	msr	BASEPRI, r3
 800e232:	f3bf 8f6f 	isb	sy
 800e236:	f3bf 8f4f 	dsb	sy
 800e23a:	60bb      	str	r3, [r7, #8]
}
 800e23c:	bf00      	nop
 800e23e:	e7fe      	b.n	800e23e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800e240:	f000 f880 	bl	800e344 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e244:	2100      	movs	r1, #0
 800e246:	6878      	ldr	r0, [r7, #4]
 800e248:	f000 fcea 	bl	800ec20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e24c:	f000 f888 	bl	800e360 <xTaskResumeAll>
 800e250:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	2b00      	cmp	r3, #0
 800e256:	d107      	bne.n	800e268 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800e258:	4b06      	ldr	r3, [pc, #24]	; (800e274 <vTaskDelay+0x64>)
 800e25a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e25e:	601a      	str	r2, [r3, #0]
 800e260:	f3bf 8f4f 	dsb	sy
 800e264:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e268:	bf00      	nop
 800e26a:	3710      	adds	r7, #16
 800e26c:	46bd      	mov	sp, r7
 800e26e:	bd80      	pop	{r7, pc}
 800e270:	2000265c 	.word	0x2000265c
 800e274:	e000ed04 	.word	0xe000ed04

0800e278 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e278:	b580      	push	{r7, lr}
 800e27a:	b08a      	sub	sp, #40	; 0x28
 800e27c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e27e:	2300      	movs	r3, #0
 800e280:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e282:	2300      	movs	r3, #0
 800e284:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e286:	463a      	mov	r2, r7
 800e288:	1d39      	adds	r1, r7, #4
 800e28a:	f107 0308 	add.w	r3, r7, #8
 800e28e:	4618      	mov	r0, r3
 800e290:	f7fe ffca 	bl	800d228 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e294:	6839      	ldr	r1, [r7, #0]
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	68ba      	ldr	r2, [r7, #8]
 800e29a:	9202      	str	r2, [sp, #8]
 800e29c:	9301      	str	r3, [sp, #4]
 800e29e:	2300      	movs	r3, #0
 800e2a0:	9300      	str	r3, [sp, #0]
 800e2a2:	2300      	movs	r3, #0
 800e2a4:	460a      	mov	r2, r1
 800e2a6:	4921      	ldr	r1, [pc, #132]	; (800e32c <vTaskStartScheduler+0xb4>)
 800e2a8:	4821      	ldr	r0, [pc, #132]	; (800e330 <vTaskStartScheduler+0xb8>)
 800e2aa:	f7ff fd91 	bl	800ddd0 <xTaskCreateStatic>
 800e2ae:	4603      	mov	r3, r0
 800e2b0:	4a20      	ldr	r2, [pc, #128]	; (800e334 <vTaskStartScheduler+0xbc>)
 800e2b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e2b4:	4b1f      	ldr	r3, [pc, #124]	; (800e334 <vTaskStartScheduler+0xbc>)
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d002      	beq.n	800e2c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e2bc:	2301      	movs	r3, #1
 800e2be:	617b      	str	r3, [r7, #20]
 800e2c0:	e001      	b.n	800e2c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800e2c6:	697b      	ldr	r3, [r7, #20]
 800e2c8:	2b01      	cmp	r3, #1
 800e2ca:	d102      	bne.n	800e2d2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800e2cc:	f000 fcfc 	bl	800ecc8 <xTimerCreateTimerTask>
 800e2d0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e2d2:	697b      	ldr	r3, [r7, #20]
 800e2d4:	2b01      	cmp	r3, #1
 800e2d6:	d116      	bne.n	800e306 <vTaskStartScheduler+0x8e>
	__asm volatile
 800e2d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2dc:	f383 8811 	msr	BASEPRI, r3
 800e2e0:	f3bf 8f6f 	isb	sy
 800e2e4:	f3bf 8f4f 	dsb	sy
 800e2e8:	613b      	str	r3, [r7, #16]
}
 800e2ea:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e2ec:	4b12      	ldr	r3, [pc, #72]	; (800e338 <vTaskStartScheduler+0xc0>)
 800e2ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e2f2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e2f4:	4b11      	ldr	r3, [pc, #68]	; (800e33c <vTaskStartScheduler+0xc4>)
 800e2f6:	2201      	movs	r2, #1
 800e2f8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e2fa:	4b11      	ldr	r3, [pc, #68]	; (800e340 <vTaskStartScheduler+0xc8>)
 800e2fc:	2200      	movs	r2, #0
 800e2fe:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e300:	f001 f8be 	bl	800f480 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e304:	e00e      	b.n	800e324 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e306:	697b      	ldr	r3, [r7, #20]
 800e308:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e30c:	d10a      	bne.n	800e324 <vTaskStartScheduler+0xac>
	__asm volatile
 800e30e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e312:	f383 8811 	msr	BASEPRI, r3
 800e316:	f3bf 8f6f 	isb	sy
 800e31a:	f3bf 8f4f 	dsb	sy
 800e31e:	60fb      	str	r3, [r7, #12]
}
 800e320:	bf00      	nop
 800e322:	e7fe      	b.n	800e322 <vTaskStartScheduler+0xaa>
}
 800e324:	bf00      	nop
 800e326:	3718      	adds	r7, #24
 800e328:	46bd      	mov	sp, r7
 800e32a:	bd80      	pop	{r7, pc}
 800e32c:	080145f4 	.word	0x080145f4
 800e330:	0800e95d 	.word	0x0800e95d
 800e334:	20002658 	.word	0x20002658
 800e338:	20002654 	.word	0x20002654
 800e33c:	20002640 	.word	0x20002640
 800e340:	20002638 	.word	0x20002638

0800e344 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e344:	b480      	push	{r7}
 800e346:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800e348:	4b04      	ldr	r3, [pc, #16]	; (800e35c <vTaskSuspendAll+0x18>)
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	3301      	adds	r3, #1
 800e34e:	4a03      	ldr	r2, [pc, #12]	; (800e35c <vTaskSuspendAll+0x18>)
 800e350:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800e352:	bf00      	nop
 800e354:	46bd      	mov	sp, r7
 800e356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e35a:	4770      	bx	lr
 800e35c:	2000265c 	.word	0x2000265c

0800e360 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e360:	b580      	push	{r7, lr}
 800e362:	b084      	sub	sp, #16
 800e364:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e366:	2300      	movs	r3, #0
 800e368:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e36a:	2300      	movs	r3, #0
 800e36c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e36e:	4b42      	ldr	r3, [pc, #264]	; (800e478 <xTaskResumeAll+0x118>)
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	2b00      	cmp	r3, #0
 800e374:	d10a      	bne.n	800e38c <xTaskResumeAll+0x2c>
	__asm volatile
 800e376:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e37a:	f383 8811 	msr	BASEPRI, r3
 800e37e:	f3bf 8f6f 	isb	sy
 800e382:	f3bf 8f4f 	dsb	sy
 800e386:	603b      	str	r3, [r7, #0]
}
 800e388:	bf00      	nop
 800e38a:	e7fe      	b.n	800e38a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e38c:	f001 f91a 	bl	800f5c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e390:	4b39      	ldr	r3, [pc, #228]	; (800e478 <xTaskResumeAll+0x118>)
 800e392:	681b      	ldr	r3, [r3, #0]
 800e394:	3b01      	subs	r3, #1
 800e396:	4a38      	ldr	r2, [pc, #224]	; (800e478 <xTaskResumeAll+0x118>)
 800e398:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e39a:	4b37      	ldr	r3, [pc, #220]	; (800e478 <xTaskResumeAll+0x118>)
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d162      	bne.n	800e468 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e3a2:	4b36      	ldr	r3, [pc, #216]	; (800e47c <xTaskResumeAll+0x11c>)
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d05e      	beq.n	800e468 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e3aa:	e02f      	b.n	800e40c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e3ac:	4b34      	ldr	r3, [pc, #208]	; (800e480 <xTaskResumeAll+0x120>)
 800e3ae:	68db      	ldr	r3, [r3, #12]
 800e3b0:	68db      	ldr	r3, [r3, #12]
 800e3b2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	3318      	adds	r3, #24
 800e3b8:	4618      	mov	r0, r3
 800e3ba:	f7fe fff3 	bl	800d3a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e3be:	68fb      	ldr	r3, [r7, #12]
 800e3c0:	3304      	adds	r3, #4
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	f7fe ffee 	bl	800d3a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3cc:	4b2d      	ldr	r3, [pc, #180]	; (800e484 <xTaskResumeAll+0x124>)
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	429a      	cmp	r2, r3
 800e3d2:	d903      	bls.n	800e3dc <xTaskResumeAll+0x7c>
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e3d8:	4a2a      	ldr	r2, [pc, #168]	; (800e484 <xTaskResumeAll+0x124>)
 800e3da:	6013      	str	r3, [r2, #0]
 800e3dc:	68fb      	ldr	r3, [r7, #12]
 800e3de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3e0:	4613      	mov	r3, r2
 800e3e2:	009b      	lsls	r3, r3, #2
 800e3e4:	4413      	add	r3, r2
 800e3e6:	009b      	lsls	r3, r3, #2
 800e3e8:	4a27      	ldr	r2, [pc, #156]	; (800e488 <xTaskResumeAll+0x128>)
 800e3ea:	441a      	add	r2, r3
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	3304      	adds	r3, #4
 800e3f0:	4619      	mov	r1, r3
 800e3f2:	4610      	mov	r0, r2
 800e3f4:	f7fe ff79 	bl	800d2ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e3f8:	68fb      	ldr	r3, [r7, #12]
 800e3fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3fc:	4b23      	ldr	r3, [pc, #140]	; (800e48c <xTaskResumeAll+0x12c>)
 800e3fe:	681b      	ldr	r3, [r3, #0]
 800e400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e402:	429a      	cmp	r2, r3
 800e404:	d302      	bcc.n	800e40c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800e406:	4b22      	ldr	r3, [pc, #136]	; (800e490 <xTaskResumeAll+0x130>)
 800e408:	2201      	movs	r2, #1
 800e40a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e40c:	4b1c      	ldr	r3, [pc, #112]	; (800e480 <xTaskResumeAll+0x120>)
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d1cb      	bne.n	800e3ac <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d001      	beq.n	800e41e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e41a:	f000 fb55 	bl	800eac8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800e41e:	4b1d      	ldr	r3, [pc, #116]	; (800e494 <xTaskResumeAll+0x134>)
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	2b00      	cmp	r3, #0
 800e428:	d010      	beq.n	800e44c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e42a:	f000 f847 	bl	800e4bc <xTaskIncrementTick>
 800e42e:	4603      	mov	r3, r0
 800e430:	2b00      	cmp	r3, #0
 800e432:	d002      	beq.n	800e43a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800e434:	4b16      	ldr	r3, [pc, #88]	; (800e490 <xTaskResumeAll+0x130>)
 800e436:	2201      	movs	r2, #1
 800e438:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	3b01      	subs	r3, #1
 800e43e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	2b00      	cmp	r3, #0
 800e444:	d1f1      	bne.n	800e42a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800e446:	4b13      	ldr	r3, [pc, #76]	; (800e494 <xTaskResumeAll+0x134>)
 800e448:	2200      	movs	r2, #0
 800e44a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e44c:	4b10      	ldr	r3, [pc, #64]	; (800e490 <xTaskResumeAll+0x130>)
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d009      	beq.n	800e468 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e454:	2301      	movs	r3, #1
 800e456:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e458:	4b0f      	ldr	r3, [pc, #60]	; (800e498 <xTaskResumeAll+0x138>)
 800e45a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e45e:	601a      	str	r2, [r3, #0]
 800e460:	f3bf 8f4f 	dsb	sy
 800e464:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e468:	f001 f8dc 	bl	800f624 <vPortExitCritical>

	return xAlreadyYielded;
 800e46c:	68bb      	ldr	r3, [r7, #8]
}
 800e46e:	4618      	mov	r0, r3
 800e470:	3710      	adds	r7, #16
 800e472:	46bd      	mov	sp, r7
 800e474:	bd80      	pop	{r7, pc}
 800e476:	bf00      	nop
 800e478:	2000265c 	.word	0x2000265c
 800e47c:	20002634 	.word	0x20002634
 800e480:	200025f4 	.word	0x200025f4
 800e484:	2000263c 	.word	0x2000263c
 800e488:	20002164 	.word	0x20002164
 800e48c:	20002160 	.word	0x20002160
 800e490:	20002648 	.word	0x20002648
 800e494:	20002644 	.word	0x20002644
 800e498:	e000ed04 	.word	0xe000ed04

0800e49c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800e49c:	b480      	push	{r7}
 800e49e:	b083      	sub	sp, #12
 800e4a0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800e4a2:	4b05      	ldr	r3, [pc, #20]	; (800e4b8 <xTaskGetTickCount+0x1c>)
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800e4a8:	687b      	ldr	r3, [r7, #4]
}
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	370c      	adds	r7, #12
 800e4ae:	46bd      	mov	sp, r7
 800e4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b4:	4770      	bx	lr
 800e4b6:	bf00      	nop
 800e4b8:	20002638 	.word	0x20002638

0800e4bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e4bc:	b580      	push	{r7, lr}
 800e4be:	b086      	sub	sp, #24
 800e4c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e4c2:	2300      	movs	r3, #0
 800e4c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e4c6:	4b4f      	ldr	r3, [pc, #316]	; (800e604 <xTaskIncrementTick+0x148>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	2b00      	cmp	r3, #0
 800e4cc:	f040 808f 	bne.w	800e5ee <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e4d0:	4b4d      	ldr	r3, [pc, #308]	; (800e608 <xTaskIncrementTick+0x14c>)
 800e4d2:	681b      	ldr	r3, [r3, #0]
 800e4d4:	3301      	adds	r3, #1
 800e4d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e4d8:	4a4b      	ldr	r2, [pc, #300]	; (800e608 <xTaskIncrementTick+0x14c>)
 800e4da:	693b      	ldr	r3, [r7, #16]
 800e4dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e4de:	693b      	ldr	r3, [r7, #16]
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	d120      	bne.n	800e526 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800e4e4:	4b49      	ldr	r3, [pc, #292]	; (800e60c <xTaskIncrementTick+0x150>)
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d00a      	beq.n	800e504 <xTaskIncrementTick+0x48>
	__asm volatile
 800e4ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4f2:	f383 8811 	msr	BASEPRI, r3
 800e4f6:	f3bf 8f6f 	isb	sy
 800e4fa:	f3bf 8f4f 	dsb	sy
 800e4fe:	603b      	str	r3, [r7, #0]
}
 800e500:	bf00      	nop
 800e502:	e7fe      	b.n	800e502 <xTaskIncrementTick+0x46>
 800e504:	4b41      	ldr	r3, [pc, #260]	; (800e60c <xTaskIncrementTick+0x150>)
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	60fb      	str	r3, [r7, #12]
 800e50a:	4b41      	ldr	r3, [pc, #260]	; (800e610 <xTaskIncrementTick+0x154>)
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	4a3f      	ldr	r2, [pc, #252]	; (800e60c <xTaskIncrementTick+0x150>)
 800e510:	6013      	str	r3, [r2, #0]
 800e512:	4a3f      	ldr	r2, [pc, #252]	; (800e610 <xTaskIncrementTick+0x154>)
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	6013      	str	r3, [r2, #0]
 800e518:	4b3e      	ldr	r3, [pc, #248]	; (800e614 <xTaskIncrementTick+0x158>)
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	3301      	adds	r3, #1
 800e51e:	4a3d      	ldr	r2, [pc, #244]	; (800e614 <xTaskIncrementTick+0x158>)
 800e520:	6013      	str	r3, [r2, #0]
 800e522:	f000 fad1 	bl	800eac8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e526:	4b3c      	ldr	r3, [pc, #240]	; (800e618 <xTaskIncrementTick+0x15c>)
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	693a      	ldr	r2, [r7, #16]
 800e52c:	429a      	cmp	r2, r3
 800e52e:	d349      	bcc.n	800e5c4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e530:	4b36      	ldr	r3, [pc, #216]	; (800e60c <xTaskIncrementTick+0x150>)
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	2b00      	cmp	r3, #0
 800e538:	d104      	bne.n	800e544 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e53a:	4b37      	ldr	r3, [pc, #220]	; (800e618 <xTaskIncrementTick+0x15c>)
 800e53c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e540:	601a      	str	r2, [r3, #0]
					break;
 800e542:	e03f      	b.n	800e5c4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e544:	4b31      	ldr	r3, [pc, #196]	; (800e60c <xTaskIncrementTick+0x150>)
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	68db      	ldr	r3, [r3, #12]
 800e54a:	68db      	ldr	r3, [r3, #12]
 800e54c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e54e:	68bb      	ldr	r3, [r7, #8]
 800e550:	685b      	ldr	r3, [r3, #4]
 800e552:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e554:	693a      	ldr	r2, [r7, #16]
 800e556:	687b      	ldr	r3, [r7, #4]
 800e558:	429a      	cmp	r2, r3
 800e55a:	d203      	bcs.n	800e564 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e55c:	4a2e      	ldr	r2, [pc, #184]	; (800e618 <xTaskIncrementTick+0x15c>)
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e562:	e02f      	b.n	800e5c4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e564:	68bb      	ldr	r3, [r7, #8]
 800e566:	3304      	adds	r3, #4
 800e568:	4618      	mov	r0, r3
 800e56a:	f7fe ff1b 	bl	800d3a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e56e:	68bb      	ldr	r3, [r7, #8]
 800e570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e572:	2b00      	cmp	r3, #0
 800e574:	d004      	beq.n	800e580 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e576:	68bb      	ldr	r3, [r7, #8]
 800e578:	3318      	adds	r3, #24
 800e57a:	4618      	mov	r0, r3
 800e57c:	f7fe ff12 	bl	800d3a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e580:	68bb      	ldr	r3, [r7, #8]
 800e582:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e584:	4b25      	ldr	r3, [pc, #148]	; (800e61c <xTaskIncrementTick+0x160>)
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	429a      	cmp	r2, r3
 800e58a:	d903      	bls.n	800e594 <xTaskIncrementTick+0xd8>
 800e58c:	68bb      	ldr	r3, [r7, #8]
 800e58e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e590:	4a22      	ldr	r2, [pc, #136]	; (800e61c <xTaskIncrementTick+0x160>)
 800e592:	6013      	str	r3, [r2, #0]
 800e594:	68bb      	ldr	r3, [r7, #8]
 800e596:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e598:	4613      	mov	r3, r2
 800e59a:	009b      	lsls	r3, r3, #2
 800e59c:	4413      	add	r3, r2
 800e59e:	009b      	lsls	r3, r3, #2
 800e5a0:	4a1f      	ldr	r2, [pc, #124]	; (800e620 <xTaskIncrementTick+0x164>)
 800e5a2:	441a      	add	r2, r3
 800e5a4:	68bb      	ldr	r3, [r7, #8]
 800e5a6:	3304      	adds	r3, #4
 800e5a8:	4619      	mov	r1, r3
 800e5aa:	4610      	mov	r0, r2
 800e5ac:	f7fe fe9d 	bl	800d2ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e5b0:	68bb      	ldr	r3, [r7, #8]
 800e5b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5b4:	4b1b      	ldr	r3, [pc, #108]	; (800e624 <xTaskIncrementTick+0x168>)
 800e5b6:	681b      	ldr	r3, [r3, #0]
 800e5b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5ba:	429a      	cmp	r2, r3
 800e5bc:	d3b8      	bcc.n	800e530 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800e5be:	2301      	movs	r3, #1
 800e5c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e5c2:	e7b5      	b.n	800e530 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e5c4:	4b17      	ldr	r3, [pc, #92]	; (800e624 <xTaskIncrementTick+0x168>)
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5ca:	4915      	ldr	r1, [pc, #84]	; (800e620 <xTaskIncrementTick+0x164>)
 800e5cc:	4613      	mov	r3, r2
 800e5ce:	009b      	lsls	r3, r3, #2
 800e5d0:	4413      	add	r3, r2
 800e5d2:	009b      	lsls	r3, r3, #2
 800e5d4:	440b      	add	r3, r1
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	2b01      	cmp	r3, #1
 800e5da:	d901      	bls.n	800e5e0 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800e5dc:	2301      	movs	r3, #1
 800e5de:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800e5e0:	4b11      	ldr	r3, [pc, #68]	; (800e628 <xTaskIncrementTick+0x16c>)
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d007      	beq.n	800e5f8 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800e5e8:	2301      	movs	r3, #1
 800e5ea:	617b      	str	r3, [r7, #20]
 800e5ec:	e004      	b.n	800e5f8 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800e5ee:	4b0f      	ldr	r3, [pc, #60]	; (800e62c <xTaskIncrementTick+0x170>)
 800e5f0:	681b      	ldr	r3, [r3, #0]
 800e5f2:	3301      	adds	r3, #1
 800e5f4:	4a0d      	ldr	r2, [pc, #52]	; (800e62c <xTaskIncrementTick+0x170>)
 800e5f6:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800e5f8:	697b      	ldr	r3, [r7, #20]
}
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	3718      	adds	r7, #24
 800e5fe:	46bd      	mov	sp, r7
 800e600:	bd80      	pop	{r7, pc}
 800e602:	bf00      	nop
 800e604:	2000265c 	.word	0x2000265c
 800e608:	20002638 	.word	0x20002638
 800e60c:	200025ec 	.word	0x200025ec
 800e610:	200025f0 	.word	0x200025f0
 800e614:	2000264c 	.word	0x2000264c
 800e618:	20002654 	.word	0x20002654
 800e61c:	2000263c 	.word	0x2000263c
 800e620:	20002164 	.word	0x20002164
 800e624:	20002160 	.word	0x20002160
 800e628:	20002648 	.word	0x20002648
 800e62c:	20002644 	.word	0x20002644

0800e630 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e630:	b480      	push	{r7}
 800e632:	b085      	sub	sp, #20
 800e634:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e636:	4b28      	ldr	r3, [pc, #160]	; (800e6d8 <vTaskSwitchContext+0xa8>)
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d003      	beq.n	800e646 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e63e:	4b27      	ldr	r3, [pc, #156]	; (800e6dc <vTaskSwitchContext+0xac>)
 800e640:	2201      	movs	r2, #1
 800e642:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e644:	e041      	b.n	800e6ca <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800e646:	4b25      	ldr	r3, [pc, #148]	; (800e6dc <vTaskSwitchContext+0xac>)
 800e648:	2200      	movs	r2, #0
 800e64a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e64c:	4b24      	ldr	r3, [pc, #144]	; (800e6e0 <vTaskSwitchContext+0xb0>)
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	60fb      	str	r3, [r7, #12]
 800e652:	e010      	b.n	800e676 <vTaskSwitchContext+0x46>
 800e654:	68fb      	ldr	r3, [r7, #12]
 800e656:	2b00      	cmp	r3, #0
 800e658:	d10a      	bne.n	800e670 <vTaskSwitchContext+0x40>
	__asm volatile
 800e65a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e65e:	f383 8811 	msr	BASEPRI, r3
 800e662:	f3bf 8f6f 	isb	sy
 800e666:	f3bf 8f4f 	dsb	sy
 800e66a:	607b      	str	r3, [r7, #4]
}
 800e66c:	bf00      	nop
 800e66e:	e7fe      	b.n	800e66e <vTaskSwitchContext+0x3e>
 800e670:	68fb      	ldr	r3, [r7, #12]
 800e672:	3b01      	subs	r3, #1
 800e674:	60fb      	str	r3, [r7, #12]
 800e676:	491b      	ldr	r1, [pc, #108]	; (800e6e4 <vTaskSwitchContext+0xb4>)
 800e678:	68fa      	ldr	r2, [r7, #12]
 800e67a:	4613      	mov	r3, r2
 800e67c:	009b      	lsls	r3, r3, #2
 800e67e:	4413      	add	r3, r2
 800e680:	009b      	lsls	r3, r3, #2
 800e682:	440b      	add	r3, r1
 800e684:	681b      	ldr	r3, [r3, #0]
 800e686:	2b00      	cmp	r3, #0
 800e688:	d0e4      	beq.n	800e654 <vTaskSwitchContext+0x24>
 800e68a:	68fa      	ldr	r2, [r7, #12]
 800e68c:	4613      	mov	r3, r2
 800e68e:	009b      	lsls	r3, r3, #2
 800e690:	4413      	add	r3, r2
 800e692:	009b      	lsls	r3, r3, #2
 800e694:	4a13      	ldr	r2, [pc, #76]	; (800e6e4 <vTaskSwitchContext+0xb4>)
 800e696:	4413      	add	r3, r2
 800e698:	60bb      	str	r3, [r7, #8]
 800e69a:	68bb      	ldr	r3, [r7, #8]
 800e69c:	685b      	ldr	r3, [r3, #4]
 800e69e:	685a      	ldr	r2, [r3, #4]
 800e6a0:	68bb      	ldr	r3, [r7, #8]
 800e6a2:	605a      	str	r2, [r3, #4]
 800e6a4:	68bb      	ldr	r3, [r7, #8]
 800e6a6:	685a      	ldr	r2, [r3, #4]
 800e6a8:	68bb      	ldr	r3, [r7, #8]
 800e6aa:	3308      	adds	r3, #8
 800e6ac:	429a      	cmp	r2, r3
 800e6ae:	d104      	bne.n	800e6ba <vTaskSwitchContext+0x8a>
 800e6b0:	68bb      	ldr	r3, [r7, #8]
 800e6b2:	685b      	ldr	r3, [r3, #4]
 800e6b4:	685a      	ldr	r2, [r3, #4]
 800e6b6:	68bb      	ldr	r3, [r7, #8]
 800e6b8:	605a      	str	r2, [r3, #4]
 800e6ba:	68bb      	ldr	r3, [r7, #8]
 800e6bc:	685b      	ldr	r3, [r3, #4]
 800e6be:	68db      	ldr	r3, [r3, #12]
 800e6c0:	4a09      	ldr	r2, [pc, #36]	; (800e6e8 <vTaskSwitchContext+0xb8>)
 800e6c2:	6013      	str	r3, [r2, #0]
 800e6c4:	4a06      	ldr	r2, [pc, #24]	; (800e6e0 <vTaskSwitchContext+0xb0>)
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	6013      	str	r3, [r2, #0]
}
 800e6ca:	bf00      	nop
 800e6cc:	3714      	adds	r7, #20
 800e6ce:	46bd      	mov	sp, r7
 800e6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d4:	4770      	bx	lr
 800e6d6:	bf00      	nop
 800e6d8:	2000265c 	.word	0x2000265c
 800e6dc:	20002648 	.word	0x20002648
 800e6e0:	2000263c 	.word	0x2000263c
 800e6e4:	20002164 	.word	0x20002164
 800e6e8:	20002160 	.word	0x20002160

0800e6ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e6ec:	b580      	push	{r7, lr}
 800e6ee:	b084      	sub	sp, #16
 800e6f0:	af00      	add	r7, sp, #0
 800e6f2:	6078      	str	r0, [r7, #4]
 800e6f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d10a      	bne.n	800e712 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800e6fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e700:	f383 8811 	msr	BASEPRI, r3
 800e704:	f3bf 8f6f 	isb	sy
 800e708:	f3bf 8f4f 	dsb	sy
 800e70c:	60fb      	str	r3, [r7, #12]
}
 800e70e:	bf00      	nop
 800e710:	e7fe      	b.n	800e710 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e712:	4b07      	ldr	r3, [pc, #28]	; (800e730 <vTaskPlaceOnEventList+0x44>)
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	3318      	adds	r3, #24
 800e718:	4619      	mov	r1, r3
 800e71a:	6878      	ldr	r0, [r7, #4]
 800e71c:	f7fe fe09 	bl	800d332 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e720:	2101      	movs	r1, #1
 800e722:	6838      	ldr	r0, [r7, #0]
 800e724:	f000 fa7c 	bl	800ec20 <prvAddCurrentTaskToDelayedList>
}
 800e728:	bf00      	nop
 800e72a:	3710      	adds	r7, #16
 800e72c:	46bd      	mov	sp, r7
 800e72e:	bd80      	pop	{r7, pc}
 800e730:	20002160 	.word	0x20002160

0800e734 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e734:	b580      	push	{r7, lr}
 800e736:	b086      	sub	sp, #24
 800e738:	af00      	add	r7, sp, #0
 800e73a:	60f8      	str	r0, [r7, #12]
 800e73c:	60b9      	str	r1, [r7, #8]
 800e73e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	2b00      	cmp	r3, #0
 800e744:	d10a      	bne.n	800e75c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800e746:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e74a:	f383 8811 	msr	BASEPRI, r3
 800e74e:	f3bf 8f6f 	isb	sy
 800e752:	f3bf 8f4f 	dsb	sy
 800e756:	617b      	str	r3, [r7, #20]
}
 800e758:	bf00      	nop
 800e75a:	e7fe      	b.n	800e75a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e75c:	4b0a      	ldr	r3, [pc, #40]	; (800e788 <vTaskPlaceOnEventListRestricted+0x54>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	3318      	adds	r3, #24
 800e762:	4619      	mov	r1, r3
 800e764:	68f8      	ldr	r0, [r7, #12]
 800e766:	f7fe fdc0 	bl	800d2ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d002      	beq.n	800e776 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800e770:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e774:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800e776:	6879      	ldr	r1, [r7, #4]
 800e778:	68b8      	ldr	r0, [r7, #8]
 800e77a:	f000 fa51 	bl	800ec20 <prvAddCurrentTaskToDelayedList>
	}
 800e77e:	bf00      	nop
 800e780:	3718      	adds	r7, #24
 800e782:	46bd      	mov	sp, r7
 800e784:	bd80      	pop	{r7, pc}
 800e786:	bf00      	nop
 800e788:	20002160 	.word	0x20002160

0800e78c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	b086      	sub	sp, #24
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e794:	687b      	ldr	r3, [r7, #4]
 800e796:	68db      	ldr	r3, [r3, #12]
 800e798:	68db      	ldr	r3, [r3, #12]
 800e79a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e79c:	693b      	ldr	r3, [r7, #16]
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d10a      	bne.n	800e7b8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800e7a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e7a6:	f383 8811 	msr	BASEPRI, r3
 800e7aa:	f3bf 8f6f 	isb	sy
 800e7ae:	f3bf 8f4f 	dsb	sy
 800e7b2:	60fb      	str	r3, [r7, #12]
}
 800e7b4:	bf00      	nop
 800e7b6:	e7fe      	b.n	800e7b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e7b8:	693b      	ldr	r3, [r7, #16]
 800e7ba:	3318      	adds	r3, #24
 800e7bc:	4618      	mov	r0, r3
 800e7be:	f7fe fdf1 	bl	800d3a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e7c2:	4b1e      	ldr	r3, [pc, #120]	; (800e83c <xTaskRemoveFromEventList+0xb0>)
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d11d      	bne.n	800e806 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e7ca:	693b      	ldr	r3, [r7, #16]
 800e7cc:	3304      	adds	r3, #4
 800e7ce:	4618      	mov	r0, r3
 800e7d0:	f7fe fde8 	bl	800d3a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e7d4:	693b      	ldr	r3, [r7, #16]
 800e7d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7d8:	4b19      	ldr	r3, [pc, #100]	; (800e840 <xTaskRemoveFromEventList+0xb4>)
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	429a      	cmp	r2, r3
 800e7de:	d903      	bls.n	800e7e8 <xTaskRemoveFromEventList+0x5c>
 800e7e0:	693b      	ldr	r3, [r7, #16]
 800e7e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e7e4:	4a16      	ldr	r2, [pc, #88]	; (800e840 <xTaskRemoveFromEventList+0xb4>)
 800e7e6:	6013      	str	r3, [r2, #0]
 800e7e8:	693b      	ldr	r3, [r7, #16]
 800e7ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e7ec:	4613      	mov	r3, r2
 800e7ee:	009b      	lsls	r3, r3, #2
 800e7f0:	4413      	add	r3, r2
 800e7f2:	009b      	lsls	r3, r3, #2
 800e7f4:	4a13      	ldr	r2, [pc, #76]	; (800e844 <xTaskRemoveFromEventList+0xb8>)
 800e7f6:	441a      	add	r2, r3
 800e7f8:	693b      	ldr	r3, [r7, #16]
 800e7fa:	3304      	adds	r3, #4
 800e7fc:	4619      	mov	r1, r3
 800e7fe:	4610      	mov	r0, r2
 800e800:	f7fe fd73 	bl	800d2ea <vListInsertEnd>
 800e804:	e005      	b.n	800e812 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e806:	693b      	ldr	r3, [r7, #16]
 800e808:	3318      	adds	r3, #24
 800e80a:	4619      	mov	r1, r3
 800e80c:	480e      	ldr	r0, [pc, #56]	; (800e848 <xTaskRemoveFromEventList+0xbc>)
 800e80e:	f7fe fd6c 	bl	800d2ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e812:	693b      	ldr	r3, [r7, #16]
 800e814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e816:	4b0d      	ldr	r3, [pc, #52]	; (800e84c <xTaskRemoveFromEventList+0xc0>)
 800e818:	681b      	ldr	r3, [r3, #0]
 800e81a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e81c:	429a      	cmp	r2, r3
 800e81e:	d905      	bls.n	800e82c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e820:	2301      	movs	r3, #1
 800e822:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e824:	4b0a      	ldr	r3, [pc, #40]	; (800e850 <xTaskRemoveFromEventList+0xc4>)
 800e826:	2201      	movs	r2, #1
 800e828:	601a      	str	r2, [r3, #0]
 800e82a:	e001      	b.n	800e830 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800e82c:	2300      	movs	r3, #0
 800e82e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e830:	697b      	ldr	r3, [r7, #20]
}
 800e832:	4618      	mov	r0, r3
 800e834:	3718      	adds	r7, #24
 800e836:	46bd      	mov	sp, r7
 800e838:	bd80      	pop	{r7, pc}
 800e83a:	bf00      	nop
 800e83c:	2000265c 	.word	0x2000265c
 800e840:	2000263c 	.word	0x2000263c
 800e844:	20002164 	.word	0x20002164
 800e848:	200025f4 	.word	0x200025f4
 800e84c:	20002160 	.word	0x20002160
 800e850:	20002648 	.word	0x20002648

0800e854 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e854:	b480      	push	{r7}
 800e856:	b083      	sub	sp, #12
 800e858:	af00      	add	r7, sp, #0
 800e85a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e85c:	4b06      	ldr	r3, [pc, #24]	; (800e878 <vTaskInternalSetTimeOutState+0x24>)
 800e85e:	681a      	ldr	r2, [r3, #0]
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e864:	4b05      	ldr	r3, [pc, #20]	; (800e87c <vTaskInternalSetTimeOutState+0x28>)
 800e866:	681a      	ldr	r2, [r3, #0]
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	605a      	str	r2, [r3, #4]
}
 800e86c:	bf00      	nop
 800e86e:	370c      	adds	r7, #12
 800e870:	46bd      	mov	sp, r7
 800e872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e876:	4770      	bx	lr
 800e878:	2000264c 	.word	0x2000264c
 800e87c:	20002638 	.word	0x20002638

0800e880 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e880:	b580      	push	{r7, lr}
 800e882:	b088      	sub	sp, #32
 800e884:	af00      	add	r7, sp, #0
 800e886:	6078      	str	r0, [r7, #4]
 800e888:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e88a:	687b      	ldr	r3, [r7, #4]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d10a      	bne.n	800e8a6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800e890:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e894:	f383 8811 	msr	BASEPRI, r3
 800e898:	f3bf 8f6f 	isb	sy
 800e89c:	f3bf 8f4f 	dsb	sy
 800e8a0:	613b      	str	r3, [r7, #16]
}
 800e8a2:	bf00      	nop
 800e8a4:	e7fe      	b.n	800e8a4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800e8a6:	683b      	ldr	r3, [r7, #0]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d10a      	bne.n	800e8c2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800e8ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8b0:	f383 8811 	msr	BASEPRI, r3
 800e8b4:	f3bf 8f6f 	isb	sy
 800e8b8:	f3bf 8f4f 	dsb	sy
 800e8bc:	60fb      	str	r3, [r7, #12]
}
 800e8be:	bf00      	nop
 800e8c0:	e7fe      	b.n	800e8c0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800e8c2:	f000 fe7f 	bl	800f5c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e8c6:	4b1d      	ldr	r3, [pc, #116]	; (800e93c <xTaskCheckForTimeOut+0xbc>)
 800e8c8:	681b      	ldr	r3, [r3, #0]
 800e8ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	685b      	ldr	r3, [r3, #4]
 800e8d0:	69ba      	ldr	r2, [r7, #24]
 800e8d2:	1ad3      	subs	r3, r2, r3
 800e8d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e8d6:	683b      	ldr	r3, [r7, #0]
 800e8d8:	681b      	ldr	r3, [r3, #0]
 800e8da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e8de:	d102      	bne.n	800e8e6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e8e0:	2300      	movs	r3, #0
 800e8e2:	61fb      	str	r3, [r7, #28]
 800e8e4:	e023      	b.n	800e92e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	681a      	ldr	r2, [r3, #0]
 800e8ea:	4b15      	ldr	r3, [pc, #84]	; (800e940 <xTaskCheckForTimeOut+0xc0>)
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	429a      	cmp	r2, r3
 800e8f0:	d007      	beq.n	800e902 <xTaskCheckForTimeOut+0x82>
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	685b      	ldr	r3, [r3, #4]
 800e8f6:	69ba      	ldr	r2, [r7, #24]
 800e8f8:	429a      	cmp	r2, r3
 800e8fa:	d302      	bcc.n	800e902 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e8fc:	2301      	movs	r3, #1
 800e8fe:	61fb      	str	r3, [r7, #28]
 800e900:	e015      	b.n	800e92e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e902:	683b      	ldr	r3, [r7, #0]
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	697a      	ldr	r2, [r7, #20]
 800e908:	429a      	cmp	r2, r3
 800e90a:	d20b      	bcs.n	800e924 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	681a      	ldr	r2, [r3, #0]
 800e910:	697b      	ldr	r3, [r7, #20]
 800e912:	1ad2      	subs	r2, r2, r3
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e918:	6878      	ldr	r0, [r7, #4]
 800e91a:	f7ff ff9b 	bl	800e854 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e91e:	2300      	movs	r3, #0
 800e920:	61fb      	str	r3, [r7, #28]
 800e922:	e004      	b.n	800e92e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800e924:	683b      	ldr	r3, [r7, #0]
 800e926:	2200      	movs	r2, #0
 800e928:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e92a:	2301      	movs	r3, #1
 800e92c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e92e:	f000 fe79 	bl	800f624 <vPortExitCritical>

	return xReturn;
 800e932:	69fb      	ldr	r3, [r7, #28]
}
 800e934:	4618      	mov	r0, r3
 800e936:	3720      	adds	r7, #32
 800e938:	46bd      	mov	sp, r7
 800e93a:	bd80      	pop	{r7, pc}
 800e93c:	20002638 	.word	0x20002638
 800e940:	2000264c 	.word	0x2000264c

0800e944 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e944:	b480      	push	{r7}
 800e946:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e948:	4b03      	ldr	r3, [pc, #12]	; (800e958 <vTaskMissedYield+0x14>)
 800e94a:	2201      	movs	r2, #1
 800e94c:	601a      	str	r2, [r3, #0]
}
 800e94e:	bf00      	nop
 800e950:	46bd      	mov	sp, r7
 800e952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e956:	4770      	bx	lr
 800e958:	20002648 	.word	0x20002648

0800e95c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e95c:	b580      	push	{r7, lr}
 800e95e:	b082      	sub	sp, #8
 800e960:	af00      	add	r7, sp, #0
 800e962:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e964:	f000 f852 	bl	800ea0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e968:	4b06      	ldr	r3, [pc, #24]	; (800e984 <prvIdleTask+0x28>)
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	2b01      	cmp	r3, #1
 800e96e:	d9f9      	bls.n	800e964 <prvIdleTask+0x8>
			{
				taskYIELD();
 800e970:	4b05      	ldr	r3, [pc, #20]	; (800e988 <prvIdleTask+0x2c>)
 800e972:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e976:	601a      	str	r2, [r3, #0]
 800e978:	f3bf 8f4f 	dsb	sy
 800e97c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800e980:	e7f0      	b.n	800e964 <prvIdleTask+0x8>
 800e982:	bf00      	nop
 800e984:	20002164 	.word	0x20002164
 800e988:	e000ed04 	.word	0xe000ed04

0800e98c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e98c:	b580      	push	{r7, lr}
 800e98e:	b082      	sub	sp, #8
 800e990:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e992:	2300      	movs	r3, #0
 800e994:	607b      	str	r3, [r7, #4]
 800e996:	e00c      	b.n	800e9b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e998:	687a      	ldr	r2, [r7, #4]
 800e99a:	4613      	mov	r3, r2
 800e99c:	009b      	lsls	r3, r3, #2
 800e99e:	4413      	add	r3, r2
 800e9a0:	009b      	lsls	r3, r3, #2
 800e9a2:	4a12      	ldr	r2, [pc, #72]	; (800e9ec <prvInitialiseTaskLists+0x60>)
 800e9a4:	4413      	add	r3, r2
 800e9a6:	4618      	mov	r0, r3
 800e9a8:	f7fe fc72 	bl	800d290 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	3301      	adds	r3, #1
 800e9b0:	607b      	str	r3, [r7, #4]
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	2b37      	cmp	r3, #55	; 0x37
 800e9b6:	d9ef      	bls.n	800e998 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e9b8:	480d      	ldr	r0, [pc, #52]	; (800e9f0 <prvInitialiseTaskLists+0x64>)
 800e9ba:	f7fe fc69 	bl	800d290 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e9be:	480d      	ldr	r0, [pc, #52]	; (800e9f4 <prvInitialiseTaskLists+0x68>)
 800e9c0:	f7fe fc66 	bl	800d290 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e9c4:	480c      	ldr	r0, [pc, #48]	; (800e9f8 <prvInitialiseTaskLists+0x6c>)
 800e9c6:	f7fe fc63 	bl	800d290 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e9ca:	480c      	ldr	r0, [pc, #48]	; (800e9fc <prvInitialiseTaskLists+0x70>)
 800e9cc:	f7fe fc60 	bl	800d290 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e9d0:	480b      	ldr	r0, [pc, #44]	; (800ea00 <prvInitialiseTaskLists+0x74>)
 800e9d2:	f7fe fc5d 	bl	800d290 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e9d6:	4b0b      	ldr	r3, [pc, #44]	; (800ea04 <prvInitialiseTaskLists+0x78>)
 800e9d8:	4a05      	ldr	r2, [pc, #20]	; (800e9f0 <prvInitialiseTaskLists+0x64>)
 800e9da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e9dc:	4b0a      	ldr	r3, [pc, #40]	; (800ea08 <prvInitialiseTaskLists+0x7c>)
 800e9de:	4a05      	ldr	r2, [pc, #20]	; (800e9f4 <prvInitialiseTaskLists+0x68>)
 800e9e0:	601a      	str	r2, [r3, #0]
}
 800e9e2:	bf00      	nop
 800e9e4:	3708      	adds	r7, #8
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}
 800e9ea:	bf00      	nop
 800e9ec:	20002164 	.word	0x20002164
 800e9f0:	200025c4 	.word	0x200025c4
 800e9f4:	200025d8 	.word	0x200025d8
 800e9f8:	200025f4 	.word	0x200025f4
 800e9fc:	20002608 	.word	0x20002608
 800ea00:	20002620 	.word	0x20002620
 800ea04:	200025ec 	.word	0x200025ec
 800ea08:	200025f0 	.word	0x200025f0

0800ea0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ea0c:	b580      	push	{r7, lr}
 800ea0e:	b082      	sub	sp, #8
 800ea10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ea12:	e019      	b.n	800ea48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ea14:	f000 fdd6 	bl	800f5c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ea18:	4b10      	ldr	r3, [pc, #64]	; (800ea5c <prvCheckTasksWaitingTermination+0x50>)
 800ea1a:	68db      	ldr	r3, [r3, #12]
 800ea1c:	68db      	ldr	r3, [r3, #12]
 800ea1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	3304      	adds	r3, #4
 800ea24:	4618      	mov	r0, r3
 800ea26:	f7fe fcbd 	bl	800d3a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ea2a:	4b0d      	ldr	r3, [pc, #52]	; (800ea60 <prvCheckTasksWaitingTermination+0x54>)
 800ea2c:	681b      	ldr	r3, [r3, #0]
 800ea2e:	3b01      	subs	r3, #1
 800ea30:	4a0b      	ldr	r2, [pc, #44]	; (800ea60 <prvCheckTasksWaitingTermination+0x54>)
 800ea32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ea34:	4b0b      	ldr	r3, [pc, #44]	; (800ea64 <prvCheckTasksWaitingTermination+0x58>)
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	3b01      	subs	r3, #1
 800ea3a:	4a0a      	ldr	r2, [pc, #40]	; (800ea64 <prvCheckTasksWaitingTermination+0x58>)
 800ea3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ea3e:	f000 fdf1 	bl	800f624 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ea42:	6878      	ldr	r0, [r7, #4]
 800ea44:	f000 f810 	bl	800ea68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ea48:	4b06      	ldr	r3, [pc, #24]	; (800ea64 <prvCheckTasksWaitingTermination+0x58>)
 800ea4a:	681b      	ldr	r3, [r3, #0]
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d1e1      	bne.n	800ea14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ea50:	bf00      	nop
 800ea52:	bf00      	nop
 800ea54:	3708      	adds	r7, #8
 800ea56:	46bd      	mov	sp, r7
 800ea58:	bd80      	pop	{r7, pc}
 800ea5a:	bf00      	nop
 800ea5c:	20002608 	.word	0x20002608
 800ea60:	20002634 	.word	0x20002634
 800ea64:	2000261c 	.word	0x2000261c

0800ea68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ea68:	b580      	push	{r7, lr}
 800ea6a:	b084      	sub	sp, #16
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d108      	bne.n	800ea8c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ea7e:	4618      	mov	r0, r3
 800ea80:	f000 ff8e 	bl	800f9a0 <vPortFree>
				vPortFree( pxTCB );
 800ea84:	6878      	ldr	r0, [r7, #4]
 800ea86:	f000 ff8b 	bl	800f9a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ea8a:	e018      	b.n	800eabe <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800ea92:	2b01      	cmp	r3, #1
 800ea94:	d103      	bne.n	800ea9e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800ea96:	6878      	ldr	r0, [r7, #4]
 800ea98:	f000 ff82 	bl	800f9a0 <vPortFree>
	}
 800ea9c:	e00f      	b.n	800eabe <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800eaa4:	2b02      	cmp	r3, #2
 800eaa6:	d00a      	beq.n	800eabe <prvDeleteTCB+0x56>
	__asm volatile
 800eaa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaac:	f383 8811 	msr	BASEPRI, r3
 800eab0:	f3bf 8f6f 	isb	sy
 800eab4:	f3bf 8f4f 	dsb	sy
 800eab8:	60fb      	str	r3, [r7, #12]
}
 800eaba:	bf00      	nop
 800eabc:	e7fe      	b.n	800eabc <prvDeleteTCB+0x54>
	}
 800eabe:	bf00      	nop
 800eac0:	3710      	adds	r7, #16
 800eac2:	46bd      	mov	sp, r7
 800eac4:	bd80      	pop	{r7, pc}
	...

0800eac8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800eac8:	b480      	push	{r7}
 800eaca:	b083      	sub	sp, #12
 800eacc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800eace:	4b0c      	ldr	r3, [pc, #48]	; (800eb00 <prvResetNextTaskUnblockTime+0x38>)
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d104      	bne.n	800eae2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ead8:	4b0a      	ldr	r3, [pc, #40]	; (800eb04 <prvResetNextTaskUnblockTime+0x3c>)
 800eada:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800eade:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800eae0:	e008      	b.n	800eaf4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800eae2:	4b07      	ldr	r3, [pc, #28]	; (800eb00 <prvResetNextTaskUnblockTime+0x38>)
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	68db      	ldr	r3, [r3, #12]
 800eae8:	68db      	ldr	r3, [r3, #12]
 800eaea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	685b      	ldr	r3, [r3, #4]
 800eaf0:	4a04      	ldr	r2, [pc, #16]	; (800eb04 <prvResetNextTaskUnblockTime+0x3c>)
 800eaf2:	6013      	str	r3, [r2, #0]
}
 800eaf4:	bf00      	nop
 800eaf6:	370c      	adds	r7, #12
 800eaf8:	46bd      	mov	sp, r7
 800eafa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eafe:	4770      	bx	lr
 800eb00:	200025ec 	.word	0x200025ec
 800eb04:	20002654 	.word	0x20002654

0800eb08 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800eb08:	b480      	push	{r7}
 800eb0a:	b083      	sub	sp, #12
 800eb0c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800eb0e:	4b0b      	ldr	r3, [pc, #44]	; (800eb3c <xTaskGetSchedulerState+0x34>)
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d102      	bne.n	800eb1c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800eb16:	2301      	movs	r3, #1
 800eb18:	607b      	str	r3, [r7, #4]
 800eb1a:	e008      	b.n	800eb2e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eb1c:	4b08      	ldr	r3, [pc, #32]	; (800eb40 <xTaskGetSchedulerState+0x38>)
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	2b00      	cmp	r3, #0
 800eb22:	d102      	bne.n	800eb2a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800eb24:	2302      	movs	r3, #2
 800eb26:	607b      	str	r3, [r7, #4]
 800eb28:	e001      	b.n	800eb2e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800eb2a:	2300      	movs	r3, #0
 800eb2c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800eb2e:	687b      	ldr	r3, [r7, #4]
	}
 800eb30:	4618      	mov	r0, r3
 800eb32:	370c      	adds	r7, #12
 800eb34:	46bd      	mov	sp, r7
 800eb36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb3a:	4770      	bx	lr
 800eb3c:	20002640 	.word	0x20002640
 800eb40:	2000265c 	.word	0x2000265c

0800eb44 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800eb44:	b580      	push	{r7, lr}
 800eb46:	b086      	sub	sp, #24
 800eb48:	af00      	add	r7, sp, #0
 800eb4a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800eb50:	2300      	movs	r3, #0
 800eb52:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	d056      	beq.n	800ec08 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800eb5a:	4b2e      	ldr	r3, [pc, #184]	; (800ec14 <xTaskPriorityDisinherit+0xd0>)
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	693a      	ldr	r2, [r7, #16]
 800eb60:	429a      	cmp	r2, r3
 800eb62:	d00a      	beq.n	800eb7a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800eb64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb68:	f383 8811 	msr	BASEPRI, r3
 800eb6c:	f3bf 8f6f 	isb	sy
 800eb70:	f3bf 8f4f 	dsb	sy
 800eb74:	60fb      	str	r3, [r7, #12]
}
 800eb76:	bf00      	nop
 800eb78:	e7fe      	b.n	800eb78 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800eb7a:	693b      	ldr	r3, [r7, #16]
 800eb7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d10a      	bne.n	800eb98 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800eb82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb86:	f383 8811 	msr	BASEPRI, r3
 800eb8a:	f3bf 8f6f 	isb	sy
 800eb8e:	f3bf 8f4f 	dsb	sy
 800eb92:	60bb      	str	r3, [r7, #8]
}
 800eb94:	bf00      	nop
 800eb96:	e7fe      	b.n	800eb96 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800eb98:	693b      	ldr	r3, [r7, #16]
 800eb9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eb9c:	1e5a      	subs	r2, r3, #1
 800eb9e:	693b      	ldr	r3, [r7, #16]
 800eba0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800eba2:	693b      	ldr	r3, [r7, #16]
 800eba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eba6:	693b      	ldr	r3, [r7, #16]
 800eba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ebaa:	429a      	cmp	r2, r3
 800ebac:	d02c      	beq.n	800ec08 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ebae:	693b      	ldr	r3, [r7, #16]
 800ebb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d128      	bne.n	800ec08 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ebb6:	693b      	ldr	r3, [r7, #16]
 800ebb8:	3304      	adds	r3, #4
 800ebba:	4618      	mov	r0, r3
 800ebbc:	f7fe fbf2 	bl	800d3a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ebc0:	693b      	ldr	r3, [r7, #16]
 800ebc2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ebc4:	693b      	ldr	r3, [r7, #16]
 800ebc6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ebc8:	693b      	ldr	r3, [r7, #16]
 800ebca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebcc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ebd0:	693b      	ldr	r3, [r7, #16]
 800ebd2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ebd4:	693b      	ldr	r3, [r7, #16]
 800ebd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ebd8:	4b0f      	ldr	r3, [pc, #60]	; (800ec18 <xTaskPriorityDisinherit+0xd4>)
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	429a      	cmp	r2, r3
 800ebde:	d903      	bls.n	800ebe8 <xTaskPriorityDisinherit+0xa4>
 800ebe0:	693b      	ldr	r3, [r7, #16]
 800ebe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebe4:	4a0c      	ldr	r2, [pc, #48]	; (800ec18 <xTaskPriorityDisinherit+0xd4>)
 800ebe6:	6013      	str	r3, [r2, #0]
 800ebe8:	693b      	ldr	r3, [r7, #16]
 800ebea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ebec:	4613      	mov	r3, r2
 800ebee:	009b      	lsls	r3, r3, #2
 800ebf0:	4413      	add	r3, r2
 800ebf2:	009b      	lsls	r3, r3, #2
 800ebf4:	4a09      	ldr	r2, [pc, #36]	; (800ec1c <xTaskPriorityDisinherit+0xd8>)
 800ebf6:	441a      	add	r2, r3
 800ebf8:	693b      	ldr	r3, [r7, #16]
 800ebfa:	3304      	adds	r3, #4
 800ebfc:	4619      	mov	r1, r3
 800ebfe:	4610      	mov	r0, r2
 800ec00:	f7fe fb73 	bl	800d2ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ec04:	2301      	movs	r3, #1
 800ec06:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ec08:	697b      	ldr	r3, [r7, #20]
	}
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	3718      	adds	r7, #24
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	bd80      	pop	{r7, pc}
 800ec12:	bf00      	nop
 800ec14:	20002160 	.word	0x20002160
 800ec18:	2000263c 	.word	0x2000263c
 800ec1c:	20002164 	.word	0x20002164

0800ec20 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ec20:	b580      	push	{r7, lr}
 800ec22:	b084      	sub	sp, #16
 800ec24:	af00      	add	r7, sp, #0
 800ec26:	6078      	str	r0, [r7, #4]
 800ec28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ec2a:	4b21      	ldr	r3, [pc, #132]	; (800ecb0 <prvAddCurrentTaskToDelayedList+0x90>)
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ec30:	4b20      	ldr	r3, [pc, #128]	; (800ecb4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ec32:	681b      	ldr	r3, [r3, #0]
 800ec34:	3304      	adds	r3, #4
 800ec36:	4618      	mov	r0, r3
 800ec38:	f7fe fbb4 	bl	800d3a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec42:	d10a      	bne.n	800ec5a <prvAddCurrentTaskToDelayedList+0x3a>
 800ec44:	683b      	ldr	r3, [r7, #0]
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d007      	beq.n	800ec5a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ec4a:	4b1a      	ldr	r3, [pc, #104]	; (800ecb4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	3304      	adds	r3, #4
 800ec50:	4619      	mov	r1, r3
 800ec52:	4819      	ldr	r0, [pc, #100]	; (800ecb8 <prvAddCurrentTaskToDelayedList+0x98>)
 800ec54:	f7fe fb49 	bl	800d2ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ec58:	e026      	b.n	800eca8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ec5a:	68fa      	ldr	r2, [r7, #12]
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	4413      	add	r3, r2
 800ec60:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ec62:	4b14      	ldr	r3, [pc, #80]	; (800ecb4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ec64:	681b      	ldr	r3, [r3, #0]
 800ec66:	68ba      	ldr	r2, [r7, #8]
 800ec68:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ec6a:	68ba      	ldr	r2, [r7, #8]
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	429a      	cmp	r2, r3
 800ec70:	d209      	bcs.n	800ec86 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ec72:	4b12      	ldr	r3, [pc, #72]	; (800ecbc <prvAddCurrentTaskToDelayedList+0x9c>)
 800ec74:	681a      	ldr	r2, [r3, #0]
 800ec76:	4b0f      	ldr	r3, [pc, #60]	; (800ecb4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ec78:	681b      	ldr	r3, [r3, #0]
 800ec7a:	3304      	adds	r3, #4
 800ec7c:	4619      	mov	r1, r3
 800ec7e:	4610      	mov	r0, r2
 800ec80:	f7fe fb57 	bl	800d332 <vListInsert>
}
 800ec84:	e010      	b.n	800eca8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ec86:	4b0e      	ldr	r3, [pc, #56]	; (800ecc0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800ec88:	681a      	ldr	r2, [r3, #0]
 800ec8a:	4b0a      	ldr	r3, [pc, #40]	; (800ecb4 <prvAddCurrentTaskToDelayedList+0x94>)
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	3304      	adds	r3, #4
 800ec90:	4619      	mov	r1, r3
 800ec92:	4610      	mov	r0, r2
 800ec94:	f7fe fb4d 	bl	800d332 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800ec98:	4b0a      	ldr	r3, [pc, #40]	; (800ecc4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	68ba      	ldr	r2, [r7, #8]
 800ec9e:	429a      	cmp	r2, r3
 800eca0:	d202      	bcs.n	800eca8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800eca2:	4a08      	ldr	r2, [pc, #32]	; (800ecc4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800eca4:	68bb      	ldr	r3, [r7, #8]
 800eca6:	6013      	str	r3, [r2, #0]
}
 800eca8:	bf00      	nop
 800ecaa:	3710      	adds	r7, #16
 800ecac:	46bd      	mov	sp, r7
 800ecae:	bd80      	pop	{r7, pc}
 800ecb0:	20002638 	.word	0x20002638
 800ecb4:	20002160 	.word	0x20002160
 800ecb8:	20002620 	.word	0x20002620
 800ecbc:	200025f0 	.word	0x200025f0
 800ecc0:	200025ec 	.word	0x200025ec
 800ecc4:	20002654 	.word	0x20002654

0800ecc8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b08a      	sub	sp, #40	; 0x28
 800eccc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ecce:	2300      	movs	r3, #0
 800ecd0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ecd2:	f000 fb07 	bl	800f2e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ecd6:	4b1c      	ldr	r3, [pc, #112]	; (800ed48 <xTimerCreateTimerTask+0x80>)
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d021      	beq.n	800ed22 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ecde:	2300      	movs	r3, #0
 800ece0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ece2:	2300      	movs	r3, #0
 800ece4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ece6:	1d3a      	adds	r2, r7, #4
 800ece8:	f107 0108 	add.w	r1, r7, #8
 800ecec:	f107 030c 	add.w	r3, r7, #12
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	f7fe fab3 	bl	800d25c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ecf6:	6879      	ldr	r1, [r7, #4]
 800ecf8:	68bb      	ldr	r3, [r7, #8]
 800ecfa:	68fa      	ldr	r2, [r7, #12]
 800ecfc:	9202      	str	r2, [sp, #8]
 800ecfe:	9301      	str	r3, [sp, #4]
 800ed00:	2302      	movs	r3, #2
 800ed02:	9300      	str	r3, [sp, #0]
 800ed04:	2300      	movs	r3, #0
 800ed06:	460a      	mov	r2, r1
 800ed08:	4910      	ldr	r1, [pc, #64]	; (800ed4c <xTimerCreateTimerTask+0x84>)
 800ed0a:	4811      	ldr	r0, [pc, #68]	; (800ed50 <xTimerCreateTimerTask+0x88>)
 800ed0c:	f7ff f860 	bl	800ddd0 <xTaskCreateStatic>
 800ed10:	4603      	mov	r3, r0
 800ed12:	4a10      	ldr	r2, [pc, #64]	; (800ed54 <xTimerCreateTimerTask+0x8c>)
 800ed14:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ed16:	4b0f      	ldr	r3, [pc, #60]	; (800ed54 <xTimerCreateTimerTask+0x8c>)
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d001      	beq.n	800ed22 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ed1e:	2301      	movs	r3, #1
 800ed20:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ed22:	697b      	ldr	r3, [r7, #20]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d10a      	bne.n	800ed3e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ed28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed2c:	f383 8811 	msr	BASEPRI, r3
 800ed30:	f3bf 8f6f 	isb	sy
 800ed34:	f3bf 8f4f 	dsb	sy
 800ed38:	613b      	str	r3, [r7, #16]
}
 800ed3a:	bf00      	nop
 800ed3c:	e7fe      	b.n	800ed3c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ed3e:	697b      	ldr	r3, [r7, #20]
}
 800ed40:	4618      	mov	r0, r3
 800ed42:	3718      	adds	r7, #24
 800ed44:	46bd      	mov	sp, r7
 800ed46:	bd80      	pop	{r7, pc}
 800ed48:	20002690 	.word	0x20002690
 800ed4c:	080145fc 	.word	0x080145fc
 800ed50:	0800ee8d 	.word	0x0800ee8d
 800ed54:	20002694 	.word	0x20002694

0800ed58 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ed58:	b580      	push	{r7, lr}
 800ed5a:	b08a      	sub	sp, #40	; 0x28
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	60f8      	str	r0, [r7, #12]
 800ed60:	60b9      	str	r1, [r7, #8]
 800ed62:	607a      	str	r2, [r7, #4]
 800ed64:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ed66:	2300      	movs	r3, #0
 800ed68:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d10a      	bne.n	800ed86 <xTimerGenericCommand+0x2e>
	__asm volatile
 800ed70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed74:	f383 8811 	msr	BASEPRI, r3
 800ed78:	f3bf 8f6f 	isb	sy
 800ed7c:	f3bf 8f4f 	dsb	sy
 800ed80:	623b      	str	r3, [r7, #32]
}
 800ed82:	bf00      	nop
 800ed84:	e7fe      	b.n	800ed84 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800ed86:	4b1a      	ldr	r3, [pc, #104]	; (800edf0 <xTimerGenericCommand+0x98>)
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d02a      	beq.n	800ede4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800ed8e:	68bb      	ldr	r3, [r7, #8]
 800ed90:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800ed9a:	68bb      	ldr	r3, [r7, #8]
 800ed9c:	2b05      	cmp	r3, #5
 800ed9e:	dc18      	bgt.n	800edd2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800eda0:	f7ff feb2 	bl	800eb08 <xTaskGetSchedulerState>
 800eda4:	4603      	mov	r3, r0
 800eda6:	2b02      	cmp	r3, #2
 800eda8:	d109      	bne.n	800edbe <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800edaa:	4b11      	ldr	r3, [pc, #68]	; (800edf0 <xTimerGenericCommand+0x98>)
 800edac:	6818      	ldr	r0, [r3, #0]
 800edae:	f107 0110 	add.w	r1, r7, #16
 800edb2:	2300      	movs	r3, #0
 800edb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800edb6:	f7fe fc23 	bl	800d600 <xQueueGenericSend>
 800edba:	6278      	str	r0, [r7, #36]	; 0x24
 800edbc:	e012      	b.n	800ede4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800edbe:	4b0c      	ldr	r3, [pc, #48]	; (800edf0 <xTimerGenericCommand+0x98>)
 800edc0:	6818      	ldr	r0, [r3, #0]
 800edc2:	f107 0110 	add.w	r1, r7, #16
 800edc6:	2300      	movs	r3, #0
 800edc8:	2200      	movs	r2, #0
 800edca:	f7fe fc19 	bl	800d600 <xQueueGenericSend>
 800edce:	6278      	str	r0, [r7, #36]	; 0x24
 800edd0:	e008      	b.n	800ede4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800edd2:	4b07      	ldr	r3, [pc, #28]	; (800edf0 <xTimerGenericCommand+0x98>)
 800edd4:	6818      	ldr	r0, [r3, #0]
 800edd6:	f107 0110 	add.w	r1, r7, #16
 800edda:	2300      	movs	r3, #0
 800eddc:	683a      	ldr	r2, [r7, #0]
 800edde:	f7fe fd0d 	bl	800d7fc <xQueueGenericSendFromISR>
 800ede2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800ede4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ede6:	4618      	mov	r0, r3
 800ede8:	3728      	adds	r7, #40	; 0x28
 800edea:	46bd      	mov	sp, r7
 800edec:	bd80      	pop	{r7, pc}
 800edee:	bf00      	nop
 800edf0:	20002690 	.word	0x20002690

0800edf4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800edf4:	b580      	push	{r7, lr}
 800edf6:	b088      	sub	sp, #32
 800edf8:	af02      	add	r7, sp, #8
 800edfa:	6078      	str	r0, [r7, #4]
 800edfc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800edfe:	4b22      	ldr	r3, [pc, #136]	; (800ee88 <prvProcessExpiredTimer+0x94>)
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	68db      	ldr	r3, [r3, #12]
 800ee04:	68db      	ldr	r3, [r3, #12]
 800ee06:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ee08:	697b      	ldr	r3, [r7, #20]
 800ee0a:	3304      	adds	r3, #4
 800ee0c:	4618      	mov	r0, r3
 800ee0e:	f7fe fac9 	bl	800d3a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ee12:	697b      	ldr	r3, [r7, #20]
 800ee14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ee18:	f003 0304 	and.w	r3, r3, #4
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d022      	beq.n	800ee66 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800ee20:	697b      	ldr	r3, [r7, #20]
 800ee22:	699a      	ldr	r2, [r3, #24]
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	18d1      	adds	r1, r2, r3
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	683a      	ldr	r2, [r7, #0]
 800ee2c:	6978      	ldr	r0, [r7, #20]
 800ee2e:	f000 f8d1 	bl	800efd4 <prvInsertTimerInActiveList>
 800ee32:	4603      	mov	r3, r0
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d01f      	beq.n	800ee78 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ee38:	2300      	movs	r3, #0
 800ee3a:	9300      	str	r3, [sp, #0]
 800ee3c:	2300      	movs	r3, #0
 800ee3e:	687a      	ldr	r2, [r7, #4]
 800ee40:	2100      	movs	r1, #0
 800ee42:	6978      	ldr	r0, [r7, #20]
 800ee44:	f7ff ff88 	bl	800ed58 <xTimerGenericCommand>
 800ee48:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800ee4a:	693b      	ldr	r3, [r7, #16]
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d113      	bne.n	800ee78 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800ee50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee54:	f383 8811 	msr	BASEPRI, r3
 800ee58:	f3bf 8f6f 	isb	sy
 800ee5c:	f3bf 8f4f 	dsb	sy
 800ee60:	60fb      	str	r3, [r7, #12]
}
 800ee62:	bf00      	nop
 800ee64:	e7fe      	b.n	800ee64 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ee66:	697b      	ldr	r3, [r7, #20]
 800ee68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ee6c:	f023 0301 	bic.w	r3, r3, #1
 800ee70:	b2da      	uxtb	r2, r3
 800ee72:	697b      	ldr	r3, [r7, #20]
 800ee74:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ee78:	697b      	ldr	r3, [r7, #20]
 800ee7a:	6a1b      	ldr	r3, [r3, #32]
 800ee7c:	6978      	ldr	r0, [r7, #20]
 800ee7e:	4798      	blx	r3
}
 800ee80:	bf00      	nop
 800ee82:	3718      	adds	r7, #24
 800ee84:	46bd      	mov	sp, r7
 800ee86:	bd80      	pop	{r7, pc}
 800ee88:	20002688 	.word	0x20002688

0800ee8c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b084      	sub	sp, #16
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ee94:	f107 0308 	add.w	r3, r7, #8
 800ee98:	4618      	mov	r0, r3
 800ee9a:	f000 f857 	bl	800ef4c <prvGetNextExpireTime>
 800ee9e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800eea0:	68bb      	ldr	r3, [r7, #8]
 800eea2:	4619      	mov	r1, r3
 800eea4:	68f8      	ldr	r0, [r7, #12]
 800eea6:	f000 f803 	bl	800eeb0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800eeaa:	f000 f8d5 	bl	800f058 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800eeae:	e7f1      	b.n	800ee94 <prvTimerTask+0x8>

0800eeb0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	b084      	sub	sp, #16
 800eeb4:	af00      	add	r7, sp, #0
 800eeb6:	6078      	str	r0, [r7, #4]
 800eeb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800eeba:	f7ff fa43 	bl	800e344 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800eebe:	f107 0308 	add.w	r3, r7, #8
 800eec2:	4618      	mov	r0, r3
 800eec4:	f000 f866 	bl	800ef94 <prvSampleTimeNow>
 800eec8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800eeca:	68bb      	ldr	r3, [r7, #8]
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d130      	bne.n	800ef32 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800eed0:	683b      	ldr	r3, [r7, #0]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d10a      	bne.n	800eeec <prvProcessTimerOrBlockTask+0x3c>
 800eed6:	687a      	ldr	r2, [r7, #4]
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	429a      	cmp	r2, r3
 800eedc:	d806      	bhi.n	800eeec <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800eede:	f7ff fa3f 	bl	800e360 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800eee2:	68f9      	ldr	r1, [r7, #12]
 800eee4:	6878      	ldr	r0, [r7, #4]
 800eee6:	f7ff ff85 	bl	800edf4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800eeea:	e024      	b.n	800ef36 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800eeec:	683b      	ldr	r3, [r7, #0]
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d008      	beq.n	800ef04 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800eef2:	4b13      	ldr	r3, [pc, #76]	; (800ef40 <prvProcessTimerOrBlockTask+0x90>)
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d101      	bne.n	800ef00 <prvProcessTimerOrBlockTask+0x50>
 800eefc:	2301      	movs	r3, #1
 800eefe:	e000      	b.n	800ef02 <prvProcessTimerOrBlockTask+0x52>
 800ef00:	2300      	movs	r3, #0
 800ef02:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800ef04:	4b0f      	ldr	r3, [pc, #60]	; (800ef44 <prvProcessTimerOrBlockTask+0x94>)
 800ef06:	6818      	ldr	r0, [r3, #0]
 800ef08:	687a      	ldr	r2, [r7, #4]
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	1ad3      	subs	r3, r2, r3
 800ef0e:	683a      	ldr	r2, [r7, #0]
 800ef10:	4619      	mov	r1, r3
 800ef12:	f7fe ff29 	bl	800dd68 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800ef16:	f7ff fa23 	bl	800e360 <xTaskResumeAll>
 800ef1a:	4603      	mov	r3, r0
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d10a      	bne.n	800ef36 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800ef20:	4b09      	ldr	r3, [pc, #36]	; (800ef48 <prvProcessTimerOrBlockTask+0x98>)
 800ef22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ef26:	601a      	str	r2, [r3, #0]
 800ef28:	f3bf 8f4f 	dsb	sy
 800ef2c:	f3bf 8f6f 	isb	sy
}
 800ef30:	e001      	b.n	800ef36 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800ef32:	f7ff fa15 	bl	800e360 <xTaskResumeAll>
}
 800ef36:	bf00      	nop
 800ef38:	3710      	adds	r7, #16
 800ef3a:	46bd      	mov	sp, r7
 800ef3c:	bd80      	pop	{r7, pc}
 800ef3e:	bf00      	nop
 800ef40:	2000268c 	.word	0x2000268c
 800ef44:	20002690 	.word	0x20002690
 800ef48:	e000ed04 	.word	0xe000ed04

0800ef4c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800ef4c:	b480      	push	{r7}
 800ef4e:	b085      	sub	sp, #20
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800ef54:	4b0e      	ldr	r3, [pc, #56]	; (800ef90 <prvGetNextExpireTime+0x44>)
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	681b      	ldr	r3, [r3, #0]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d101      	bne.n	800ef62 <prvGetNextExpireTime+0x16>
 800ef5e:	2201      	movs	r2, #1
 800ef60:	e000      	b.n	800ef64 <prvGetNextExpireTime+0x18>
 800ef62:	2200      	movs	r2, #0
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800ef68:	687b      	ldr	r3, [r7, #4]
 800ef6a:	681b      	ldr	r3, [r3, #0]
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d105      	bne.n	800ef7c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800ef70:	4b07      	ldr	r3, [pc, #28]	; (800ef90 <prvGetNextExpireTime+0x44>)
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	68db      	ldr	r3, [r3, #12]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	60fb      	str	r3, [r7, #12]
 800ef7a:	e001      	b.n	800ef80 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800ef7c:	2300      	movs	r3, #0
 800ef7e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800ef80:	68fb      	ldr	r3, [r7, #12]
}
 800ef82:	4618      	mov	r0, r3
 800ef84:	3714      	adds	r7, #20
 800ef86:	46bd      	mov	sp, r7
 800ef88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef8c:	4770      	bx	lr
 800ef8e:	bf00      	nop
 800ef90:	20002688 	.word	0x20002688

0800ef94 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800ef94:	b580      	push	{r7, lr}
 800ef96:	b084      	sub	sp, #16
 800ef98:	af00      	add	r7, sp, #0
 800ef9a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800ef9c:	f7ff fa7e 	bl	800e49c <xTaskGetTickCount>
 800efa0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800efa2:	4b0b      	ldr	r3, [pc, #44]	; (800efd0 <prvSampleTimeNow+0x3c>)
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	68fa      	ldr	r2, [r7, #12]
 800efa8:	429a      	cmp	r2, r3
 800efaa:	d205      	bcs.n	800efb8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800efac:	f000 f936 	bl	800f21c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	2201      	movs	r2, #1
 800efb4:	601a      	str	r2, [r3, #0]
 800efb6:	e002      	b.n	800efbe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	2200      	movs	r2, #0
 800efbc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800efbe:	4a04      	ldr	r2, [pc, #16]	; (800efd0 <prvSampleTimeNow+0x3c>)
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800efc4:	68fb      	ldr	r3, [r7, #12]
}
 800efc6:	4618      	mov	r0, r3
 800efc8:	3710      	adds	r7, #16
 800efca:	46bd      	mov	sp, r7
 800efcc:	bd80      	pop	{r7, pc}
 800efce:	bf00      	nop
 800efd0:	20002698 	.word	0x20002698

0800efd4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800efd4:	b580      	push	{r7, lr}
 800efd6:	b086      	sub	sp, #24
 800efd8:	af00      	add	r7, sp, #0
 800efda:	60f8      	str	r0, [r7, #12]
 800efdc:	60b9      	str	r1, [r7, #8]
 800efde:	607a      	str	r2, [r7, #4]
 800efe0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800efe2:	2300      	movs	r3, #0
 800efe4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800efe6:	68fb      	ldr	r3, [r7, #12]
 800efe8:	68ba      	ldr	r2, [r7, #8]
 800efea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	68fa      	ldr	r2, [r7, #12]
 800eff0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800eff2:	68ba      	ldr	r2, [r7, #8]
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	429a      	cmp	r2, r3
 800eff8:	d812      	bhi.n	800f020 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800effa:	687a      	ldr	r2, [r7, #4]
 800effc:	683b      	ldr	r3, [r7, #0]
 800effe:	1ad2      	subs	r2, r2, r3
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	699b      	ldr	r3, [r3, #24]
 800f004:	429a      	cmp	r2, r3
 800f006:	d302      	bcc.n	800f00e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800f008:	2301      	movs	r3, #1
 800f00a:	617b      	str	r3, [r7, #20]
 800f00c:	e01b      	b.n	800f046 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800f00e:	4b10      	ldr	r3, [pc, #64]	; (800f050 <prvInsertTimerInActiveList+0x7c>)
 800f010:	681a      	ldr	r2, [r3, #0]
 800f012:	68fb      	ldr	r3, [r7, #12]
 800f014:	3304      	adds	r3, #4
 800f016:	4619      	mov	r1, r3
 800f018:	4610      	mov	r0, r2
 800f01a:	f7fe f98a 	bl	800d332 <vListInsert>
 800f01e:	e012      	b.n	800f046 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800f020:	687a      	ldr	r2, [r7, #4]
 800f022:	683b      	ldr	r3, [r7, #0]
 800f024:	429a      	cmp	r2, r3
 800f026:	d206      	bcs.n	800f036 <prvInsertTimerInActiveList+0x62>
 800f028:	68ba      	ldr	r2, [r7, #8]
 800f02a:	683b      	ldr	r3, [r7, #0]
 800f02c:	429a      	cmp	r2, r3
 800f02e:	d302      	bcc.n	800f036 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800f030:	2301      	movs	r3, #1
 800f032:	617b      	str	r3, [r7, #20]
 800f034:	e007      	b.n	800f046 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f036:	4b07      	ldr	r3, [pc, #28]	; (800f054 <prvInsertTimerInActiveList+0x80>)
 800f038:	681a      	ldr	r2, [r3, #0]
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	3304      	adds	r3, #4
 800f03e:	4619      	mov	r1, r3
 800f040:	4610      	mov	r0, r2
 800f042:	f7fe f976 	bl	800d332 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800f046:	697b      	ldr	r3, [r7, #20]
}
 800f048:	4618      	mov	r0, r3
 800f04a:	3718      	adds	r7, #24
 800f04c:	46bd      	mov	sp, r7
 800f04e:	bd80      	pop	{r7, pc}
 800f050:	2000268c 	.word	0x2000268c
 800f054:	20002688 	.word	0x20002688

0800f058 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800f058:	b580      	push	{r7, lr}
 800f05a:	b08e      	sub	sp, #56	; 0x38
 800f05c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f05e:	e0ca      	b.n	800f1f6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	2b00      	cmp	r3, #0
 800f064:	da18      	bge.n	800f098 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800f066:	1d3b      	adds	r3, r7, #4
 800f068:	3304      	adds	r3, #4
 800f06a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800f06c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d10a      	bne.n	800f088 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800f072:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f076:	f383 8811 	msr	BASEPRI, r3
 800f07a:	f3bf 8f6f 	isb	sy
 800f07e:	f3bf 8f4f 	dsb	sy
 800f082:	61fb      	str	r3, [r7, #28]
}
 800f084:	bf00      	nop
 800f086:	e7fe      	b.n	800f086 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800f088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f08e:	6850      	ldr	r0, [r2, #4]
 800f090:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f092:	6892      	ldr	r2, [r2, #8]
 800f094:	4611      	mov	r1, r2
 800f096:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	f2c0 80aa 	blt.w	800f1f4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800f0a0:	68fb      	ldr	r3, [r7, #12]
 800f0a2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800f0a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0a6:	695b      	ldr	r3, [r3, #20]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d004      	beq.n	800f0b6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f0ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0ae:	3304      	adds	r3, #4
 800f0b0:	4618      	mov	r0, r3
 800f0b2:	f7fe f977 	bl	800d3a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f0b6:	463b      	mov	r3, r7
 800f0b8:	4618      	mov	r0, r3
 800f0ba:	f7ff ff6b 	bl	800ef94 <prvSampleTimeNow>
 800f0be:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	2b09      	cmp	r3, #9
 800f0c4:	f200 8097 	bhi.w	800f1f6 <prvProcessReceivedCommands+0x19e>
 800f0c8:	a201      	add	r2, pc, #4	; (adr r2, 800f0d0 <prvProcessReceivedCommands+0x78>)
 800f0ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0ce:	bf00      	nop
 800f0d0:	0800f0f9 	.word	0x0800f0f9
 800f0d4:	0800f0f9 	.word	0x0800f0f9
 800f0d8:	0800f0f9 	.word	0x0800f0f9
 800f0dc:	0800f16d 	.word	0x0800f16d
 800f0e0:	0800f181 	.word	0x0800f181
 800f0e4:	0800f1cb 	.word	0x0800f1cb
 800f0e8:	0800f0f9 	.word	0x0800f0f9
 800f0ec:	0800f0f9 	.word	0x0800f0f9
 800f0f0:	0800f16d 	.word	0x0800f16d
 800f0f4:	0800f181 	.word	0x0800f181
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f0f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f0fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f0fe:	f043 0301 	orr.w	r3, r3, #1
 800f102:	b2da      	uxtb	r2, r3
 800f104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f106:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800f10a:	68ba      	ldr	r2, [r7, #8]
 800f10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f10e:	699b      	ldr	r3, [r3, #24]
 800f110:	18d1      	adds	r1, r2, r3
 800f112:	68bb      	ldr	r3, [r7, #8]
 800f114:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f116:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f118:	f7ff ff5c 	bl	800efd4 <prvInsertTimerInActiveList>
 800f11c:	4603      	mov	r3, r0
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d069      	beq.n	800f1f6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f122:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f124:	6a1b      	ldr	r3, [r3, #32]
 800f126:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f128:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f12a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f12c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f130:	f003 0304 	and.w	r3, r3, #4
 800f134:	2b00      	cmp	r3, #0
 800f136:	d05e      	beq.n	800f1f6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800f138:	68ba      	ldr	r2, [r7, #8]
 800f13a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f13c:	699b      	ldr	r3, [r3, #24]
 800f13e:	441a      	add	r2, r3
 800f140:	2300      	movs	r3, #0
 800f142:	9300      	str	r3, [sp, #0]
 800f144:	2300      	movs	r3, #0
 800f146:	2100      	movs	r1, #0
 800f148:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f14a:	f7ff fe05 	bl	800ed58 <xTimerGenericCommand>
 800f14e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800f150:	6a3b      	ldr	r3, [r7, #32]
 800f152:	2b00      	cmp	r3, #0
 800f154:	d14f      	bne.n	800f1f6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800f156:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f15a:	f383 8811 	msr	BASEPRI, r3
 800f15e:	f3bf 8f6f 	isb	sy
 800f162:	f3bf 8f4f 	dsb	sy
 800f166:	61bb      	str	r3, [r7, #24]
}
 800f168:	bf00      	nop
 800f16a:	e7fe      	b.n	800f16a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f16c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f16e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f172:	f023 0301 	bic.w	r3, r3, #1
 800f176:	b2da      	uxtb	r2, r3
 800f178:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f17a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800f17e:	e03a      	b.n	800f1f6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800f180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f182:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f186:	f043 0301 	orr.w	r3, r3, #1
 800f18a:	b2da      	uxtb	r2, r3
 800f18c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f18e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800f192:	68ba      	ldr	r2, [r7, #8]
 800f194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f196:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800f198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f19a:	699b      	ldr	r3, [r3, #24]
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d10a      	bne.n	800f1b6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800f1a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1a4:	f383 8811 	msr	BASEPRI, r3
 800f1a8:	f3bf 8f6f 	isb	sy
 800f1ac:	f3bf 8f4f 	dsb	sy
 800f1b0:	617b      	str	r3, [r7, #20]
}
 800f1b2:	bf00      	nop
 800f1b4:	e7fe      	b.n	800f1b4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800f1b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1b8:	699a      	ldr	r2, [r3, #24]
 800f1ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1bc:	18d1      	adds	r1, r2, r3
 800f1be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f1c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f1c4:	f7ff ff06 	bl	800efd4 <prvInsertTimerInActiveList>
					break;
 800f1c8:	e015      	b.n	800f1f6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800f1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f1d0:	f003 0302 	and.w	r3, r3, #2
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d103      	bne.n	800f1e0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800f1d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f1da:	f000 fbe1 	bl	800f9a0 <vPortFree>
 800f1de:	e00a      	b.n	800f1f6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f1e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f1e6:	f023 0301 	bic.w	r3, r3, #1
 800f1ea:	b2da      	uxtb	r2, r3
 800f1ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f1ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800f1f2:	e000      	b.n	800f1f6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800f1f4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800f1f6:	4b08      	ldr	r3, [pc, #32]	; (800f218 <prvProcessReceivedCommands+0x1c0>)
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	1d39      	adds	r1, r7, #4
 800f1fc:	2200      	movs	r2, #0
 800f1fe:	4618      	mov	r0, r3
 800f200:	f7fe fb98 	bl	800d934 <xQueueReceive>
 800f204:	4603      	mov	r3, r0
 800f206:	2b00      	cmp	r3, #0
 800f208:	f47f af2a 	bne.w	800f060 <prvProcessReceivedCommands+0x8>
	}
}
 800f20c:	bf00      	nop
 800f20e:	bf00      	nop
 800f210:	3730      	adds	r7, #48	; 0x30
 800f212:	46bd      	mov	sp, r7
 800f214:	bd80      	pop	{r7, pc}
 800f216:	bf00      	nop
 800f218:	20002690 	.word	0x20002690

0800f21c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800f21c:	b580      	push	{r7, lr}
 800f21e:	b088      	sub	sp, #32
 800f220:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f222:	e048      	b.n	800f2b6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800f224:	4b2d      	ldr	r3, [pc, #180]	; (800f2dc <prvSwitchTimerLists+0xc0>)
 800f226:	681b      	ldr	r3, [r3, #0]
 800f228:	68db      	ldr	r3, [r3, #12]
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f22e:	4b2b      	ldr	r3, [pc, #172]	; (800f2dc <prvSwitchTimerLists+0xc0>)
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	68db      	ldr	r3, [r3, #12]
 800f234:	68db      	ldr	r3, [r3, #12]
 800f236:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f238:	68fb      	ldr	r3, [r7, #12]
 800f23a:	3304      	adds	r3, #4
 800f23c:	4618      	mov	r0, r3
 800f23e:	f7fe f8b1 	bl	800d3a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	6a1b      	ldr	r3, [r3, #32]
 800f246:	68f8      	ldr	r0, [r7, #12]
 800f248:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f24a:	68fb      	ldr	r3, [r7, #12]
 800f24c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f250:	f003 0304 	and.w	r3, r3, #4
 800f254:	2b00      	cmp	r3, #0
 800f256:	d02e      	beq.n	800f2b6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800f258:	68fb      	ldr	r3, [r7, #12]
 800f25a:	699b      	ldr	r3, [r3, #24]
 800f25c:	693a      	ldr	r2, [r7, #16]
 800f25e:	4413      	add	r3, r2
 800f260:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800f262:	68ba      	ldr	r2, [r7, #8]
 800f264:	693b      	ldr	r3, [r7, #16]
 800f266:	429a      	cmp	r2, r3
 800f268:	d90e      	bls.n	800f288 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	68ba      	ldr	r2, [r7, #8]
 800f26e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	68fa      	ldr	r2, [r7, #12]
 800f274:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800f276:	4b19      	ldr	r3, [pc, #100]	; (800f2dc <prvSwitchTimerLists+0xc0>)
 800f278:	681a      	ldr	r2, [r3, #0]
 800f27a:	68fb      	ldr	r3, [r7, #12]
 800f27c:	3304      	adds	r3, #4
 800f27e:	4619      	mov	r1, r3
 800f280:	4610      	mov	r0, r2
 800f282:	f7fe f856 	bl	800d332 <vListInsert>
 800f286:	e016      	b.n	800f2b6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f288:	2300      	movs	r3, #0
 800f28a:	9300      	str	r3, [sp, #0]
 800f28c:	2300      	movs	r3, #0
 800f28e:	693a      	ldr	r2, [r7, #16]
 800f290:	2100      	movs	r1, #0
 800f292:	68f8      	ldr	r0, [r7, #12]
 800f294:	f7ff fd60 	bl	800ed58 <xTimerGenericCommand>
 800f298:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d10a      	bne.n	800f2b6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800f2a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2a4:	f383 8811 	msr	BASEPRI, r3
 800f2a8:	f3bf 8f6f 	isb	sy
 800f2ac:	f3bf 8f4f 	dsb	sy
 800f2b0:	603b      	str	r3, [r7, #0]
}
 800f2b2:	bf00      	nop
 800f2b4:	e7fe      	b.n	800f2b4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800f2b6:	4b09      	ldr	r3, [pc, #36]	; (800f2dc <prvSwitchTimerLists+0xc0>)
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	2b00      	cmp	r3, #0
 800f2be:	d1b1      	bne.n	800f224 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800f2c0:	4b06      	ldr	r3, [pc, #24]	; (800f2dc <prvSwitchTimerLists+0xc0>)
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800f2c6:	4b06      	ldr	r3, [pc, #24]	; (800f2e0 <prvSwitchTimerLists+0xc4>)
 800f2c8:	681b      	ldr	r3, [r3, #0]
 800f2ca:	4a04      	ldr	r2, [pc, #16]	; (800f2dc <prvSwitchTimerLists+0xc0>)
 800f2cc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800f2ce:	4a04      	ldr	r2, [pc, #16]	; (800f2e0 <prvSwitchTimerLists+0xc4>)
 800f2d0:	697b      	ldr	r3, [r7, #20]
 800f2d2:	6013      	str	r3, [r2, #0]
}
 800f2d4:	bf00      	nop
 800f2d6:	3718      	adds	r7, #24
 800f2d8:	46bd      	mov	sp, r7
 800f2da:	bd80      	pop	{r7, pc}
 800f2dc:	20002688 	.word	0x20002688
 800f2e0:	2000268c 	.word	0x2000268c

0800f2e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800f2e4:	b580      	push	{r7, lr}
 800f2e6:	b082      	sub	sp, #8
 800f2e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800f2ea:	f000 f96b 	bl	800f5c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800f2ee:	4b15      	ldr	r3, [pc, #84]	; (800f344 <prvCheckForValidListAndQueue+0x60>)
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d120      	bne.n	800f338 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800f2f6:	4814      	ldr	r0, [pc, #80]	; (800f348 <prvCheckForValidListAndQueue+0x64>)
 800f2f8:	f7fd ffca 	bl	800d290 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800f2fc:	4813      	ldr	r0, [pc, #76]	; (800f34c <prvCheckForValidListAndQueue+0x68>)
 800f2fe:	f7fd ffc7 	bl	800d290 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800f302:	4b13      	ldr	r3, [pc, #76]	; (800f350 <prvCheckForValidListAndQueue+0x6c>)
 800f304:	4a10      	ldr	r2, [pc, #64]	; (800f348 <prvCheckForValidListAndQueue+0x64>)
 800f306:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800f308:	4b12      	ldr	r3, [pc, #72]	; (800f354 <prvCheckForValidListAndQueue+0x70>)
 800f30a:	4a10      	ldr	r2, [pc, #64]	; (800f34c <prvCheckForValidListAndQueue+0x68>)
 800f30c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800f30e:	2300      	movs	r3, #0
 800f310:	9300      	str	r3, [sp, #0]
 800f312:	4b11      	ldr	r3, [pc, #68]	; (800f358 <prvCheckForValidListAndQueue+0x74>)
 800f314:	4a11      	ldr	r2, [pc, #68]	; (800f35c <prvCheckForValidListAndQueue+0x78>)
 800f316:	2110      	movs	r1, #16
 800f318:	200a      	movs	r0, #10
 800f31a:	f7fe f8d5 	bl	800d4c8 <xQueueGenericCreateStatic>
 800f31e:	4603      	mov	r3, r0
 800f320:	4a08      	ldr	r2, [pc, #32]	; (800f344 <prvCheckForValidListAndQueue+0x60>)
 800f322:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800f324:	4b07      	ldr	r3, [pc, #28]	; (800f344 <prvCheckForValidListAndQueue+0x60>)
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d005      	beq.n	800f338 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800f32c:	4b05      	ldr	r3, [pc, #20]	; (800f344 <prvCheckForValidListAndQueue+0x60>)
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	490b      	ldr	r1, [pc, #44]	; (800f360 <prvCheckForValidListAndQueue+0x7c>)
 800f332:	4618      	mov	r0, r3
 800f334:	f7fe fcee 	bl	800dd14 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800f338:	f000 f974 	bl	800f624 <vPortExitCritical>
}
 800f33c:	bf00      	nop
 800f33e:	46bd      	mov	sp, r7
 800f340:	bd80      	pop	{r7, pc}
 800f342:	bf00      	nop
 800f344:	20002690 	.word	0x20002690
 800f348:	20002660 	.word	0x20002660
 800f34c:	20002674 	.word	0x20002674
 800f350:	20002688 	.word	0x20002688
 800f354:	2000268c 	.word	0x2000268c
 800f358:	2000273c 	.word	0x2000273c
 800f35c:	2000269c 	.word	0x2000269c
 800f360:	08014604 	.word	0x08014604

0800f364 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800f364:	b480      	push	{r7}
 800f366:	b085      	sub	sp, #20
 800f368:	af00      	add	r7, sp, #0
 800f36a:	60f8      	str	r0, [r7, #12]
 800f36c:	60b9      	str	r1, [r7, #8]
 800f36e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	3b04      	subs	r3, #4
 800f374:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800f37c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f37e:	68fb      	ldr	r3, [r7, #12]
 800f380:	3b04      	subs	r3, #4
 800f382:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800f384:	68bb      	ldr	r3, [r7, #8]
 800f386:	f023 0201 	bic.w	r2, r3, #1
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800f38e:	68fb      	ldr	r3, [r7, #12]
 800f390:	3b04      	subs	r3, #4
 800f392:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800f394:	4a0c      	ldr	r2, [pc, #48]	; (800f3c8 <pxPortInitialiseStack+0x64>)
 800f396:	68fb      	ldr	r3, [r7, #12]
 800f398:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	3b14      	subs	r3, #20
 800f39e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800f3a0:	687a      	ldr	r2, [r7, #4]
 800f3a2:	68fb      	ldr	r3, [r7, #12]
 800f3a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800f3a6:	68fb      	ldr	r3, [r7, #12]
 800f3a8:	3b04      	subs	r3, #4
 800f3aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	f06f 0202 	mvn.w	r2, #2
 800f3b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800f3b4:	68fb      	ldr	r3, [r7, #12]
 800f3b6:	3b20      	subs	r3, #32
 800f3b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800f3ba:	68fb      	ldr	r3, [r7, #12]
}
 800f3bc:	4618      	mov	r0, r3
 800f3be:	3714      	adds	r7, #20
 800f3c0:	46bd      	mov	sp, r7
 800f3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c6:	4770      	bx	lr
 800f3c8:	0800f3cd 	.word	0x0800f3cd

0800f3cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800f3cc:	b480      	push	{r7}
 800f3ce:	b085      	sub	sp, #20
 800f3d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800f3d6:	4b12      	ldr	r3, [pc, #72]	; (800f420 <prvTaskExitError+0x54>)
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f3de:	d00a      	beq.n	800f3f6 <prvTaskExitError+0x2a>
	__asm volatile
 800f3e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3e4:	f383 8811 	msr	BASEPRI, r3
 800f3e8:	f3bf 8f6f 	isb	sy
 800f3ec:	f3bf 8f4f 	dsb	sy
 800f3f0:	60fb      	str	r3, [r7, #12]
}
 800f3f2:	bf00      	nop
 800f3f4:	e7fe      	b.n	800f3f4 <prvTaskExitError+0x28>
	__asm volatile
 800f3f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3fa:	f383 8811 	msr	BASEPRI, r3
 800f3fe:	f3bf 8f6f 	isb	sy
 800f402:	f3bf 8f4f 	dsb	sy
 800f406:	60bb      	str	r3, [r7, #8]
}
 800f408:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800f40a:	bf00      	nop
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d0fc      	beq.n	800f40c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800f412:	bf00      	nop
 800f414:	bf00      	nop
 800f416:	3714      	adds	r7, #20
 800f418:	46bd      	mov	sp, r7
 800f41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f41e:	4770      	bx	lr
 800f420:	20000010 	.word	0x20000010
	...

0800f430 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800f430:	4b07      	ldr	r3, [pc, #28]	; (800f450 <pxCurrentTCBConst2>)
 800f432:	6819      	ldr	r1, [r3, #0]
 800f434:	6808      	ldr	r0, [r1, #0]
 800f436:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f43a:	f380 8809 	msr	PSP, r0
 800f43e:	f3bf 8f6f 	isb	sy
 800f442:	f04f 0000 	mov.w	r0, #0
 800f446:	f380 8811 	msr	BASEPRI, r0
 800f44a:	4770      	bx	lr
 800f44c:	f3af 8000 	nop.w

0800f450 <pxCurrentTCBConst2>:
 800f450:	20002160 	.word	0x20002160
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800f454:	bf00      	nop
 800f456:	bf00      	nop

0800f458 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800f458:	4808      	ldr	r0, [pc, #32]	; (800f47c <prvPortStartFirstTask+0x24>)
 800f45a:	6800      	ldr	r0, [r0, #0]
 800f45c:	6800      	ldr	r0, [r0, #0]
 800f45e:	f380 8808 	msr	MSP, r0
 800f462:	f04f 0000 	mov.w	r0, #0
 800f466:	f380 8814 	msr	CONTROL, r0
 800f46a:	b662      	cpsie	i
 800f46c:	b661      	cpsie	f
 800f46e:	f3bf 8f4f 	dsb	sy
 800f472:	f3bf 8f6f 	isb	sy
 800f476:	df00      	svc	0
 800f478:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800f47a:	bf00      	nop
 800f47c:	e000ed08 	.word	0xe000ed08

0800f480 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800f480:	b580      	push	{r7, lr}
 800f482:	b086      	sub	sp, #24
 800f484:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800f486:	4b46      	ldr	r3, [pc, #280]	; (800f5a0 <xPortStartScheduler+0x120>)
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	4a46      	ldr	r2, [pc, #280]	; (800f5a4 <xPortStartScheduler+0x124>)
 800f48c:	4293      	cmp	r3, r2
 800f48e:	d10a      	bne.n	800f4a6 <xPortStartScheduler+0x26>
	__asm volatile
 800f490:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f494:	f383 8811 	msr	BASEPRI, r3
 800f498:	f3bf 8f6f 	isb	sy
 800f49c:	f3bf 8f4f 	dsb	sy
 800f4a0:	613b      	str	r3, [r7, #16]
}
 800f4a2:	bf00      	nop
 800f4a4:	e7fe      	b.n	800f4a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800f4a6:	4b3e      	ldr	r3, [pc, #248]	; (800f5a0 <xPortStartScheduler+0x120>)
 800f4a8:	681b      	ldr	r3, [r3, #0]
 800f4aa:	4a3f      	ldr	r2, [pc, #252]	; (800f5a8 <xPortStartScheduler+0x128>)
 800f4ac:	4293      	cmp	r3, r2
 800f4ae:	d10a      	bne.n	800f4c6 <xPortStartScheduler+0x46>
	__asm volatile
 800f4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4b4:	f383 8811 	msr	BASEPRI, r3
 800f4b8:	f3bf 8f6f 	isb	sy
 800f4bc:	f3bf 8f4f 	dsb	sy
 800f4c0:	60fb      	str	r3, [r7, #12]
}
 800f4c2:	bf00      	nop
 800f4c4:	e7fe      	b.n	800f4c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800f4c6:	4b39      	ldr	r3, [pc, #228]	; (800f5ac <xPortStartScheduler+0x12c>)
 800f4c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800f4ca:	697b      	ldr	r3, [r7, #20]
 800f4cc:	781b      	ldrb	r3, [r3, #0]
 800f4ce:	b2db      	uxtb	r3, r3
 800f4d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800f4d2:	697b      	ldr	r3, [r7, #20]
 800f4d4:	22ff      	movs	r2, #255	; 0xff
 800f4d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800f4d8:	697b      	ldr	r3, [r7, #20]
 800f4da:	781b      	ldrb	r3, [r3, #0]
 800f4dc:	b2db      	uxtb	r3, r3
 800f4de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800f4e0:	78fb      	ldrb	r3, [r7, #3]
 800f4e2:	b2db      	uxtb	r3, r3
 800f4e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800f4e8:	b2da      	uxtb	r2, r3
 800f4ea:	4b31      	ldr	r3, [pc, #196]	; (800f5b0 <xPortStartScheduler+0x130>)
 800f4ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800f4ee:	4b31      	ldr	r3, [pc, #196]	; (800f5b4 <xPortStartScheduler+0x134>)
 800f4f0:	2207      	movs	r2, #7
 800f4f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f4f4:	e009      	b.n	800f50a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800f4f6:	4b2f      	ldr	r3, [pc, #188]	; (800f5b4 <xPortStartScheduler+0x134>)
 800f4f8:	681b      	ldr	r3, [r3, #0]
 800f4fa:	3b01      	subs	r3, #1
 800f4fc:	4a2d      	ldr	r2, [pc, #180]	; (800f5b4 <xPortStartScheduler+0x134>)
 800f4fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800f500:	78fb      	ldrb	r3, [r7, #3]
 800f502:	b2db      	uxtb	r3, r3
 800f504:	005b      	lsls	r3, r3, #1
 800f506:	b2db      	uxtb	r3, r3
 800f508:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800f50a:	78fb      	ldrb	r3, [r7, #3]
 800f50c:	b2db      	uxtb	r3, r3
 800f50e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f512:	2b80      	cmp	r3, #128	; 0x80
 800f514:	d0ef      	beq.n	800f4f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800f516:	4b27      	ldr	r3, [pc, #156]	; (800f5b4 <xPortStartScheduler+0x134>)
 800f518:	681b      	ldr	r3, [r3, #0]
 800f51a:	f1c3 0307 	rsb	r3, r3, #7
 800f51e:	2b04      	cmp	r3, #4
 800f520:	d00a      	beq.n	800f538 <xPortStartScheduler+0xb8>
	__asm volatile
 800f522:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f526:	f383 8811 	msr	BASEPRI, r3
 800f52a:	f3bf 8f6f 	isb	sy
 800f52e:	f3bf 8f4f 	dsb	sy
 800f532:	60bb      	str	r3, [r7, #8]
}
 800f534:	bf00      	nop
 800f536:	e7fe      	b.n	800f536 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800f538:	4b1e      	ldr	r3, [pc, #120]	; (800f5b4 <xPortStartScheduler+0x134>)
 800f53a:	681b      	ldr	r3, [r3, #0]
 800f53c:	021b      	lsls	r3, r3, #8
 800f53e:	4a1d      	ldr	r2, [pc, #116]	; (800f5b4 <xPortStartScheduler+0x134>)
 800f540:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800f542:	4b1c      	ldr	r3, [pc, #112]	; (800f5b4 <xPortStartScheduler+0x134>)
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800f54a:	4a1a      	ldr	r2, [pc, #104]	; (800f5b4 <xPortStartScheduler+0x134>)
 800f54c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	b2da      	uxtb	r2, r3
 800f552:	697b      	ldr	r3, [r7, #20]
 800f554:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800f556:	4b18      	ldr	r3, [pc, #96]	; (800f5b8 <xPortStartScheduler+0x138>)
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	4a17      	ldr	r2, [pc, #92]	; (800f5b8 <xPortStartScheduler+0x138>)
 800f55c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800f560:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800f562:	4b15      	ldr	r3, [pc, #84]	; (800f5b8 <xPortStartScheduler+0x138>)
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	4a14      	ldr	r2, [pc, #80]	; (800f5b8 <xPortStartScheduler+0x138>)
 800f568:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800f56c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800f56e:	f000 f8dd 	bl	800f72c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800f572:	4b12      	ldr	r3, [pc, #72]	; (800f5bc <xPortStartScheduler+0x13c>)
 800f574:	2200      	movs	r2, #0
 800f576:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800f578:	f000 f8fc 	bl	800f774 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800f57c:	4b10      	ldr	r3, [pc, #64]	; (800f5c0 <xPortStartScheduler+0x140>)
 800f57e:	681b      	ldr	r3, [r3, #0]
 800f580:	4a0f      	ldr	r2, [pc, #60]	; (800f5c0 <xPortStartScheduler+0x140>)
 800f582:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800f586:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800f588:	f7ff ff66 	bl	800f458 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800f58c:	f7ff f850 	bl	800e630 <vTaskSwitchContext>
	prvTaskExitError();
 800f590:	f7ff ff1c 	bl	800f3cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800f594:	2300      	movs	r3, #0
}
 800f596:	4618      	mov	r0, r3
 800f598:	3718      	adds	r7, #24
 800f59a:	46bd      	mov	sp, r7
 800f59c:	bd80      	pop	{r7, pc}
 800f59e:	bf00      	nop
 800f5a0:	e000ed00 	.word	0xe000ed00
 800f5a4:	410fc271 	.word	0x410fc271
 800f5a8:	410fc270 	.word	0x410fc270
 800f5ac:	e000e400 	.word	0xe000e400
 800f5b0:	2000278c 	.word	0x2000278c
 800f5b4:	20002790 	.word	0x20002790
 800f5b8:	e000ed20 	.word	0xe000ed20
 800f5bc:	20000010 	.word	0x20000010
 800f5c0:	e000ef34 	.word	0xe000ef34

0800f5c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800f5c4:	b480      	push	{r7}
 800f5c6:	b083      	sub	sp, #12
 800f5c8:	af00      	add	r7, sp, #0
	__asm volatile
 800f5ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5ce:	f383 8811 	msr	BASEPRI, r3
 800f5d2:	f3bf 8f6f 	isb	sy
 800f5d6:	f3bf 8f4f 	dsb	sy
 800f5da:	607b      	str	r3, [r7, #4]
}
 800f5dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800f5de:	4b0f      	ldr	r3, [pc, #60]	; (800f61c <vPortEnterCritical+0x58>)
 800f5e0:	681b      	ldr	r3, [r3, #0]
 800f5e2:	3301      	adds	r3, #1
 800f5e4:	4a0d      	ldr	r2, [pc, #52]	; (800f61c <vPortEnterCritical+0x58>)
 800f5e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800f5e8:	4b0c      	ldr	r3, [pc, #48]	; (800f61c <vPortEnterCritical+0x58>)
 800f5ea:	681b      	ldr	r3, [r3, #0]
 800f5ec:	2b01      	cmp	r3, #1
 800f5ee:	d10f      	bne.n	800f610 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800f5f0:	4b0b      	ldr	r3, [pc, #44]	; (800f620 <vPortEnterCritical+0x5c>)
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	b2db      	uxtb	r3, r3
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d00a      	beq.n	800f610 <vPortEnterCritical+0x4c>
	__asm volatile
 800f5fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5fe:	f383 8811 	msr	BASEPRI, r3
 800f602:	f3bf 8f6f 	isb	sy
 800f606:	f3bf 8f4f 	dsb	sy
 800f60a:	603b      	str	r3, [r7, #0]
}
 800f60c:	bf00      	nop
 800f60e:	e7fe      	b.n	800f60e <vPortEnterCritical+0x4a>
	}
}
 800f610:	bf00      	nop
 800f612:	370c      	adds	r7, #12
 800f614:	46bd      	mov	sp, r7
 800f616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f61a:	4770      	bx	lr
 800f61c:	20000010 	.word	0x20000010
 800f620:	e000ed04 	.word	0xe000ed04

0800f624 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800f624:	b480      	push	{r7}
 800f626:	b083      	sub	sp, #12
 800f628:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800f62a:	4b12      	ldr	r3, [pc, #72]	; (800f674 <vPortExitCritical+0x50>)
 800f62c:	681b      	ldr	r3, [r3, #0]
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d10a      	bne.n	800f648 <vPortExitCritical+0x24>
	__asm volatile
 800f632:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f636:	f383 8811 	msr	BASEPRI, r3
 800f63a:	f3bf 8f6f 	isb	sy
 800f63e:	f3bf 8f4f 	dsb	sy
 800f642:	607b      	str	r3, [r7, #4]
}
 800f644:	bf00      	nop
 800f646:	e7fe      	b.n	800f646 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800f648:	4b0a      	ldr	r3, [pc, #40]	; (800f674 <vPortExitCritical+0x50>)
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	3b01      	subs	r3, #1
 800f64e:	4a09      	ldr	r2, [pc, #36]	; (800f674 <vPortExitCritical+0x50>)
 800f650:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800f652:	4b08      	ldr	r3, [pc, #32]	; (800f674 <vPortExitCritical+0x50>)
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	2b00      	cmp	r3, #0
 800f658:	d105      	bne.n	800f666 <vPortExitCritical+0x42>
 800f65a:	2300      	movs	r3, #0
 800f65c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f65e:	683b      	ldr	r3, [r7, #0]
 800f660:	f383 8811 	msr	BASEPRI, r3
}
 800f664:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800f666:	bf00      	nop
 800f668:	370c      	adds	r7, #12
 800f66a:	46bd      	mov	sp, r7
 800f66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f670:	4770      	bx	lr
 800f672:	bf00      	nop
 800f674:	20000010 	.word	0x20000010
	...

0800f680 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800f680:	f3ef 8009 	mrs	r0, PSP
 800f684:	f3bf 8f6f 	isb	sy
 800f688:	4b15      	ldr	r3, [pc, #84]	; (800f6e0 <pxCurrentTCBConst>)
 800f68a:	681a      	ldr	r2, [r3, #0]
 800f68c:	f01e 0f10 	tst.w	lr, #16
 800f690:	bf08      	it	eq
 800f692:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800f696:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f69a:	6010      	str	r0, [r2, #0]
 800f69c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800f6a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800f6a4:	f380 8811 	msr	BASEPRI, r0
 800f6a8:	f3bf 8f4f 	dsb	sy
 800f6ac:	f3bf 8f6f 	isb	sy
 800f6b0:	f7fe ffbe 	bl	800e630 <vTaskSwitchContext>
 800f6b4:	f04f 0000 	mov.w	r0, #0
 800f6b8:	f380 8811 	msr	BASEPRI, r0
 800f6bc:	bc09      	pop	{r0, r3}
 800f6be:	6819      	ldr	r1, [r3, #0]
 800f6c0:	6808      	ldr	r0, [r1, #0]
 800f6c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6c6:	f01e 0f10 	tst.w	lr, #16
 800f6ca:	bf08      	it	eq
 800f6cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800f6d0:	f380 8809 	msr	PSP, r0
 800f6d4:	f3bf 8f6f 	isb	sy
 800f6d8:	4770      	bx	lr
 800f6da:	bf00      	nop
 800f6dc:	f3af 8000 	nop.w

0800f6e0 <pxCurrentTCBConst>:
 800f6e0:	20002160 	.word	0x20002160
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800f6e4:	bf00      	nop
 800f6e6:	bf00      	nop

0800f6e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800f6e8:	b580      	push	{r7, lr}
 800f6ea:	b082      	sub	sp, #8
 800f6ec:	af00      	add	r7, sp, #0
	__asm volatile
 800f6ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6f2:	f383 8811 	msr	BASEPRI, r3
 800f6f6:	f3bf 8f6f 	isb	sy
 800f6fa:	f3bf 8f4f 	dsb	sy
 800f6fe:	607b      	str	r3, [r7, #4]
}
 800f700:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800f702:	f7fe fedb 	bl	800e4bc <xTaskIncrementTick>
 800f706:	4603      	mov	r3, r0
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d003      	beq.n	800f714 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800f70c:	4b06      	ldr	r3, [pc, #24]	; (800f728 <xPortSysTickHandler+0x40>)
 800f70e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f712:	601a      	str	r2, [r3, #0]
 800f714:	2300      	movs	r3, #0
 800f716:	603b      	str	r3, [r7, #0]
	__asm volatile
 800f718:	683b      	ldr	r3, [r7, #0]
 800f71a:	f383 8811 	msr	BASEPRI, r3
}
 800f71e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800f720:	bf00      	nop
 800f722:	3708      	adds	r7, #8
 800f724:	46bd      	mov	sp, r7
 800f726:	bd80      	pop	{r7, pc}
 800f728:	e000ed04 	.word	0xe000ed04

0800f72c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800f72c:	b480      	push	{r7}
 800f72e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800f730:	4b0b      	ldr	r3, [pc, #44]	; (800f760 <vPortSetupTimerInterrupt+0x34>)
 800f732:	2200      	movs	r2, #0
 800f734:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800f736:	4b0b      	ldr	r3, [pc, #44]	; (800f764 <vPortSetupTimerInterrupt+0x38>)
 800f738:	2200      	movs	r2, #0
 800f73a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800f73c:	4b0a      	ldr	r3, [pc, #40]	; (800f768 <vPortSetupTimerInterrupt+0x3c>)
 800f73e:	681b      	ldr	r3, [r3, #0]
 800f740:	4a0a      	ldr	r2, [pc, #40]	; (800f76c <vPortSetupTimerInterrupt+0x40>)
 800f742:	fba2 2303 	umull	r2, r3, r2, r3
 800f746:	099b      	lsrs	r3, r3, #6
 800f748:	4a09      	ldr	r2, [pc, #36]	; (800f770 <vPortSetupTimerInterrupt+0x44>)
 800f74a:	3b01      	subs	r3, #1
 800f74c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800f74e:	4b04      	ldr	r3, [pc, #16]	; (800f760 <vPortSetupTimerInterrupt+0x34>)
 800f750:	2207      	movs	r2, #7
 800f752:	601a      	str	r2, [r3, #0]
}
 800f754:	bf00      	nop
 800f756:	46bd      	mov	sp, r7
 800f758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f75c:	4770      	bx	lr
 800f75e:	bf00      	nop
 800f760:	e000e010 	.word	0xe000e010
 800f764:	e000e018 	.word	0xe000e018
 800f768:	20000004 	.word	0x20000004
 800f76c:	10624dd3 	.word	0x10624dd3
 800f770:	e000e014 	.word	0xe000e014

0800f774 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800f774:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800f784 <vPortEnableVFP+0x10>
 800f778:	6801      	ldr	r1, [r0, #0]
 800f77a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800f77e:	6001      	str	r1, [r0, #0]
 800f780:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800f782:	bf00      	nop
 800f784:	e000ed88 	.word	0xe000ed88

0800f788 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f788:	b480      	push	{r7}
 800f78a:	b085      	sub	sp, #20
 800f78c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f78e:	f3ef 8305 	mrs	r3, IPSR
 800f792:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	2b0f      	cmp	r3, #15
 800f798:	d914      	bls.n	800f7c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f79a:	4a17      	ldr	r2, [pc, #92]	; (800f7f8 <vPortValidateInterruptPriority+0x70>)
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	4413      	add	r3, r2
 800f7a0:	781b      	ldrb	r3, [r3, #0]
 800f7a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f7a4:	4b15      	ldr	r3, [pc, #84]	; (800f7fc <vPortValidateInterruptPriority+0x74>)
 800f7a6:	781b      	ldrb	r3, [r3, #0]
 800f7a8:	7afa      	ldrb	r2, [r7, #11]
 800f7aa:	429a      	cmp	r2, r3
 800f7ac:	d20a      	bcs.n	800f7c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800f7ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7b2:	f383 8811 	msr	BASEPRI, r3
 800f7b6:	f3bf 8f6f 	isb	sy
 800f7ba:	f3bf 8f4f 	dsb	sy
 800f7be:	607b      	str	r3, [r7, #4]
}
 800f7c0:	bf00      	nop
 800f7c2:	e7fe      	b.n	800f7c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f7c4:	4b0e      	ldr	r3, [pc, #56]	; (800f800 <vPortValidateInterruptPriority+0x78>)
 800f7c6:	681b      	ldr	r3, [r3, #0]
 800f7c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f7cc:	4b0d      	ldr	r3, [pc, #52]	; (800f804 <vPortValidateInterruptPriority+0x7c>)
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	429a      	cmp	r2, r3
 800f7d2:	d90a      	bls.n	800f7ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f7d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7d8:	f383 8811 	msr	BASEPRI, r3
 800f7dc:	f3bf 8f6f 	isb	sy
 800f7e0:	f3bf 8f4f 	dsb	sy
 800f7e4:	603b      	str	r3, [r7, #0]
}
 800f7e6:	bf00      	nop
 800f7e8:	e7fe      	b.n	800f7e8 <vPortValidateInterruptPriority+0x60>
	}
 800f7ea:	bf00      	nop
 800f7ec:	3714      	adds	r7, #20
 800f7ee:	46bd      	mov	sp, r7
 800f7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f4:	4770      	bx	lr
 800f7f6:	bf00      	nop
 800f7f8:	e000e3f0 	.word	0xe000e3f0
 800f7fc:	2000278c 	.word	0x2000278c
 800f800:	e000ed0c 	.word	0xe000ed0c
 800f804:	20002790 	.word	0x20002790

0800f808 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	b08a      	sub	sp, #40	; 0x28
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f810:	2300      	movs	r3, #0
 800f812:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f814:	f7fe fd96 	bl	800e344 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f818:	4b5b      	ldr	r3, [pc, #364]	; (800f988 <pvPortMalloc+0x180>)
 800f81a:	681b      	ldr	r3, [r3, #0]
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d101      	bne.n	800f824 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f820:	f000 f920 	bl	800fa64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f824:	4b59      	ldr	r3, [pc, #356]	; (800f98c <pvPortMalloc+0x184>)
 800f826:	681a      	ldr	r2, [r3, #0]
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	4013      	ands	r3, r2
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	f040 8093 	bne.w	800f958 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d01d      	beq.n	800f874 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f838:	2208      	movs	r2, #8
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	4413      	add	r3, r2
 800f83e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	f003 0307 	and.w	r3, r3, #7
 800f846:	2b00      	cmp	r3, #0
 800f848:	d014      	beq.n	800f874 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	f023 0307 	bic.w	r3, r3, #7
 800f850:	3308      	adds	r3, #8
 800f852:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	f003 0307 	and.w	r3, r3, #7
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d00a      	beq.n	800f874 <pvPortMalloc+0x6c>
	__asm volatile
 800f85e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f862:	f383 8811 	msr	BASEPRI, r3
 800f866:	f3bf 8f6f 	isb	sy
 800f86a:	f3bf 8f4f 	dsb	sy
 800f86e:	617b      	str	r3, [r7, #20]
}
 800f870:	bf00      	nop
 800f872:	e7fe      	b.n	800f872 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	2b00      	cmp	r3, #0
 800f878:	d06e      	beq.n	800f958 <pvPortMalloc+0x150>
 800f87a:	4b45      	ldr	r3, [pc, #276]	; (800f990 <pvPortMalloc+0x188>)
 800f87c:	681b      	ldr	r3, [r3, #0]
 800f87e:	687a      	ldr	r2, [r7, #4]
 800f880:	429a      	cmp	r2, r3
 800f882:	d869      	bhi.n	800f958 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f884:	4b43      	ldr	r3, [pc, #268]	; (800f994 <pvPortMalloc+0x18c>)
 800f886:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f888:	4b42      	ldr	r3, [pc, #264]	; (800f994 <pvPortMalloc+0x18c>)
 800f88a:	681b      	ldr	r3, [r3, #0]
 800f88c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f88e:	e004      	b.n	800f89a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800f890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f892:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f89a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f89c:	685b      	ldr	r3, [r3, #4]
 800f89e:	687a      	ldr	r2, [r7, #4]
 800f8a0:	429a      	cmp	r2, r3
 800f8a2:	d903      	bls.n	800f8ac <pvPortMalloc+0xa4>
 800f8a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8a6:	681b      	ldr	r3, [r3, #0]
 800f8a8:	2b00      	cmp	r3, #0
 800f8aa:	d1f1      	bne.n	800f890 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f8ac:	4b36      	ldr	r3, [pc, #216]	; (800f988 <pvPortMalloc+0x180>)
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f8b2:	429a      	cmp	r2, r3
 800f8b4:	d050      	beq.n	800f958 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f8b6:	6a3b      	ldr	r3, [r7, #32]
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	2208      	movs	r2, #8
 800f8bc:	4413      	add	r3, r2
 800f8be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f8c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8c2:	681a      	ldr	r2, [r3, #0]
 800f8c4:	6a3b      	ldr	r3, [r7, #32]
 800f8c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f8c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8ca:	685a      	ldr	r2, [r3, #4]
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	1ad2      	subs	r2, r2, r3
 800f8d0:	2308      	movs	r3, #8
 800f8d2:	005b      	lsls	r3, r3, #1
 800f8d4:	429a      	cmp	r2, r3
 800f8d6:	d91f      	bls.n	800f918 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f8d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	4413      	add	r3, r2
 800f8de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f8e0:	69bb      	ldr	r3, [r7, #24]
 800f8e2:	f003 0307 	and.w	r3, r3, #7
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d00a      	beq.n	800f900 <pvPortMalloc+0xf8>
	__asm volatile
 800f8ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8ee:	f383 8811 	msr	BASEPRI, r3
 800f8f2:	f3bf 8f6f 	isb	sy
 800f8f6:	f3bf 8f4f 	dsb	sy
 800f8fa:	613b      	str	r3, [r7, #16]
}
 800f8fc:	bf00      	nop
 800f8fe:	e7fe      	b.n	800f8fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f902:	685a      	ldr	r2, [r3, #4]
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	1ad2      	subs	r2, r2, r3
 800f908:	69bb      	ldr	r3, [r7, #24]
 800f90a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f90c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f90e:	687a      	ldr	r2, [r7, #4]
 800f910:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f912:	69b8      	ldr	r0, [r7, #24]
 800f914:	f000 f908 	bl	800fb28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f918:	4b1d      	ldr	r3, [pc, #116]	; (800f990 <pvPortMalloc+0x188>)
 800f91a:	681a      	ldr	r2, [r3, #0]
 800f91c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f91e:	685b      	ldr	r3, [r3, #4]
 800f920:	1ad3      	subs	r3, r2, r3
 800f922:	4a1b      	ldr	r2, [pc, #108]	; (800f990 <pvPortMalloc+0x188>)
 800f924:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f926:	4b1a      	ldr	r3, [pc, #104]	; (800f990 <pvPortMalloc+0x188>)
 800f928:	681a      	ldr	r2, [r3, #0]
 800f92a:	4b1b      	ldr	r3, [pc, #108]	; (800f998 <pvPortMalloc+0x190>)
 800f92c:	681b      	ldr	r3, [r3, #0]
 800f92e:	429a      	cmp	r2, r3
 800f930:	d203      	bcs.n	800f93a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f932:	4b17      	ldr	r3, [pc, #92]	; (800f990 <pvPortMalloc+0x188>)
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	4a18      	ldr	r2, [pc, #96]	; (800f998 <pvPortMalloc+0x190>)
 800f938:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f93a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f93c:	685a      	ldr	r2, [r3, #4]
 800f93e:	4b13      	ldr	r3, [pc, #76]	; (800f98c <pvPortMalloc+0x184>)
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	431a      	orrs	r2, r3
 800f944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f946:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f94a:	2200      	movs	r2, #0
 800f94c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f94e:	4b13      	ldr	r3, [pc, #76]	; (800f99c <pvPortMalloc+0x194>)
 800f950:	681b      	ldr	r3, [r3, #0]
 800f952:	3301      	adds	r3, #1
 800f954:	4a11      	ldr	r2, [pc, #68]	; (800f99c <pvPortMalloc+0x194>)
 800f956:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f958:	f7fe fd02 	bl	800e360 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f95c:	69fb      	ldr	r3, [r7, #28]
 800f95e:	f003 0307 	and.w	r3, r3, #7
 800f962:	2b00      	cmp	r3, #0
 800f964:	d00a      	beq.n	800f97c <pvPortMalloc+0x174>
	__asm volatile
 800f966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f96a:	f383 8811 	msr	BASEPRI, r3
 800f96e:	f3bf 8f6f 	isb	sy
 800f972:	f3bf 8f4f 	dsb	sy
 800f976:	60fb      	str	r3, [r7, #12]
}
 800f978:	bf00      	nop
 800f97a:	e7fe      	b.n	800f97a <pvPortMalloc+0x172>
	return pvReturn;
 800f97c:	69fb      	ldr	r3, [r7, #28]
}
 800f97e:	4618      	mov	r0, r3
 800f980:	3728      	adds	r7, #40	; 0x28
 800f982:	46bd      	mov	sp, r7
 800f984:	bd80      	pop	{r7, pc}
 800f986:	bf00      	nop
 800f988:	2000639c 	.word	0x2000639c
 800f98c:	200063b0 	.word	0x200063b0
 800f990:	200063a0 	.word	0x200063a0
 800f994:	20006394 	.word	0x20006394
 800f998:	200063a4 	.word	0x200063a4
 800f99c:	200063a8 	.word	0x200063a8

0800f9a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f9a0:	b580      	push	{r7, lr}
 800f9a2:	b086      	sub	sp, #24
 800f9a4:	af00      	add	r7, sp, #0
 800f9a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d04d      	beq.n	800fa4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f9b2:	2308      	movs	r3, #8
 800f9b4:	425b      	negs	r3, r3
 800f9b6:	697a      	ldr	r2, [r7, #20]
 800f9b8:	4413      	add	r3, r2
 800f9ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f9bc:	697b      	ldr	r3, [r7, #20]
 800f9be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f9c0:	693b      	ldr	r3, [r7, #16]
 800f9c2:	685a      	ldr	r2, [r3, #4]
 800f9c4:	4b24      	ldr	r3, [pc, #144]	; (800fa58 <vPortFree+0xb8>)
 800f9c6:	681b      	ldr	r3, [r3, #0]
 800f9c8:	4013      	ands	r3, r2
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	d10a      	bne.n	800f9e4 <vPortFree+0x44>
	__asm volatile
 800f9ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9d2:	f383 8811 	msr	BASEPRI, r3
 800f9d6:	f3bf 8f6f 	isb	sy
 800f9da:	f3bf 8f4f 	dsb	sy
 800f9de:	60fb      	str	r3, [r7, #12]
}
 800f9e0:	bf00      	nop
 800f9e2:	e7fe      	b.n	800f9e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f9e4:	693b      	ldr	r3, [r7, #16]
 800f9e6:	681b      	ldr	r3, [r3, #0]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d00a      	beq.n	800fa02 <vPortFree+0x62>
	__asm volatile
 800f9ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f9f0:	f383 8811 	msr	BASEPRI, r3
 800f9f4:	f3bf 8f6f 	isb	sy
 800f9f8:	f3bf 8f4f 	dsb	sy
 800f9fc:	60bb      	str	r3, [r7, #8]
}
 800f9fe:	bf00      	nop
 800fa00:	e7fe      	b.n	800fa00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800fa02:	693b      	ldr	r3, [r7, #16]
 800fa04:	685a      	ldr	r2, [r3, #4]
 800fa06:	4b14      	ldr	r3, [pc, #80]	; (800fa58 <vPortFree+0xb8>)
 800fa08:	681b      	ldr	r3, [r3, #0]
 800fa0a:	4013      	ands	r3, r2
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d01e      	beq.n	800fa4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800fa10:	693b      	ldr	r3, [r7, #16]
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d11a      	bne.n	800fa4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800fa18:	693b      	ldr	r3, [r7, #16]
 800fa1a:	685a      	ldr	r2, [r3, #4]
 800fa1c:	4b0e      	ldr	r3, [pc, #56]	; (800fa58 <vPortFree+0xb8>)
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	43db      	mvns	r3, r3
 800fa22:	401a      	ands	r2, r3
 800fa24:	693b      	ldr	r3, [r7, #16]
 800fa26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800fa28:	f7fe fc8c 	bl	800e344 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800fa2c:	693b      	ldr	r3, [r7, #16]
 800fa2e:	685a      	ldr	r2, [r3, #4]
 800fa30:	4b0a      	ldr	r3, [pc, #40]	; (800fa5c <vPortFree+0xbc>)
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	4413      	add	r3, r2
 800fa36:	4a09      	ldr	r2, [pc, #36]	; (800fa5c <vPortFree+0xbc>)
 800fa38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800fa3a:	6938      	ldr	r0, [r7, #16]
 800fa3c:	f000 f874 	bl	800fb28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800fa40:	4b07      	ldr	r3, [pc, #28]	; (800fa60 <vPortFree+0xc0>)
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	3301      	adds	r3, #1
 800fa46:	4a06      	ldr	r2, [pc, #24]	; (800fa60 <vPortFree+0xc0>)
 800fa48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800fa4a:	f7fe fc89 	bl	800e360 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800fa4e:	bf00      	nop
 800fa50:	3718      	adds	r7, #24
 800fa52:	46bd      	mov	sp, r7
 800fa54:	bd80      	pop	{r7, pc}
 800fa56:	bf00      	nop
 800fa58:	200063b0 	.word	0x200063b0
 800fa5c:	200063a0 	.word	0x200063a0
 800fa60:	200063ac 	.word	0x200063ac

0800fa64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800fa64:	b480      	push	{r7}
 800fa66:	b085      	sub	sp, #20
 800fa68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800fa6a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800fa6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800fa70:	4b27      	ldr	r3, [pc, #156]	; (800fb10 <prvHeapInit+0xac>)
 800fa72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	f003 0307 	and.w	r3, r3, #7
 800fa7a:	2b00      	cmp	r3, #0
 800fa7c:	d00c      	beq.n	800fa98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	3307      	adds	r3, #7
 800fa82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fa84:	68fb      	ldr	r3, [r7, #12]
 800fa86:	f023 0307 	bic.w	r3, r3, #7
 800fa8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800fa8c:	68ba      	ldr	r2, [r7, #8]
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	1ad3      	subs	r3, r2, r3
 800fa92:	4a1f      	ldr	r2, [pc, #124]	; (800fb10 <prvHeapInit+0xac>)
 800fa94:	4413      	add	r3, r2
 800fa96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800fa9c:	4a1d      	ldr	r2, [pc, #116]	; (800fb14 <prvHeapInit+0xb0>)
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800faa2:	4b1c      	ldr	r3, [pc, #112]	; (800fb14 <prvHeapInit+0xb0>)
 800faa4:	2200      	movs	r2, #0
 800faa6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	68ba      	ldr	r2, [r7, #8]
 800faac:	4413      	add	r3, r2
 800faae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800fab0:	2208      	movs	r2, #8
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	1a9b      	subs	r3, r3, r2
 800fab6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	f023 0307 	bic.w	r3, r3, #7
 800fabe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800fac0:	68fb      	ldr	r3, [r7, #12]
 800fac2:	4a15      	ldr	r2, [pc, #84]	; (800fb18 <prvHeapInit+0xb4>)
 800fac4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800fac6:	4b14      	ldr	r3, [pc, #80]	; (800fb18 <prvHeapInit+0xb4>)
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	2200      	movs	r2, #0
 800facc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800face:	4b12      	ldr	r3, [pc, #72]	; (800fb18 <prvHeapInit+0xb4>)
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	2200      	movs	r2, #0
 800fad4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800fada:	683b      	ldr	r3, [r7, #0]
 800fadc:	68fa      	ldr	r2, [r7, #12]
 800fade:	1ad2      	subs	r2, r2, r3
 800fae0:	683b      	ldr	r3, [r7, #0]
 800fae2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800fae4:	4b0c      	ldr	r3, [pc, #48]	; (800fb18 <prvHeapInit+0xb4>)
 800fae6:	681a      	ldr	r2, [r3, #0]
 800fae8:	683b      	ldr	r3, [r7, #0]
 800faea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800faec:	683b      	ldr	r3, [r7, #0]
 800faee:	685b      	ldr	r3, [r3, #4]
 800faf0:	4a0a      	ldr	r2, [pc, #40]	; (800fb1c <prvHeapInit+0xb8>)
 800faf2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800faf4:	683b      	ldr	r3, [r7, #0]
 800faf6:	685b      	ldr	r3, [r3, #4]
 800faf8:	4a09      	ldr	r2, [pc, #36]	; (800fb20 <prvHeapInit+0xbc>)
 800fafa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800fafc:	4b09      	ldr	r3, [pc, #36]	; (800fb24 <prvHeapInit+0xc0>)
 800fafe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800fb02:	601a      	str	r2, [r3, #0]
}
 800fb04:	bf00      	nop
 800fb06:	3714      	adds	r7, #20
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb0e:	4770      	bx	lr
 800fb10:	20002794 	.word	0x20002794
 800fb14:	20006394 	.word	0x20006394
 800fb18:	2000639c 	.word	0x2000639c
 800fb1c:	200063a4 	.word	0x200063a4
 800fb20:	200063a0 	.word	0x200063a0
 800fb24:	200063b0 	.word	0x200063b0

0800fb28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800fb28:	b480      	push	{r7}
 800fb2a:	b085      	sub	sp, #20
 800fb2c:	af00      	add	r7, sp, #0
 800fb2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800fb30:	4b28      	ldr	r3, [pc, #160]	; (800fbd4 <prvInsertBlockIntoFreeList+0xac>)
 800fb32:	60fb      	str	r3, [r7, #12]
 800fb34:	e002      	b.n	800fb3c <prvInsertBlockIntoFreeList+0x14>
 800fb36:	68fb      	ldr	r3, [r7, #12]
 800fb38:	681b      	ldr	r3, [r3, #0]
 800fb3a:	60fb      	str	r3, [r7, #12]
 800fb3c:	68fb      	ldr	r3, [r7, #12]
 800fb3e:	681b      	ldr	r3, [r3, #0]
 800fb40:	687a      	ldr	r2, [r7, #4]
 800fb42:	429a      	cmp	r2, r3
 800fb44:	d8f7      	bhi.n	800fb36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	685b      	ldr	r3, [r3, #4]
 800fb4e:	68ba      	ldr	r2, [r7, #8]
 800fb50:	4413      	add	r3, r2
 800fb52:	687a      	ldr	r2, [r7, #4]
 800fb54:	429a      	cmp	r2, r3
 800fb56:	d108      	bne.n	800fb6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	685a      	ldr	r2, [r3, #4]
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	685b      	ldr	r3, [r3, #4]
 800fb60:	441a      	add	r2, r3
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	685b      	ldr	r3, [r3, #4]
 800fb72:	68ba      	ldr	r2, [r7, #8]
 800fb74:	441a      	add	r2, r3
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	429a      	cmp	r2, r3
 800fb7c:	d118      	bne.n	800fbb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	681a      	ldr	r2, [r3, #0]
 800fb82:	4b15      	ldr	r3, [pc, #84]	; (800fbd8 <prvInsertBlockIntoFreeList+0xb0>)
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	429a      	cmp	r2, r3
 800fb88:	d00d      	beq.n	800fba6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800fb8a:	687b      	ldr	r3, [r7, #4]
 800fb8c:	685a      	ldr	r2, [r3, #4]
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	681b      	ldr	r3, [r3, #0]
 800fb92:	685b      	ldr	r3, [r3, #4]
 800fb94:	441a      	add	r2, r3
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	681b      	ldr	r3, [r3, #0]
 800fb9e:	681a      	ldr	r2, [r3, #0]
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	601a      	str	r2, [r3, #0]
 800fba4:	e008      	b.n	800fbb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800fba6:	4b0c      	ldr	r3, [pc, #48]	; (800fbd8 <prvInsertBlockIntoFreeList+0xb0>)
 800fba8:	681a      	ldr	r2, [r3, #0]
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	601a      	str	r2, [r3, #0]
 800fbae:	e003      	b.n	800fbb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	681a      	ldr	r2, [r3, #0]
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800fbb8:	68fa      	ldr	r2, [r7, #12]
 800fbba:	687b      	ldr	r3, [r7, #4]
 800fbbc:	429a      	cmp	r2, r3
 800fbbe:	d002      	beq.n	800fbc6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800fbc0:	68fb      	ldr	r3, [r7, #12]
 800fbc2:	687a      	ldr	r2, [r7, #4]
 800fbc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fbc6:	bf00      	nop
 800fbc8:	3714      	adds	r7, #20
 800fbca:	46bd      	mov	sp, r7
 800fbcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd0:	4770      	bx	lr
 800fbd2:	bf00      	nop
 800fbd4:	20006394 	.word	0x20006394
 800fbd8:	2000639c 	.word	0x2000639c

0800fbdc <__errno>:
 800fbdc:	4b01      	ldr	r3, [pc, #4]	; (800fbe4 <__errno+0x8>)
 800fbde:	6818      	ldr	r0, [r3, #0]
 800fbe0:	4770      	bx	lr
 800fbe2:	bf00      	nop
 800fbe4:	20000014 	.word	0x20000014

0800fbe8 <__libc_init_array>:
 800fbe8:	b570      	push	{r4, r5, r6, lr}
 800fbea:	4d0d      	ldr	r5, [pc, #52]	; (800fc20 <__libc_init_array+0x38>)
 800fbec:	4c0d      	ldr	r4, [pc, #52]	; (800fc24 <__libc_init_array+0x3c>)
 800fbee:	1b64      	subs	r4, r4, r5
 800fbf0:	10a4      	asrs	r4, r4, #2
 800fbf2:	2600      	movs	r6, #0
 800fbf4:	42a6      	cmp	r6, r4
 800fbf6:	d109      	bne.n	800fc0c <__libc_init_array+0x24>
 800fbf8:	4d0b      	ldr	r5, [pc, #44]	; (800fc28 <__libc_init_array+0x40>)
 800fbfa:	4c0c      	ldr	r4, [pc, #48]	; (800fc2c <__libc_init_array+0x44>)
 800fbfc:	f004 fc90 	bl	8014520 <_init>
 800fc00:	1b64      	subs	r4, r4, r5
 800fc02:	10a4      	asrs	r4, r4, #2
 800fc04:	2600      	movs	r6, #0
 800fc06:	42a6      	cmp	r6, r4
 800fc08:	d105      	bne.n	800fc16 <__libc_init_array+0x2e>
 800fc0a:	bd70      	pop	{r4, r5, r6, pc}
 800fc0c:	f855 3b04 	ldr.w	r3, [r5], #4
 800fc10:	4798      	blx	r3
 800fc12:	3601      	adds	r6, #1
 800fc14:	e7ee      	b.n	800fbf4 <__libc_init_array+0xc>
 800fc16:	f855 3b04 	ldr.w	r3, [r5], #4
 800fc1a:	4798      	blx	r3
 800fc1c:	3601      	adds	r6, #1
 800fc1e:	e7f2      	b.n	800fc06 <__libc_init_array+0x1e>
 800fc20:	080155c4 	.word	0x080155c4
 800fc24:	080155c4 	.word	0x080155c4
 800fc28:	080155c4 	.word	0x080155c4
 800fc2c:	080155c8 	.word	0x080155c8

0800fc30 <memcpy>:
 800fc30:	440a      	add	r2, r1
 800fc32:	4291      	cmp	r1, r2
 800fc34:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800fc38:	d100      	bne.n	800fc3c <memcpy+0xc>
 800fc3a:	4770      	bx	lr
 800fc3c:	b510      	push	{r4, lr}
 800fc3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fc42:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fc46:	4291      	cmp	r1, r2
 800fc48:	d1f9      	bne.n	800fc3e <memcpy+0xe>
 800fc4a:	bd10      	pop	{r4, pc}

0800fc4c <memset>:
 800fc4c:	4402      	add	r2, r0
 800fc4e:	4603      	mov	r3, r0
 800fc50:	4293      	cmp	r3, r2
 800fc52:	d100      	bne.n	800fc56 <memset+0xa>
 800fc54:	4770      	bx	lr
 800fc56:	f803 1b01 	strb.w	r1, [r3], #1
 800fc5a:	e7f9      	b.n	800fc50 <memset+0x4>

0800fc5c <__cvt>:
 800fc5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fc60:	ec55 4b10 	vmov	r4, r5, d0
 800fc64:	2d00      	cmp	r5, #0
 800fc66:	460e      	mov	r6, r1
 800fc68:	4619      	mov	r1, r3
 800fc6a:	462b      	mov	r3, r5
 800fc6c:	bfbb      	ittet	lt
 800fc6e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800fc72:	461d      	movlt	r5, r3
 800fc74:	2300      	movge	r3, #0
 800fc76:	232d      	movlt	r3, #45	; 0x2d
 800fc78:	700b      	strb	r3, [r1, #0]
 800fc7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fc7c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800fc80:	4691      	mov	r9, r2
 800fc82:	f023 0820 	bic.w	r8, r3, #32
 800fc86:	bfbc      	itt	lt
 800fc88:	4622      	movlt	r2, r4
 800fc8a:	4614      	movlt	r4, r2
 800fc8c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fc90:	d005      	beq.n	800fc9e <__cvt+0x42>
 800fc92:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800fc96:	d100      	bne.n	800fc9a <__cvt+0x3e>
 800fc98:	3601      	adds	r6, #1
 800fc9a:	2102      	movs	r1, #2
 800fc9c:	e000      	b.n	800fca0 <__cvt+0x44>
 800fc9e:	2103      	movs	r1, #3
 800fca0:	ab03      	add	r3, sp, #12
 800fca2:	9301      	str	r3, [sp, #4]
 800fca4:	ab02      	add	r3, sp, #8
 800fca6:	9300      	str	r3, [sp, #0]
 800fca8:	ec45 4b10 	vmov	d0, r4, r5
 800fcac:	4653      	mov	r3, sl
 800fcae:	4632      	mov	r2, r6
 800fcb0:	f001 fdae 	bl	8011810 <_dtoa_r>
 800fcb4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800fcb8:	4607      	mov	r7, r0
 800fcba:	d102      	bne.n	800fcc2 <__cvt+0x66>
 800fcbc:	f019 0f01 	tst.w	r9, #1
 800fcc0:	d022      	beq.n	800fd08 <__cvt+0xac>
 800fcc2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800fcc6:	eb07 0906 	add.w	r9, r7, r6
 800fcca:	d110      	bne.n	800fcee <__cvt+0x92>
 800fccc:	783b      	ldrb	r3, [r7, #0]
 800fcce:	2b30      	cmp	r3, #48	; 0x30
 800fcd0:	d10a      	bne.n	800fce8 <__cvt+0x8c>
 800fcd2:	2200      	movs	r2, #0
 800fcd4:	2300      	movs	r3, #0
 800fcd6:	4620      	mov	r0, r4
 800fcd8:	4629      	mov	r1, r5
 800fcda:	f7f0 fef5 	bl	8000ac8 <__aeabi_dcmpeq>
 800fcde:	b918      	cbnz	r0, 800fce8 <__cvt+0x8c>
 800fce0:	f1c6 0601 	rsb	r6, r6, #1
 800fce4:	f8ca 6000 	str.w	r6, [sl]
 800fce8:	f8da 3000 	ldr.w	r3, [sl]
 800fcec:	4499      	add	r9, r3
 800fcee:	2200      	movs	r2, #0
 800fcf0:	2300      	movs	r3, #0
 800fcf2:	4620      	mov	r0, r4
 800fcf4:	4629      	mov	r1, r5
 800fcf6:	f7f0 fee7 	bl	8000ac8 <__aeabi_dcmpeq>
 800fcfa:	b108      	cbz	r0, 800fd00 <__cvt+0xa4>
 800fcfc:	f8cd 900c 	str.w	r9, [sp, #12]
 800fd00:	2230      	movs	r2, #48	; 0x30
 800fd02:	9b03      	ldr	r3, [sp, #12]
 800fd04:	454b      	cmp	r3, r9
 800fd06:	d307      	bcc.n	800fd18 <__cvt+0xbc>
 800fd08:	9b03      	ldr	r3, [sp, #12]
 800fd0a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fd0c:	1bdb      	subs	r3, r3, r7
 800fd0e:	4638      	mov	r0, r7
 800fd10:	6013      	str	r3, [r2, #0]
 800fd12:	b004      	add	sp, #16
 800fd14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd18:	1c59      	adds	r1, r3, #1
 800fd1a:	9103      	str	r1, [sp, #12]
 800fd1c:	701a      	strb	r2, [r3, #0]
 800fd1e:	e7f0      	b.n	800fd02 <__cvt+0xa6>

0800fd20 <__exponent>:
 800fd20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fd22:	4603      	mov	r3, r0
 800fd24:	2900      	cmp	r1, #0
 800fd26:	bfb8      	it	lt
 800fd28:	4249      	neglt	r1, r1
 800fd2a:	f803 2b02 	strb.w	r2, [r3], #2
 800fd2e:	bfb4      	ite	lt
 800fd30:	222d      	movlt	r2, #45	; 0x2d
 800fd32:	222b      	movge	r2, #43	; 0x2b
 800fd34:	2909      	cmp	r1, #9
 800fd36:	7042      	strb	r2, [r0, #1]
 800fd38:	dd2a      	ble.n	800fd90 <__exponent+0x70>
 800fd3a:	f10d 0407 	add.w	r4, sp, #7
 800fd3e:	46a4      	mov	ip, r4
 800fd40:	270a      	movs	r7, #10
 800fd42:	46a6      	mov	lr, r4
 800fd44:	460a      	mov	r2, r1
 800fd46:	fb91 f6f7 	sdiv	r6, r1, r7
 800fd4a:	fb07 1516 	mls	r5, r7, r6, r1
 800fd4e:	3530      	adds	r5, #48	; 0x30
 800fd50:	2a63      	cmp	r2, #99	; 0x63
 800fd52:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800fd56:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800fd5a:	4631      	mov	r1, r6
 800fd5c:	dcf1      	bgt.n	800fd42 <__exponent+0x22>
 800fd5e:	3130      	adds	r1, #48	; 0x30
 800fd60:	f1ae 0502 	sub.w	r5, lr, #2
 800fd64:	f804 1c01 	strb.w	r1, [r4, #-1]
 800fd68:	1c44      	adds	r4, r0, #1
 800fd6a:	4629      	mov	r1, r5
 800fd6c:	4561      	cmp	r1, ip
 800fd6e:	d30a      	bcc.n	800fd86 <__exponent+0x66>
 800fd70:	f10d 0209 	add.w	r2, sp, #9
 800fd74:	eba2 020e 	sub.w	r2, r2, lr
 800fd78:	4565      	cmp	r5, ip
 800fd7a:	bf88      	it	hi
 800fd7c:	2200      	movhi	r2, #0
 800fd7e:	4413      	add	r3, r2
 800fd80:	1a18      	subs	r0, r3, r0
 800fd82:	b003      	add	sp, #12
 800fd84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fd86:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fd8a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800fd8e:	e7ed      	b.n	800fd6c <__exponent+0x4c>
 800fd90:	2330      	movs	r3, #48	; 0x30
 800fd92:	3130      	adds	r1, #48	; 0x30
 800fd94:	7083      	strb	r3, [r0, #2]
 800fd96:	70c1      	strb	r1, [r0, #3]
 800fd98:	1d03      	adds	r3, r0, #4
 800fd9a:	e7f1      	b.n	800fd80 <__exponent+0x60>

0800fd9c <_printf_float>:
 800fd9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fda0:	ed2d 8b02 	vpush	{d8}
 800fda4:	b08d      	sub	sp, #52	; 0x34
 800fda6:	460c      	mov	r4, r1
 800fda8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800fdac:	4616      	mov	r6, r2
 800fdae:	461f      	mov	r7, r3
 800fdb0:	4605      	mov	r5, r0
 800fdb2:	f002 fe8b 	bl	8012acc <_localeconv_r>
 800fdb6:	f8d0 a000 	ldr.w	sl, [r0]
 800fdba:	4650      	mov	r0, sl
 800fdbc:	f7f0 fa08 	bl	80001d0 <strlen>
 800fdc0:	2300      	movs	r3, #0
 800fdc2:	930a      	str	r3, [sp, #40]	; 0x28
 800fdc4:	6823      	ldr	r3, [r4, #0]
 800fdc6:	9305      	str	r3, [sp, #20]
 800fdc8:	f8d8 3000 	ldr.w	r3, [r8]
 800fdcc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800fdd0:	3307      	adds	r3, #7
 800fdd2:	f023 0307 	bic.w	r3, r3, #7
 800fdd6:	f103 0208 	add.w	r2, r3, #8
 800fdda:	f8c8 2000 	str.w	r2, [r8]
 800fdde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fde2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800fde6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800fdea:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800fdee:	9307      	str	r3, [sp, #28]
 800fdf0:	f8cd 8018 	str.w	r8, [sp, #24]
 800fdf4:	ee08 0a10 	vmov	s16, r0
 800fdf8:	4b9f      	ldr	r3, [pc, #636]	; (8010078 <_printf_float+0x2dc>)
 800fdfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fdfe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fe02:	f7f0 fe93 	bl	8000b2c <__aeabi_dcmpun>
 800fe06:	bb88      	cbnz	r0, 800fe6c <_printf_float+0xd0>
 800fe08:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fe0c:	4b9a      	ldr	r3, [pc, #616]	; (8010078 <_printf_float+0x2dc>)
 800fe0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fe12:	f7f0 fe6d 	bl	8000af0 <__aeabi_dcmple>
 800fe16:	bb48      	cbnz	r0, 800fe6c <_printf_float+0xd0>
 800fe18:	2200      	movs	r2, #0
 800fe1a:	2300      	movs	r3, #0
 800fe1c:	4640      	mov	r0, r8
 800fe1e:	4649      	mov	r1, r9
 800fe20:	f7f0 fe5c 	bl	8000adc <__aeabi_dcmplt>
 800fe24:	b110      	cbz	r0, 800fe2c <_printf_float+0x90>
 800fe26:	232d      	movs	r3, #45	; 0x2d
 800fe28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fe2c:	4b93      	ldr	r3, [pc, #588]	; (801007c <_printf_float+0x2e0>)
 800fe2e:	4894      	ldr	r0, [pc, #592]	; (8010080 <_printf_float+0x2e4>)
 800fe30:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800fe34:	bf94      	ite	ls
 800fe36:	4698      	movls	r8, r3
 800fe38:	4680      	movhi	r8, r0
 800fe3a:	2303      	movs	r3, #3
 800fe3c:	6123      	str	r3, [r4, #16]
 800fe3e:	9b05      	ldr	r3, [sp, #20]
 800fe40:	f023 0204 	bic.w	r2, r3, #4
 800fe44:	6022      	str	r2, [r4, #0]
 800fe46:	f04f 0900 	mov.w	r9, #0
 800fe4a:	9700      	str	r7, [sp, #0]
 800fe4c:	4633      	mov	r3, r6
 800fe4e:	aa0b      	add	r2, sp, #44	; 0x2c
 800fe50:	4621      	mov	r1, r4
 800fe52:	4628      	mov	r0, r5
 800fe54:	f000 f9d8 	bl	8010208 <_printf_common>
 800fe58:	3001      	adds	r0, #1
 800fe5a:	f040 8090 	bne.w	800ff7e <_printf_float+0x1e2>
 800fe5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fe62:	b00d      	add	sp, #52	; 0x34
 800fe64:	ecbd 8b02 	vpop	{d8}
 800fe68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe6c:	4642      	mov	r2, r8
 800fe6e:	464b      	mov	r3, r9
 800fe70:	4640      	mov	r0, r8
 800fe72:	4649      	mov	r1, r9
 800fe74:	f7f0 fe5a 	bl	8000b2c <__aeabi_dcmpun>
 800fe78:	b140      	cbz	r0, 800fe8c <_printf_float+0xf0>
 800fe7a:	464b      	mov	r3, r9
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	bfbc      	itt	lt
 800fe80:	232d      	movlt	r3, #45	; 0x2d
 800fe82:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800fe86:	487f      	ldr	r0, [pc, #508]	; (8010084 <_printf_float+0x2e8>)
 800fe88:	4b7f      	ldr	r3, [pc, #508]	; (8010088 <_printf_float+0x2ec>)
 800fe8a:	e7d1      	b.n	800fe30 <_printf_float+0x94>
 800fe8c:	6863      	ldr	r3, [r4, #4]
 800fe8e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800fe92:	9206      	str	r2, [sp, #24]
 800fe94:	1c5a      	adds	r2, r3, #1
 800fe96:	d13f      	bne.n	800ff18 <_printf_float+0x17c>
 800fe98:	2306      	movs	r3, #6
 800fe9a:	6063      	str	r3, [r4, #4]
 800fe9c:	9b05      	ldr	r3, [sp, #20]
 800fe9e:	6861      	ldr	r1, [r4, #4]
 800fea0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800fea4:	2300      	movs	r3, #0
 800fea6:	9303      	str	r3, [sp, #12]
 800fea8:	ab0a      	add	r3, sp, #40	; 0x28
 800feaa:	e9cd b301 	strd	fp, r3, [sp, #4]
 800feae:	ab09      	add	r3, sp, #36	; 0x24
 800feb0:	ec49 8b10 	vmov	d0, r8, r9
 800feb4:	9300      	str	r3, [sp, #0]
 800feb6:	6022      	str	r2, [r4, #0]
 800feb8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800febc:	4628      	mov	r0, r5
 800febe:	f7ff fecd 	bl	800fc5c <__cvt>
 800fec2:	9b06      	ldr	r3, [sp, #24]
 800fec4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fec6:	2b47      	cmp	r3, #71	; 0x47
 800fec8:	4680      	mov	r8, r0
 800feca:	d108      	bne.n	800fede <_printf_float+0x142>
 800fecc:	1cc8      	adds	r0, r1, #3
 800fece:	db02      	blt.n	800fed6 <_printf_float+0x13a>
 800fed0:	6863      	ldr	r3, [r4, #4]
 800fed2:	4299      	cmp	r1, r3
 800fed4:	dd41      	ble.n	800ff5a <_printf_float+0x1be>
 800fed6:	f1ab 0b02 	sub.w	fp, fp, #2
 800feda:	fa5f fb8b 	uxtb.w	fp, fp
 800fede:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800fee2:	d820      	bhi.n	800ff26 <_printf_float+0x18a>
 800fee4:	3901      	subs	r1, #1
 800fee6:	465a      	mov	r2, fp
 800fee8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800feec:	9109      	str	r1, [sp, #36]	; 0x24
 800feee:	f7ff ff17 	bl	800fd20 <__exponent>
 800fef2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fef4:	1813      	adds	r3, r2, r0
 800fef6:	2a01      	cmp	r2, #1
 800fef8:	4681      	mov	r9, r0
 800fefa:	6123      	str	r3, [r4, #16]
 800fefc:	dc02      	bgt.n	800ff04 <_printf_float+0x168>
 800fefe:	6822      	ldr	r2, [r4, #0]
 800ff00:	07d2      	lsls	r2, r2, #31
 800ff02:	d501      	bpl.n	800ff08 <_printf_float+0x16c>
 800ff04:	3301      	adds	r3, #1
 800ff06:	6123      	str	r3, [r4, #16]
 800ff08:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800ff0c:	2b00      	cmp	r3, #0
 800ff0e:	d09c      	beq.n	800fe4a <_printf_float+0xae>
 800ff10:	232d      	movs	r3, #45	; 0x2d
 800ff12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ff16:	e798      	b.n	800fe4a <_printf_float+0xae>
 800ff18:	9a06      	ldr	r2, [sp, #24]
 800ff1a:	2a47      	cmp	r2, #71	; 0x47
 800ff1c:	d1be      	bne.n	800fe9c <_printf_float+0x100>
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d1bc      	bne.n	800fe9c <_printf_float+0x100>
 800ff22:	2301      	movs	r3, #1
 800ff24:	e7b9      	b.n	800fe9a <_printf_float+0xfe>
 800ff26:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800ff2a:	d118      	bne.n	800ff5e <_printf_float+0x1c2>
 800ff2c:	2900      	cmp	r1, #0
 800ff2e:	6863      	ldr	r3, [r4, #4]
 800ff30:	dd0b      	ble.n	800ff4a <_printf_float+0x1ae>
 800ff32:	6121      	str	r1, [r4, #16]
 800ff34:	b913      	cbnz	r3, 800ff3c <_printf_float+0x1a0>
 800ff36:	6822      	ldr	r2, [r4, #0]
 800ff38:	07d0      	lsls	r0, r2, #31
 800ff3a:	d502      	bpl.n	800ff42 <_printf_float+0x1a6>
 800ff3c:	3301      	adds	r3, #1
 800ff3e:	440b      	add	r3, r1
 800ff40:	6123      	str	r3, [r4, #16]
 800ff42:	65a1      	str	r1, [r4, #88]	; 0x58
 800ff44:	f04f 0900 	mov.w	r9, #0
 800ff48:	e7de      	b.n	800ff08 <_printf_float+0x16c>
 800ff4a:	b913      	cbnz	r3, 800ff52 <_printf_float+0x1b6>
 800ff4c:	6822      	ldr	r2, [r4, #0]
 800ff4e:	07d2      	lsls	r2, r2, #31
 800ff50:	d501      	bpl.n	800ff56 <_printf_float+0x1ba>
 800ff52:	3302      	adds	r3, #2
 800ff54:	e7f4      	b.n	800ff40 <_printf_float+0x1a4>
 800ff56:	2301      	movs	r3, #1
 800ff58:	e7f2      	b.n	800ff40 <_printf_float+0x1a4>
 800ff5a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800ff5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff60:	4299      	cmp	r1, r3
 800ff62:	db05      	blt.n	800ff70 <_printf_float+0x1d4>
 800ff64:	6823      	ldr	r3, [r4, #0]
 800ff66:	6121      	str	r1, [r4, #16]
 800ff68:	07d8      	lsls	r0, r3, #31
 800ff6a:	d5ea      	bpl.n	800ff42 <_printf_float+0x1a6>
 800ff6c:	1c4b      	adds	r3, r1, #1
 800ff6e:	e7e7      	b.n	800ff40 <_printf_float+0x1a4>
 800ff70:	2900      	cmp	r1, #0
 800ff72:	bfd4      	ite	le
 800ff74:	f1c1 0202 	rsble	r2, r1, #2
 800ff78:	2201      	movgt	r2, #1
 800ff7a:	4413      	add	r3, r2
 800ff7c:	e7e0      	b.n	800ff40 <_printf_float+0x1a4>
 800ff7e:	6823      	ldr	r3, [r4, #0]
 800ff80:	055a      	lsls	r2, r3, #21
 800ff82:	d407      	bmi.n	800ff94 <_printf_float+0x1f8>
 800ff84:	6923      	ldr	r3, [r4, #16]
 800ff86:	4642      	mov	r2, r8
 800ff88:	4631      	mov	r1, r6
 800ff8a:	4628      	mov	r0, r5
 800ff8c:	47b8      	blx	r7
 800ff8e:	3001      	adds	r0, #1
 800ff90:	d12c      	bne.n	800ffec <_printf_float+0x250>
 800ff92:	e764      	b.n	800fe5e <_printf_float+0xc2>
 800ff94:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ff98:	f240 80e0 	bls.w	801015c <_printf_float+0x3c0>
 800ff9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800ffa0:	2200      	movs	r2, #0
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	f7f0 fd90 	bl	8000ac8 <__aeabi_dcmpeq>
 800ffa8:	2800      	cmp	r0, #0
 800ffaa:	d034      	beq.n	8010016 <_printf_float+0x27a>
 800ffac:	4a37      	ldr	r2, [pc, #220]	; (801008c <_printf_float+0x2f0>)
 800ffae:	2301      	movs	r3, #1
 800ffb0:	4631      	mov	r1, r6
 800ffb2:	4628      	mov	r0, r5
 800ffb4:	47b8      	blx	r7
 800ffb6:	3001      	adds	r0, #1
 800ffb8:	f43f af51 	beq.w	800fe5e <_printf_float+0xc2>
 800ffbc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ffc0:	429a      	cmp	r2, r3
 800ffc2:	db02      	blt.n	800ffca <_printf_float+0x22e>
 800ffc4:	6823      	ldr	r3, [r4, #0]
 800ffc6:	07d8      	lsls	r0, r3, #31
 800ffc8:	d510      	bpl.n	800ffec <_printf_float+0x250>
 800ffca:	ee18 3a10 	vmov	r3, s16
 800ffce:	4652      	mov	r2, sl
 800ffd0:	4631      	mov	r1, r6
 800ffd2:	4628      	mov	r0, r5
 800ffd4:	47b8      	blx	r7
 800ffd6:	3001      	adds	r0, #1
 800ffd8:	f43f af41 	beq.w	800fe5e <_printf_float+0xc2>
 800ffdc:	f04f 0800 	mov.w	r8, #0
 800ffe0:	f104 091a 	add.w	r9, r4, #26
 800ffe4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ffe6:	3b01      	subs	r3, #1
 800ffe8:	4543      	cmp	r3, r8
 800ffea:	dc09      	bgt.n	8010000 <_printf_float+0x264>
 800ffec:	6823      	ldr	r3, [r4, #0]
 800ffee:	079b      	lsls	r3, r3, #30
 800fff0:	f100 8105 	bmi.w	80101fe <_printf_float+0x462>
 800fff4:	68e0      	ldr	r0, [r4, #12]
 800fff6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fff8:	4298      	cmp	r0, r3
 800fffa:	bfb8      	it	lt
 800fffc:	4618      	movlt	r0, r3
 800fffe:	e730      	b.n	800fe62 <_printf_float+0xc6>
 8010000:	2301      	movs	r3, #1
 8010002:	464a      	mov	r2, r9
 8010004:	4631      	mov	r1, r6
 8010006:	4628      	mov	r0, r5
 8010008:	47b8      	blx	r7
 801000a:	3001      	adds	r0, #1
 801000c:	f43f af27 	beq.w	800fe5e <_printf_float+0xc2>
 8010010:	f108 0801 	add.w	r8, r8, #1
 8010014:	e7e6      	b.n	800ffe4 <_printf_float+0x248>
 8010016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010018:	2b00      	cmp	r3, #0
 801001a:	dc39      	bgt.n	8010090 <_printf_float+0x2f4>
 801001c:	4a1b      	ldr	r2, [pc, #108]	; (801008c <_printf_float+0x2f0>)
 801001e:	2301      	movs	r3, #1
 8010020:	4631      	mov	r1, r6
 8010022:	4628      	mov	r0, r5
 8010024:	47b8      	blx	r7
 8010026:	3001      	adds	r0, #1
 8010028:	f43f af19 	beq.w	800fe5e <_printf_float+0xc2>
 801002c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8010030:	4313      	orrs	r3, r2
 8010032:	d102      	bne.n	801003a <_printf_float+0x29e>
 8010034:	6823      	ldr	r3, [r4, #0]
 8010036:	07d9      	lsls	r1, r3, #31
 8010038:	d5d8      	bpl.n	800ffec <_printf_float+0x250>
 801003a:	ee18 3a10 	vmov	r3, s16
 801003e:	4652      	mov	r2, sl
 8010040:	4631      	mov	r1, r6
 8010042:	4628      	mov	r0, r5
 8010044:	47b8      	blx	r7
 8010046:	3001      	adds	r0, #1
 8010048:	f43f af09 	beq.w	800fe5e <_printf_float+0xc2>
 801004c:	f04f 0900 	mov.w	r9, #0
 8010050:	f104 0a1a 	add.w	sl, r4, #26
 8010054:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010056:	425b      	negs	r3, r3
 8010058:	454b      	cmp	r3, r9
 801005a:	dc01      	bgt.n	8010060 <_printf_float+0x2c4>
 801005c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801005e:	e792      	b.n	800ff86 <_printf_float+0x1ea>
 8010060:	2301      	movs	r3, #1
 8010062:	4652      	mov	r2, sl
 8010064:	4631      	mov	r1, r6
 8010066:	4628      	mov	r0, r5
 8010068:	47b8      	blx	r7
 801006a:	3001      	adds	r0, #1
 801006c:	f43f aef7 	beq.w	800fe5e <_printf_float+0xc2>
 8010070:	f109 0901 	add.w	r9, r9, #1
 8010074:	e7ee      	b.n	8010054 <_printf_float+0x2b8>
 8010076:	bf00      	nop
 8010078:	7fefffff 	.word	0x7fefffff
 801007c:	0801511c 	.word	0x0801511c
 8010080:	08015120 	.word	0x08015120
 8010084:	08015128 	.word	0x08015128
 8010088:	08015124 	.word	0x08015124
 801008c:	0801512c 	.word	0x0801512c
 8010090:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010092:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8010094:	429a      	cmp	r2, r3
 8010096:	bfa8      	it	ge
 8010098:	461a      	movge	r2, r3
 801009a:	2a00      	cmp	r2, #0
 801009c:	4691      	mov	r9, r2
 801009e:	dc37      	bgt.n	8010110 <_printf_float+0x374>
 80100a0:	f04f 0b00 	mov.w	fp, #0
 80100a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80100a8:	f104 021a 	add.w	r2, r4, #26
 80100ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80100ae:	9305      	str	r3, [sp, #20]
 80100b0:	eba3 0309 	sub.w	r3, r3, r9
 80100b4:	455b      	cmp	r3, fp
 80100b6:	dc33      	bgt.n	8010120 <_printf_float+0x384>
 80100b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80100bc:	429a      	cmp	r2, r3
 80100be:	db3b      	blt.n	8010138 <_printf_float+0x39c>
 80100c0:	6823      	ldr	r3, [r4, #0]
 80100c2:	07da      	lsls	r2, r3, #31
 80100c4:	d438      	bmi.n	8010138 <_printf_float+0x39c>
 80100c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80100c8:	9a05      	ldr	r2, [sp, #20]
 80100ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 80100cc:	1a9a      	subs	r2, r3, r2
 80100ce:	eba3 0901 	sub.w	r9, r3, r1
 80100d2:	4591      	cmp	r9, r2
 80100d4:	bfa8      	it	ge
 80100d6:	4691      	movge	r9, r2
 80100d8:	f1b9 0f00 	cmp.w	r9, #0
 80100dc:	dc35      	bgt.n	801014a <_printf_float+0x3ae>
 80100de:	f04f 0800 	mov.w	r8, #0
 80100e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80100e6:	f104 0a1a 	add.w	sl, r4, #26
 80100ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80100ee:	1a9b      	subs	r3, r3, r2
 80100f0:	eba3 0309 	sub.w	r3, r3, r9
 80100f4:	4543      	cmp	r3, r8
 80100f6:	f77f af79 	ble.w	800ffec <_printf_float+0x250>
 80100fa:	2301      	movs	r3, #1
 80100fc:	4652      	mov	r2, sl
 80100fe:	4631      	mov	r1, r6
 8010100:	4628      	mov	r0, r5
 8010102:	47b8      	blx	r7
 8010104:	3001      	adds	r0, #1
 8010106:	f43f aeaa 	beq.w	800fe5e <_printf_float+0xc2>
 801010a:	f108 0801 	add.w	r8, r8, #1
 801010e:	e7ec      	b.n	80100ea <_printf_float+0x34e>
 8010110:	4613      	mov	r3, r2
 8010112:	4631      	mov	r1, r6
 8010114:	4642      	mov	r2, r8
 8010116:	4628      	mov	r0, r5
 8010118:	47b8      	blx	r7
 801011a:	3001      	adds	r0, #1
 801011c:	d1c0      	bne.n	80100a0 <_printf_float+0x304>
 801011e:	e69e      	b.n	800fe5e <_printf_float+0xc2>
 8010120:	2301      	movs	r3, #1
 8010122:	4631      	mov	r1, r6
 8010124:	4628      	mov	r0, r5
 8010126:	9205      	str	r2, [sp, #20]
 8010128:	47b8      	blx	r7
 801012a:	3001      	adds	r0, #1
 801012c:	f43f ae97 	beq.w	800fe5e <_printf_float+0xc2>
 8010130:	9a05      	ldr	r2, [sp, #20]
 8010132:	f10b 0b01 	add.w	fp, fp, #1
 8010136:	e7b9      	b.n	80100ac <_printf_float+0x310>
 8010138:	ee18 3a10 	vmov	r3, s16
 801013c:	4652      	mov	r2, sl
 801013e:	4631      	mov	r1, r6
 8010140:	4628      	mov	r0, r5
 8010142:	47b8      	blx	r7
 8010144:	3001      	adds	r0, #1
 8010146:	d1be      	bne.n	80100c6 <_printf_float+0x32a>
 8010148:	e689      	b.n	800fe5e <_printf_float+0xc2>
 801014a:	9a05      	ldr	r2, [sp, #20]
 801014c:	464b      	mov	r3, r9
 801014e:	4442      	add	r2, r8
 8010150:	4631      	mov	r1, r6
 8010152:	4628      	mov	r0, r5
 8010154:	47b8      	blx	r7
 8010156:	3001      	adds	r0, #1
 8010158:	d1c1      	bne.n	80100de <_printf_float+0x342>
 801015a:	e680      	b.n	800fe5e <_printf_float+0xc2>
 801015c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801015e:	2a01      	cmp	r2, #1
 8010160:	dc01      	bgt.n	8010166 <_printf_float+0x3ca>
 8010162:	07db      	lsls	r3, r3, #31
 8010164:	d538      	bpl.n	80101d8 <_printf_float+0x43c>
 8010166:	2301      	movs	r3, #1
 8010168:	4642      	mov	r2, r8
 801016a:	4631      	mov	r1, r6
 801016c:	4628      	mov	r0, r5
 801016e:	47b8      	blx	r7
 8010170:	3001      	adds	r0, #1
 8010172:	f43f ae74 	beq.w	800fe5e <_printf_float+0xc2>
 8010176:	ee18 3a10 	vmov	r3, s16
 801017a:	4652      	mov	r2, sl
 801017c:	4631      	mov	r1, r6
 801017e:	4628      	mov	r0, r5
 8010180:	47b8      	blx	r7
 8010182:	3001      	adds	r0, #1
 8010184:	f43f ae6b 	beq.w	800fe5e <_printf_float+0xc2>
 8010188:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801018c:	2200      	movs	r2, #0
 801018e:	2300      	movs	r3, #0
 8010190:	f7f0 fc9a 	bl	8000ac8 <__aeabi_dcmpeq>
 8010194:	b9d8      	cbnz	r0, 80101ce <_printf_float+0x432>
 8010196:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010198:	f108 0201 	add.w	r2, r8, #1
 801019c:	3b01      	subs	r3, #1
 801019e:	4631      	mov	r1, r6
 80101a0:	4628      	mov	r0, r5
 80101a2:	47b8      	blx	r7
 80101a4:	3001      	adds	r0, #1
 80101a6:	d10e      	bne.n	80101c6 <_printf_float+0x42a>
 80101a8:	e659      	b.n	800fe5e <_printf_float+0xc2>
 80101aa:	2301      	movs	r3, #1
 80101ac:	4652      	mov	r2, sl
 80101ae:	4631      	mov	r1, r6
 80101b0:	4628      	mov	r0, r5
 80101b2:	47b8      	blx	r7
 80101b4:	3001      	adds	r0, #1
 80101b6:	f43f ae52 	beq.w	800fe5e <_printf_float+0xc2>
 80101ba:	f108 0801 	add.w	r8, r8, #1
 80101be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80101c0:	3b01      	subs	r3, #1
 80101c2:	4543      	cmp	r3, r8
 80101c4:	dcf1      	bgt.n	80101aa <_printf_float+0x40e>
 80101c6:	464b      	mov	r3, r9
 80101c8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80101cc:	e6dc      	b.n	800ff88 <_printf_float+0x1ec>
 80101ce:	f04f 0800 	mov.w	r8, #0
 80101d2:	f104 0a1a 	add.w	sl, r4, #26
 80101d6:	e7f2      	b.n	80101be <_printf_float+0x422>
 80101d8:	2301      	movs	r3, #1
 80101da:	4642      	mov	r2, r8
 80101dc:	e7df      	b.n	801019e <_printf_float+0x402>
 80101de:	2301      	movs	r3, #1
 80101e0:	464a      	mov	r2, r9
 80101e2:	4631      	mov	r1, r6
 80101e4:	4628      	mov	r0, r5
 80101e6:	47b8      	blx	r7
 80101e8:	3001      	adds	r0, #1
 80101ea:	f43f ae38 	beq.w	800fe5e <_printf_float+0xc2>
 80101ee:	f108 0801 	add.w	r8, r8, #1
 80101f2:	68e3      	ldr	r3, [r4, #12]
 80101f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80101f6:	1a5b      	subs	r3, r3, r1
 80101f8:	4543      	cmp	r3, r8
 80101fa:	dcf0      	bgt.n	80101de <_printf_float+0x442>
 80101fc:	e6fa      	b.n	800fff4 <_printf_float+0x258>
 80101fe:	f04f 0800 	mov.w	r8, #0
 8010202:	f104 0919 	add.w	r9, r4, #25
 8010206:	e7f4      	b.n	80101f2 <_printf_float+0x456>

08010208 <_printf_common>:
 8010208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801020c:	4616      	mov	r6, r2
 801020e:	4699      	mov	r9, r3
 8010210:	688a      	ldr	r2, [r1, #8]
 8010212:	690b      	ldr	r3, [r1, #16]
 8010214:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8010218:	4293      	cmp	r3, r2
 801021a:	bfb8      	it	lt
 801021c:	4613      	movlt	r3, r2
 801021e:	6033      	str	r3, [r6, #0]
 8010220:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8010224:	4607      	mov	r7, r0
 8010226:	460c      	mov	r4, r1
 8010228:	b10a      	cbz	r2, 801022e <_printf_common+0x26>
 801022a:	3301      	adds	r3, #1
 801022c:	6033      	str	r3, [r6, #0]
 801022e:	6823      	ldr	r3, [r4, #0]
 8010230:	0699      	lsls	r1, r3, #26
 8010232:	bf42      	ittt	mi
 8010234:	6833      	ldrmi	r3, [r6, #0]
 8010236:	3302      	addmi	r3, #2
 8010238:	6033      	strmi	r3, [r6, #0]
 801023a:	6825      	ldr	r5, [r4, #0]
 801023c:	f015 0506 	ands.w	r5, r5, #6
 8010240:	d106      	bne.n	8010250 <_printf_common+0x48>
 8010242:	f104 0a19 	add.w	sl, r4, #25
 8010246:	68e3      	ldr	r3, [r4, #12]
 8010248:	6832      	ldr	r2, [r6, #0]
 801024a:	1a9b      	subs	r3, r3, r2
 801024c:	42ab      	cmp	r3, r5
 801024e:	dc26      	bgt.n	801029e <_printf_common+0x96>
 8010250:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010254:	1e13      	subs	r3, r2, #0
 8010256:	6822      	ldr	r2, [r4, #0]
 8010258:	bf18      	it	ne
 801025a:	2301      	movne	r3, #1
 801025c:	0692      	lsls	r2, r2, #26
 801025e:	d42b      	bmi.n	80102b8 <_printf_common+0xb0>
 8010260:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010264:	4649      	mov	r1, r9
 8010266:	4638      	mov	r0, r7
 8010268:	47c0      	blx	r8
 801026a:	3001      	adds	r0, #1
 801026c:	d01e      	beq.n	80102ac <_printf_common+0xa4>
 801026e:	6823      	ldr	r3, [r4, #0]
 8010270:	68e5      	ldr	r5, [r4, #12]
 8010272:	6832      	ldr	r2, [r6, #0]
 8010274:	f003 0306 	and.w	r3, r3, #6
 8010278:	2b04      	cmp	r3, #4
 801027a:	bf08      	it	eq
 801027c:	1aad      	subeq	r5, r5, r2
 801027e:	68a3      	ldr	r3, [r4, #8]
 8010280:	6922      	ldr	r2, [r4, #16]
 8010282:	bf0c      	ite	eq
 8010284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010288:	2500      	movne	r5, #0
 801028a:	4293      	cmp	r3, r2
 801028c:	bfc4      	itt	gt
 801028e:	1a9b      	subgt	r3, r3, r2
 8010290:	18ed      	addgt	r5, r5, r3
 8010292:	2600      	movs	r6, #0
 8010294:	341a      	adds	r4, #26
 8010296:	42b5      	cmp	r5, r6
 8010298:	d11a      	bne.n	80102d0 <_printf_common+0xc8>
 801029a:	2000      	movs	r0, #0
 801029c:	e008      	b.n	80102b0 <_printf_common+0xa8>
 801029e:	2301      	movs	r3, #1
 80102a0:	4652      	mov	r2, sl
 80102a2:	4649      	mov	r1, r9
 80102a4:	4638      	mov	r0, r7
 80102a6:	47c0      	blx	r8
 80102a8:	3001      	adds	r0, #1
 80102aa:	d103      	bne.n	80102b4 <_printf_common+0xac>
 80102ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80102b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80102b4:	3501      	adds	r5, #1
 80102b6:	e7c6      	b.n	8010246 <_printf_common+0x3e>
 80102b8:	18e1      	adds	r1, r4, r3
 80102ba:	1c5a      	adds	r2, r3, #1
 80102bc:	2030      	movs	r0, #48	; 0x30
 80102be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80102c2:	4422      	add	r2, r4
 80102c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80102c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80102cc:	3302      	adds	r3, #2
 80102ce:	e7c7      	b.n	8010260 <_printf_common+0x58>
 80102d0:	2301      	movs	r3, #1
 80102d2:	4622      	mov	r2, r4
 80102d4:	4649      	mov	r1, r9
 80102d6:	4638      	mov	r0, r7
 80102d8:	47c0      	blx	r8
 80102da:	3001      	adds	r0, #1
 80102dc:	d0e6      	beq.n	80102ac <_printf_common+0xa4>
 80102de:	3601      	adds	r6, #1
 80102e0:	e7d9      	b.n	8010296 <_printf_common+0x8e>
	...

080102e4 <_printf_i>:
 80102e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80102e8:	7e0f      	ldrb	r7, [r1, #24]
 80102ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80102ec:	2f78      	cmp	r7, #120	; 0x78
 80102ee:	4691      	mov	r9, r2
 80102f0:	4680      	mov	r8, r0
 80102f2:	460c      	mov	r4, r1
 80102f4:	469a      	mov	sl, r3
 80102f6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80102fa:	d807      	bhi.n	801030c <_printf_i+0x28>
 80102fc:	2f62      	cmp	r7, #98	; 0x62
 80102fe:	d80a      	bhi.n	8010316 <_printf_i+0x32>
 8010300:	2f00      	cmp	r7, #0
 8010302:	f000 80d8 	beq.w	80104b6 <_printf_i+0x1d2>
 8010306:	2f58      	cmp	r7, #88	; 0x58
 8010308:	f000 80a3 	beq.w	8010452 <_printf_i+0x16e>
 801030c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010310:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8010314:	e03a      	b.n	801038c <_printf_i+0xa8>
 8010316:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801031a:	2b15      	cmp	r3, #21
 801031c:	d8f6      	bhi.n	801030c <_printf_i+0x28>
 801031e:	a101      	add	r1, pc, #4	; (adr r1, 8010324 <_printf_i+0x40>)
 8010320:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010324:	0801037d 	.word	0x0801037d
 8010328:	08010391 	.word	0x08010391
 801032c:	0801030d 	.word	0x0801030d
 8010330:	0801030d 	.word	0x0801030d
 8010334:	0801030d 	.word	0x0801030d
 8010338:	0801030d 	.word	0x0801030d
 801033c:	08010391 	.word	0x08010391
 8010340:	0801030d 	.word	0x0801030d
 8010344:	0801030d 	.word	0x0801030d
 8010348:	0801030d 	.word	0x0801030d
 801034c:	0801030d 	.word	0x0801030d
 8010350:	0801049d 	.word	0x0801049d
 8010354:	080103c1 	.word	0x080103c1
 8010358:	0801047f 	.word	0x0801047f
 801035c:	0801030d 	.word	0x0801030d
 8010360:	0801030d 	.word	0x0801030d
 8010364:	080104bf 	.word	0x080104bf
 8010368:	0801030d 	.word	0x0801030d
 801036c:	080103c1 	.word	0x080103c1
 8010370:	0801030d 	.word	0x0801030d
 8010374:	0801030d 	.word	0x0801030d
 8010378:	08010487 	.word	0x08010487
 801037c:	682b      	ldr	r3, [r5, #0]
 801037e:	1d1a      	adds	r2, r3, #4
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	602a      	str	r2, [r5, #0]
 8010384:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010388:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801038c:	2301      	movs	r3, #1
 801038e:	e0a3      	b.n	80104d8 <_printf_i+0x1f4>
 8010390:	6820      	ldr	r0, [r4, #0]
 8010392:	6829      	ldr	r1, [r5, #0]
 8010394:	0606      	lsls	r6, r0, #24
 8010396:	f101 0304 	add.w	r3, r1, #4
 801039a:	d50a      	bpl.n	80103b2 <_printf_i+0xce>
 801039c:	680e      	ldr	r6, [r1, #0]
 801039e:	602b      	str	r3, [r5, #0]
 80103a0:	2e00      	cmp	r6, #0
 80103a2:	da03      	bge.n	80103ac <_printf_i+0xc8>
 80103a4:	232d      	movs	r3, #45	; 0x2d
 80103a6:	4276      	negs	r6, r6
 80103a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80103ac:	485e      	ldr	r0, [pc, #376]	; (8010528 <_printf_i+0x244>)
 80103ae:	230a      	movs	r3, #10
 80103b0:	e019      	b.n	80103e6 <_printf_i+0x102>
 80103b2:	680e      	ldr	r6, [r1, #0]
 80103b4:	602b      	str	r3, [r5, #0]
 80103b6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80103ba:	bf18      	it	ne
 80103bc:	b236      	sxthne	r6, r6
 80103be:	e7ef      	b.n	80103a0 <_printf_i+0xbc>
 80103c0:	682b      	ldr	r3, [r5, #0]
 80103c2:	6820      	ldr	r0, [r4, #0]
 80103c4:	1d19      	adds	r1, r3, #4
 80103c6:	6029      	str	r1, [r5, #0]
 80103c8:	0601      	lsls	r1, r0, #24
 80103ca:	d501      	bpl.n	80103d0 <_printf_i+0xec>
 80103cc:	681e      	ldr	r6, [r3, #0]
 80103ce:	e002      	b.n	80103d6 <_printf_i+0xf2>
 80103d0:	0646      	lsls	r6, r0, #25
 80103d2:	d5fb      	bpl.n	80103cc <_printf_i+0xe8>
 80103d4:	881e      	ldrh	r6, [r3, #0]
 80103d6:	4854      	ldr	r0, [pc, #336]	; (8010528 <_printf_i+0x244>)
 80103d8:	2f6f      	cmp	r7, #111	; 0x6f
 80103da:	bf0c      	ite	eq
 80103dc:	2308      	moveq	r3, #8
 80103de:	230a      	movne	r3, #10
 80103e0:	2100      	movs	r1, #0
 80103e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80103e6:	6865      	ldr	r5, [r4, #4]
 80103e8:	60a5      	str	r5, [r4, #8]
 80103ea:	2d00      	cmp	r5, #0
 80103ec:	bfa2      	ittt	ge
 80103ee:	6821      	ldrge	r1, [r4, #0]
 80103f0:	f021 0104 	bicge.w	r1, r1, #4
 80103f4:	6021      	strge	r1, [r4, #0]
 80103f6:	b90e      	cbnz	r6, 80103fc <_printf_i+0x118>
 80103f8:	2d00      	cmp	r5, #0
 80103fa:	d04d      	beq.n	8010498 <_printf_i+0x1b4>
 80103fc:	4615      	mov	r5, r2
 80103fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8010402:	fb03 6711 	mls	r7, r3, r1, r6
 8010406:	5dc7      	ldrb	r7, [r0, r7]
 8010408:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801040c:	4637      	mov	r7, r6
 801040e:	42bb      	cmp	r3, r7
 8010410:	460e      	mov	r6, r1
 8010412:	d9f4      	bls.n	80103fe <_printf_i+0x11a>
 8010414:	2b08      	cmp	r3, #8
 8010416:	d10b      	bne.n	8010430 <_printf_i+0x14c>
 8010418:	6823      	ldr	r3, [r4, #0]
 801041a:	07de      	lsls	r6, r3, #31
 801041c:	d508      	bpl.n	8010430 <_printf_i+0x14c>
 801041e:	6923      	ldr	r3, [r4, #16]
 8010420:	6861      	ldr	r1, [r4, #4]
 8010422:	4299      	cmp	r1, r3
 8010424:	bfde      	ittt	le
 8010426:	2330      	movle	r3, #48	; 0x30
 8010428:	f805 3c01 	strble.w	r3, [r5, #-1]
 801042c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8010430:	1b52      	subs	r2, r2, r5
 8010432:	6122      	str	r2, [r4, #16]
 8010434:	f8cd a000 	str.w	sl, [sp]
 8010438:	464b      	mov	r3, r9
 801043a:	aa03      	add	r2, sp, #12
 801043c:	4621      	mov	r1, r4
 801043e:	4640      	mov	r0, r8
 8010440:	f7ff fee2 	bl	8010208 <_printf_common>
 8010444:	3001      	adds	r0, #1
 8010446:	d14c      	bne.n	80104e2 <_printf_i+0x1fe>
 8010448:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801044c:	b004      	add	sp, #16
 801044e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010452:	4835      	ldr	r0, [pc, #212]	; (8010528 <_printf_i+0x244>)
 8010454:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010458:	6829      	ldr	r1, [r5, #0]
 801045a:	6823      	ldr	r3, [r4, #0]
 801045c:	f851 6b04 	ldr.w	r6, [r1], #4
 8010460:	6029      	str	r1, [r5, #0]
 8010462:	061d      	lsls	r5, r3, #24
 8010464:	d514      	bpl.n	8010490 <_printf_i+0x1ac>
 8010466:	07df      	lsls	r7, r3, #31
 8010468:	bf44      	itt	mi
 801046a:	f043 0320 	orrmi.w	r3, r3, #32
 801046e:	6023      	strmi	r3, [r4, #0]
 8010470:	b91e      	cbnz	r6, 801047a <_printf_i+0x196>
 8010472:	6823      	ldr	r3, [r4, #0]
 8010474:	f023 0320 	bic.w	r3, r3, #32
 8010478:	6023      	str	r3, [r4, #0]
 801047a:	2310      	movs	r3, #16
 801047c:	e7b0      	b.n	80103e0 <_printf_i+0xfc>
 801047e:	6823      	ldr	r3, [r4, #0]
 8010480:	f043 0320 	orr.w	r3, r3, #32
 8010484:	6023      	str	r3, [r4, #0]
 8010486:	2378      	movs	r3, #120	; 0x78
 8010488:	4828      	ldr	r0, [pc, #160]	; (801052c <_printf_i+0x248>)
 801048a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801048e:	e7e3      	b.n	8010458 <_printf_i+0x174>
 8010490:	0659      	lsls	r1, r3, #25
 8010492:	bf48      	it	mi
 8010494:	b2b6      	uxthmi	r6, r6
 8010496:	e7e6      	b.n	8010466 <_printf_i+0x182>
 8010498:	4615      	mov	r5, r2
 801049a:	e7bb      	b.n	8010414 <_printf_i+0x130>
 801049c:	682b      	ldr	r3, [r5, #0]
 801049e:	6826      	ldr	r6, [r4, #0]
 80104a0:	6961      	ldr	r1, [r4, #20]
 80104a2:	1d18      	adds	r0, r3, #4
 80104a4:	6028      	str	r0, [r5, #0]
 80104a6:	0635      	lsls	r5, r6, #24
 80104a8:	681b      	ldr	r3, [r3, #0]
 80104aa:	d501      	bpl.n	80104b0 <_printf_i+0x1cc>
 80104ac:	6019      	str	r1, [r3, #0]
 80104ae:	e002      	b.n	80104b6 <_printf_i+0x1d2>
 80104b0:	0670      	lsls	r0, r6, #25
 80104b2:	d5fb      	bpl.n	80104ac <_printf_i+0x1c8>
 80104b4:	8019      	strh	r1, [r3, #0]
 80104b6:	2300      	movs	r3, #0
 80104b8:	6123      	str	r3, [r4, #16]
 80104ba:	4615      	mov	r5, r2
 80104bc:	e7ba      	b.n	8010434 <_printf_i+0x150>
 80104be:	682b      	ldr	r3, [r5, #0]
 80104c0:	1d1a      	adds	r2, r3, #4
 80104c2:	602a      	str	r2, [r5, #0]
 80104c4:	681d      	ldr	r5, [r3, #0]
 80104c6:	6862      	ldr	r2, [r4, #4]
 80104c8:	2100      	movs	r1, #0
 80104ca:	4628      	mov	r0, r5
 80104cc:	f7ef fe88 	bl	80001e0 <memchr>
 80104d0:	b108      	cbz	r0, 80104d6 <_printf_i+0x1f2>
 80104d2:	1b40      	subs	r0, r0, r5
 80104d4:	6060      	str	r0, [r4, #4]
 80104d6:	6863      	ldr	r3, [r4, #4]
 80104d8:	6123      	str	r3, [r4, #16]
 80104da:	2300      	movs	r3, #0
 80104dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80104e0:	e7a8      	b.n	8010434 <_printf_i+0x150>
 80104e2:	6923      	ldr	r3, [r4, #16]
 80104e4:	462a      	mov	r2, r5
 80104e6:	4649      	mov	r1, r9
 80104e8:	4640      	mov	r0, r8
 80104ea:	47d0      	blx	sl
 80104ec:	3001      	adds	r0, #1
 80104ee:	d0ab      	beq.n	8010448 <_printf_i+0x164>
 80104f0:	6823      	ldr	r3, [r4, #0]
 80104f2:	079b      	lsls	r3, r3, #30
 80104f4:	d413      	bmi.n	801051e <_printf_i+0x23a>
 80104f6:	68e0      	ldr	r0, [r4, #12]
 80104f8:	9b03      	ldr	r3, [sp, #12]
 80104fa:	4298      	cmp	r0, r3
 80104fc:	bfb8      	it	lt
 80104fe:	4618      	movlt	r0, r3
 8010500:	e7a4      	b.n	801044c <_printf_i+0x168>
 8010502:	2301      	movs	r3, #1
 8010504:	4632      	mov	r2, r6
 8010506:	4649      	mov	r1, r9
 8010508:	4640      	mov	r0, r8
 801050a:	47d0      	blx	sl
 801050c:	3001      	adds	r0, #1
 801050e:	d09b      	beq.n	8010448 <_printf_i+0x164>
 8010510:	3501      	adds	r5, #1
 8010512:	68e3      	ldr	r3, [r4, #12]
 8010514:	9903      	ldr	r1, [sp, #12]
 8010516:	1a5b      	subs	r3, r3, r1
 8010518:	42ab      	cmp	r3, r5
 801051a:	dcf2      	bgt.n	8010502 <_printf_i+0x21e>
 801051c:	e7eb      	b.n	80104f6 <_printf_i+0x212>
 801051e:	2500      	movs	r5, #0
 8010520:	f104 0619 	add.w	r6, r4, #25
 8010524:	e7f5      	b.n	8010512 <_printf_i+0x22e>
 8010526:	bf00      	nop
 8010528:	0801512e 	.word	0x0801512e
 801052c:	0801513f 	.word	0x0801513f

08010530 <_scanf_float>:
 8010530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010534:	b087      	sub	sp, #28
 8010536:	4617      	mov	r7, r2
 8010538:	9303      	str	r3, [sp, #12]
 801053a:	688b      	ldr	r3, [r1, #8]
 801053c:	1e5a      	subs	r2, r3, #1
 801053e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8010542:	bf83      	ittte	hi
 8010544:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8010548:	195b      	addhi	r3, r3, r5
 801054a:	9302      	strhi	r3, [sp, #8]
 801054c:	2300      	movls	r3, #0
 801054e:	bf86      	itte	hi
 8010550:	f240 135d 	movwhi	r3, #349	; 0x15d
 8010554:	608b      	strhi	r3, [r1, #8]
 8010556:	9302      	strls	r3, [sp, #8]
 8010558:	680b      	ldr	r3, [r1, #0]
 801055a:	468b      	mov	fp, r1
 801055c:	2500      	movs	r5, #0
 801055e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8010562:	f84b 3b1c 	str.w	r3, [fp], #28
 8010566:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801056a:	4680      	mov	r8, r0
 801056c:	460c      	mov	r4, r1
 801056e:	465e      	mov	r6, fp
 8010570:	46aa      	mov	sl, r5
 8010572:	46a9      	mov	r9, r5
 8010574:	9501      	str	r5, [sp, #4]
 8010576:	68a2      	ldr	r2, [r4, #8]
 8010578:	b152      	cbz	r2, 8010590 <_scanf_float+0x60>
 801057a:	683b      	ldr	r3, [r7, #0]
 801057c:	781b      	ldrb	r3, [r3, #0]
 801057e:	2b4e      	cmp	r3, #78	; 0x4e
 8010580:	d864      	bhi.n	801064c <_scanf_float+0x11c>
 8010582:	2b40      	cmp	r3, #64	; 0x40
 8010584:	d83c      	bhi.n	8010600 <_scanf_float+0xd0>
 8010586:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801058a:	b2c8      	uxtb	r0, r1
 801058c:	280e      	cmp	r0, #14
 801058e:	d93a      	bls.n	8010606 <_scanf_float+0xd6>
 8010590:	f1b9 0f00 	cmp.w	r9, #0
 8010594:	d003      	beq.n	801059e <_scanf_float+0x6e>
 8010596:	6823      	ldr	r3, [r4, #0]
 8010598:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801059c:	6023      	str	r3, [r4, #0]
 801059e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80105a2:	f1ba 0f01 	cmp.w	sl, #1
 80105a6:	f200 8113 	bhi.w	80107d0 <_scanf_float+0x2a0>
 80105aa:	455e      	cmp	r6, fp
 80105ac:	f200 8105 	bhi.w	80107ba <_scanf_float+0x28a>
 80105b0:	2501      	movs	r5, #1
 80105b2:	4628      	mov	r0, r5
 80105b4:	b007      	add	sp, #28
 80105b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105ba:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80105be:	2a0d      	cmp	r2, #13
 80105c0:	d8e6      	bhi.n	8010590 <_scanf_float+0x60>
 80105c2:	a101      	add	r1, pc, #4	; (adr r1, 80105c8 <_scanf_float+0x98>)
 80105c4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80105c8:	08010707 	.word	0x08010707
 80105cc:	08010591 	.word	0x08010591
 80105d0:	08010591 	.word	0x08010591
 80105d4:	08010591 	.word	0x08010591
 80105d8:	08010767 	.word	0x08010767
 80105dc:	0801073f 	.word	0x0801073f
 80105e0:	08010591 	.word	0x08010591
 80105e4:	08010591 	.word	0x08010591
 80105e8:	08010715 	.word	0x08010715
 80105ec:	08010591 	.word	0x08010591
 80105f0:	08010591 	.word	0x08010591
 80105f4:	08010591 	.word	0x08010591
 80105f8:	08010591 	.word	0x08010591
 80105fc:	080106cd 	.word	0x080106cd
 8010600:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8010604:	e7db      	b.n	80105be <_scanf_float+0x8e>
 8010606:	290e      	cmp	r1, #14
 8010608:	d8c2      	bhi.n	8010590 <_scanf_float+0x60>
 801060a:	a001      	add	r0, pc, #4	; (adr r0, 8010610 <_scanf_float+0xe0>)
 801060c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8010610:	080106bf 	.word	0x080106bf
 8010614:	08010591 	.word	0x08010591
 8010618:	080106bf 	.word	0x080106bf
 801061c:	08010753 	.word	0x08010753
 8010620:	08010591 	.word	0x08010591
 8010624:	0801066d 	.word	0x0801066d
 8010628:	080106a9 	.word	0x080106a9
 801062c:	080106a9 	.word	0x080106a9
 8010630:	080106a9 	.word	0x080106a9
 8010634:	080106a9 	.word	0x080106a9
 8010638:	080106a9 	.word	0x080106a9
 801063c:	080106a9 	.word	0x080106a9
 8010640:	080106a9 	.word	0x080106a9
 8010644:	080106a9 	.word	0x080106a9
 8010648:	080106a9 	.word	0x080106a9
 801064c:	2b6e      	cmp	r3, #110	; 0x6e
 801064e:	d809      	bhi.n	8010664 <_scanf_float+0x134>
 8010650:	2b60      	cmp	r3, #96	; 0x60
 8010652:	d8b2      	bhi.n	80105ba <_scanf_float+0x8a>
 8010654:	2b54      	cmp	r3, #84	; 0x54
 8010656:	d077      	beq.n	8010748 <_scanf_float+0x218>
 8010658:	2b59      	cmp	r3, #89	; 0x59
 801065a:	d199      	bne.n	8010590 <_scanf_float+0x60>
 801065c:	2d07      	cmp	r5, #7
 801065e:	d197      	bne.n	8010590 <_scanf_float+0x60>
 8010660:	2508      	movs	r5, #8
 8010662:	e029      	b.n	80106b8 <_scanf_float+0x188>
 8010664:	2b74      	cmp	r3, #116	; 0x74
 8010666:	d06f      	beq.n	8010748 <_scanf_float+0x218>
 8010668:	2b79      	cmp	r3, #121	; 0x79
 801066a:	e7f6      	b.n	801065a <_scanf_float+0x12a>
 801066c:	6821      	ldr	r1, [r4, #0]
 801066e:	05c8      	lsls	r0, r1, #23
 8010670:	d51a      	bpl.n	80106a8 <_scanf_float+0x178>
 8010672:	9b02      	ldr	r3, [sp, #8]
 8010674:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8010678:	6021      	str	r1, [r4, #0]
 801067a:	f109 0901 	add.w	r9, r9, #1
 801067e:	b11b      	cbz	r3, 8010688 <_scanf_float+0x158>
 8010680:	3b01      	subs	r3, #1
 8010682:	3201      	adds	r2, #1
 8010684:	9302      	str	r3, [sp, #8]
 8010686:	60a2      	str	r2, [r4, #8]
 8010688:	68a3      	ldr	r3, [r4, #8]
 801068a:	3b01      	subs	r3, #1
 801068c:	60a3      	str	r3, [r4, #8]
 801068e:	6923      	ldr	r3, [r4, #16]
 8010690:	3301      	adds	r3, #1
 8010692:	6123      	str	r3, [r4, #16]
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	3b01      	subs	r3, #1
 8010698:	2b00      	cmp	r3, #0
 801069a:	607b      	str	r3, [r7, #4]
 801069c:	f340 8084 	ble.w	80107a8 <_scanf_float+0x278>
 80106a0:	683b      	ldr	r3, [r7, #0]
 80106a2:	3301      	adds	r3, #1
 80106a4:	603b      	str	r3, [r7, #0]
 80106a6:	e766      	b.n	8010576 <_scanf_float+0x46>
 80106a8:	eb1a 0f05 	cmn.w	sl, r5
 80106ac:	f47f af70 	bne.w	8010590 <_scanf_float+0x60>
 80106b0:	6822      	ldr	r2, [r4, #0]
 80106b2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80106b6:	6022      	str	r2, [r4, #0]
 80106b8:	f806 3b01 	strb.w	r3, [r6], #1
 80106bc:	e7e4      	b.n	8010688 <_scanf_float+0x158>
 80106be:	6822      	ldr	r2, [r4, #0]
 80106c0:	0610      	lsls	r0, r2, #24
 80106c2:	f57f af65 	bpl.w	8010590 <_scanf_float+0x60>
 80106c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80106ca:	e7f4      	b.n	80106b6 <_scanf_float+0x186>
 80106cc:	f1ba 0f00 	cmp.w	sl, #0
 80106d0:	d10e      	bne.n	80106f0 <_scanf_float+0x1c0>
 80106d2:	f1b9 0f00 	cmp.w	r9, #0
 80106d6:	d10e      	bne.n	80106f6 <_scanf_float+0x1c6>
 80106d8:	6822      	ldr	r2, [r4, #0]
 80106da:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80106de:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80106e2:	d108      	bne.n	80106f6 <_scanf_float+0x1c6>
 80106e4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80106e8:	6022      	str	r2, [r4, #0]
 80106ea:	f04f 0a01 	mov.w	sl, #1
 80106ee:	e7e3      	b.n	80106b8 <_scanf_float+0x188>
 80106f0:	f1ba 0f02 	cmp.w	sl, #2
 80106f4:	d055      	beq.n	80107a2 <_scanf_float+0x272>
 80106f6:	2d01      	cmp	r5, #1
 80106f8:	d002      	beq.n	8010700 <_scanf_float+0x1d0>
 80106fa:	2d04      	cmp	r5, #4
 80106fc:	f47f af48 	bne.w	8010590 <_scanf_float+0x60>
 8010700:	3501      	adds	r5, #1
 8010702:	b2ed      	uxtb	r5, r5
 8010704:	e7d8      	b.n	80106b8 <_scanf_float+0x188>
 8010706:	f1ba 0f01 	cmp.w	sl, #1
 801070a:	f47f af41 	bne.w	8010590 <_scanf_float+0x60>
 801070e:	f04f 0a02 	mov.w	sl, #2
 8010712:	e7d1      	b.n	80106b8 <_scanf_float+0x188>
 8010714:	b97d      	cbnz	r5, 8010736 <_scanf_float+0x206>
 8010716:	f1b9 0f00 	cmp.w	r9, #0
 801071a:	f47f af3c 	bne.w	8010596 <_scanf_float+0x66>
 801071e:	6822      	ldr	r2, [r4, #0]
 8010720:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8010724:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8010728:	f47f af39 	bne.w	801059e <_scanf_float+0x6e>
 801072c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8010730:	6022      	str	r2, [r4, #0]
 8010732:	2501      	movs	r5, #1
 8010734:	e7c0      	b.n	80106b8 <_scanf_float+0x188>
 8010736:	2d03      	cmp	r5, #3
 8010738:	d0e2      	beq.n	8010700 <_scanf_float+0x1d0>
 801073a:	2d05      	cmp	r5, #5
 801073c:	e7de      	b.n	80106fc <_scanf_float+0x1cc>
 801073e:	2d02      	cmp	r5, #2
 8010740:	f47f af26 	bne.w	8010590 <_scanf_float+0x60>
 8010744:	2503      	movs	r5, #3
 8010746:	e7b7      	b.n	80106b8 <_scanf_float+0x188>
 8010748:	2d06      	cmp	r5, #6
 801074a:	f47f af21 	bne.w	8010590 <_scanf_float+0x60>
 801074e:	2507      	movs	r5, #7
 8010750:	e7b2      	b.n	80106b8 <_scanf_float+0x188>
 8010752:	6822      	ldr	r2, [r4, #0]
 8010754:	0591      	lsls	r1, r2, #22
 8010756:	f57f af1b 	bpl.w	8010590 <_scanf_float+0x60>
 801075a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801075e:	6022      	str	r2, [r4, #0]
 8010760:	f8cd 9004 	str.w	r9, [sp, #4]
 8010764:	e7a8      	b.n	80106b8 <_scanf_float+0x188>
 8010766:	6822      	ldr	r2, [r4, #0]
 8010768:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 801076c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8010770:	d006      	beq.n	8010780 <_scanf_float+0x250>
 8010772:	0550      	lsls	r0, r2, #21
 8010774:	f57f af0c 	bpl.w	8010590 <_scanf_float+0x60>
 8010778:	f1b9 0f00 	cmp.w	r9, #0
 801077c:	f43f af0f 	beq.w	801059e <_scanf_float+0x6e>
 8010780:	0591      	lsls	r1, r2, #22
 8010782:	bf58      	it	pl
 8010784:	9901      	ldrpl	r1, [sp, #4]
 8010786:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801078a:	bf58      	it	pl
 801078c:	eba9 0101 	subpl.w	r1, r9, r1
 8010790:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8010794:	bf58      	it	pl
 8010796:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801079a:	6022      	str	r2, [r4, #0]
 801079c:	f04f 0900 	mov.w	r9, #0
 80107a0:	e78a      	b.n	80106b8 <_scanf_float+0x188>
 80107a2:	f04f 0a03 	mov.w	sl, #3
 80107a6:	e787      	b.n	80106b8 <_scanf_float+0x188>
 80107a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80107ac:	4639      	mov	r1, r7
 80107ae:	4640      	mov	r0, r8
 80107b0:	4798      	blx	r3
 80107b2:	2800      	cmp	r0, #0
 80107b4:	f43f aedf 	beq.w	8010576 <_scanf_float+0x46>
 80107b8:	e6ea      	b.n	8010590 <_scanf_float+0x60>
 80107ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80107be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80107c2:	463a      	mov	r2, r7
 80107c4:	4640      	mov	r0, r8
 80107c6:	4798      	blx	r3
 80107c8:	6923      	ldr	r3, [r4, #16]
 80107ca:	3b01      	subs	r3, #1
 80107cc:	6123      	str	r3, [r4, #16]
 80107ce:	e6ec      	b.n	80105aa <_scanf_float+0x7a>
 80107d0:	1e6b      	subs	r3, r5, #1
 80107d2:	2b06      	cmp	r3, #6
 80107d4:	d825      	bhi.n	8010822 <_scanf_float+0x2f2>
 80107d6:	2d02      	cmp	r5, #2
 80107d8:	d836      	bhi.n	8010848 <_scanf_float+0x318>
 80107da:	455e      	cmp	r6, fp
 80107dc:	f67f aee8 	bls.w	80105b0 <_scanf_float+0x80>
 80107e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80107e4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80107e8:	463a      	mov	r2, r7
 80107ea:	4640      	mov	r0, r8
 80107ec:	4798      	blx	r3
 80107ee:	6923      	ldr	r3, [r4, #16]
 80107f0:	3b01      	subs	r3, #1
 80107f2:	6123      	str	r3, [r4, #16]
 80107f4:	e7f1      	b.n	80107da <_scanf_float+0x2aa>
 80107f6:	9802      	ldr	r0, [sp, #8]
 80107f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80107fc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8010800:	9002      	str	r0, [sp, #8]
 8010802:	463a      	mov	r2, r7
 8010804:	4640      	mov	r0, r8
 8010806:	4798      	blx	r3
 8010808:	6923      	ldr	r3, [r4, #16]
 801080a:	3b01      	subs	r3, #1
 801080c:	6123      	str	r3, [r4, #16]
 801080e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8010812:	fa5f fa8a 	uxtb.w	sl, sl
 8010816:	f1ba 0f02 	cmp.w	sl, #2
 801081a:	d1ec      	bne.n	80107f6 <_scanf_float+0x2c6>
 801081c:	3d03      	subs	r5, #3
 801081e:	b2ed      	uxtb	r5, r5
 8010820:	1b76      	subs	r6, r6, r5
 8010822:	6823      	ldr	r3, [r4, #0]
 8010824:	05da      	lsls	r2, r3, #23
 8010826:	d52f      	bpl.n	8010888 <_scanf_float+0x358>
 8010828:	055b      	lsls	r3, r3, #21
 801082a:	d510      	bpl.n	801084e <_scanf_float+0x31e>
 801082c:	455e      	cmp	r6, fp
 801082e:	f67f aebf 	bls.w	80105b0 <_scanf_float+0x80>
 8010832:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010836:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801083a:	463a      	mov	r2, r7
 801083c:	4640      	mov	r0, r8
 801083e:	4798      	blx	r3
 8010840:	6923      	ldr	r3, [r4, #16]
 8010842:	3b01      	subs	r3, #1
 8010844:	6123      	str	r3, [r4, #16]
 8010846:	e7f1      	b.n	801082c <_scanf_float+0x2fc>
 8010848:	46aa      	mov	sl, r5
 801084a:	9602      	str	r6, [sp, #8]
 801084c:	e7df      	b.n	801080e <_scanf_float+0x2de>
 801084e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8010852:	6923      	ldr	r3, [r4, #16]
 8010854:	2965      	cmp	r1, #101	; 0x65
 8010856:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 801085a:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 801085e:	6123      	str	r3, [r4, #16]
 8010860:	d00c      	beq.n	801087c <_scanf_float+0x34c>
 8010862:	2945      	cmp	r1, #69	; 0x45
 8010864:	d00a      	beq.n	801087c <_scanf_float+0x34c>
 8010866:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801086a:	463a      	mov	r2, r7
 801086c:	4640      	mov	r0, r8
 801086e:	4798      	blx	r3
 8010870:	6923      	ldr	r3, [r4, #16]
 8010872:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8010876:	3b01      	subs	r3, #1
 8010878:	1eb5      	subs	r5, r6, #2
 801087a:	6123      	str	r3, [r4, #16]
 801087c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010880:	463a      	mov	r2, r7
 8010882:	4640      	mov	r0, r8
 8010884:	4798      	blx	r3
 8010886:	462e      	mov	r6, r5
 8010888:	6825      	ldr	r5, [r4, #0]
 801088a:	f015 0510 	ands.w	r5, r5, #16
 801088e:	d159      	bne.n	8010944 <_scanf_float+0x414>
 8010890:	7035      	strb	r5, [r6, #0]
 8010892:	6823      	ldr	r3, [r4, #0]
 8010894:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8010898:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801089c:	d11b      	bne.n	80108d6 <_scanf_float+0x3a6>
 801089e:	9b01      	ldr	r3, [sp, #4]
 80108a0:	454b      	cmp	r3, r9
 80108a2:	eba3 0209 	sub.w	r2, r3, r9
 80108a6:	d123      	bne.n	80108f0 <_scanf_float+0x3c0>
 80108a8:	2200      	movs	r2, #0
 80108aa:	4659      	mov	r1, fp
 80108ac:	4640      	mov	r0, r8
 80108ae:	f000 fe99 	bl	80115e4 <_strtod_r>
 80108b2:	6822      	ldr	r2, [r4, #0]
 80108b4:	9b03      	ldr	r3, [sp, #12]
 80108b6:	f012 0f02 	tst.w	r2, #2
 80108ba:	ec57 6b10 	vmov	r6, r7, d0
 80108be:	681b      	ldr	r3, [r3, #0]
 80108c0:	d021      	beq.n	8010906 <_scanf_float+0x3d6>
 80108c2:	9903      	ldr	r1, [sp, #12]
 80108c4:	1d1a      	adds	r2, r3, #4
 80108c6:	600a      	str	r2, [r1, #0]
 80108c8:	681b      	ldr	r3, [r3, #0]
 80108ca:	e9c3 6700 	strd	r6, r7, [r3]
 80108ce:	68e3      	ldr	r3, [r4, #12]
 80108d0:	3301      	adds	r3, #1
 80108d2:	60e3      	str	r3, [r4, #12]
 80108d4:	e66d      	b.n	80105b2 <_scanf_float+0x82>
 80108d6:	9b04      	ldr	r3, [sp, #16]
 80108d8:	2b00      	cmp	r3, #0
 80108da:	d0e5      	beq.n	80108a8 <_scanf_float+0x378>
 80108dc:	9905      	ldr	r1, [sp, #20]
 80108de:	230a      	movs	r3, #10
 80108e0:	462a      	mov	r2, r5
 80108e2:	3101      	adds	r1, #1
 80108e4:	4640      	mov	r0, r8
 80108e6:	f000 ff05 	bl	80116f4 <_strtol_r>
 80108ea:	9b04      	ldr	r3, [sp, #16]
 80108ec:	9e05      	ldr	r6, [sp, #20]
 80108ee:	1ac2      	subs	r2, r0, r3
 80108f0:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80108f4:	429e      	cmp	r6, r3
 80108f6:	bf28      	it	cs
 80108f8:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80108fc:	4912      	ldr	r1, [pc, #72]	; (8010948 <_scanf_float+0x418>)
 80108fe:	4630      	mov	r0, r6
 8010900:	f000 f82c 	bl	801095c <siprintf>
 8010904:	e7d0      	b.n	80108a8 <_scanf_float+0x378>
 8010906:	9903      	ldr	r1, [sp, #12]
 8010908:	f012 0f04 	tst.w	r2, #4
 801090c:	f103 0204 	add.w	r2, r3, #4
 8010910:	600a      	str	r2, [r1, #0]
 8010912:	d1d9      	bne.n	80108c8 <_scanf_float+0x398>
 8010914:	f8d3 8000 	ldr.w	r8, [r3]
 8010918:	ee10 2a10 	vmov	r2, s0
 801091c:	ee10 0a10 	vmov	r0, s0
 8010920:	463b      	mov	r3, r7
 8010922:	4639      	mov	r1, r7
 8010924:	f7f0 f902 	bl	8000b2c <__aeabi_dcmpun>
 8010928:	b128      	cbz	r0, 8010936 <_scanf_float+0x406>
 801092a:	4808      	ldr	r0, [pc, #32]	; (801094c <_scanf_float+0x41c>)
 801092c:	f000 f810 	bl	8010950 <nanf>
 8010930:	ed88 0a00 	vstr	s0, [r8]
 8010934:	e7cb      	b.n	80108ce <_scanf_float+0x39e>
 8010936:	4630      	mov	r0, r6
 8010938:	4639      	mov	r1, r7
 801093a:	f7f0 f955 	bl	8000be8 <__aeabi_d2f>
 801093e:	f8c8 0000 	str.w	r0, [r8]
 8010942:	e7c4      	b.n	80108ce <_scanf_float+0x39e>
 8010944:	2500      	movs	r5, #0
 8010946:	e634      	b.n	80105b2 <_scanf_float+0x82>
 8010948:	08015150 	.word	0x08015150
 801094c:	08015558 	.word	0x08015558

08010950 <nanf>:
 8010950:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010958 <nanf+0x8>
 8010954:	4770      	bx	lr
 8010956:	bf00      	nop
 8010958:	7fc00000 	.word	0x7fc00000

0801095c <siprintf>:
 801095c:	b40e      	push	{r1, r2, r3}
 801095e:	b500      	push	{lr}
 8010960:	b09c      	sub	sp, #112	; 0x70
 8010962:	ab1d      	add	r3, sp, #116	; 0x74
 8010964:	9002      	str	r0, [sp, #8]
 8010966:	9006      	str	r0, [sp, #24]
 8010968:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801096c:	4809      	ldr	r0, [pc, #36]	; (8010994 <siprintf+0x38>)
 801096e:	9107      	str	r1, [sp, #28]
 8010970:	9104      	str	r1, [sp, #16]
 8010972:	4909      	ldr	r1, [pc, #36]	; (8010998 <siprintf+0x3c>)
 8010974:	f853 2b04 	ldr.w	r2, [r3], #4
 8010978:	9105      	str	r1, [sp, #20]
 801097a:	6800      	ldr	r0, [r0, #0]
 801097c:	9301      	str	r3, [sp, #4]
 801097e:	a902      	add	r1, sp, #8
 8010980:	f002 fed6 	bl	8013730 <_svfiprintf_r>
 8010984:	9b02      	ldr	r3, [sp, #8]
 8010986:	2200      	movs	r2, #0
 8010988:	701a      	strb	r2, [r3, #0]
 801098a:	b01c      	add	sp, #112	; 0x70
 801098c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010990:	b003      	add	sp, #12
 8010992:	4770      	bx	lr
 8010994:	20000014 	.word	0x20000014
 8010998:	ffff0208 	.word	0xffff0208

0801099c <sulp>:
 801099c:	b570      	push	{r4, r5, r6, lr}
 801099e:	4604      	mov	r4, r0
 80109a0:	460d      	mov	r5, r1
 80109a2:	ec45 4b10 	vmov	d0, r4, r5
 80109a6:	4616      	mov	r6, r2
 80109a8:	f002 fc20 	bl	80131ec <__ulp>
 80109ac:	ec51 0b10 	vmov	r0, r1, d0
 80109b0:	b17e      	cbz	r6, 80109d2 <sulp+0x36>
 80109b2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80109b6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80109ba:	2b00      	cmp	r3, #0
 80109bc:	dd09      	ble.n	80109d2 <sulp+0x36>
 80109be:	051b      	lsls	r3, r3, #20
 80109c0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80109c4:	2400      	movs	r4, #0
 80109c6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80109ca:	4622      	mov	r2, r4
 80109cc:	462b      	mov	r3, r5
 80109ce:	f7ef fe13 	bl	80005f8 <__aeabi_dmul>
 80109d2:	bd70      	pop	{r4, r5, r6, pc}
 80109d4:	0000      	movs	r0, r0
	...

080109d8 <_strtod_l>:
 80109d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109dc:	ed2d 8b02 	vpush	{d8}
 80109e0:	b09d      	sub	sp, #116	; 0x74
 80109e2:	461f      	mov	r7, r3
 80109e4:	2300      	movs	r3, #0
 80109e6:	9318      	str	r3, [sp, #96]	; 0x60
 80109e8:	4ba2      	ldr	r3, [pc, #648]	; (8010c74 <_strtod_l+0x29c>)
 80109ea:	9213      	str	r2, [sp, #76]	; 0x4c
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	9305      	str	r3, [sp, #20]
 80109f0:	4604      	mov	r4, r0
 80109f2:	4618      	mov	r0, r3
 80109f4:	4688      	mov	r8, r1
 80109f6:	f7ef fbeb 	bl	80001d0 <strlen>
 80109fa:	f04f 0a00 	mov.w	sl, #0
 80109fe:	4605      	mov	r5, r0
 8010a00:	f04f 0b00 	mov.w	fp, #0
 8010a04:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8010a08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010a0a:	781a      	ldrb	r2, [r3, #0]
 8010a0c:	2a2b      	cmp	r2, #43	; 0x2b
 8010a0e:	d04e      	beq.n	8010aae <_strtod_l+0xd6>
 8010a10:	d83b      	bhi.n	8010a8a <_strtod_l+0xb2>
 8010a12:	2a0d      	cmp	r2, #13
 8010a14:	d834      	bhi.n	8010a80 <_strtod_l+0xa8>
 8010a16:	2a08      	cmp	r2, #8
 8010a18:	d834      	bhi.n	8010a84 <_strtod_l+0xac>
 8010a1a:	2a00      	cmp	r2, #0
 8010a1c:	d03e      	beq.n	8010a9c <_strtod_l+0xc4>
 8010a1e:	2300      	movs	r3, #0
 8010a20:	930a      	str	r3, [sp, #40]	; 0x28
 8010a22:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8010a24:	7833      	ldrb	r3, [r6, #0]
 8010a26:	2b30      	cmp	r3, #48	; 0x30
 8010a28:	f040 80b0 	bne.w	8010b8c <_strtod_l+0x1b4>
 8010a2c:	7873      	ldrb	r3, [r6, #1]
 8010a2e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8010a32:	2b58      	cmp	r3, #88	; 0x58
 8010a34:	d168      	bne.n	8010b08 <_strtod_l+0x130>
 8010a36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010a38:	9301      	str	r3, [sp, #4]
 8010a3a:	ab18      	add	r3, sp, #96	; 0x60
 8010a3c:	9702      	str	r7, [sp, #8]
 8010a3e:	9300      	str	r3, [sp, #0]
 8010a40:	4a8d      	ldr	r2, [pc, #564]	; (8010c78 <_strtod_l+0x2a0>)
 8010a42:	ab19      	add	r3, sp, #100	; 0x64
 8010a44:	a917      	add	r1, sp, #92	; 0x5c
 8010a46:	4620      	mov	r0, r4
 8010a48:	f001 fd38 	bl	80124bc <__gethex>
 8010a4c:	f010 0707 	ands.w	r7, r0, #7
 8010a50:	4605      	mov	r5, r0
 8010a52:	d005      	beq.n	8010a60 <_strtod_l+0x88>
 8010a54:	2f06      	cmp	r7, #6
 8010a56:	d12c      	bne.n	8010ab2 <_strtod_l+0xda>
 8010a58:	3601      	adds	r6, #1
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	9617      	str	r6, [sp, #92]	; 0x5c
 8010a5e:	930a      	str	r3, [sp, #40]	; 0x28
 8010a60:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	f040 8590 	bne.w	8011588 <_strtod_l+0xbb0>
 8010a68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010a6a:	b1eb      	cbz	r3, 8010aa8 <_strtod_l+0xd0>
 8010a6c:	4652      	mov	r2, sl
 8010a6e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010a72:	ec43 2b10 	vmov	d0, r2, r3
 8010a76:	b01d      	add	sp, #116	; 0x74
 8010a78:	ecbd 8b02 	vpop	{d8}
 8010a7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a80:	2a20      	cmp	r2, #32
 8010a82:	d1cc      	bne.n	8010a1e <_strtod_l+0x46>
 8010a84:	3301      	adds	r3, #1
 8010a86:	9317      	str	r3, [sp, #92]	; 0x5c
 8010a88:	e7be      	b.n	8010a08 <_strtod_l+0x30>
 8010a8a:	2a2d      	cmp	r2, #45	; 0x2d
 8010a8c:	d1c7      	bne.n	8010a1e <_strtod_l+0x46>
 8010a8e:	2201      	movs	r2, #1
 8010a90:	920a      	str	r2, [sp, #40]	; 0x28
 8010a92:	1c5a      	adds	r2, r3, #1
 8010a94:	9217      	str	r2, [sp, #92]	; 0x5c
 8010a96:	785b      	ldrb	r3, [r3, #1]
 8010a98:	2b00      	cmp	r3, #0
 8010a9a:	d1c2      	bne.n	8010a22 <_strtod_l+0x4a>
 8010a9c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010a9e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	f040 856e 	bne.w	8011584 <_strtod_l+0xbac>
 8010aa8:	4652      	mov	r2, sl
 8010aaa:	465b      	mov	r3, fp
 8010aac:	e7e1      	b.n	8010a72 <_strtod_l+0x9a>
 8010aae:	2200      	movs	r2, #0
 8010ab0:	e7ee      	b.n	8010a90 <_strtod_l+0xb8>
 8010ab2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8010ab4:	b13a      	cbz	r2, 8010ac6 <_strtod_l+0xee>
 8010ab6:	2135      	movs	r1, #53	; 0x35
 8010ab8:	a81a      	add	r0, sp, #104	; 0x68
 8010aba:	f002 fca2 	bl	8013402 <__copybits>
 8010abe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010ac0:	4620      	mov	r0, r4
 8010ac2:	f002 f861 	bl	8012b88 <_Bfree>
 8010ac6:	3f01      	subs	r7, #1
 8010ac8:	2f04      	cmp	r7, #4
 8010aca:	d806      	bhi.n	8010ada <_strtod_l+0x102>
 8010acc:	e8df f007 	tbb	[pc, r7]
 8010ad0:	1714030a 	.word	0x1714030a
 8010ad4:	0a          	.byte	0x0a
 8010ad5:	00          	.byte	0x00
 8010ad6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8010ada:	0728      	lsls	r0, r5, #28
 8010adc:	d5c0      	bpl.n	8010a60 <_strtod_l+0x88>
 8010ade:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8010ae2:	e7bd      	b.n	8010a60 <_strtod_l+0x88>
 8010ae4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8010ae8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010aea:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010aee:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8010af2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010af6:	e7f0      	b.n	8010ada <_strtod_l+0x102>
 8010af8:	f8df b180 	ldr.w	fp, [pc, #384]	; 8010c7c <_strtod_l+0x2a4>
 8010afc:	e7ed      	b.n	8010ada <_strtod_l+0x102>
 8010afe:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8010b02:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8010b06:	e7e8      	b.n	8010ada <_strtod_l+0x102>
 8010b08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010b0a:	1c5a      	adds	r2, r3, #1
 8010b0c:	9217      	str	r2, [sp, #92]	; 0x5c
 8010b0e:	785b      	ldrb	r3, [r3, #1]
 8010b10:	2b30      	cmp	r3, #48	; 0x30
 8010b12:	d0f9      	beq.n	8010b08 <_strtod_l+0x130>
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d0a3      	beq.n	8010a60 <_strtod_l+0x88>
 8010b18:	2301      	movs	r3, #1
 8010b1a:	f04f 0900 	mov.w	r9, #0
 8010b1e:	9304      	str	r3, [sp, #16]
 8010b20:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010b22:	9308      	str	r3, [sp, #32]
 8010b24:	f8cd 901c 	str.w	r9, [sp, #28]
 8010b28:	464f      	mov	r7, r9
 8010b2a:	220a      	movs	r2, #10
 8010b2c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8010b2e:	7806      	ldrb	r6, [r0, #0]
 8010b30:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8010b34:	b2d9      	uxtb	r1, r3
 8010b36:	2909      	cmp	r1, #9
 8010b38:	d92a      	bls.n	8010b90 <_strtod_l+0x1b8>
 8010b3a:	9905      	ldr	r1, [sp, #20]
 8010b3c:	462a      	mov	r2, r5
 8010b3e:	f002 ff0f 	bl	8013960 <strncmp>
 8010b42:	b398      	cbz	r0, 8010bac <_strtod_l+0x1d4>
 8010b44:	2000      	movs	r0, #0
 8010b46:	4632      	mov	r2, r6
 8010b48:	463d      	mov	r5, r7
 8010b4a:	9005      	str	r0, [sp, #20]
 8010b4c:	4603      	mov	r3, r0
 8010b4e:	2a65      	cmp	r2, #101	; 0x65
 8010b50:	d001      	beq.n	8010b56 <_strtod_l+0x17e>
 8010b52:	2a45      	cmp	r2, #69	; 0x45
 8010b54:	d118      	bne.n	8010b88 <_strtod_l+0x1b0>
 8010b56:	b91d      	cbnz	r5, 8010b60 <_strtod_l+0x188>
 8010b58:	9a04      	ldr	r2, [sp, #16]
 8010b5a:	4302      	orrs	r2, r0
 8010b5c:	d09e      	beq.n	8010a9c <_strtod_l+0xc4>
 8010b5e:	2500      	movs	r5, #0
 8010b60:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8010b64:	f108 0201 	add.w	r2, r8, #1
 8010b68:	9217      	str	r2, [sp, #92]	; 0x5c
 8010b6a:	f898 2001 	ldrb.w	r2, [r8, #1]
 8010b6e:	2a2b      	cmp	r2, #43	; 0x2b
 8010b70:	d075      	beq.n	8010c5e <_strtod_l+0x286>
 8010b72:	2a2d      	cmp	r2, #45	; 0x2d
 8010b74:	d07b      	beq.n	8010c6e <_strtod_l+0x296>
 8010b76:	f04f 0c00 	mov.w	ip, #0
 8010b7a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8010b7e:	2909      	cmp	r1, #9
 8010b80:	f240 8082 	bls.w	8010c88 <_strtod_l+0x2b0>
 8010b84:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8010b88:	2600      	movs	r6, #0
 8010b8a:	e09d      	b.n	8010cc8 <_strtod_l+0x2f0>
 8010b8c:	2300      	movs	r3, #0
 8010b8e:	e7c4      	b.n	8010b1a <_strtod_l+0x142>
 8010b90:	2f08      	cmp	r7, #8
 8010b92:	bfd8      	it	le
 8010b94:	9907      	ldrle	r1, [sp, #28]
 8010b96:	f100 0001 	add.w	r0, r0, #1
 8010b9a:	bfda      	itte	le
 8010b9c:	fb02 3301 	mlale	r3, r2, r1, r3
 8010ba0:	9307      	strle	r3, [sp, #28]
 8010ba2:	fb02 3909 	mlagt	r9, r2, r9, r3
 8010ba6:	3701      	adds	r7, #1
 8010ba8:	9017      	str	r0, [sp, #92]	; 0x5c
 8010baa:	e7bf      	b.n	8010b2c <_strtod_l+0x154>
 8010bac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010bae:	195a      	adds	r2, r3, r5
 8010bb0:	9217      	str	r2, [sp, #92]	; 0x5c
 8010bb2:	5d5a      	ldrb	r2, [r3, r5]
 8010bb4:	2f00      	cmp	r7, #0
 8010bb6:	d037      	beq.n	8010c28 <_strtod_l+0x250>
 8010bb8:	9005      	str	r0, [sp, #20]
 8010bba:	463d      	mov	r5, r7
 8010bbc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8010bc0:	2b09      	cmp	r3, #9
 8010bc2:	d912      	bls.n	8010bea <_strtod_l+0x212>
 8010bc4:	2301      	movs	r3, #1
 8010bc6:	e7c2      	b.n	8010b4e <_strtod_l+0x176>
 8010bc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010bca:	1c5a      	adds	r2, r3, #1
 8010bcc:	9217      	str	r2, [sp, #92]	; 0x5c
 8010bce:	785a      	ldrb	r2, [r3, #1]
 8010bd0:	3001      	adds	r0, #1
 8010bd2:	2a30      	cmp	r2, #48	; 0x30
 8010bd4:	d0f8      	beq.n	8010bc8 <_strtod_l+0x1f0>
 8010bd6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8010bda:	2b08      	cmp	r3, #8
 8010bdc:	f200 84d9 	bhi.w	8011592 <_strtod_l+0xbba>
 8010be0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010be2:	9005      	str	r0, [sp, #20]
 8010be4:	2000      	movs	r0, #0
 8010be6:	9308      	str	r3, [sp, #32]
 8010be8:	4605      	mov	r5, r0
 8010bea:	3a30      	subs	r2, #48	; 0x30
 8010bec:	f100 0301 	add.w	r3, r0, #1
 8010bf0:	d014      	beq.n	8010c1c <_strtod_l+0x244>
 8010bf2:	9905      	ldr	r1, [sp, #20]
 8010bf4:	4419      	add	r1, r3
 8010bf6:	9105      	str	r1, [sp, #20]
 8010bf8:	462b      	mov	r3, r5
 8010bfa:	eb00 0e05 	add.w	lr, r0, r5
 8010bfe:	210a      	movs	r1, #10
 8010c00:	4573      	cmp	r3, lr
 8010c02:	d113      	bne.n	8010c2c <_strtod_l+0x254>
 8010c04:	182b      	adds	r3, r5, r0
 8010c06:	2b08      	cmp	r3, #8
 8010c08:	f105 0501 	add.w	r5, r5, #1
 8010c0c:	4405      	add	r5, r0
 8010c0e:	dc1c      	bgt.n	8010c4a <_strtod_l+0x272>
 8010c10:	9907      	ldr	r1, [sp, #28]
 8010c12:	230a      	movs	r3, #10
 8010c14:	fb03 2301 	mla	r3, r3, r1, r2
 8010c18:	9307      	str	r3, [sp, #28]
 8010c1a:	2300      	movs	r3, #0
 8010c1c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010c1e:	1c51      	adds	r1, r2, #1
 8010c20:	9117      	str	r1, [sp, #92]	; 0x5c
 8010c22:	7852      	ldrb	r2, [r2, #1]
 8010c24:	4618      	mov	r0, r3
 8010c26:	e7c9      	b.n	8010bbc <_strtod_l+0x1e4>
 8010c28:	4638      	mov	r0, r7
 8010c2a:	e7d2      	b.n	8010bd2 <_strtod_l+0x1fa>
 8010c2c:	2b08      	cmp	r3, #8
 8010c2e:	dc04      	bgt.n	8010c3a <_strtod_l+0x262>
 8010c30:	9e07      	ldr	r6, [sp, #28]
 8010c32:	434e      	muls	r6, r1
 8010c34:	9607      	str	r6, [sp, #28]
 8010c36:	3301      	adds	r3, #1
 8010c38:	e7e2      	b.n	8010c00 <_strtod_l+0x228>
 8010c3a:	f103 0c01 	add.w	ip, r3, #1
 8010c3e:	f1bc 0f10 	cmp.w	ip, #16
 8010c42:	bfd8      	it	le
 8010c44:	fb01 f909 	mulle.w	r9, r1, r9
 8010c48:	e7f5      	b.n	8010c36 <_strtod_l+0x25e>
 8010c4a:	2d10      	cmp	r5, #16
 8010c4c:	bfdc      	itt	le
 8010c4e:	230a      	movle	r3, #10
 8010c50:	fb03 2909 	mlale	r9, r3, r9, r2
 8010c54:	e7e1      	b.n	8010c1a <_strtod_l+0x242>
 8010c56:	2300      	movs	r3, #0
 8010c58:	9305      	str	r3, [sp, #20]
 8010c5a:	2301      	movs	r3, #1
 8010c5c:	e77c      	b.n	8010b58 <_strtod_l+0x180>
 8010c5e:	f04f 0c00 	mov.w	ip, #0
 8010c62:	f108 0202 	add.w	r2, r8, #2
 8010c66:	9217      	str	r2, [sp, #92]	; 0x5c
 8010c68:	f898 2002 	ldrb.w	r2, [r8, #2]
 8010c6c:	e785      	b.n	8010b7a <_strtod_l+0x1a2>
 8010c6e:	f04f 0c01 	mov.w	ip, #1
 8010c72:	e7f6      	b.n	8010c62 <_strtod_l+0x28a>
 8010c74:	080153a0 	.word	0x080153a0
 8010c78:	08015158 	.word	0x08015158
 8010c7c:	7ff00000 	.word	0x7ff00000
 8010c80:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010c82:	1c51      	adds	r1, r2, #1
 8010c84:	9117      	str	r1, [sp, #92]	; 0x5c
 8010c86:	7852      	ldrb	r2, [r2, #1]
 8010c88:	2a30      	cmp	r2, #48	; 0x30
 8010c8a:	d0f9      	beq.n	8010c80 <_strtod_l+0x2a8>
 8010c8c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8010c90:	2908      	cmp	r1, #8
 8010c92:	f63f af79 	bhi.w	8010b88 <_strtod_l+0x1b0>
 8010c96:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8010c9a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010c9c:	9206      	str	r2, [sp, #24]
 8010c9e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8010ca0:	1c51      	adds	r1, r2, #1
 8010ca2:	9117      	str	r1, [sp, #92]	; 0x5c
 8010ca4:	7852      	ldrb	r2, [r2, #1]
 8010ca6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8010caa:	2e09      	cmp	r6, #9
 8010cac:	d937      	bls.n	8010d1e <_strtod_l+0x346>
 8010cae:	9e06      	ldr	r6, [sp, #24]
 8010cb0:	1b89      	subs	r1, r1, r6
 8010cb2:	2908      	cmp	r1, #8
 8010cb4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8010cb8:	dc02      	bgt.n	8010cc0 <_strtod_l+0x2e8>
 8010cba:	4576      	cmp	r6, lr
 8010cbc:	bfa8      	it	ge
 8010cbe:	4676      	movge	r6, lr
 8010cc0:	f1bc 0f00 	cmp.w	ip, #0
 8010cc4:	d000      	beq.n	8010cc8 <_strtod_l+0x2f0>
 8010cc6:	4276      	negs	r6, r6
 8010cc8:	2d00      	cmp	r5, #0
 8010cca:	d14d      	bne.n	8010d68 <_strtod_l+0x390>
 8010ccc:	9904      	ldr	r1, [sp, #16]
 8010cce:	4301      	orrs	r1, r0
 8010cd0:	f47f aec6 	bne.w	8010a60 <_strtod_l+0x88>
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	f47f aee1 	bne.w	8010a9c <_strtod_l+0xc4>
 8010cda:	2a69      	cmp	r2, #105	; 0x69
 8010cdc:	d027      	beq.n	8010d2e <_strtod_l+0x356>
 8010cde:	dc24      	bgt.n	8010d2a <_strtod_l+0x352>
 8010ce0:	2a49      	cmp	r2, #73	; 0x49
 8010ce2:	d024      	beq.n	8010d2e <_strtod_l+0x356>
 8010ce4:	2a4e      	cmp	r2, #78	; 0x4e
 8010ce6:	f47f aed9 	bne.w	8010a9c <_strtod_l+0xc4>
 8010cea:	499f      	ldr	r1, [pc, #636]	; (8010f68 <_strtod_l+0x590>)
 8010cec:	a817      	add	r0, sp, #92	; 0x5c
 8010cee:	f001 fe3d 	bl	801296c <__match>
 8010cf2:	2800      	cmp	r0, #0
 8010cf4:	f43f aed2 	beq.w	8010a9c <_strtod_l+0xc4>
 8010cf8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010cfa:	781b      	ldrb	r3, [r3, #0]
 8010cfc:	2b28      	cmp	r3, #40	; 0x28
 8010cfe:	d12d      	bne.n	8010d5c <_strtod_l+0x384>
 8010d00:	499a      	ldr	r1, [pc, #616]	; (8010f6c <_strtod_l+0x594>)
 8010d02:	aa1a      	add	r2, sp, #104	; 0x68
 8010d04:	a817      	add	r0, sp, #92	; 0x5c
 8010d06:	f001 fe45 	bl	8012994 <__hexnan>
 8010d0a:	2805      	cmp	r0, #5
 8010d0c:	d126      	bne.n	8010d5c <_strtod_l+0x384>
 8010d0e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8010d10:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8010d14:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8010d18:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8010d1c:	e6a0      	b.n	8010a60 <_strtod_l+0x88>
 8010d1e:	210a      	movs	r1, #10
 8010d20:	fb01 2e0e 	mla	lr, r1, lr, r2
 8010d24:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8010d28:	e7b9      	b.n	8010c9e <_strtod_l+0x2c6>
 8010d2a:	2a6e      	cmp	r2, #110	; 0x6e
 8010d2c:	e7db      	b.n	8010ce6 <_strtod_l+0x30e>
 8010d2e:	4990      	ldr	r1, [pc, #576]	; (8010f70 <_strtod_l+0x598>)
 8010d30:	a817      	add	r0, sp, #92	; 0x5c
 8010d32:	f001 fe1b 	bl	801296c <__match>
 8010d36:	2800      	cmp	r0, #0
 8010d38:	f43f aeb0 	beq.w	8010a9c <_strtod_l+0xc4>
 8010d3c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010d3e:	498d      	ldr	r1, [pc, #564]	; (8010f74 <_strtod_l+0x59c>)
 8010d40:	3b01      	subs	r3, #1
 8010d42:	a817      	add	r0, sp, #92	; 0x5c
 8010d44:	9317      	str	r3, [sp, #92]	; 0x5c
 8010d46:	f001 fe11 	bl	801296c <__match>
 8010d4a:	b910      	cbnz	r0, 8010d52 <_strtod_l+0x37a>
 8010d4c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8010d4e:	3301      	adds	r3, #1
 8010d50:	9317      	str	r3, [sp, #92]	; 0x5c
 8010d52:	f8df b230 	ldr.w	fp, [pc, #560]	; 8010f84 <_strtod_l+0x5ac>
 8010d56:	f04f 0a00 	mov.w	sl, #0
 8010d5a:	e681      	b.n	8010a60 <_strtod_l+0x88>
 8010d5c:	4886      	ldr	r0, [pc, #536]	; (8010f78 <_strtod_l+0x5a0>)
 8010d5e:	f002 fde7 	bl	8013930 <nan>
 8010d62:	ec5b ab10 	vmov	sl, fp, d0
 8010d66:	e67b      	b.n	8010a60 <_strtod_l+0x88>
 8010d68:	9b05      	ldr	r3, [sp, #20]
 8010d6a:	9807      	ldr	r0, [sp, #28]
 8010d6c:	1af3      	subs	r3, r6, r3
 8010d6e:	2f00      	cmp	r7, #0
 8010d70:	bf08      	it	eq
 8010d72:	462f      	moveq	r7, r5
 8010d74:	2d10      	cmp	r5, #16
 8010d76:	9306      	str	r3, [sp, #24]
 8010d78:	46a8      	mov	r8, r5
 8010d7a:	bfa8      	it	ge
 8010d7c:	f04f 0810 	movge.w	r8, #16
 8010d80:	f7ef fbc0 	bl	8000504 <__aeabi_ui2d>
 8010d84:	2d09      	cmp	r5, #9
 8010d86:	4682      	mov	sl, r0
 8010d88:	468b      	mov	fp, r1
 8010d8a:	dd13      	ble.n	8010db4 <_strtod_l+0x3dc>
 8010d8c:	4b7b      	ldr	r3, [pc, #492]	; (8010f7c <_strtod_l+0x5a4>)
 8010d8e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8010d92:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8010d96:	f7ef fc2f 	bl	80005f8 <__aeabi_dmul>
 8010d9a:	4682      	mov	sl, r0
 8010d9c:	4648      	mov	r0, r9
 8010d9e:	468b      	mov	fp, r1
 8010da0:	f7ef fbb0 	bl	8000504 <__aeabi_ui2d>
 8010da4:	4602      	mov	r2, r0
 8010da6:	460b      	mov	r3, r1
 8010da8:	4650      	mov	r0, sl
 8010daa:	4659      	mov	r1, fp
 8010dac:	f7ef fa6e 	bl	800028c <__adddf3>
 8010db0:	4682      	mov	sl, r0
 8010db2:	468b      	mov	fp, r1
 8010db4:	2d0f      	cmp	r5, #15
 8010db6:	dc38      	bgt.n	8010e2a <_strtod_l+0x452>
 8010db8:	9b06      	ldr	r3, [sp, #24]
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	f43f ae50 	beq.w	8010a60 <_strtod_l+0x88>
 8010dc0:	dd24      	ble.n	8010e0c <_strtod_l+0x434>
 8010dc2:	2b16      	cmp	r3, #22
 8010dc4:	dc0b      	bgt.n	8010dde <_strtod_l+0x406>
 8010dc6:	496d      	ldr	r1, [pc, #436]	; (8010f7c <_strtod_l+0x5a4>)
 8010dc8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010dcc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010dd0:	4652      	mov	r2, sl
 8010dd2:	465b      	mov	r3, fp
 8010dd4:	f7ef fc10 	bl	80005f8 <__aeabi_dmul>
 8010dd8:	4682      	mov	sl, r0
 8010dda:	468b      	mov	fp, r1
 8010ddc:	e640      	b.n	8010a60 <_strtod_l+0x88>
 8010dde:	9a06      	ldr	r2, [sp, #24]
 8010de0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8010de4:	4293      	cmp	r3, r2
 8010de6:	db20      	blt.n	8010e2a <_strtod_l+0x452>
 8010de8:	4c64      	ldr	r4, [pc, #400]	; (8010f7c <_strtod_l+0x5a4>)
 8010dea:	f1c5 050f 	rsb	r5, r5, #15
 8010dee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8010df2:	4652      	mov	r2, sl
 8010df4:	465b      	mov	r3, fp
 8010df6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010dfa:	f7ef fbfd 	bl	80005f8 <__aeabi_dmul>
 8010dfe:	9b06      	ldr	r3, [sp, #24]
 8010e00:	1b5d      	subs	r5, r3, r5
 8010e02:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8010e06:	e9d4 2300 	ldrd	r2, r3, [r4]
 8010e0a:	e7e3      	b.n	8010dd4 <_strtod_l+0x3fc>
 8010e0c:	9b06      	ldr	r3, [sp, #24]
 8010e0e:	3316      	adds	r3, #22
 8010e10:	db0b      	blt.n	8010e2a <_strtod_l+0x452>
 8010e12:	9b05      	ldr	r3, [sp, #20]
 8010e14:	1b9e      	subs	r6, r3, r6
 8010e16:	4b59      	ldr	r3, [pc, #356]	; (8010f7c <_strtod_l+0x5a4>)
 8010e18:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8010e1c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010e20:	4650      	mov	r0, sl
 8010e22:	4659      	mov	r1, fp
 8010e24:	f7ef fd12 	bl	800084c <__aeabi_ddiv>
 8010e28:	e7d6      	b.n	8010dd8 <_strtod_l+0x400>
 8010e2a:	9b06      	ldr	r3, [sp, #24]
 8010e2c:	eba5 0808 	sub.w	r8, r5, r8
 8010e30:	4498      	add	r8, r3
 8010e32:	f1b8 0f00 	cmp.w	r8, #0
 8010e36:	dd74      	ble.n	8010f22 <_strtod_l+0x54a>
 8010e38:	f018 030f 	ands.w	r3, r8, #15
 8010e3c:	d00a      	beq.n	8010e54 <_strtod_l+0x47c>
 8010e3e:	494f      	ldr	r1, [pc, #316]	; (8010f7c <_strtod_l+0x5a4>)
 8010e40:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010e44:	4652      	mov	r2, sl
 8010e46:	465b      	mov	r3, fp
 8010e48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010e4c:	f7ef fbd4 	bl	80005f8 <__aeabi_dmul>
 8010e50:	4682      	mov	sl, r0
 8010e52:	468b      	mov	fp, r1
 8010e54:	f038 080f 	bics.w	r8, r8, #15
 8010e58:	d04f      	beq.n	8010efa <_strtod_l+0x522>
 8010e5a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8010e5e:	dd22      	ble.n	8010ea6 <_strtod_l+0x4ce>
 8010e60:	2500      	movs	r5, #0
 8010e62:	462e      	mov	r6, r5
 8010e64:	9507      	str	r5, [sp, #28]
 8010e66:	9505      	str	r5, [sp, #20]
 8010e68:	2322      	movs	r3, #34	; 0x22
 8010e6a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8010f84 <_strtod_l+0x5ac>
 8010e6e:	6023      	str	r3, [r4, #0]
 8010e70:	f04f 0a00 	mov.w	sl, #0
 8010e74:	9b07      	ldr	r3, [sp, #28]
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	f43f adf2 	beq.w	8010a60 <_strtod_l+0x88>
 8010e7c:	9918      	ldr	r1, [sp, #96]	; 0x60
 8010e7e:	4620      	mov	r0, r4
 8010e80:	f001 fe82 	bl	8012b88 <_Bfree>
 8010e84:	9905      	ldr	r1, [sp, #20]
 8010e86:	4620      	mov	r0, r4
 8010e88:	f001 fe7e 	bl	8012b88 <_Bfree>
 8010e8c:	4631      	mov	r1, r6
 8010e8e:	4620      	mov	r0, r4
 8010e90:	f001 fe7a 	bl	8012b88 <_Bfree>
 8010e94:	9907      	ldr	r1, [sp, #28]
 8010e96:	4620      	mov	r0, r4
 8010e98:	f001 fe76 	bl	8012b88 <_Bfree>
 8010e9c:	4629      	mov	r1, r5
 8010e9e:	4620      	mov	r0, r4
 8010ea0:	f001 fe72 	bl	8012b88 <_Bfree>
 8010ea4:	e5dc      	b.n	8010a60 <_strtod_l+0x88>
 8010ea6:	4b36      	ldr	r3, [pc, #216]	; (8010f80 <_strtod_l+0x5a8>)
 8010ea8:	9304      	str	r3, [sp, #16]
 8010eaa:	2300      	movs	r3, #0
 8010eac:	ea4f 1828 	mov.w	r8, r8, asr #4
 8010eb0:	4650      	mov	r0, sl
 8010eb2:	4659      	mov	r1, fp
 8010eb4:	4699      	mov	r9, r3
 8010eb6:	f1b8 0f01 	cmp.w	r8, #1
 8010eba:	dc21      	bgt.n	8010f00 <_strtod_l+0x528>
 8010ebc:	b10b      	cbz	r3, 8010ec2 <_strtod_l+0x4ea>
 8010ebe:	4682      	mov	sl, r0
 8010ec0:	468b      	mov	fp, r1
 8010ec2:	4b2f      	ldr	r3, [pc, #188]	; (8010f80 <_strtod_l+0x5a8>)
 8010ec4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8010ec8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8010ecc:	4652      	mov	r2, sl
 8010ece:	465b      	mov	r3, fp
 8010ed0:	e9d9 0100 	ldrd	r0, r1, [r9]
 8010ed4:	f7ef fb90 	bl	80005f8 <__aeabi_dmul>
 8010ed8:	4b2a      	ldr	r3, [pc, #168]	; (8010f84 <_strtod_l+0x5ac>)
 8010eda:	460a      	mov	r2, r1
 8010edc:	400b      	ands	r3, r1
 8010ede:	492a      	ldr	r1, [pc, #168]	; (8010f88 <_strtod_l+0x5b0>)
 8010ee0:	428b      	cmp	r3, r1
 8010ee2:	4682      	mov	sl, r0
 8010ee4:	d8bc      	bhi.n	8010e60 <_strtod_l+0x488>
 8010ee6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010eea:	428b      	cmp	r3, r1
 8010eec:	bf86      	itte	hi
 8010eee:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8010f8c <_strtod_l+0x5b4>
 8010ef2:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8010ef6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8010efa:	2300      	movs	r3, #0
 8010efc:	9304      	str	r3, [sp, #16]
 8010efe:	e084      	b.n	801100a <_strtod_l+0x632>
 8010f00:	f018 0f01 	tst.w	r8, #1
 8010f04:	d005      	beq.n	8010f12 <_strtod_l+0x53a>
 8010f06:	9b04      	ldr	r3, [sp, #16]
 8010f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f0c:	f7ef fb74 	bl	80005f8 <__aeabi_dmul>
 8010f10:	2301      	movs	r3, #1
 8010f12:	9a04      	ldr	r2, [sp, #16]
 8010f14:	3208      	adds	r2, #8
 8010f16:	f109 0901 	add.w	r9, r9, #1
 8010f1a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8010f1e:	9204      	str	r2, [sp, #16]
 8010f20:	e7c9      	b.n	8010eb6 <_strtod_l+0x4de>
 8010f22:	d0ea      	beq.n	8010efa <_strtod_l+0x522>
 8010f24:	f1c8 0800 	rsb	r8, r8, #0
 8010f28:	f018 020f 	ands.w	r2, r8, #15
 8010f2c:	d00a      	beq.n	8010f44 <_strtod_l+0x56c>
 8010f2e:	4b13      	ldr	r3, [pc, #76]	; (8010f7c <_strtod_l+0x5a4>)
 8010f30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010f34:	4650      	mov	r0, sl
 8010f36:	4659      	mov	r1, fp
 8010f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f3c:	f7ef fc86 	bl	800084c <__aeabi_ddiv>
 8010f40:	4682      	mov	sl, r0
 8010f42:	468b      	mov	fp, r1
 8010f44:	ea5f 1828 	movs.w	r8, r8, asr #4
 8010f48:	d0d7      	beq.n	8010efa <_strtod_l+0x522>
 8010f4a:	f1b8 0f1f 	cmp.w	r8, #31
 8010f4e:	dd1f      	ble.n	8010f90 <_strtod_l+0x5b8>
 8010f50:	2500      	movs	r5, #0
 8010f52:	462e      	mov	r6, r5
 8010f54:	9507      	str	r5, [sp, #28]
 8010f56:	9505      	str	r5, [sp, #20]
 8010f58:	2322      	movs	r3, #34	; 0x22
 8010f5a:	f04f 0a00 	mov.w	sl, #0
 8010f5e:	f04f 0b00 	mov.w	fp, #0
 8010f62:	6023      	str	r3, [r4, #0]
 8010f64:	e786      	b.n	8010e74 <_strtod_l+0x49c>
 8010f66:	bf00      	nop
 8010f68:	08015129 	.word	0x08015129
 8010f6c:	0801516c 	.word	0x0801516c
 8010f70:	08015121 	.word	0x08015121
 8010f74:	080152ac 	.word	0x080152ac
 8010f78:	08015558 	.word	0x08015558
 8010f7c:	08015438 	.word	0x08015438
 8010f80:	08015410 	.word	0x08015410
 8010f84:	7ff00000 	.word	0x7ff00000
 8010f88:	7ca00000 	.word	0x7ca00000
 8010f8c:	7fefffff 	.word	0x7fefffff
 8010f90:	f018 0310 	ands.w	r3, r8, #16
 8010f94:	bf18      	it	ne
 8010f96:	236a      	movne	r3, #106	; 0x6a
 8010f98:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8011348 <_strtod_l+0x970>
 8010f9c:	9304      	str	r3, [sp, #16]
 8010f9e:	4650      	mov	r0, sl
 8010fa0:	4659      	mov	r1, fp
 8010fa2:	2300      	movs	r3, #0
 8010fa4:	f018 0f01 	tst.w	r8, #1
 8010fa8:	d004      	beq.n	8010fb4 <_strtod_l+0x5dc>
 8010faa:	e9d9 2300 	ldrd	r2, r3, [r9]
 8010fae:	f7ef fb23 	bl	80005f8 <__aeabi_dmul>
 8010fb2:	2301      	movs	r3, #1
 8010fb4:	ea5f 0868 	movs.w	r8, r8, asr #1
 8010fb8:	f109 0908 	add.w	r9, r9, #8
 8010fbc:	d1f2      	bne.n	8010fa4 <_strtod_l+0x5cc>
 8010fbe:	b10b      	cbz	r3, 8010fc4 <_strtod_l+0x5ec>
 8010fc0:	4682      	mov	sl, r0
 8010fc2:	468b      	mov	fp, r1
 8010fc4:	9b04      	ldr	r3, [sp, #16]
 8010fc6:	b1c3      	cbz	r3, 8010ffa <_strtod_l+0x622>
 8010fc8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8010fcc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	4659      	mov	r1, fp
 8010fd4:	dd11      	ble.n	8010ffa <_strtod_l+0x622>
 8010fd6:	2b1f      	cmp	r3, #31
 8010fd8:	f340 8124 	ble.w	8011224 <_strtod_l+0x84c>
 8010fdc:	2b34      	cmp	r3, #52	; 0x34
 8010fde:	bfde      	ittt	le
 8010fe0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8010fe4:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8010fe8:	fa03 f202 	lslle.w	r2, r3, r2
 8010fec:	f04f 0a00 	mov.w	sl, #0
 8010ff0:	bfcc      	ite	gt
 8010ff2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8010ff6:	ea02 0b01 	andle.w	fp, r2, r1
 8010ffa:	2200      	movs	r2, #0
 8010ffc:	2300      	movs	r3, #0
 8010ffe:	4650      	mov	r0, sl
 8011000:	4659      	mov	r1, fp
 8011002:	f7ef fd61 	bl	8000ac8 <__aeabi_dcmpeq>
 8011006:	2800      	cmp	r0, #0
 8011008:	d1a2      	bne.n	8010f50 <_strtod_l+0x578>
 801100a:	9b07      	ldr	r3, [sp, #28]
 801100c:	9300      	str	r3, [sp, #0]
 801100e:	9908      	ldr	r1, [sp, #32]
 8011010:	462b      	mov	r3, r5
 8011012:	463a      	mov	r2, r7
 8011014:	4620      	mov	r0, r4
 8011016:	f001 fe1f 	bl	8012c58 <__s2b>
 801101a:	9007      	str	r0, [sp, #28]
 801101c:	2800      	cmp	r0, #0
 801101e:	f43f af1f 	beq.w	8010e60 <_strtod_l+0x488>
 8011022:	9b05      	ldr	r3, [sp, #20]
 8011024:	1b9e      	subs	r6, r3, r6
 8011026:	9b06      	ldr	r3, [sp, #24]
 8011028:	2b00      	cmp	r3, #0
 801102a:	bfb4      	ite	lt
 801102c:	4633      	movlt	r3, r6
 801102e:	2300      	movge	r3, #0
 8011030:	930c      	str	r3, [sp, #48]	; 0x30
 8011032:	9b06      	ldr	r3, [sp, #24]
 8011034:	2500      	movs	r5, #0
 8011036:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801103a:	9312      	str	r3, [sp, #72]	; 0x48
 801103c:	462e      	mov	r6, r5
 801103e:	9b07      	ldr	r3, [sp, #28]
 8011040:	4620      	mov	r0, r4
 8011042:	6859      	ldr	r1, [r3, #4]
 8011044:	f001 fd60 	bl	8012b08 <_Balloc>
 8011048:	9005      	str	r0, [sp, #20]
 801104a:	2800      	cmp	r0, #0
 801104c:	f43f af0c 	beq.w	8010e68 <_strtod_l+0x490>
 8011050:	9b07      	ldr	r3, [sp, #28]
 8011052:	691a      	ldr	r2, [r3, #16]
 8011054:	3202      	adds	r2, #2
 8011056:	f103 010c 	add.w	r1, r3, #12
 801105a:	0092      	lsls	r2, r2, #2
 801105c:	300c      	adds	r0, #12
 801105e:	f7fe fde7 	bl	800fc30 <memcpy>
 8011062:	ec4b ab10 	vmov	d0, sl, fp
 8011066:	aa1a      	add	r2, sp, #104	; 0x68
 8011068:	a919      	add	r1, sp, #100	; 0x64
 801106a:	4620      	mov	r0, r4
 801106c:	f002 f93a 	bl	80132e4 <__d2b>
 8011070:	ec4b ab18 	vmov	d8, sl, fp
 8011074:	9018      	str	r0, [sp, #96]	; 0x60
 8011076:	2800      	cmp	r0, #0
 8011078:	f43f aef6 	beq.w	8010e68 <_strtod_l+0x490>
 801107c:	2101      	movs	r1, #1
 801107e:	4620      	mov	r0, r4
 8011080:	f001 fe84 	bl	8012d8c <__i2b>
 8011084:	4606      	mov	r6, r0
 8011086:	2800      	cmp	r0, #0
 8011088:	f43f aeee 	beq.w	8010e68 <_strtod_l+0x490>
 801108c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801108e:	9904      	ldr	r1, [sp, #16]
 8011090:	2b00      	cmp	r3, #0
 8011092:	bfab      	itete	ge
 8011094:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8011096:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8011098:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 801109a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 801109e:	bfac      	ite	ge
 80110a0:	eb03 0902 	addge.w	r9, r3, r2
 80110a4:	1ad7      	sublt	r7, r2, r3
 80110a6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80110a8:	eba3 0801 	sub.w	r8, r3, r1
 80110ac:	4490      	add	r8, r2
 80110ae:	4ba1      	ldr	r3, [pc, #644]	; (8011334 <_strtod_l+0x95c>)
 80110b0:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80110b4:	4598      	cmp	r8, r3
 80110b6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80110ba:	f280 80c7 	bge.w	801124c <_strtod_l+0x874>
 80110be:	eba3 0308 	sub.w	r3, r3, r8
 80110c2:	2b1f      	cmp	r3, #31
 80110c4:	eba2 0203 	sub.w	r2, r2, r3
 80110c8:	f04f 0101 	mov.w	r1, #1
 80110cc:	f300 80b1 	bgt.w	8011232 <_strtod_l+0x85a>
 80110d0:	fa01 f303 	lsl.w	r3, r1, r3
 80110d4:	930d      	str	r3, [sp, #52]	; 0x34
 80110d6:	2300      	movs	r3, #0
 80110d8:	9308      	str	r3, [sp, #32]
 80110da:	eb09 0802 	add.w	r8, r9, r2
 80110de:	9b04      	ldr	r3, [sp, #16]
 80110e0:	45c1      	cmp	r9, r8
 80110e2:	4417      	add	r7, r2
 80110e4:	441f      	add	r7, r3
 80110e6:	464b      	mov	r3, r9
 80110e8:	bfa8      	it	ge
 80110ea:	4643      	movge	r3, r8
 80110ec:	42bb      	cmp	r3, r7
 80110ee:	bfa8      	it	ge
 80110f0:	463b      	movge	r3, r7
 80110f2:	2b00      	cmp	r3, #0
 80110f4:	bfc2      	ittt	gt
 80110f6:	eba8 0803 	subgt.w	r8, r8, r3
 80110fa:	1aff      	subgt	r7, r7, r3
 80110fc:	eba9 0903 	subgt.w	r9, r9, r3
 8011100:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011102:	2b00      	cmp	r3, #0
 8011104:	dd17      	ble.n	8011136 <_strtod_l+0x75e>
 8011106:	4631      	mov	r1, r6
 8011108:	461a      	mov	r2, r3
 801110a:	4620      	mov	r0, r4
 801110c:	f001 fefe 	bl	8012f0c <__pow5mult>
 8011110:	4606      	mov	r6, r0
 8011112:	2800      	cmp	r0, #0
 8011114:	f43f aea8 	beq.w	8010e68 <_strtod_l+0x490>
 8011118:	4601      	mov	r1, r0
 801111a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801111c:	4620      	mov	r0, r4
 801111e:	f001 fe4b 	bl	8012db8 <__multiply>
 8011122:	900b      	str	r0, [sp, #44]	; 0x2c
 8011124:	2800      	cmp	r0, #0
 8011126:	f43f ae9f 	beq.w	8010e68 <_strtod_l+0x490>
 801112a:	9918      	ldr	r1, [sp, #96]	; 0x60
 801112c:	4620      	mov	r0, r4
 801112e:	f001 fd2b 	bl	8012b88 <_Bfree>
 8011132:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011134:	9318      	str	r3, [sp, #96]	; 0x60
 8011136:	f1b8 0f00 	cmp.w	r8, #0
 801113a:	f300 808c 	bgt.w	8011256 <_strtod_l+0x87e>
 801113e:	9b06      	ldr	r3, [sp, #24]
 8011140:	2b00      	cmp	r3, #0
 8011142:	dd08      	ble.n	8011156 <_strtod_l+0x77e>
 8011144:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011146:	9905      	ldr	r1, [sp, #20]
 8011148:	4620      	mov	r0, r4
 801114a:	f001 fedf 	bl	8012f0c <__pow5mult>
 801114e:	9005      	str	r0, [sp, #20]
 8011150:	2800      	cmp	r0, #0
 8011152:	f43f ae89 	beq.w	8010e68 <_strtod_l+0x490>
 8011156:	2f00      	cmp	r7, #0
 8011158:	dd08      	ble.n	801116c <_strtod_l+0x794>
 801115a:	9905      	ldr	r1, [sp, #20]
 801115c:	463a      	mov	r2, r7
 801115e:	4620      	mov	r0, r4
 8011160:	f001 ff2e 	bl	8012fc0 <__lshift>
 8011164:	9005      	str	r0, [sp, #20]
 8011166:	2800      	cmp	r0, #0
 8011168:	f43f ae7e 	beq.w	8010e68 <_strtod_l+0x490>
 801116c:	f1b9 0f00 	cmp.w	r9, #0
 8011170:	dd08      	ble.n	8011184 <_strtod_l+0x7ac>
 8011172:	4631      	mov	r1, r6
 8011174:	464a      	mov	r2, r9
 8011176:	4620      	mov	r0, r4
 8011178:	f001 ff22 	bl	8012fc0 <__lshift>
 801117c:	4606      	mov	r6, r0
 801117e:	2800      	cmp	r0, #0
 8011180:	f43f ae72 	beq.w	8010e68 <_strtod_l+0x490>
 8011184:	9a05      	ldr	r2, [sp, #20]
 8011186:	9918      	ldr	r1, [sp, #96]	; 0x60
 8011188:	4620      	mov	r0, r4
 801118a:	f001 ffa5 	bl	80130d8 <__mdiff>
 801118e:	4605      	mov	r5, r0
 8011190:	2800      	cmp	r0, #0
 8011192:	f43f ae69 	beq.w	8010e68 <_strtod_l+0x490>
 8011196:	68c3      	ldr	r3, [r0, #12]
 8011198:	930b      	str	r3, [sp, #44]	; 0x2c
 801119a:	2300      	movs	r3, #0
 801119c:	60c3      	str	r3, [r0, #12]
 801119e:	4631      	mov	r1, r6
 80111a0:	f001 ff7e 	bl	80130a0 <__mcmp>
 80111a4:	2800      	cmp	r0, #0
 80111a6:	da60      	bge.n	801126a <_strtod_l+0x892>
 80111a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80111aa:	ea53 030a 	orrs.w	r3, r3, sl
 80111ae:	f040 8082 	bne.w	80112b6 <_strtod_l+0x8de>
 80111b2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80111b6:	2b00      	cmp	r3, #0
 80111b8:	d17d      	bne.n	80112b6 <_strtod_l+0x8de>
 80111ba:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80111be:	0d1b      	lsrs	r3, r3, #20
 80111c0:	051b      	lsls	r3, r3, #20
 80111c2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80111c6:	d976      	bls.n	80112b6 <_strtod_l+0x8de>
 80111c8:	696b      	ldr	r3, [r5, #20]
 80111ca:	b913      	cbnz	r3, 80111d2 <_strtod_l+0x7fa>
 80111cc:	692b      	ldr	r3, [r5, #16]
 80111ce:	2b01      	cmp	r3, #1
 80111d0:	dd71      	ble.n	80112b6 <_strtod_l+0x8de>
 80111d2:	4629      	mov	r1, r5
 80111d4:	2201      	movs	r2, #1
 80111d6:	4620      	mov	r0, r4
 80111d8:	f001 fef2 	bl	8012fc0 <__lshift>
 80111dc:	4631      	mov	r1, r6
 80111de:	4605      	mov	r5, r0
 80111e0:	f001 ff5e 	bl	80130a0 <__mcmp>
 80111e4:	2800      	cmp	r0, #0
 80111e6:	dd66      	ble.n	80112b6 <_strtod_l+0x8de>
 80111e8:	9904      	ldr	r1, [sp, #16]
 80111ea:	4a53      	ldr	r2, [pc, #332]	; (8011338 <_strtod_l+0x960>)
 80111ec:	465b      	mov	r3, fp
 80111ee:	2900      	cmp	r1, #0
 80111f0:	f000 8081 	beq.w	80112f6 <_strtod_l+0x91e>
 80111f4:	ea02 010b 	and.w	r1, r2, fp
 80111f8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80111fc:	dc7b      	bgt.n	80112f6 <_strtod_l+0x91e>
 80111fe:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8011202:	f77f aea9 	ble.w	8010f58 <_strtod_l+0x580>
 8011206:	4b4d      	ldr	r3, [pc, #308]	; (801133c <_strtod_l+0x964>)
 8011208:	4650      	mov	r0, sl
 801120a:	4659      	mov	r1, fp
 801120c:	2200      	movs	r2, #0
 801120e:	f7ef f9f3 	bl	80005f8 <__aeabi_dmul>
 8011212:	460b      	mov	r3, r1
 8011214:	4303      	orrs	r3, r0
 8011216:	bf08      	it	eq
 8011218:	2322      	moveq	r3, #34	; 0x22
 801121a:	4682      	mov	sl, r0
 801121c:	468b      	mov	fp, r1
 801121e:	bf08      	it	eq
 8011220:	6023      	streq	r3, [r4, #0]
 8011222:	e62b      	b.n	8010e7c <_strtod_l+0x4a4>
 8011224:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011228:	fa02 f303 	lsl.w	r3, r2, r3
 801122c:	ea03 0a0a 	and.w	sl, r3, sl
 8011230:	e6e3      	b.n	8010ffa <_strtod_l+0x622>
 8011232:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8011236:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801123a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801123e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8011242:	fa01 f308 	lsl.w	r3, r1, r8
 8011246:	9308      	str	r3, [sp, #32]
 8011248:	910d      	str	r1, [sp, #52]	; 0x34
 801124a:	e746      	b.n	80110da <_strtod_l+0x702>
 801124c:	2300      	movs	r3, #0
 801124e:	9308      	str	r3, [sp, #32]
 8011250:	2301      	movs	r3, #1
 8011252:	930d      	str	r3, [sp, #52]	; 0x34
 8011254:	e741      	b.n	80110da <_strtod_l+0x702>
 8011256:	9918      	ldr	r1, [sp, #96]	; 0x60
 8011258:	4642      	mov	r2, r8
 801125a:	4620      	mov	r0, r4
 801125c:	f001 feb0 	bl	8012fc0 <__lshift>
 8011260:	9018      	str	r0, [sp, #96]	; 0x60
 8011262:	2800      	cmp	r0, #0
 8011264:	f47f af6b 	bne.w	801113e <_strtod_l+0x766>
 8011268:	e5fe      	b.n	8010e68 <_strtod_l+0x490>
 801126a:	465f      	mov	r7, fp
 801126c:	d16e      	bne.n	801134c <_strtod_l+0x974>
 801126e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011270:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011274:	b342      	cbz	r2, 80112c8 <_strtod_l+0x8f0>
 8011276:	4a32      	ldr	r2, [pc, #200]	; (8011340 <_strtod_l+0x968>)
 8011278:	4293      	cmp	r3, r2
 801127a:	d128      	bne.n	80112ce <_strtod_l+0x8f6>
 801127c:	9b04      	ldr	r3, [sp, #16]
 801127e:	4651      	mov	r1, sl
 8011280:	b1eb      	cbz	r3, 80112be <_strtod_l+0x8e6>
 8011282:	4b2d      	ldr	r3, [pc, #180]	; (8011338 <_strtod_l+0x960>)
 8011284:	403b      	ands	r3, r7
 8011286:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801128a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801128e:	d819      	bhi.n	80112c4 <_strtod_l+0x8ec>
 8011290:	0d1b      	lsrs	r3, r3, #20
 8011292:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8011296:	fa02 f303 	lsl.w	r3, r2, r3
 801129a:	4299      	cmp	r1, r3
 801129c:	d117      	bne.n	80112ce <_strtod_l+0x8f6>
 801129e:	4b29      	ldr	r3, [pc, #164]	; (8011344 <_strtod_l+0x96c>)
 80112a0:	429f      	cmp	r7, r3
 80112a2:	d102      	bne.n	80112aa <_strtod_l+0x8d2>
 80112a4:	3101      	adds	r1, #1
 80112a6:	f43f addf 	beq.w	8010e68 <_strtod_l+0x490>
 80112aa:	4b23      	ldr	r3, [pc, #140]	; (8011338 <_strtod_l+0x960>)
 80112ac:	403b      	ands	r3, r7
 80112ae:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80112b2:	f04f 0a00 	mov.w	sl, #0
 80112b6:	9b04      	ldr	r3, [sp, #16]
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d1a4      	bne.n	8011206 <_strtod_l+0x82e>
 80112bc:	e5de      	b.n	8010e7c <_strtod_l+0x4a4>
 80112be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80112c2:	e7ea      	b.n	801129a <_strtod_l+0x8c2>
 80112c4:	4613      	mov	r3, r2
 80112c6:	e7e8      	b.n	801129a <_strtod_l+0x8c2>
 80112c8:	ea53 030a 	orrs.w	r3, r3, sl
 80112cc:	d08c      	beq.n	80111e8 <_strtod_l+0x810>
 80112ce:	9b08      	ldr	r3, [sp, #32]
 80112d0:	b1db      	cbz	r3, 801130a <_strtod_l+0x932>
 80112d2:	423b      	tst	r3, r7
 80112d4:	d0ef      	beq.n	80112b6 <_strtod_l+0x8de>
 80112d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80112d8:	9a04      	ldr	r2, [sp, #16]
 80112da:	4650      	mov	r0, sl
 80112dc:	4659      	mov	r1, fp
 80112de:	b1c3      	cbz	r3, 8011312 <_strtod_l+0x93a>
 80112e0:	f7ff fb5c 	bl	801099c <sulp>
 80112e4:	4602      	mov	r2, r0
 80112e6:	460b      	mov	r3, r1
 80112e8:	ec51 0b18 	vmov	r0, r1, d8
 80112ec:	f7ee ffce 	bl	800028c <__adddf3>
 80112f0:	4682      	mov	sl, r0
 80112f2:	468b      	mov	fp, r1
 80112f4:	e7df      	b.n	80112b6 <_strtod_l+0x8de>
 80112f6:	4013      	ands	r3, r2
 80112f8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80112fc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8011300:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8011304:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8011308:	e7d5      	b.n	80112b6 <_strtod_l+0x8de>
 801130a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801130c:	ea13 0f0a 	tst.w	r3, sl
 8011310:	e7e0      	b.n	80112d4 <_strtod_l+0x8fc>
 8011312:	f7ff fb43 	bl	801099c <sulp>
 8011316:	4602      	mov	r2, r0
 8011318:	460b      	mov	r3, r1
 801131a:	ec51 0b18 	vmov	r0, r1, d8
 801131e:	f7ee ffb3 	bl	8000288 <__aeabi_dsub>
 8011322:	2200      	movs	r2, #0
 8011324:	2300      	movs	r3, #0
 8011326:	4682      	mov	sl, r0
 8011328:	468b      	mov	fp, r1
 801132a:	f7ef fbcd 	bl	8000ac8 <__aeabi_dcmpeq>
 801132e:	2800      	cmp	r0, #0
 8011330:	d0c1      	beq.n	80112b6 <_strtod_l+0x8de>
 8011332:	e611      	b.n	8010f58 <_strtod_l+0x580>
 8011334:	fffffc02 	.word	0xfffffc02
 8011338:	7ff00000 	.word	0x7ff00000
 801133c:	39500000 	.word	0x39500000
 8011340:	000fffff 	.word	0x000fffff
 8011344:	7fefffff 	.word	0x7fefffff
 8011348:	08015180 	.word	0x08015180
 801134c:	4631      	mov	r1, r6
 801134e:	4628      	mov	r0, r5
 8011350:	f002 f824 	bl	801339c <__ratio>
 8011354:	ec59 8b10 	vmov	r8, r9, d0
 8011358:	ee10 0a10 	vmov	r0, s0
 801135c:	2200      	movs	r2, #0
 801135e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011362:	4649      	mov	r1, r9
 8011364:	f7ef fbc4 	bl	8000af0 <__aeabi_dcmple>
 8011368:	2800      	cmp	r0, #0
 801136a:	d07a      	beq.n	8011462 <_strtod_l+0xa8a>
 801136c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801136e:	2b00      	cmp	r3, #0
 8011370:	d04a      	beq.n	8011408 <_strtod_l+0xa30>
 8011372:	4b95      	ldr	r3, [pc, #596]	; (80115c8 <_strtod_l+0xbf0>)
 8011374:	2200      	movs	r2, #0
 8011376:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801137a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80115c8 <_strtod_l+0xbf0>
 801137e:	f04f 0800 	mov.w	r8, #0
 8011382:	4b92      	ldr	r3, [pc, #584]	; (80115cc <_strtod_l+0xbf4>)
 8011384:	403b      	ands	r3, r7
 8011386:	930d      	str	r3, [sp, #52]	; 0x34
 8011388:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801138a:	4b91      	ldr	r3, [pc, #580]	; (80115d0 <_strtod_l+0xbf8>)
 801138c:	429a      	cmp	r2, r3
 801138e:	f040 80b0 	bne.w	80114f2 <_strtod_l+0xb1a>
 8011392:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8011396:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801139a:	ec4b ab10 	vmov	d0, sl, fp
 801139e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80113a2:	f001 ff23 	bl	80131ec <__ulp>
 80113a6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80113aa:	ec53 2b10 	vmov	r2, r3, d0
 80113ae:	f7ef f923 	bl	80005f8 <__aeabi_dmul>
 80113b2:	4652      	mov	r2, sl
 80113b4:	465b      	mov	r3, fp
 80113b6:	f7ee ff69 	bl	800028c <__adddf3>
 80113ba:	460b      	mov	r3, r1
 80113bc:	4983      	ldr	r1, [pc, #524]	; (80115cc <_strtod_l+0xbf4>)
 80113be:	4a85      	ldr	r2, [pc, #532]	; (80115d4 <_strtod_l+0xbfc>)
 80113c0:	4019      	ands	r1, r3
 80113c2:	4291      	cmp	r1, r2
 80113c4:	4682      	mov	sl, r0
 80113c6:	d960      	bls.n	801148a <_strtod_l+0xab2>
 80113c8:	ee18 3a90 	vmov	r3, s17
 80113cc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80113d0:	4293      	cmp	r3, r2
 80113d2:	d104      	bne.n	80113de <_strtod_l+0xa06>
 80113d4:	ee18 3a10 	vmov	r3, s16
 80113d8:	3301      	adds	r3, #1
 80113da:	f43f ad45 	beq.w	8010e68 <_strtod_l+0x490>
 80113de:	f8df b200 	ldr.w	fp, [pc, #512]	; 80115e0 <_strtod_l+0xc08>
 80113e2:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80113e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80113e8:	4620      	mov	r0, r4
 80113ea:	f001 fbcd 	bl	8012b88 <_Bfree>
 80113ee:	9905      	ldr	r1, [sp, #20]
 80113f0:	4620      	mov	r0, r4
 80113f2:	f001 fbc9 	bl	8012b88 <_Bfree>
 80113f6:	4631      	mov	r1, r6
 80113f8:	4620      	mov	r0, r4
 80113fa:	f001 fbc5 	bl	8012b88 <_Bfree>
 80113fe:	4629      	mov	r1, r5
 8011400:	4620      	mov	r0, r4
 8011402:	f001 fbc1 	bl	8012b88 <_Bfree>
 8011406:	e61a      	b.n	801103e <_strtod_l+0x666>
 8011408:	f1ba 0f00 	cmp.w	sl, #0
 801140c:	d11b      	bne.n	8011446 <_strtod_l+0xa6e>
 801140e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011412:	b9f3      	cbnz	r3, 8011452 <_strtod_l+0xa7a>
 8011414:	4b6c      	ldr	r3, [pc, #432]	; (80115c8 <_strtod_l+0xbf0>)
 8011416:	2200      	movs	r2, #0
 8011418:	4640      	mov	r0, r8
 801141a:	4649      	mov	r1, r9
 801141c:	f7ef fb5e 	bl	8000adc <__aeabi_dcmplt>
 8011420:	b9d0      	cbnz	r0, 8011458 <_strtod_l+0xa80>
 8011422:	4640      	mov	r0, r8
 8011424:	4649      	mov	r1, r9
 8011426:	4b6c      	ldr	r3, [pc, #432]	; (80115d8 <_strtod_l+0xc00>)
 8011428:	2200      	movs	r2, #0
 801142a:	f7ef f8e5 	bl	80005f8 <__aeabi_dmul>
 801142e:	4680      	mov	r8, r0
 8011430:	4689      	mov	r9, r1
 8011432:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8011436:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 801143a:	9315      	str	r3, [sp, #84]	; 0x54
 801143c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8011440:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011444:	e79d      	b.n	8011382 <_strtod_l+0x9aa>
 8011446:	f1ba 0f01 	cmp.w	sl, #1
 801144a:	d102      	bne.n	8011452 <_strtod_l+0xa7a>
 801144c:	2f00      	cmp	r7, #0
 801144e:	f43f ad83 	beq.w	8010f58 <_strtod_l+0x580>
 8011452:	4b62      	ldr	r3, [pc, #392]	; (80115dc <_strtod_l+0xc04>)
 8011454:	2200      	movs	r2, #0
 8011456:	e78e      	b.n	8011376 <_strtod_l+0x99e>
 8011458:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80115d8 <_strtod_l+0xc00>
 801145c:	f04f 0800 	mov.w	r8, #0
 8011460:	e7e7      	b.n	8011432 <_strtod_l+0xa5a>
 8011462:	4b5d      	ldr	r3, [pc, #372]	; (80115d8 <_strtod_l+0xc00>)
 8011464:	4640      	mov	r0, r8
 8011466:	4649      	mov	r1, r9
 8011468:	2200      	movs	r2, #0
 801146a:	f7ef f8c5 	bl	80005f8 <__aeabi_dmul>
 801146e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011470:	4680      	mov	r8, r0
 8011472:	4689      	mov	r9, r1
 8011474:	b933      	cbnz	r3, 8011484 <_strtod_l+0xaac>
 8011476:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801147a:	900e      	str	r0, [sp, #56]	; 0x38
 801147c:	930f      	str	r3, [sp, #60]	; 0x3c
 801147e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8011482:	e7dd      	b.n	8011440 <_strtod_l+0xa68>
 8011484:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8011488:	e7f9      	b.n	801147e <_strtod_l+0xaa6>
 801148a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801148e:	9b04      	ldr	r3, [sp, #16]
 8011490:	2b00      	cmp	r3, #0
 8011492:	d1a8      	bne.n	80113e6 <_strtod_l+0xa0e>
 8011494:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011498:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801149a:	0d1b      	lsrs	r3, r3, #20
 801149c:	051b      	lsls	r3, r3, #20
 801149e:	429a      	cmp	r2, r3
 80114a0:	d1a1      	bne.n	80113e6 <_strtod_l+0xa0e>
 80114a2:	4640      	mov	r0, r8
 80114a4:	4649      	mov	r1, r9
 80114a6:	f7ef fc07 	bl	8000cb8 <__aeabi_d2lz>
 80114aa:	f7ef f877 	bl	800059c <__aeabi_l2d>
 80114ae:	4602      	mov	r2, r0
 80114b0:	460b      	mov	r3, r1
 80114b2:	4640      	mov	r0, r8
 80114b4:	4649      	mov	r1, r9
 80114b6:	f7ee fee7 	bl	8000288 <__aeabi_dsub>
 80114ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80114bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80114c0:	ea43 030a 	orr.w	r3, r3, sl
 80114c4:	4313      	orrs	r3, r2
 80114c6:	4680      	mov	r8, r0
 80114c8:	4689      	mov	r9, r1
 80114ca:	d055      	beq.n	8011578 <_strtod_l+0xba0>
 80114cc:	a336      	add	r3, pc, #216	; (adr r3, 80115a8 <_strtod_l+0xbd0>)
 80114ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114d2:	f7ef fb03 	bl	8000adc <__aeabi_dcmplt>
 80114d6:	2800      	cmp	r0, #0
 80114d8:	f47f acd0 	bne.w	8010e7c <_strtod_l+0x4a4>
 80114dc:	a334      	add	r3, pc, #208	; (adr r3, 80115b0 <_strtod_l+0xbd8>)
 80114de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114e2:	4640      	mov	r0, r8
 80114e4:	4649      	mov	r1, r9
 80114e6:	f7ef fb17 	bl	8000b18 <__aeabi_dcmpgt>
 80114ea:	2800      	cmp	r0, #0
 80114ec:	f43f af7b 	beq.w	80113e6 <_strtod_l+0xa0e>
 80114f0:	e4c4      	b.n	8010e7c <_strtod_l+0x4a4>
 80114f2:	9b04      	ldr	r3, [sp, #16]
 80114f4:	b333      	cbz	r3, 8011544 <_strtod_l+0xb6c>
 80114f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80114f8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80114fc:	d822      	bhi.n	8011544 <_strtod_l+0xb6c>
 80114fe:	a32e      	add	r3, pc, #184	; (adr r3, 80115b8 <_strtod_l+0xbe0>)
 8011500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011504:	4640      	mov	r0, r8
 8011506:	4649      	mov	r1, r9
 8011508:	f7ef faf2 	bl	8000af0 <__aeabi_dcmple>
 801150c:	b1a0      	cbz	r0, 8011538 <_strtod_l+0xb60>
 801150e:	4649      	mov	r1, r9
 8011510:	4640      	mov	r0, r8
 8011512:	f7ef fb49 	bl	8000ba8 <__aeabi_d2uiz>
 8011516:	2801      	cmp	r0, #1
 8011518:	bf38      	it	cc
 801151a:	2001      	movcc	r0, #1
 801151c:	f7ee fff2 	bl	8000504 <__aeabi_ui2d>
 8011520:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011522:	4680      	mov	r8, r0
 8011524:	4689      	mov	r9, r1
 8011526:	bb23      	cbnz	r3, 8011572 <_strtod_l+0xb9a>
 8011528:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801152c:	9010      	str	r0, [sp, #64]	; 0x40
 801152e:	9311      	str	r3, [sp, #68]	; 0x44
 8011530:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8011534:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011538:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801153a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801153c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8011540:	1a9b      	subs	r3, r3, r2
 8011542:	9309      	str	r3, [sp, #36]	; 0x24
 8011544:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8011548:	eeb0 0a48 	vmov.f32	s0, s16
 801154c:	eef0 0a68 	vmov.f32	s1, s17
 8011550:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8011554:	f001 fe4a 	bl	80131ec <__ulp>
 8011558:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801155c:	ec53 2b10 	vmov	r2, r3, d0
 8011560:	f7ef f84a 	bl	80005f8 <__aeabi_dmul>
 8011564:	ec53 2b18 	vmov	r2, r3, d8
 8011568:	f7ee fe90 	bl	800028c <__adddf3>
 801156c:	4682      	mov	sl, r0
 801156e:	468b      	mov	fp, r1
 8011570:	e78d      	b.n	801148e <_strtod_l+0xab6>
 8011572:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8011576:	e7db      	b.n	8011530 <_strtod_l+0xb58>
 8011578:	a311      	add	r3, pc, #68	; (adr r3, 80115c0 <_strtod_l+0xbe8>)
 801157a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801157e:	f7ef faad 	bl	8000adc <__aeabi_dcmplt>
 8011582:	e7b2      	b.n	80114ea <_strtod_l+0xb12>
 8011584:	2300      	movs	r3, #0
 8011586:	930a      	str	r3, [sp, #40]	; 0x28
 8011588:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801158a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801158c:	6013      	str	r3, [r2, #0]
 801158e:	f7ff ba6b 	b.w	8010a68 <_strtod_l+0x90>
 8011592:	2a65      	cmp	r2, #101	; 0x65
 8011594:	f43f ab5f 	beq.w	8010c56 <_strtod_l+0x27e>
 8011598:	2a45      	cmp	r2, #69	; 0x45
 801159a:	f43f ab5c 	beq.w	8010c56 <_strtod_l+0x27e>
 801159e:	2301      	movs	r3, #1
 80115a0:	f7ff bb94 	b.w	8010ccc <_strtod_l+0x2f4>
 80115a4:	f3af 8000 	nop.w
 80115a8:	94a03595 	.word	0x94a03595
 80115ac:	3fdfffff 	.word	0x3fdfffff
 80115b0:	35afe535 	.word	0x35afe535
 80115b4:	3fe00000 	.word	0x3fe00000
 80115b8:	ffc00000 	.word	0xffc00000
 80115bc:	41dfffff 	.word	0x41dfffff
 80115c0:	94a03595 	.word	0x94a03595
 80115c4:	3fcfffff 	.word	0x3fcfffff
 80115c8:	3ff00000 	.word	0x3ff00000
 80115cc:	7ff00000 	.word	0x7ff00000
 80115d0:	7fe00000 	.word	0x7fe00000
 80115d4:	7c9fffff 	.word	0x7c9fffff
 80115d8:	3fe00000 	.word	0x3fe00000
 80115dc:	bff00000 	.word	0xbff00000
 80115e0:	7fefffff 	.word	0x7fefffff

080115e4 <_strtod_r>:
 80115e4:	4b01      	ldr	r3, [pc, #4]	; (80115ec <_strtod_r+0x8>)
 80115e6:	f7ff b9f7 	b.w	80109d8 <_strtod_l>
 80115ea:	bf00      	nop
 80115ec:	2000007c 	.word	0x2000007c

080115f0 <_strtol_l.constprop.0>:
 80115f0:	2b01      	cmp	r3, #1
 80115f2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115f6:	d001      	beq.n	80115fc <_strtol_l.constprop.0+0xc>
 80115f8:	2b24      	cmp	r3, #36	; 0x24
 80115fa:	d906      	bls.n	801160a <_strtol_l.constprop.0+0x1a>
 80115fc:	f7fe faee 	bl	800fbdc <__errno>
 8011600:	2316      	movs	r3, #22
 8011602:	6003      	str	r3, [r0, #0]
 8011604:	2000      	movs	r0, #0
 8011606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801160a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80116f0 <_strtol_l.constprop.0+0x100>
 801160e:	460d      	mov	r5, r1
 8011610:	462e      	mov	r6, r5
 8011612:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011616:	f814 700c 	ldrb.w	r7, [r4, ip]
 801161a:	f017 0708 	ands.w	r7, r7, #8
 801161e:	d1f7      	bne.n	8011610 <_strtol_l.constprop.0+0x20>
 8011620:	2c2d      	cmp	r4, #45	; 0x2d
 8011622:	d132      	bne.n	801168a <_strtol_l.constprop.0+0x9a>
 8011624:	782c      	ldrb	r4, [r5, #0]
 8011626:	2701      	movs	r7, #1
 8011628:	1cb5      	adds	r5, r6, #2
 801162a:	2b00      	cmp	r3, #0
 801162c:	d05b      	beq.n	80116e6 <_strtol_l.constprop.0+0xf6>
 801162e:	2b10      	cmp	r3, #16
 8011630:	d109      	bne.n	8011646 <_strtol_l.constprop.0+0x56>
 8011632:	2c30      	cmp	r4, #48	; 0x30
 8011634:	d107      	bne.n	8011646 <_strtol_l.constprop.0+0x56>
 8011636:	782c      	ldrb	r4, [r5, #0]
 8011638:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801163c:	2c58      	cmp	r4, #88	; 0x58
 801163e:	d14d      	bne.n	80116dc <_strtol_l.constprop.0+0xec>
 8011640:	786c      	ldrb	r4, [r5, #1]
 8011642:	2310      	movs	r3, #16
 8011644:	3502      	adds	r5, #2
 8011646:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 801164a:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 801164e:	f04f 0c00 	mov.w	ip, #0
 8011652:	fbb8 f9f3 	udiv	r9, r8, r3
 8011656:	4666      	mov	r6, ip
 8011658:	fb03 8a19 	mls	sl, r3, r9, r8
 801165c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8011660:	f1be 0f09 	cmp.w	lr, #9
 8011664:	d816      	bhi.n	8011694 <_strtol_l.constprop.0+0xa4>
 8011666:	4674      	mov	r4, lr
 8011668:	42a3      	cmp	r3, r4
 801166a:	dd24      	ble.n	80116b6 <_strtol_l.constprop.0+0xc6>
 801166c:	f1bc 0f00 	cmp.w	ip, #0
 8011670:	db1e      	blt.n	80116b0 <_strtol_l.constprop.0+0xc0>
 8011672:	45b1      	cmp	r9, r6
 8011674:	d31c      	bcc.n	80116b0 <_strtol_l.constprop.0+0xc0>
 8011676:	d101      	bne.n	801167c <_strtol_l.constprop.0+0x8c>
 8011678:	45a2      	cmp	sl, r4
 801167a:	db19      	blt.n	80116b0 <_strtol_l.constprop.0+0xc0>
 801167c:	fb06 4603 	mla	r6, r6, r3, r4
 8011680:	f04f 0c01 	mov.w	ip, #1
 8011684:	f815 4b01 	ldrb.w	r4, [r5], #1
 8011688:	e7e8      	b.n	801165c <_strtol_l.constprop.0+0x6c>
 801168a:	2c2b      	cmp	r4, #43	; 0x2b
 801168c:	bf04      	itt	eq
 801168e:	782c      	ldrbeq	r4, [r5, #0]
 8011690:	1cb5      	addeq	r5, r6, #2
 8011692:	e7ca      	b.n	801162a <_strtol_l.constprop.0+0x3a>
 8011694:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8011698:	f1be 0f19 	cmp.w	lr, #25
 801169c:	d801      	bhi.n	80116a2 <_strtol_l.constprop.0+0xb2>
 801169e:	3c37      	subs	r4, #55	; 0x37
 80116a0:	e7e2      	b.n	8011668 <_strtol_l.constprop.0+0x78>
 80116a2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80116a6:	f1be 0f19 	cmp.w	lr, #25
 80116aa:	d804      	bhi.n	80116b6 <_strtol_l.constprop.0+0xc6>
 80116ac:	3c57      	subs	r4, #87	; 0x57
 80116ae:	e7db      	b.n	8011668 <_strtol_l.constprop.0+0x78>
 80116b0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80116b4:	e7e6      	b.n	8011684 <_strtol_l.constprop.0+0x94>
 80116b6:	f1bc 0f00 	cmp.w	ip, #0
 80116ba:	da05      	bge.n	80116c8 <_strtol_l.constprop.0+0xd8>
 80116bc:	2322      	movs	r3, #34	; 0x22
 80116be:	6003      	str	r3, [r0, #0]
 80116c0:	4646      	mov	r6, r8
 80116c2:	b942      	cbnz	r2, 80116d6 <_strtol_l.constprop.0+0xe6>
 80116c4:	4630      	mov	r0, r6
 80116c6:	e79e      	b.n	8011606 <_strtol_l.constprop.0+0x16>
 80116c8:	b107      	cbz	r7, 80116cc <_strtol_l.constprop.0+0xdc>
 80116ca:	4276      	negs	r6, r6
 80116cc:	2a00      	cmp	r2, #0
 80116ce:	d0f9      	beq.n	80116c4 <_strtol_l.constprop.0+0xd4>
 80116d0:	f1bc 0f00 	cmp.w	ip, #0
 80116d4:	d000      	beq.n	80116d8 <_strtol_l.constprop.0+0xe8>
 80116d6:	1e69      	subs	r1, r5, #1
 80116d8:	6011      	str	r1, [r2, #0]
 80116da:	e7f3      	b.n	80116c4 <_strtol_l.constprop.0+0xd4>
 80116dc:	2430      	movs	r4, #48	; 0x30
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d1b1      	bne.n	8011646 <_strtol_l.constprop.0+0x56>
 80116e2:	2308      	movs	r3, #8
 80116e4:	e7af      	b.n	8011646 <_strtol_l.constprop.0+0x56>
 80116e6:	2c30      	cmp	r4, #48	; 0x30
 80116e8:	d0a5      	beq.n	8011636 <_strtol_l.constprop.0+0x46>
 80116ea:	230a      	movs	r3, #10
 80116ec:	e7ab      	b.n	8011646 <_strtol_l.constprop.0+0x56>
 80116ee:	bf00      	nop
 80116f0:	080151a9 	.word	0x080151a9

080116f4 <_strtol_r>:
 80116f4:	f7ff bf7c 	b.w	80115f0 <_strtol_l.constprop.0>

080116f8 <quorem>:
 80116f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116fc:	6903      	ldr	r3, [r0, #16]
 80116fe:	690c      	ldr	r4, [r1, #16]
 8011700:	42a3      	cmp	r3, r4
 8011702:	4607      	mov	r7, r0
 8011704:	f2c0 8081 	blt.w	801180a <quorem+0x112>
 8011708:	3c01      	subs	r4, #1
 801170a:	f101 0814 	add.w	r8, r1, #20
 801170e:	f100 0514 	add.w	r5, r0, #20
 8011712:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011716:	9301      	str	r3, [sp, #4]
 8011718:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801171c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011720:	3301      	adds	r3, #1
 8011722:	429a      	cmp	r2, r3
 8011724:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011728:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801172c:	fbb2 f6f3 	udiv	r6, r2, r3
 8011730:	d331      	bcc.n	8011796 <quorem+0x9e>
 8011732:	f04f 0e00 	mov.w	lr, #0
 8011736:	4640      	mov	r0, r8
 8011738:	46ac      	mov	ip, r5
 801173a:	46f2      	mov	sl, lr
 801173c:	f850 2b04 	ldr.w	r2, [r0], #4
 8011740:	b293      	uxth	r3, r2
 8011742:	fb06 e303 	mla	r3, r6, r3, lr
 8011746:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801174a:	b29b      	uxth	r3, r3
 801174c:	ebaa 0303 	sub.w	r3, sl, r3
 8011750:	f8dc a000 	ldr.w	sl, [ip]
 8011754:	0c12      	lsrs	r2, r2, #16
 8011756:	fa13 f38a 	uxtah	r3, r3, sl
 801175a:	fb06 e202 	mla	r2, r6, r2, lr
 801175e:	9300      	str	r3, [sp, #0]
 8011760:	9b00      	ldr	r3, [sp, #0]
 8011762:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011766:	b292      	uxth	r2, r2
 8011768:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 801176c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011770:	f8bd 3000 	ldrh.w	r3, [sp]
 8011774:	4581      	cmp	r9, r0
 8011776:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801177a:	f84c 3b04 	str.w	r3, [ip], #4
 801177e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8011782:	d2db      	bcs.n	801173c <quorem+0x44>
 8011784:	f855 300b 	ldr.w	r3, [r5, fp]
 8011788:	b92b      	cbnz	r3, 8011796 <quorem+0x9e>
 801178a:	9b01      	ldr	r3, [sp, #4]
 801178c:	3b04      	subs	r3, #4
 801178e:	429d      	cmp	r5, r3
 8011790:	461a      	mov	r2, r3
 8011792:	d32e      	bcc.n	80117f2 <quorem+0xfa>
 8011794:	613c      	str	r4, [r7, #16]
 8011796:	4638      	mov	r0, r7
 8011798:	f001 fc82 	bl	80130a0 <__mcmp>
 801179c:	2800      	cmp	r0, #0
 801179e:	db24      	blt.n	80117ea <quorem+0xf2>
 80117a0:	3601      	adds	r6, #1
 80117a2:	4628      	mov	r0, r5
 80117a4:	f04f 0c00 	mov.w	ip, #0
 80117a8:	f858 2b04 	ldr.w	r2, [r8], #4
 80117ac:	f8d0 e000 	ldr.w	lr, [r0]
 80117b0:	b293      	uxth	r3, r2
 80117b2:	ebac 0303 	sub.w	r3, ip, r3
 80117b6:	0c12      	lsrs	r2, r2, #16
 80117b8:	fa13 f38e 	uxtah	r3, r3, lr
 80117bc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80117c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80117c4:	b29b      	uxth	r3, r3
 80117c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80117ca:	45c1      	cmp	r9, r8
 80117cc:	f840 3b04 	str.w	r3, [r0], #4
 80117d0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80117d4:	d2e8      	bcs.n	80117a8 <quorem+0xb0>
 80117d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80117da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80117de:	b922      	cbnz	r2, 80117ea <quorem+0xf2>
 80117e0:	3b04      	subs	r3, #4
 80117e2:	429d      	cmp	r5, r3
 80117e4:	461a      	mov	r2, r3
 80117e6:	d30a      	bcc.n	80117fe <quorem+0x106>
 80117e8:	613c      	str	r4, [r7, #16]
 80117ea:	4630      	mov	r0, r6
 80117ec:	b003      	add	sp, #12
 80117ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117f2:	6812      	ldr	r2, [r2, #0]
 80117f4:	3b04      	subs	r3, #4
 80117f6:	2a00      	cmp	r2, #0
 80117f8:	d1cc      	bne.n	8011794 <quorem+0x9c>
 80117fa:	3c01      	subs	r4, #1
 80117fc:	e7c7      	b.n	801178e <quorem+0x96>
 80117fe:	6812      	ldr	r2, [r2, #0]
 8011800:	3b04      	subs	r3, #4
 8011802:	2a00      	cmp	r2, #0
 8011804:	d1f0      	bne.n	80117e8 <quorem+0xf0>
 8011806:	3c01      	subs	r4, #1
 8011808:	e7eb      	b.n	80117e2 <quorem+0xea>
 801180a:	2000      	movs	r0, #0
 801180c:	e7ee      	b.n	80117ec <quorem+0xf4>
	...

08011810 <_dtoa_r>:
 8011810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011814:	ed2d 8b04 	vpush	{d8-d9}
 8011818:	ec57 6b10 	vmov	r6, r7, d0
 801181c:	b093      	sub	sp, #76	; 0x4c
 801181e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011820:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8011824:	9106      	str	r1, [sp, #24]
 8011826:	ee10 aa10 	vmov	sl, s0
 801182a:	4604      	mov	r4, r0
 801182c:	9209      	str	r2, [sp, #36]	; 0x24
 801182e:	930c      	str	r3, [sp, #48]	; 0x30
 8011830:	46bb      	mov	fp, r7
 8011832:	b975      	cbnz	r5, 8011852 <_dtoa_r+0x42>
 8011834:	2010      	movs	r0, #16
 8011836:	f001 f94d 	bl	8012ad4 <malloc>
 801183a:	4602      	mov	r2, r0
 801183c:	6260      	str	r0, [r4, #36]	; 0x24
 801183e:	b920      	cbnz	r0, 801184a <_dtoa_r+0x3a>
 8011840:	4ba7      	ldr	r3, [pc, #668]	; (8011ae0 <_dtoa_r+0x2d0>)
 8011842:	21ea      	movs	r1, #234	; 0xea
 8011844:	48a7      	ldr	r0, [pc, #668]	; (8011ae4 <_dtoa_r+0x2d4>)
 8011846:	f002 f8ad 	bl	80139a4 <__assert_func>
 801184a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801184e:	6005      	str	r5, [r0, #0]
 8011850:	60c5      	str	r5, [r0, #12]
 8011852:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011854:	6819      	ldr	r1, [r3, #0]
 8011856:	b151      	cbz	r1, 801186e <_dtoa_r+0x5e>
 8011858:	685a      	ldr	r2, [r3, #4]
 801185a:	604a      	str	r2, [r1, #4]
 801185c:	2301      	movs	r3, #1
 801185e:	4093      	lsls	r3, r2
 8011860:	608b      	str	r3, [r1, #8]
 8011862:	4620      	mov	r0, r4
 8011864:	f001 f990 	bl	8012b88 <_Bfree>
 8011868:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801186a:	2200      	movs	r2, #0
 801186c:	601a      	str	r2, [r3, #0]
 801186e:	1e3b      	subs	r3, r7, #0
 8011870:	bfaa      	itet	ge
 8011872:	2300      	movge	r3, #0
 8011874:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8011878:	f8c8 3000 	strge.w	r3, [r8]
 801187c:	4b9a      	ldr	r3, [pc, #616]	; (8011ae8 <_dtoa_r+0x2d8>)
 801187e:	bfbc      	itt	lt
 8011880:	2201      	movlt	r2, #1
 8011882:	f8c8 2000 	strlt.w	r2, [r8]
 8011886:	ea33 030b 	bics.w	r3, r3, fp
 801188a:	d11b      	bne.n	80118c4 <_dtoa_r+0xb4>
 801188c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801188e:	f242 730f 	movw	r3, #9999	; 0x270f
 8011892:	6013      	str	r3, [r2, #0]
 8011894:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011898:	4333      	orrs	r3, r6
 801189a:	f000 8592 	beq.w	80123c2 <_dtoa_r+0xbb2>
 801189e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80118a0:	b963      	cbnz	r3, 80118bc <_dtoa_r+0xac>
 80118a2:	4b92      	ldr	r3, [pc, #584]	; (8011aec <_dtoa_r+0x2dc>)
 80118a4:	e022      	b.n	80118ec <_dtoa_r+0xdc>
 80118a6:	4b92      	ldr	r3, [pc, #584]	; (8011af0 <_dtoa_r+0x2e0>)
 80118a8:	9301      	str	r3, [sp, #4]
 80118aa:	3308      	adds	r3, #8
 80118ac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80118ae:	6013      	str	r3, [r2, #0]
 80118b0:	9801      	ldr	r0, [sp, #4]
 80118b2:	b013      	add	sp, #76	; 0x4c
 80118b4:	ecbd 8b04 	vpop	{d8-d9}
 80118b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118bc:	4b8b      	ldr	r3, [pc, #556]	; (8011aec <_dtoa_r+0x2dc>)
 80118be:	9301      	str	r3, [sp, #4]
 80118c0:	3303      	adds	r3, #3
 80118c2:	e7f3      	b.n	80118ac <_dtoa_r+0x9c>
 80118c4:	2200      	movs	r2, #0
 80118c6:	2300      	movs	r3, #0
 80118c8:	4650      	mov	r0, sl
 80118ca:	4659      	mov	r1, fp
 80118cc:	f7ef f8fc 	bl	8000ac8 <__aeabi_dcmpeq>
 80118d0:	ec4b ab19 	vmov	d9, sl, fp
 80118d4:	4680      	mov	r8, r0
 80118d6:	b158      	cbz	r0, 80118f0 <_dtoa_r+0xe0>
 80118d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80118da:	2301      	movs	r3, #1
 80118dc:	6013      	str	r3, [r2, #0]
 80118de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80118e0:	2b00      	cmp	r3, #0
 80118e2:	f000 856b 	beq.w	80123bc <_dtoa_r+0xbac>
 80118e6:	4883      	ldr	r0, [pc, #524]	; (8011af4 <_dtoa_r+0x2e4>)
 80118e8:	6018      	str	r0, [r3, #0]
 80118ea:	1e43      	subs	r3, r0, #1
 80118ec:	9301      	str	r3, [sp, #4]
 80118ee:	e7df      	b.n	80118b0 <_dtoa_r+0xa0>
 80118f0:	ec4b ab10 	vmov	d0, sl, fp
 80118f4:	aa10      	add	r2, sp, #64	; 0x40
 80118f6:	a911      	add	r1, sp, #68	; 0x44
 80118f8:	4620      	mov	r0, r4
 80118fa:	f001 fcf3 	bl	80132e4 <__d2b>
 80118fe:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8011902:	ee08 0a10 	vmov	s16, r0
 8011906:	2d00      	cmp	r5, #0
 8011908:	f000 8084 	beq.w	8011a14 <_dtoa_r+0x204>
 801190c:	ee19 3a90 	vmov	r3, s19
 8011910:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011914:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8011918:	4656      	mov	r6, sl
 801191a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801191e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8011922:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8011926:	4b74      	ldr	r3, [pc, #464]	; (8011af8 <_dtoa_r+0x2e8>)
 8011928:	2200      	movs	r2, #0
 801192a:	4630      	mov	r0, r6
 801192c:	4639      	mov	r1, r7
 801192e:	f7ee fcab 	bl	8000288 <__aeabi_dsub>
 8011932:	a365      	add	r3, pc, #404	; (adr r3, 8011ac8 <_dtoa_r+0x2b8>)
 8011934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011938:	f7ee fe5e 	bl	80005f8 <__aeabi_dmul>
 801193c:	a364      	add	r3, pc, #400	; (adr r3, 8011ad0 <_dtoa_r+0x2c0>)
 801193e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011942:	f7ee fca3 	bl	800028c <__adddf3>
 8011946:	4606      	mov	r6, r0
 8011948:	4628      	mov	r0, r5
 801194a:	460f      	mov	r7, r1
 801194c:	f7ee fdea 	bl	8000524 <__aeabi_i2d>
 8011950:	a361      	add	r3, pc, #388	; (adr r3, 8011ad8 <_dtoa_r+0x2c8>)
 8011952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011956:	f7ee fe4f 	bl	80005f8 <__aeabi_dmul>
 801195a:	4602      	mov	r2, r0
 801195c:	460b      	mov	r3, r1
 801195e:	4630      	mov	r0, r6
 8011960:	4639      	mov	r1, r7
 8011962:	f7ee fc93 	bl	800028c <__adddf3>
 8011966:	4606      	mov	r6, r0
 8011968:	460f      	mov	r7, r1
 801196a:	f7ef f8f5 	bl	8000b58 <__aeabi_d2iz>
 801196e:	2200      	movs	r2, #0
 8011970:	9000      	str	r0, [sp, #0]
 8011972:	2300      	movs	r3, #0
 8011974:	4630      	mov	r0, r6
 8011976:	4639      	mov	r1, r7
 8011978:	f7ef f8b0 	bl	8000adc <__aeabi_dcmplt>
 801197c:	b150      	cbz	r0, 8011994 <_dtoa_r+0x184>
 801197e:	9800      	ldr	r0, [sp, #0]
 8011980:	f7ee fdd0 	bl	8000524 <__aeabi_i2d>
 8011984:	4632      	mov	r2, r6
 8011986:	463b      	mov	r3, r7
 8011988:	f7ef f89e 	bl	8000ac8 <__aeabi_dcmpeq>
 801198c:	b910      	cbnz	r0, 8011994 <_dtoa_r+0x184>
 801198e:	9b00      	ldr	r3, [sp, #0]
 8011990:	3b01      	subs	r3, #1
 8011992:	9300      	str	r3, [sp, #0]
 8011994:	9b00      	ldr	r3, [sp, #0]
 8011996:	2b16      	cmp	r3, #22
 8011998:	d85a      	bhi.n	8011a50 <_dtoa_r+0x240>
 801199a:	9a00      	ldr	r2, [sp, #0]
 801199c:	4b57      	ldr	r3, [pc, #348]	; (8011afc <_dtoa_r+0x2ec>)
 801199e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80119a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119a6:	ec51 0b19 	vmov	r0, r1, d9
 80119aa:	f7ef f897 	bl	8000adc <__aeabi_dcmplt>
 80119ae:	2800      	cmp	r0, #0
 80119b0:	d050      	beq.n	8011a54 <_dtoa_r+0x244>
 80119b2:	9b00      	ldr	r3, [sp, #0]
 80119b4:	3b01      	subs	r3, #1
 80119b6:	9300      	str	r3, [sp, #0]
 80119b8:	2300      	movs	r3, #0
 80119ba:	930b      	str	r3, [sp, #44]	; 0x2c
 80119bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80119be:	1b5d      	subs	r5, r3, r5
 80119c0:	1e6b      	subs	r3, r5, #1
 80119c2:	9305      	str	r3, [sp, #20]
 80119c4:	bf45      	ittet	mi
 80119c6:	f1c5 0301 	rsbmi	r3, r5, #1
 80119ca:	9304      	strmi	r3, [sp, #16]
 80119cc:	2300      	movpl	r3, #0
 80119ce:	2300      	movmi	r3, #0
 80119d0:	bf4c      	ite	mi
 80119d2:	9305      	strmi	r3, [sp, #20]
 80119d4:	9304      	strpl	r3, [sp, #16]
 80119d6:	9b00      	ldr	r3, [sp, #0]
 80119d8:	2b00      	cmp	r3, #0
 80119da:	db3d      	blt.n	8011a58 <_dtoa_r+0x248>
 80119dc:	9b05      	ldr	r3, [sp, #20]
 80119de:	9a00      	ldr	r2, [sp, #0]
 80119e0:	920a      	str	r2, [sp, #40]	; 0x28
 80119e2:	4413      	add	r3, r2
 80119e4:	9305      	str	r3, [sp, #20]
 80119e6:	2300      	movs	r3, #0
 80119e8:	9307      	str	r3, [sp, #28]
 80119ea:	9b06      	ldr	r3, [sp, #24]
 80119ec:	2b09      	cmp	r3, #9
 80119ee:	f200 8089 	bhi.w	8011b04 <_dtoa_r+0x2f4>
 80119f2:	2b05      	cmp	r3, #5
 80119f4:	bfc4      	itt	gt
 80119f6:	3b04      	subgt	r3, #4
 80119f8:	9306      	strgt	r3, [sp, #24]
 80119fa:	9b06      	ldr	r3, [sp, #24]
 80119fc:	f1a3 0302 	sub.w	r3, r3, #2
 8011a00:	bfcc      	ite	gt
 8011a02:	2500      	movgt	r5, #0
 8011a04:	2501      	movle	r5, #1
 8011a06:	2b03      	cmp	r3, #3
 8011a08:	f200 8087 	bhi.w	8011b1a <_dtoa_r+0x30a>
 8011a0c:	e8df f003 	tbb	[pc, r3]
 8011a10:	59383a2d 	.word	0x59383a2d
 8011a14:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8011a18:	441d      	add	r5, r3
 8011a1a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8011a1e:	2b20      	cmp	r3, #32
 8011a20:	bfc1      	itttt	gt
 8011a22:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8011a26:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8011a2a:	fa0b f303 	lslgt.w	r3, fp, r3
 8011a2e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8011a32:	bfda      	itte	le
 8011a34:	f1c3 0320 	rsble	r3, r3, #32
 8011a38:	fa06 f003 	lslle.w	r0, r6, r3
 8011a3c:	4318      	orrgt	r0, r3
 8011a3e:	f7ee fd61 	bl	8000504 <__aeabi_ui2d>
 8011a42:	2301      	movs	r3, #1
 8011a44:	4606      	mov	r6, r0
 8011a46:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8011a4a:	3d01      	subs	r5, #1
 8011a4c:	930e      	str	r3, [sp, #56]	; 0x38
 8011a4e:	e76a      	b.n	8011926 <_dtoa_r+0x116>
 8011a50:	2301      	movs	r3, #1
 8011a52:	e7b2      	b.n	80119ba <_dtoa_r+0x1aa>
 8011a54:	900b      	str	r0, [sp, #44]	; 0x2c
 8011a56:	e7b1      	b.n	80119bc <_dtoa_r+0x1ac>
 8011a58:	9b04      	ldr	r3, [sp, #16]
 8011a5a:	9a00      	ldr	r2, [sp, #0]
 8011a5c:	1a9b      	subs	r3, r3, r2
 8011a5e:	9304      	str	r3, [sp, #16]
 8011a60:	4253      	negs	r3, r2
 8011a62:	9307      	str	r3, [sp, #28]
 8011a64:	2300      	movs	r3, #0
 8011a66:	930a      	str	r3, [sp, #40]	; 0x28
 8011a68:	e7bf      	b.n	80119ea <_dtoa_r+0x1da>
 8011a6a:	2300      	movs	r3, #0
 8011a6c:	9308      	str	r3, [sp, #32]
 8011a6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a70:	2b00      	cmp	r3, #0
 8011a72:	dc55      	bgt.n	8011b20 <_dtoa_r+0x310>
 8011a74:	2301      	movs	r3, #1
 8011a76:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011a7a:	461a      	mov	r2, r3
 8011a7c:	9209      	str	r2, [sp, #36]	; 0x24
 8011a7e:	e00c      	b.n	8011a9a <_dtoa_r+0x28a>
 8011a80:	2301      	movs	r3, #1
 8011a82:	e7f3      	b.n	8011a6c <_dtoa_r+0x25c>
 8011a84:	2300      	movs	r3, #0
 8011a86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011a88:	9308      	str	r3, [sp, #32]
 8011a8a:	9b00      	ldr	r3, [sp, #0]
 8011a8c:	4413      	add	r3, r2
 8011a8e:	9302      	str	r3, [sp, #8]
 8011a90:	3301      	adds	r3, #1
 8011a92:	2b01      	cmp	r3, #1
 8011a94:	9303      	str	r3, [sp, #12]
 8011a96:	bfb8      	it	lt
 8011a98:	2301      	movlt	r3, #1
 8011a9a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8011a9c:	2200      	movs	r2, #0
 8011a9e:	6042      	str	r2, [r0, #4]
 8011aa0:	2204      	movs	r2, #4
 8011aa2:	f102 0614 	add.w	r6, r2, #20
 8011aa6:	429e      	cmp	r6, r3
 8011aa8:	6841      	ldr	r1, [r0, #4]
 8011aaa:	d93d      	bls.n	8011b28 <_dtoa_r+0x318>
 8011aac:	4620      	mov	r0, r4
 8011aae:	f001 f82b 	bl	8012b08 <_Balloc>
 8011ab2:	9001      	str	r0, [sp, #4]
 8011ab4:	2800      	cmp	r0, #0
 8011ab6:	d13b      	bne.n	8011b30 <_dtoa_r+0x320>
 8011ab8:	4b11      	ldr	r3, [pc, #68]	; (8011b00 <_dtoa_r+0x2f0>)
 8011aba:	4602      	mov	r2, r0
 8011abc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8011ac0:	e6c0      	b.n	8011844 <_dtoa_r+0x34>
 8011ac2:	2301      	movs	r3, #1
 8011ac4:	e7df      	b.n	8011a86 <_dtoa_r+0x276>
 8011ac6:	bf00      	nop
 8011ac8:	636f4361 	.word	0x636f4361
 8011acc:	3fd287a7 	.word	0x3fd287a7
 8011ad0:	8b60c8b3 	.word	0x8b60c8b3
 8011ad4:	3fc68a28 	.word	0x3fc68a28
 8011ad8:	509f79fb 	.word	0x509f79fb
 8011adc:	3fd34413 	.word	0x3fd34413
 8011ae0:	080152b6 	.word	0x080152b6
 8011ae4:	080152cd 	.word	0x080152cd
 8011ae8:	7ff00000 	.word	0x7ff00000
 8011aec:	080152b2 	.word	0x080152b2
 8011af0:	080152a9 	.word	0x080152a9
 8011af4:	0801512d 	.word	0x0801512d
 8011af8:	3ff80000 	.word	0x3ff80000
 8011afc:	08015438 	.word	0x08015438
 8011b00:	08015328 	.word	0x08015328
 8011b04:	2501      	movs	r5, #1
 8011b06:	2300      	movs	r3, #0
 8011b08:	9306      	str	r3, [sp, #24]
 8011b0a:	9508      	str	r5, [sp, #32]
 8011b0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011b10:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011b14:	2200      	movs	r2, #0
 8011b16:	2312      	movs	r3, #18
 8011b18:	e7b0      	b.n	8011a7c <_dtoa_r+0x26c>
 8011b1a:	2301      	movs	r3, #1
 8011b1c:	9308      	str	r3, [sp, #32]
 8011b1e:	e7f5      	b.n	8011b0c <_dtoa_r+0x2fc>
 8011b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b22:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011b26:	e7b8      	b.n	8011a9a <_dtoa_r+0x28a>
 8011b28:	3101      	adds	r1, #1
 8011b2a:	6041      	str	r1, [r0, #4]
 8011b2c:	0052      	lsls	r2, r2, #1
 8011b2e:	e7b8      	b.n	8011aa2 <_dtoa_r+0x292>
 8011b30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011b32:	9a01      	ldr	r2, [sp, #4]
 8011b34:	601a      	str	r2, [r3, #0]
 8011b36:	9b03      	ldr	r3, [sp, #12]
 8011b38:	2b0e      	cmp	r3, #14
 8011b3a:	f200 809d 	bhi.w	8011c78 <_dtoa_r+0x468>
 8011b3e:	2d00      	cmp	r5, #0
 8011b40:	f000 809a 	beq.w	8011c78 <_dtoa_r+0x468>
 8011b44:	9b00      	ldr	r3, [sp, #0]
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	dd32      	ble.n	8011bb0 <_dtoa_r+0x3a0>
 8011b4a:	4ab7      	ldr	r2, [pc, #732]	; (8011e28 <_dtoa_r+0x618>)
 8011b4c:	f003 030f 	and.w	r3, r3, #15
 8011b50:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011b54:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011b58:	9b00      	ldr	r3, [sp, #0]
 8011b5a:	05d8      	lsls	r0, r3, #23
 8011b5c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8011b60:	d516      	bpl.n	8011b90 <_dtoa_r+0x380>
 8011b62:	4bb2      	ldr	r3, [pc, #712]	; (8011e2c <_dtoa_r+0x61c>)
 8011b64:	ec51 0b19 	vmov	r0, r1, d9
 8011b68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011b6c:	f7ee fe6e 	bl	800084c <__aeabi_ddiv>
 8011b70:	f007 070f 	and.w	r7, r7, #15
 8011b74:	4682      	mov	sl, r0
 8011b76:	468b      	mov	fp, r1
 8011b78:	2503      	movs	r5, #3
 8011b7a:	4eac      	ldr	r6, [pc, #688]	; (8011e2c <_dtoa_r+0x61c>)
 8011b7c:	b957      	cbnz	r7, 8011b94 <_dtoa_r+0x384>
 8011b7e:	4642      	mov	r2, r8
 8011b80:	464b      	mov	r3, r9
 8011b82:	4650      	mov	r0, sl
 8011b84:	4659      	mov	r1, fp
 8011b86:	f7ee fe61 	bl	800084c <__aeabi_ddiv>
 8011b8a:	4682      	mov	sl, r0
 8011b8c:	468b      	mov	fp, r1
 8011b8e:	e028      	b.n	8011be2 <_dtoa_r+0x3d2>
 8011b90:	2502      	movs	r5, #2
 8011b92:	e7f2      	b.n	8011b7a <_dtoa_r+0x36a>
 8011b94:	07f9      	lsls	r1, r7, #31
 8011b96:	d508      	bpl.n	8011baa <_dtoa_r+0x39a>
 8011b98:	4640      	mov	r0, r8
 8011b9a:	4649      	mov	r1, r9
 8011b9c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011ba0:	f7ee fd2a 	bl	80005f8 <__aeabi_dmul>
 8011ba4:	3501      	adds	r5, #1
 8011ba6:	4680      	mov	r8, r0
 8011ba8:	4689      	mov	r9, r1
 8011baa:	107f      	asrs	r7, r7, #1
 8011bac:	3608      	adds	r6, #8
 8011bae:	e7e5      	b.n	8011b7c <_dtoa_r+0x36c>
 8011bb0:	f000 809b 	beq.w	8011cea <_dtoa_r+0x4da>
 8011bb4:	9b00      	ldr	r3, [sp, #0]
 8011bb6:	4f9d      	ldr	r7, [pc, #628]	; (8011e2c <_dtoa_r+0x61c>)
 8011bb8:	425e      	negs	r6, r3
 8011bba:	4b9b      	ldr	r3, [pc, #620]	; (8011e28 <_dtoa_r+0x618>)
 8011bbc:	f006 020f 	and.w	r2, r6, #15
 8011bc0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bc8:	ec51 0b19 	vmov	r0, r1, d9
 8011bcc:	f7ee fd14 	bl	80005f8 <__aeabi_dmul>
 8011bd0:	1136      	asrs	r6, r6, #4
 8011bd2:	4682      	mov	sl, r0
 8011bd4:	468b      	mov	fp, r1
 8011bd6:	2300      	movs	r3, #0
 8011bd8:	2502      	movs	r5, #2
 8011bda:	2e00      	cmp	r6, #0
 8011bdc:	d17a      	bne.n	8011cd4 <_dtoa_r+0x4c4>
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	d1d3      	bne.n	8011b8a <_dtoa_r+0x37a>
 8011be2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	f000 8082 	beq.w	8011cee <_dtoa_r+0x4de>
 8011bea:	4b91      	ldr	r3, [pc, #580]	; (8011e30 <_dtoa_r+0x620>)
 8011bec:	2200      	movs	r2, #0
 8011bee:	4650      	mov	r0, sl
 8011bf0:	4659      	mov	r1, fp
 8011bf2:	f7ee ff73 	bl	8000adc <__aeabi_dcmplt>
 8011bf6:	2800      	cmp	r0, #0
 8011bf8:	d079      	beq.n	8011cee <_dtoa_r+0x4de>
 8011bfa:	9b03      	ldr	r3, [sp, #12]
 8011bfc:	2b00      	cmp	r3, #0
 8011bfe:	d076      	beq.n	8011cee <_dtoa_r+0x4de>
 8011c00:	9b02      	ldr	r3, [sp, #8]
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	dd36      	ble.n	8011c74 <_dtoa_r+0x464>
 8011c06:	9b00      	ldr	r3, [sp, #0]
 8011c08:	4650      	mov	r0, sl
 8011c0a:	4659      	mov	r1, fp
 8011c0c:	1e5f      	subs	r7, r3, #1
 8011c0e:	2200      	movs	r2, #0
 8011c10:	4b88      	ldr	r3, [pc, #544]	; (8011e34 <_dtoa_r+0x624>)
 8011c12:	f7ee fcf1 	bl	80005f8 <__aeabi_dmul>
 8011c16:	9e02      	ldr	r6, [sp, #8]
 8011c18:	4682      	mov	sl, r0
 8011c1a:	468b      	mov	fp, r1
 8011c1c:	3501      	adds	r5, #1
 8011c1e:	4628      	mov	r0, r5
 8011c20:	f7ee fc80 	bl	8000524 <__aeabi_i2d>
 8011c24:	4652      	mov	r2, sl
 8011c26:	465b      	mov	r3, fp
 8011c28:	f7ee fce6 	bl	80005f8 <__aeabi_dmul>
 8011c2c:	4b82      	ldr	r3, [pc, #520]	; (8011e38 <_dtoa_r+0x628>)
 8011c2e:	2200      	movs	r2, #0
 8011c30:	f7ee fb2c 	bl	800028c <__adddf3>
 8011c34:	46d0      	mov	r8, sl
 8011c36:	46d9      	mov	r9, fp
 8011c38:	4682      	mov	sl, r0
 8011c3a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8011c3e:	2e00      	cmp	r6, #0
 8011c40:	d158      	bne.n	8011cf4 <_dtoa_r+0x4e4>
 8011c42:	4b7e      	ldr	r3, [pc, #504]	; (8011e3c <_dtoa_r+0x62c>)
 8011c44:	2200      	movs	r2, #0
 8011c46:	4640      	mov	r0, r8
 8011c48:	4649      	mov	r1, r9
 8011c4a:	f7ee fb1d 	bl	8000288 <__aeabi_dsub>
 8011c4e:	4652      	mov	r2, sl
 8011c50:	465b      	mov	r3, fp
 8011c52:	4680      	mov	r8, r0
 8011c54:	4689      	mov	r9, r1
 8011c56:	f7ee ff5f 	bl	8000b18 <__aeabi_dcmpgt>
 8011c5a:	2800      	cmp	r0, #0
 8011c5c:	f040 8295 	bne.w	801218a <_dtoa_r+0x97a>
 8011c60:	4652      	mov	r2, sl
 8011c62:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8011c66:	4640      	mov	r0, r8
 8011c68:	4649      	mov	r1, r9
 8011c6a:	f7ee ff37 	bl	8000adc <__aeabi_dcmplt>
 8011c6e:	2800      	cmp	r0, #0
 8011c70:	f040 8289 	bne.w	8012186 <_dtoa_r+0x976>
 8011c74:	ec5b ab19 	vmov	sl, fp, d9
 8011c78:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	f2c0 8148 	blt.w	8011f10 <_dtoa_r+0x700>
 8011c80:	9a00      	ldr	r2, [sp, #0]
 8011c82:	2a0e      	cmp	r2, #14
 8011c84:	f300 8144 	bgt.w	8011f10 <_dtoa_r+0x700>
 8011c88:	4b67      	ldr	r3, [pc, #412]	; (8011e28 <_dtoa_r+0x618>)
 8011c8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011c8e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011c92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c94:	2b00      	cmp	r3, #0
 8011c96:	f280 80d5 	bge.w	8011e44 <_dtoa_r+0x634>
 8011c9a:	9b03      	ldr	r3, [sp, #12]
 8011c9c:	2b00      	cmp	r3, #0
 8011c9e:	f300 80d1 	bgt.w	8011e44 <_dtoa_r+0x634>
 8011ca2:	f040 826f 	bne.w	8012184 <_dtoa_r+0x974>
 8011ca6:	4b65      	ldr	r3, [pc, #404]	; (8011e3c <_dtoa_r+0x62c>)
 8011ca8:	2200      	movs	r2, #0
 8011caa:	4640      	mov	r0, r8
 8011cac:	4649      	mov	r1, r9
 8011cae:	f7ee fca3 	bl	80005f8 <__aeabi_dmul>
 8011cb2:	4652      	mov	r2, sl
 8011cb4:	465b      	mov	r3, fp
 8011cb6:	f7ee ff25 	bl	8000b04 <__aeabi_dcmpge>
 8011cba:	9e03      	ldr	r6, [sp, #12]
 8011cbc:	4637      	mov	r7, r6
 8011cbe:	2800      	cmp	r0, #0
 8011cc0:	f040 8245 	bne.w	801214e <_dtoa_r+0x93e>
 8011cc4:	9d01      	ldr	r5, [sp, #4]
 8011cc6:	2331      	movs	r3, #49	; 0x31
 8011cc8:	f805 3b01 	strb.w	r3, [r5], #1
 8011ccc:	9b00      	ldr	r3, [sp, #0]
 8011cce:	3301      	adds	r3, #1
 8011cd0:	9300      	str	r3, [sp, #0]
 8011cd2:	e240      	b.n	8012156 <_dtoa_r+0x946>
 8011cd4:	07f2      	lsls	r2, r6, #31
 8011cd6:	d505      	bpl.n	8011ce4 <_dtoa_r+0x4d4>
 8011cd8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011cdc:	f7ee fc8c 	bl	80005f8 <__aeabi_dmul>
 8011ce0:	3501      	adds	r5, #1
 8011ce2:	2301      	movs	r3, #1
 8011ce4:	1076      	asrs	r6, r6, #1
 8011ce6:	3708      	adds	r7, #8
 8011ce8:	e777      	b.n	8011bda <_dtoa_r+0x3ca>
 8011cea:	2502      	movs	r5, #2
 8011cec:	e779      	b.n	8011be2 <_dtoa_r+0x3d2>
 8011cee:	9f00      	ldr	r7, [sp, #0]
 8011cf0:	9e03      	ldr	r6, [sp, #12]
 8011cf2:	e794      	b.n	8011c1e <_dtoa_r+0x40e>
 8011cf4:	9901      	ldr	r1, [sp, #4]
 8011cf6:	4b4c      	ldr	r3, [pc, #304]	; (8011e28 <_dtoa_r+0x618>)
 8011cf8:	4431      	add	r1, r6
 8011cfa:	910d      	str	r1, [sp, #52]	; 0x34
 8011cfc:	9908      	ldr	r1, [sp, #32]
 8011cfe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011d02:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011d06:	2900      	cmp	r1, #0
 8011d08:	d043      	beq.n	8011d92 <_dtoa_r+0x582>
 8011d0a:	494d      	ldr	r1, [pc, #308]	; (8011e40 <_dtoa_r+0x630>)
 8011d0c:	2000      	movs	r0, #0
 8011d0e:	f7ee fd9d 	bl	800084c <__aeabi_ddiv>
 8011d12:	4652      	mov	r2, sl
 8011d14:	465b      	mov	r3, fp
 8011d16:	f7ee fab7 	bl	8000288 <__aeabi_dsub>
 8011d1a:	9d01      	ldr	r5, [sp, #4]
 8011d1c:	4682      	mov	sl, r0
 8011d1e:	468b      	mov	fp, r1
 8011d20:	4649      	mov	r1, r9
 8011d22:	4640      	mov	r0, r8
 8011d24:	f7ee ff18 	bl	8000b58 <__aeabi_d2iz>
 8011d28:	4606      	mov	r6, r0
 8011d2a:	f7ee fbfb 	bl	8000524 <__aeabi_i2d>
 8011d2e:	4602      	mov	r2, r0
 8011d30:	460b      	mov	r3, r1
 8011d32:	4640      	mov	r0, r8
 8011d34:	4649      	mov	r1, r9
 8011d36:	f7ee faa7 	bl	8000288 <__aeabi_dsub>
 8011d3a:	3630      	adds	r6, #48	; 0x30
 8011d3c:	f805 6b01 	strb.w	r6, [r5], #1
 8011d40:	4652      	mov	r2, sl
 8011d42:	465b      	mov	r3, fp
 8011d44:	4680      	mov	r8, r0
 8011d46:	4689      	mov	r9, r1
 8011d48:	f7ee fec8 	bl	8000adc <__aeabi_dcmplt>
 8011d4c:	2800      	cmp	r0, #0
 8011d4e:	d163      	bne.n	8011e18 <_dtoa_r+0x608>
 8011d50:	4642      	mov	r2, r8
 8011d52:	464b      	mov	r3, r9
 8011d54:	4936      	ldr	r1, [pc, #216]	; (8011e30 <_dtoa_r+0x620>)
 8011d56:	2000      	movs	r0, #0
 8011d58:	f7ee fa96 	bl	8000288 <__aeabi_dsub>
 8011d5c:	4652      	mov	r2, sl
 8011d5e:	465b      	mov	r3, fp
 8011d60:	f7ee febc 	bl	8000adc <__aeabi_dcmplt>
 8011d64:	2800      	cmp	r0, #0
 8011d66:	f040 80b5 	bne.w	8011ed4 <_dtoa_r+0x6c4>
 8011d6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011d6c:	429d      	cmp	r5, r3
 8011d6e:	d081      	beq.n	8011c74 <_dtoa_r+0x464>
 8011d70:	4b30      	ldr	r3, [pc, #192]	; (8011e34 <_dtoa_r+0x624>)
 8011d72:	2200      	movs	r2, #0
 8011d74:	4650      	mov	r0, sl
 8011d76:	4659      	mov	r1, fp
 8011d78:	f7ee fc3e 	bl	80005f8 <__aeabi_dmul>
 8011d7c:	4b2d      	ldr	r3, [pc, #180]	; (8011e34 <_dtoa_r+0x624>)
 8011d7e:	4682      	mov	sl, r0
 8011d80:	468b      	mov	fp, r1
 8011d82:	4640      	mov	r0, r8
 8011d84:	4649      	mov	r1, r9
 8011d86:	2200      	movs	r2, #0
 8011d88:	f7ee fc36 	bl	80005f8 <__aeabi_dmul>
 8011d8c:	4680      	mov	r8, r0
 8011d8e:	4689      	mov	r9, r1
 8011d90:	e7c6      	b.n	8011d20 <_dtoa_r+0x510>
 8011d92:	4650      	mov	r0, sl
 8011d94:	4659      	mov	r1, fp
 8011d96:	f7ee fc2f 	bl	80005f8 <__aeabi_dmul>
 8011d9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011d9c:	9d01      	ldr	r5, [sp, #4]
 8011d9e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011da0:	4682      	mov	sl, r0
 8011da2:	468b      	mov	fp, r1
 8011da4:	4649      	mov	r1, r9
 8011da6:	4640      	mov	r0, r8
 8011da8:	f7ee fed6 	bl	8000b58 <__aeabi_d2iz>
 8011dac:	4606      	mov	r6, r0
 8011dae:	f7ee fbb9 	bl	8000524 <__aeabi_i2d>
 8011db2:	3630      	adds	r6, #48	; 0x30
 8011db4:	4602      	mov	r2, r0
 8011db6:	460b      	mov	r3, r1
 8011db8:	4640      	mov	r0, r8
 8011dba:	4649      	mov	r1, r9
 8011dbc:	f7ee fa64 	bl	8000288 <__aeabi_dsub>
 8011dc0:	f805 6b01 	strb.w	r6, [r5], #1
 8011dc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011dc6:	429d      	cmp	r5, r3
 8011dc8:	4680      	mov	r8, r0
 8011dca:	4689      	mov	r9, r1
 8011dcc:	f04f 0200 	mov.w	r2, #0
 8011dd0:	d124      	bne.n	8011e1c <_dtoa_r+0x60c>
 8011dd2:	4b1b      	ldr	r3, [pc, #108]	; (8011e40 <_dtoa_r+0x630>)
 8011dd4:	4650      	mov	r0, sl
 8011dd6:	4659      	mov	r1, fp
 8011dd8:	f7ee fa58 	bl	800028c <__adddf3>
 8011ddc:	4602      	mov	r2, r0
 8011dde:	460b      	mov	r3, r1
 8011de0:	4640      	mov	r0, r8
 8011de2:	4649      	mov	r1, r9
 8011de4:	f7ee fe98 	bl	8000b18 <__aeabi_dcmpgt>
 8011de8:	2800      	cmp	r0, #0
 8011dea:	d173      	bne.n	8011ed4 <_dtoa_r+0x6c4>
 8011dec:	4652      	mov	r2, sl
 8011dee:	465b      	mov	r3, fp
 8011df0:	4913      	ldr	r1, [pc, #76]	; (8011e40 <_dtoa_r+0x630>)
 8011df2:	2000      	movs	r0, #0
 8011df4:	f7ee fa48 	bl	8000288 <__aeabi_dsub>
 8011df8:	4602      	mov	r2, r0
 8011dfa:	460b      	mov	r3, r1
 8011dfc:	4640      	mov	r0, r8
 8011dfe:	4649      	mov	r1, r9
 8011e00:	f7ee fe6c 	bl	8000adc <__aeabi_dcmplt>
 8011e04:	2800      	cmp	r0, #0
 8011e06:	f43f af35 	beq.w	8011c74 <_dtoa_r+0x464>
 8011e0a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8011e0c:	1e6b      	subs	r3, r5, #1
 8011e0e:	930f      	str	r3, [sp, #60]	; 0x3c
 8011e10:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011e14:	2b30      	cmp	r3, #48	; 0x30
 8011e16:	d0f8      	beq.n	8011e0a <_dtoa_r+0x5fa>
 8011e18:	9700      	str	r7, [sp, #0]
 8011e1a:	e049      	b.n	8011eb0 <_dtoa_r+0x6a0>
 8011e1c:	4b05      	ldr	r3, [pc, #20]	; (8011e34 <_dtoa_r+0x624>)
 8011e1e:	f7ee fbeb 	bl	80005f8 <__aeabi_dmul>
 8011e22:	4680      	mov	r8, r0
 8011e24:	4689      	mov	r9, r1
 8011e26:	e7bd      	b.n	8011da4 <_dtoa_r+0x594>
 8011e28:	08015438 	.word	0x08015438
 8011e2c:	08015410 	.word	0x08015410
 8011e30:	3ff00000 	.word	0x3ff00000
 8011e34:	40240000 	.word	0x40240000
 8011e38:	401c0000 	.word	0x401c0000
 8011e3c:	40140000 	.word	0x40140000
 8011e40:	3fe00000 	.word	0x3fe00000
 8011e44:	9d01      	ldr	r5, [sp, #4]
 8011e46:	4656      	mov	r6, sl
 8011e48:	465f      	mov	r7, fp
 8011e4a:	4642      	mov	r2, r8
 8011e4c:	464b      	mov	r3, r9
 8011e4e:	4630      	mov	r0, r6
 8011e50:	4639      	mov	r1, r7
 8011e52:	f7ee fcfb 	bl	800084c <__aeabi_ddiv>
 8011e56:	f7ee fe7f 	bl	8000b58 <__aeabi_d2iz>
 8011e5a:	4682      	mov	sl, r0
 8011e5c:	f7ee fb62 	bl	8000524 <__aeabi_i2d>
 8011e60:	4642      	mov	r2, r8
 8011e62:	464b      	mov	r3, r9
 8011e64:	f7ee fbc8 	bl	80005f8 <__aeabi_dmul>
 8011e68:	4602      	mov	r2, r0
 8011e6a:	460b      	mov	r3, r1
 8011e6c:	4630      	mov	r0, r6
 8011e6e:	4639      	mov	r1, r7
 8011e70:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8011e74:	f7ee fa08 	bl	8000288 <__aeabi_dsub>
 8011e78:	f805 6b01 	strb.w	r6, [r5], #1
 8011e7c:	9e01      	ldr	r6, [sp, #4]
 8011e7e:	9f03      	ldr	r7, [sp, #12]
 8011e80:	1bae      	subs	r6, r5, r6
 8011e82:	42b7      	cmp	r7, r6
 8011e84:	4602      	mov	r2, r0
 8011e86:	460b      	mov	r3, r1
 8011e88:	d135      	bne.n	8011ef6 <_dtoa_r+0x6e6>
 8011e8a:	f7ee f9ff 	bl	800028c <__adddf3>
 8011e8e:	4642      	mov	r2, r8
 8011e90:	464b      	mov	r3, r9
 8011e92:	4606      	mov	r6, r0
 8011e94:	460f      	mov	r7, r1
 8011e96:	f7ee fe3f 	bl	8000b18 <__aeabi_dcmpgt>
 8011e9a:	b9d0      	cbnz	r0, 8011ed2 <_dtoa_r+0x6c2>
 8011e9c:	4642      	mov	r2, r8
 8011e9e:	464b      	mov	r3, r9
 8011ea0:	4630      	mov	r0, r6
 8011ea2:	4639      	mov	r1, r7
 8011ea4:	f7ee fe10 	bl	8000ac8 <__aeabi_dcmpeq>
 8011ea8:	b110      	cbz	r0, 8011eb0 <_dtoa_r+0x6a0>
 8011eaa:	f01a 0f01 	tst.w	sl, #1
 8011eae:	d110      	bne.n	8011ed2 <_dtoa_r+0x6c2>
 8011eb0:	4620      	mov	r0, r4
 8011eb2:	ee18 1a10 	vmov	r1, s16
 8011eb6:	f000 fe67 	bl	8012b88 <_Bfree>
 8011eba:	2300      	movs	r3, #0
 8011ebc:	9800      	ldr	r0, [sp, #0]
 8011ebe:	702b      	strb	r3, [r5, #0]
 8011ec0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011ec2:	3001      	adds	r0, #1
 8011ec4:	6018      	str	r0, [r3, #0]
 8011ec6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011ec8:	2b00      	cmp	r3, #0
 8011eca:	f43f acf1 	beq.w	80118b0 <_dtoa_r+0xa0>
 8011ece:	601d      	str	r5, [r3, #0]
 8011ed0:	e4ee      	b.n	80118b0 <_dtoa_r+0xa0>
 8011ed2:	9f00      	ldr	r7, [sp, #0]
 8011ed4:	462b      	mov	r3, r5
 8011ed6:	461d      	mov	r5, r3
 8011ed8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011edc:	2a39      	cmp	r2, #57	; 0x39
 8011ede:	d106      	bne.n	8011eee <_dtoa_r+0x6de>
 8011ee0:	9a01      	ldr	r2, [sp, #4]
 8011ee2:	429a      	cmp	r2, r3
 8011ee4:	d1f7      	bne.n	8011ed6 <_dtoa_r+0x6c6>
 8011ee6:	9901      	ldr	r1, [sp, #4]
 8011ee8:	2230      	movs	r2, #48	; 0x30
 8011eea:	3701      	adds	r7, #1
 8011eec:	700a      	strb	r2, [r1, #0]
 8011eee:	781a      	ldrb	r2, [r3, #0]
 8011ef0:	3201      	adds	r2, #1
 8011ef2:	701a      	strb	r2, [r3, #0]
 8011ef4:	e790      	b.n	8011e18 <_dtoa_r+0x608>
 8011ef6:	4ba6      	ldr	r3, [pc, #664]	; (8012190 <_dtoa_r+0x980>)
 8011ef8:	2200      	movs	r2, #0
 8011efa:	f7ee fb7d 	bl	80005f8 <__aeabi_dmul>
 8011efe:	2200      	movs	r2, #0
 8011f00:	2300      	movs	r3, #0
 8011f02:	4606      	mov	r6, r0
 8011f04:	460f      	mov	r7, r1
 8011f06:	f7ee fddf 	bl	8000ac8 <__aeabi_dcmpeq>
 8011f0a:	2800      	cmp	r0, #0
 8011f0c:	d09d      	beq.n	8011e4a <_dtoa_r+0x63a>
 8011f0e:	e7cf      	b.n	8011eb0 <_dtoa_r+0x6a0>
 8011f10:	9a08      	ldr	r2, [sp, #32]
 8011f12:	2a00      	cmp	r2, #0
 8011f14:	f000 80d7 	beq.w	80120c6 <_dtoa_r+0x8b6>
 8011f18:	9a06      	ldr	r2, [sp, #24]
 8011f1a:	2a01      	cmp	r2, #1
 8011f1c:	f300 80ba 	bgt.w	8012094 <_dtoa_r+0x884>
 8011f20:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011f22:	2a00      	cmp	r2, #0
 8011f24:	f000 80b2 	beq.w	801208c <_dtoa_r+0x87c>
 8011f28:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011f2c:	9e07      	ldr	r6, [sp, #28]
 8011f2e:	9d04      	ldr	r5, [sp, #16]
 8011f30:	9a04      	ldr	r2, [sp, #16]
 8011f32:	441a      	add	r2, r3
 8011f34:	9204      	str	r2, [sp, #16]
 8011f36:	9a05      	ldr	r2, [sp, #20]
 8011f38:	2101      	movs	r1, #1
 8011f3a:	441a      	add	r2, r3
 8011f3c:	4620      	mov	r0, r4
 8011f3e:	9205      	str	r2, [sp, #20]
 8011f40:	f000 ff24 	bl	8012d8c <__i2b>
 8011f44:	4607      	mov	r7, r0
 8011f46:	2d00      	cmp	r5, #0
 8011f48:	dd0c      	ble.n	8011f64 <_dtoa_r+0x754>
 8011f4a:	9b05      	ldr	r3, [sp, #20]
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	dd09      	ble.n	8011f64 <_dtoa_r+0x754>
 8011f50:	42ab      	cmp	r3, r5
 8011f52:	9a04      	ldr	r2, [sp, #16]
 8011f54:	bfa8      	it	ge
 8011f56:	462b      	movge	r3, r5
 8011f58:	1ad2      	subs	r2, r2, r3
 8011f5a:	9204      	str	r2, [sp, #16]
 8011f5c:	9a05      	ldr	r2, [sp, #20]
 8011f5e:	1aed      	subs	r5, r5, r3
 8011f60:	1ad3      	subs	r3, r2, r3
 8011f62:	9305      	str	r3, [sp, #20]
 8011f64:	9b07      	ldr	r3, [sp, #28]
 8011f66:	b31b      	cbz	r3, 8011fb0 <_dtoa_r+0x7a0>
 8011f68:	9b08      	ldr	r3, [sp, #32]
 8011f6a:	2b00      	cmp	r3, #0
 8011f6c:	f000 80af 	beq.w	80120ce <_dtoa_r+0x8be>
 8011f70:	2e00      	cmp	r6, #0
 8011f72:	dd13      	ble.n	8011f9c <_dtoa_r+0x78c>
 8011f74:	4639      	mov	r1, r7
 8011f76:	4632      	mov	r2, r6
 8011f78:	4620      	mov	r0, r4
 8011f7a:	f000 ffc7 	bl	8012f0c <__pow5mult>
 8011f7e:	ee18 2a10 	vmov	r2, s16
 8011f82:	4601      	mov	r1, r0
 8011f84:	4607      	mov	r7, r0
 8011f86:	4620      	mov	r0, r4
 8011f88:	f000 ff16 	bl	8012db8 <__multiply>
 8011f8c:	ee18 1a10 	vmov	r1, s16
 8011f90:	4680      	mov	r8, r0
 8011f92:	4620      	mov	r0, r4
 8011f94:	f000 fdf8 	bl	8012b88 <_Bfree>
 8011f98:	ee08 8a10 	vmov	s16, r8
 8011f9c:	9b07      	ldr	r3, [sp, #28]
 8011f9e:	1b9a      	subs	r2, r3, r6
 8011fa0:	d006      	beq.n	8011fb0 <_dtoa_r+0x7a0>
 8011fa2:	ee18 1a10 	vmov	r1, s16
 8011fa6:	4620      	mov	r0, r4
 8011fa8:	f000 ffb0 	bl	8012f0c <__pow5mult>
 8011fac:	ee08 0a10 	vmov	s16, r0
 8011fb0:	2101      	movs	r1, #1
 8011fb2:	4620      	mov	r0, r4
 8011fb4:	f000 feea 	bl	8012d8c <__i2b>
 8011fb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	4606      	mov	r6, r0
 8011fbe:	f340 8088 	ble.w	80120d2 <_dtoa_r+0x8c2>
 8011fc2:	461a      	mov	r2, r3
 8011fc4:	4601      	mov	r1, r0
 8011fc6:	4620      	mov	r0, r4
 8011fc8:	f000 ffa0 	bl	8012f0c <__pow5mult>
 8011fcc:	9b06      	ldr	r3, [sp, #24]
 8011fce:	2b01      	cmp	r3, #1
 8011fd0:	4606      	mov	r6, r0
 8011fd2:	f340 8081 	ble.w	80120d8 <_dtoa_r+0x8c8>
 8011fd6:	f04f 0800 	mov.w	r8, #0
 8011fda:	6933      	ldr	r3, [r6, #16]
 8011fdc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8011fe0:	6918      	ldr	r0, [r3, #16]
 8011fe2:	f000 fe83 	bl	8012cec <__hi0bits>
 8011fe6:	f1c0 0020 	rsb	r0, r0, #32
 8011fea:	9b05      	ldr	r3, [sp, #20]
 8011fec:	4418      	add	r0, r3
 8011fee:	f010 001f 	ands.w	r0, r0, #31
 8011ff2:	f000 8092 	beq.w	801211a <_dtoa_r+0x90a>
 8011ff6:	f1c0 0320 	rsb	r3, r0, #32
 8011ffa:	2b04      	cmp	r3, #4
 8011ffc:	f340 808a 	ble.w	8012114 <_dtoa_r+0x904>
 8012000:	f1c0 001c 	rsb	r0, r0, #28
 8012004:	9b04      	ldr	r3, [sp, #16]
 8012006:	4403      	add	r3, r0
 8012008:	9304      	str	r3, [sp, #16]
 801200a:	9b05      	ldr	r3, [sp, #20]
 801200c:	4403      	add	r3, r0
 801200e:	4405      	add	r5, r0
 8012010:	9305      	str	r3, [sp, #20]
 8012012:	9b04      	ldr	r3, [sp, #16]
 8012014:	2b00      	cmp	r3, #0
 8012016:	dd07      	ble.n	8012028 <_dtoa_r+0x818>
 8012018:	ee18 1a10 	vmov	r1, s16
 801201c:	461a      	mov	r2, r3
 801201e:	4620      	mov	r0, r4
 8012020:	f000 ffce 	bl	8012fc0 <__lshift>
 8012024:	ee08 0a10 	vmov	s16, r0
 8012028:	9b05      	ldr	r3, [sp, #20]
 801202a:	2b00      	cmp	r3, #0
 801202c:	dd05      	ble.n	801203a <_dtoa_r+0x82a>
 801202e:	4631      	mov	r1, r6
 8012030:	461a      	mov	r2, r3
 8012032:	4620      	mov	r0, r4
 8012034:	f000 ffc4 	bl	8012fc0 <__lshift>
 8012038:	4606      	mov	r6, r0
 801203a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801203c:	2b00      	cmp	r3, #0
 801203e:	d06e      	beq.n	801211e <_dtoa_r+0x90e>
 8012040:	ee18 0a10 	vmov	r0, s16
 8012044:	4631      	mov	r1, r6
 8012046:	f001 f82b 	bl	80130a0 <__mcmp>
 801204a:	2800      	cmp	r0, #0
 801204c:	da67      	bge.n	801211e <_dtoa_r+0x90e>
 801204e:	9b00      	ldr	r3, [sp, #0]
 8012050:	3b01      	subs	r3, #1
 8012052:	ee18 1a10 	vmov	r1, s16
 8012056:	9300      	str	r3, [sp, #0]
 8012058:	220a      	movs	r2, #10
 801205a:	2300      	movs	r3, #0
 801205c:	4620      	mov	r0, r4
 801205e:	f000 fdb5 	bl	8012bcc <__multadd>
 8012062:	9b08      	ldr	r3, [sp, #32]
 8012064:	ee08 0a10 	vmov	s16, r0
 8012068:	2b00      	cmp	r3, #0
 801206a:	f000 81b1 	beq.w	80123d0 <_dtoa_r+0xbc0>
 801206e:	2300      	movs	r3, #0
 8012070:	4639      	mov	r1, r7
 8012072:	220a      	movs	r2, #10
 8012074:	4620      	mov	r0, r4
 8012076:	f000 fda9 	bl	8012bcc <__multadd>
 801207a:	9b02      	ldr	r3, [sp, #8]
 801207c:	2b00      	cmp	r3, #0
 801207e:	4607      	mov	r7, r0
 8012080:	f300 808e 	bgt.w	80121a0 <_dtoa_r+0x990>
 8012084:	9b06      	ldr	r3, [sp, #24]
 8012086:	2b02      	cmp	r3, #2
 8012088:	dc51      	bgt.n	801212e <_dtoa_r+0x91e>
 801208a:	e089      	b.n	80121a0 <_dtoa_r+0x990>
 801208c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801208e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012092:	e74b      	b.n	8011f2c <_dtoa_r+0x71c>
 8012094:	9b03      	ldr	r3, [sp, #12]
 8012096:	1e5e      	subs	r6, r3, #1
 8012098:	9b07      	ldr	r3, [sp, #28]
 801209a:	42b3      	cmp	r3, r6
 801209c:	bfbf      	itttt	lt
 801209e:	9b07      	ldrlt	r3, [sp, #28]
 80120a0:	9607      	strlt	r6, [sp, #28]
 80120a2:	1af2      	sublt	r2, r6, r3
 80120a4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80120a6:	bfb6      	itet	lt
 80120a8:	189b      	addlt	r3, r3, r2
 80120aa:	1b9e      	subge	r6, r3, r6
 80120ac:	930a      	strlt	r3, [sp, #40]	; 0x28
 80120ae:	9b03      	ldr	r3, [sp, #12]
 80120b0:	bfb8      	it	lt
 80120b2:	2600      	movlt	r6, #0
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	bfb7      	itett	lt
 80120b8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80120bc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80120c0:	1a9d      	sublt	r5, r3, r2
 80120c2:	2300      	movlt	r3, #0
 80120c4:	e734      	b.n	8011f30 <_dtoa_r+0x720>
 80120c6:	9e07      	ldr	r6, [sp, #28]
 80120c8:	9d04      	ldr	r5, [sp, #16]
 80120ca:	9f08      	ldr	r7, [sp, #32]
 80120cc:	e73b      	b.n	8011f46 <_dtoa_r+0x736>
 80120ce:	9a07      	ldr	r2, [sp, #28]
 80120d0:	e767      	b.n	8011fa2 <_dtoa_r+0x792>
 80120d2:	9b06      	ldr	r3, [sp, #24]
 80120d4:	2b01      	cmp	r3, #1
 80120d6:	dc18      	bgt.n	801210a <_dtoa_r+0x8fa>
 80120d8:	f1ba 0f00 	cmp.w	sl, #0
 80120dc:	d115      	bne.n	801210a <_dtoa_r+0x8fa>
 80120de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80120e2:	b993      	cbnz	r3, 801210a <_dtoa_r+0x8fa>
 80120e4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80120e8:	0d1b      	lsrs	r3, r3, #20
 80120ea:	051b      	lsls	r3, r3, #20
 80120ec:	b183      	cbz	r3, 8012110 <_dtoa_r+0x900>
 80120ee:	9b04      	ldr	r3, [sp, #16]
 80120f0:	3301      	adds	r3, #1
 80120f2:	9304      	str	r3, [sp, #16]
 80120f4:	9b05      	ldr	r3, [sp, #20]
 80120f6:	3301      	adds	r3, #1
 80120f8:	9305      	str	r3, [sp, #20]
 80120fa:	f04f 0801 	mov.w	r8, #1
 80120fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012100:	2b00      	cmp	r3, #0
 8012102:	f47f af6a 	bne.w	8011fda <_dtoa_r+0x7ca>
 8012106:	2001      	movs	r0, #1
 8012108:	e76f      	b.n	8011fea <_dtoa_r+0x7da>
 801210a:	f04f 0800 	mov.w	r8, #0
 801210e:	e7f6      	b.n	80120fe <_dtoa_r+0x8ee>
 8012110:	4698      	mov	r8, r3
 8012112:	e7f4      	b.n	80120fe <_dtoa_r+0x8ee>
 8012114:	f43f af7d 	beq.w	8012012 <_dtoa_r+0x802>
 8012118:	4618      	mov	r0, r3
 801211a:	301c      	adds	r0, #28
 801211c:	e772      	b.n	8012004 <_dtoa_r+0x7f4>
 801211e:	9b03      	ldr	r3, [sp, #12]
 8012120:	2b00      	cmp	r3, #0
 8012122:	dc37      	bgt.n	8012194 <_dtoa_r+0x984>
 8012124:	9b06      	ldr	r3, [sp, #24]
 8012126:	2b02      	cmp	r3, #2
 8012128:	dd34      	ble.n	8012194 <_dtoa_r+0x984>
 801212a:	9b03      	ldr	r3, [sp, #12]
 801212c:	9302      	str	r3, [sp, #8]
 801212e:	9b02      	ldr	r3, [sp, #8]
 8012130:	b96b      	cbnz	r3, 801214e <_dtoa_r+0x93e>
 8012132:	4631      	mov	r1, r6
 8012134:	2205      	movs	r2, #5
 8012136:	4620      	mov	r0, r4
 8012138:	f000 fd48 	bl	8012bcc <__multadd>
 801213c:	4601      	mov	r1, r0
 801213e:	4606      	mov	r6, r0
 8012140:	ee18 0a10 	vmov	r0, s16
 8012144:	f000 ffac 	bl	80130a0 <__mcmp>
 8012148:	2800      	cmp	r0, #0
 801214a:	f73f adbb 	bgt.w	8011cc4 <_dtoa_r+0x4b4>
 801214e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012150:	9d01      	ldr	r5, [sp, #4]
 8012152:	43db      	mvns	r3, r3
 8012154:	9300      	str	r3, [sp, #0]
 8012156:	f04f 0800 	mov.w	r8, #0
 801215a:	4631      	mov	r1, r6
 801215c:	4620      	mov	r0, r4
 801215e:	f000 fd13 	bl	8012b88 <_Bfree>
 8012162:	2f00      	cmp	r7, #0
 8012164:	f43f aea4 	beq.w	8011eb0 <_dtoa_r+0x6a0>
 8012168:	f1b8 0f00 	cmp.w	r8, #0
 801216c:	d005      	beq.n	801217a <_dtoa_r+0x96a>
 801216e:	45b8      	cmp	r8, r7
 8012170:	d003      	beq.n	801217a <_dtoa_r+0x96a>
 8012172:	4641      	mov	r1, r8
 8012174:	4620      	mov	r0, r4
 8012176:	f000 fd07 	bl	8012b88 <_Bfree>
 801217a:	4639      	mov	r1, r7
 801217c:	4620      	mov	r0, r4
 801217e:	f000 fd03 	bl	8012b88 <_Bfree>
 8012182:	e695      	b.n	8011eb0 <_dtoa_r+0x6a0>
 8012184:	2600      	movs	r6, #0
 8012186:	4637      	mov	r7, r6
 8012188:	e7e1      	b.n	801214e <_dtoa_r+0x93e>
 801218a:	9700      	str	r7, [sp, #0]
 801218c:	4637      	mov	r7, r6
 801218e:	e599      	b.n	8011cc4 <_dtoa_r+0x4b4>
 8012190:	40240000 	.word	0x40240000
 8012194:	9b08      	ldr	r3, [sp, #32]
 8012196:	2b00      	cmp	r3, #0
 8012198:	f000 80ca 	beq.w	8012330 <_dtoa_r+0xb20>
 801219c:	9b03      	ldr	r3, [sp, #12]
 801219e:	9302      	str	r3, [sp, #8]
 80121a0:	2d00      	cmp	r5, #0
 80121a2:	dd05      	ble.n	80121b0 <_dtoa_r+0x9a0>
 80121a4:	4639      	mov	r1, r7
 80121a6:	462a      	mov	r2, r5
 80121a8:	4620      	mov	r0, r4
 80121aa:	f000 ff09 	bl	8012fc0 <__lshift>
 80121ae:	4607      	mov	r7, r0
 80121b0:	f1b8 0f00 	cmp.w	r8, #0
 80121b4:	d05b      	beq.n	801226e <_dtoa_r+0xa5e>
 80121b6:	6879      	ldr	r1, [r7, #4]
 80121b8:	4620      	mov	r0, r4
 80121ba:	f000 fca5 	bl	8012b08 <_Balloc>
 80121be:	4605      	mov	r5, r0
 80121c0:	b928      	cbnz	r0, 80121ce <_dtoa_r+0x9be>
 80121c2:	4b87      	ldr	r3, [pc, #540]	; (80123e0 <_dtoa_r+0xbd0>)
 80121c4:	4602      	mov	r2, r0
 80121c6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80121ca:	f7ff bb3b 	b.w	8011844 <_dtoa_r+0x34>
 80121ce:	693a      	ldr	r2, [r7, #16]
 80121d0:	3202      	adds	r2, #2
 80121d2:	0092      	lsls	r2, r2, #2
 80121d4:	f107 010c 	add.w	r1, r7, #12
 80121d8:	300c      	adds	r0, #12
 80121da:	f7fd fd29 	bl	800fc30 <memcpy>
 80121de:	2201      	movs	r2, #1
 80121e0:	4629      	mov	r1, r5
 80121e2:	4620      	mov	r0, r4
 80121e4:	f000 feec 	bl	8012fc0 <__lshift>
 80121e8:	9b01      	ldr	r3, [sp, #4]
 80121ea:	f103 0901 	add.w	r9, r3, #1
 80121ee:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80121f2:	4413      	add	r3, r2
 80121f4:	9305      	str	r3, [sp, #20]
 80121f6:	f00a 0301 	and.w	r3, sl, #1
 80121fa:	46b8      	mov	r8, r7
 80121fc:	9304      	str	r3, [sp, #16]
 80121fe:	4607      	mov	r7, r0
 8012200:	4631      	mov	r1, r6
 8012202:	ee18 0a10 	vmov	r0, s16
 8012206:	f7ff fa77 	bl	80116f8 <quorem>
 801220a:	4641      	mov	r1, r8
 801220c:	9002      	str	r0, [sp, #8]
 801220e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8012212:	ee18 0a10 	vmov	r0, s16
 8012216:	f000 ff43 	bl	80130a0 <__mcmp>
 801221a:	463a      	mov	r2, r7
 801221c:	9003      	str	r0, [sp, #12]
 801221e:	4631      	mov	r1, r6
 8012220:	4620      	mov	r0, r4
 8012222:	f000 ff59 	bl	80130d8 <__mdiff>
 8012226:	68c2      	ldr	r2, [r0, #12]
 8012228:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 801222c:	4605      	mov	r5, r0
 801222e:	bb02      	cbnz	r2, 8012272 <_dtoa_r+0xa62>
 8012230:	4601      	mov	r1, r0
 8012232:	ee18 0a10 	vmov	r0, s16
 8012236:	f000 ff33 	bl	80130a0 <__mcmp>
 801223a:	4602      	mov	r2, r0
 801223c:	4629      	mov	r1, r5
 801223e:	4620      	mov	r0, r4
 8012240:	9207      	str	r2, [sp, #28]
 8012242:	f000 fca1 	bl	8012b88 <_Bfree>
 8012246:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801224a:	ea43 0102 	orr.w	r1, r3, r2
 801224e:	9b04      	ldr	r3, [sp, #16]
 8012250:	430b      	orrs	r3, r1
 8012252:	464d      	mov	r5, r9
 8012254:	d10f      	bne.n	8012276 <_dtoa_r+0xa66>
 8012256:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801225a:	d02a      	beq.n	80122b2 <_dtoa_r+0xaa2>
 801225c:	9b03      	ldr	r3, [sp, #12]
 801225e:	2b00      	cmp	r3, #0
 8012260:	dd02      	ble.n	8012268 <_dtoa_r+0xa58>
 8012262:	9b02      	ldr	r3, [sp, #8]
 8012264:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8012268:	f88b a000 	strb.w	sl, [fp]
 801226c:	e775      	b.n	801215a <_dtoa_r+0x94a>
 801226e:	4638      	mov	r0, r7
 8012270:	e7ba      	b.n	80121e8 <_dtoa_r+0x9d8>
 8012272:	2201      	movs	r2, #1
 8012274:	e7e2      	b.n	801223c <_dtoa_r+0xa2c>
 8012276:	9b03      	ldr	r3, [sp, #12]
 8012278:	2b00      	cmp	r3, #0
 801227a:	db04      	blt.n	8012286 <_dtoa_r+0xa76>
 801227c:	9906      	ldr	r1, [sp, #24]
 801227e:	430b      	orrs	r3, r1
 8012280:	9904      	ldr	r1, [sp, #16]
 8012282:	430b      	orrs	r3, r1
 8012284:	d122      	bne.n	80122cc <_dtoa_r+0xabc>
 8012286:	2a00      	cmp	r2, #0
 8012288:	ddee      	ble.n	8012268 <_dtoa_r+0xa58>
 801228a:	ee18 1a10 	vmov	r1, s16
 801228e:	2201      	movs	r2, #1
 8012290:	4620      	mov	r0, r4
 8012292:	f000 fe95 	bl	8012fc0 <__lshift>
 8012296:	4631      	mov	r1, r6
 8012298:	ee08 0a10 	vmov	s16, r0
 801229c:	f000 ff00 	bl	80130a0 <__mcmp>
 80122a0:	2800      	cmp	r0, #0
 80122a2:	dc03      	bgt.n	80122ac <_dtoa_r+0xa9c>
 80122a4:	d1e0      	bne.n	8012268 <_dtoa_r+0xa58>
 80122a6:	f01a 0f01 	tst.w	sl, #1
 80122aa:	d0dd      	beq.n	8012268 <_dtoa_r+0xa58>
 80122ac:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80122b0:	d1d7      	bne.n	8012262 <_dtoa_r+0xa52>
 80122b2:	2339      	movs	r3, #57	; 0x39
 80122b4:	f88b 3000 	strb.w	r3, [fp]
 80122b8:	462b      	mov	r3, r5
 80122ba:	461d      	mov	r5, r3
 80122bc:	3b01      	subs	r3, #1
 80122be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80122c2:	2a39      	cmp	r2, #57	; 0x39
 80122c4:	d071      	beq.n	80123aa <_dtoa_r+0xb9a>
 80122c6:	3201      	adds	r2, #1
 80122c8:	701a      	strb	r2, [r3, #0]
 80122ca:	e746      	b.n	801215a <_dtoa_r+0x94a>
 80122cc:	2a00      	cmp	r2, #0
 80122ce:	dd07      	ble.n	80122e0 <_dtoa_r+0xad0>
 80122d0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80122d4:	d0ed      	beq.n	80122b2 <_dtoa_r+0xaa2>
 80122d6:	f10a 0301 	add.w	r3, sl, #1
 80122da:	f88b 3000 	strb.w	r3, [fp]
 80122de:	e73c      	b.n	801215a <_dtoa_r+0x94a>
 80122e0:	9b05      	ldr	r3, [sp, #20]
 80122e2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80122e6:	4599      	cmp	r9, r3
 80122e8:	d047      	beq.n	801237a <_dtoa_r+0xb6a>
 80122ea:	ee18 1a10 	vmov	r1, s16
 80122ee:	2300      	movs	r3, #0
 80122f0:	220a      	movs	r2, #10
 80122f2:	4620      	mov	r0, r4
 80122f4:	f000 fc6a 	bl	8012bcc <__multadd>
 80122f8:	45b8      	cmp	r8, r7
 80122fa:	ee08 0a10 	vmov	s16, r0
 80122fe:	f04f 0300 	mov.w	r3, #0
 8012302:	f04f 020a 	mov.w	r2, #10
 8012306:	4641      	mov	r1, r8
 8012308:	4620      	mov	r0, r4
 801230a:	d106      	bne.n	801231a <_dtoa_r+0xb0a>
 801230c:	f000 fc5e 	bl	8012bcc <__multadd>
 8012310:	4680      	mov	r8, r0
 8012312:	4607      	mov	r7, r0
 8012314:	f109 0901 	add.w	r9, r9, #1
 8012318:	e772      	b.n	8012200 <_dtoa_r+0x9f0>
 801231a:	f000 fc57 	bl	8012bcc <__multadd>
 801231e:	4639      	mov	r1, r7
 8012320:	4680      	mov	r8, r0
 8012322:	2300      	movs	r3, #0
 8012324:	220a      	movs	r2, #10
 8012326:	4620      	mov	r0, r4
 8012328:	f000 fc50 	bl	8012bcc <__multadd>
 801232c:	4607      	mov	r7, r0
 801232e:	e7f1      	b.n	8012314 <_dtoa_r+0xb04>
 8012330:	9b03      	ldr	r3, [sp, #12]
 8012332:	9302      	str	r3, [sp, #8]
 8012334:	9d01      	ldr	r5, [sp, #4]
 8012336:	ee18 0a10 	vmov	r0, s16
 801233a:	4631      	mov	r1, r6
 801233c:	f7ff f9dc 	bl	80116f8 <quorem>
 8012340:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8012344:	9b01      	ldr	r3, [sp, #4]
 8012346:	f805 ab01 	strb.w	sl, [r5], #1
 801234a:	1aea      	subs	r2, r5, r3
 801234c:	9b02      	ldr	r3, [sp, #8]
 801234e:	4293      	cmp	r3, r2
 8012350:	dd09      	ble.n	8012366 <_dtoa_r+0xb56>
 8012352:	ee18 1a10 	vmov	r1, s16
 8012356:	2300      	movs	r3, #0
 8012358:	220a      	movs	r2, #10
 801235a:	4620      	mov	r0, r4
 801235c:	f000 fc36 	bl	8012bcc <__multadd>
 8012360:	ee08 0a10 	vmov	s16, r0
 8012364:	e7e7      	b.n	8012336 <_dtoa_r+0xb26>
 8012366:	9b02      	ldr	r3, [sp, #8]
 8012368:	2b00      	cmp	r3, #0
 801236a:	bfc8      	it	gt
 801236c:	461d      	movgt	r5, r3
 801236e:	9b01      	ldr	r3, [sp, #4]
 8012370:	bfd8      	it	le
 8012372:	2501      	movle	r5, #1
 8012374:	441d      	add	r5, r3
 8012376:	f04f 0800 	mov.w	r8, #0
 801237a:	ee18 1a10 	vmov	r1, s16
 801237e:	2201      	movs	r2, #1
 8012380:	4620      	mov	r0, r4
 8012382:	f000 fe1d 	bl	8012fc0 <__lshift>
 8012386:	4631      	mov	r1, r6
 8012388:	ee08 0a10 	vmov	s16, r0
 801238c:	f000 fe88 	bl	80130a0 <__mcmp>
 8012390:	2800      	cmp	r0, #0
 8012392:	dc91      	bgt.n	80122b8 <_dtoa_r+0xaa8>
 8012394:	d102      	bne.n	801239c <_dtoa_r+0xb8c>
 8012396:	f01a 0f01 	tst.w	sl, #1
 801239a:	d18d      	bne.n	80122b8 <_dtoa_r+0xaa8>
 801239c:	462b      	mov	r3, r5
 801239e:	461d      	mov	r5, r3
 80123a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80123a4:	2a30      	cmp	r2, #48	; 0x30
 80123a6:	d0fa      	beq.n	801239e <_dtoa_r+0xb8e>
 80123a8:	e6d7      	b.n	801215a <_dtoa_r+0x94a>
 80123aa:	9a01      	ldr	r2, [sp, #4]
 80123ac:	429a      	cmp	r2, r3
 80123ae:	d184      	bne.n	80122ba <_dtoa_r+0xaaa>
 80123b0:	9b00      	ldr	r3, [sp, #0]
 80123b2:	3301      	adds	r3, #1
 80123b4:	9300      	str	r3, [sp, #0]
 80123b6:	2331      	movs	r3, #49	; 0x31
 80123b8:	7013      	strb	r3, [r2, #0]
 80123ba:	e6ce      	b.n	801215a <_dtoa_r+0x94a>
 80123bc:	4b09      	ldr	r3, [pc, #36]	; (80123e4 <_dtoa_r+0xbd4>)
 80123be:	f7ff ba95 	b.w	80118ec <_dtoa_r+0xdc>
 80123c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80123c4:	2b00      	cmp	r3, #0
 80123c6:	f47f aa6e 	bne.w	80118a6 <_dtoa_r+0x96>
 80123ca:	4b07      	ldr	r3, [pc, #28]	; (80123e8 <_dtoa_r+0xbd8>)
 80123cc:	f7ff ba8e 	b.w	80118ec <_dtoa_r+0xdc>
 80123d0:	9b02      	ldr	r3, [sp, #8]
 80123d2:	2b00      	cmp	r3, #0
 80123d4:	dcae      	bgt.n	8012334 <_dtoa_r+0xb24>
 80123d6:	9b06      	ldr	r3, [sp, #24]
 80123d8:	2b02      	cmp	r3, #2
 80123da:	f73f aea8 	bgt.w	801212e <_dtoa_r+0x91e>
 80123de:	e7a9      	b.n	8012334 <_dtoa_r+0xb24>
 80123e0:	08015328 	.word	0x08015328
 80123e4:	0801512c 	.word	0x0801512c
 80123e8:	080152a9 	.word	0x080152a9

080123ec <rshift>:
 80123ec:	6903      	ldr	r3, [r0, #16]
 80123ee:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80123f2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80123f6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80123fa:	f100 0414 	add.w	r4, r0, #20
 80123fe:	dd45      	ble.n	801248c <rshift+0xa0>
 8012400:	f011 011f 	ands.w	r1, r1, #31
 8012404:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8012408:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801240c:	d10c      	bne.n	8012428 <rshift+0x3c>
 801240e:	f100 0710 	add.w	r7, r0, #16
 8012412:	4629      	mov	r1, r5
 8012414:	42b1      	cmp	r1, r6
 8012416:	d334      	bcc.n	8012482 <rshift+0x96>
 8012418:	1a9b      	subs	r3, r3, r2
 801241a:	009b      	lsls	r3, r3, #2
 801241c:	1eea      	subs	r2, r5, #3
 801241e:	4296      	cmp	r6, r2
 8012420:	bf38      	it	cc
 8012422:	2300      	movcc	r3, #0
 8012424:	4423      	add	r3, r4
 8012426:	e015      	b.n	8012454 <rshift+0x68>
 8012428:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801242c:	f1c1 0820 	rsb	r8, r1, #32
 8012430:	40cf      	lsrs	r7, r1
 8012432:	f105 0e04 	add.w	lr, r5, #4
 8012436:	46a1      	mov	r9, r4
 8012438:	4576      	cmp	r6, lr
 801243a:	46f4      	mov	ip, lr
 801243c:	d815      	bhi.n	801246a <rshift+0x7e>
 801243e:	1a9a      	subs	r2, r3, r2
 8012440:	0092      	lsls	r2, r2, #2
 8012442:	3a04      	subs	r2, #4
 8012444:	3501      	adds	r5, #1
 8012446:	42ae      	cmp	r6, r5
 8012448:	bf38      	it	cc
 801244a:	2200      	movcc	r2, #0
 801244c:	18a3      	adds	r3, r4, r2
 801244e:	50a7      	str	r7, [r4, r2]
 8012450:	b107      	cbz	r7, 8012454 <rshift+0x68>
 8012452:	3304      	adds	r3, #4
 8012454:	1b1a      	subs	r2, r3, r4
 8012456:	42a3      	cmp	r3, r4
 8012458:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801245c:	bf08      	it	eq
 801245e:	2300      	moveq	r3, #0
 8012460:	6102      	str	r2, [r0, #16]
 8012462:	bf08      	it	eq
 8012464:	6143      	streq	r3, [r0, #20]
 8012466:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801246a:	f8dc c000 	ldr.w	ip, [ip]
 801246e:	fa0c fc08 	lsl.w	ip, ip, r8
 8012472:	ea4c 0707 	orr.w	r7, ip, r7
 8012476:	f849 7b04 	str.w	r7, [r9], #4
 801247a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801247e:	40cf      	lsrs	r7, r1
 8012480:	e7da      	b.n	8012438 <rshift+0x4c>
 8012482:	f851 cb04 	ldr.w	ip, [r1], #4
 8012486:	f847 cf04 	str.w	ip, [r7, #4]!
 801248a:	e7c3      	b.n	8012414 <rshift+0x28>
 801248c:	4623      	mov	r3, r4
 801248e:	e7e1      	b.n	8012454 <rshift+0x68>

08012490 <__hexdig_fun>:
 8012490:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8012494:	2b09      	cmp	r3, #9
 8012496:	d802      	bhi.n	801249e <__hexdig_fun+0xe>
 8012498:	3820      	subs	r0, #32
 801249a:	b2c0      	uxtb	r0, r0
 801249c:	4770      	bx	lr
 801249e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80124a2:	2b05      	cmp	r3, #5
 80124a4:	d801      	bhi.n	80124aa <__hexdig_fun+0x1a>
 80124a6:	3847      	subs	r0, #71	; 0x47
 80124a8:	e7f7      	b.n	801249a <__hexdig_fun+0xa>
 80124aa:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80124ae:	2b05      	cmp	r3, #5
 80124b0:	d801      	bhi.n	80124b6 <__hexdig_fun+0x26>
 80124b2:	3827      	subs	r0, #39	; 0x27
 80124b4:	e7f1      	b.n	801249a <__hexdig_fun+0xa>
 80124b6:	2000      	movs	r0, #0
 80124b8:	4770      	bx	lr
	...

080124bc <__gethex>:
 80124bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124c0:	ed2d 8b02 	vpush	{d8}
 80124c4:	b089      	sub	sp, #36	; 0x24
 80124c6:	ee08 0a10 	vmov	s16, r0
 80124ca:	9304      	str	r3, [sp, #16]
 80124cc:	4bb4      	ldr	r3, [pc, #720]	; (80127a0 <__gethex+0x2e4>)
 80124ce:	681b      	ldr	r3, [r3, #0]
 80124d0:	9301      	str	r3, [sp, #4]
 80124d2:	4618      	mov	r0, r3
 80124d4:	468b      	mov	fp, r1
 80124d6:	4690      	mov	r8, r2
 80124d8:	f7ed fe7a 	bl	80001d0 <strlen>
 80124dc:	9b01      	ldr	r3, [sp, #4]
 80124de:	f8db 2000 	ldr.w	r2, [fp]
 80124e2:	4403      	add	r3, r0
 80124e4:	4682      	mov	sl, r0
 80124e6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80124ea:	9305      	str	r3, [sp, #20]
 80124ec:	1c93      	adds	r3, r2, #2
 80124ee:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80124f2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80124f6:	32fe      	adds	r2, #254	; 0xfe
 80124f8:	18d1      	adds	r1, r2, r3
 80124fa:	461f      	mov	r7, r3
 80124fc:	f813 0b01 	ldrb.w	r0, [r3], #1
 8012500:	9100      	str	r1, [sp, #0]
 8012502:	2830      	cmp	r0, #48	; 0x30
 8012504:	d0f8      	beq.n	80124f8 <__gethex+0x3c>
 8012506:	f7ff ffc3 	bl	8012490 <__hexdig_fun>
 801250a:	4604      	mov	r4, r0
 801250c:	2800      	cmp	r0, #0
 801250e:	d13a      	bne.n	8012586 <__gethex+0xca>
 8012510:	9901      	ldr	r1, [sp, #4]
 8012512:	4652      	mov	r2, sl
 8012514:	4638      	mov	r0, r7
 8012516:	f001 fa23 	bl	8013960 <strncmp>
 801251a:	4605      	mov	r5, r0
 801251c:	2800      	cmp	r0, #0
 801251e:	d168      	bne.n	80125f2 <__gethex+0x136>
 8012520:	f817 000a 	ldrb.w	r0, [r7, sl]
 8012524:	eb07 060a 	add.w	r6, r7, sl
 8012528:	f7ff ffb2 	bl	8012490 <__hexdig_fun>
 801252c:	2800      	cmp	r0, #0
 801252e:	d062      	beq.n	80125f6 <__gethex+0x13a>
 8012530:	4633      	mov	r3, r6
 8012532:	7818      	ldrb	r0, [r3, #0]
 8012534:	2830      	cmp	r0, #48	; 0x30
 8012536:	461f      	mov	r7, r3
 8012538:	f103 0301 	add.w	r3, r3, #1
 801253c:	d0f9      	beq.n	8012532 <__gethex+0x76>
 801253e:	f7ff ffa7 	bl	8012490 <__hexdig_fun>
 8012542:	2301      	movs	r3, #1
 8012544:	fab0 f480 	clz	r4, r0
 8012548:	0964      	lsrs	r4, r4, #5
 801254a:	4635      	mov	r5, r6
 801254c:	9300      	str	r3, [sp, #0]
 801254e:	463a      	mov	r2, r7
 8012550:	4616      	mov	r6, r2
 8012552:	3201      	adds	r2, #1
 8012554:	7830      	ldrb	r0, [r6, #0]
 8012556:	f7ff ff9b 	bl	8012490 <__hexdig_fun>
 801255a:	2800      	cmp	r0, #0
 801255c:	d1f8      	bne.n	8012550 <__gethex+0x94>
 801255e:	9901      	ldr	r1, [sp, #4]
 8012560:	4652      	mov	r2, sl
 8012562:	4630      	mov	r0, r6
 8012564:	f001 f9fc 	bl	8013960 <strncmp>
 8012568:	b980      	cbnz	r0, 801258c <__gethex+0xd0>
 801256a:	b94d      	cbnz	r5, 8012580 <__gethex+0xc4>
 801256c:	eb06 050a 	add.w	r5, r6, sl
 8012570:	462a      	mov	r2, r5
 8012572:	4616      	mov	r6, r2
 8012574:	3201      	adds	r2, #1
 8012576:	7830      	ldrb	r0, [r6, #0]
 8012578:	f7ff ff8a 	bl	8012490 <__hexdig_fun>
 801257c:	2800      	cmp	r0, #0
 801257e:	d1f8      	bne.n	8012572 <__gethex+0xb6>
 8012580:	1bad      	subs	r5, r5, r6
 8012582:	00ad      	lsls	r5, r5, #2
 8012584:	e004      	b.n	8012590 <__gethex+0xd4>
 8012586:	2400      	movs	r4, #0
 8012588:	4625      	mov	r5, r4
 801258a:	e7e0      	b.n	801254e <__gethex+0x92>
 801258c:	2d00      	cmp	r5, #0
 801258e:	d1f7      	bne.n	8012580 <__gethex+0xc4>
 8012590:	7833      	ldrb	r3, [r6, #0]
 8012592:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8012596:	2b50      	cmp	r3, #80	; 0x50
 8012598:	d13b      	bne.n	8012612 <__gethex+0x156>
 801259a:	7873      	ldrb	r3, [r6, #1]
 801259c:	2b2b      	cmp	r3, #43	; 0x2b
 801259e:	d02c      	beq.n	80125fa <__gethex+0x13e>
 80125a0:	2b2d      	cmp	r3, #45	; 0x2d
 80125a2:	d02e      	beq.n	8012602 <__gethex+0x146>
 80125a4:	1c71      	adds	r1, r6, #1
 80125a6:	f04f 0900 	mov.w	r9, #0
 80125aa:	7808      	ldrb	r0, [r1, #0]
 80125ac:	f7ff ff70 	bl	8012490 <__hexdig_fun>
 80125b0:	1e43      	subs	r3, r0, #1
 80125b2:	b2db      	uxtb	r3, r3
 80125b4:	2b18      	cmp	r3, #24
 80125b6:	d82c      	bhi.n	8012612 <__gethex+0x156>
 80125b8:	f1a0 0210 	sub.w	r2, r0, #16
 80125bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80125c0:	f7ff ff66 	bl	8012490 <__hexdig_fun>
 80125c4:	1e43      	subs	r3, r0, #1
 80125c6:	b2db      	uxtb	r3, r3
 80125c8:	2b18      	cmp	r3, #24
 80125ca:	d91d      	bls.n	8012608 <__gethex+0x14c>
 80125cc:	f1b9 0f00 	cmp.w	r9, #0
 80125d0:	d000      	beq.n	80125d4 <__gethex+0x118>
 80125d2:	4252      	negs	r2, r2
 80125d4:	4415      	add	r5, r2
 80125d6:	f8cb 1000 	str.w	r1, [fp]
 80125da:	b1e4      	cbz	r4, 8012616 <__gethex+0x15a>
 80125dc:	9b00      	ldr	r3, [sp, #0]
 80125de:	2b00      	cmp	r3, #0
 80125e0:	bf14      	ite	ne
 80125e2:	2700      	movne	r7, #0
 80125e4:	2706      	moveq	r7, #6
 80125e6:	4638      	mov	r0, r7
 80125e8:	b009      	add	sp, #36	; 0x24
 80125ea:	ecbd 8b02 	vpop	{d8}
 80125ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125f2:	463e      	mov	r6, r7
 80125f4:	4625      	mov	r5, r4
 80125f6:	2401      	movs	r4, #1
 80125f8:	e7ca      	b.n	8012590 <__gethex+0xd4>
 80125fa:	f04f 0900 	mov.w	r9, #0
 80125fe:	1cb1      	adds	r1, r6, #2
 8012600:	e7d3      	b.n	80125aa <__gethex+0xee>
 8012602:	f04f 0901 	mov.w	r9, #1
 8012606:	e7fa      	b.n	80125fe <__gethex+0x142>
 8012608:	230a      	movs	r3, #10
 801260a:	fb03 0202 	mla	r2, r3, r2, r0
 801260e:	3a10      	subs	r2, #16
 8012610:	e7d4      	b.n	80125bc <__gethex+0x100>
 8012612:	4631      	mov	r1, r6
 8012614:	e7df      	b.n	80125d6 <__gethex+0x11a>
 8012616:	1bf3      	subs	r3, r6, r7
 8012618:	3b01      	subs	r3, #1
 801261a:	4621      	mov	r1, r4
 801261c:	2b07      	cmp	r3, #7
 801261e:	dc0b      	bgt.n	8012638 <__gethex+0x17c>
 8012620:	ee18 0a10 	vmov	r0, s16
 8012624:	f000 fa70 	bl	8012b08 <_Balloc>
 8012628:	4604      	mov	r4, r0
 801262a:	b940      	cbnz	r0, 801263e <__gethex+0x182>
 801262c:	4b5d      	ldr	r3, [pc, #372]	; (80127a4 <__gethex+0x2e8>)
 801262e:	4602      	mov	r2, r0
 8012630:	21de      	movs	r1, #222	; 0xde
 8012632:	485d      	ldr	r0, [pc, #372]	; (80127a8 <__gethex+0x2ec>)
 8012634:	f001 f9b6 	bl	80139a4 <__assert_func>
 8012638:	3101      	adds	r1, #1
 801263a:	105b      	asrs	r3, r3, #1
 801263c:	e7ee      	b.n	801261c <__gethex+0x160>
 801263e:	f100 0914 	add.w	r9, r0, #20
 8012642:	f04f 0b00 	mov.w	fp, #0
 8012646:	f1ca 0301 	rsb	r3, sl, #1
 801264a:	f8cd 9008 	str.w	r9, [sp, #8]
 801264e:	f8cd b000 	str.w	fp, [sp]
 8012652:	9306      	str	r3, [sp, #24]
 8012654:	42b7      	cmp	r7, r6
 8012656:	d340      	bcc.n	80126da <__gethex+0x21e>
 8012658:	9802      	ldr	r0, [sp, #8]
 801265a:	9b00      	ldr	r3, [sp, #0]
 801265c:	f840 3b04 	str.w	r3, [r0], #4
 8012660:	eba0 0009 	sub.w	r0, r0, r9
 8012664:	1080      	asrs	r0, r0, #2
 8012666:	0146      	lsls	r6, r0, #5
 8012668:	6120      	str	r0, [r4, #16]
 801266a:	4618      	mov	r0, r3
 801266c:	f000 fb3e 	bl	8012cec <__hi0bits>
 8012670:	1a30      	subs	r0, r6, r0
 8012672:	f8d8 6000 	ldr.w	r6, [r8]
 8012676:	42b0      	cmp	r0, r6
 8012678:	dd63      	ble.n	8012742 <__gethex+0x286>
 801267a:	1b87      	subs	r7, r0, r6
 801267c:	4639      	mov	r1, r7
 801267e:	4620      	mov	r0, r4
 8012680:	f000 fee2 	bl	8013448 <__any_on>
 8012684:	4682      	mov	sl, r0
 8012686:	b1a8      	cbz	r0, 80126b4 <__gethex+0x1f8>
 8012688:	1e7b      	subs	r3, r7, #1
 801268a:	1159      	asrs	r1, r3, #5
 801268c:	f003 021f 	and.w	r2, r3, #31
 8012690:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8012694:	f04f 0a01 	mov.w	sl, #1
 8012698:	fa0a f202 	lsl.w	r2, sl, r2
 801269c:	420a      	tst	r2, r1
 801269e:	d009      	beq.n	80126b4 <__gethex+0x1f8>
 80126a0:	4553      	cmp	r3, sl
 80126a2:	dd05      	ble.n	80126b0 <__gethex+0x1f4>
 80126a4:	1eb9      	subs	r1, r7, #2
 80126a6:	4620      	mov	r0, r4
 80126a8:	f000 fece 	bl	8013448 <__any_on>
 80126ac:	2800      	cmp	r0, #0
 80126ae:	d145      	bne.n	801273c <__gethex+0x280>
 80126b0:	f04f 0a02 	mov.w	sl, #2
 80126b4:	4639      	mov	r1, r7
 80126b6:	4620      	mov	r0, r4
 80126b8:	f7ff fe98 	bl	80123ec <rshift>
 80126bc:	443d      	add	r5, r7
 80126be:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80126c2:	42ab      	cmp	r3, r5
 80126c4:	da4c      	bge.n	8012760 <__gethex+0x2a4>
 80126c6:	ee18 0a10 	vmov	r0, s16
 80126ca:	4621      	mov	r1, r4
 80126cc:	f000 fa5c 	bl	8012b88 <_Bfree>
 80126d0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80126d2:	2300      	movs	r3, #0
 80126d4:	6013      	str	r3, [r2, #0]
 80126d6:	27a3      	movs	r7, #163	; 0xa3
 80126d8:	e785      	b.n	80125e6 <__gethex+0x12a>
 80126da:	1e73      	subs	r3, r6, #1
 80126dc:	9a05      	ldr	r2, [sp, #20]
 80126de:	9303      	str	r3, [sp, #12]
 80126e0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80126e4:	4293      	cmp	r3, r2
 80126e6:	d019      	beq.n	801271c <__gethex+0x260>
 80126e8:	f1bb 0f20 	cmp.w	fp, #32
 80126ec:	d107      	bne.n	80126fe <__gethex+0x242>
 80126ee:	9b02      	ldr	r3, [sp, #8]
 80126f0:	9a00      	ldr	r2, [sp, #0]
 80126f2:	f843 2b04 	str.w	r2, [r3], #4
 80126f6:	9302      	str	r3, [sp, #8]
 80126f8:	2300      	movs	r3, #0
 80126fa:	9300      	str	r3, [sp, #0]
 80126fc:	469b      	mov	fp, r3
 80126fe:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8012702:	f7ff fec5 	bl	8012490 <__hexdig_fun>
 8012706:	9b00      	ldr	r3, [sp, #0]
 8012708:	f000 000f 	and.w	r0, r0, #15
 801270c:	fa00 f00b 	lsl.w	r0, r0, fp
 8012710:	4303      	orrs	r3, r0
 8012712:	9300      	str	r3, [sp, #0]
 8012714:	f10b 0b04 	add.w	fp, fp, #4
 8012718:	9b03      	ldr	r3, [sp, #12]
 801271a:	e00d      	b.n	8012738 <__gethex+0x27c>
 801271c:	9b03      	ldr	r3, [sp, #12]
 801271e:	9a06      	ldr	r2, [sp, #24]
 8012720:	4413      	add	r3, r2
 8012722:	42bb      	cmp	r3, r7
 8012724:	d3e0      	bcc.n	80126e8 <__gethex+0x22c>
 8012726:	4618      	mov	r0, r3
 8012728:	9901      	ldr	r1, [sp, #4]
 801272a:	9307      	str	r3, [sp, #28]
 801272c:	4652      	mov	r2, sl
 801272e:	f001 f917 	bl	8013960 <strncmp>
 8012732:	9b07      	ldr	r3, [sp, #28]
 8012734:	2800      	cmp	r0, #0
 8012736:	d1d7      	bne.n	80126e8 <__gethex+0x22c>
 8012738:	461e      	mov	r6, r3
 801273a:	e78b      	b.n	8012654 <__gethex+0x198>
 801273c:	f04f 0a03 	mov.w	sl, #3
 8012740:	e7b8      	b.n	80126b4 <__gethex+0x1f8>
 8012742:	da0a      	bge.n	801275a <__gethex+0x29e>
 8012744:	1a37      	subs	r7, r6, r0
 8012746:	4621      	mov	r1, r4
 8012748:	ee18 0a10 	vmov	r0, s16
 801274c:	463a      	mov	r2, r7
 801274e:	f000 fc37 	bl	8012fc0 <__lshift>
 8012752:	1bed      	subs	r5, r5, r7
 8012754:	4604      	mov	r4, r0
 8012756:	f100 0914 	add.w	r9, r0, #20
 801275a:	f04f 0a00 	mov.w	sl, #0
 801275e:	e7ae      	b.n	80126be <__gethex+0x202>
 8012760:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8012764:	42a8      	cmp	r0, r5
 8012766:	dd72      	ble.n	801284e <__gethex+0x392>
 8012768:	1b45      	subs	r5, r0, r5
 801276a:	42ae      	cmp	r6, r5
 801276c:	dc36      	bgt.n	80127dc <__gethex+0x320>
 801276e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012772:	2b02      	cmp	r3, #2
 8012774:	d02a      	beq.n	80127cc <__gethex+0x310>
 8012776:	2b03      	cmp	r3, #3
 8012778:	d02c      	beq.n	80127d4 <__gethex+0x318>
 801277a:	2b01      	cmp	r3, #1
 801277c:	d11c      	bne.n	80127b8 <__gethex+0x2fc>
 801277e:	42ae      	cmp	r6, r5
 8012780:	d11a      	bne.n	80127b8 <__gethex+0x2fc>
 8012782:	2e01      	cmp	r6, #1
 8012784:	d112      	bne.n	80127ac <__gethex+0x2f0>
 8012786:	9a04      	ldr	r2, [sp, #16]
 8012788:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801278c:	6013      	str	r3, [r2, #0]
 801278e:	2301      	movs	r3, #1
 8012790:	6123      	str	r3, [r4, #16]
 8012792:	f8c9 3000 	str.w	r3, [r9]
 8012796:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012798:	2762      	movs	r7, #98	; 0x62
 801279a:	601c      	str	r4, [r3, #0]
 801279c:	e723      	b.n	80125e6 <__gethex+0x12a>
 801279e:	bf00      	nop
 80127a0:	080153a0 	.word	0x080153a0
 80127a4:	08015328 	.word	0x08015328
 80127a8:	08015339 	.word	0x08015339
 80127ac:	1e71      	subs	r1, r6, #1
 80127ae:	4620      	mov	r0, r4
 80127b0:	f000 fe4a 	bl	8013448 <__any_on>
 80127b4:	2800      	cmp	r0, #0
 80127b6:	d1e6      	bne.n	8012786 <__gethex+0x2ca>
 80127b8:	ee18 0a10 	vmov	r0, s16
 80127bc:	4621      	mov	r1, r4
 80127be:	f000 f9e3 	bl	8012b88 <_Bfree>
 80127c2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80127c4:	2300      	movs	r3, #0
 80127c6:	6013      	str	r3, [r2, #0]
 80127c8:	2750      	movs	r7, #80	; 0x50
 80127ca:	e70c      	b.n	80125e6 <__gethex+0x12a>
 80127cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d1f2      	bne.n	80127b8 <__gethex+0x2fc>
 80127d2:	e7d8      	b.n	8012786 <__gethex+0x2ca>
 80127d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d1d5      	bne.n	8012786 <__gethex+0x2ca>
 80127da:	e7ed      	b.n	80127b8 <__gethex+0x2fc>
 80127dc:	1e6f      	subs	r7, r5, #1
 80127de:	f1ba 0f00 	cmp.w	sl, #0
 80127e2:	d131      	bne.n	8012848 <__gethex+0x38c>
 80127e4:	b127      	cbz	r7, 80127f0 <__gethex+0x334>
 80127e6:	4639      	mov	r1, r7
 80127e8:	4620      	mov	r0, r4
 80127ea:	f000 fe2d 	bl	8013448 <__any_on>
 80127ee:	4682      	mov	sl, r0
 80127f0:	117b      	asrs	r3, r7, #5
 80127f2:	2101      	movs	r1, #1
 80127f4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80127f8:	f007 071f 	and.w	r7, r7, #31
 80127fc:	fa01 f707 	lsl.w	r7, r1, r7
 8012800:	421f      	tst	r7, r3
 8012802:	4629      	mov	r1, r5
 8012804:	4620      	mov	r0, r4
 8012806:	bf18      	it	ne
 8012808:	f04a 0a02 	orrne.w	sl, sl, #2
 801280c:	1b76      	subs	r6, r6, r5
 801280e:	f7ff fded 	bl	80123ec <rshift>
 8012812:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8012816:	2702      	movs	r7, #2
 8012818:	f1ba 0f00 	cmp.w	sl, #0
 801281c:	d048      	beq.n	80128b0 <__gethex+0x3f4>
 801281e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012822:	2b02      	cmp	r3, #2
 8012824:	d015      	beq.n	8012852 <__gethex+0x396>
 8012826:	2b03      	cmp	r3, #3
 8012828:	d017      	beq.n	801285a <__gethex+0x39e>
 801282a:	2b01      	cmp	r3, #1
 801282c:	d109      	bne.n	8012842 <__gethex+0x386>
 801282e:	f01a 0f02 	tst.w	sl, #2
 8012832:	d006      	beq.n	8012842 <__gethex+0x386>
 8012834:	f8d9 0000 	ldr.w	r0, [r9]
 8012838:	ea4a 0a00 	orr.w	sl, sl, r0
 801283c:	f01a 0f01 	tst.w	sl, #1
 8012840:	d10e      	bne.n	8012860 <__gethex+0x3a4>
 8012842:	f047 0710 	orr.w	r7, r7, #16
 8012846:	e033      	b.n	80128b0 <__gethex+0x3f4>
 8012848:	f04f 0a01 	mov.w	sl, #1
 801284c:	e7d0      	b.n	80127f0 <__gethex+0x334>
 801284e:	2701      	movs	r7, #1
 8012850:	e7e2      	b.n	8012818 <__gethex+0x35c>
 8012852:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012854:	f1c3 0301 	rsb	r3, r3, #1
 8012858:	9315      	str	r3, [sp, #84]	; 0x54
 801285a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801285c:	2b00      	cmp	r3, #0
 801285e:	d0f0      	beq.n	8012842 <__gethex+0x386>
 8012860:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8012864:	f104 0314 	add.w	r3, r4, #20
 8012868:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801286c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8012870:	f04f 0c00 	mov.w	ip, #0
 8012874:	4618      	mov	r0, r3
 8012876:	f853 2b04 	ldr.w	r2, [r3], #4
 801287a:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 801287e:	d01c      	beq.n	80128ba <__gethex+0x3fe>
 8012880:	3201      	adds	r2, #1
 8012882:	6002      	str	r2, [r0, #0]
 8012884:	2f02      	cmp	r7, #2
 8012886:	f104 0314 	add.w	r3, r4, #20
 801288a:	d13f      	bne.n	801290c <__gethex+0x450>
 801288c:	f8d8 2000 	ldr.w	r2, [r8]
 8012890:	3a01      	subs	r2, #1
 8012892:	42b2      	cmp	r2, r6
 8012894:	d10a      	bne.n	80128ac <__gethex+0x3f0>
 8012896:	1171      	asrs	r1, r6, #5
 8012898:	2201      	movs	r2, #1
 801289a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801289e:	f006 061f 	and.w	r6, r6, #31
 80128a2:	fa02 f606 	lsl.w	r6, r2, r6
 80128a6:	421e      	tst	r6, r3
 80128a8:	bf18      	it	ne
 80128aa:	4617      	movne	r7, r2
 80128ac:	f047 0720 	orr.w	r7, r7, #32
 80128b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80128b2:	601c      	str	r4, [r3, #0]
 80128b4:	9b04      	ldr	r3, [sp, #16]
 80128b6:	601d      	str	r5, [r3, #0]
 80128b8:	e695      	b.n	80125e6 <__gethex+0x12a>
 80128ba:	4299      	cmp	r1, r3
 80128bc:	f843 cc04 	str.w	ip, [r3, #-4]
 80128c0:	d8d8      	bhi.n	8012874 <__gethex+0x3b8>
 80128c2:	68a3      	ldr	r3, [r4, #8]
 80128c4:	459b      	cmp	fp, r3
 80128c6:	db19      	blt.n	80128fc <__gethex+0x440>
 80128c8:	6861      	ldr	r1, [r4, #4]
 80128ca:	ee18 0a10 	vmov	r0, s16
 80128ce:	3101      	adds	r1, #1
 80128d0:	f000 f91a 	bl	8012b08 <_Balloc>
 80128d4:	4681      	mov	r9, r0
 80128d6:	b918      	cbnz	r0, 80128e0 <__gethex+0x424>
 80128d8:	4b1a      	ldr	r3, [pc, #104]	; (8012944 <__gethex+0x488>)
 80128da:	4602      	mov	r2, r0
 80128dc:	2184      	movs	r1, #132	; 0x84
 80128de:	e6a8      	b.n	8012632 <__gethex+0x176>
 80128e0:	6922      	ldr	r2, [r4, #16]
 80128e2:	3202      	adds	r2, #2
 80128e4:	f104 010c 	add.w	r1, r4, #12
 80128e8:	0092      	lsls	r2, r2, #2
 80128ea:	300c      	adds	r0, #12
 80128ec:	f7fd f9a0 	bl	800fc30 <memcpy>
 80128f0:	4621      	mov	r1, r4
 80128f2:	ee18 0a10 	vmov	r0, s16
 80128f6:	f000 f947 	bl	8012b88 <_Bfree>
 80128fa:	464c      	mov	r4, r9
 80128fc:	6923      	ldr	r3, [r4, #16]
 80128fe:	1c5a      	adds	r2, r3, #1
 8012900:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012904:	6122      	str	r2, [r4, #16]
 8012906:	2201      	movs	r2, #1
 8012908:	615a      	str	r2, [r3, #20]
 801290a:	e7bb      	b.n	8012884 <__gethex+0x3c8>
 801290c:	6922      	ldr	r2, [r4, #16]
 801290e:	455a      	cmp	r2, fp
 8012910:	dd0b      	ble.n	801292a <__gethex+0x46e>
 8012912:	2101      	movs	r1, #1
 8012914:	4620      	mov	r0, r4
 8012916:	f7ff fd69 	bl	80123ec <rshift>
 801291a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801291e:	3501      	adds	r5, #1
 8012920:	42ab      	cmp	r3, r5
 8012922:	f6ff aed0 	blt.w	80126c6 <__gethex+0x20a>
 8012926:	2701      	movs	r7, #1
 8012928:	e7c0      	b.n	80128ac <__gethex+0x3f0>
 801292a:	f016 061f 	ands.w	r6, r6, #31
 801292e:	d0fa      	beq.n	8012926 <__gethex+0x46a>
 8012930:	4453      	add	r3, sl
 8012932:	f1c6 0620 	rsb	r6, r6, #32
 8012936:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801293a:	f000 f9d7 	bl	8012cec <__hi0bits>
 801293e:	42b0      	cmp	r0, r6
 8012940:	dbe7      	blt.n	8012912 <__gethex+0x456>
 8012942:	e7f0      	b.n	8012926 <__gethex+0x46a>
 8012944:	08015328 	.word	0x08015328

08012948 <L_shift>:
 8012948:	f1c2 0208 	rsb	r2, r2, #8
 801294c:	0092      	lsls	r2, r2, #2
 801294e:	b570      	push	{r4, r5, r6, lr}
 8012950:	f1c2 0620 	rsb	r6, r2, #32
 8012954:	6843      	ldr	r3, [r0, #4]
 8012956:	6804      	ldr	r4, [r0, #0]
 8012958:	fa03 f506 	lsl.w	r5, r3, r6
 801295c:	432c      	orrs	r4, r5
 801295e:	40d3      	lsrs	r3, r2
 8012960:	6004      	str	r4, [r0, #0]
 8012962:	f840 3f04 	str.w	r3, [r0, #4]!
 8012966:	4288      	cmp	r0, r1
 8012968:	d3f4      	bcc.n	8012954 <L_shift+0xc>
 801296a:	bd70      	pop	{r4, r5, r6, pc}

0801296c <__match>:
 801296c:	b530      	push	{r4, r5, lr}
 801296e:	6803      	ldr	r3, [r0, #0]
 8012970:	3301      	adds	r3, #1
 8012972:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012976:	b914      	cbnz	r4, 801297e <__match+0x12>
 8012978:	6003      	str	r3, [r0, #0]
 801297a:	2001      	movs	r0, #1
 801297c:	bd30      	pop	{r4, r5, pc}
 801297e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012982:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8012986:	2d19      	cmp	r5, #25
 8012988:	bf98      	it	ls
 801298a:	3220      	addls	r2, #32
 801298c:	42a2      	cmp	r2, r4
 801298e:	d0f0      	beq.n	8012972 <__match+0x6>
 8012990:	2000      	movs	r0, #0
 8012992:	e7f3      	b.n	801297c <__match+0x10>

08012994 <__hexnan>:
 8012994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012998:	680b      	ldr	r3, [r1, #0]
 801299a:	115e      	asrs	r6, r3, #5
 801299c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80129a0:	f013 031f 	ands.w	r3, r3, #31
 80129a4:	b087      	sub	sp, #28
 80129a6:	bf18      	it	ne
 80129a8:	3604      	addne	r6, #4
 80129aa:	2500      	movs	r5, #0
 80129ac:	1f37      	subs	r7, r6, #4
 80129ae:	4690      	mov	r8, r2
 80129b0:	6802      	ldr	r2, [r0, #0]
 80129b2:	9301      	str	r3, [sp, #4]
 80129b4:	4682      	mov	sl, r0
 80129b6:	f846 5c04 	str.w	r5, [r6, #-4]
 80129ba:	46b9      	mov	r9, r7
 80129bc:	463c      	mov	r4, r7
 80129be:	9502      	str	r5, [sp, #8]
 80129c0:	46ab      	mov	fp, r5
 80129c2:	7851      	ldrb	r1, [r2, #1]
 80129c4:	1c53      	adds	r3, r2, #1
 80129c6:	9303      	str	r3, [sp, #12]
 80129c8:	b341      	cbz	r1, 8012a1c <__hexnan+0x88>
 80129ca:	4608      	mov	r0, r1
 80129cc:	9205      	str	r2, [sp, #20]
 80129ce:	9104      	str	r1, [sp, #16]
 80129d0:	f7ff fd5e 	bl	8012490 <__hexdig_fun>
 80129d4:	2800      	cmp	r0, #0
 80129d6:	d14f      	bne.n	8012a78 <__hexnan+0xe4>
 80129d8:	9904      	ldr	r1, [sp, #16]
 80129da:	9a05      	ldr	r2, [sp, #20]
 80129dc:	2920      	cmp	r1, #32
 80129de:	d818      	bhi.n	8012a12 <__hexnan+0x7e>
 80129e0:	9b02      	ldr	r3, [sp, #8]
 80129e2:	459b      	cmp	fp, r3
 80129e4:	dd13      	ble.n	8012a0e <__hexnan+0x7a>
 80129e6:	454c      	cmp	r4, r9
 80129e8:	d206      	bcs.n	80129f8 <__hexnan+0x64>
 80129ea:	2d07      	cmp	r5, #7
 80129ec:	dc04      	bgt.n	80129f8 <__hexnan+0x64>
 80129ee:	462a      	mov	r2, r5
 80129f0:	4649      	mov	r1, r9
 80129f2:	4620      	mov	r0, r4
 80129f4:	f7ff ffa8 	bl	8012948 <L_shift>
 80129f8:	4544      	cmp	r4, r8
 80129fa:	d950      	bls.n	8012a9e <__hexnan+0x10a>
 80129fc:	2300      	movs	r3, #0
 80129fe:	f1a4 0904 	sub.w	r9, r4, #4
 8012a02:	f844 3c04 	str.w	r3, [r4, #-4]
 8012a06:	f8cd b008 	str.w	fp, [sp, #8]
 8012a0a:	464c      	mov	r4, r9
 8012a0c:	461d      	mov	r5, r3
 8012a0e:	9a03      	ldr	r2, [sp, #12]
 8012a10:	e7d7      	b.n	80129c2 <__hexnan+0x2e>
 8012a12:	2929      	cmp	r1, #41	; 0x29
 8012a14:	d156      	bne.n	8012ac4 <__hexnan+0x130>
 8012a16:	3202      	adds	r2, #2
 8012a18:	f8ca 2000 	str.w	r2, [sl]
 8012a1c:	f1bb 0f00 	cmp.w	fp, #0
 8012a20:	d050      	beq.n	8012ac4 <__hexnan+0x130>
 8012a22:	454c      	cmp	r4, r9
 8012a24:	d206      	bcs.n	8012a34 <__hexnan+0xa0>
 8012a26:	2d07      	cmp	r5, #7
 8012a28:	dc04      	bgt.n	8012a34 <__hexnan+0xa0>
 8012a2a:	462a      	mov	r2, r5
 8012a2c:	4649      	mov	r1, r9
 8012a2e:	4620      	mov	r0, r4
 8012a30:	f7ff ff8a 	bl	8012948 <L_shift>
 8012a34:	4544      	cmp	r4, r8
 8012a36:	d934      	bls.n	8012aa2 <__hexnan+0x10e>
 8012a38:	f1a8 0204 	sub.w	r2, r8, #4
 8012a3c:	4623      	mov	r3, r4
 8012a3e:	f853 1b04 	ldr.w	r1, [r3], #4
 8012a42:	f842 1f04 	str.w	r1, [r2, #4]!
 8012a46:	429f      	cmp	r7, r3
 8012a48:	d2f9      	bcs.n	8012a3e <__hexnan+0xaa>
 8012a4a:	1b3b      	subs	r3, r7, r4
 8012a4c:	f023 0303 	bic.w	r3, r3, #3
 8012a50:	3304      	adds	r3, #4
 8012a52:	3401      	adds	r4, #1
 8012a54:	3e03      	subs	r6, #3
 8012a56:	42b4      	cmp	r4, r6
 8012a58:	bf88      	it	hi
 8012a5a:	2304      	movhi	r3, #4
 8012a5c:	4443      	add	r3, r8
 8012a5e:	2200      	movs	r2, #0
 8012a60:	f843 2b04 	str.w	r2, [r3], #4
 8012a64:	429f      	cmp	r7, r3
 8012a66:	d2fb      	bcs.n	8012a60 <__hexnan+0xcc>
 8012a68:	683b      	ldr	r3, [r7, #0]
 8012a6a:	b91b      	cbnz	r3, 8012a74 <__hexnan+0xe0>
 8012a6c:	4547      	cmp	r7, r8
 8012a6e:	d127      	bne.n	8012ac0 <__hexnan+0x12c>
 8012a70:	2301      	movs	r3, #1
 8012a72:	603b      	str	r3, [r7, #0]
 8012a74:	2005      	movs	r0, #5
 8012a76:	e026      	b.n	8012ac6 <__hexnan+0x132>
 8012a78:	3501      	adds	r5, #1
 8012a7a:	2d08      	cmp	r5, #8
 8012a7c:	f10b 0b01 	add.w	fp, fp, #1
 8012a80:	dd06      	ble.n	8012a90 <__hexnan+0xfc>
 8012a82:	4544      	cmp	r4, r8
 8012a84:	d9c3      	bls.n	8012a0e <__hexnan+0x7a>
 8012a86:	2300      	movs	r3, #0
 8012a88:	f844 3c04 	str.w	r3, [r4, #-4]
 8012a8c:	2501      	movs	r5, #1
 8012a8e:	3c04      	subs	r4, #4
 8012a90:	6822      	ldr	r2, [r4, #0]
 8012a92:	f000 000f 	and.w	r0, r0, #15
 8012a96:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8012a9a:	6022      	str	r2, [r4, #0]
 8012a9c:	e7b7      	b.n	8012a0e <__hexnan+0x7a>
 8012a9e:	2508      	movs	r5, #8
 8012aa0:	e7b5      	b.n	8012a0e <__hexnan+0x7a>
 8012aa2:	9b01      	ldr	r3, [sp, #4]
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	d0df      	beq.n	8012a68 <__hexnan+0xd4>
 8012aa8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012aac:	f1c3 0320 	rsb	r3, r3, #32
 8012ab0:	fa22 f303 	lsr.w	r3, r2, r3
 8012ab4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8012ab8:	401a      	ands	r2, r3
 8012aba:	f846 2c04 	str.w	r2, [r6, #-4]
 8012abe:	e7d3      	b.n	8012a68 <__hexnan+0xd4>
 8012ac0:	3f04      	subs	r7, #4
 8012ac2:	e7d1      	b.n	8012a68 <__hexnan+0xd4>
 8012ac4:	2004      	movs	r0, #4
 8012ac6:	b007      	add	sp, #28
 8012ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08012acc <_localeconv_r>:
 8012acc:	4800      	ldr	r0, [pc, #0]	; (8012ad0 <_localeconv_r+0x4>)
 8012ace:	4770      	bx	lr
 8012ad0:	2000016c 	.word	0x2000016c

08012ad4 <malloc>:
 8012ad4:	4b02      	ldr	r3, [pc, #8]	; (8012ae0 <malloc+0xc>)
 8012ad6:	4601      	mov	r1, r0
 8012ad8:	6818      	ldr	r0, [r3, #0]
 8012ada:	f000 bd59 	b.w	8013590 <_malloc_r>
 8012ade:	bf00      	nop
 8012ae0:	20000014 	.word	0x20000014

08012ae4 <__ascii_mbtowc>:
 8012ae4:	b082      	sub	sp, #8
 8012ae6:	b901      	cbnz	r1, 8012aea <__ascii_mbtowc+0x6>
 8012ae8:	a901      	add	r1, sp, #4
 8012aea:	b142      	cbz	r2, 8012afe <__ascii_mbtowc+0x1a>
 8012aec:	b14b      	cbz	r3, 8012b02 <__ascii_mbtowc+0x1e>
 8012aee:	7813      	ldrb	r3, [r2, #0]
 8012af0:	600b      	str	r3, [r1, #0]
 8012af2:	7812      	ldrb	r2, [r2, #0]
 8012af4:	1e10      	subs	r0, r2, #0
 8012af6:	bf18      	it	ne
 8012af8:	2001      	movne	r0, #1
 8012afa:	b002      	add	sp, #8
 8012afc:	4770      	bx	lr
 8012afe:	4610      	mov	r0, r2
 8012b00:	e7fb      	b.n	8012afa <__ascii_mbtowc+0x16>
 8012b02:	f06f 0001 	mvn.w	r0, #1
 8012b06:	e7f8      	b.n	8012afa <__ascii_mbtowc+0x16>

08012b08 <_Balloc>:
 8012b08:	b570      	push	{r4, r5, r6, lr}
 8012b0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012b0c:	4604      	mov	r4, r0
 8012b0e:	460d      	mov	r5, r1
 8012b10:	b976      	cbnz	r6, 8012b30 <_Balloc+0x28>
 8012b12:	2010      	movs	r0, #16
 8012b14:	f7ff ffde 	bl	8012ad4 <malloc>
 8012b18:	4602      	mov	r2, r0
 8012b1a:	6260      	str	r0, [r4, #36]	; 0x24
 8012b1c:	b920      	cbnz	r0, 8012b28 <_Balloc+0x20>
 8012b1e:	4b18      	ldr	r3, [pc, #96]	; (8012b80 <_Balloc+0x78>)
 8012b20:	4818      	ldr	r0, [pc, #96]	; (8012b84 <_Balloc+0x7c>)
 8012b22:	2166      	movs	r1, #102	; 0x66
 8012b24:	f000 ff3e 	bl	80139a4 <__assert_func>
 8012b28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012b2c:	6006      	str	r6, [r0, #0]
 8012b2e:	60c6      	str	r6, [r0, #12]
 8012b30:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012b32:	68f3      	ldr	r3, [r6, #12]
 8012b34:	b183      	cbz	r3, 8012b58 <_Balloc+0x50>
 8012b36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012b38:	68db      	ldr	r3, [r3, #12]
 8012b3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012b3e:	b9b8      	cbnz	r0, 8012b70 <_Balloc+0x68>
 8012b40:	2101      	movs	r1, #1
 8012b42:	fa01 f605 	lsl.w	r6, r1, r5
 8012b46:	1d72      	adds	r2, r6, #5
 8012b48:	0092      	lsls	r2, r2, #2
 8012b4a:	4620      	mov	r0, r4
 8012b4c:	f000 fc9d 	bl	801348a <_calloc_r>
 8012b50:	b160      	cbz	r0, 8012b6c <_Balloc+0x64>
 8012b52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012b56:	e00e      	b.n	8012b76 <_Balloc+0x6e>
 8012b58:	2221      	movs	r2, #33	; 0x21
 8012b5a:	2104      	movs	r1, #4
 8012b5c:	4620      	mov	r0, r4
 8012b5e:	f000 fc94 	bl	801348a <_calloc_r>
 8012b62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012b64:	60f0      	str	r0, [r6, #12]
 8012b66:	68db      	ldr	r3, [r3, #12]
 8012b68:	2b00      	cmp	r3, #0
 8012b6a:	d1e4      	bne.n	8012b36 <_Balloc+0x2e>
 8012b6c:	2000      	movs	r0, #0
 8012b6e:	bd70      	pop	{r4, r5, r6, pc}
 8012b70:	6802      	ldr	r2, [r0, #0]
 8012b72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012b76:	2300      	movs	r3, #0
 8012b78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012b7c:	e7f7      	b.n	8012b6e <_Balloc+0x66>
 8012b7e:	bf00      	nop
 8012b80:	080152b6 	.word	0x080152b6
 8012b84:	080153b4 	.word	0x080153b4

08012b88 <_Bfree>:
 8012b88:	b570      	push	{r4, r5, r6, lr}
 8012b8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012b8c:	4605      	mov	r5, r0
 8012b8e:	460c      	mov	r4, r1
 8012b90:	b976      	cbnz	r6, 8012bb0 <_Bfree+0x28>
 8012b92:	2010      	movs	r0, #16
 8012b94:	f7ff ff9e 	bl	8012ad4 <malloc>
 8012b98:	4602      	mov	r2, r0
 8012b9a:	6268      	str	r0, [r5, #36]	; 0x24
 8012b9c:	b920      	cbnz	r0, 8012ba8 <_Bfree+0x20>
 8012b9e:	4b09      	ldr	r3, [pc, #36]	; (8012bc4 <_Bfree+0x3c>)
 8012ba0:	4809      	ldr	r0, [pc, #36]	; (8012bc8 <_Bfree+0x40>)
 8012ba2:	218a      	movs	r1, #138	; 0x8a
 8012ba4:	f000 fefe 	bl	80139a4 <__assert_func>
 8012ba8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012bac:	6006      	str	r6, [r0, #0]
 8012bae:	60c6      	str	r6, [r0, #12]
 8012bb0:	b13c      	cbz	r4, 8012bc2 <_Bfree+0x3a>
 8012bb2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012bb4:	6862      	ldr	r2, [r4, #4]
 8012bb6:	68db      	ldr	r3, [r3, #12]
 8012bb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012bbc:	6021      	str	r1, [r4, #0]
 8012bbe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012bc2:	bd70      	pop	{r4, r5, r6, pc}
 8012bc4:	080152b6 	.word	0x080152b6
 8012bc8:	080153b4 	.word	0x080153b4

08012bcc <__multadd>:
 8012bcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012bd0:	690d      	ldr	r5, [r1, #16]
 8012bd2:	4607      	mov	r7, r0
 8012bd4:	460c      	mov	r4, r1
 8012bd6:	461e      	mov	r6, r3
 8012bd8:	f101 0c14 	add.w	ip, r1, #20
 8012bdc:	2000      	movs	r0, #0
 8012bde:	f8dc 3000 	ldr.w	r3, [ip]
 8012be2:	b299      	uxth	r1, r3
 8012be4:	fb02 6101 	mla	r1, r2, r1, r6
 8012be8:	0c1e      	lsrs	r6, r3, #16
 8012bea:	0c0b      	lsrs	r3, r1, #16
 8012bec:	fb02 3306 	mla	r3, r2, r6, r3
 8012bf0:	b289      	uxth	r1, r1
 8012bf2:	3001      	adds	r0, #1
 8012bf4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012bf8:	4285      	cmp	r5, r0
 8012bfa:	f84c 1b04 	str.w	r1, [ip], #4
 8012bfe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012c02:	dcec      	bgt.n	8012bde <__multadd+0x12>
 8012c04:	b30e      	cbz	r6, 8012c4a <__multadd+0x7e>
 8012c06:	68a3      	ldr	r3, [r4, #8]
 8012c08:	42ab      	cmp	r3, r5
 8012c0a:	dc19      	bgt.n	8012c40 <__multadd+0x74>
 8012c0c:	6861      	ldr	r1, [r4, #4]
 8012c0e:	4638      	mov	r0, r7
 8012c10:	3101      	adds	r1, #1
 8012c12:	f7ff ff79 	bl	8012b08 <_Balloc>
 8012c16:	4680      	mov	r8, r0
 8012c18:	b928      	cbnz	r0, 8012c26 <__multadd+0x5a>
 8012c1a:	4602      	mov	r2, r0
 8012c1c:	4b0c      	ldr	r3, [pc, #48]	; (8012c50 <__multadd+0x84>)
 8012c1e:	480d      	ldr	r0, [pc, #52]	; (8012c54 <__multadd+0x88>)
 8012c20:	21b5      	movs	r1, #181	; 0xb5
 8012c22:	f000 febf 	bl	80139a4 <__assert_func>
 8012c26:	6922      	ldr	r2, [r4, #16]
 8012c28:	3202      	adds	r2, #2
 8012c2a:	f104 010c 	add.w	r1, r4, #12
 8012c2e:	0092      	lsls	r2, r2, #2
 8012c30:	300c      	adds	r0, #12
 8012c32:	f7fc fffd 	bl	800fc30 <memcpy>
 8012c36:	4621      	mov	r1, r4
 8012c38:	4638      	mov	r0, r7
 8012c3a:	f7ff ffa5 	bl	8012b88 <_Bfree>
 8012c3e:	4644      	mov	r4, r8
 8012c40:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012c44:	3501      	adds	r5, #1
 8012c46:	615e      	str	r6, [r3, #20]
 8012c48:	6125      	str	r5, [r4, #16]
 8012c4a:	4620      	mov	r0, r4
 8012c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012c50:	08015328 	.word	0x08015328
 8012c54:	080153b4 	.word	0x080153b4

08012c58 <__s2b>:
 8012c58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012c5c:	460c      	mov	r4, r1
 8012c5e:	4615      	mov	r5, r2
 8012c60:	461f      	mov	r7, r3
 8012c62:	2209      	movs	r2, #9
 8012c64:	3308      	adds	r3, #8
 8012c66:	4606      	mov	r6, r0
 8012c68:	fb93 f3f2 	sdiv	r3, r3, r2
 8012c6c:	2100      	movs	r1, #0
 8012c6e:	2201      	movs	r2, #1
 8012c70:	429a      	cmp	r2, r3
 8012c72:	db09      	blt.n	8012c88 <__s2b+0x30>
 8012c74:	4630      	mov	r0, r6
 8012c76:	f7ff ff47 	bl	8012b08 <_Balloc>
 8012c7a:	b940      	cbnz	r0, 8012c8e <__s2b+0x36>
 8012c7c:	4602      	mov	r2, r0
 8012c7e:	4b19      	ldr	r3, [pc, #100]	; (8012ce4 <__s2b+0x8c>)
 8012c80:	4819      	ldr	r0, [pc, #100]	; (8012ce8 <__s2b+0x90>)
 8012c82:	21ce      	movs	r1, #206	; 0xce
 8012c84:	f000 fe8e 	bl	80139a4 <__assert_func>
 8012c88:	0052      	lsls	r2, r2, #1
 8012c8a:	3101      	adds	r1, #1
 8012c8c:	e7f0      	b.n	8012c70 <__s2b+0x18>
 8012c8e:	9b08      	ldr	r3, [sp, #32]
 8012c90:	6143      	str	r3, [r0, #20]
 8012c92:	2d09      	cmp	r5, #9
 8012c94:	f04f 0301 	mov.w	r3, #1
 8012c98:	6103      	str	r3, [r0, #16]
 8012c9a:	dd16      	ble.n	8012cca <__s2b+0x72>
 8012c9c:	f104 0909 	add.w	r9, r4, #9
 8012ca0:	46c8      	mov	r8, r9
 8012ca2:	442c      	add	r4, r5
 8012ca4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8012ca8:	4601      	mov	r1, r0
 8012caa:	3b30      	subs	r3, #48	; 0x30
 8012cac:	220a      	movs	r2, #10
 8012cae:	4630      	mov	r0, r6
 8012cb0:	f7ff ff8c 	bl	8012bcc <__multadd>
 8012cb4:	45a0      	cmp	r8, r4
 8012cb6:	d1f5      	bne.n	8012ca4 <__s2b+0x4c>
 8012cb8:	f1a5 0408 	sub.w	r4, r5, #8
 8012cbc:	444c      	add	r4, r9
 8012cbe:	1b2d      	subs	r5, r5, r4
 8012cc0:	1963      	adds	r3, r4, r5
 8012cc2:	42bb      	cmp	r3, r7
 8012cc4:	db04      	blt.n	8012cd0 <__s2b+0x78>
 8012cc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012cca:	340a      	adds	r4, #10
 8012ccc:	2509      	movs	r5, #9
 8012cce:	e7f6      	b.n	8012cbe <__s2b+0x66>
 8012cd0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012cd4:	4601      	mov	r1, r0
 8012cd6:	3b30      	subs	r3, #48	; 0x30
 8012cd8:	220a      	movs	r2, #10
 8012cda:	4630      	mov	r0, r6
 8012cdc:	f7ff ff76 	bl	8012bcc <__multadd>
 8012ce0:	e7ee      	b.n	8012cc0 <__s2b+0x68>
 8012ce2:	bf00      	nop
 8012ce4:	08015328 	.word	0x08015328
 8012ce8:	080153b4 	.word	0x080153b4

08012cec <__hi0bits>:
 8012cec:	0c03      	lsrs	r3, r0, #16
 8012cee:	041b      	lsls	r3, r3, #16
 8012cf0:	b9d3      	cbnz	r3, 8012d28 <__hi0bits+0x3c>
 8012cf2:	0400      	lsls	r0, r0, #16
 8012cf4:	2310      	movs	r3, #16
 8012cf6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8012cfa:	bf04      	itt	eq
 8012cfc:	0200      	lsleq	r0, r0, #8
 8012cfe:	3308      	addeq	r3, #8
 8012d00:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012d04:	bf04      	itt	eq
 8012d06:	0100      	lsleq	r0, r0, #4
 8012d08:	3304      	addeq	r3, #4
 8012d0a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012d0e:	bf04      	itt	eq
 8012d10:	0080      	lsleq	r0, r0, #2
 8012d12:	3302      	addeq	r3, #2
 8012d14:	2800      	cmp	r0, #0
 8012d16:	db05      	blt.n	8012d24 <__hi0bits+0x38>
 8012d18:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012d1c:	f103 0301 	add.w	r3, r3, #1
 8012d20:	bf08      	it	eq
 8012d22:	2320      	moveq	r3, #32
 8012d24:	4618      	mov	r0, r3
 8012d26:	4770      	bx	lr
 8012d28:	2300      	movs	r3, #0
 8012d2a:	e7e4      	b.n	8012cf6 <__hi0bits+0xa>

08012d2c <__lo0bits>:
 8012d2c:	6803      	ldr	r3, [r0, #0]
 8012d2e:	f013 0207 	ands.w	r2, r3, #7
 8012d32:	4601      	mov	r1, r0
 8012d34:	d00b      	beq.n	8012d4e <__lo0bits+0x22>
 8012d36:	07da      	lsls	r2, r3, #31
 8012d38:	d423      	bmi.n	8012d82 <__lo0bits+0x56>
 8012d3a:	0798      	lsls	r0, r3, #30
 8012d3c:	bf49      	itett	mi
 8012d3e:	085b      	lsrmi	r3, r3, #1
 8012d40:	089b      	lsrpl	r3, r3, #2
 8012d42:	2001      	movmi	r0, #1
 8012d44:	600b      	strmi	r3, [r1, #0]
 8012d46:	bf5c      	itt	pl
 8012d48:	600b      	strpl	r3, [r1, #0]
 8012d4a:	2002      	movpl	r0, #2
 8012d4c:	4770      	bx	lr
 8012d4e:	b298      	uxth	r0, r3
 8012d50:	b9a8      	cbnz	r0, 8012d7e <__lo0bits+0x52>
 8012d52:	0c1b      	lsrs	r3, r3, #16
 8012d54:	2010      	movs	r0, #16
 8012d56:	b2da      	uxtb	r2, r3
 8012d58:	b90a      	cbnz	r2, 8012d5e <__lo0bits+0x32>
 8012d5a:	3008      	adds	r0, #8
 8012d5c:	0a1b      	lsrs	r3, r3, #8
 8012d5e:	071a      	lsls	r2, r3, #28
 8012d60:	bf04      	itt	eq
 8012d62:	091b      	lsreq	r3, r3, #4
 8012d64:	3004      	addeq	r0, #4
 8012d66:	079a      	lsls	r2, r3, #30
 8012d68:	bf04      	itt	eq
 8012d6a:	089b      	lsreq	r3, r3, #2
 8012d6c:	3002      	addeq	r0, #2
 8012d6e:	07da      	lsls	r2, r3, #31
 8012d70:	d403      	bmi.n	8012d7a <__lo0bits+0x4e>
 8012d72:	085b      	lsrs	r3, r3, #1
 8012d74:	f100 0001 	add.w	r0, r0, #1
 8012d78:	d005      	beq.n	8012d86 <__lo0bits+0x5a>
 8012d7a:	600b      	str	r3, [r1, #0]
 8012d7c:	4770      	bx	lr
 8012d7e:	4610      	mov	r0, r2
 8012d80:	e7e9      	b.n	8012d56 <__lo0bits+0x2a>
 8012d82:	2000      	movs	r0, #0
 8012d84:	4770      	bx	lr
 8012d86:	2020      	movs	r0, #32
 8012d88:	4770      	bx	lr
	...

08012d8c <__i2b>:
 8012d8c:	b510      	push	{r4, lr}
 8012d8e:	460c      	mov	r4, r1
 8012d90:	2101      	movs	r1, #1
 8012d92:	f7ff feb9 	bl	8012b08 <_Balloc>
 8012d96:	4602      	mov	r2, r0
 8012d98:	b928      	cbnz	r0, 8012da6 <__i2b+0x1a>
 8012d9a:	4b05      	ldr	r3, [pc, #20]	; (8012db0 <__i2b+0x24>)
 8012d9c:	4805      	ldr	r0, [pc, #20]	; (8012db4 <__i2b+0x28>)
 8012d9e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012da2:	f000 fdff 	bl	80139a4 <__assert_func>
 8012da6:	2301      	movs	r3, #1
 8012da8:	6144      	str	r4, [r0, #20]
 8012daa:	6103      	str	r3, [r0, #16]
 8012dac:	bd10      	pop	{r4, pc}
 8012dae:	bf00      	nop
 8012db0:	08015328 	.word	0x08015328
 8012db4:	080153b4 	.word	0x080153b4

08012db8 <__multiply>:
 8012db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012dbc:	4691      	mov	r9, r2
 8012dbe:	690a      	ldr	r2, [r1, #16]
 8012dc0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012dc4:	429a      	cmp	r2, r3
 8012dc6:	bfb8      	it	lt
 8012dc8:	460b      	movlt	r3, r1
 8012dca:	460c      	mov	r4, r1
 8012dcc:	bfbc      	itt	lt
 8012dce:	464c      	movlt	r4, r9
 8012dd0:	4699      	movlt	r9, r3
 8012dd2:	6927      	ldr	r7, [r4, #16]
 8012dd4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012dd8:	68a3      	ldr	r3, [r4, #8]
 8012dda:	6861      	ldr	r1, [r4, #4]
 8012ddc:	eb07 060a 	add.w	r6, r7, sl
 8012de0:	42b3      	cmp	r3, r6
 8012de2:	b085      	sub	sp, #20
 8012de4:	bfb8      	it	lt
 8012de6:	3101      	addlt	r1, #1
 8012de8:	f7ff fe8e 	bl	8012b08 <_Balloc>
 8012dec:	b930      	cbnz	r0, 8012dfc <__multiply+0x44>
 8012dee:	4602      	mov	r2, r0
 8012df0:	4b44      	ldr	r3, [pc, #272]	; (8012f04 <__multiply+0x14c>)
 8012df2:	4845      	ldr	r0, [pc, #276]	; (8012f08 <__multiply+0x150>)
 8012df4:	f240 115d 	movw	r1, #349	; 0x15d
 8012df8:	f000 fdd4 	bl	80139a4 <__assert_func>
 8012dfc:	f100 0514 	add.w	r5, r0, #20
 8012e00:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8012e04:	462b      	mov	r3, r5
 8012e06:	2200      	movs	r2, #0
 8012e08:	4543      	cmp	r3, r8
 8012e0a:	d321      	bcc.n	8012e50 <__multiply+0x98>
 8012e0c:	f104 0314 	add.w	r3, r4, #20
 8012e10:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8012e14:	f109 0314 	add.w	r3, r9, #20
 8012e18:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8012e1c:	9202      	str	r2, [sp, #8]
 8012e1e:	1b3a      	subs	r2, r7, r4
 8012e20:	3a15      	subs	r2, #21
 8012e22:	f022 0203 	bic.w	r2, r2, #3
 8012e26:	3204      	adds	r2, #4
 8012e28:	f104 0115 	add.w	r1, r4, #21
 8012e2c:	428f      	cmp	r7, r1
 8012e2e:	bf38      	it	cc
 8012e30:	2204      	movcc	r2, #4
 8012e32:	9201      	str	r2, [sp, #4]
 8012e34:	9a02      	ldr	r2, [sp, #8]
 8012e36:	9303      	str	r3, [sp, #12]
 8012e38:	429a      	cmp	r2, r3
 8012e3a:	d80c      	bhi.n	8012e56 <__multiply+0x9e>
 8012e3c:	2e00      	cmp	r6, #0
 8012e3e:	dd03      	ble.n	8012e48 <__multiply+0x90>
 8012e40:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012e44:	2b00      	cmp	r3, #0
 8012e46:	d05a      	beq.n	8012efe <__multiply+0x146>
 8012e48:	6106      	str	r6, [r0, #16]
 8012e4a:	b005      	add	sp, #20
 8012e4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012e50:	f843 2b04 	str.w	r2, [r3], #4
 8012e54:	e7d8      	b.n	8012e08 <__multiply+0x50>
 8012e56:	f8b3 a000 	ldrh.w	sl, [r3]
 8012e5a:	f1ba 0f00 	cmp.w	sl, #0
 8012e5e:	d024      	beq.n	8012eaa <__multiply+0xf2>
 8012e60:	f104 0e14 	add.w	lr, r4, #20
 8012e64:	46a9      	mov	r9, r5
 8012e66:	f04f 0c00 	mov.w	ip, #0
 8012e6a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8012e6e:	f8d9 1000 	ldr.w	r1, [r9]
 8012e72:	fa1f fb82 	uxth.w	fp, r2
 8012e76:	b289      	uxth	r1, r1
 8012e78:	fb0a 110b 	mla	r1, sl, fp, r1
 8012e7c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8012e80:	f8d9 2000 	ldr.w	r2, [r9]
 8012e84:	4461      	add	r1, ip
 8012e86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012e8a:	fb0a c20b 	mla	r2, sl, fp, ip
 8012e8e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8012e92:	b289      	uxth	r1, r1
 8012e94:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8012e98:	4577      	cmp	r7, lr
 8012e9a:	f849 1b04 	str.w	r1, [r9], #4
 8012e9e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012ea2:	d8e2      	bhi.n	8012e6a <__multiply+0xb2>
 8012ea4:	9a01      	ldr	r2, [sp, #4]
 8012ea6:	f845 c002 	str.w	ip, [r5, r2]
 8012eaa:	9a03      	ldr	r2, [sp, #12]
 8012eac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012eb0:	3304      	adds	r3, #4
 8012eb2:	f1b9 0f00 	cmp.w	r9, #0
 8012eb6:	d020      	beq.n	8012efa <__multiply+0x142>
 8012eb8:	6829      	ldr	r1, [r5, #0]
 8012eba:	f104 0c14 	add.w	ip, r4, #20
 8012ebe:	46ae      	mov	lr, r5
 8012ec0:	f04f 0a00 	mov.w	sl, #0
 8012ec4:	f8bc b000 	ldrh.w	fp, [ip]
 8012ec8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8012ecc:	fb09 220b 	mla	r2, r9, fp, r2
 8012ed0:	4492      	add	sl, r2
 8012ed2:	b289      	uxth	r1, r1
 8012ed4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8012ed8:	f84e 1b04 	str.w	r1, [lr], #4
 8012edc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8012ee0:	f8be 1000 	ldrh.w	r1, [lr]
 8012ee4:	0c12      	lsrs	r2, r2, #16
 8012ee6:	fb09 1102 	mla	r1, r9, r2, r1
 8012eea:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8012eee:	4567      	cmp	r7, ip
 8012ef0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8012ef4:	d8e6      	bhi.n	8012ec4 <__multiply+0x10c>
 8012ef6:	9a01      	ldr	r2, [sp, #4]
 8012ef8:	50a9      	str	r1, [r5, r2]
 8012efa:	3504      	adds	r5, #4
 8012efc:	e79a      	b.n	8012e34 <__multiply+0x7c>
 8012efe:	3e01      	subs	r6, #1
 8012f00:	e79c      	b.n	8012e3c <__multiply+0x84>
 8012f02:	bf00      	nop
 8012f04:	08015328 	.word	0x08015328
 8012f08:	080153b4 	.word	0x080153b4

08012f0c <__pow5mult>:
 8012f0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012f10:	4615      	mov	r5, r2
 8012f12:	f012 0203 	ands.w	r2, r2, #3
 8012f16:	4606      	mov	r6, r0
 8012f18:	460f      	mov	r7, r1
 8012f1a:	d007      	beq.n	8012f2c <__pow5mult+0x20>
 8012f1c:	4c25      	ldr	r4, [pc, #148]	; (8012fb4 <__pow5mult+0xa8>)
 8012f1e:	3a01      	subs	r2, #1
 8012f20:	2300      	movs	r3, #0
 8012f22:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012f26:	f7ff fe51 	bl	8012bcc <__multadd>
 8012f2a:	4607      	mov	r7, r0
 8012f2c:	10ad      	asrs	r5, r5, #2
 8012f2e:	d03d      	beq.n	8012fac <__pow5mult+0xa0>
 8012f30:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012f32:	b97c      	cbnz	r4, 8012f54 <__pow5mult+0x48>
 8012f34:	2010      	movs	r0, #16
 8012f36:	f7ff fdcd 	bl	8012ad4 <malloc>
 8012f3a:	4602      	mov	r2, r0
 8012f3c:	6270      	str	r0, [r6, #36]	; 0x24
 8012f3e:	b928      	cbnz	r0, 8012f4c <__pow5mult+0x40>
 8012f40:	4b1d      	ldr	r3, [pc, #116]	; (8012fb8 <__pow5mult+0xac>)
 8012f42:	481e      	ldr	r0, [pc, #120]	; (8012fbc <__pow5mult+0xb0>)
 8012f44:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012f48:	f000 fd2c 	bl	80139a4 <__assert_func>
 8012f4c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012f50:	6004      	str	r4, [r0, #0]
 8012f52:	60c4      	str	r4, [r0, #12]
 8012f54:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012f58:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012f5c:	b94c      	cbnz	r4, 8012f72 <__pow5mult+0x66>
 8012f5e:	f240 2171 	movw	r1, #625	; 0x271
 8012f62:	4630      	mov	r0, r6
 8012f64:	f7ff ff12 	bl	8012d8c <__i2b>
 8012f68:	2300      	movs	r3, #0
 8012f6a:	f8c8 0008 	str.w	r0, [r8, #8]
 8012f6e:	4604      	mov	r4, r0
 8012f70:	6003      	str	r3, [r0, #0]
 8012f72:	f04f 0900 	mov.w	r9, #0
 8012f76:	07eb      	lsls	r3, r5, #31
 8012f78:	d50a      	bpl.n	8012f90 <__pow5mult+0x84>
 8012f7a:	4639      	mov	r1, r7
 8012f7c:	4622      	mov	r2, r4
 8012f7e:	4630      	mov	r0, r6
 8012f80:	f7ff ff1a 	bl	8012db8 <__multiply>
 8012f84:	4639      	mov	r1, r7
 8012f86:	4680      	mov	r8, r0
 8012f88:	4630      	mov	r0, r6
 8012f8a:	f7ff fdfd 	bl	8012b88 <_Bfree>
 8012f8e:	4647      	mov	r7, r8
 8012f90:	106d      	asrs	r5, r5, #1
 8012f92:	d00b      	beq.n	8012fac <__pow5mult+0xa0>
 8012f94:	6820      	ldr	r0, [r4, #0]
 8012f96:	b938      	cbnz	r0, 8012fa8 <__pow5mult+0x9c>
 8012f98:	4622      	mov	r2, r4
 8012f9a:	4621      	mov	r1, r4
 8012f9c:	4630      	mov	r0, r6
 8012f9e:	f7ff ff0b 	bl	8012db8 <__multiply>
 8012fa2:	6020      	str	r0, [r4, #0]
 8012fa4:	f8c0 9000 	str.w	r9, [r0]
 8012fa8:	4604      	mov	r4, r0
 8012faa:	e7e4      	b.n	8012f76 <__pow5mult+0x6a>
 8012fac:	4638      	mov	r0, r7
 8012fae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012fb2:	bf00      	nop
 8012fb4:	08015500 	.word	0x08015500
 8012fb8:	080152b6 	.word	0x080152b6
 8012fbc:	080153b4 	.word	0x080153b4

08012fc0 <__lshift>:
 8012fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012fc4:	460c      	mov	r4, r1
 8012fc6:	6849      	ldr	r1, [r1, #4]
 8012fc8:	6923      	ldr	r3, [r4, #16]
 8012fca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012fce:	68a3      	ldr	r3, [r4, #8]
 8012fd0:	4607      	mov	r7, r0
 8012fd2:	4691      	mov	r9, r2
 8012fd4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012fd8:	f108 0601 	add.w	r6, r8, #1
 8012fdc:	42b3      	cmp	r3, r6
 8012fde:	db0b      	blt.n	8012ff8 <__lshift+0x38>
 8012fe0:	4638      	mov	r0, r7
 8012fe2:	f7ff fd91 	bl	8012b08 <_Balloc>
 8012fe6:	4605      	mov	r5, r0
 8012fe8:	b948      	cbnz	r0, 8012ffe <__lshift+0x3e>
 8012fea:	4602      	mov	r2, r0
 8012fec:	4b2a      	ldr	r3, [pc, #168]	; (8013098 <__lshift+0xd8>)
 8012fee:	482b      	ldr	r0, [pc, #172]	; (801309c <__lshift+0xdc>)
 8012ff0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012ff4:	f000 fcd6 	bl	80139a4 <__assert_func>
 8012ff8:	3101      	adds	r1, #1
 8012ffa:	005b      	lsls	r3, r3, #1
 8012ffc:	e7ee      	b.n	8012fdc <__lshift+0x1c>
 8012ffe:	2300      	movs	r3, #0
 8013000:	f100 0114 	add.w	r1, r0, #20
 8013004:	f100 0210 	add.w	r2, r0, #16
 8013008:	4618      	mov	r0, r3
 801300a:	4553      	cmp	r3, sl
 801300c:	db37      	blt.n	801307e <__lshift+0xbe>
 801300e:	6920      	ldr	r0, [r4, #16]
 8013010:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013014:	f104 0314 	add.w	r3, r4, #20
 8013018:	f019 091f 	ands.w	r9, r9, #31
 801301c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013020:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8013024:	d02f      	beq.n	8013086 <__lshift+0xc6>
 8013026:	f1c9 0e20 	rsb	lr, r9, #32
 801302a:	468a      	mov	sl, r1
 801302c:	f04f 0c00 	mov.w	ip, #0
 8013030:	681a      	ldr	r2, [r3, #0]
 8013032:	fa02 f209 	lsl.w	r2, r2, r9
 8013036:	ea42 020c 	orr.w	r2, r2, ip
 801303a:	f84a 2b04 	str.w	r2, [sl], #4
 801303e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013042:	4298      	cmp	r0, r3
 8013044:	fa22 fc0e 	lsr.w	ip, r2, lr
 8013048:	d8f2      	bhi.n	8013030 <__lshift+0x70>
 801304a:	1b03      	subs	r3, r0, r4
 801304c:	3b15      	subs	r3, #21
 801304e:	f023 0303 	bic.w	r3, r3, #3
 8013052:	3304      	adds	r3, #4
 8013054:	f104 0215 	add.w	r2, r4, #21
 8013058:	4290      	cmp	r0, r2
 801305a:	bf38      	it	cc
 801305c:	2304      	movcc	r3, #4
 801305e:	f841 c003 	str.w	ip, [r1, r3]
 8013062:	f1bc 0f00 	cmp.w	ip, #0
 8013066:	d001      	beq.n	801306c <__lshift+0xac>
 8013068:	f108 0602 	add.w	r6, r8, #2
 801306c:	3e01      	subs	r6, #1
 801306e:	4638      	mov	r0, r7
 8013070:	612e      	str	r6, [r5, #16]
 8013072:	4621      	mov	r1, r4
 8013074:	f7ff fd88 	bl	8012b88 <_Bfree>
 8013078:	4628      	mov	r0, r5
 801307a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801307e:	f842 0f04 	str.w	r0, [r2, #4]!
 8013082:	3301      	adds	r3, #1
 8013084:	e7c1      	b.n	801300a <__lshift+0x4a>
 8013086:	3904      	subs	r1, #4
 8013088:	f853 2b04 	ldr.w	r2, [r3], #4
 801308c:	f841 2f04 	str.w	r2, [r1, #4]!
 8013090:	4298      	cmp	r0, r3
 8013092:	d8f9      	bhi.n	8013088 <__lshift+0xc8>
 8013094:	e7ea      	b.n	801306c <__lshift+0xac>
 8013096:	bf00      	nop
 8013098:	08015328 	.word	0x08015328
 801309c:	080153b4 	.word	0x080153b4

080130a0 <__mcmp>:
 80130a0:	b530      	push	{r4, r5, lr}
 80130a2:	6902      	ldr	r2, [r0, #16]
 80130a4:	690c      	ldr	r4, [r1, #16]
 80130a6:	1b12      	subs	r2, r2, r4
 80130a8:	d10e      	bne.n	80130c8 <__mcmp+0x28>
 80130aa:	f100 0314 	add.w	r3, r0, #20
 80130ae:	3114      	adds	r1, #20
 80130b0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80130b4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80130b8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80130bc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80130c0:	42a5      	cmp	r5, r4
 80130c2:	d003      	beq.n	80130cc <__mcmp+0x2c>
 80130c4:	d305      	bcc.n	80130d2 <__mcmp+0x32>
 80130c6:	2201      	movs	r2, #1
 80130c8:	4610      	mov	r0, r2
 80130ca:	bd30      	pop	{r4, r5, pc}
 80130cc:	4283      	cmp	r3, r0
 80130ce:	d3f3      	bcc.n	80130b8 <__mcmp+0x18>
 80130d0:	e7fa      	b.n	80130c8 <__mcmp+0x28>
 80130d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80130d6:	e7f7      	b.n	80130c8 <__mcmp+0x28>

080130d8 <__mdiff>:
 80130d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130dc:	460c      	mov	r4, r1
 80130de:	4606      	mov	r6, r0
 80130e0:	4611      	mov	r1, r2
 80130e2:	4620      	mov	r0, r4
 80130e4:	4690      	mov	r8, r2
 80130e6:	f7ff ffdb 	bl	80130a0 <__mcmp>
 80130ea:	1e05      	subs	r5, r0, #0
 80130ec:	d110      	bne.n	8013110 <__mdiff+0x38>
 80130ee:	4629      	mov	r1, r5
 80130f0:	4630      	mov	r0, r6
 80130f2:	f7ff fd09 	bl	8012b08 <_Balloc>
 80130f6:	b930      	cbnz	r0, 8013106 <__mdiff+0x2e>
 80130f8:	4b3a      	ldr	r3, [pc, #232]	; (80131e4 <__mdiff+0x10c>)
 80130fa:	4602      	mov	r2, r0
 80130fc:	f240 2132 	movw	r1, #562	; 0x232
 8013100:	4839      	ldr	r0, [pc, #228]	; (80131e8 <__mdiff+0x110>)
 8013102:	f000 fc4f 	bl	80139a4 <__assert_func>
 8013106:	2301      	movs	r3, #1
 8013108:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801310c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013110:	bfa4      	itt	ge
 8013112:	4643      	movge	r3, r8
 8013114:	46a0      	movge	r8, r4
 8013116:	4630      	mov	r0, r6
 8013118:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801311c:	bfa6      	itte	ge
 801311e:	461c      	movge	r4, r3
 8013120:	2500      	movge	r5, #0
 8013122:	2501      	movlt	r5, #1
 8013124:	f7ff fcf0 	bl	8012b08 <_Balloc>
 8013128:	b920      	cbnz	r0, 8013134 <__mdiff+0x5c>
 801312a:	4b2e      	ldr	r3, [pc, #184]	; (80131e4 <__mdiff+0x10c>)
 801312c:	4602      	mov	r2, r0
 801312e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8013132:	e7e5      	b.n	8013100 <__mdiff+0x28>
 8013134:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8013138:	6926      	ldr	r6, [r4, #16]
 801313a:	60c5      	str	r5, [r0, #12]
 801313c:	f104 0914 	add.w	r9, r4, #20
 8013140:	f108 0514 	add.w	r5, r8, #20
 8013144:	f100 0e14 	add.w	lr, r0, #20
 8013148:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801314c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8013150:	f108 0210 	add.w	r2, r8, #16
 8013154:	46f2      	mov	sl, lr
 8013156:	2100      	movs	r1, #0
 8013158:	f859 3b04 	ldr.w	r3, [r9], #4
 801315c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8013160:	fa1f f883 	uxth.w	r8, r3
 8013164:	fa11 f18b 	uxtah	r1, r1, fp
 8013168:	0c1b      	lsrs	r3, r3, #16
 801316a:	eba1 0808 	sub.w	r8, r1, r8
 801316e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013172:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013176:	fa1f f888 	uxth.w	r8, r8
 801317a:	1419      	asrs	r1, r3, #16
 801317c:	454e      	cmp	r6, r9
 801317e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8013182:	f84a 3b04 	str.w	r3, [sl], #4
 8013186:	d8e7      	bhi.n	8013158 <__mdiff+0x80>
 8013188:	1b33      	subs	r3, r6, r4
 801318a:	3b15      	subs	r3, #21
 801318c:	f023 0303 	bic.w	r3, r3, #3
 8013190:	3304      	adds	r3, #4
 8013192:	3415      	adds	r4, #21
 8013194:	42a6      	cmp	r6, r4
 8013196:	bf38      	it	cc
 8013198:	2304      	movcc	r3, #4
 801319a:	441d      	add	r5, r3
 801319c:	4473      	add	r3, lr
 801319e:	469e      	mov	lr, r3
 80131a0:	462e      	mov	r6, r5
 80131a2:	4566      	cmp	r6, ip
 80131a4:	d30e      	bcc.n	80131c4 <__mdiff+0xec>
 80131a6:	f10c 0203 	add.w	r2, ip, #3
 80131aa:	1b52      	subs	r2, r2, r5
 80131ac:	f022 0203 	bic.w	r2, r2, #3
 80131b0:	3d03      	subs	r5, #3
 80131b2:	45ac      	cmp	ip, r5
 80131b4:	bf38      	it	cc
 80131b6:	2200      	movcc	r2, #0
 80131b8:	441a      	add	r2, r3
 80131ba:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80131be:	b17b      	cbz	r3, 80131e0 <__mdiff+0x108>
 80131c0:	6107      	str	r7, [r0, #16]
 80131c2:	e7a3      	b.n	801310c <__mdiff+0x34>
 80131c4:	f856 8b04 	ldr.w	r8, [r6], #4
 80131c8:	fa11 f288 	uxtah	r2, r1, r8
 80131cc:	1414      	asrs	r4, r2, #16
 80131ce:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80131d2:	b292      	uxth	r2, r2
 80131d4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80131d8:	f84e 2b04 	str.w	r2, [lr], #4
 80131dc:	1421      	asrs	r1, r4, #16
 80131de:	e7e0      	b.n	80131a2 <__mdiff+0xca>
 80131e0:	3f01      	subs	r7, #1
 80131e2:	e7ea      	b.n	80131ba <__mdiff+0xe2>
 80131e4:	08015328 	.word	0x08015328
 80131e8:	080153b4 	.word	0x080153b4

080131ec <__ulp>:
 80131ec:	b082      	sub	sp, #8
 80131ee:	ed8d 0b00 	vstr	d0, [sp]
 80131f2:	9b01      	ldr	r3, [sp, #4]
 80131f4:	4912      	ldr	r1, [pc, #72]	; (8013240 <__ulp+0x54>)
 80131f6:	4019      	ands	r1, r3
 80131f8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80131fc:	2900      	cmp	r1, #0
 80131fe:	dd05      	ble.n	801320c <__ulp+0x20>
 8013200:	2200      	movs	r2, #0
 8013202:	460b      	mov	r3, r1
 8013204:	ec43 2b10 	vmov	d0, r2, r3
 8013208:	b002      	add	sp, #8
 801320a:	4770      	bx	lr
 801320c:	4249      	negs	r1, r1
 801320e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8013212:	ea4f 5021 	mov.w	r0, r1, asr #20
 8013216:	f04f 0200 	mov.w	r2, #0
 801321a:	f04f 0300 	mov.w	r3, #0
 801321e:	da04      	bge.n	801322a <__ulp+0x3e>
 8013220:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8013224:	fa41 f300 	asr.w	r3, r1, r0
 8013228:	e7ec      	b.n	8013204 <__ulp+0x18>
 801322a:	f1a0 0114 	sub.w	r1, r0, #20
 801322e:	291e      	cmp	r1, #30
 8013230:	bfda      	itte	le
 8013232:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8013236:	fa20 f101 	lsrle.w	r1, r0, r1
 801323a:	2101      	movgt	r1, #1
 801323c:	460a      	mov	r2, r1
 801323e:	e7e1      	b.n	8013204 <__ulp+0x18>
 8013240:	7ff00000 	.word	0x7ff00000

08013244 <__b2d>:
 8013244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013246:	6905      	ldr	r5, [r0, #16]
 8013248:	f100 0714 	add.w	r7, r0, #20
 801324c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8013250:	1f2e      	subs	r6, r5, #4
 8013252:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8013256:	4620      	mov	r0, r4
 8013258:	f7ff fd48 	bl	8012cec <__hi0bits>
 801325c:	f1c0 0320 	rsb	r3, r0, #32
 8013260:	280a      	cmp	r0, #10
 8013262:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80132e0 <__b2d+0x9c>
 8013266:	600b      	str	r3, [r1, #0]
 8013268:	dc14      	bgt.n	8013294 <__b2d+0x50>
 801326a:	f1c0 0e0b 	rsb	lr, r0, #11
 801326e:	fa24 f10e 	lsr.w	r1, r4, lr
 8013272:	42b7      	cmp	r7, r6
 8013274:	ea41 030c 	orr.w	r3, r1, ip
 8013278:	bf34      	ite	cc
 801327a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801327e:	2100      	movcs	r1, #0
 8013280:	3015      	adds	r0, #21
 8013282:	fa04 f000 	lsl.w	r0, r4, r0
 8013286:	fa21 f10e 	lsr.w	r1, r1, lr
 801328a:	ea40 0201 	orr.w	r2, r0, r1
 801328e:	ec43 2b10 	vmov	d0, r2, r3
 8013292:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013294:	42b7      	cmp	r7, r6
 8013296:	bf3a      	itte	cc
 8013298:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801329c:	f1a5 0608 	subcc.w	r6, r5, #8
 80132a0:	2100      	movcs	r1, #0
 80132a2:	380b      	subs	r0, #11
 80132a4:	d017      	beq.n	80132d6 <__b2d+0x92>
 80132a6:	f1c0 0c20 	rsb	ip, r0, #32
 80132aa:	fa04 f500 	lsl.w	r5, r4, r0
 80132ae:	42be      	cmp	r6, r7
 80132b0:	fa21 f40c 	lsr.w	r4, r1, ip
 80132b4:	ea45 0504 	orr.w	r5, r5, r4
 80132b8:	bf8c      	ite	hi
 80132ba:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80132be:	2400      	movls	r4, #0
 80132c0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80132c4:	fa01 f000 	lsl.w	r0, r1, r0
 80132c8:	fa24 f40c 	lsr.w	r4, r4, ip
 80132cc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80132d0:	ea40 0204 	orr.w	r2, r0, r4
 80132d4:	e7db      	b.n	801328e <__b2d+0x4a>
 80132d6:	ea44 030c 	orr.w	r3, r4, ip
 80132da:	460a      	mov	r2, r1
 80132dc:	e7d7      	b.n	801328e <__b2d+0x4a>
 80132de:	bf00      	nop
 80132e0:	3ff00000 	.word	0x3ff00000

080132e4 <__d2b>:
 80132e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80132e8:	4689      	mov	r9, r1
 80132ea:	2101      	movs	r1, #1
 80132ec:	ec57 6b10 	vmov	r6, r7, d0
 80132f0:	4690      	mov	r8, r2
 80132f2:	f7ff fc09 	bl	8012b08 <_Balloc>
 80132f6:	4604      	mov	r4, r0
 80132f8:	b930      	cbnz	r0, 8013308 <__d2b+0x24>
 80132fa:	4602      	mov	r2, r0
 80132fc:	4b25      	ldr	r3, [pc, #148]	; (8013394 <__d2b+0xb0>)
 80132fe:	4826      	ldr	r0, [pc, #152]	; (8013398 <__d2b+0xb4>)
 8013300:	f240 310a 	movw	r1, #778	; 0x30a
 8013304:	f000 fb4e 	bl	80139a4 <__assert_func>
 8013308:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801330c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013310:	bb35      	cbnz	r5, 8013360 <__d2b+0x7c>
 8013312:	2e00      	cmp	r6, #0
 8013314:	9301      	str	r3, [sp, #4]
 8013316:	d028      	beq.n	801336a <__d2b+0x86>
 8013318:	4668      	mov	r0, sp
 801331a:	9600      	str	r6, [sp, #0]
 801331c:	f7ff fd06 	bl	8012d2c <__lo0bits>
 8013320:	9900      	ldr	r1, [sp, #0]
 8013322:	b300      	cbz	r0, 8013366 <__d2b+0x82>
 8013324:	9a01      	ldr	r2, [sp, #4]
 8013326:	f1c0 0320 	rsb	r3, r0, #32
 801332a:	fa02 f303 	lsl.w	r3, r2, r3
 801332e:	430b      	orrs	r3, r1
 8013330:	40c2      	lsrs	r2, r0
 8013332:	6163      	str	r3, [r4, #20]
 8013334:	9201      	str	r2, [sp, #4]
 8013336:	9b01      	ldr	r3, [sp, #4]
 8013338:	61a3      	str	r3, [r4, #24]
 801333a:	2b00      	cmp	r3, #0
 801333c:	bf14      	ite	ne
 801333e:	2202      	movne	r2, #2
 8013340:	2201      	moveq	r2, #1
 8013342:	6122      	str	r2, [r4, #16]
 8013344:	b1d5      	cbz	r5, 801337c <__d2b+0x98>
 8013346:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801334a:	4405      	add	r5, r0
 801334c:	f8c9 5000 	str.w	r5, [r9]
 8013350:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013354:	f8c8 0000 	str.w	r0, [r8]
 8013358:	4620      	mov	r0, r4
 801335a:	b003      	add	sp, #12
 801335c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013360:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013364:	e7d5      	b.n	8013312 <__d2b+0x2e>
 8013366:	6161      	str	r1, [r4, #20]
 8013368:	e7e5      	b.n	8013336 <__d2b+0x52>
 801336a:	a801      	add	r0, sp, #4
 801336c:	f7ff fcde 	bl	8012d2c <__lo0bits>
 8013370:	9b01      	ldr	r3, [sp, #4]
 8013372:	6163      	str	r3, [r4, #20]
 8013374:	2201      	movs	r2, #1
 8013376:	6122      	str	r2, [r4, #16]
 8013378:	3020      	adds	r0, #32
 801337a:	e7e3      	b.n	8013344 <__d2b+0x60>
 801337c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013380:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013384:	f8c9 0000 	str.w	r0, [r9]
 8013388:	6918      	ldr	r0, [r3, #16]
 801338a:	f7ff fcaf 	bl	8012cec <__hi0bits>
 801338e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8013392:	e7df      	b.n	8013354 <__d2b+0x70>
 8013394:	08015328 	.word	0x08015328
 8013398:	080153b4 	.word	0x080153b4

0801339c <__ratio>:
 801339c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80133a0:	4688      	mov	r8, r1
 80133a2:	4669      	mov	r1, sp
 80133a4:	4681      	mov	r9, r0
 80133a6:	f7ff ff4d 	bl	8013244 <__b2d>
 80133aa:	a901      	add	r1, sp, #4
 80133ac:	4640      	mov	r0, r8
 80133ae:	ec55 4b10 	vmov	r4, r5, d0
 80133b2:	f7ff ff47 	bl	8013244 <__b2d>
 80133b6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80133ba:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80133be:	eba3 0c02 	sub.w	ip, r3, r2
 80133c2:	e9dd 3200 	ldrd	r3, r2, [sp]
 80133c6:	1a9b      	subs	r3, r3, r2
 80133c8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80133cc:	ec51 0b10 	vmov	r0, r1, d0
 80133d0:	2b00      	cmp	r3, #0
 80133d2:	bfd6      	itet	le
 80133d4:	460a      	movle	r2, r1
 80133d6:	462a      	movgt	r2, r5
 80133d8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80133dc:	468b      	mov	fp, r1
 80133de:	462f      	mov	r7, r5
 80133e0:	bfd4      	ite	le
 80133e2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80133e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80133ea:	4620      	mov	r0, r4
 80133ec:	ee10 2a10 	vmov	r2, s0
 80133f0:	465b      	mov	r3, fp
 80133f2:	4639      	mov	r1, r7
 80133f4:	f7ed fa2a 	bl	800084c <__aeabi_ddiv>
 80133f8:	ec41 0b10 	vmov	d0, r0, r1
 80133fc:	b003      	add	sp, #12
 80133fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013402 <__copybits>:
 8013402:	3901      	subs	r1, #1
 8013404:	b570      	push	{r4, r5, r6, lr}
 8013406:	1149      	asrs	r1, r1, #5
 8013408:	6914      	ldr	r4, [r2, #16]
 801340a:	3101      	adds	r1, #1
 801340c:	f102 0314 	add.w	r3, r2, #20
 8013410:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8013414:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013418:	1f05      	subs	r5, r0, #4
 801341a:	42a3      	cmp	r3, r4
 801341c:	d30c      	bcc.n	8013438 <__copybits+0x36>
 801341e:	1aa3      	subs	r3, r4, r2
 8013420:	3b11      	subs	r3, #17
 8013422:	f023 0303 	bic.w	r3, r3, #3
 8013426:	3211      	adds	r2, #17
 8013428:	42a2      	cmp	r2, r4
 801342a:	bf88      	it	hi
 801342c:	2300      	movhi	r3, #0
 801342e:	4418      	add	r0, r3
 8013430:	2300      	movs	r3, #0
 8013432:	4288      	cmp	r0, r1
 8013434:	d305      	bcc.n	8013442 <__copybits+0x40>
 8013436:	bd70      	pop	{r4, r5, r6, pc}
 8013438:	f853 6b04 	ldr.w	r6, [r3], #4
 801343c:	f845 6f04 	str.w	r6, [r5, #4]!
 8013440:	e7eb      	b.n	801341a <__copybits+0x18>
 8013442:	f840 3b04 	str.w	r3, [r0], #4
 8013446:	e7f4      	b.n	8013432 <__copybits+0x30>

08013448 <__any_on>:
 8013448:	f100 0214 	add.w	r2, r0, #20
 801344c:	6900      	ldr	r0, [r0, #16]
 801344e:	114b      	asrs	r3, r1, #5
 8013450:	4298      	cmp	r0, r3
 8013452:	b510      	push	{r4, lr}
 8013454:	db11      	blt.n	801347a <__any_on+0x32>
 8013456:	dd0a      	ble.n	801346e <__any_on+0x26>
 8013458:	f011 011f 	ands.w	r1, r1, #31
 801345c:	d007      	beq.n	801346e <__any_on+0x26>
 801345e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8013462:	fa24 f001 	lsr.w	r0, r4, r1
 8013466:	fa00 f101 	lsl.w	r1, r0, r1
 801346a:	428c      	cmp	r4, r1
 801346c:	d10b      	bne.n	8013486 <__any_on+0x3e>
 801346e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8013472:	4293      	cmp	r3, r2
 8013474:	d803      	bhi.n	801347e <__any_on+0x36>
 8013476:	2000      	movs	r0, #0
 8013478:	bd10      	pop	{r4, pc}
 801347a:	4603      	mov	r3, r0
 801347c:	e7f7      	b.n	801346e <__any_on+0x26>
 801347e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8013482:	2900      	cmp	r1, #0
 8013484:	d0f5      	beq.n	8013472 <__any_on+0x2a>
 8013486:	2001      	movs	r0, #1
 8013488:	e7f6      	b.n	8013478 <__any_on+0x30>

0801348a <_calloc_r>:
 801348a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801348c:	fba1 2402 	umull	r2, r4, r1, r2
 8013490:	b94c      	cbnz	r4, 80134a6 <_calloc_r+0x1c>
 8013492:	4611      	mov	r1, r2
 8013494:	9201      	str	r2, [sp, #4]
 8013496:	f000 f87b 	bl	8013590 <_malloc_r>
 801349a:	9a01      	ldr	r2, [sp, #4]
 801349c:	4605      	mov	r5, r0
 801349e:	b930      	cbnz	r0, 80134ae <_calloc_r+0x24>
 80134a0:	4628      	mov	r0, r5
 80134a2:	b003      	add	sp, #12
 80134a4:	bd30      	pop	{r4, r5, pc}
 80134a6:	220c      	movs	r2, #12
 80134a8:	6002      	str	r2, [r0, #0]
 80134aa:	2500      	movs	r5, #0
 80134ac:	e7f8      	b.n	80134a0 <_calloc_r+0x16>
 80134ae:	4621      	mov	r1, r4
 80134b0:	f7fc fbcc 	bl	800fc4c <memset>
 80134b4:	e7f4      	b.n	80134a0 <_calloc_r+0x16>
	...

080134b8 <_free_r>:
 80134b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80134ba:	2900      	cmp	r1, #0
 80134bc:	d044      	beq.n	8013548 <_free_r+0x90>
 80134be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80134c2:	9001      	str	r0, [sp, #4]
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	f1a1 0404 	sub.w	r4, r1, #4
 80134ca:	bfb8      	it	lt
 80134cc:	18e4      	addlt	r4, r4, r3
 80134ce:	f000 fab3 	bl	8013a38 <__malloc_lock>
 80134d2:	4a1e      	ldr	r2, [pc, #120]	; (801354c <_free_r+0x94>)
 80134d4:	9801      	ldr	r0, [sp, #4]
 80134d6:	6813      	ldr	r3, [r2, #0]
 80134d8:	b933      	cbnz	r3, 80134e8 <_free_r+0x30>
 80134da:	6063      	str	r3, [r4, #4]
 80134dc:	6014      	str	r4, [r2, #0]
 80134de:	b003      	add	sp, #12
 80134e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80134e4:	f000 baae 	b.w	8013a44 <__malloc_unlock>
 80134e8:	42a3      	cmp	r3, r4
 80134ea:	d908      	bls.n	80134fe <_free_r+0x46>
 80134ec:	6825      	ldr	r5, [r4, #0]
 80134ee:	1961      	adds	r1, r4, r5
 80134f0:	428b      	cmp	r3, r1
 80134f2:	bf01      	itttt	eq
 80134f4:	6819      	ldreq	r1, [r3, #0]
 80134f6:	685b      	ldreq	r3, [r3, #4]
 80134f8:	1949      	addeq	r1, r1, r5
 80134fa:	6021      	streq	r1, [r4, #0]
 80134fc:	e7ed      	b.n	80134da <_free_r+0x22>
 80134fe:	461a      	mov	r2, r3
 8013500:	685b      	ldr	r3, [r3, #4]
 8013502:	b10b      	cbz	r3, 8013508 <_free_r+0x50>
 8013504:	42a3      	cmp	r3, r4
 8013506:	d9fa      	bls.n	80134fe <_free_r+0x46>
 8013508:	6811      	ldr	r1, [r2, #0]
 801350a:	1855      	adds	r5, r2, r1
 801350c:	42a5      	cmp	r5, r4
 801350e:	d10b      	bne.n	8013528 <_free_r+0x70>
 8013510:	6824      	ldr	r4, [r4, #0]
 8013512:	4421      	add	r1, r4
 8013514:	1854      	adds	r4, r2, r1
 8013516:	42a3      	cmp	r3, r4
 8013518:	6011      	str	r1, [r2, #0]
 801351a:	d1e0      	bne.n	80134de <_free_r+0x26>
 801351c:	681c      	ldr	r4, [r3, #0]
 801351e:	685b      	ldr	r3, [r3, #4]
 8013520:	6053      	str	r3, [r2, #4]
 8013522:	4421      	add	r1, r4
 8013524:	6011      	str	r1, [r2, #0]
 8013526:	e7da      	b.n	80134de <_free_r+0x26>
 8013528:	d902      	bls.n	8013530 <_free_r+0x78>
 801352a:	230c      	movs	r3, #12
 801352c:	6003      	str	r3, [r0, #0]
 801352e:	e7d6      	b.n	80134de <_free_r+0x26>
 8013530:	6825      	ldr	r5, [r4, #0]
 8013532:	1961      	adds	r1, r4, r5
 8013534:	428b      	cmp	r3, r1
 8013536:	bf04      	itt	eq
 8013538:	6819      	ldreq	r1, [r3, #0]
 801353a:	685b      	ldreq	r3, [r3, #4]
 801353c:	6063      	str	r3, [r4, #4]
 801353e:	bf04      	itt	eq
 8013540:	1949      	addeq	r1, r1, r5
 8013542:	6021      	streq	r1, [r4, #0]
 8013544:	6054      	str	r4, [r2, #4]
 8013546:	e7ca      	b.n	80134de <_free_r+0x26>
 8013548:	b003      	add	sp, #12
 801354a:	bd30      	pop	{r4, r5, pc}
 801354c:	200063b4 	.word	0x200063b4

08013550 <sbrk_aligned>:
 8013550:	b570      	push	{r4, r5, r6, lr}
 8013552:	4e0e      	ldr	r6, [pc, #56]	; (801358c <sbrk_aligned+0x3c>)
 8013554:	460c      	mov	r4, r1
 8013556:	6831      	ldr	r1, [r6, #0]
 8013558:	4605      	mov	r5, r0
 801355a:	b911      	cbnz	r1, 8013562 <sbrk_aligned+0x12>
 801355c:	f000 f9f0 	bl	8013940 <_sbrk_r>
 8013560:	6030      	str	r0, [r6, #0]
 8013562:	4621      	mov	r1, r4
 8013564:	4628      	mov	r0, r5
 8013566:	f000 f9eb 	bl	8013940 <_sbrk_r>
 801356a:	1c43      	adds	r3, r0, #1
 801356c:	d00a      	beq.n	8013584 <sbrk_aligned+0x34>
 801356e:	1cc4      	adds	r4, r0, #3
 8013570:	f024 0403 	bic.w	r4, r4, #3
 8013574:	42a0      	cmp	r0, r4
 8013576:	d007      	beq.n	8013588 <sbrk_aligned+0x38>
 8013578:	1a21      	subs	r1, r4, r0
 801357a:	4628      	mov	r0, r5
 801357c:	f000 f9e0 	bl	8013940 <_sbrk_r>
 8013580:	3001      	adds	r0, #1
 8013582:	d101      	bne.n	8013588 <sbrk_aligned+0x38>
 8013584:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8013588:	4620      	mov	r0, r4
 801358a:	bd70      	pop	{r4, r5, r6, pc}
 801358c:	200063b8 	.word	0x200063b8

08013590 <_malloc_r>:
 8013590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013594:	1ccd      	adds	r5, r1, #3
 8013596:	f025 0503 	bic.w	r5, r5, #3
 801359a:	3508      	adds	r5, #8
 801359c:	2d0c      	cmp	r5, #12
 801359e:	bf38      	it	cc
 80135a0:	250c      	movcc	r5, #12
 80135a2:	2d00      	cmp	r5, #0
 80135a4:	4607      	mov	r7, r0
 80135a6:	db01      	blt.n	80135ac <_malloc_r+0x1c>
 80135a8:	42a9      	cmp	r1, r5
 80135aa:	d905      	bls.n	80135b8 <_malloc_r+0x28>
 80135ac:	230c      	movs	r3, #12
 80135ae:	603b      	str	r3, [r7, #0]
 80135b0:	2600      	movs	r6, #0
 80135b2:	4630      	mov	r0, r6
 80135b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80135b8:	4e2e      	ldr	r6, [pc, #184]	; (8013674 <_malloc_r+0xe4>)
 80135ba:	f000 fa3d 	bl	8013a38 <__malloc_lock>
 80135be:	6833      	ldr	r3, [r6, #0]
 80135c0:	461c      	mov	r4, r3
 80135c2:	bb34      	cbnz	r4, 8013612 <_malloc_r+0x82>
 80135c4:	4629      	mov	r1, r5
 80135c6:	4638      	mov	r0, r7
 80135c8:	f7ff ffc2 	bl	8013550 <sbrk_aligned>
 80135cc:	1c43      	adds	r3, r0, #1
 80135ce:	4604      	mov	r4, r0
 80135d0:	d14d      	bne.n	801366e <_malloc_r+0xde>
 80135d2:	6834      	ldr	r4, [r6, #0]
 80135d4:	4626      	mov	r6, r4
 80135d6:	2e00      	cmp	r6, #0
 80135d8:	d140      	bne.n	801365c <_malloc_r+0xcc>
 80135da:	6823      	ldr	r3, [r4, #0]
 80135dc:	4631      	mov	r1, r6
 80135de:	4638      	mov	r0, r7
 80135e0:	eb04 0803 	add.w	r8, r4, r3
 80135e4:	f000 f9ac 	bl	8013940 <_sbrk_r>
 80135e8:	4580      	cmp	r8, r0
 80135ea:	d13a      	bne.n	8013662 <_malloc_r+0xd2>
 80135ec:	6821      	ldr	r1, [r4, #0]
 80135ee:	3503      	adds	r5, #3
 80135f0:	1a6d      	subs	r5, r5, r1
 80135f2:	f025 0503 	bic.w	r5, r5, #3
 80135f6:	3508      	adds	r5, #8
 80135f8:	2d0c      	cmp	r5, #12
 80135fa:	bf38      	it	cc
 80135fc:	250c      	movcc	r5, #12
 80135fe:	4629      	mov	r1, r5
 8013600:	4638      	mov	r0, r7
 8013602:	f7ff ffa5 	bl	8013550 <sbrk_aligned>
 8013606:	3001      	adds	r0, #1
 8013608:	d02b      	beq.n	8013662 <_malloc_r+0xd2>
 801360a:	6823      	ldr	r3, [r4, #0]
 801360c:	442b      	add	r3, r5
 801360e:	6023      	str	r3, [r4, #0]
 8013610:	e00e      	b.n	8013630 <_malloc_r+0xa0>
 8013612:	6822      	ldr	r2, [r4, #0]
 8013614:	1b52      	subs	r2, r2, r5
 8013616:	d41e      	bmi.n	8013656 <_malloc_r+0xc6>
 8013618:	2a0b      	cmp	r2, #11
 801361a:	d916      	bls.n	801364a <_malloc_r+0xba>
 801361c:	1961      	adds	r1, r4, r5
 801361e:	42a3      	cmp	r3, r4
 8013620:	6025      	str	r5, [r4, #0]
 8013622:	bf18      	it	ne
 8013624:	6059      	strne	r1, [r3, #4]
 8013626:	6863      	ldr	r3, [r4, #4]
 8013628:	bf08      	it	eq
 801362a:	6031      	streq	r1, [r6, #0]
 801362c:	5162      	str	r2, [r4, r5]
 801362e:	604b      	str	r3, [r1, #4]
 8013630:	4638      	mov	r0, r7
 8013632:	f104 060b 	add.w	r6, r4, #11
 8013636:	f000 fa05 	bl	8013a44 <__malloc_unlock>
 801363a:	f026 0607 	bic.w	r6, r6, #7
 801363e:	1d23      	adds	r3, r4, #4
 8013640:	1af2      	subs	r2, r6, r3
 8013642:	d0b6      	beq.n	80135b2 <_malloc_r+0x22>
 8013644:	1b9b      	subs	r3, r3, r6
 8013646:	50a3      	str	r3, [r4, r2]
 8013648:	e7b3      	b.n	80135b2 <_malloc_r+0x22>
 801364a:	6862      	ldr	r2, [r4, #4]
 801364c:	42a3      	cmp	r3, r4
 801364e:	bf0c      	ite	eq
 8013650:	6032      	streq	r2, [r6, #0]
 8013652:	605a      	strne	r2, [r3, #4]
 8013654:	e7ec      	b.n	8013630 <_malloc_r+0xa0>
 8013656:	4623      	mov	r3, r4
 8013658:	6864      	ldr	r4, [r4, #4]
 801365a:	e7b2      	b.n	80135c2 <_malloc_r+0x32>
 801365c:	4634      	mov	r4, r6
 801365e:	6876      	ldr	r6, [r6, #4]
 8013660:	e7b9      	b.n	80135d6 <_malloc_r+0x46>
 8013662:	230c      	movs	r3, #12
 8013664:	603b      	str	r3, [r7, #0]
 8013666:	4638      	mov	r0, r7
 8013668:	f000 f9ec 	bl	8013a44 <__malloc_unlock>
 801366c:	e7a1      	b.n	80135b2 <_malloc_r+0x22>
 801366e:	6025      	str	r5, [r4, #0]
 8013670:	e7de      	b.n	8013630 <_malloc_r+0xa0>
 8013672:	bf00      	nop
 8013674:	200063b4 	.word	0x200063b4

08013678 <__ssputs_r>:
 8013678:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801367c:	688e      	ldr	r6, [r1, #8]
 801367e:	429e      	cmp	r6, r3
 8013680:	4682      	mov	sl, r0
 8013682:	460c      	mov	r4, r1
 8013684:	4690      	mov	r8, r2
 8013686:	461f      	mov	r7, r3
 8013688:	d838      	bhi.n	80136fc <__ssputs_r+0x84>
 801368a:	898a      	ldrh	r2, [r1, #12]
 801368c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013690:	d032      	beq.n	80136f8 <__ssputs_r+0x80>
 8013692:	6825      	ldr	r5, [r4, #0]
 8013694:	6909      	ldr	r1, [r1, #16]
 8013696:	eba5 0901 	sub.w	r9, r5, r1
 801369a:	6965      	ldr	r5, [r4, #20]
 801369c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80136a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80136a4:	3301      	adds	r3, #1
 80136a6:	444b      	add	r3, r9
 80136a8:	106d      	asrs	r5, r5, #1
 80136aa:	429d      	cmp	r5, r3
 80136ac:	bf38      	it	cc
 80136ae:	461d      	movcc	r5, r3
 80136b0:	0553      	lsls	r3, r2, #21
 80136b2:	d531      	bpl.n	8013718 <__ssputs_r+0xa0>
 80136b4:	4629      	mov	r1, r5
 80136b6:	f7ff ff6b 	bl	8013590 <_malloc_r>
 80136ba:	4606      	mov	r6, r0
 80136bc:	b950      	cbnz	r0, 80136d4 <__ssputs_r+0x5c>
 80136be:	230c      	movs	r3, #12
 80136c0:	f8ca 3000 	str.w	r3, [sl]
 80136c4:	89a3      	ldrh	r3, [r4, #12]
 80136c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80136ca:	81a3      	strh	r3, [r4, #12]
 80136cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80136d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136d4:	6921      	ldr	r1, [r4, #16]
 80136d6:	464a      	mov	r2, r9
 80136d8:	f7fc faaa 	bl	800fc30 <memcpy>
 80136dc:	89a3      	ldrh	r3, [r4, #12]
 80136de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80136e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80136e6:	81a3      	strh	r3, [r4, #12]
 80136e8:	6126      	str	r6, [r4, #16]
 80136ea:	6165      	str	r5, [r4, #20]
 80136ec:	444e      	add	r6, r9
 80136ee:	eba5 0509 	sub.w	r5, r5, r9
 80136f2:	6026      	str	r6, [r4, #0]
 80136f4:	60a5      	str	r5, [r4, #8]
 80136f6:	463e      	mov	r6, r7
 80136f8:	42be      	cmp	r6, r7
 80136fa:	d900      	bls.n	80136fe <__ssputs_r+0x86>
 80136fc:	463e      	mov	r6, r7
 80136fe:	6820      	ldr	r0, [r4, #0]
 8013700:	4632      	mov	r2, r6
 8013702:	4641      	mov	r1, r8
 8013704:	f000 f97e 	bl	8013a04 <memmove>
 8013708:	68a3      	ldr	r3, [r4, #8]
 801370a:	1b9b      	subs	r3, r3, r6
 801370c:	60a3      	str	r3, [r4, #8]
 801370e:	6823      	ldr	r3, [r4, #0]
 8013710:	4433      	add	r3, r6
 8013712:	6023      	str	r3, [r4, #0]
 8013714:	2000      	movs	r0, #0
 8013716:	e7db      	b.n	80136d0 <__ssputs_r+0x58>
 8013718:	462a      	mov	r2, r5
 801371a:	f000 f999 	bl	8013a50 <_realloc_r>
 801371e:	4606      	mov	r6, r0
 8013720:	2800      	cmp	r0, #0
 8013722:	d1e1      	bne.n	80136e8 <__ssputs_r+0x70>
 8013724:	6921      	ldr	r1, [r4, #16]
 8013726:	4650      	mov	r0, sl
 8013728:	f7ff fec6 	bl	80134b8 <_free_r>
 801372c:	e7c7      	b.n	80136be <__ssputs_r+0x46>
	...

08013730 <_svfiprintf_r>:
 8013730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013734:	4698      	mov	r8, r3
 8013736:	898b      	ldrh	r3, [r1, #12]
 8013738:	061b      	lsls	r3, r3, #24
 801373a:	b09d      	sub	sp, #116	; 0x74
 801373c:	4607      	mov	r7, r0
 801373e:	460d      	mov	r5, r1
 8013740:	4614      	mov	r4, r2
 8013742:	d50e      	bpl.n	8013762 <_svfiprintf_r+0x32>
 8013744:	690b      	ldr	r3, [r1, #16]
 8013746:	b963      	cbnz	r3, 8013762 <_svfiprintf_r+0x32>
 8013748:	2140      	movs	r1, #64	; 0x40
 801374a:	f7ff ff21 	bl	8013590 <_malloc_r>
 801374e:	6028      	str	r0, [r5, #0]
 8013750:	6128      	str	r0, [r5, #16]
 8013752:	b920      	cbnz	r0, 801375e <_svfiprintf_r+0x2e>
 8013754:	230c      	movs	r3, #12
 8013756:	603b      	str	r3, [r7, #0]
 8013758:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801375c:	e0d1      	b.n	8013902 <_svfiprintf_r+0x1d2>
 801375e:	2340      	movs	r3, #64	; 0x40
 8013760:	616b      	str	r3, [r5, #20]
 8013762:	2300      	movs	r3, #0
 8013764:	9309      	str	r3, [sp, #36]	; 0x24
 8013766:	2320      	movs	r3, #32
 8013768:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801376c:	f8cd 800c 	str.w	r8, [sp, #12]
 8013770:	2330      	movs	r3, #48	; 0x30
 8013772:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801391c <_svfiprintf_r+0x1ec>
 8013776:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801377a:	f04f 0901 	mov.w	r9, #1
 801377e:	4623      	mov	r3, r4
 8013780:	469a      	mov	sl, r3
 8013782:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013786:	b10a      	cbz	r2, 801378c <_svfiprintf_r+0x5c>
 8013788:	2a25      	cmp	r2, #37	; 0x25
 801378a:	d1f9      	bne.n	8013780 <_svfiprintf_r+0x50>
 801378c:	ebba 0b04 	subs.w	fp, sl, r4
 8013790:	d00b      	beq.n	80137aa <_svfiprintf_r+0x7a>
 8013792:	465b      	mov	r3, fp
 8013794:	4622      	mov	r2, r4
 8013796:	4629      	mov	r1, r5
 8013798:	4638      	mov	r0, r7
 801379a:	f7ff ff6d 	bl	8013678 <__ssputs_r>
 801379e:	3001      	adds	r0, #1
 80137a0:	f000 80aa 	beq.w	80138f8 <_svfiprintf_r+0x1c8>
 80137a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80137a6:	445a      	add	r2, fp
 80137a8:	9209      	str	r2, [sp, #36]	; 0x24
 80137aa:	f89a 3000 	ldrb.w	r3, [sl]
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	f000 80a2 	beq.w	80138f8 <_svfiprintf_r+0x1c8>
 80137b4:	2300      	movs	r3, #0
 80137b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80137ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80137be:	f10a 0a01 	add.w	sl, sl, #1
 80137c2:	9304      	str	r3, [sp, #16]
 80137c4:	9307      	str	r3, [sp, #28]
 80137c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80137ca:	931a      	str	r3, [sp, #104]	; 0x68
 80137cc:	4654      	mov	r4, sl
 80137ce:	2205      	movs	r2, #5
 80137d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80137d4:	4851      	ldr	r0, [pc, #324]	; (801391c <_svfiprintf_r+0x1ec>)
 80137d6:	f7ec fd03 	bl	80001e0 <memchr>
 80137da:	9a04      	ldr	r2, [sp, #16]
 80137dc:	b9d8      	cbnz	r0, 8013816 <_svfiprintf_r+0xe6>
 80137de:	06d0      	lsls	r0, r2, #27
 80137e0:	bf44      	itt	mi
 80137e2:	2320      	movmi	r3, #32
 80137e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80137e8:	0711      	lsls	r1, r2, #28
 80137ea:	bf44      	itt	mi
 80137ec:	232b      	movmi	r3, #43	; 0x2b
 80137ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80137f2:	f89a 3000 	ldrb.w	r3, [sl]
 80137f6:	2b2a      	cmp	r3, #42	; 0x2a
 80137f8:	d015      	beq.n	8013826 <_svfiprintf_r+0xf6>
 80137fa:	9a07      	ldr	r2, [sp, #28]
 80137fc:	4654      	mov	r4, sl
 80137fe:	2000      	movs	r0, #0
 8013800:	f04f 0c0a 	mov.w	ip, #10
 8013804:	4621      	mov	r1, r4
 8013806:	f811 3b01 	ldrb.w	r3, [r1], #1
 801380a:	3b30      	subs	r3, #48	; 0x30
 801380c:	2b09      	cmp	r3, #9
 801380e:	d94e      	bls.n	80138ae <_svfiprintf_r+0x17e>
 8013810:	b1b0      	cbz	r0, 8013840 <_svfiprintf_r+0x110>
 8013812:	9207      	str	r2, [sp, #28]
 8013814:	e014      	b.n	8013840 <_svfiprintf_r+0x110>
 8013816:	eba0 0308 	sub.w	r3, r0, r8
 801381a:	fa09 f303 	lsl.w	r3, r9, r3
 801381e:	4313      	orrs	r3, r2
 8013820:	9304      	str	r3, [sp, #16]
 8013822:	46a2      	mov	sl, r4
 8013824:	e7d2      	b.n	80137cc <_svfiprintf_r+0x9c>
 8013826:	9b03      	ldr	r3, [sp, #12]
 8013828:	1d19      	adds	r1, r3, #4
 801382a:	681b      	ldr	r3, [r3, #0]
 801382c:	9103      	str	r1, [sp, #12]
 801382e:	2b00      	cmp	r3, #0
 8013830:	bfbb      	ittet	lt
 8013832:	425b      	neglt	r3, r3
 8013834:	f042 0202 	orrlt.w	r2, r2, #2
 8013838:	9307      	strge	r3, [sp, #28]
 801383a:	9307      	strlt	r3, [sp, #28]
 801383c:	bfb8      	it	lt
 801383e:	9204      	strlt	r2, [sp, #16]
 8013840:	7823      	ldrb	r3, [r4, #0]
 8013842:	2b2e      	cmp	r3, #46	; 0x2e
 8013844:	d10c      	bne.n	8013860 <_svfiprintf_r+0x130>
 8013846:	7863      	ldrb	r3, [r4, #1]
 8013848:	2b2a      	cmp	r3, #42	; 0x2a
 801384a:	d135      	bne.n	80138b8 <_svfiprintf_r+0x188>
 801384c:	9b03      	ldr	r3, [sp, #12]
 801384e:	1d1a      	adds	r2, r3, #4
 8013850:	681b      	ldr	r3, [r3, #0]
 8013852:	9203      	str	r2, [sp, #12]
 8013854:	2b00      	cmp	r3, #0
 8013856:	bfb8      	it	lt
 8013858:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801385c:	3402      	adds	r4, #2
 801385e:	9305      	str	r3, [sp, #20]
 8013860:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801392c <_svfiprintf_r+0x1fc>
 8013864:	7821      	ldrb	r1, [r4, #0]
 8013866:	2203      	movs	r2, #3
 8013868:	4650      	mov	r0, sl
 801386a:	f7ec fcb9 	bl	80001e0 <memchr>
 801386e:	b140      	cbz	r0, 8013882 <_svfiprintf_r+0x152>
 8013870:	2340      	movs	r3, #64	; 0x40
 8013872:	eba0 000a 	sub.w	r0, r0, sl
 8013876:	fa03 f000 	lsl.w	r0, r3, r0
 801387a:	9b04      	ldr	r3, [sp, #16]
 801387c:	4303      	orrs	r3, r0
 801387e:	3401      	adds	r4, #1
 8013880:	9304      	str	r3, [sp, #16]
 8013882:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013886:	4826      	ldr	r0, [pc, #152]	; (8013920 <_svfiprintf_r+0x1f0>)
 8013888:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801388c:	2206      	movs	r2, #6
 801388e:	f7ec fca7 	bl	80001e0 <memchr>
 8013892:	2800      	cmp	r0, #0
 8013894:	d038      	beq.n	8013908 <_svfiprintf_r+0x1d8>
 8013896:	4b23      	ldr	r3, [pc, #140]	; (8013924 <_svfiprintf_r+0x1f4>)
 8013898:	bb1b      	cbnz	r3, 80138e2 <_svfiprintf_r+0x1b2>
 801389a:	9b03      	ldr	r3, [sp, #12]
 801389c:	3307      	adds	r3, #7
 801389e:	f023 0307 	bic.w	r3, r3, #7
 80138a2:	3308      	adds	r3, #8
 80138a4:	9303      	str	r3, [sp, #12]
 80138a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80138a8:	4433      	add	r3, r6
 80138aa:	9309      	str	r3, [sp, #36]	; 0x24
 80138ac:	e767      	b.n	801377e <_svfiprintf_r+0x4e>
 80138ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80138b2:	460c      	mov	r4, r1
 80138b4:	2001      	movs	r0, #1
 80138b6:	e7a5      	b.n	8013804 <_svfiprintf_r+0xd4>
 80138b8:	2300      	movs	r3, #0
 80138ba:	3401      	adds	r4, #1
 80138bc:	9305      	str	r3, [sp, #20]
 80138be:	4619      	mov	r1, r3
 80138c0:	f04f 0c0a 	mov.w	ip, #10
 80138c4:	4620      	mov	r0, r4
 80138c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80138ca:	3a30      	subs	r2, #48	; 0x30
 80138cc:	2a09      	cmp	r2, #9
 80138ce:	d903      	bls.n	80138d8 <_svfiprintf_r+0x1a8>
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d0c5      	beq.n	8013860 <_svfiprintf_r+0x130>
 80138d4:	9105      	str	r1, [sp, #20]
 80138d6:	e7c3      	b.n	8013860 <_svfiprintf_r+0x130>
 80138d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80138dc:	4604      	mov	r4, r0
 80138de:	2301      	movs	r3, #1
 80138e0:	e7f0      	b.n	80138c4 <_svfiprintf_r+0x194>
 80138e2:	ab03      	add	r3, sp, #12
 80138e4:	9300      	str	r3, [sp, #0]
 80138e6:	462a      	mov	r2, r5
 80138e8:	4b0f      	ldr	r3, [pc, #60]	; (8013928 <_svfiprintf_r+0x1f8>)
 80138ea:	a904      	add	r1, sp, #16
 80138ec:	4638      	mov	r0, r7
 80138ee:	f7fc fa55 	bl	800fd9c <_printf_float>
 80138f2:	1c42      	adds	r2, r0, #1
 80138f4:	4606      	mov	r6, r0
 80138f6:	d1d6      	bne.n	80138a6 <_svfiprintf_r+0x176>
 80138f8:	89ab      	ldrh	r3, [r5, #12]
 80138fa:	065b      	lsls	r3, r3, #25
 80138fc:	f53f af2c 	bmi.w	8013758 <_svfiprintf_r+0x28>
 8013900:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013902:	b01d      	add	sp, #116	; 0x74
 8013904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013908:	ab03      	add	r3, sp, #12
 801390a:	9300      	str	r3, [sp, #0]
 801390c:	462a      	mov	r2, r5
 801390e:	4b06      	ldr	r3, [pc, #24]	; (8013928 <_svfiprintf_r+0x1f8>)
 8013910:	a904      	add	r1, sp, #16
 8013912:	4638      	mov	r0, r7
 8013914:	f7fc fce6 	bl	80102e4 <_printf_i>
 8013918:	e7eb      	b.n	80138f2 <_svfiprintf_r+0x1c2>
 801391a:	bf00      	nop
 801391c:	0801550c 	.word	0x0801550c
 8013920:	08015516 	.word	0x08015516
 8013924:	0800fd9d 	.word	0x0800fd9d
 8013928:	08013679 	.word	0x08013679
 801392c:	08015512 	.word	0x08015512

08013930 <nan>:
 8013930:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8013938 <nan+0x8>
 8013934:	4770      	bx	lr
 8013936:	bf00      	nop
 8013938:	00000000 	.word	0x00000000
 801393c:	7ff80000 	.word	0x7ff80000

08013940 <_sbrk_r>:
 8013940:	b538      	push	{r3, r4, r5, lr}
 8013942:	4d06      	ldr	r5, [pc, #24]	; (801395c <_sbrk_r+0x1c>)
 8013944:	2300      	movs	r3, #0
 8013946:	4604      	mov	r4, r0
 8013948:	4608      	mov	r0, r1
 801394a:	602b      	str	r3, [r5, #0]
 801394c:	f7f3 f964 	bl	8006c18 <_sbrk>
 8013950:	1c43      	adds	r3, r0, #1
 8013952:	d102      	bne.n	801395a <_sbrk_r+0x1a>
 8013954:	682b      	ldr	r3, [r5, #0]
 8013956:	b103      	cbz	r3, 801395a <_sbrk_r+0x1a>
 8013958:	6023      	str	r3, [r4, #0]
 801395a:	bd38      	pop	{r3, r4, r5, pc}
 801395c:	200063bc 	.word	0x200063bc

08013960 <strncmp>:
 8013960:	b510      	push	{r4, lr}
 8013962:	b17a      	cbz	r2, 8013984 <strncmp+0x24>
 8013964:	4603      	mov	r3, r0
 8013966:	3901      	subs	r1, #1
 8013968:	1884      	adds	r4, r0, r2
 801396a:	f813 0b01 	ldrb.w	r0, [r3], #1
 801396e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8013972:	4290      	cmp	r0, r2
 8013974:	d101      	bne.n	801397a <strncmp+0x1a>
 8013976:	42a3      	cmp	r3, r4
 8013978:	d101      	bne.n	801397e <strncmp+0x1e>
 801397a:	1a80      	subs	r0, r0, r2
 801397c:	bd10      	pop	{r4, pc}
 801397e:	2800      	cmp	r0, #0
 8013980:	d1f3      	bne.n	801396a <strncmp+0xa>
 8013982:	e7fa      	b.n	801397a <strncmp+0x1a>
 8013984:	4610      	mov	r0, r2
 8013986:	e7f9      	b.n	801397c <strncmp+0x1c>

08013988 <__ascii_wctomb>:
 8013988:	b149      	cbz	r1, 801399e <__ascii_wctomb+0x16>
 801398a:	2aff      	cmp	r2, #255	; 0xff
 801398c:	bf85      	ittet	hi
 801398e:	238a      	movhi	r3, #138	; 0x8a
 8013990:	6003      	strhi	r3, [r0, #0]
 8013992:	700a      	strbls	r2, [r1, #0]
 8013994:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8013998:	bf98      	it	ls
 801399a:	2001      	movls	r0, #1
 801399c:	4770      	bx	lr
 801399e:	4608      	mov	r0, r1
 80139a0:	4770      	bx	lr
	...

080139a4 <__assert_func>:
 80139a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80139a6:	4614      	mov	r4, r2
 80139a8:	461a      	mov	r2, r3
 80139aa:	4b09      	ldr	r3, [pc, #36]	; (80139d0 <__assert_func+0x2c>)
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	4605      	mov	r5, r0
 80139b0:	68d8      	ldr	r0, [r3, #12]
 80139b2:	b14c      	cbz	r4, 80139c8 <__assert_func+0x24>
 80139b4:	4b07      	ldr	r3, [pc, #28]	; (80139d4 <__assert_func+0x30>)
 80139b6:	9100      	str	r1, [sp, #0]
 80139b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80139bc:	4906      	ldr	r1, [pc, #24]	; (80139d8 <__assert_func+0x34>)
 80139be:	462b      	mov	r3, r5
 80139c0:	f000 f80e 	bl	80139e0 <fiprintf>
 80139c4:	f000 fa8c 	bl	8013ee0 <abort>
 80139c8:	4b04      	ldr	r3, [pc, #16]	; (80139dc <__assert_func+0x38>)
 80139ca:	461c      	mov	r4, r3
 80139cc:	e7f3      	b.n	80139b6 <__assert_func+0x12>
 80139ce:	bf00      	nop
 80139d0:	20000014 	.word	0x20000014
 80139d4:	0801551d 	.word	0x0801551d
 80139d8:	0801552a 	.word	0x0801552a
 80139dc:	08015558 	.word	0x08015558

080139e0 <fiprintf>:
 80139e0:	b40e      	push	{r1, r2, r3}
 80139e2:	b503      	push	{r0, r1, lr}
 80139e4:	4601      	mov	r1, r0
 80139e6:	ab03      	add	r3, sp, #12
 80139e8:	4805      	ldr	r0, [pc, #20]	; (8013a00 <fiprintf+0x20>)
 80139ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80139ee:	6800      	ldr	r0, [r0, #0]
 80139f0:	9301      	str	r3, [sp, #4]
 80139f2:	f000 f885 	bl	8013b00 <_vfiprintf_r>
 80139f6:	b002      	add	sp, #8
 80139f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80139fc:	b003      	add	sp, #12
 80139fe:	4770      	bx	lr
 8013a00:	20000014 	.word	0x20000014

08013a04 <memmove>:
 8013a04:	4288      	cmp	r0, r1
 8013a06:	b510      	push	{r4, lr}
 8013a08:	eb01 0402 	add.w	r4, r1, r2
 8013a0c:	d902      	bls.n	8013a14 <memmove+0x10>
 8013a0e:	4284      	cmp	r4, r0
 8013a10:	4623      	mov	r3, r4
 8013a12:	d807      	bhi.n	8013a24 <memmove+0x20>
 8013a14:	1e43      	subs	r3, r0, #1
 8013a16:	42a1      	cmp	r1, r4
 8013a18:	d008      	beq.n	8013a2c <memmove+0x28>
 8013a1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013a1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013a22:	e7f8      	b.n	8013a16 <memmove+0x12>
 8013a24:	4402      	add	r2, r0
 8013a26:	4601      	mov	r1, r0
 8013a28:	428a      	cmp	r2, r1
 8013a2a:	d100      	bne.n	8013a2e <memmove+0x2a>
 8013a2c:	bd10      	pop	{r4, pc}
 8013a2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013a32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013a36:	e7f7      	b.n	8013a28 <memmove+0x24>

08013a38 <__malloc_lock>:
 8013a38:	4801      	ldr	r0, [pc, #4]	; (8013a40 <__malloc_lock+0x8>)
 8013a3a:	f000 bc11 	b.w	8014260 <__retarget_lock_acquire_recursive>
 8013a3e:	bf00      	nop
 8013a40:	200063c0 	.word	0x200063c0

08013a44 <__malloc_unlock>:
 8013a44:	4801      	ldr	r0, [pc, #4]	; (8013a4c <__malloc_unlock+0x8>)
 8013a46:	f000 bc0c 	b.w	8014262 <__retarget_lock_release_recursive>
 8013a4a:	bf00      	nop
 8013a4c:	200063c0 	.word	0x200063c0

08013a50 <_realloc_r>:
 8013a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a54:	4680      	mov	r8, r0
 8013a56:	4614      	mov	r4, r2
 8013a58:	460e      	mov	r6, r1
 8013a5a:	b921      	cbnz	r1, 8013a66 <_realloc_r+0x16>
 8013a5c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013a60:	4611      	mov	r1, r2
 8013a62:	f7ff bd95 	b.w	8013590 <_malloc_r>
 8013a66:	b92a      	cbnz	r2, 8013a74 <_realloc_r+0x24>
 8013a68:	f7ff fd26 	bl	80134b8 <_free_r>
 8013a6c:	4625      	mov	r5, r4
 8013a6e:	4628      	mov	r0, r5
 8013a70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013a74:	f000 fc5c 	bl	8014330 <_malloc_usable_size_r>
 8013a78:	4284      	cmp	r4, r0
 8013a7a:	4607      	mov	r7, r0
 8013a7c:	d802      	bhi.n	8013a84 <_realloc_r+0x34>
 8013a7e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013a82:	d812      	bhi.n	8013aaa <_realloc_r+0x5a>
 8013a84:	4621      	mov	r1, r4
 8013a86:	4640      	mov	r0, r8
 8013a88:	f7ff fd82 	bl	8013590 <_malloc_r>
 8013a8c:	4605      	mov	r5, r0
 8013a8e:	2800      	cmp	r0, #0
 8013a90:	d0ed      	beq.n	8013a6e <_realloc_r+0x1e>
 8013a92:	42bc      	cmp	r4, r7
 8013a94:	4622      	mov	r2, r4
 8013a96:	4631      	mov	r1, r6
 8013a98:	bf28      	it	cs
 8013a9a:	463a      	movcs	r2, r7
 8013a9c:	f7fc f8c8 	bl	800fc30 <memcpy>
 8013aa0:	4631      	mov	r1, r6
 8013aa2:	4640      	mov	r0, r8
 8013aa4:	f7ff fd08 	bl	80134b8 <_free_r>
 8013aa8:	e7e1      	b.n	8013a6e <_realloc_r+0x1e>
 8013aaa:	4635      	mov	r5, r6
 8013aac:	e7df      	b.n	8013a6e <_realloc_r+0x1e>

08013aae <__sfputc_r>:
 8013aae:	6893      	ldr	r3, [r2, #8]
 8013ab0:	3b01      	subs	r3, #1
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	b410      	push	{r4}
 8013ab6:	6093      	str	r3, [r2, #8]
 8013ab8:	da08      	bge.n	8013acc <__sfputc_r+0x1e>
 8013aba:	6994      	ldr	r4, [r2, #24]
 8013abc:	42a3      	cmp	r3, r4
 8013abe:	db01      	blt.n	8013ac4 <__sfputc_r+0x16>
 8013ac0:	290a      	cmp	r1, #10
 8013ac2:	d103      	bne.n	8013acc <__sfputc_r+0x1e>
 8013ac4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013ac8:	f000 b94a 	b.w	8013d60 <__swbuf_r>
 8013acc:	6813      	ldr	r3, [r2, #0]
 8013ace:	1c58      	adds	r0, r3, #1
 8013ad0:	6010      	str	r0, [r2, #0]
 8013ad2:	7019      	strb	r1, [r3, #0]
 8013ad4:	4608      	mov	r0, r1
 8013ad6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013ada:	4770      	bx	lr

08013adc <__sfputs_r>:
 8013adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ade:	4606      	mov	r6, r0
 8013ae0:	460f      	mov	r7, r1
 8013ae2:	4614      	mov	r4, r2
 8013ae4:	18d5      	adds	r5, r2, r3
 8013ae6:	42ac      	cmp	r4, r5
 8013ae8:	d101      	bne.n	8013aee <__sfputs_r+0x12>
 8013aea:	2000      	movs	r0, #0
 8013aec:	e007      	b.n	8013afe <__sfputs_r+0x22>
 8013aee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013af2:	463a      	mov	r2, r7
 8013af4:	4630      	mov	r0, r6
 8013af6:	f7ff ffda 	bl	8013aae <__sfputc_r>
 8013afa:	1c43      	adds	r3, r0, #1
 8013afc:	d1f3      	bne.n	8013ae6 <__sfputs_r+0xa>
 8013afe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013b00 <_vfiprintf_r>:
 8013b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b04:	460d      	mov	r5, r1
 8013b06:	b09d      	sub	sp, #116	; 0x74
 8013b08:	4614      	mov	r4, r2
 8013b0a:	4698      	mov	r8, r3
 8013b0c:	4606      	mov	r6, r0
 8013b0e:	b118      	cbz	r0, 8013b18 <_vfiprintf_r+0x18>
 8013b10:	6983      	ldr	r3, [r0, #24]
 8013b12:	b90b      	cbnz	r3, 8013b18 <_vfiprintf_r+0x18>
 8013b14:	f000 fb06 	bl	8014124 <__sinit>
 8013b18:	4b89      	ldr	r3, [pc, #548]	; (8013d40 <_vfiprintf_r+0x240>)
 8013b1a:	429d      	cmp	r5, r3
 8013b1c:	d11b      	bne.n	8013b56 <_vfiprintf_r+0x56>
 8013b1e:	6875      	ldr	r5, [r6, #4]
 8013b20:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013b22:	07d9      	lsls	r1, r3, #31
 8013b24:	d405      	bmi.n	8013b32 <_vfiprintf_r+0x32>
 8013b26:	89ab      	ldrh	r3, [r5, #12]
 8013b28:	059a      	lsls	r2, r3, #22
 8013b2a:	d402      	bmi.n	8013b32 <_vfiprintf_r+0x32>
 8013b2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013b2e:	f000 fb97 	bl	8014260 <__retarget_lock_acquire_recursive>
 8013b32:	89ab      	ldrh	r3, [r5, #12]
 8013b34:	071b      	lsls	r3, r3, #28
 8013b36:	d501      	bpl.n	8013b3c <_vfiprintf_r+0x3c>
 8013b38:	692b      	ldr	r3, [r5, #16]
 8013b3a:	b9eb      	cbnz	r3, 8013b78 <_vfiprintf_r+0x78>
 8013b3c:	4629      	mov	r1, r5
 8013b3e:	4630      	mov	r0, r6
 8013b40:	f000 f960 	bl	8013e04 <__swsetup_r>
 8013b44:	b1c0      	cbz	r0, 8013b78 <_vfiprintf_r+0x78>
 8013b46:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013b48:	07dc      	lsls	r4, r3, #31
 8013b4a:	d50e      	bpl.n	8013b6a <_vfiprintf_r+0x6a>
 8013b4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013b50:	b01d      	add	sp, #116	; 0x74
 8013b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b56:	4b7b      	ldr	r3, [pc, #492]	; (8013d44 <_vfiprintf_r+0x244>)
 8013b58:	429d      	cmp	r5, r3
 8013b5a:	d101      	bne.n	8013b60 <_vfiprintf_r+0x60>
 8013b5c:	68b5      	ldr	r5, [r6, #8]
 8013b5e:	e7df      	b.n	8013b20 <_vfiprintf_r+0x20>
 8013b60:	4b79      	ldr	r3, [pc, #484]	; (8013d48 <_vfiprintf_r+0x248>)
 8013b62:	429d      	cmp	r5, r3
 8013b64:	bf08      	it	eq
 8013b66:	68f5      	ldreq	r5, [r6, #12]
 8013b68:	e7da      	b.n	8013b20 <_vfiprintf_r+0x20>
 8013b6a:	89ab      	ldrh	r3, [r5, #12]
 8013b6c:	0598      	lsls	r0, r3, #22
 8013b6e:	d4ed      	bmi.n	8013b4c <_vfiprintf_r+0x4c>
 8013b70:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013b72:	f000 fb76 	bl	8014262 <__retarget_lock_release_recursive>
 8013b76:	e7e9      	b.n	8013b4c <_vfiprintf_r+0x4c>
 8013b78:	2300      	movs	r3, #0
 8013b7a:	9309      	str	r3, [sp, #36]	; 0x24
 8013b7c:	2320      	movs	r3, #32
 8013b7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013b82:	f8cd 800c 	str.w	r8, [sp, #12]
 8013b86:	2330      	movs	r3, #48	; 0x30
 8013b88:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013d4c <_vfiprintf_r+0x24c>
 8013b8c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013b90:	f04f 0901 	mov.w	r9, #1
 8013b94:	4623      	mov	r3, r4
 8013b96:	469a      	mov	sl, r3
 8013b98:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013b9c:	b10a      	cbz	r2, 8013ba2 <_vfiprintf_r+0xa2>
 8013b9e:	2a25      	cmp	r2, #37	; 0x25
 8013ba0:	d1f9      	bne.n	8013b96 <_vfiprintf_r+0x96>
 8013ba2:	ebba 0b04 	subs.w	fp, sl, r4
 8013ba6:	d00b      	beq.n	8013bc0 <_vfiprintf_r+0xc0>
 8013ba8:	465b      	mov	r3, fp
 8013baa:	4622      	mov	r2, r4
 8013bac:	4629      	mov	r1, r5
 8013bae:	4630      	mov	r0, r6
 8013bb0:	f7ff ff94 	bl	8013adc <__sfputs_r>
 8013bb4:	3001      	adds	r0, #1
 8013bb6:	f000 80aa 	beq.w	8013d0e <_vfiprintf_r+0x20e>
 8013bba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013bbc:	445a      	add	r2, fp
 8013bbe:	9209      	str	r2, [sp, #36]	; 0x24
 8013bc0:	f89a 3000 	ldrb.w	r3, [sl]
 8013bc4:	2b00      	cmp	r3, #0
 8013bc6:	f000 80a2 	beq.w	8013d0e <_vfiprintf_r+0x20e>
 8013bca:	2300      	movs	r3, #0
 8013bcc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013bd0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013bd4:	f10a 0a01 	add.w	sl, sl, #1
 8013bd8:	9304      	str	r3, [sp, #16]
 8013bda:	9307      	str	r3, [sp, #28]
 8013bdc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013be0:	931a      	str	r3, [sp, #104]	; 0x68
 8013be2:	4654      	mov	r4, sl
 8013be4:	2205      	movs	r2, #5
 8013be6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013bea:	4858      	ldr	r0, [pc, #352]	; (8013d4c <_vfiprintf_r+0x24c>)
 8013bec:	f7ec faf8 	bl	80001e0 <memchr>
 8013bf0:	9a04      	ldr	r2, [sp, #16]
 8013bf2:	b9d8      	cbnz	r0, 8013c2c <_vfiprintf_r+0x12c>
 8013bf4:	06d1      	lsls	r1, r2, #27
 8013bf6:	bf44      	itt	mi
 8013bf8:	2320      	movmi	r3, #32
 8013bfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013bfe:	0713      	lsls	r3, r2, #28
 8013c00:	bf44      	itt	mi
 8013c02:	232b      	movmi	r3, #43	; 0x2b
 8013c04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013c08:	f89a 3000 	ldrb.w	r3, [sl]
 8013c0c:	2b2a      	cmp	r3, #42	; 0x2a
 8013c0e:	d015      	beq.n	8013c3c <_vfiprintf_r+0x13c>
 8013c10:	9a07      	ldr	r2, [sp, #28]
 8013c12:	4654      	mov	r4, sl
 8013c14:	2000      	movs	r0, #0
 8013c16:	f04f 0c0a 	mov.w	ip, #10
 8013c1a:	4621      	mov	r1, r4
 8013c1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013c20:	3b30      	subs	r3, #48	; 0x30
 8013c22:	2b09      	cmp	r3, #9
 8013c24:	d94e      	bls.n	8013cc4 <_vfiprintf_r+0x1c4>
 8013c26:	b1b0      	cbz	r0, 8013c56 <_vfiprintf_r+0x156>
 8013c28:	9207      	str	r2, [sp, #28]
 8013c2a:	e014      	b.n	8013c56 <_vfiprintf_r+0x156>
 8013c2c:	eba0 0308 	sub.w	r3, r0, r8
 8013c30:	fa09 f303 	lsl.w	r3, r9, r3
 8013c34:	4313      	orrs	r3, r2
 8013c36:	9304      	str	r3, [sp, #16]
 8013c38:	46a2      	mov	sl, r4
 8013c3a:	e7d2      	b.n	8013be2 <_vfiprintf_r+0xe2>
 8013c3c:	9b03      	ldr	r3, [sp, #12]
 8013c3e:	1d19      	adds	r1, r3, #4
 8013c40:	681b      	ldr	r3, [r3, #0]
 8013c42:	9103      	str	r1, [sp, #12]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	bfbb      	ittet	lt
 8013c48:	425b      	neglt	r3, r3
 8013c4a:	f042 0202 	orrlt.w	r2, r2, #2
 8013c4e:	9307      	strge	r3, [sp, #28]
 8013c50:	9307      	strlt	r3, [sp, #28]
 8013c52:	bfb8      	it	lt
 8013c54:	9204      	strlt	r2, [sp, #16]
 8013c56:	7823      	ldrb	r3, [r4, #0]
 8013c58:	2b2e      	cmp	r3, #46	; 0x2e
 8013c5a:	d10c      	bne.n	8013c76 <_vfiprintf_r+0x176>
 8013c5c:	7863      	ldrb	r3, [r4, #1]
 8013c5e:	2b2a      	cmp	r3, #42	; 0x2a
 8013c60:	d135      	bne.n	8013cce <_vfiprintf_r+0x1ce>
 8013c62:	9b03      	ldr	r3, [sp, #12]
 8013c64:	1d1a      	adds	r2, r3, #4
 8013c66:	681b      	ldr	r3, [r3, #0]
 8013c68:	9203      	str	r2, [sp, #12]
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	bfb8      	it	lt
 8013c6e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013c72:	3402      	adds	r4, #2
 8013c74:	9305      	str	r3, [sp, #20]
 8013c76:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013d5c <_vfiprintf_r+0x25c>
 8013c7a:	7821      	ldrb	r1, [r4, #0]
 8013c7c:	2203      	movs	r2, #3
 8013c7e:	4650      	mov	r0, sl
 8013c80:	f7ec faae 	bl	80001e0 <memchr>
 8013c84:	b140      	cbz	r0, 8013c98 <_vfiprintf_r+0x198>
 8013c86:	2340      	movs	r3, #64	; 0x40
 8013c88:	eba0 000a 	sub.w	r0, r0, sl
 8013c8c:	fa03 f000 	lsl.w	r0, r3, r0
 8013c90:	9b04      	ldr	r3, [sp, #16]
 8013c92:	4303      	orrs	r3, r0
 8013c94:	3401      	adds	r4, #1
 8013c96:	9304      	str	r3, [sp, #16]
 8013c98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013c9c:	482c      	ldr	r0, [pc, #176]	; (8013d50 <_vfiprintf_r+0x250>)
 8013c9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013ca2:	2206      	movs	r2, #6
 8013ca4:	f7ec fa9c 	bl	80001e0 <memchr>
 8013ca8:	2800      	cmp	r0, #0
 8013caa:	d03f      	beq.n	8013d2c <_vfiprintf_r+0x22c>
 8013cac:	4b29      	ldr	r3, [pc, #164]	; (8013d54 <_vfiprintf_r+0x254>)
 8013cae:	bb1b      	cbnz	r3, 8013cf8 <_vfiprintf_r+0x1f8>
 8013cb0:	9b03      	ldr	r3, [sp, #12]
 8013cb2:	3307      	adds	r3, #7
 8013cb4:	f023 0307 	bic.w	r3, r3, #7
 8013cb8:	3308      	adds	r3, #8
 8013cba:	9303      	str	r3, [sp, #12]
 8013cbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013cbe:	443b      	add	r3, r7
 8013cc0:	9309      	str	r3, [sp, #36]	; 0x24
 8013cc2:	e767      	b.n	8013b94 <_vfiprintf_r+0x94>
 8013cc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8013cc8:	460c      	mov	r4, r1
 8013cca:	2001      	movs	r0, #1
 8013ccc:	e7a5      	b.n	8013c1a <_vfiprintf_r+0x11a>
 8013cce:	2300      	movs	r3, #0
 8013cd0:	3401      	adds	r4, #1
 8013cd2:	9305      	str	r3, [sp, #20]
 8013cd4:	4619      	mov	r1, r3
 8013cd6:	f04f 0c0a 	mov.w	ip, #10
 8013cda:	4620      	mov	r0, r4
 8013cdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013ce0:	3a30      	subs	r2, #48	; 0x30
 8013ce2:	2a09      	cmp	r2, #9
 8013ce4:	d903      	bls.n	8013cee <_vfiprintf_r+0x1ee>
 8013ce6:	2b00      	cmp	r3, #0
 8013ce8:	d0c5      	beq.n	8013c76 <_vfiprintf_r+0x176>
 8013cea:	9105      	str	r1, [sp, #20]
 8013cec:	e7c3      	b.n	8013c76 <_vfiprintf_r+0x176>
 8013cee:	fb0c 2101 	mla	r1, ip, r1, r2
 8013cf2:	4604      	mov	r4, r0
 8013cf4:	2301      	movs	r3, #1
 8013cf6:	e7f0      	b.n	8013cda <_vfiprintf_r+0x1da>
 8013cf8:	ab03      	add	r3, sp, #12
 8013cfa:	9300      	str	r3, [sp, #0]
 8013cfc:	462a      	mov	r2, r5
 8013cfe:	4b16      	ldr	r3, [pc, #88]	; (8013d58 <_vfiprintf_r+0x258>)
 8013d00:	a904      	add	r1, sp, #16
 8013d02:	4630      	mov	r0, r6
 8013d04:	f7fc f84a 	bl	800fd9c <_printf_float>
 8013d08:	4607      	mov	r7, r0
 8013d0a:	1c78      	adds	r0, r7, #1
 8013d0c:	d1d6      	bne.n	8013cbc <_vfiprintf_r+0x1bc>
 8013d0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013d10:	07d9      	lsls	r1, r3, #31
 8013d12:	d405      	bmi.n	8013d20 <_vfiprintf_r+0x220>
 8013d14:	89ab      	ldrh	r3, [r5, #12]
 8013d16:	059a      	lsls	r2, r3, #22
 8013d18:	d402      	bmi.n	8013d20 <_vfiprintf_r+0x220>
 8013d1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013d1c:	f000 faa1 	bl	8014262 <__retarget_lock_release_recursive>
 8013d20:	89ab      	ldrh	r3, [r5, #12]
 8013d22:	065b      	lsls	r3, r3, #25
 8013d24:	f53f af12 	bmi.w	8013b4c <_vfiprintf_r+0x4c>
 8013d28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013d2a:	e711      	b.n	8013b50 <_vfiprintf_r+0x50>
 8013d2c:	ab03      	add	r3, sp, #12
 8013d2e:	9300      	str	r3, [sp, #0]
 8013d30:	462a      	mov	r2, r5
 8013d32:	4b09      	ldr	r3, [pc, #36]	; (8013d58 <_vfiprintf_r+0x258>)
 8013d34:	a904      	add	r1, sp, #16
 8013d36:	4630      	mov	r0, r6
 8013d38:	f7fc fad4 	bl	80102e4 <_printf_i>
 8013d3c:	e7e4      	b.n	8013d08 <_vfiprintf_r+0x208>
 8013d3e:	bf00      	nop
 8013d40:	0801557c 	.word	0x0801557c
 8013d44:	0801559c 	.word	0x0801559c
 8013d48:	0801555c 	.word	0x0801555c
 8013d4c:	0801550c 	.word	0x0801550c
 8013d50:	08015516 	.word	0x08015516
 8013d54:	0800fd9d 	.word	0x0800fd9d
 8013d58:	08013add 	.word	0x08013add
 8013d5c:	08015512 	.word	0x08015512

08013d60 <__swbuf_r>:
 8013d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013d62:	460e      	mov	r6, r1
 8013d64:	4614      	mov	r4, r2
 8013d66:	4605      	mov	r5, r0
 8013d68:	b118      	cbz	r0, 8013d72 <__swbuf_r+0x12>
 8013d6a:	6983      	ldr	r3, [r0, #24]
 8013d6c:	b90b      	cbnz	r3, 8013d72 <__swbuf_r+0x12>
 8013d6e:	f000 f9d9 	bl	8014124 <__sinit>
 8013d72:	4b21      	ldr	r3, [pc, #132]	; (8013df8 <__swbuf_r+0x98>)
 8013d74:	429c      	cmp	r4, r3
 8013d76:	d12b      	bne.n	8013dd0 <__swbuf_r+0x70>
 8013d78:	686c      	ldr	r4, [r5, #4]
 8013d7a:	69a3      	ldr	r3, [r4, #24]
 8013d7c:	60a3      	str	r3, [r4, #8]
 8013d7e:	89a3      	ldrh	r3, [r4, #12]
 8013d80:	071a      	lsls	r2, r3, #28
 8013d82:	d52f      	bpl.n	8013de4 <__swbuf_r+0x84>
 8013d84:	6923      	ldr	r3, [r4, #16]
 8013d86:	b36b      	cbz	r3, 8013de4 <__swbuf_r+0x84>
 8013d88:	6923      	ldr	r3, [r4, #16]
 8013d8a:	6820      	ldr	r0, [r4, #0]
 8013d8c:	1ac0      	subs	r0, r0, r3
 8013d8e:	6963      	ldr	r3, [r4, #20]
 8013d90:	b2f6      	uxtb	r6, r6
 8013d92:	4283      	cmp	r3, r0
 8013d94:	4637      	mov	r7, r6
 8013d96:	dc04      	bgt.n	8013da2 <__swbuf_r+0x42>
 8013d98:	4621      	mov	r1, r4
 8013d9a:	4628      	mov	r0, r5
 8013d9c:	f000 f92e 	bl	8013ffc <_fflush_r>
 8013da0:	bb30      	cbnz	r0, 8013df0 <__swbuf_r+0x90>
 8013da2:	68a3      	ldr	r3, [r4, #8]
 8013da4:	3b01      	subs	r3, #1
 8013da6:	60a3      	str	r3, [r4, #8]
 8013da8:	6823      	ldr	r3, [r4, #0]
 8013daa:	1c5a      	adds	r2, r3, #1
 8013dac:	6022      	str	r2, [r4, #0]
 8013dae:	701e      	strb	r6, [r3, #0]
 8013db0:	6963      	ldr	r3, [r4, #20]
 8013db2:	3001      	adds	r0, #1
 8013db4:	4283      	cmp	r3, r0
 8013db6:	d004      	beq.n	8013dc2 <__swbuf_r+0x62>
 8013db8:	89a3      	ldrh	r3, [r4, #12]
 8013dba:	07db      	lsls	r3, r3, #31
 8013dbc:	d506      	bpl.n	8013dcc <__swbuf_r+0x6c>
 8013dbe:	2e0a      	cmp	r6, #10
 8013dc0:	d104      	bne.n	8013dcc <__swbuf_r+0x6c>
 8013dc2:	4621      	mov	r1, r4
 8013dc4:	4628      	mov	r0, r5
 8013dc6:	f000 f919 	bl	8013ffc <_fflush_r>
 8013dca:	b988      	cbnz	r0, 8013df0 <__swbuf_r+0x90>
 8013dcc:	4638      	mov	r0, r7
 8013dce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013dd0:	4b0a      	ldr	r3, [pc, #40]	; (8013dfc <__swbuf_r+0x9c>)
 8013dd2:	429c      	cmp	r4, r3
 8013dd4:	d101      	bne.n	8013dda <__swbuf_r+0x7a>
 8013dd6:	68ac      	ldr	r4, [r5, #8]
 8013dd8:	e7cf      	b.n	8013d7a <__swbuf_r+0x1a>
 8013dda:	4b09      	ldr	r3, [pc, #36]	; (8013e00 <__swbuf_r+0xa0>)
 8013ddc:	429c      	cmp	r4, r3
 8013dde:	bf08      	it	eq
 8013de0:	68ec      	ldreq	r4, [r5, #12]
 8013de2:	e7ca      	b.n	8013d7a <__swbuf_r+0x1a>
 8013de4:	4621      	mov	r1, r4
 8013de6:	4628      	mov	r0, r5
 8013de8:	f000 f80c 	bl	8013e04 <__swsetup_r>
 8013dec:	2800      	cmp	r0, #0
 8013dee:	d0cb      	beq.n	8013d88 <__swbuf_r+0x28>
 8013df0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8013df4:	e7ea      	b.n	8013dcc <__swbuf_r+0x6c>
 8013df6:	bf00      	nop
 8013df8:	0801557c 	.word	0x0801557c
 8013dfc:	0801559c 	.word	0x0801559c
 8013e00:	0801555c 	.word	0x0801555c

08013e04 <__swsetup_r>:
 8013e04:	4b32      	ldr	r3, [pc, #200]	; (8013ed0 <__swsetup_r+0xcc>)
 8013e06:	b570      	push	{r4, r5, r6, lr}
 8013e08:	681d      	ldr	r5, [r3, #0]
 8013e0a:	4606      	mov	r6, r0
 8013e0c:	460c      	mov	r4, r1
 8013e0e:	b125      	cbz	r5, 8013e1a <__swsetup_r+0x16>
 8013e10:	69ab      	ldr	r3, [r5, #24]
 8013e12:	b913      	cbnz	r3, 8013e1a <__swsetup_r+0x16>
 8013e14:	4628      	mov	r0, r5
 8013e16:	f000 f985 	bl	8014124 <__sinit>
 8013e1a:	4b2e      	ldr	r3, [pc, #184]	; (8013ed4 <__swsetup_r+0xd0>)
 8013e1c:	429c      	cmp	r4, r3
 8013e1e:	d10f      	bne.n	8013e40 <__swsetup_r+0x3c>
 8013e20:	686c      	ldr	r4, [r5, #4]
 8013e22:	89a3      	ldrh	r3, [r4, #12]
 8013e24:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013e28:	0719      	lsls	r1, r3, #28
 8013e2a:	d42c      	bmi.n	8013e86 <__swsetup_r+0x82>
 8013e2c:	06dd      	lsls	r5, r3, #27
 8013e2e:	d411      	bmi.n	8013e54 <__swsetup_r+0x50>
 8013e30:	2309      	movs	r3, #9
 8013e32:	6033      	str	r3, [r6, #0]
 8013e34:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013e38:	81a3      	strh	r3, [r4, #12]
 8013e3a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013e3e:	e03e      	b.n	8013ebe <__swsetup_r+0xba>
 8013e40:	4b25      	ldr	r3, [pc, #148]	; (8013ed8 <__swsetup_r+0xd4>)
 8013e42:	429c      	cmp	r4, r3
 8013e44:	d101      	bne.n	8013e4a <__swsetup_r+0x46>
 8013e46:	68ac      	ldr	r4, [r5, #8]
 8013e48:	e7eb      	b.n	8013e22 <__swsetup_r+0x1e>
 8013e4a:	4b24      	ldr	r3, [pc, #144]	; (8013edc <__swsetup_r+0xd8>)
 8013e4c:	429c      	cmp	r4, r3
 8013e4e:	bf08      	it	eq
 8013e50:	68ec      	ldreq	r4, [r5, #12]
 8013e52:	e7e6      	b.n	8013e22 <__swsetup_r+0x1e>
 8013e54:	0758      	lsls	r0, r3, #29
 8013e56:	d512      	bpl.n	8013e7e <__swsetup_r+0x7a>
 8013e58:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013e5a:	b141      	cbz	r1, 8013e6e <__swsetup_r+0x6a>
 8013e5c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013e60:	4299      	cmp	r1, r3
 8013e62:	d002      	beq.n	8013e6a <__swsetup_r+0x66>
 8013e64:	4630      	mov	r0, r6
 8013e66:	f7ff fb27 	bl	80134b8 <_free_r>
 8013e6a:	2300      	movs	r3, #0
 8013e6c:	6363      	str	r3, [r4, #52]	; 0x34
 8013e6e:	89a3      	ldrh	r3, [r4, #12]
 8013e70:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013e74:	81a3      	strh	r3, [r4, #12]
 8013e76:	2300      	movs	r3, #0
 8013e78:	6063      	str	r3, [r4, #4]
 8013e7a:	6923      	ldr	r3, [r4, #16]
 8013e7c:	6023      	str	r3, [r4, #0]
 8013e7e:	89a3      	ldrh	r3, [r4, #12]
 8013e80:	f043 0308 	orr.w	r3, r3, #8
 8013e84:	81a3      	strh	r3, [r4, #12]
 8013e86:	6923      	ldr	r3, [r4, #16]
 8013e88:	b94b      	cbnz	r3, 8013e9e <__swsetup_r+0x9a>
 8013e8a:	89a3      	ldrh	r3, [r4, #12]
 8013e8c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013e90:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013e94:	d003      	beq.n	8013e9e <__swsetup_r+0x9a>
 8013e96:	4621      	mov	r1, r4
 8013e98:	4630      	mov	r0, r6
 8013e9a:	f000 fa09 	bl	80142b0 <__smakebuf_r>
 8013e9e:	89a0      	ldrh	r0, [r4, #12]
 8013ea0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013ea4:	f010 0301 	ands.w	r3, r0, #1
 8013ea8:	d00a      	beq.n	8013ec0 <__swsetup_r+0xbc>
 8013eaa:	2300      	movs	r3, #0
 8013eac:	60a3      	str	r3, [r4, #8]
 8013eae:	6963      	ldr	r3, [r4, #20]
 8013eb0:	425b      	negs	r3, r3
 8013eb2:	61a3      	str	r3, [r4, #24]
 8013eb4:	6923      	ldr	r3, [r4, #16]
 8013eb6:	b943      	cbnz	r3, 8013eca <__swsetup_r+0xc6>
 8013eb8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013ebc:	d1ba      	bne.n	8013e34 <__swsetup_r+0x30>
 8013ebe:	bd70      	pop	{r4, r5, r6, pc}
 8013ec0:	0781      	lsls	r1, r0, #30
 8013ec2:	bf58      	it	pl
 8013ec4:	6963      	ldrpl	r3, [r4, #20]
 8013ec6:	60a3      	str	r3, [r4, #8]
 8013ec8:	e7f4      	b.n	8013eb4 <__swsetup_r+0xb0>
 8013eca:	2000      	movs	r0, #0
 8013ecc:	e7f7      	b.n	8013ebe <__swsetup_r+0xba>
 8013ece:	bf00      	nop
 8013ed0:	20000014 	.word	0x20000014
 8013ed4:	0801557c 	.word	0x0801557c
 8013ed8:	0801559c 	.word	0x0801559c
 8013edc:	0801555c 	.word	0x0801555c

08013ee0 <abort>:
 8013ee0:	b508      	push	{r3, lr}
 8013ee2:	2006      	movs	r0, #6
 8013ee4:	f000 fa54 	bl	8014390 <raise>
 8013ee8:	2001      	movs	r0, #1
 8013eea:	f7f2 fe1d 	bl	8006b28 <_exit>
	...

08013ef0 <__sflush_r>:
 8013ef0:	898a      	ldrh	r2, [r1, #12]
 8013ef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ef6:	4605      	mov	r5, r0
 8013ef8:	0710      	lsls	r0, r2, #28
 8013efa:	460c      	mov	r4, r1
 8013efc:	d458      	bmi.n	8013fb0 <__sflush_r+0xc0>
 8013efe:	684b      	ldr	r3, [r1, #4]
 8013f00:	2b00      	cmp	r3, #0
 8013f02:	dc05      	bgt.n	8013f10 <__sflush_r+0x20>
 8013f04:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	dc02      	bgt.n	8013f10 <__sflush_r+0x20>
 8013f0a:	2000      	movs	r0, #0
 8013f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013f10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013f12:	2e00      	cmp	r6, #0
 8013f14:	d0f9      	beq.n	8013f0a <__sflush_r+0x1a>
 8013f16:	2300      	movs	r3, #0
 8013f18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013f1c:	682f      	ldr	r7, [r5, #0]
 8013f1e:	602b      	str	r3, [r5, #0]
 8013f20:	d032      	beq.n	8013f88 <__sflush_r+0x98>
 8013f22:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013f24:	89a3      	ldrh	r3, [r4, #12]
 8013f26:	075a      	lsls	r2, r3, #29
 8013f28:	d505      	bpl.n	8013f36 <__sflush_r+0x46>
 8013f2a:	6863      	ldr	r3, [r4, #4]
 8013f2c:	1ac0      	subs	r0, r0, r3
 8013f2e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013f30:	b10b      	cbz	r3, 8013f36 <__sflush_r+0x46>
 8013f32:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013f34:	1ac0      	subs	r0, r0, r3
 8013f36:	2300      	movs	r3, #0
 8013f38:	4602      	mov	r2, r0
 8013f3a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013f3c:	6a21      	ldr	r1, [r4, #32]
 8013f3e:	4628      	mov	r0, r5
 8013f40:	47b0      	blx	r6
 8013f42:	1c43      	adds	r3, r0, #1
 8013f44:	89a3      	ldrh	r3, [r4, #12]
 8013f46:	d106      	bne.n	8013f56 <__sflush_r+0x66>
 8013f48:	6829      	ldr	r1, [r5, #0]
 8013f4a:	291d      	cmp	r1, #29
 8013f4c:	d82c      	bhi.n	8013fa8 <__sflush_r+0xb8>
 8013f4e:	4a2a      	ldr	r2, [pc, #168]	; (8013ff8 <__sflush_r+0x108>)
 8013f50:	40ca      	lsrs	r2, r1
 8013f52:	07d6      	lsls	r6, r2, #31
 8013f54:	d528      	bpl.n	8013fa8 <__sflush_r+0xb8>
 8013f56:	2200      	movs	r2, #0
 8013f58:	6062      	str	r2, [r4, #4]
 8013f5a:	04d9      	lsls	r1, r3, #19
 8013f5c:	6922      	ldr	r2, [r4, #16]
 8013f5e:	6022      	str	r2, [r4, #0]
 8013f60:	d504      	bpl.n	8013f6c <__sflush_r+0x7c>
 8013f62:	1c42      	adds	r2, r0, #1
 8013f64:	d101      	bne.n	8013f6a <__sflush_r+0x7a>
 8013f66:	682b      	ldr	r3, [r5, #0]
 8013f68:	b903      	cbnz	r3, 8013f6c <__sflush_r+0x7c>
 8013f6a:	6560      	str	r0, [r4, #84]	; 0x54
 8013f6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013f6e:	602f      	str	r7, [r5, #0]
 8013f70:	2900      	cmp	r1, #0
 8013f72:	d0ca      	beq.n	8013f0a <__sflush_r+0x1a>
 8013f74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013f78:	4299      	cmp	r1, r3
 8013f7a:	d002      	beq.n	8013f82 <__sflush_r+0x92>
 8013f7c:	4628      	mov	r0, r5
 8013f7e:	f7ff fa9b 	bl	80134b8 <_free_r>
 8013f82:	2000      	movs	r0, #0
 8013f84:	6360      	str	r0, [r4, #52]	; 0x34
 8013f86:	e7c1      	b.n	8013f0c <__sflush_r+0x1c>
 8013f88:	6a21      	ldr	r1, [r4, #32]
 8013f8a:	2301      	movs	r3, #1
 8013f8c:	4628      	mov	r0, r5
 8013f8e:	47b0      	blx	r6
 8013f90:	1c41      	adds	r1, r0, #1
 8013f92:	d1c7      	bne.n	8013f24 <__sflush_r+0x34>
 8013f94:	682b      	ldr	r3, [r5, #0]
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	d0c4      	beq.n	8013f24 <__sflush_r+0x34>
 8013f9a:	2b1d      	cmp	r3, #29
 8013f9c:	d001      	beq.n	8013fa2 <__sflush_r+0xb2>
 8013f9e:	2b16      	cmp	r3, #22
 8013fa0:	d101      	bne.n	8013fa6 <__sflush_r+0xb6>
 8013fa2:	602f      	str	r7, [r5, #0]
 8013fa4:	e7b1      	b.n	8013f0a <__sflush_r+0x1a>
 8013fa6:	89a3      	ldrh	r3, [r4, #12]
 8013fa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013fac:	81a3      	strh	r3, [r4, #12]
 8013fae:	e7ad      	b.n	8013f0c <__sflush_r+0x1c>
 8013fb0:	690f      	ldr	r7, [r1, #16]
 8013fb2:	2f00      	cmp	r7, #0
 8013fb4:	d0a9      	beq.n	8013f0a <__sflush_r+0x1a>
 8013fb6:	0793      	lsls	r3, r2, #30
 8013fb8:	680e      	ldr	r6, [r1, #0]
 8013fba:	bf08      	it	eq
 8013fbc:	694b      	ldreq	r3, [r1, #20]
 8013fbe:	600f      	str	r7, [r1, #0]
 8013fc0:	bf18      	it	ne
 8013fc2:	2300      	movne	r3, #0
 8013fc4:	eba6 0807 	sub.w	r8, r6, r7
 8013fc8:	608b      	str	r3, [r1, #8]
 8013fca:	f1b8 0f00 	cmp.w	r8, #0
 8013fce:	dd9c      	ble.n	8013f0a <__sflush_r+0x1a>
 8013fd0:	6a21      	ldr	r1, [r4, #32]
 8013fd2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013fd4:	4643      	mov	r3, r8
 8013fd6:	463a      	mov	r2, r7
 8013fd8:	4628      	mov	r0, r5
 8013fda:	47b0      	blx	r6
 8013fdc:	2800      	cmp	r0, #0
 8013fde:	dc06      	bgt.n	8013fee <__sflush_r+0xfe>
 8013fe0:	89a3      	ldrh	r3, [r4, #12]
 8013fe2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013fe6:	81a3      	strh	r3, [r4, #12]
 8013fe8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013fec:	e78e      	b.n	8013f0c <__sflush_r+0x1c>
 8013fee:	4407      	add	r7, r0
 8013ff0:	eba8 0800 	sub.w	r8, r8, r0
 8013ff4:	e7e9      	b.n	8013fca <__sflush_r+0xda>
 8013ff6:	bf00      	nop
 8013ff8:	20400001 	.word	0x20400001

08013ffc <_fflush_r>:
 8013ffc:	b538      	push	{r3, r4, r5, lr}
 8013ffe:	690b      	ldr	r3, [r1, #16]
 8014000:	4605      	mov	r5, r0
 8014002:	460c      	mov	r4, r1
 8014004:	b913      	cbnz	r3, 801400c <_fflush_r+0x10>
 8014006:	2500      	movs	r5, #0
 8014008:	4628      	mov	r0, r5
 801400a:	bd38      	pop	{r3, r4, r5, pc}
 801400c:	b118      	cbz	r0, 8014016 <_fflush_r+0x1a>
 801400e:	6983      	ldr	r3, [r0, #24]
 8014010:	b90b      	cbnz	r3, 8014016 <_fflush_r+0x1a>
 8014012:	f000 f887 	bl	8014124 <__sinit>
 8014016:	4b14      	ldr	r3, [pc, #80]	; (8014068 <_fflush_r+0x6c>)
 8014018:	429c      	cmp	r4, r3
 801401a:	d11b      	bne.n	8014054 <_fflush_r+0x58>
 801401c:	686c      	ldr	r4, [r5, #4]
 801401e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014022:	2b00      	cmp	r3, #0
 8014024:	d0ef      	beq.n	8014006 <_fflush_r+0xa>
 8014026:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014028:	07d0      	lsls	r0, r2, #31
 801402a:	d404      	bmi.n	8014036 <_fflush_r+0x3a>
 801402c:	0599      	lsls	r1, r3, #22
 801402e:	d402      	bmi.n	8014036 <_fflush_r+0x3a>
 8014030:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014032:	f000 f915 	bl	8014260 <__retarget_lock_acquire_recursive>
 8014036:	4628      	mov	r0, r5
 8014038:	4621      	mov	r1, r4
 801403a:	f7ff ff59 	bl	8013ef0 <__sflush_r>
 801403e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8014040:	07da      	lsls	r2, r3, #31
 8014042:	4605      	mov	r5, r0
 8014044:	d4e0      	bmi.n	8014008 <_fflush_r+0xc>
 8014046:	89a3      	ldrh	r3, [r4, #12]
 8014048:	059b      	lsls	r3, r3, #22
 801404a:	d4dd      	bmi.n	8014008 <_fflush_r+0xc>
 801404c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801404e:	f000 f908 	bl	8014262 <__retarget_lock_release_recursive>
 8014052:	e7d9      	b.n	8014008 <_fflush_r+0xc>
 8014054:	4b05      	ldr	r3, [pc, #20]	; (801406c <_fflush_r+0x70>)
 8014056:	429c      	cmp	r4, r3
 8014058:	d101      	bne.n	801405e <_fflush_r+0x62>
 801405a:	68ac      	ldr	r4, [r5, #8]
 801405c:	e7df      	b.n	801401e <_fflush_r+0x22>
 801405e:	4b04      	ldr	r3, [pc, #16]	; (8014070 <_fflush_r+0x74>)
 8014060:	429c      	cmp	r4, r3
 8014062:	bf08      	it	eq
 8014064:	68ec      	ldreq	r4, [r5, #12]
 8014066:	e7da      	b.n	801401e <_fflush_r+0x22>
 8014068:	0801557c 	.word	0x0801557c
 801406c:	0801559c 	.word	0x0801559c
 8014070:	0801555c 	.word	0x0801555c

08014074 <std>:
 8014074:	2300      	movs	r3, #0
 8014076:	b510      	push	{r4, lr}
 8014078:	4604      	mov	r4, r0
 801407a:	e9c0 3300 	strd	r3, r3, [r0]
 801407e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014082:	6083      	str	r3, [r0, #8]
 8014084:	8181      	strh	r1, [r0, #12]
 8014086:	6643      	str	r3, [r0, #100]	; 0x64
 8014088:	81c2      	strh	r2, [r0, #14]
 801408a:	6183      	str	r3, [r0, #24]
 801408c:	4619      	mov	r1, r3
 801408e:	2208      	movs	r2, #8
 8014090:	305c      	adds	r0, #92	; 0x5c
 8014092:	f7fb fddb 	bl	800fc4c <memset>
 8014096:	4b05      	ldr	r3, [pc, #20]	; (80140ac <std+0x38>)
 8014098:	6263      	str	r3, [r4, #36]	; 0x24
 801409a:	4b05      	ldr	r3, [pc, #20]	; (80140b0 <std+0x3c>)
 801409c:	62a3      	str	r3, [r4, #40]	; 0x28
 801409e:	4b05      	ldr	r3, [pc, #20]	; (80140b4 <std+0x40>)
 80140a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80140a2:	4b05      	ldr	r3, [pc, #20]	; (80140b8 <std+0x44>)
 80140a4:	6224      	str	r4, [r4, #32]
 80140a6:	6323      	str	r3, [r4, #48]	; 0x30
 80140a8:	bd10      	pop	{r4, pc}
 80140aa:	bf00      	nop
 80140ac:	080143c9 	.word	0x080143c9
 80140b0:	080143eb 	.word	0x080143eb
 80140b4:	08014423 	.word	0x08014423
 80140b8:	08014447 	.word	0x08014447

080140bc <_cleanup_r>:
 80140bc:	4901      	ldr	r1, [pc, #4]	; (80140c4 <_cleanup_r+0x8>)
 80140be:	f000 b8af 	b.w	8014220 <_fwalk_reent>
 80140c2:	bf00      	nop
 80140c4:	08013ffd 	.word	0x08013ffd

080140c8 <__sfmoreglue>:
 80140c8:	b570      	push	{r4, r5, r6, lr}
 80140ca:	2268      	movs	r2, #104	; 0x68
 80140cc:	1e4d      	subs	r5, r1, #1
 80140ce:	4355      	muls	r5, r2
 80140d0:	460e      	mov	r6, r1
 80140d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80140d6:	f7ff fa5b 	bl	8013590 <_malloc_r>
 80140da:	4604      	mov	r4, r0
 80140dc:	b140      	cbz	r0, 80140f0 <__sfmoreglue+0x28>
 80140de:	2100      	movs	r1, #0
 80140e0:	e9c0 1600 	strd	r1, r6, [r0]
 80140e4:	300c      	adds	r0, #12
 80140e6:	60a0      	str	r0, [r4, #8]
 80140e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80140ec:	f7fb fdae 	bl	800fc4c <memset>
 80140f0:	4620      	mov	r0, r4
 80140f2:	bd70      	pop	{r4, r5, r6, pc}

080140f4 <__sfp_lock_acquire>:
 80140f4:	4801      	ldr	r0, [pc, #4]	; (80140fc <__sfp_lock_acquire+0x8>)
 80140f6:	f000 b8b3 	b.w	8014260 <__retarget_lock_acquire_recursive>
 80140fa:	bf00      	nop
 80140fc:	200063c1 	.word	0x200063c1

08014100 <__sfp_lock_release>:
 8014100:	4801      	ldr	r0, [pc, #4]	; (8014108 <__sfp_lock_release+0x8>)
 8014102:	f000 b8ae 	b.w	8014262 <__retarget_lock_release_recursive>
 8014106:	bf00      	nop
 8014108:	200063c1 	.word	0x200063c1

0801410c <__sinit_lock_acquire>:
 801410c:	4801      	ldr	r0, [pc, #4]	; (8014114 <__sinit_lock_acquire+0x8>)
 801410e:	f000 b8a7 	b.w	8014260 <__retarget_lock_acquire_recursive>
 8014112:	bf00      	nop
 8014114:	200063c2 	.word	0x200063c2

08014118 <__sinit_lock_release>:
 8014118:	4801      	ldr	r0, [pc, #4]	; (8014120 <__sinit_lock_release+0x8>)
 801411a:	f000 b8a2 	b.w	8014262 <__retarget_lock_release_recursive>
 801411e:	bf00      	nop
 8014120:	200063c2 	.word	0x200063c2

08014124 <__sinit>:
 8014124:	b510      	push	{r4, lr}
 8014126:	4604      	mov	r4, r0
 8014128:	f7ff fff0 	bl	801410c <__sinit_lock_acquire>
 801412c:	69a3      	ldr	r3, [r4, #24]
 801412e:	b11b      	cbz	r3, 8014138 <__sinit+0x14>
 8014130:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014134:	f7ff bff0 	b.w	8014118 <__sinit_lock_release>
 8014138:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801413c:	6523      	str	r3, [r4, #80]	; 0x50
 801413e:	4b13      	ldr	r3, [pc, #76]	; (801418c <__sinit+0x68>)
 8014140:	4a13      	ldr	r2, [pc, #76]	; (8014190 <__sinit+0x6c>)
 8014142:	681b      	ldr	r3, [r3, #0]
 8014144:	62a2      	str	r2, [r4, #40]	; 0x28
 8014146:	42a3      	cmp	r3, r4
 8014148:	bf04      	itt	eq
 801414a:	2301      	moveq	r3, #1
 801414c:	61a3      	streq	r3, [r4, #24]
 801414e:	4620      	mov	r0, r4
 8014150:	f000 f820 	bl	8014194 <__sfp>
 8014154:	6060      	str	r0, [r4, #4]
 8014156:	4620      	mov	r0, r4
 8014158:	f000 f81c 	bl	8014194 <__sfp>
 801415c:	60a0      	str	r0, [r4, #8]
 801415e:	4620      	mov	r0, r4
 8014160:	f000 f818 	bl	8014194 <__sfp>
 8014164:	2200      	movs	r2, #0
 8014166:	60e0      	str	r0, [r4, #12]
 8014168:	2104      	movs	r1, #4
 801416a:	6860      	ldr	r0, [r4, #4]
 801416c:	f7ff ff82 	bl	8014074 <std>
 8014170:	68a0      	ldr	r0, [r4, #8]
 8014172:	2201      	movs	r2, #1
 8014174:	2109      	movs	r1, #9
 8014176:	f7ff ff7d 	bl	8014074 <std>
 801417a:	68e0      	ldr	r0, [r4, #12]
 801417c:	2202      	movs	r2, #2
 801417e:	2112      	movs	r1, #18
 8014180:	f7ff ff78 	bl	8014074 <std>
 8014184:	2301      	movs	r3, #1
 8014186:	61a3      	str	r3, [r4, #24]
 8014188:	e7d2      	b.n	8014130 <__sinit+0xc>
 801418a:	bf00      	nop
 801418c:	08015118 	.word	0x08015118
 8014190:	080140bd 	.word	0x080140bd

08014194 <__sfp>:
 8014194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014196:	4607      	mov	r7, r0
 8014198:	f7ff ffac 	bl	80140f4 <__sfp_lock_acquire>
 801419c:	4b1e      	ldr	r3, [pc, #120]	; (8014218 <__sfp+0x84>)
 801419e:	681e      	ldr	r6, [r3, #0]
 80141a0:	69b3      	ldr	r3, [r6, #24]
 80141a2:	b913      	cbnz	r3, 80141aa <__sfp+0x16>
 80141a4:	4630      	mov	r0, r6
 80141a6:	f7ff ffbd 	bl	8014124 <__sinit>
 80141aa:	3648      	adds	r6, #72	; 0x48
 80141ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80141b0:	3b01      	subs	r3, #1
 80141b2:	d503      	bpl.n	80141bc <__sfp+0x28>
 80141b4:	6833      	ldr	r3, [r6, #0]
 80141b6:	b30b      	cbz	r3, 80141fc <__sfp+0x68>
 80141b8:	6836      	ldr	r6, [r6, #0]
 80141ba:	e7f7      	b.n	80141ac <__sfp+0x18>
 80141bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80141c0:	b9d5      	cbnz	r5, 80141f8 <__sfp+0x64>
 80141c2:	4b16      	ldr	r3, [pc, #88]	; (801421c <__sfp+0x88>)
 80141c4:	60e3      	str	r3, [r4, #12]
 80141c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80141ca:	6665      	str	r5, [r4, #100]	; 0x64
 80141cc:	f000 f847 	bl	801425e <__retarget_lock_init_recursive>
 80141d0:	f7ff ff96 	bl	8014100 <__sfp_lock_release>
 80141d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80141d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80141dc:	6025      	str	r5, [r4, #0]
 80141de:	61a5      	str	r5, [r4, #24]
 80141e0:	2208      	movs	r2, #8
 80141e2:	4629      	mov	r1, r5
 80141e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80141e8:	f7fb fd30 	bl	800fc4c <memset>
 80141ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80141f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80141f4:	4620      	mov	r0, r4
 80141f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80141f8:	3468      	adds	r4, #104	; 0x68
 80141fa:	e7d9      	b.n	80141b0 <__sfp+0x1c>
 80141fc:	2104      	movs	r1, #4
 80141fe:	4638      	mov	r0, r7
 8014200:	f7ff ff62 	bl	80140c8 <__sfmoreglue>
 8014204:	4604      	mov	r4, r0
 8014206:	6030      	str	r0, [r6, #0]
 8014208:	2800      	cmp	r0, #0
 801420a:	d1d5      	bne.n	80141b8 <__sfp+0x24>
 801420c:	f7ff ff78 	bl	8014100 <__sfp_lock_release>
 8014210:	230c      	movs	r3, #12
 8014212:	603b      	str	r3, [r7, #0]
 8014214:	e7ee      	b.n	80141f4 <__sfp+0x60>
 8014216:	bf00      	nop
 8014218:	08015118 	.word	0x08015118
 801421c:	ffff0001 	.word	0xffff0001

08014220 <_fwalk_reent>:
 8014220:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014224:	4606      	mov	r6, r0
 8014226:	4688      	mov	r8, r1
 8014228:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801422c:	2700      	movs	r7, #0
 801422e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014232:	f1b9 0901 	subs.w	r9, r9, #1
 8014236:	d505      	bpl.n	8014244 <_fwalk_reent+0x24>
 8014238:	6824      	ldr	r4, [r4, #0]
 801423a:	2c00      	cmp	r4, #0
 801423c:	d1f7      	bne.n	801422e <_fwalk_reent+0xe>
 801423e:	4638      	mov	r0, r7
 8014240:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014244:	89ab      	ldrh	r3, [r5, #12]
 8014246:	2b01      	cmp	r3, #1
 8014248:	d907      	bls.n	801425a <_fwalk_reent+0x3a>
 801424a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801424e:	3301      	adds	r3, #1
 8014250:	d003      	beq.n	801425a <_fwalk_reent+0x3a>
 8014252:	4629      	mov	r1, r5
 8014254:	4630      	mov	r0, r6
 8014256:	47c0      	blx	r8
 8014258:	4307      	orrs	r7, r0
 801425a:	3568      	adds	r5, #104	; 0x68
 801425c:	e7e9      	b.n	8014232 <_fwalk_reent+0x12>

0801425e <__retarget_lock_init_recursive>:
 801425e:	4770      	bx	lr

08014260 <__retarget_lock_acquire_recursive>:
 8014260:	4770      	bx	lr

08014262 <__retarget_lock_release_recursive>:
 8014262:	4770      	bx	lr

08014264 <__swhatbuf_r>:
 8014264:	b570      	push	{r4, r5, r6, lr}
 8014266:	460e      	mov	r6, r1
 8014268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801426c:	2900      	cmp	r1, #0
 801426e:	b096      	sub	sp, #88	; 0x58
 8014270:	4614      	mov	r4, r2
 8014272:	461d      	mov	r5, r3
 8014274:	da08      	bge.n	8014288 <__swhatbuf_r+0x24>
 8014276:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801427a:	2200      	movs	r2, #0
 801427c:	602a      	str	r2, [r5, #0]
 801427e:	061a      	lsls	r2, r3, #24
 8014280:	d410      	bmi.n	80142a4 <__swhatbuf_r+0x40>
 8014282:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014286:	e00e      	b.n	80142a6 <__swhatbuf_r+0x42>
 8014288:	466a      	mov	r2, sp
 801428a:	f000 f903 	bl	8014494 <_fstat_r>
 801428e:	2800      	cmp	r0, #0
 8014290:	dbf1      	blt.n	8014276 <__swhatbuf_r+0x12>
 8014292:	9a01      	ldr	r2, [sp, #4]
 8014294:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8014298:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801429c:	425a      	negs	r2, r3
 801429e:	415a      	adcs	r2, r3
 80142a0:	602a      	str	r2, [r5, #0]
 80142a2:	e7ee      	b.n	8014282 <__swhatbuf_r+0x1e>
 80142a4:	2340      	movs	r3, #64	; 0x40
 80142a6:	2000      	movs	r0, #0
 80142a8:	6023      	str	r3, [r4, #0]
 80142aa:	b016      	add	sp, #88	; 0x58
 80142ac:	bd70      	pop	{r4, r5, r6, pc}
	...

080142b0 <__smakebuf_r>:
 80142b0:	898b      	ldrh	r3, [r1, #12]
 80142b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80142b4:	079d      	lsls	r5, r3, #30
 80142b6:	4606      	mov	r6, r0
 80142b8:	460c      	mov	r4, r1
 80142ba:	d507      	bpl.n	80142cc <__smakebuf_r+0x1c>
 80142bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80142c0:	6023      	str	r3, [r4, #0]
 80142c2:	6123      	str	r3, [r4, #16]
 80142c4:	2301      	movs	r3, #1
 80142c6:	6163      	str	r3, [r4, #20]
 80142c8:	b002      	add	sp, #8
 80142ca:	bd70      	pop	{r4, r5, r6, pc}
 80142cc:	ab01      	add	r3, sp, #4
 80142ce:	466a      	mov	r2, sp
 80142d0:	f7ff ffc8 	bl	8014264 <__swhatbuf_r>
 80142d4:	9900      	ldr	r1, [sp, #0]
 80142d6:	4605      	mov	r5, r0
 80142d8:	4630      	mov	r0, r6
 80142da:	f7ff f959 	bl	8013590 <_malloc_r>
 80142de:	b948      	cbnz	r0, 80142f4 <__smakebuf_r+0x44>
 80142e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80142e4:	059a      	lsls	r2, r3, #22
 80142e6:	d4ef      	bmi.n	80142c8 <__smakebuf_r+0x18>
 80142e8:	f023 0303 	bic.w	r3, r3, #3
 80142ec:	f043 0302 	orr.w	r3, r3, #2
 80142f0:	81a3      	strh	r3, [r4, #12]
 80142f2:	e7e3      	b.n	80142bc <__smakebuf_r+0xc>
 80142f4:	4b0d      	ldr	r3, [pc, #52]	; (801432c <__smakebuf_r+0x7c>)
 80142f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80142f8:	89a3      	ldrh	r3, [r4, #12]
 80142fa:	6020      	str	r0, [r4, #0]
 80142fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014300:	81a3      	strh	r3, [r4, #12]
 8014302:	9b00      	ldr	r3, [sp, #0]
 8014304:	6163      	str	r3, [r4, #20]
 8014306:	9b01      	ldr	r3, [sp, #4]
 8014308:	6120      	str	r0, [r4, #16]
 801430a:	b15b      	cbz	r3, 8014324 <__smakebuf_r+0x74>
 801430c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014310:	4630      	mov	r0, r6
 8014312:	f000 f8d1 	bl	80144b8 <_isatty_r>
 8014316:	b128      	cbz	r0, 8014324 <__smakebuf_r+0x74>
 8014318:	89a3      	ldrh	r3, [r4, #12]
 801431a:	f023 0303 	bic.w	r3, r3, #3
 801431e:	f043 0301 	orr.w	r3, r3, #1
 8014322:	81a3      	strh	r3, [r4, #12]
 8014324:	89a0      	ldrh	r0, [r4, #12]
 8014326:	4305      	orrs	r5, r0
 8014328:	81a5      	strh	r5, [r4, #12]
 801432a:	e7cd      	b.n	80142c8 <__smakebuf_r+0x18>
 801432c:	080140bd 	.word	0x080140bd

08014330 <_malloc_usable_size_r>:
 8014330:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014334:	1f18      	subs	r0, r3, #4
 8014336:	2b00      	cmp	r3, #0
 8014338:	bfbc      	itt	lt
 801433a:	580b      	ldrlt	r3, [r1, r0]
 801433c:	18c0      	addlt	r0, r0, r3
 801433e:	4770      	bx	lr

08014340 <_raise_r>:
 8014340:	291f      	cmp	r1, #31
 8014342:	b538      	push	{r3, r4, r5, lr}
 8014344:	4604      	mov	r4, r0
 8014346:	460d      	mov	r5, r1
 8014348:	d904      	bls.n	8014354 <_raise_r+0x14>
 801434a:	2316      	movs	r3, #22
 801434c:	6003      	str	r3, [r0, #0]
 801434e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014352:	bd38      	pop	{r3, r4, r5, pc}
 8014354:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8014356:	b112      	cbz	r2, 801435e <_raise_r+0x1e>
 8014358:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801435c:	b94b      	cbnz	r3, 8014372 <_raise_r+0x32>
 801435e:	4620      	mov	r0, r4
 8014360:	f000 f830 	bl	80143c4 <_getpid_r>
 8014364:	462a      	mov	r2, r5
 8014366:	4601      	mov	r1, r0
 8014368:	4620      	mov	r0, r4
 801436a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801436e:	f000 b817 	b.w	80143a0 <_kill_r>
 8014372:	2b01      	cmp	r3, #1
 8014374:	d00a      	beq.n	801438c <_raise_r+0x4c>
 8014376:	1c59      	adds	r1, r3, #1
 8014378:	d103      	bne.n	8014382 <_raise_r+0x42>
 801437a:	2316      	movs	r3, #22
 801437c:	6003      	str	r3, [r0, #0]
 801437e:	2001      	movs	r0, #1
 8014380:	e7e7      	b.n	8014352 <_raise_r+0x12>
 8014382:	2400      	movs	r4, #0
 8014384:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8014388:	4628      	mov	r0, r5
 801438a:	4798      	blx	r3
 801438c:	2000      	movs	r0, #0
 801438e:	e7e0      	b.n	8014352 <_raise_r+0x12>

08014390 <raise>:
 8014390:	4b02      	ldr	r3, [pc, #8]	; (801439c <raise+0xc>)
 8014392:	4601      	mov	r1, r0
 8014394:	6818      	ldr	r0, [r3, #0]
 8014396:	f7ff bfd3 	b.w	8014340 <_raise_r>
 801439a:	bf00      	nop
 801439c:	20000014 	.word	0x20000014

080143a0 <_kill_r>:
 80143a0:	b538      	push	{r3, r4, r5, lr}
 80143a2:	4d07      	ldr	r5, [pc, #28]	; (80143c0 <_kill_r+0x20>)
 80143a4:	2300      	movs	r3, #0
 80143a6:	4604      	mov	r4, r0
 80143a8:	4608      	mov	r0, r1
 80143aa:	4611      	mov	r1, r2
 80143ac:	602b      	str	r3, [r5, #0]
 80143ae:	f7f2 fbab 	bl	8006b08 <_kill>
 80143b2:	1c43      	adds	r3, r0, #1
 80143b4:	d102      	bne.n	80143bc <_kill_r+0x1c>
 80143b6:	682b      	ldr	r3, [r5, #0]
 80143b8:	b103      	cbz	r3, 80143bc <_kill_r+0x1c>
 80143ba:	6023      	str	r3, [r4, #0]
 80143bc:	bd38      	pop	{r3, r4, r5, pc}
 80143be:	bf00      	nop
 80143c0:	200063bc 	.word	0x200063bc

080143c4 <_getpid_r>:
 80143c4:	f7f2 bb98 	b.w	8006af8 <_getpid>

080143c8 <__sread>:
 80143c8:	b510      	push	{r4, lr}
 80143ca:	460c      	mov	r4, r1
 80143cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80143d0:	f000 f894 	bl	80144fc <_read_r>
 80143d4:	2800      	cmp	r0, #0
 80143d6:	bfab      	itete	ge
 80143d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80143da:	89a3      	ldrhlt	r3, [r4, #12]
 80143dc:	181b      	addge	r3, r3, r0
 80143de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80143e2:	bfac      	ite	ge
 80143e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80143e6:	81a3      	strhlt	r3, [r4, #12]
 80143e8:	bd10      	pop	{r4, pc}

080143ea <__swrite>:
 80143ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80143ee:	461f      	mov	r7, r3
 80143f0:	898b      	ldrh	r3, [r1, #12]
 80143f2:	05db      	lsls	r3, r3, #23
 80143f4:	4605      	mov	r5, r0
 80143f6:	460c      	mov	r4, r1
 80143f8:	4616      	mov	r6, r2
 80143fa:	d505      	bpl.n	8014408 <__swrite+0x1e>
 80143fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014400:	2302      	movs	r3, #2
 8014402:	2200      	movs	r2, #0
 8014404:	f000 f868 	bl	80144d8 <_lseek_r>
 8014408:	89a3      	ldrh	r3, [r4, #12]
 801440a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801440e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014412:	81a3      	strh	r3, [r4, #12]
 8014414:	4632      	mov	r2, r6
 8014416:	463b      	mov	r3, r7
 8014418:	4628      	mov	r0, r5
 801441a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801441e:	f000 b817 	b.w	8014450 <_write_r>

08014422 <__sseek>:
 8014422:	b510      	push	{r4, lr}
 8014424:	460c      	mov	r4, r1
 8014426:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801442a:	f000 f855 	bl	80144d8 <_lseek_r>
 801442e:	1c43      	adds	r3, r0, #1
 8014430:	89a3      	ldrh	r3, [r4, #12]
 8014432:	bf15      	itete	ne
 8014434:	6560      	strne	r0, [r4, #84]	; 0x54
 8014436:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801443a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801443e:	81a3      	strheq	r3, [r4, #12]
 8014440:	bf18      	it	ne
 8014442:	81a3      	strhne	r3, [r4, #12]
 8014444:	bd10      	pop	{r4, pc}

08014446 <__sclose>:
 8014446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801444a:	f000 b813 	b.w	8014474 <_close_r>
	...

08014450 <_write_r>:
 8014450:	b538      	push	{r3, r4, r5, lr}
 8014452:	4d07      	ldr	r5, [pc, #28]	; (8014470 <_write_r+0x20>)
 8014454:	4604      	mov	r4, r0
 8014456:	4608      	mov	r0, r1
 8014458:	4611      	mov	r1, r2
 801445a:	2200      	movs	r2, #0
 801445c:	602a      	str	r2, [r5, #0]
 801445e:	461a      	mov	r2, r3
 8014460:	f7f2 fb89 	bl	8006b76 <_write>
 8014464:	1c43      	adds	r3, r0, #1
 8014466:	d102      	bne.n	801446e <_write_r+0x1e>
 8014468:	682b      	ldr	r3, [r5, #0]
 801446a:	b103      	cbz	r3, 801446e <_write_r+0x1e>
 801446c:	6023      	str	r3, [r4, #0]
 801446e:	bd38      	pop	{r3, r4, r5, pc}
 8014470:	200063bc 	.word	0x200063bc

08014474 <_close_r>:
 8014474:	b538      	push	{r3, r4, r5, lr}
 8014476:	4d06      	ldr	r5, [pc, #24]	; (8014490 <_close_r+0x1c>)
 8014478:	2300      	movs	r3, #0
 801447a:	4604      	mov	r4, r0
 801447c:	4608      	mov	r0, r1
 801447e:	602b      	str	r3, [r5, #0]
 8014480:	f7f2 fb95 	bl	8006bae <_close>
 8014484:	1c43      	adds	r3, r0, #1
 8014486:	d102      	bne.n	801448e <_close_r+0x1a>
 8014488:	682b      	ldr	r3, [r5, #0]
 801448a:	b103      	cbz	r3, 801448e <_close_r+0x1a>
 801448c:	6023      	str	r3, [r4, #0]
 801448e:	bd38      	pop	{r3, r4, r5, pc}
 8014490:	200063bc 	.word	0x200063bc

08014494 <_fstat_r>:
 8014494:	b538      	push	{r3, r4, r5, lr}
 8014496:	4d07      	ldr	r5, [pc, #28]	; (80144b4 <_fstat_r+0x20>)
 8014498:	2300      	movs	r3, #0
 801449a:	4604      	mov	r4, r0
 801449c:	4608      	mov	r0, r1
 801449e:	4611      	mov	r1, r2
 80144a0:	602b      	str	r3, [r5, #0]
 80144a2:	f7f2 fb90 	bl	8006bc6 <_fstat>
 80144a6:	1c43      	adds	r3, r0, #1
 80144a8:	d102      	bne.n	80144b0 <_fstat_r+0x1c>
 80144aa:	682b      	ldr	r3, [r5, #0]
 80144ac:	b103      	cbz	r3, 80144b0 <_fstat_r+0x1c>
 80144ae:	6023      	str	r3, [r4, #0]
 80144b0:	bd38      	pop	{r3, r4, r5, pc}
 80144b2:	bf00      	nop
 80144b4:	200063bc 	.word	0x200063bc

080144b8 <_isatty_r>:
 80144b8:	b538      	push	{r3, r4, r5, lr}
 80144ba:	4d06      	ldr	r5, [pc, #24]	; (80144d4 <_isatty_r+0x1c>)
 80144bc:	2300      	movs	r3, #0
 80144be:	4604      	mov	r4, r0
 80144c0:	4608      	mov	r0, r1
 80144c2:	602b      	str	r3, [r5, #0]
 80144c4:	f7f2 fb8f 	bl	8006be6 <_isatty>
 80144c8:	1c43      	adds	r3, r0, #1
 80144ca:	d102      	bne.n	80144d2 <_isatty_r+0x1a>
 80144cc:	682b      	ldr	r3, [r5, #0]
 80144ce:	b103      	cbz	r3, 80144d2 <_isatty_r+0x1a>
 80144d0:	6023      	str	r3, [r4, #0]
 80144d2:	bd38      	pop	{r3, r4, r5, pc}
 80144d4:	200063bc 	.word	0x200063bc

080144d8 <_lseek_r>:
 80144d8:	b538      	push	{r3, r4, r5, lr}
 80144da:	4d07      	ldr	r5, [pc, #28]	; (80144f8 <_lseek_r+0x20>)
 80144dc:	4604      	mov	r4, r0
 80144de:	4608      	mov	r0, r1
 80144e0:	4611      	mov	r1, r2
 80144e2:	2200      	movs	r2, #0
 80144e4:	602a      	str	r2, [r5, #0]
 80144e6:	461a      	mov	r2, r3
 80144e8:	f7f2 fb88 	bl	8006bfc <_lseek>
 80144ec:	1c43      	adds	r3, r0, #1
 80144ee:	d102      	bne.n	80144f6 <_lseek_r+0x1e>
 80144f0:	682b      	ldr	r3, [r5, #0]
 80144f2:	b103      	cbz	r3, 80144f6 <_lseek_r+0x1e>
 80144f4:	6023      	str	r3, [r4, #0]
 80144f6:	bd38      	pop	{r3, r4, r5, pc}
 80144f8:	200063bc 	.word	0x200063bc

080144fc <_read_r>:
 80144fc:	b538      	push	{r3, r4, r5, lr}
 80144fe:	4d07      	ldr	r5, [pc, #28]	; (801451c <_read_r+0x20>)
 8014500:	4604      	mov	r4, r0
 8014502:	4608      	mov	r0, r1
 8014504:	4611      	mov	r1, r2
 8014506:	2200      	movs	r2, #0
 8014508:	602a      	str	r2, [r5, #0]
 801450a:	461a      	mov	r2, r3
 801450c:	f7f2 fb16 	bl	8006b3c <_read>
 8014510:	1c43      	adds	r3, r0, #1
 8014512:	d102      	bne.n	801451a <_read_r+0x1e>
 8014514:	682b      	ldr	r3, [r5, #0]
 8014516:	b103      	cbz	r3, 801451a <_read_r+0x1e>
 8014518:	6023      	str	r3, [r4, #0]
 801451a:	bd38      	pop	{r3, r4, r5, pc}
 801451c:	200063bc 	.word	0x200063bc

08014520 <_init>:
 8014520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014522:	bf00      	nop
 8014524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014526:	bc08      	pop	{r3}
 8014528:	469e      	mov	lr, r3
 801452a:	4770      	bx	lr

0801452c <_fini>:
 801452c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801452e:	bf00      	nop
 8014530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014532:	bc08      	pop	{r3}
 8014534:	469e      	mov	lr, r3
 8014536:	4770      	bx	lr
