Time resolution is 1 ps
$stop called at time : 40 ns : File "C:/Users/shara/OneDrive/Documents/Coding Stuff/FPGA/FPGA/verilog_basics/verilog_basics.srcs/sim_1/new/is_prime_tb.v" Line 37
