
<!DOCTYPE html>
<html>
<head>
    <title>Immediate opening for DFT Engineer - San Diego</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Calsoft Labs is looking for Immediate opening for DFT Engineer - San Diego!</h1>
            <h2>Full Time, Contract W2, 12 Months | San Diego, CA</h2>
            <h2>DFT,ATPG,ATE</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>Minimum Qualifications: 6 10 years experience in DFT - Knowledge in fault modeling Stuck-at, Transition, Path Delay, Gate-Exhaustive, IDDQ, and other advanced DFT models. - Knowledge in JTAG, MBIST, Scan Compression, ATPG, Fault Simulation and at-speed testing. - Experience with industry ATPG tools Synopsys Tetramax, Cadence Encounter Test or Mentor Fastscan ATPG tools. - Synopsys DFTC scan insertion. - Experience in Logic Design, VHDL, Verilog RTL, verification, and static timing analysis. - Working knowledge in one or more of the following; C, C++, TCL or Perl. - Experience with industry simulation tools such as VCS, Modelsim, or others. - Direct experience in silicon bring-up, debug, and validation of DFT features on ATE. - Detail oriented with strong organizational, problem solving and communication skills. Desired Experience: - Experience in design and verification of the above; layout, SPICE simulation, etc. - Experience with formal verification tools such Verplex, Formality, etc. - Knowledge and experience of timing closure and industry tools like Prime Time and PTSI. - Experience with other industry tools such as Vera, Spyglass, 0-in, Jasper, Red Hawk, Prime Power. Education: Required: Bachelor's, Electrical Engineering Preferred: Master's, Electrical Engineerin<br>Responsibilities:• <br>Qualifications:• : 6 10 years experience in DFT - Knowledge in fault modeling Stuck-at, Transition, Path Delay, Gate-Exhaustive, IDDQ, and other advanced DFT models<br>• - Knowledge in JTAG, MBIST, Scan Compression, ATPG, Fault Simulation and at-speed testing<br>• - Experience with industry ATPG tools Synopsys Tetramax, Cadence Encounter Test or Mentor Fastscan ATPG tools<br>• - Synopsys DFTC scan insertion<br>• - Experience in Logic Design, VHDL, Verilog RTL, verification, and static timing analysis<br>• - Working knowledge in one or more of the following; C, C++, TCL or Perl<br>• - Experience with industry simulation tools such as VCS, Modelsim, or others<br>• - Direct experience in silicon bring-up, debug, and validation of DFT features on ATE<br>• - Detail oriented with strong organizational, problem solving and communication skills<br>• Desired Experience: - Experience in design and verification of the above; layout, SPICE simulation, etc<br>• - Experience with formal verification tools such Verplex, Formality, etc<br>• - Knowledge and experience of timing closure and industry tools like Prime Time and PTSI<br>• - Experience with other industry tools such as Vera, Spyglass, 0-in, Jasper, Red Hawk, Prime Power<br>• Education: Required: Bachelor's, Electrical Engineering Preferred: Master's, Electrical Engineering</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    