$comment
	File created using the following command:
		vcd file Lab8.msim.vcd -direction
$end
$date
	Sun Apr 30 11:43:03 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module toplev_vhd_vec_tst $end
$var wire 1 ! ALU_SEL [2] $end
$var wire 1 " ALU_SEL [1] $end
$var wire 1 # ALU_SEL [0] $end
$var wire 1 $ ALUMUXSEL $end
$var wire 1 % CLK $end
$var wire 1 & IMM_EXT [15] $end
$var wire 1 ' IMM_EXT [14] $end
$var wire 1 ( IMM_EXT [13] $end
$var wire 1 ) IMM_EXT [12] $end
$var wire 1 * IMM_EXT [11] $end
$var wire 1 + IMM_EXT [10] $end
$var wire 1 , IMM_EXT [9] $end
$var wire 1 - IMM_EXT [8] $end
$var wire 1 . IMM_EXT [7] $end
$var wire 1 / IMM_EXT [6] $end
$var wire 1 0 IMM_EXT [5] $end
$var wire 1 1 IMM_EXT [4] $end
$var wire 1 2 IMM_EXT [3] $end
$var wire 1 3 IMM_EXT [2] $end
$var wire 1 4 IMM_EXT [1] $end
$var wire 1 5 IMM_EXT [0] $end
$var wire 1 6 INS [15] $end
$var wire 1 7 INS [14] $end
$var wire 1 8 INS [13] $end
$var wire 1 9 INS [12] $end
$var wire 1 : INS [11] $end
$var wire 1 ; INS [10] $end
$var wire 1 < INS [9] $end
$var wire 1 = INS [8] $end
$var wire 1 > INS [7] $end
$var wire 1 ? INS [6] $end
$var wire 1 @ INS [5] $end
$var wire 1 A INS [4] $end
$var wire 1 B INS [3] $end
$var wire 1 C INS [2] $end
$var wire 1 D INS [1] $end
$var wire 1 E INS [0] $end
$var wire 1 F MEMOUT [15] $end
$var wire 1 G MEMOUT [14] $end
$var wire 1 H MEMOUT [13] $end
$var wire 1 I MEMOUT [12] $end
$var wire 1 J MEMOUT [11] $end
$var wire 1 K MEMOUT [10] $end
$var wire 1 L MEMOUT [9] $end
$var wire 1 M MEMOUT [8] $end
$var wire 1 N MEMOUT [7] $end
$var wire 1 O MEMOUT [6] $end
$var wire 1 P MEMOUT [5] $end
$var wire 1 Q MEMOUT [4] $end
$var wire 1 R MEMOUT [3] $end
$var wire 1 S MEMOUT [2] $end
$var wire 1 T MEMOUT [1] $end
$var wire 1 U MEMOUT [0] $end
$var wire 1 V MEMR $end
$var wire 1 W MEMW $end
$var wire 1 X PCMUXSEL $end
$var wire 1 Y PCOUT [15] $end
$var wire 1 Z PCOUT [14] $end
$var wire 1 [ PCOUT [13] $end
$var wire 1 \ PCOUT [12] $end
$var wire 1 ] PCOUT [11] $end
$var wire 1 ^ PCOUT [10] $end
$var wire 1 _ PCOUT [9] $end
$var wire 1 ` PCOUT [8] $end
$var wire 1 a PCOUT [7] $end
$var wire 1 b PCOUT [6] $end
$var wire 1 c PCOUT [5] $end
$var wire 1 d PCOUT [4] $end
$var wire 1 e PCOUT [3] $end
$var wire 1 f PCOUT [2] $end
$var wire 1 g PCOUT [1] $end
$var wire 1 h PCOUT [0] $end
$var wire 1 i PCSEL0 $end
$var wire 1 j PCSEL1 $end
$var wire 1 k REGWE $end
$var wire 1 l RSDAT [15] $end
$var wire 1 m RSDAT [14] $end
$var wire 1 n RSDAT [13] $end
$var wire 1 o RSDAT [12] $end
$var wire 1 p RSDAT [11] $end
$var wire 1 q RSDAT [10] $end
$var wire 1 r RSDAT [9] $end
$var wire 1 s RSDAT [8] $end
$var wire 1 t RSDAT [7] $end
$var wire 1 u RSDAT [6] $end
$var wire 1 v RSDAT [5] $end
$var wire 1 w RSDAT [4] $end
$var wire 1 x RSDAT [3] $end
$var wire 1 y RSDAT [2] $end
$var wire 1 z RSDAT [1] $end
$var wire 1 { RSDAT [0] $end
$var wire 1 | RST $end
$var wire 1 } RTDAT [15] $end
$var wire 1 ~ RTDAT [14] $end
$var wire 1 !! RTDAT [13] $end
$var wire 1 "! RTDAT [12] $end
$var wire 1 #! RTDAT [11] $end
$var wire 1 $! RTDAT [10] $end
$var wire 1 %! RTDAT [9] $end
$var wire 1 &! RTDAT [8] $end
$var wire 1 '! RTDAT [7] $end
$var wire 1 (! RTDAT [6] $end
$var wire 1 )! RTDAT [5] $end
$var wire 1 *! RTDAT [4] $end
$var wire 1 +! RTDAT [3] $end
$var wire 1 ,! RTDAT [2] $end
$var wire 1 -! RTDAT [1] $end
$var wire 1 .! RTDAT [0] $end
$var wire 1 /! Z $end

$scope module i1 $end
$var wire 1 0! gnd $end
$var wire 1 1! vcc $end
$var wire 1 2! unknown $end
$var wire 1 3! devoe $end
$var wire 1 4! devclrn $end
$var wire 1 5! devpor $end
$var wire 1 6! ww_devoe $end
$var wire 1 7! ww_devclrn $end
$var wire 1 8! ww_devpor $end
$var wire 1 9! ww_Z $end
$var wire 1 :! ww_INS [15] $end
$var wire 1 ;! ww_INS [14] $end
$var wire 1 <! ww_INS [13] $end
$var wire 1 =! ww_INS [12] $end
$var wire 1 >! ww_INS [11] $end
$var wire 1 ?! ww_INS [10] $end
$var wire 1 @! ww_INS [9] $end
$var wire 1 A! ww_INS [8] $end
$var wire 1 B! ww_INS [7] $end
$var wire 1 C! ww_INS [6] $end
$var wire 1 D! ww_INS [5] $end
$var wire 1 E! ww_INS [4] $end
$var wire 1 F! ww_INS [3] $end
$var wire 1 G! ww_INS [2] $end
$var wire 1 H! ww_INS [1] $end
$var wire 1 I! ww_INS [0] $end
$var wire 1 J! ww_CLK $end
$var wire 1 K! ww_RST $end
$var wire 1 L! ww_PCSEL0 $end
$var wire 1 M! ww_PCSEL1 $end
$var wire 1 N! ww_REGWE $end
$var wire 1 O! ww_ALUMUXSEL $end
$var wire 1 P! ww_ALU_SEL [2] $end
$var wire 1 Q! ww_ALU_SEL [1] $end
$var wire 1 R! ww_ALU_SEL [0] $end
$var wire 1 S! ww_IMM_EXT [15] $end
$var wire 1 T! ww_IMM_EXT [14] $end
$var wire 1 U! ww_IMM_EXT [13] $end
$var wire 1 V! ww_IMM_EXT [12] $end
$var wire 1 W! ww_IMM_EXT [11] $end
$var wire 1 X! ww_IMM_EXT [10] $end
$var wire 1 Y! ww_IMM_EXT [9] $end
$var wire 1 Z! ww_IMM_EXT [8] $end
$var wire 1 [! ww_IMM_EXT [7] $end
$var wire 1 \! ww_IMM_EXT [6] $end
$var wire 1 ]! ww_IMM_EXT [5] $end
$var wire 1 ^! ww_IMM_EXT [4] $end
$var wire 1 _! ww_IMM_EXT [3] $end
$var wire 1 `! ww_IMM_EXT [2] $end
$var wire 1 a! ww_IMM_EXT [1] $end
$var wire 1 b! ww_IMM_EXT [0] $end
$var wire 1 c! ww_MEMOUT [15] $end
$var wire 1 d! ww_MEMOUT [14] $end
$var wire 1 e! ww_MEMOUT [13] $end
$var wire 1 f! ww_MEMOUT [12] $end
$var wire 1 g! ww_MEMOUT [11] $end
$var wire 1 h! ww_MEMOUT [10] $end
$var wire 1 i! ww_MEMOUT [9] $end
$var wire 1 j! ww_MEMOUT [8] $end
$var wire 1 k! ww_MEMOUT [7] $end
$var wire 1 l! ww_MEMOUT [6] $end
$var wire 1 m! ww_MEMOUT [5] $end
$var wire 1 n! ww_MEMOUT [4] $end
$var wire 1 o! ww_MEMOUT [3] $end
$var wire 1 p! ww_MEMOUT [2] $end
$var wire 1 q! ww_MEMOUT [1] $end
$var wire 1 r! ww_MEMOUT [0] $end
$var wire 1 s! ww_MEMW $end
$var wire 1 t! ww_MEMR $end
$var wire 1 u! ww_RTDAT [15] $end
$var wire 1 v! ww_RTDAT [14] $end
$var wire 1 w! ww_RTDAT [13] $end
$var wire 1 x! ww_RTDAT [12] $end
$var wire 1 y! ww_RTDAT [11] $end
$var wire 1 z! ww_RTDAT [10] $end
$var wire 1 {! ww_RTDAT [9] $end
$var wire 1 |! ww_RTDAT [8] $end
$var wire 1 }! ww_RTDAT [7] $end
$var wire 1 ~! ww_RTDAT [6] $end
$var wire 1 !" ww_RTDAT [5] $end
$var wire 1 "" ww_RTDAT [4] $end
$var wire 1 #" ww_RTDAT [3] $end
$var wire 1 $" ww_RTDAT [2] $end
$var wire 1 %" ww_RTDAT [1] $end
$var wire 1 &" ww_RTDAT [0] $end
$var wire 1 '" ww_PCMUXSEL $end
$var wire 1 (" ww_PCOUT [15] $end
$var wire 1 )" ww_PCOUT [14] $end
$var wire 1 *" ww_PCOUT [13] $end
$var wire 1 +" ww_PCOUT [12] $end
$var wire 1 ," ww_PCOUT [11] $end
$var wire 1 -" ww_PCOUT [10] $end
$var wire 1 ." ww_PCOUT [9] $end
$var wire 1 /" ww_PCOUT [8] $end
$var wire 1 0" ww_PCOUT [7] $end
$var wire 1 1" ww_PCOUT [6] $end
$var wire 1 2" ww_PCOUT [5] $end
$var wire 1 3" ww_PCOUT [4] $end
$var wire 1 4" ww_PCOUT [3] $end
$var wire 1 5" ww_PCOUT [2] $end
$var wire 1 6" ww_PCOUT [1] $end
$var wire 1 7" ww_PCOUT [0] $end
$var wire 1 8" ww_RSDAT [15] $end
$var wire 1 9" ww_RSDAT [14] $end
$var wire 1 :" ww_RSDAT [13] $end
$var wire 1 ;" ww_RSDAT [12] $end
$var wire 1 <" ww_RSDAT [11] $end
$var wire 1 =" ww_RSDAT [10] $end
$var wire 1 >" ww_RSDAT [9] $end
$var wire 1 ?" ww_RSDAT [8] $end
$var wire 1 @" ww_RSDAT [7] $end
$var wire 1 A" ww_RSDAT [6] $end
$var wire 1 B" ww_RSDAT [5] $end
$var wire 1 C" ww_RSDAT [4] $end
$var wire 1 D" ww_RSDAT [3] $end
$var wire 1 E" ww_RSDAT [2] $end
$var wire 1 F" ww_RSDAT [1] $end
$var wire 1 G" ww_RSDAT [0] $end
$var wire 1 H" \RST~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 I" \RST~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 J" \RST~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 K" \RST~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 L" \CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 M" \CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 N" \CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 O" \CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 P" \Z~output_o\ $end
$var wire 1 Q" \INS[15]~output_o\ $end
$var wire 1 R" \INS[14]~output_o\ $end
$var wire 1 S" \INS[13]~output_o\ $end
$var wire 1 T" \INS[12]~output_o\ $end
$var wire 1 U" \INS[11]~output_o\ $end
$var wire 1 V" \INS[10]~output_o\ $end
$var wire 1 W" \INS[9]~output_o\ $end
$var wire 1 X" \INS[8]~output_o\ $end
$var wire 1 Y" \INS[7]~output_o\ $end
$var wire 1 Z" \INS[6]~output_o\ $end
$var wire 1 [" \INS[5]~output_o\ $end
$var wire 1 \" \INS[4]~output_o\ $end
$var wire 1 ]" \INS[3]~output_o\ $end
$var wire 1 ^" \INS[2]~output_o\ $end
$var wire 1 _" \INS[1]~output_o\ $end
$var wire 1 `" \INS[0]~output_o\ $end
$var wire 1 a" \PCSEL0~output_o\ $end
$var wire 1 b" \PCSEL1~output_o\ $end
$var wire 1 c" \REGWE~output_o\ $end
$var wire 1 d" \ALUMUXSEL~output_o\ $end
$var wire 1 e" \ALU_SEL[2]~output_o\ $end
$var wire 1 f" \ALU_SEL[1]~output_o\ $end
$var wire 1 g" \ALU_SEL[0]~output_o\ $end
$var wire 1 h" \IMM_EXT[15]~output_o\ $end
$var wire 1 i" \IMM_EXT[14]~output_o\ $end
$var wire 1 j" \IMM_EXT[13]~output_o\ $end
$var wire 1 k" \IMM_EXT[12]~output_o\ $end
$var wire 1 l" \IMM_EXT[11]~output_o\ $end
$var wire 1 m" \IMM_EXT[10]~output_o\ $end
$var wire 1 n" \IMM_EXT[9]~output_o\ $end
$var wire 1 o" \IMM_EXT[8]~output_o\ $end
$var wire 1 p" \IMM_EXT[7]~output_o\ $end
$var wire 1 q" \IMM_EXT[6]~output_o\ $end
$var wire 1 r" \IMM_EXT[5]~output_o\ $end
$var wire 1 s" \IMM_EXT[4]~output_o\ $end
$var wire 1 t" \IMM_EXT[3]~output_o\ $end
$var wire 1 u" \IMM_EXT[2]~output_o\ $end
$var wire 1 v" \IMM_EXT[1]~output_o\ $end
$var wire 1 w" \IMM_EXT[0]~output_o\ $end
$var wire 1 x" \MEMOUT[15]~output_o\ $end
$var wire 1 y" \MEMOUT[14]~output_o\ $end
$var wire 1 z" \MEMOUT[13]~output_o\ $end
$var wire 1 {" \MEMOUT[12]~output_o\ $end
$var wire 1 |" \MEMOUT[11]~output_o\ $end
$var wire 1 }" \MEMOUT[10]~output_o\ $end
$var wire 1 ~" \MEMOUT[9]~output_o\ $end
$var wire 1 !# \MEMOUT[8]~output_o\ $end
$var wire 1 "# \MEMOUT[7]~output_o\ $end
$var wire 1 ## \MEMOUT[6]~output_o\ $end
$var wire 1 $# \MEMOUT[5]~output_o\ $end
$var wire 1 %# \MEMOUT[4]~output_o\ $end
$var wire 1 &# \MEMOUT[3]~output_o\ $end
$var wire 1 '# \MEMOUT[2]~output_o\ $end
$var wire 1 (# \MEMOUT[1]~output_o\ $end
$var wire 1 )# \MEMOUT[0]~output_o\ $end
$var wire 1 *# \MEMW~output_o\ $end
$var wire 1 +# \MEMR~output_o\ $end
$var wire 1 ,# \RTDAT[15]~output_o\ $end
$var wire 1 -# \RTDAT[14]~output_o\ $end
$var wire 1 .# \RTDAT[13]~output_o\ $end
$var wire 1 /# \RTDAT[12]~output_o\ $end
$var wire 1 0# \RTDAT[11]~output_o\ $end
$var wire 1 1# \RTDAT[10]~output_o\ $end
$var wire 1 2# \RTDAT[9]~output_o\ $end
$var wire 1 3# \RTDAT[8]~output_o\ $end
$var wire 1 4# \RTDAT[7]~output_o\ $end
$var wire 1 5# \RTDAT[6]~output_o\ $end
$var wire 1 6# \RTDAT[5]~output_o\ $end
$var wire 1 7# \RTDAT[4]~output_o\ $end
$var wire 1 8# \RTDAT[3]~output_o\ $end
$var wire 1 9# \RTDAT[2]~output_o\ $end
$var wire 1 :# \RTDAT[1]~output_o\ $end
$var wire 1 ;# \RTDAT[0]~output_o\ $end
$var wire 1 <# \PCMUXSEL~output_o\ $end
$var wire 1 =# \PCOUT[15]~output_o\ $end
$var wire 1 ># \PCOUT[14]~output_o\ $end
$var wire 1 ?# \PCOUT[13]~output_o\ $end
$var wire 1 @# \PCOUT[12]~output_o\ $end
$var wire 1 A# \PCOUT[11]~output_o\ $end
$var wire 1 B# \PCOUT[10]~output_o\ $end
$var wire 1 C# \PCOUT[9]~output_o\ $end
$var wire 1 D# \PCOUT[8]~output_o\ $end
$var wire 1 E# \PCOUT[7]~output_o\ $end
$var wire 1 F# \PCOUT[6]~output_o\ $end
$var wire 1 G# \PCOUT[5]~output_o\ $end
$var wire 1 H# \PCOUT[4]~output_o\ $end
$var wire 1 I# \PCOUT[3]~output_o\ $end
$var wire 1 J# \PCOUT[2]~output_o\ $end
$var wire 1 K# \PCOUT[1]~output_o\ $end
$var wire 1 L# \PCOUT[0]~output_o\ $end
$var wire 1 M# \RSDAT[15]~output_o\ $end
$var wire 1 N# \RSDAT[14]~output_o\ $end
$var wire 1 O# \RSDAT[13]~output_o\ $end
$var wire 1 P# \RSDAT[12]~output_o\ $end
$var wire 1 Q# \RSDAT[11]~output_o\ $end
$var wire 1 R# \RSDAT[10]~output_o\ $end
$var wire 1 S# \RSDAT[9]~output_o\ $end
$var wire 1 T# \RSDAT[8]~output_o\ $end
$var wire 1 U# \RSDAT[7]~output_o\ $end
$var wire 1 V# \RSDAT[6]~output_o\ $end
$var wire 1 W# \RSDAT[5]~output_o\ $end
$var wire 1 X# \RSDAT[4]~output_o\ $end
$var wire 1 Y# \RSDAT[3]~output_o\ $end
$var wire 1 Z# \RSDAT[2]~output_o\ $end
$var wire 1 [# \RSDAT[1]~output_o\ $end
$var wire 1 \# \RSDAT[0]~output_o\ $end
$var wire 1 ]# \CLK~input_o\ $end
$var wire 1 ^# \CLK~inputclkctrl_outclk\ $end
$var wire 1 _# \inst3|inst9|IMEM~1_combout\ $end
$var wire 1 `# \inst3|inst7|OUTMUX[1]~6_combout\ $end
$var wire 1 a# \RST~input_o\ $end
$var wire 1 b# \RST~inputclkctrl_outclk\ $end
$var wire 1 c# \inst3|inst1|A1|A1|c4Buff~0_combout\ $end
$var wire 1 d# \inst3|inst7|OUTMUX[4]~4_combout\ $end
$var wire 1 e# \inst3|inst9|IMEM~15_combout\ $end
$var wire 1 f# \inst3|inst7|OUTMUX[2]~2_combout\ $end
$var wire 1 g# \inst3|inst1|A1|A2|s4~0_combout\ $end
$var wire 1 h# \inst3|inst9|IMEM~11_combout\ $end
$var wire 1 i# \inst3|inst9|IMEM~12_combout\ $end
$var wire 1 j# \inst3|inst7|OUTMUX[5]~5_combout\ $end
$var wire 1 k# \inst|Mux1~0_combout\ $end
$var wire 1 l# \inst3|inst9|IMEM~13_combout\ $end
$var wire 1 m# \inst3|inst9|IMEM~14_combout\ $end
$var wire 1 n# \inst3|inst7|OUTMUX[3]~3_combout\ $end
$var wire 1 o# \inst3|inst9|IMEM~0_combout\ $end
$var wire 1 p# \inst3|inst9|IMEM~2_combout\ $end
$var wire 1 q# \inst3|inst9|IMEM~3_combout\ $end
$var wire 1 r# \inst3|inst9|IMEM~4_combout\ $end
$var wire 1 s# \inst3|inst9|IMEM~5_combout\ $end
$var wire 1 t# \inst3|inst9|IMEM~6_combout\ $end
$var wire 1 u# \inst3|inst9|IMEM~7_combout\ $end
$var wire 1 v# \inst3|inst9|IMEM~8_combout\ $end
$var wire 1 w# \inst3|inst9|IMEM~9_combout\ $end
$var wire 1 x# \inst3|inst9|IMEM~10_combout\ $end
$var wire 1 y# \inst|Mux4~0_combout\ $end
$var wire 1 z# \inst4|inst1|MUX1|G10|Y[0]~1_combout\ $end
$var wire 1 {# \inst4|inst1|REGI2|Q[1]~1_combout\ $end
$var wire 1 |# \inst4|inst1|MUX1|G10|Y[3]~0_combout\ $end
$var wire 1 }# \inst1|DMEM~514_combout\ $end
$var wire 1 ~# \inst1|DMEM~513_combout\ $end
$var wire 1 !$ \inst4|inst1|REGI2|Q[4]~0_combout\ $end
$var wire 1 "$ \inst1|DMEM~512_combout\ $end
$var wire 1 #$ \inst1|DMEM~515_combout\ $end
$var wire 1 $$ \inst1|DMEM~516_combout\ $end
$var wire 1 %$ \inst1|DMEM~517_combout\ $end
$var wire 1 &$ \inst|Mux3~0_combout\ $end
$var wire 1 '$ \inst4|inst1|REGI2|Q[7]~2_combout\ $end
$var wire 1 ($ \inst4|inst1|MUX2|G10|Y[3]~0_combout\ $end
$var wire 1 )$ \inst4|inst1|MUX2|G10|Y[2]~1_combout\ $end
$var wire 1 *$ \inst4|inst1|MUX2|G10|Y[1]~2_combout\ $end
$var wire 1 +$ \inst4|inst1|MUX2|G10|Y[0]~3_combout\ $end
$var wire 1 ,$ \inst4|inst1|MUX2|G9|Y[2]~0_combout\ $end
$var wire 1 -$ \inst4|inst1|MUX2|G9|Y[1]~1_combout\ $end
$var wire 1 .$ \inst3|inst1|A1|A2|c4Buff~1_combout\ $end
$var wire 1 /$ \inst3|inst7|OUTMUX[6]~14_combout\ $end
$var wire 1 0$ \inst3|inst7|OUTMUX[7]~13_combout\ $end
$var wire 1 1$ \inst3|inst1|A1|A2|c4Buff~0_combout\ $end
$var wire 1 2$ \inst3|inst7|OUTMUX[8]~12_combout\ $end
$var wire 1 3$ \inst3|inst7|OUTMUX[9]~11_combout\ $end
$var wire 1 4$ \inst3|inst7|OUTMUX[10]~15_combout\ $end
$var wire 1 5$ \inst3|inst7|OUTMUX[11]~7_combout\ $end
$var wire 1 6$ \inst3|inst7|OUTMUX[11]~8_combout\ $end
$var wire 1 7$ \inst3|inst7|OUTMUX[11]~10_combout\ $end
$var wire 1 8$ \inst3|inst7|OUTMUX[12]~9_combout\ $end
$var wire 1 9$ \inst3|inst|PCOUT[13]~2_combout\ $end
$var wire 1 :$ \inst3|inst1|A1|A4|s4~0_combout\ $end
$var wire 1 ;$ \inst3|inst|PCOUT[14]~1_combout\ $end
$var wire 1 <$ \inst3|inst|PCOUT[15]~0_combout\ $end
$var wire 1 =$ \inst4|inst1|MUX1|G2|Equal1~0_combout\ $end
$var wire 1 >$ \inst4|inst1|MUX1|G10|Y[3]~2_combout\ $end
$var wire 1 ?$ \inst4|inst1|MUX1|G10|Y[2]~3_combout\ $end
$var wire 1 @$ \inst4|inst1|MUX1|G10|Y[1]~4_combout\ $end
$var wire 1 A$ \inst4|inst1|MUX1|G9|Y[2]~0_combout\ $end
$var wire 1 B$ \inst4|inst1|MUX1|G9|Y[1]~1_combout\ $end
$var wire 1 C$ \inst3|inst|PCOUT\ [15] $end
$var wire 1 D$ \inst3|inst|PCOUT\ [14] $end
$var wire 1 E$ \inst3|inst|PCOUT\ [13] $end
$var wire 1 F$ \inst3|inst|PCOUT\ [12] $end
$var wire 1 G$ \inst3|inst|PCOUT\ [11] $end
$var wire 1 H$ \inst3|inst|PCOUT\ [10] $end
$var wire 1 I$ \inst3|inst|PCOUT\ [9] $end
$var wire 1 J$ \inst3|inst|PCOUT\ [8] $end
$var wire 1 K$ \inst3|inst|PCOUT\ [7] $end
$var wire 1 L$ \inst3|inst|PCOUT\ [6] $end
$var wire 1 M$ \inst3|inst|PCOUT\ [5] $end
$var wire 1 N$ \inst3|inst|PCOUT\ [4] $end
$var wire 1 O$ \inst3|inst|PCOUT\ [3] $end
$var wire 1 P$ \inst3|inst|PCOUT\ [2] $end
$var wire 1 Q$ \inst3|inst|PCOUT\ [1] $end
$var wire 1 R$ \inst3|inst|PCOUT\ [0] $end
$var wire 1 S$ \inst3|inst1|A1|A3|R\ [3] $end
$var wire 1 T$ \inst3|inst1|A1|A3|R\ [2] $end
$var wire 1 U$ \inst3|inst1|A1|A3|R\ [1] $end
$var wire 1 V$ \inst3|inst1|A1|A3|R\ [0] $end
$var wire 1 W$ \inst4|inst1|REGI2|Q\ [7] $end
$var wire 1 X$ \inst4|inst1|REGI2|Q\ [6] $end
$var wire 1 Y$ \inst4|inst1|REGI2|Q\ [5] $end
$var wire 1 Z$ \inst4|inst1|REGI2|Q\ [4] $end
$var wire 1 [$ \inst4|inst1|REGI2|Q\ [3] $end
$var wire 1 \$ \inst4|inst1|REGI2|Q\ [2] $end
$var wire 1 ]$ \inst4|inst1|REGI2|Q\ [1] $end
$var wire 1 ^$ \inst4|inst1|REGI2|Q\ [0] $end
$var wire 1 _$ \inst4|inst1|MUX1|G10|ALT_INV_Y[0]~1_combout\ $end
$var wire 1 `$ \inst1|ALT_INV_DMEM~516_combout\ $end
$var wire 1 a$ \inst1|ALT_INV_DMEM~515_combout\ $end
$var wire 1 b$ \inst1|ALT_INV_DMEM~513_combout\ $end
$var wire 1 c$ \inst|ALT_INV_Mux4~0_combout\ $end
$var wire 1 d$ \inst|ALT_INV_Mux1~0_combout\ $end
$var wire 1 e$ \inst3|inst9|ALT_INV_IMEM~6_combout\ $end
$var wire 1 f$ \ALT_INV_RST~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0%
0V
0W
1X
0i
1j
1k
0|
0/!
00!
11!
x2!
13!
14!
15!
16!
17!
18!
09!
0J!
0K!
0L!
1M!
1N!
0O!
0s!
0t!
1'"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
1W"
0X"
1Y"
0Z"
0["
0\"
0]"
0^"
1_"
0`"
0a"
1b"
1c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
1v"
0w"
1x"
1y"
0z"
0{"
0|"
0}"
0~"
0!#
1"#
0##
1$#
1%#
0&#
0'#
1(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
1<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
1`#
0a#
0b#
1c#
0d#
1e#
0f#
1g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
1x#
0y#
0z#
1{#
0|#
0}#
0~#
1!$
1"$
1#$
0$$
0%$
0&$
1'$
0($
0)$
0*$
0+$
0,$
0-$
1.$
0/$
00$
11$
02$
03$
04$
05$
06$
07$
08$
09$
1:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
1_$
1`$
0a$
1b$
1c$
1d$
1e$
1f$
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
14
05
06
07
08
09
0:
0;
1<
0=
1>
0?
0@
0A
0B
0C
1D
0E
1F
1G
0H
0I
0J
0K
0L
0M
1N
0O
1P
1Q
0R
0S
1T
0U
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
1B!
0C!
0D!
0E!
0F!
0G!
1H!
0I!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
1a!
0b!
1c!
1d!
0e!
0f!
0g!
0h!
0i!
0j!
1k!
0l!
1m!
1n!
0o!
0p!
1q!
0r!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
xR$
xS$
1T$
1U$
xV$
0W$
0X$
0Y$
0Z$
x[$
0\$
0]$
x^$
1L"
1M"
1N"
0O"
1H"
1I"
1J"
0K"
0!
0"
0#
$end
#25000
1%
1J!
1]#
1O"
1^#
1Q$
1]$
1Z$
1W$
1Y$
1*$
1@$
1($
1>$
1z#
1+$
1~#
0"$
1$$
1-$
1B$
0`#
0e#
1f#
1h#
1l#
1s#
1u#
1w#
0`$
0b$
0_$
0x#
1v#
0($
0*$
0+$
0-$
1t#
1|#
1m#
1i#
0'$
0!$
0{#
1K#
0e$
0~#
1"$
0$$
0z#
0>$
0@$
0B$
16"
0_"
0v"
1[#
1:#
0x"
0$#
17#
1X#
1U#
14#
1W#
16#
1_$
1`$
1b$
1g
0(#
0y"
0%#
0"#
1{#
1'$
1!$
0H!
0a!
1F"
1%"
0c!
0m!
1""
1C"
1@"
1}!
1B"
1!"
1["
1\"
1r"
1s"
1^"
1u"
0:#
07#
06#
04#
1X"
0Y"
0q!
0d!
0n!
0k!
0D
04
1z
1w
1v
1t
1-!
1*!
1)!
1'!
0P
0F
0W"
1D!
1E!
1]!
1^!
1G!
1`!
0%"
0""
0!"
0}!
1A!
0B!
0T
0Q
0N
0G
0[#
0W#
0U#
0X#
1x"
1$#
0@!
1C
1A
1@
0>
1=
13
11
10
0-!
0*!
0)!
0'!
1y"
1%#
1"#
1(#
0F"
0B"
0@"
0C"
1c!
1m!
0<
1d!
1n!
1k!
1q!
0z
0w
0v
0t
1P
1F
1T
1Q
1N
1G
#50000
0%
0J!
0]#
0O"
0^#
#75000
1%
1J!
1]#
1O"
1^#
0Q$
1P$
0i#
1o#
1`#
1e#
0h#
0s#
0t#
1r#
1y#
1=$
1J#
0K#
0c$
1e$
15"
06"
1_"
1v"
1Q"
1S"
1T"
0["
0\"
0r"
0s"
0g
1f
1H!
1a!
1:!
1<!
1=!
0D!
0E!
0]!
0^!
1T#
1d"
1V"
1D
0A
0@
19
18
16
14
01
00
1W"
0c"
0<#
1?"
1O!
1?!
1@!
0N!
0'"
1s
1$
1;
1<
0k
0X
#100000
0%
0J!
0]#
0O"
0^#
#125000
1%
1J!
1]#
1O"
1^#
1Q$
1_#
0`#
0c#
0e#
0f#
1h#
0l#
1q#
0r#
0w#
0=$
1x#
0m#
1n#
1p#
1&$
1K#
16"
0T#
0V"
1U"
1]"
1t"
0_"
0v"
1g
0?"
0?!
1>!
1F!
1_!
0H!
0a!
1*#
1R"
0^"
0u"
1Y"
0s
0D
1B
0;
1:
04
12
1s!
1;!
0G!
0`!
1B!
1W
0C
1>
17
03
#150000
0%
0J!
0]#
0O"
0^#
#175000
1%
1J!
1]#
1O"
1^#
0Q$
0P$
1O$
1d#
0n#
1i#
0o#
1`#
1c#
0h#
0q#
1r#
1s#
0u#
1w#
1=$
0x#
0v#
1t#
0i#
0d#
1n#
0`#
1k#
0r#
0&$
0=$
1I#
0J#
0K#
0d$
0e$
0n#
14"
05"
06"
1T#
1V"
0U"
0]"
0t"
0Q"
0S"
0T"
1["
1\"
1r"
1s"
0g
0f
1e
1?"
1?!
0>!
0F!
0_!
0:!
0<!
0=!
1D!
1E!
1]!
1^!
0T#
0*#
0V"
1e"
1f"
0["
0\"
0r"
0s"
0X"
0Y"
1s
0B
1A
1@
1;
0:
09
08
06
02
11
10
0W"
0b"
0?"
0s!
0?!
1P!
1Q!
0D!
0E!
0]!
0^!
0A!
0B!
0@!
0M!
0s
0W
0A
0@
0>
0=
0;
1"
1!
01
00
0<
0j
#200000
0%
0J!
0]#
0O"
0^#
#225000
1%
1J!
1]#
1O"
1^#
0O$
0_#
1e#
0s#
0w#
1x#
1($
1*$
1+$
1-$
0t#
0|#
14$
1f#
1`#
0k#
0p#
0y#
0I#
1c$
1d$
1e$
0f#
04$
1~#
0"$
1$$
1z#
1>$
1@$
1B$
04"
1_"
1v"
0_$
0`$
0b$
0e
0{#
0'$
0!$
1H!
1a!
0d"
0R"
0e"
0f"
1:#
17#
16#
14#
1Y"
1D
14
1W"
1b"
1c"
1<#
0O!
0;!
0P!
0Q!
1%"
1""
1!"
1}!
1B!
1[#
1W#
1U#
1X#
0x"
0$#
1@!
1M!
1N!
1'"
0$
1>
07
0"
0!
1-!
1*!
1)!
1'!
0y"
0%#
0"#
0(#
1F"
1B"
1@"
1C"
0c!
0m!
1<
1j
1k
1X
0d!
0n!
0k!
0q!
1z
1w
1v
1t
0P
0F
0T
0Q
0N
0G
#250000
0%
0J!
0]#
0O"
0^#
#275000
1%
1J!
1]#
1O"
1^#
1Q$
0]$
0Z$
0W$
0Y$
0*$
0@$
0($
0>$
0z#
0+$
0~#
1"$
0$$
0-$
0B$
0`#
0e#
1f#
1h#
1l#
1s#
1u#
1w#
1`$
1b$
1_$
0x#
1v#
1t#
1|#
1m#
1i#
1'$
1!$
1{#
1K#
0e$
16"
0_"
0v"
0[#
0:#
1x"
1$#
07#
0X#
0U#
04#
0W#
06#
1g
1(#
1y"
1%#
1"#
0H!
0a!
0F"
0%"
1c!
1m!
0""
0C"
0@"
0}!
0B"
0!"
1["
1\"
1r"
1s"
1^"
1u"
1X"
0Y"
1q!
1d!
1n!
1k!
0D
04
0z
0w
0v
0t
0-!
0*!
0)!
0'!
1P
1F
0W"
1D!
1E!
1]!
1^!
1G!
1`!
1A!
0B!
1T
1Q
1N
1G
0@!
1C
1A
1@
0>
1=
13
11
10
0<
#300000
0%
0J!
0]#
0O"
0^#
#325000
1%
1J!
1]#
1O"
1^#
0Q$
1P$
1]$
1Z$
1W$
1Y$
0i#
1o#
1`#
1e#
0h#
0s#
0t#
1r#
1y#
1=$
1J#
0K#
0c$
1e$
15"
06"
1_"
1v"
1Q"
1S"
1T"
0["
0\"
0r"
0s"
0g
1f
1H!
1a!
1:!
1<!
1=!
0D!
0E!
0]!
0^!
1T#
1d"
1V"
1D
0A
0@
19
18
16
14
01
00
1W"
0c"
0<#
1?"
1O!
1?!
1@!
0N!
0'"
1s
1$
1;
1<
0k
0X
#350000
0%
0J!
0]#
0O"
0^#
#375000
1%
1J!
1]#
1O"
1^#
1Q$
1_#
0`#
0c#
0e#
0f#
1h#
0l#
1q#
0r#
0w#
0=$
1x#
0m#
1n#
1p#
1&$
1K#
16"
0T#
0V"
1U"
1]"
1t"
0_"
0v"
1g
0?"
0?!
1>!
1F!
1_!
0H!
0a!
1*#
1R"
0^"
0u"
1Y"
0s
0D
1B
0;
1:
04
12
1s!
1;!
0G!
0`!
1B!
1W
0C
1>
17
03
#400000
0%
0J!
0]#
0O"
0^#
#425000
1%
1J!
1]#
1O"
1^#
0Q$
0P$
1O$
1d#
0n#
1i#
0o#
1`#
1c#
0h#
0q#
1r#
1s#
0u#
1w#
1=$
0x#
0v#
1t#
0i#
0d#
1n#
0`#
1k#
0r#
0&$
0=$
1I#
0J#
0K#
0d$
0e$
0n#
14"
05"
06"
1T#
1V"
0U"
0]"
0t"
0Q"
0S"
0T"
1["
1\"
1r"
1s"
0g
0f
1e
1?"
1?!
0>!
0F!
0_!
0:!
0<!
0=!
1D!
1E!
1]!
1^!
0T#
0*#
0V"
1e"
1f"
0["
0\"
0r"
0s"
0X"
0Y"
1s
0B
1A
1@
1;
0:
09
08
06
02
11
10
0W"
0b"
0?"
0s!
0?!
1P!
1Q!
0D!
0E!
0]!
0^!
0A!
0B!
0@!
0M!
0s
0W
0A
0@
0>
0=
0;
1"
1!
01
00
0<
0j
#450000
0%
0J!
0]#
0O"
0^#
#475000
1%
1J!
1]#
1O"
1^#
0O$
0_#
1e#
0s#
0w#
1x#
1($
1*$
1+$
1-$
0t#
0|#
14$
1f#
1`#
0k#
0p#
0y#
0I#
1c$
1d$
1e$
0f#
04$
1~#
0"$
1$$
1z#
1>$
1@$
1B$
04"
1_"
1v"
0_$
0`$
0b$
0e
0{#
0'$
0!$
1H!
1a!
0d"
0R"
0e"
0f"
1:#
17#
16#
14#
1Y"
1D
14
1W"
1b"
1c"
1<#
0O!
0;!
0P!
0Q!
1%"
1""
1!"
1}!
1B!
1[#
1W#
1U#
1X#
0x"
0$#
1@!
1M!
1N!
1'"
0$
1>
07
0"
0!
1-!
1*!
1)!
1'!
0y"
0%#
0"#
0(#
1F"
1B"
1@"
1C"
0c!
0m!
1<
1j
1k
1X
0d!
0n!
0k!
0q!
1z
1w
1v
1t
0P
0F
0T
0Q
0N
0G
#500000
0%
0J!
0]#
0O"
0^#
#525000
1%
1J!
1]#
1O"
1^#
1Q$
0]$
0Z$
0W$
0Y$
0*$
0@$
0($
0>$
0z#
0+$
0~#
1"$
0$$
0-$
0B$
0`#
0e#
1f#
1h#
1l#
1s#
1u#
1w#
1`$
1b$
1_$
0x#
1v#
1t#
1|#
1m#
1i#
1'$
1!$
1{#
1K#
0e$
16"
0_"
0v"
0[#
0:#
1x"
1$#
07#
0X#
0U#
04#
0W#
06#
1g
1(#
1y"
1%#
1"#
0H!
0a!
0F"
0%"
1c!
1m!
0""
0C"
0@"
0}!
0B"
0!"
1["
1\"
1r"
1s"
1^"
1u"
1X"
0Y"
1q!
1d!
1n!
1k!
0D
04
0z
0w
0v
0t
0-!
0*!
0)!
0'!
1P
1F
0W"
1D!
1E!
1]!
1^!
1G!
1`!
1A!
0B!
1T
1Q
1N
1G
0@!
1C
1A
1@
0>
1=
13
11
10
0<
#550000
0%
0J!
0]#
0O"
0^#
#575000
1%
1J!
1]#
1O"
1^#
0Q$
1P$
1]$
1Z$
1W$
1Y$
0i#
1o#
1`#
1e#
0h#
0s#
0t#
1r#
1y#
1=$
1J#
0K#
0c$
1e$
15"
06"
1_"
1v"
1Q"
1S"
1T"
0["
0\"
0r"
0s"
0g
1f
1H!
1a!
1:!
1<!
1=!
0D!
0E!
0]!
0^!
1T#
1d"
1V"
1D
0A
0@
19
18
16
14
01
00
1W"
0c"
0<#
1?"
1O!
1?!
1@!
0N!
0'"
1s
1$
1;
1<
0k
0X
#600000
0%
0J!
0]#
0O"
0^#
#620000
1|
1K!
1a#
1K"
1b#
0f$
0P$
0f#
0l#
0o#
0u#
0w#
1x#
0v#
1($
1*$
1+$
1-$
0r#
0y#
0|#
0=$
0m#
0J#
1c$
1~#
0"$
1$$
1z#
1>$
1@$
1B$
05"
0Q"
0S"
0T"
0_$
0`$
0b$
0f
0{#
0'$
0!$
0:!
0<!
0=!
0^"
0u"
0T#
0d"
0V"
1:#
17#
16#
14#
0X"
1Y"
09
08
06
1c"
1<#
0G!
0`!
0?"
0O!
0?!
1%"
1""
1!"
1}!
0A!
1B!
1[#
1W#
1U#
1X#
0x"
0$#
1N!
1'"
0C
1>
0=
0;
03
0s
0$
1-!
1*!
1)!
1'!
0y"
0%#
0"#
0(#
1F"
1B"
1@"
1C"
0c!
0m!
1k
1X
0d!
0n!
0k!
0q!
1z
1w
1v
1t
0P
0F
0T
0Q
0N
0G
#625000
1%
1J!
1]#
1O"
1^#
0]$
0Z$
0W$
0Y$
0*$
0@$
0($
0>$
0z#
0+$
0~#
1"$
0$$
0-$
0B$
1`$
1b$
1_$
1'$
1!$
1{#
0[#
0:#
1x"
1$#
07#
0X#
0U#
04#
0W#
06#
1(#
1y"
1%#
1"#
0F"
0%"
1c!
1m!
0""
0C"
0@"
0}!
0B"
0!"
1q!
1d!
1n!
1k!
0z
0w
0v
0t
0-!
0*!
0)!
0'!
1P
1F
1T
1Q
1N
1G
#650000
0%
0J!
0]#
0O"
0^#
#675000
1%
1J!
1]#
1O"
1^#
1]$
1Z$
1W$
1Y$
1*$
1@$
1($
1>$
1z#
1+$
1~#
0"$
1$$
1-$
1B$
0`$
0b$
0_$
0'$
0!$
0{#
1[#
1:#
0x"
0$#
17#
1X#
1U#
14#
1W#
16#
0(#
0y"
0%#
0"#
1F"
1%"
0c!
0m!
1""
1C"
1@"
1}!
1B"
1!"
0q!
0d!
0n!
0k!
1z
1w
1v
1t
1-!
1*!
1)!
1'!
0P
0F
0T
0Q
0N
0G
#700000
0%
0J!
0]#
0O"
0^#
#725000
1%
1J!
1]#
1O"
1^#
0]$
0Z$
0W$
0Y$
0*$
0@$
0($
0>$
0z#
0+$
0~#
1"$
0$$
0-$
0B$
1`$
1b$
1_$
1'$
1!$
1{#
0[#
0:#
1x"
1$#
07#
0X#
0U#
04#
0W#
06#
1(#
1y"
1%#
1"#
0F"
0%"
1c!
1m!
0""
0C"
0@"
0}!
0B"
0!"
1q!
1d!
1n!
1k!
0z
0w
0v
0t
0-!
0*!
0)!
0'!
1P
1F
1T
1Q
1N
1G
#750000
0%
0J!
0]#
0O"
0^#
#760000
0|
0K!
0a#
0K"
0b#
1f$
#775000
1%
1J!
1]#
1O"
1^#
1Q$
1]$
1Z$
1W$
1Y$
1*$
1@$
1($
1>$
1z#
1+$
1~#
0"$
1$$
1-$
1B$
0`#
0e#
1f#
1h#
1l#
1s#
1u#
1w#
0`$
0b$
0_$
0x#
1v#
0($
0*$
0+$
0-$
1t#
1|#
1m#
1i#
0'$
0!$
0{#
1K#
0e$
0~#
1"$
0$$
0z#
0>$
0@$
0B$
16"
0_"
0v"
1[#
1:#
0x"
0$#
17#
1X#
1U#
14#
1W#
16#
1_$
1`$
1b$
1g
0(#
0y"
0%#
0"#
1{#
1'$
1!$
0H!
0a!
1F"
1%"
0c!
0m!
1""
1C"
1@"
1}!
1B"
1!"
1["
1\"
1r"
1s"
1^"
1u"
0:#
07#
06#
04#
1X"
0Y"
0q!
0d!
0n!
0k!
0D
04
1z
1w
1v
1t
1-!
1*!
1)!
1'!
0P
0F
0W"
1D!
1E!
1]!
1^!
1G!
1`!
0%"
0""
0!"
0}!
1A!
0B!
0T
0Q
0N
0G
0[#
0W#
0U#
0X#
1x"
1$#
0@!
1C
1A
1@
0>
1=
13
11
10
0-!
0*!
0)!
0'!
1y"
1%#
1"#
1(#
0F"
0B"
0@"
0C"
1c!
1m!
0<
1d!
1n!
1k!
1q!
0z
0w
0v
0t
1P
1F
1T
1Q
1N
1G
#800000
0%
0J!
0]#
0O"
0^#
#825000
1%
1J!
1]#
1O"
1^#
0Q$
1P$
0i#
1o#
1`#
1e#
0h#
0s#
0t#
1r#
1y#
1=$
1J#
0K#
0c$
1e$
15"
06"
1_"
1v"
1Q"
1S"
1T"
0["
0\"
0r"
0s"
0g
1f
1H!
1a!
1:!
1<!
1=!
0D!
0E!
0]!
0^!
1T#
1d"
1V"
1D
0A
0@
19
18
16
14
01
00
1W"
0c"
0<#
1?"
1O!
1?!
1@!
0N!
0'"
1s
1$
1;
1<
0k
0X
#850000
0%
0J!
0]#
0O"
0^#
#875000
1%
1J!
1]#
1O"
1^#
1Q$
1_#
0`#
0c#
0e#
0f#
1h#
0l#
1q#
0r#
0w#
0=$
1x#
0m#
1n#
1p#
1&$
1K#
16"
0T#
0V"
1U"
1]"
1t"
0_"
0v"
1g
0?"
0?!
1>!
1F!
1_!
0H!
0a!
1*#
1R"
0^"
0u"
1Y"
0s
0D
1B
0;
1:
04
12
1s!
1;!
0G!
0`!
1B!
1W
0C
1>
17
03
#900000
0%
0J!
0]#
0O"
0^#
#925000
1%
1J!
1]#
1O"
1^#
0Q$
0P$
1O$
1d#
0n#
1i#
0o#
1`#
1c#
0h#
0q#
1r#
1s#
0u#
1w#
1=$
0x#
0v#
1t#
0i#
0d#
1n#
0`#
1k#
0r#
0&$
0=$
1I#
0J#
0K#
0d$
0e$
0n#
14"
05"
06"
1T#
1V"
0U"
0]"
0t"
0Q"
0S"
0T"
1["
1\"
1r"
1s"
0g
0f
1e
1?"
1?!
0>!
0F!
0_!
0:!
0<!
0=!
1D!
1E!
1]!
1^!
0T#
0*#
0V"
1e"
1f"
0["
0\"
0r"
0s"
0X"
0Y"
1s
0B
1A
1@
1;
0:
09
08
06
02
11
10
0W"
0b"
0?"
0s!
0?!
1P!
1Q!
0D!
0E!
0]!
0^!
0A!
0B!
0@!
0M!
0s
0W
0A
0@
0>
0=
0;
1"
1!
01
00
0<
0j
#950000
0%
0J!
0]#
0O"
0^#
#975000
1%
1J!
1]#
1O"
1^#
0O$
0_#
1e#
0s#
0w#
1x#
1($
1*$
1+$
1-$
0t#
0|#
14$
1f#
1`#
0k#
0p#
0y#
0I#
1c$
1d$
1e$
0f#
04$
1~#
0"$
1$$
1z#
1>$
1@$
1B$
04"
1_"
1v"
0_$
0`$
0b$
0e
0{#
0'$
0!$
1H!
1a!
0d"
0R"
0e"
0f"
1:#
17#
16#
14#
1Y"
1D
14
1W"
1b"
1c"
1<#
0O!
0;!
0P!
0Q!
1%"
1""
1!"
1}!
1B!
1[#
1W#
1U#
1X#
0x"
0$#
1@!
1M!
1N!
1'"
0$
1>
07
0"
0!
1-!
1*!
1)!
1'!
0y"
0%#
0"#
0(#
1F"
1B"
1@"
1C"
0c!
0m!
1<
1j
1k
1X
0d!
0n!
0k!
0q!
1z
1w
1v
1t
0P
0F
0T
0Q
0N
0G
#1000000
