22:20:24 INFO  : Registering command handlers for SDK TCF services
22:20:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\88691\project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
22:20:27 INFO  : XSCT server has started successfully.
22:20:30 INFO  : Successfully done setting XSCT server connection channel  
22:20:30 INFO  : Processing command line option -hwspec C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper.hdf.
22:20:30 INFO  : Successfully done setting SDK workspace  
23:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:15:24 INFO  : 'jtag frequency' command is executed.
23:15:24 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:15:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:15:27 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:15:27 INFO  : Context for 'APU' is selected.
23:15:27 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:15:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:27 INFO  : Context for 'APU' is selected.
23:15:27 INFO  : 'stop' command is executed.
23:15:27 INFO  : 'ps7_init' command is executed.
23:15:27 INFO  : 'ps7_post_config' command is executed.
23:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:15:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:27 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:28 INFO  : 'con' command is executed.
23:15:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:15:28 INFO  : Disconnected from the channel tcfchan#1.
23:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:18:54 INFO  : 'jtag frequency' command is executed.
23:18:54 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:18:57 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:18:57 INFO  : Context for 'APU' is selected.
23:18:59 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:18:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:59 INFO  : Context for 'APU' is selected.
23:18:59 INFO  : 'stop' command is executed.
23:18:59 INFO  : 'ps7_init' command is executed.
23:18:59 INFO  : 'ps7_post_config' command is executed.
23:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:59 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:00 INFO  : 'con' command is executed.
23:19:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:19:00 INFO  : Disconnected from the channel tcfchan#2.
23:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:20:39 INFO  : 'jtag frequency' command is executed.
23:20:39 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:20:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:20:41 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:20:41 INFO  : Context for 'APU' is selected.
23:20:43 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:20:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:43 INFO  : Context for 'APU' is selected.
23:20:43 INFO  : 'stop' command is executed.
23:20:44 INFO  : 'ps7_init' command is executed.
23:20:44 INFO  : 'ps7_post_config' command is executed.
23:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:44 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:44 INFO  : 'con' command is executed.
23:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:20:44 INFO  : Disconnected from the channel tcfchan#3.
23:21:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:21:35 INFO  : 'jtag frequency' command is executed.
23:21:35 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:21:37 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:21:38 INFO  : Context for 'APU' is selected.
23:21:39 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:39 INFO  : Context for 'APU' is selected.
23:21:39 INFO  : 'stop' command is executed.
23:21:40 INFO  : 'ps7_init' command is executed.
23:21:40 INFO  : 'ps7_post_config' command is executed.
23:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:40 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:40 INFO  : 'con' command is executed.
23:21:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:21:40 INFO  : Disconnected from the channel tcfchan#4.
23:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:23:26 INFO  : 'jtag frequency' command is executed.
23:23:26 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:23:28 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:23:28 INFO  : Context for 'APU' is selected.
23:23:30 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:23:30 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:30 INFO  : Context for 'APU' is selected.
23:23:30 INFO  : 'stop' command is executed.
23:23:31 ERROR : Memory read error at 0xE0000034. AP transaction timeout
23:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

23:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:23:51 INFO  : 'jtag frequency' command is executed.
23:23:51 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:23:56 ERROR : fpga configuration failed. DONE PIN is not HIGH
23:23:56 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
23:23:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

23:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:24:22 INFO  : 'jtag frequency' command is executed.
23:24:22 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:24:24 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:24:24 INFO  : Context for 'APU' is selected.
23:24:24 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:24:24 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:24 INFO  : Context for 'APU' is selected.
23:24:24 INFO  : 'stop' command is executed.
23:24:25 INFO  : 'ps7_init' command is executed.
23:24:25 INFO  : 'ps7_post_config' command is executed.
23:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:25 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:25 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:25 INFO  : 'con' command is executed.
23:24:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:24:25 INFO  : Disconnected from the channel tcfchan#5.
23:25:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:25:13 INFO  : 'jtag frequency' command is executed.
23:25:13 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:25:15 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:25:15 INFO  : Context for 'APU' is selected.
23:25:17 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:25:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:17 INFO  : Context for 'APU' is selected.
23:25:17 INFO  : 'stop' command is executed.
23:25:17 INFO  : 'ps7_init' command is executed.
23:25:17 INFO  : 'ps7_post_config' command is executed.
23:25:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:25:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:18 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:18 INFO  : 'con' command is executed.
23:25:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:25:18 INFO  : Disconnected from the channel tcfchan#6.
23:28:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:28:27 INFO  : 'jtag frequency' command is executed.
23:28:27 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:28:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:28:29 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:28:29 INFO  : Context for 'APU' is selected.
23:28:31 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:28:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:31 INFO  : Context for 'APU' is selected.
23:28:31 INFO  : 'stop' command is executed.
23:28:32 INFO  : 'ps7_init' command is executed.
23:28:32 INFO  : 'ps7_post_config' command is executed.
23:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:32 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:32 INFO  : 'con' command is executed.
23:28:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:28:32 INFO  : Disconnected from the channel tcfchan#7.
23:36:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:36:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:36:44 INFO  : 'jtag frequency' command is executed.
23:36:44 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:36:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:36:46 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:36:46 INFO  : Context for 'APU' is selected.
23:36:48 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:36:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:36:48 INFO  : Context for 'APU' is selected.
23:36:48 INFO  : 'stop' command is executed.
23:36:48 INFO  : 'ps7_init' command is executed.
23:36:48 INFO  : 'ps7_post_config' command is executed.
23:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:49 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:36:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

23:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:36:49 INFO  : 'con' command is executed.
23:36:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:36:49 INFO  : Disconnected from the channel tcfchan#8.
23:37:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:37:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:37:42 INFO  : 'jtag frequency' command is executed.
23:37:42 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:37:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:37:44 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:37:44 INFO  : Context for 'APU' is selected.
23:37:46 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:37:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:37:46 INFO  : Context for 'APU' is selected.
23:37:46 INFO  : 'stop' command is executed.
23:37:46 INFO  : 'ps7_init' command is executed.
23:37:46 INFO  : 'ps7_post_config' command is executed.
23:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:37:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:47 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:37:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:37:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

23:37:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:37:47 INFO  : 'con' command is executed.
23:37:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:37:47 INFO  : Disconnected from the channel tcfchan#9.
23:55:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:55:16 INFO  : 'jtag frequency' command is executed.
23:55:16 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:55:19 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:55:19 INFO  : Context for 'APU' is selected.
23:55:20 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:20 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:20 INFO  : Context for 'APU' is selected.
23:55:21 INFO  : 'stop' command is executed.
23:55:21 INFO  : 'ps7_init' command is executed.
23:55:21 INFO  : 'ps7_post_config' command is executed.
23:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:21 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:21 INFO  : 'con' command is executed.
23:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:55:21 INFO  : Disconnected from the channel tcfchan#10.
00:19:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:19:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:19:44 INFO  : 'jtag frequency' command is executed.
00:19:44 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:19:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:19:46 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:19:46 INFO  : Context for 'APU' is selected.
00:19:48 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:19:48 INFO  : 'configparams force-mem-access 1' command is executed.
00:19:48 INFO  : Context for 'APU' is selected.
00:19:48 INFO  : 'stop' command is executed.
00:19:48 INFO  : 'ps7_init' command is executed.
00:19:48 INFO  : 'ps7_post_config' command is executed.
00:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:49 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:19:49 INFO  : 'configparams force-mem-access 0' command is executed.
00:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

00:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:19:49 INFO  : 'con' command is executed.
00:19:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:19:49 INFO  : Disconnected from the channel tcfchan#11.
00:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:25:56 INFO  : 'jtag frequency' command is executed.
00:25:56 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:25:58 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:25:58 INFO  : Context for 'APU' is selected.
00:26:00 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:00 INFO  : Context for 'APU' is selected.
00:26:00 INFO  : 'stop' command is executed.
00:26:00 INFO  : 'ps7_init' command is executed.
00:26:00 INFO  : 'ps7_post_config' command is executed.
00:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:01 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:01 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:01 INFO  : 'con' command is executed.
00:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:26:01 INFO  : Disconnected from the channel tcfchan#12.
00:29:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:29:20 INFO  : 'jtag frequency' command is executed.
00:29:20 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:29:22 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:29:22 INFO  : Context for 'APU' is selected.
00:29:24 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:29:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:24 INFO  : Context for 'APU' is selected.
00:29:24 INFO  : 'stop' command is executed.
00:29:25 INFO  : 'ps7_init' command is executed.
00:29:25 INFO  : 'ps7_post_config' command is executed.
00:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:25 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:25 INFO  : 'con' command is executed.
00:29:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:29:25 INFO  : Disconnected from the channel tcfchan#13.
14:54:27 INFO  : Registering command handlers for SDK TCF services
14:54:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\88691\project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
14:54:31 INFO  : XSCT server has started successfully.
14:54:34 INFO  : Successfully done setting XSCT server connection channel  
14:54:34 INFO  : Processing command line option -hwspec C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper.hdf.
14:54:34 INFO  : Successfully done setting SDK workspace  
14:54:34 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:22:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:22:39 INFO  : 'jtag frequency' command is executed.
15:22:39 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:22:41 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:22:41 INFO  : Context for 'APU' is selected.
15:22:41 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:22:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:42 INFO  : Context for 'APU' is selected.
15:22:42 INFO  : 'stop' command is executed.
15:22:42 INFO  : 'ps7_init' command is executed.
15:22:42 INFO  : 'ps7_post_config' command is executed.
15:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:42 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:42 INFO  : 'con' command is executed.
15:22:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:22:43 INFO  : Disconnected from the channel tcfchan#1.
15:29:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:14 INFO  : 'jtag frequency' command is executed.
15:29:14 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:16 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:29:16 INFO  : Context for 'APU' is selected.
15:29:18 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:29:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:18 INFO  : Context for 'APU' is selected.
15:29:18 INFO  : 'stop' command is executed.
15:29:19 INFO  : 'ps7_init' command is executed.
15:29:19 INFO  : 'ps7_post_config' command is executed.
15:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:19 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:19 INFO  : 'con' command is executed.
15:29:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:29:19 INFO  : Disconnected from the channel tcfchan#2.
15:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:19 INFO  : 'jtag frequency' command is executed.
15:49:19 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:21 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:49:21 INFO  : Context for 'APU' is selected.
15:49:23 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:49:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:23 INFO  : Context for 'APU' is selected.
15:49:23 INFO  : 'stop' command is executed.
15:49:23 INFO  : 'ps7_init' command is executed.
15:49:23 INFO  : 'ps7_post_config' command is executed.
15:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:24 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:24 INFO  : 'con' command is executed.
15:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:49:24 INFO  : Disconnected from the channel tcfchan#3.
15:56:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:51 INFO  : 'jtag frequency' command is executed.
15:56:51 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:53 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:56:53 INFO  : Context for 'APU' is selected.
15:56:55 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:56:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:55 INFO  : Context for 'APU' is selected.
15:56:55 INFO  : 'stop' command is executed.
15:56:55 INFO  : 'ps7_init' command is executed.
15:56:55 INFO  : 'ps7_post_config' command is executed.
15:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:56 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:56 INFO  : 'con' command is executed.
15:56:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:56 INFO  : Disconnected from the channel tcfchan#4.
16:07:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:45 INFO  : 'jtag frequency' command is executed.
16:07:45 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:47 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:07:48 INFO  : Context for 'APU' is selected.
16:07:49 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:07:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:49 INFO  : Context for 'APU' is selected.
16:07:49 INFO  : 'stop' command is executed.
16:07:49 INFO  : 'ps7_init' command is executed.
16:07:49 INFO  : 'ps7_post_config' command is executed.
16:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:50 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:50 INFO  : 'con' command is executed.
16:07:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:07:50 INFO  : Disconnected from the channel tcfchan#5.
16:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:17:54 INFO  : 'jtag frequency' command is executed.
16:17:54 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:17:56 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:17:57 INFO  : Context for 'APU' is selected.
16:17:58 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:17:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:58 INFO  : Context for 'APU' is selected.
16:17:58 INFO  : 'stop' command is executed.
16:17:59 INFO  : 'ps7_init' command is executed.
16:17:59 INFO  : 'ps7_post_config' command is executed.
16:17:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:59 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:59 INFO  : 'con' command is executed.
16:17:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:17:59 INFO  : Disconnected from the channel tcfchan#6.
16:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:22:24 INFO  : 'jtag frequency' command is executed.
16:22:24 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:22:26 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:22:26 INFO  : Context for 'APU' is selected.
16:22:28 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:22:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:28 INFO  : Context for 'APU' is selected.
16:22:28 INFO  : 'stop' command is executed.
16:22:28 INFO  : 'ps7_init' command is executed.
16:22:28 INFO  : 'ps7_post_config' command is executed.
16:22:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:29 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:29 INFO  : 'con' command is executed.
16:22:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:22:29 INFO  : Disconnected from the channel tcfchan#7.
16:51:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:51:39 INFO  : 'jtag frequency' command is executed.
16:51:39 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:51:41 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:51:41 INFO  : Context for 'APU' is selected.
16:51:43 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:51:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:43 INFO  : Context for 'APU' is selected.
16:51:43 INFO  : 'stop' command is executed.
16:51:43 INFO  : 'ps7_init' command is executed.
16:51:43 INFO  : 'ps7_post_config' command is executed.
16:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:44 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:44 INFO  : 'con' command is executed.
16:51:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:51:44 INFO  : Disconnected from the channel tcfchan#8.
16:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:52:06 INFO  : 'jtag frequency' command is executed.
16:52:06 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:52:08 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:52:08 INFO  : Context for 'APU' is selected.
16:52:10 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:52:10 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:10 INFO  : Context for 'APU' is selected.
16:52:10 INFO  : 'stop' command is executed.
16:52:10 INFO  : 'ps7_init' command is executed.
16:52:10 INFO  : 'ps7_post_config' command is executed.
16:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:52:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:11 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:11 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:11 INFO  : 'con' command is executed.
16:52:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:52:11 INFO  : Disconnected from the channel tcfchan#9.
21:12:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:12:37 INFO  : 'jtag frequency' command is executed.
21:12:38 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:12:40 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:12:40 INFO  : Context for 'APU' is selected.
21:12:43 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:12:43 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:43 INFO  : Context for 'APU' is selected.
21:12:43 INFO  : 'stop' command is executed.
21:12:44 INFO  : 'ps7_init' command is executed.
21:12:44 INFO  : 'ps7_post_config' command is executed.
21:12:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:12:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:44 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:44 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:44 INFO  : 'con' command is executed.
21:12:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:12:44 INFO  : Disconnected from the channel tcfchan#10.
21:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:12:58 INFO  : 'jtag frequency' command is executed.
21:12:58 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:13:01 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:13:01 INFO  : Context for 'APU' is selected.
21:13:03 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:03 INFO  : Context for 'APU' is selected.
21:13:03 INFO  : 'stop' command is executed.
21:13:03 INFO  : 'ps7_init' command is executed.
21:13:03 INFO  : 'ps7_post_config' command is executed.
21:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:03 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:04 INFO  : 'con' command is executed.
21:13:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:13:04 INFO  : Disconnected from the channel tcfchan#11.
21:13:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:13:43 INFO  : 'jtag frequency' command is executed.
21:13:43 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:13:45 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:13:45 INFO  : Context for 'APU' is selected.
21:13:47 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:47 INFO  : Context for 'APU' is selected.
21:13:47 INFO  : 'stop' command is executed.
21:13:47 INFO  : 'ps7_init' command is executed.
21:13:47 INFO  : 'ps7_post_config' command is executed.
21:13:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:48 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:48 INFO  : 'con' command is executed.
21:13:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:13:48 INFO  : Disconnected from the channel tcfchan#12.
21:15:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:15:05 INFO  : 'jtag frequency' command is executed.
21:15:05 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:15:08 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:15:08 INFO  : Context for 'APU' is selected.
21:15:10 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:15:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:10 INFO  : Context for 'APU' is selected.
21:15:10 INFO  : 'stop' command is executed.
21:15:10 INFO  : 'ps7_init' command is executed.
21:15:11 INFO  : 'ps7_post_config' command is executed.
21:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:11 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:11 INFO  : 'con' command is executed.
21:15:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:15:11 INFO  : Disconnected from the channel tcfchan#13.
21:16:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:16:33 INFO  : 'jtag frequency' command is executed.
21:16:33 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:16:36 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:16:36 INFO  : Context for 'APU' is selected.
21:16:38 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:16:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:38 INFO  : Context for 'APU' is selected.
21:16:38 INFO  : 'stop' command is executed.
21:16:38 INFO  : 'ps7_init' command is executed.
21:16:38 INFO  : 'ps7_post_config' command is executed.
21:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:39 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:39 INFO  : 'con' command is executed.
21:16:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:16:39 INFO  : Disconnected from the channel tcfchan#14.
21:59:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1578146325431,  Project:1577974655700
21:59:31 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:59:57 INFO  : Copied contents of C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:00:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:00:09 INFO  : 
22:00:10 INFO  : Updating hardware inferred compiler options for final_project.
22:00:10 INFO  : Clearing existing target manager status.
22:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:04:42 INFO  : 'jtag frequency' command is executed.
22:04:42 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:04:45 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:45 INFO  : Context for 'APU' is selected.
22:04:45 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:45 INFO  : Context for 'APU' is selected.
22:04:45 INFO  : 'stop' command is executed.
22:04:45 INFO  : 'ps7_init' command is executed.
22:04:45 INFO  : 'ps7_post_config' command is executed.
22:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:46 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:46 INFO  : 'con' command is executed.
22:04:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:04:46 INFO  : Disconnected from the channel tcfchan#15.
22:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:07:20 INFO  : 'jtag frequency' command is executed.
22:07:20 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:07:23 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:07:23 INFO  : Context for 'APU' is selected.
22:07:25 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:25 INFO  : Context for 'APU' is selected.
22:07:25 INFO  : 'stop' command is executed.
22:07:25 INFO  : 'ps7_init' command is executed.
22:07:25 INFO  : 'ps7_post_config' command is executed.
22:07:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:26 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:26 INFO  : 'con' command is executed.
22:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:07:26 INFO  : Disconnected from the channel tcfchan#16.
22:10:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:10:53 INFO  : 'jtag frequency' command is executed.
22:10:53 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:10:55 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:10:55 INFO  : Context for 'APU' is selected.
22:10:55 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:55 INFO  : Context for 'APU' is selected.
22:10:55 INFO  : 'stop' command is executed.
22:10:56 INFO  : 'ps7_init' command is executed.
22:10:56 INFO  : 'ps7_post_config' command is executed.
22:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:56 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:56 INFO  : 'con' command is executed.
22:10:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:10:56 INFO  : Disconnected from the channel tcfchan#17.
22:11:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:11:43 INFO  : 'jtag frequency' command is executed.
22:11:43 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:11:46 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:11:46 INFO  : Context for 'APU' is selected.
22:11:46 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:11:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:46 INFO  : Context for 'APU' is selected.
22:11:46 INFO  : 'stop' command is executed.
22:11:47 INFO  : 'ps7_init' command is executed.
22:11:47 INFO  : 'ps7_post_config' command is executed.
22:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:47 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:47 INFO  : 'con' command is executed.
22:11:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:11:47 INFO  : Disconnected from the channel tcfchan#18.
22:15:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:15:10 INFO  : 'jtag frequency' command is executed.
22:15:10 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:15:12 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:15:12 INFO  : Context for 'APU' is selected.
22:15:12 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:15:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:13 INFO  : Context for 'APU' is selected.
22:15:13 INFO  : 'stop' command is executed.
22:15:13 INFO  : 'ps7_init' command is executed.
22:15:13 INFO  : 'ps7_post_config' command is executed.
22:15:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:13 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:14 INFO  : 'con' command is executed.
22:15:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:15:14 INFO  : Disconnected from the channel tcfchan#19.
22:16:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:16:38 INFO  : 'jtag frequency' command is executed.
22:16:38 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:16:41 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:16:41 INFO  : Context for 'APU' is selected.
22:16:41 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:16:41 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:41 INFO  : Context for 'APU' is selected.
22:16:41 INFO  : 'stop' command is executed.
22:16:41 INFO  : 'ps7_init' command is executed.
22:16:41 INFO  : 'ps7_post_config' command is executed.
22:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:42 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:42 INFO  : 'con' command is executed.
22:16:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:16:42 INFO  : Disconnected from the channel tcfchan#20.
22:18:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:18:53 INFO  : 'jtag frequency' command is executed.
22:18:53 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:56 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:18:56 INFO  : Context for 'APU' is selected.
22:18:56 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:18:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:56 INFO  : Context for 'APU' is selected.
22:18:56 INFO  : 'stop' command is executed.
22:18:56 INFO  : 'ps7_init' command is executed.
22:18:56 INFO  : 'ps7_post_config' command is executed.
22:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:57 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:57 INFO  : 'con' command is executed.
22:18:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:18:57 INFO  : Disconnected from the channel tcfchan#21.
22:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:19:31 INFO  : 'jtag frequency' command is executed.
22:19:31 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:19:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:19:33 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:19:34 INFO  : Context for 'APU' is selected.
22:19:34 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:19:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:34 INFO  : Context for 'APU' is selected.
22:19:34 INFO  : 'stop' command is executed.
22:19:34 INFO  : 'ps7_init' command is executed.
22:19:34 INFO  : 'ps7_post_config' command is executed.
22:19:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:19:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:35 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:35 INFO  : 'con' command is executed.
22:19:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:19:35 INFO  : Disconnected from the channel tcfchan#22.
22:22:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:22:52 INFO  : 'jtag frequency' command is executed.
22:22:52 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:22:54 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:22:54 INFO  : Context for 'APU' is selected.
22:22:54 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:22:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:54 INFO  : Context for 'APU' is selected.
22:22:54 INFO  : 'stop' command is executed.
22:22:55 INFO  : 'ps7_init' command is executed.
22:22:55 INFO  : 'ps7_post_config' command is executed.
22:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:55 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:55 INFO  : 'con' command is executed.
22:22:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:22:55 INFO  : Disconnected from the channel tcfchan#23.
22:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:16 INFO  : 'jtag frequency' command is executed.
22:24:16 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:19 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:24:19 INFO  : Context for 'APU' is selected.
22:24:19 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:24:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:19 INFO  : Context for 'APU' is selected.
22:24:19 INFO  : 'stop' command is executed.
22:24:19 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
22:24:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

22:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:43 INFO  : 'jtag frequency' command is executed.
22:24:43 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:46 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:24:46 INFO  : Context for 'APU' is selected.
22:24:46 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:24:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:46 INFO  : Context for 'APU' is selected.
22:24:46 INFO  : 'stop' command is executed.
22:24:46 INFO  : 'ps7_init' command is executed.
22:24:46 INFO  : 'ps7_post_config' command is executed.
22:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:47 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:47 INFO  : 'con' command is executed.
22:24:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:24:47 INFO  : Disconnected from the channel tcfchan#24.
22:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:25:28 INFO  : 'jtag frequency' command is executed.
22:25:28 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:25:30 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:25:30 INFO  : Context for 'APU' is selected.
22:25:30 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:25:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:30 INFO  : Context for 'APU' is selected.
22:25:30 INFO  : 'stop' command is executed.
22:25:30 INFO  : 'ps7_init' command is executed.
22:25:30 INFO  : 'ps7_post_config' command is executed.
22:25:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:25:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:31 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:31 INFO  : 'con' command is executed.
22:25:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:25:31 INFO  : Disconnected from the channel tcfchan#25.
22:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:25:55 INFO  : 'jtag frequency' command is executed.
22:25:55 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:25:57 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:25:57 INFO  : Context for 'APU' is selected.
22:25:57 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:25:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:57 INFO  : Context for 'APU' is selected.
22:25:57 INFO  : 'stop' command is executed.
22:25:58 INFO  : 'ps7_init' command is executed.
22:25:58 INFO  : 'ps7_post_config' command is executed.
22:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:58 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:58 INFO  : 'con' command is executed.
22:25:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:25:58 INFO  : Disconnected from the channel tcfchan#26.
22:29:13 INFO  : Registering command handlers for SDK TCF services
22:29:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\88691\project\final_project\final_project.sdk\temp_xsdb_launch_script.tcl
22:29:17 INFO  : XSCT server has started successfully.
22:29:17 INFO  : Successfully done setting XSCT server connection channel  
22:29:20 INFO  : Successfully done setting SDK workspace  
22:29:20 INFO  : Processing command line option -hwspec C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper.hdf.
22:29:20 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:30:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:30:21 INFO  : 'jtag frequency' command is executed.
22:30:21 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:30:23 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:30:23 INFO  : Context for 'APU' is selected.
22:30:23 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:30:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:23 INFO  : Context for 'APU' is selected.
22:30:23 INFO  : 'stop' command is executed.
22:30:24 INFO  : 'ps7_init' command is executed.
22:30:24 INFO  : 'ps7_post_config' command is executed.
22:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:24 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:24 INFO  : 'con' command is executed.
22:30:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:30:24 INFO  : Disconnected from the channel tcfchan#1.
22:30:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:30:42 INFO  : 'jtag frequency' command is executed.
22:30:42 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:30:45 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:30:45 INFO  : Context for 'APU' is selected.
22:30:47 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:30:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:47 INFO  : Context for 'APU' is selected.
22:30:47 INFO  : 'stop' command is executed.
22:30:47 INFO  : 'ps7_init' command is executed.
22:30:47 INFO  : 'ps7_post_config' command is executed.
22:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:30:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:48 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:48 INFO  : 'con' command is executed.
22:30:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:30:48 INFO  : Disconnected from the channel tcfchan#2.
22:32:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:32:32 INFO  : 'jtag frequency' command is executed.
22:32:32 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:32:34 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:32:34 INFO  : Context for 'APU' is selected.
22:32:36 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:32:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:36 INFO  : Context for 'APU' is selected.
22:32:36 INFO  : 'stop' command is executed.
22:32:37 INFO  : 'ps7_init' command is executed.
22:32:37 INFO  : 'ps7_post_config' command is executed.
22:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:37 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:37 INFO  : 'con' command is executed.
22:32:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:32:37 INFO  : Disconnected from the channel tcfchan#3.
22:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:34:07 INFO  : 'jtag frequency' command is executed.
22:34:07 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:34:09 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:34:09 INFO  : Context for 'APU' is selected.
22:34:11 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:34:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:11 INFO  : Context for 'APU' is selected.
22:34:11 INFO  : 'stop' command is executed.
22:34:11 INFO  : 'ps7_init' command is executed.
22:34:11 INFO  : 'ps7_post_config' command is executed.
22:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:34:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:12 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:12 INFO  : 'con' command is executed.
22:34:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:34:12 INFO  : Disconnected from the channel tcfchan#4.
22:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:38:53 INFO  : 'jtag frequency' command is executed.
22:38:53 INFO  : Sourcing of 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:38:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:38:55 INFO  : FPGA configured successfully with bitstream "C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:38:55 INFO  : Context for 'APU' is selected.
22:38:57 INFO  : Hardware design information is loaded from 'C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:38:57 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:57 INFO  : Context for 'APU' is selected.
22:38:57 INFO  : 'stop' command is executed.
22:38:57 INFO  : 'ps7_init' command is executed.
22:38:57 INFO  : 'ps7_post_config' command is executed.
22:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:58 INFO  : The application 'C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/88691/project/final_project/final_project.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/88691/project/final_project/final_project.sdk/final_project/Debug/final_project.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:58 INFO  : 'con' command is executed.
22:38:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:38:58 INFO  : Disconnected from the channel tcfchan#5.
