// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="operator_float_div9,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=29.069000,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=62,HLS_SYN_LUT=13660,HLS_VERSION=2018_2}" *)

module operator_float_div9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_r;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] p_Repl2_2_reg_676;
wire   [22:0] new_mant_V_fu_246_p1;
wire   [0:0] tmp_1_fu_278_p2;
reg   [0:0] tmp_1_reg_686;
wire   [7:0] p_Repl2_1_fu_310_p3;
reg   [7:0] p_Repl2_1_reg_690;
reg   [1:0] q_chunk_V_0_3_i_i_reg_695;
reg   [1:0] q_chunk_V_0_4_i_i_reg_700;
reg   [1:0] q_chunk_V_0_5_i_i_reg_705;
reg   [3:0] r_V_ret_5_i_i_reg_710;
reg   [1:0] p_Result_16_6_i_i_reg_715;
reg   [1:0] p_Result_16_7_i_i_reg_720;
reg   [1:0] p_Result_16_8_i_i_reg_725;
reg   [1:0] p_Result_16_9_i_i_reg_730;
reg   [1:0] p_Result_16_i_i_10_reg_735;
reg   [1:0] p_Result_16_10_i_i_reg_740;
reg   [1:0] p_Result_16_11_i_i_reg_745;
wire   [1:0] tmp_14_fu_610_p1;
reg   [1:0] tmp_14_reg_750;
wire   [0:0] tmp_15_fu_614_p1;
reg   [0:0] tmp_15_reg_755;
wire    grp_lut_div9_chunk_fu_129_ap_ready;
reg   [1:0] grp_lut_div9_chunk_fu_129_d_V;
reg   [3:0] grp_lut_div9_chunk_fu_129_r_in_V;
wire   [1:0] grp_lut_div9_chunk_fu_129_ap_return_0;
wire   [3:0] grp_lut_div9_chunk_fu_129_ap_return_1;
wire    grp_lut_div9_chunk_fu_136_ap_ready;
reg   [1:0] grp_lut_div9_chunk_fu_136_d_V;
wire   [1:0] grp_lut_div9_chunk_fu_136_ap_return_0;
wire   [3:0] grp_lut_div9_chunk_fu_136_ap_return_1;
wire    grp_lut_div9_chunk_fu_142_ap_ready;
reg   [1:0] grp_lut_div9_chunk_fu_142_d_V;
wire   [1:0] grp_lut_div9_chunk_fu_142_ap_return_0;
wire   [3:0] grp_lut_div9_chunk_fu_142_ap_return_1;
wire    grp_lut_div9_chunk_fu_148_ap_ready;
reg   [1:0] grp_lut_div9_chunk_fu_148_d_V;
wire   [1:0] grp_lut_div9_chunk_fu_148_ap_return_0;
wire   [3:0] grp_lut_div9_chunk_fu_148_ap_return_1;
wire    grp_lut_div9_chunk_fu_154_ap_ready;
reg   [1:0] grp_lut_div9_chunk_fu_154_d_V;
wire   [1:0] grp_lut_div9_chunk_fu_154_ap_return_0;
wire   [3:0] grp_lut_div9_chunk_fu_154_ap_return_1;
wire    grp_lut_div9_chunk_fu_160_ap_ready;
reg   [1:0] grp_lut_div9_chunk_fu_160_d_V;
wire   [1:0] grp_lut_div9_chunk_fu_160_ap_return_0;
wire   [3:0] grp_lut_div9_chunk_fu_160_ap_return_1;
wire    call_ret_11_i_i_lut_div9_chunk_fu_166_ap_ready;
wire   [1:0] call_ret_11_i_i_lut_div9_chunk_fu_166_ap_return_0;
wire   [3:0] call_ret_11_i_i_lut_div9_chunk_fu_166_ap_return_1;
wire    call_ret_12_i_i_lut_div9_chunk_fu_172_ap_ready;
wire   [1:0] call_ret_12_i_i_lut_div9_chunk_fu_172_ap_return_0;
wire   [3:0] call_ret_12_i_i_lut_div9_chunk_fu_172_ap_return_1;
wire   [22:0] new_mant_V_1_fu_639_p13;
reg   [22:0] ap_phi_mux_p_Repl2_s_phi_fu_123_p4;
reg   [22:0] p_Repl2_s_reg_120;
wire    ap_CS_fsm_state2;
wire   [31:0] p_Val2_s_fu_224_p1;
wire   [2:0] tmp_fu_254_p4;
wire   [0:0] icmp_fu_264_p2;
wire   [7:0] new_exp_V_fu_236_p4;
wire   [7:0] shift_V_cast_cast_fu_270_p3;
wire   [0:0] tmp_2_fu_284_p2;
wire   [0:0] tmp_8_fu_304_p2;
wire   [7:0] p_new_exp_V_1_fu_296_p3;
wire   [7:0] new_exp_V_1_fu_290_p2;
wire   [6:0] tmp_12_fu_330_p4;
wire   [0:0] tmp_4_fu_318_p2;
wire   [0:0] tmp_5_fu_324_p2;
wire   [0:0] sel_tmp3_demorgan_fu_358_p2;
wire   [0:0] icmp4_fu_340_p2;
wire   [0:0] sel_tmp3_fu_364_p2;
wire   [0:0] sel_tmp4_fu_370_p2;
wire   [7:0] shift_V_fu_346_p2;
wire   [7:0] shift_V_1_fu_352_p2;
wire   [7:0] shift_V_2_fu_376_p3;
wire   [0:0] sel_tmp7_fu_392_p2;
wire   [0:0] sel_tmp8_fu_398_p2;
wire   [7:0] shift_V_3_fu_384_p3;
wire   [23:0] xf_V_3_cast_fu_250_p1;
wire   [23:0] tmp_9_fu_412_p3;
wire   [23:0] xf_V_1_fu_420_p3;
wire   [7:0] shift_V_4_fu_404_p3;
wire   [23:0] tmp_3_cast_fu_436_p1;
wire   [31:0] tmp_s_fu_428_p1;
wire   [31:0] tmp_3_fu_432_p1;
wire   [23:0] tmp_7_fu_440_p2;
wire   [31:0] tmp_6_fu_446_p2;
wire   [27:0] tmp_10_fu_452_p1;
wire   [27:0] tmp_13_fu_456_p1;
wire   [27:0] xf_V_2_fu_460_p3;
wire   [27:0] xf_V_fu_468_p2;
wire   [31:0] p_Result_s_fu_664_p4;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
end

lut_div9_chunk grp_lut_div9_chunk_fu_129(
    .ap_ready(grp_lut_div9_chunk_fu_129_ap_ready),
    .d_V(grp_lut_div9_chunk_fu_129_d_V),
    .r_in_V(grp_lut_div9_chunk_fu_129_r_in_V),
    .ap_return_0(grp_lut_div9_chunk_fu_129_ap_return_0),
    .ap_return_1(grp_lut_div9_chunk_fu_129_ap_return_1)
);

lut_div9_chunk grp_lut_div9_chunk_fu_136(
    .ap_ready(grp_lut_div9_chunk_fu_136_ap_ready),
    .d_V(grp_lut_div9_chunk_fu_136_d_V),
    .r_in_V(grp_lut_div9_chunk_fu_129_ap_return_1),
    .ap_return_0(grp_lut_div9_chunk_fu_136_ap_return_0),
    .ap_return_1(grp_lut_div9_chunk_fu_136_ap_return_1)
);

lut_div9_chunk grp_lut_div9_chunk_fu_142(
    .ap_ready(grp_lut_div9_chunk_fu_142_ap_ready),
    .d_V(grp_lut_div9_chunk_fu_142_d_V),
    .r_in_V(grp_lut_div9_chunk_fu_136_ap_return_1),
    .ap_return_0(grp_lut_div9_chunk_fu_142_ap_return_0),
    .ap_return_1(grp_lut_div9_chunk_fu_142_ap_return_1)
);

lut_div9_chunk grp_lut_div9_chunk_fu_148(
    .ap_ready(grp_lut_div9_chunk_fu_148_ap_ready),
    .d_V(grp_lut_div9_chunk_fu_148_d_V),
    .r_in_V(grp_lut_div9_chunk_fu_142_ap_return_1),
    .ap_return_0(grp_lut_div9_chunk_fu_148_ap_return_0),
    .ap_return_1(grp_lut_div9_chunk_fu_148_ap_return_1)
);

lut_div9_chunk grp_lut_div9_chunk_fu_154(
    .ap_ready(grp_lut_div9_chunk_fu_154_ap_ready),
    .d_V(grp_lut_div9_chunk_fu_154_d_V),
    .r_in_V(grp_lut_div9_chunk_fu_148_ap_return_1),
    .ap_return_0(grp_lut_div9_chunk_fu_154_ap_return_0),
    .ap_return_1(grp_lut_div9_chunk_fu_154_ap_return_1)
);

lut_div9_chunk grp_lut_div9_chunk_fu_160(
    .ap_ready(grp_lut_div9_chunk_fu_160_ap_ready),
    .d_V(grp_lut_div9_chunk_fu_160_d_V),
    .r_in_V(grp_lut_div9_chunk_fu_154_ap_return_1),
    .ap_return_0(grp_lut_div9_chunk_fu_160_ap_return_0),
    .ap_return_1(grp_lut_div9_chunk_fu_160_ap_return_1)
);

lut_div9_chunk call_ret_11_i_i_lut_div9_chunk_fu_166(
    .ap_ready(call_ret_11_i_i_lut_div9_chunk_fu_166_ap_ready),
    .d_V(p_Result_16_11_i_i_reg_745),
    .r_in_V(grp_lut_div9_chunk_fu_160_ap_return_1),
    .ap_return_0(call_ret_11_i_i_lut_div9_chunk_fu_166_ap_return_0),
    .ap_return_1(call_ret_11_i_i_lut_div9_chunk_fu_166_ap_return_1)
);

lut_div9_chunk call_ret_12_i_i_lut_div9_chunk_fu_172(
    .ap_ready(call_ret_12_i_i_lut_div9_chunk_fu_172_ap_ready),
    .d_V(tmp_14_reg_750),
    .r_in_V(call_ret_11_i_i_lut_div9_chunk_fu_166_ap_return_1),
    .ap_return_0(call_ret_12_i_i_lut_div9_chunk_fu_172_ap_return_0),
    .ap_return_1(call_ret_12_i_i_lut_div9_chunk_fu_172_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (tmp_1_fu_278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Repl2_s_reg_120 <= new_mant_V_fu_246_p1;
    end else if (((tmp_1_reg_686 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Repl2_s_reg_120 <= new_mant_V_1_fu_639_p13;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Repl2_1_reg_690 <= p_Repl2_1_fu_310_p3;
        p_Repl2_2_reg_676 <= p_Val2_s_fu_224_p1[32'd31];
        tmp_1_reg_686 <= tmp_1_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (tmp_1_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_16_10_i_i_reg_740 <= {{xf_V_fu_468_p2[5:4]}};
        p_Result_16_11_i_i_reg_745 <= {{xf_V_fu_468_p2[3:2]}};
        p_Result_16_6_i_i_reg_715 <= {{xf_V_fu_468_p2[15:14]}};
        p_Result_16_7_i_i_reg_720 <= {{xf_V_fu_468_p2[13:12]}};
        p_Result_16_8_i_i_reg_725 <= {{xf_V_fu_468_p2[11:10]}};
        p_Result_16_9_i_i_reg_730 <= {{xf_V_fu_468_p2[9:8]}};
        p_Result_16_i_i_10_reg_735 <= {{xf_V_fu_468_p2[7:6]}};
        q_chunk_V_0_3_i_i_reg_695 <= grp_lut_div9_chunk_fu_148_ap_return_0;
        q_chunk_V_0_4_i_i_reg_700 <= grp_lut_div9_chunk_fu_154_ap_return_0;
        q_chunk_V_0_5_i_i_reg_705 <= grp_lut_div9_chunk_fu_160_ap_return_0;
        r_V_ret_5_i_i_reg_710 <= grp_lut_div9_chunk_fu_160_ap_return_1;
        tmp_14_reg_750 <= tmp_14_fu_610_p1;
        tmp_15_reg_755 <= tmp_15_fu_614_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_686 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_mux_p_Repl2_s_phi_fu_123_p4 = new_mant_V_1_fu_639_p13;
    end else begin
        ap_phi_mux_p_Repl2_s_phi_fu_123_p4 = p_Repl2_s_reg_120;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_686 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div9_chunk_fu_129_d_V = p_Result_16_6_i_i_reg_715;
    end else if (((tmp_1_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div9_chunk_fu_129_d_V = {{xf_V_fu_468_p2[27:26]}};
    end else begin
        grp_lut_div9_chunk_fu_129_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_686 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div9_chunk_fu_129_r_in_V = r_V_ret_5_i_i_reg_710;
    end else if (((tmp_1_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div9_chunk_fu_129_r_in_V = 4'd0;
    end else begin
        grp_lut_div9_chunk_fu_129_r_in_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_686 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div9_chunk_fu_136_d_V = p_Result_16_7_i_i_reg_720;
    end else if (((tmp_1_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div9_chunk_fu_136_d_V = {{xf_V_fu_468_p2[25:24]}};
    end else begin
        grp_lut_div9_chunk_fu_136_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_686 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div9_chunk_fu_142_d_V = p_Result_16_8_i_i_reg_725;
    end else if (((tmp_1_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div9_chunk_fu_142_d_V = {{xf_V_fu_468_p2[23:22]}};
    end else begin
        grp_lut_div9_chunk_fu_142_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_686 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div9_chunk_fu_148_d_V = p_Result_16_9_i_i_reg_730;
    end else if (((tmp_1_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div9_chunk_fu_148_d_V = {{xf_V_fu_468_p2[21:20]}};
    end else begin
        grp_lut_div9_chunk_fu_148_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_686 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div9_chunk_fu_154_d_V = p_Result_16_i_i_10_reg_735;
    end else if (((tmp_1_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div9_chunk_fu_154_d_V = {{xf_V_fu_468_p2[19:18]}};
    end else begin
        grp_lut_div9_chunk_fu_154_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_686 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div9_chunk_fu_160_d_V = p_Result_16_10_i_i_reg_740;
    end else if (((tmp_1_fu_278_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div9_chunk_fu_160_d_V = {{xf_V_fu_468_p2[17:16]}};
    end else begin
        grp_lut_div9_chunk_fu_160_d_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_return = p_Result_s_fu_664_p4;

assign icmp4_fu_340_p2 = ((tmp_12_fu_330_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_fu_264_p2 = ((tmp_fu_254_p4 == 3'd0) ? 1'b1 : 1'b0);

assign new_exp_V_1_fu_290_p2 = (new_exp_V_fu_236_p4 - shift_V_cast_cast_fu_270_p3);

assign new_exp_V_fu_236_p4 = {{p_Val2_s_fu_224_p1[30:23]}};

assign new_mant_V_1_fu_639_p13 = {{{{{{{{{{{{tmp_15_reg_755}, {q_chunk_V_0_3_i_i_reg_695}}, {q_chunk_V_0_4_i_i_reg_700}}, {q_chunk_V_0_5_i_i_reg_705}}, {grp_lut_div9_chunk_fu_129_ap_return_0}}, {grp_lut_div9_chunk_fu_136_ap_return_0}}, {grp_lut_div9_chunk_fu_142_ap_return_0}}, {grp_lut_div9_chunk_fu_148_ap_return_0}}, {grp_lut_div9_chunk_fu_154_ap_return_0}}, {grp_lut_div9_chunk_fu_160_ap_return_0}}, {call_ret_11_i_i_lut_div9_chunk_fu_166_ap_return_0}}, {call_ret_12_i_i_lut_div9_chunk_fu_172_ap_return_0}};

assign new_mant_V_fu_246_p1 = p_Val2_s_fu_224_p1[22:0];

assign p_Repl2_1_fu_310_p3 = ((tmp_8_fu_304_p2[0:0] === 1'b1) ? p_new_exp_V_1_fu_296_p3 : new_exp_V_1_fu_290_p2);

assign p_Result_s_fu_664_p4 = {{{p_Repl2_2_reg_676}, {p_Repl2_1_reg_690}}, {ap_phi_mux_p_Repl2_s_phi_fu_123_p4}};

assign p_Val2_s_fu_224_p1 = in_r;

assign p_new_exp_V_1_fu_296_p3 = ((tmp_1_fu_278_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign sel_tmp3_demorgan_fu_358_p2 = (tmp_5_fu_324_p2 | tmp_4_fu_318_p2);

assign sel_tmp3_fu_364_p2 = (sel_tmp3_demorgan_fu_358_p2 ^ 1'd1);

assign sel_tmp4_fu_370_p2 = (sel_tmp3_fu_364_p2 & icmp4_fu_340_p2);

assign sel_tmp7_fu_392_p2 = (tmp_4_fu_318_p2 ^ 1'd1);

assign sel_tmp8_fu_398_p2 = (tmp_5_fu_324_p2 & sel_tmp7_fu_392_p2);

assign shift_V_1_fu_352_p2 = ($signed(8'd255) + $signed(new_exp_V_fu_236_p4));

assign shift_V_2_fu_376_p3 = ((sel_tmp4_fu_370_p2[0:0] === 1'b1) ? shift_V_fu_346_p2 : shift_V_1_fu_352_p2);

assign shift_V_3_fu_384_p3 = ((tmp_4_fu_318_p2[0:0] === 1'b1) ? 8'd0 : shift_V_2_fu_376_p3);

assign shift_V_4_fu_404_p3 = ((sel_tmp8_fu_398_p2[0:0] === 1'b1) ? shift_V_cast_cast_fu_270_p3 : shift_V_3_fu_384_p3);

assign shift_V_cast_cast_fu_270_p3 = ((icmp_fu_264_p2[0:0] === 1'b1) ? 8'd4 : 8'd3);

assign shift_V_fu_346_p2 = (8'd1 - new_exp_V_fu_236_p4);

assign tmp_10_fu_452_p1 = tmp_7_fu_440_p2;

assign tmp_12_fu_330_p4 = {{p_Val2_s_fu_224_p1[30:24]}};

assign tmp_13_fu_456_p1 = tmp_6_fu_446_p2[27:0];

assign tmp_14_fu_610_p1 = xf_V_fu_468_p2[1:0];

assign tmp_15_fu_614_p1 = grp_lut_div9_chunk_fu_142_ap_return_0[0:0];

assign tmp_1_fu_278_p2 = ((new_exp_V_fu_236_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_2_fu_284_p2 = ((shift_V_cast_cast_fu_270_p3 > new_exp_V_fu_236_p4) ? 1'b1 : 1'b0);

assign tmp_3_cast_fu_436_p1 = shift_V_4_fu_404_p3;

assign tmp_3_fu_432_p1 = shift_V_4_fu_404_p3;

assign tmp_4_fu_318_p2 = ((new_exp_V_fu_236_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_5_fu_324_p2 = ((shift_V_cast_cast_fu_270_p3 < new_exp_V_fu_236_p4) ? 1'b1 : 1'b0);

assign tmp_6_fu_446_p2 = tmp_s_fu_428_p1 << tmp_3_fu_432_p1;

assign tmp_7_fu_440_p2 = xf_V_1_fu_420_p3 >> tmp_3_cast_fu_436_p1;

assign tmp_8_fu_304_p2 = (tmp_2_fu_284_p2 | tmp_1_fu_278_p2);

assign tmp_9_fu_412_p3 = {{1'd1}, {new_mant_V_fu_246_p1}};

assign tmp_fu_254_p4 = {{p_Val2_s_fu_224_p1[22:20]}};

assign tmp_s_fu_428_p1 = xf_V_1_fu_420_p3;

assign xf_V_1_fu_420_p3 = ((tmp_4_fu_318_p2[0:0] === 1'b1) ? xf_V_3_cast_fu_250_p1 : tmp_9_fu_412_p3);

assign xf_V_2_fu_460_p3 = ((icmp4_fu_340_p2[0:0] === 1'b1) ? tmp_10_fu_452_p1 : tmp_13_fu_456_p1);

assign xf_V_3_cast_fu_250_p1 = new_mant_V_fu_246_p1;

assign xf_V_fu_468_p2 = (28'd4 + xf_V_2_fu_460_p3);

endmodule //operator_float_div9
