

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Mon Oct 13 17:12:23 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.226 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|       2|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       2|     56|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |A_dram_c_blk_n      |   9|          2|    1|          2|
    |ap_done             |   9|          2|    1|          2|
    |debug_dram_c_blk_n  |   9|          2|    1|          2|
    |k1_c_blk_n          |   9|          2|    1|          2|
    |k2_c_blk_n          |   9|          2|    1|          2|
    |t_capacity_c_blk_n  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  54|         12|    6|         12|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|A_dram                       |   in|   64|     ap_none|        A_dram|        scalar|
|A_dram_c_din                 |  out|   64|     ap_fifo|      A_dram_c|       pointer|
|A_dram_c_full_n              |   in|    1|     ap_fifo|      A_dram_c|       pointer|
|A_dram_c_write               |  out|    1|     ap_fifo|      A_dram_c|       pointer|
|A_dram_c_num_data_valid      |   in|    3|     ap_fifo|      A_dram_c|       pointer|
|A_dram_c_fifo_cap            |   in|    3|     ap_fifo|      A_dram_c|       pointer|
|t_capacity                   |   in|   32|     ap_none|    t_capacity|        scalar|
|t_capacity_c_din             |  out|   32|     ap_fifo|  t_capacity_c|       pointer|
|t_capacity_c_full_n          |   in|    1|     ap_fifo|  t_capacity_c|       pointer|
|t_capacity_c_write           |  out|    1|     ap_fifo|  t_capacity_c|       pointer|
|t_capacity_c_num_data_valid  |   in|    3|     ap_fifo|  t_capacity_c|       pointer|
|t_capacity_c_fifo_cap        |   in|    3|     ap_fifo|  t_capacity_c|       pointer|
|k1                           |   in|   32|     ap_none|            k1|        scalar|
|k1_c_din                     |  out|   32|     ap_fifo|          k1_c|       pointer|
|k1_c_full_n                  |   in|    1|     ap_fifo|          k1_c|       pointer|
|k1_c_write                   |  out|    1|     ap_fifo|          k1_c|       pointer|
|k1_c_num_data_valid          |   in|    3|     ap_fifo|          k1_c|       pointer|
|k1_c_fifo_cap                |   in|    3|     ap_fifo|          k1_c|       pointer|
|k2                           |   in|   32|     ap_none|            k2|        scalar|
|k2_c_din                     |  out|   32|     ap_fifo|          k2_c|       pointer|
|k2_c_full_n                  |   in|    1|     ap_fifo|          k2_c|       pointer|
|k2_c_write                   |  out|    1|     ap_fifo|          k2_c|       pointer|
|k2_c_num_data_valid          |   in|    3|     ap_fifo|          k2_c|       pointer|
|k2_c_fifo_cap                |   in|    3|     ap_fifo|          k2_c|       pointer|
|debug_dram                   |   in|   64|     ap_none|    debug_dram|        scalar|
|debug_dram_c_din             |  out|   64|     ap_fifo|  debug_dram_c|       pointer|
|debug_dram_c_full_n          |   in|    1|     ap_fifo|  debug_dram_c|       pointer|
|debug_dram_c_write           |  out|    1|     ap_fifo|  debug_dram_c|       pointer|
|debug_dram_c_num_data_valid  |   in|    3|     ap_fifo|  debug_dram_c|       pointer|
|debug_dram_c_fifo_cap        |   in|    3|     ap_fifo|  debug_dram_c|       pointer|
+-----------------------------+-----+-----+------------+--------------+--------------+

