-- Clock Divider code --

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity clock_divider is
    Generic ( MAX_COUNT : integer := 50000000 ); -- 50MHz to 1Hz
    Port (
        clk       : in  STD_LOGIC;
        reset     : in  STD_LOGIC;
        tick_1hz  : out STD_LOGIC
    );
end clock_divider;

architecture Behavioral of clock_divider is
    signal count : integer range 0 to MAX_COUNT;
begin
    process(clk, reset)
    begin
        if reset = '1' then
            count <= 0;
            tick_1hz <= '0';
        elsif rising_edge(clk) then
            if count = MAX_COUNT - 1 then
                count <= 0;
                tick_1hz <= '1'; -- Generate 1-cycle pulse
            else
                count <= count + 1;
                tick_1hz <= '0';
            end if;
        end if;
    end process;
end Behavioral;
