/*
 * drivers/amlogic/mtd/aml_nand.c
 *
 * Copyright (C) 2017 Amlogic, Inc. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 */

#include "aml_mtd.h"

uint8_t nand_boot_flag;

/*#if LINUX_VERSION_CODE >= KERNEL_VERSION(4, 9, 13)*/
#if 1
static int aml_ooblayout_ecc(struct mtd_info *mtd, int section,
				  struct mtd_oob_region *oobregion)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);
	struct aml_nand_platform *plat = aml_chip->platform;

	if (section)
		return -ERANGE;

	if (!strncmp((char *)plat->name,
		NAND_BOOT_NAME, strlen((const char *)NAND_BOOT_NAME))) {
		oobregion->length = 84;
		oobregion->offset = 0;
	}
	switch (aml_chip->oob_size) {
	case 64:
		oobregion->length = 56;
		oobregion->offset = 0;
		break;
	case 128:
		oobregion->length = 120;
		oobregion->offset = 0;
		break;
	case 218:
		oobregion->length = 200;
		oobregion->offset = 0;
	break;
	case 224:
		oobregion->length = 208;
		oobregion->offset = 0;
		break;
	case 256:
		oobregion->length = 240;
		oobregion->offset = 0;
		break;
	case 376:
	case 436:
		oobregion->length = 352;
		oobregion->offset = 0;
		break;
	case 448:
		oobregion->length = 416;
		oobregion->offset = 0;
		break;
	case 640:
		oobregion->length = 608;
		oobregion->offset = 0;
		break;
	case 744:
		oobregion->length = 700;
		oobregion->offset = 0;
		break;
	case 1280:
		oobregion->length = 1200;
		oobregion->offset = 0;
		break;
	case 1664:
		oobregion->length = 1584;
		oobregion->offset = 0;
		break;
	default:
		break;
	}

	return 0;
}

static int aml_ooblayout_free(struct mtd_info *mtd, int section,
				   struct mtd_oob_region *oobregion)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);
	struct aml_nand_platform *plat = aml_chip->platform;

	if (section)
		return -ERANGE;

	if (!strncmp((char *)plat->name,
		NAND_BOOT_NAME, strlen((const char *)NAND_BOOT_NAME))) {
		oobregion->length = 8;
		oobregion->offset = 0;
	}
	switch (aml_chip->oob_size) {
	case 64:
	case 128:
	case 218:
	case 224:
		oobregion->length = 8;
		oobregion->offset = 0;
		break;
	case 256:
	case 376:
	case 436:
	case 448:
	case 640:
	case 744:
		oobregion->length = 16;
		oobregion->offset = 0;
		break;
	case 1280:
	case 1664:
		oobregion->length = 32;
		oobregion->offset = 0;
		break;
	default:
		break;
	}

	return 0;
}

static const struct mtd_ooblayout_ops aml_ooblayout_ops = {
	.ecc = aml_ooblayout_ecc,
	.free = aml_ooblayout_free,
};

#else
/*define nand oob layout expose to outsize*/
static struct nand_ecclayout aml_nand_uboot_oob = {
	.eccbytes = 84,
	.oobfree = {
		{
			.offset = 0,
			.length = 6
		}
	}
};

static struct nand_ecclayout aml_nand_oob_64 = {
	.eccbytes = 56,
	.oobfree = {
		{ .offset = 0,
		 .length = 8 }
		}
};

static struct nand_ecclayout aml_nand_oob_128 = {
	.eccbytes = 120,
	.oobfree = {
		{.offset = 0,
		 .length = 8} }
};

static struct nand_ecclayout aml_nand_oob_218 = {
	.eccbytes = 200,
	.oobfree = {
		{.offset = 0,
		 .length = 8} }
};

static struct nand_ecclayout aml_nand_oob_224 = {
	.eccbytes = 208,
	.oobfree = {
		{.offset = 0,
		 .length = 8} }
};

static struct nand_ecclayout aml_nand_oob_256 = {
	.eccbytes = 240,
	.oobfree = {
		{.offset = 0,
		 .length = 16} }
};

static struct nand_ecclayout aml_nand_oob_376 = {
	.eccbytes = 352,
	.oobfree = {
		{.offset = 0,
		 .length = 16} }
};

static struct nand_ecclayout aml_nand_oob_436 = {
	.eccbytes = 352,
	.oobfree = {
		{.offset = 0,
		 .length = 16} }
};

static struct nand_ecclayout aml_nand_oob_448 = {
	.eccbytes = 416,
	.oobfree = {
		{.offset = 0,
		 .length = 16} }
};

static struct nand_ecclayout aml_nand_oob_640 = {
	.eccbytes = 608,
	.oobfree = {
		{.offset = 0,
		 .length = 16} }
};

static struct nand_ecclayout aml_nand_oob_744 = {
	.eccbytes = 700,
	.oobfree = {
		{.offset = 0,
		 .length = 16} }
};

static struct nand_ecclayout aml_nand_oob_1280 = {
	.eccbytes = 1200,
	.oobfree = {
		{.offset = 0,
		 .length = 32} }
};

static struct nand_ecclayout aml_nand_oob_1664 = {
	.eccbytes = 1584,
	.oobfree = {
		{.offset = 0,
		 .length = 32} }
};
#endif
int nand_get_device(struct mtd_info *mtd, int new_state)
{
	struct nand_chip *chip = mtd->priv;
	spinlock_t *lock = &chip->controller->lock;
	wait_queue_head_t *wq = &chip->controller->wq;
	DECLARE_WAITQUEUE(wait, current);
retry:
	spin_lock(lock);

	/* Hardware controller shared among independent devices */
	if (!chip->controller->active)
		chip->controller->active = chip;

	if (chip->controller->active == chip && chip->state == FL_READY) {
		chip->state = new_state;
		spin_unlock(lock);
		return 0;
	}
	if (new_state == FL_PM_SUSPENDED) {
		if (chip->controller->active->state == FL_PM_SUSPENDED) {
			chip->state = FL_PM_SUSPENDED;
			spin_unlock(lock);
			return 0;
		}
	}
	set_current_state(TASK_UNINTERRUPTIBLE);
	add_wait_queue(wq, &wait);
	spin_unlock(lock);
	schedule();
	remove_wait_queue(wq, &wait);
	goto retry;
}

void nand_release_device(struct mtd_info *mtd)
{
	struct nand_chip *chip = mtd->priv;

	/* Release the controller and the chip */
	spin_lock(&chip->controller->lock);
	chip->controller->active = NULL;
	chip->state = FL_READY;
	wake_up(&chip->controller->wq);
	spin_unlock(&chip->controller->lock);
}

void aml_platform_get_user_byte(struct aml_nand_chip *aml_chip,
	unsigned char *oob_buf, int byte_num)
{
	int read_times = 0;
	unsigned int len = PER_INFO_BYTE / sizeof(unsigned int);

	while (byte_num > 0) {
		*oob_buf++ = (aml_chip->user_info_buf[read_times*len] & 0xff);
		byte_num--;
		if (aml_chip->user_byte_mode == 2) {
			*oob_buf++ =
			((aml_chip->user_info_buf[read_times*len] >> 8) & 0xff);
			byte_num--;
		}
		read_times++;
	}
	/*
	 *printk("oob_buf:");
	 *for (i = 0; i < PER_INFO_BYTE; i++)
	 *	printk("%d ", oob_buf_tmp[i]);
	 *printk("\n");
	 */
}

void aml_platform_set_user_byte(struct aml_nand_chip *aml_chip,
	unsigned char *oob_buf, int byte_num)
{
	int write_times = 0;
	unsigned int len = PER_INFO_BYTE/sizeof(unsigned int);

	while (byte_num > 0) {
		aml_chip->user_info_buf[write_times*len] = *oob_buf++;
		byte_num--;
		if (aml_chip->user_byte_mode == 2) {
			aml_chip->user_info_buf[write_times*len] |=
				(*oob_buf++ << 8);
			byte_num--;
		}
		write_times++;
	}
}

int aml_nand_block_bad_scrub_update_bbt(struct mtd_info *mtd)
{
	return 0;
}

static int aml_nand_add_partition(struct aml_nand_chip *aml_chip)
{
	struct mtd_info *mtd = aml_chip->mtd;
	struct aml_nand_platform *plat = aml_chip->platform;
#ifdef CONFIG_MTD_PARTITIONS
	struct mtd_partition *temp_parts = NULL;
	struct mtd_partition *parts;
	int nr, i, ret = 0;
	loff_t adjust_offset = 0;
	uint64_t part_size;
	int reserved_part_blk_num = RESERVED_BLOCK_NUM;
	uint8_t bl_mode, base_part = 0;
	uint32_t fip_copies, fip_size, fip_part_size = 0;
#ifndef CONFIG_NOT_SKIP_BAD_BLOCK
	uint64_t start_blk = 0, part_blk = 0;
	loff_t offset;
	int phys_erase_shift, error = 0;
	int plane_num_shift = 0;

	if (!mtd->erasesize)
		return -EINVAL;
	phys_erase_shift = fls(mtd->erasesize) - 1;

	if (!aml_chip->plane_num)
		return -EINVAL;
	plane_num_shift = fls(aml_chip->plane_num) - 1;
#endif

	parts = plat->platform_nand_data.chip.partitions;
	nr = plat->platform_nand_data.chip.nr_partitions;
	if (!strncmp((char *)plat->name,
		NAND_BOOT_NAME, strlen((const char *)NAND_BOOT_NAME))) {
		if (nr == 0) {
			parts = kzalloc(sizeof(struct mtd_partition),
					GFP_KERNEL);
			if (!parts)
				return -ENOMEM;
		}
		parts->name = NAND_BOOT_NAME;
		parts->offset = 0;
		parts->size = (mtd->writesize * 1024);
		nr = 1;
		nand_boot_flag = 1;
	} else {
		if ((!parts) || (!nr)) {
			pr_info("can't get part table!!!\n");
			return -ENOMEM;
		}
		if (nand_boot_flag)
			adjust_offset = (1024 * ((loff_t)mtd->writesize) >>
			plane_num_shift);
		bl_mode = aml_chip->bl_mode;
		if (bl_mode == NAND_FIPMODE_DISCRETE) {
			/* descrete bootloader mode */
			/* calculate fip partition by dts config*/
			fip_copies = aml_chip->fip_copies;
			fip_size = aml_chip->fip_size;
			fip_part_size = fip_copies * fip_size;
			temp_parts = parts;
			/* TODO: do name check! */
			temp_parts->offset = adjust_offset
				+ reserved_part_blk_num * mtd->erasesize;
			temp_parts->size = fip_part_size;
			pr_info("%s: off %lld, size %lld\n", temp_parts->name,
			temp_parts->offset, temp_parts->size);
			base_part  = 1;
		}
		adjust_offset += reserved_part_blk_num * mtd->erasesize
			+fip_part_size;
		/*normal mtd device divide part from here(adjust_offset)*/
		for (i = base_part; i < nr; i++) {
			temp_parts = parts + i;
			if (mtd->size < adjust_offset) {
				pr_info("%s %d error: over the nand size!!!\n",
						__func__, __LINE__);
				return -ENOMEM;
			}
			temp_parts->offset = adjust_offset;
			part_size = temp_parts->size;
			if (i == nr - 1)
				part_size = mtd->size - adjust_offset;
	#ifndef CONFIG_NOT_SKIP_BAD_BLOCK
			offset = 0;
			start_blk = 0;
			part_blk = part_size >> phys_erase_shift;
			do {
				offset = adjust_offset + start_blk *
					mtd->erasesize;
				error = mtd->_block_isbad(mtd, offset);
				if (error) {
					pr_info("%s:%d factory bad addr=%llx\n",
						__func__, __LINE__,
					(uint64_t)(offset >>
						phys_erase_shift));
					if (i != nr - 1) {
						adjust_offset += mtd->erasesize;
						continue;
					}
				}
				start_blk++;
			} while (start_blk < part_blk);
	#endif
			if (temp_parts->name == NULL) {
				temp_parts->name =
					kzalloc(MAX_MTD_PART_NAME_LEN,
						GFP_KERNEL);
				if (!temp_parts->name)
					return -ENOMEM;
				sprintf((char *)temp_parts->name,
					"mtd%d", nr);
			}
			adjust_offset += part_size;
			temp_parts->size = adjust_offset - temp_parts->offset;
		}
	}
	ret = add_mtd_partitions(mtd, parts, nr);
	if (nr == 1)
		kfree(parts);
	return ret;
#else
	return add_mtd_device(mtd);
#endif
}

#ifndef AML_NAND_UBOOT
int nand_idleflag;
/* DEFINE_MUTEX(nand_controller_mutex); */
#define	NAND_CTRL_NONE_RB	(1<<1)
void nand_get_chip(void *chip)
{
	struct aml_nand_chip *aml_chip = (struct aml_nand_chip *)chip;
	struct hw_controller *controller = aml_chip->controller;
	int retry = 0, ret = 0;

	while (1) {
		/* lock controller*/
		/* mutex_lock(&nand_controller_mutex); */
		nand_idleflag = 1;
		if ((aml_chip->options & NAND_CTRL_NONE_RB) == 0) {
			ret = pinctrl_select_state(controller->nand_pinctrl,
				controller->nand_rbstate);
		} else {
			ret = pinctrl_select_state(controller->nand_pinctrl,
				controller->nand_norbstate);
		}
		if (ret < 0)
			pr_info("%s:%d %s can't get pinctrl\n",
				__func__,
				__LINE__,
				dev_name(aml_chip->device));
		else
			break;

		if (retry++ > 10) {
			pr_info("get pin fail over 10 times retry=%d\n",
				retry);
			break;
		}
	}
}

void nand_release_chip(void *chip)
{
	struct aml_nand_chip *aml_chip = (struct aml_nand_chip *)chip;
	struct hw_controller *controller = aml_chip->controller;
	int ret = 0;

	if (nand_idleflag) {
		/* enter standby state. */
		/* controller->enter_standby(controller); */
		/* just enter standby status. */
		NFC_SEND_CMD_STANDBY(controller, 5);/* delay for 5 cycle. */
		ret = pinctrl_select_state(controller->nand_pinctrl,
			controller->nand_idlestate);
		if (ret < 0)
			pr_info("select idle state error\n");
		nand_idleflag = 0;
		/* release controller*/
		/* mutex_unlock(&nand_controller_mutex); */
	}
}
#else
static inline void nand_get_chip(void)
{
	/* pull up enable */
	cpu_id_t cpu_id = get_cpu_id();

	AMLNF_SET_REG_MASK(P_PAD_PULL_UP_EN_REG2, 0x87ff);
	/* pull direction, dqs pull down */
	AMLNF_SET_REG_MASK(P_PAD_PULL_UP_REG2, 0x8700);
	/* switch pinmux */
	if (cpu_id.family_id == MESON_CPU_MAJOR_ID_GXL) {
		AMLNF_CLEAR_REG_MASK(P_PERIPHS_PIN_MUX_7,
			((0x7 << 28) | (0x1FF << 15) | (0xF << 10)));
		AMLNF_SET_REG_MASK(P_PERIPHS_PIN_MUX_7, ((0x1<<31) | 0xff));
	} else if (cpu_id.family_id == MESON_CPU_MAJOR_ID_GXBB) {
		AMLNF_SET_REG_MASK(P_PERIPHS_PIN_MUX_4,
			((0x1<<30) | (0x3ff<<20)));
		AMLNF_CLEAR_REG_MASK(P_PERIPHS_PIN_MUX_0, (0x1 << 19));
		AMLNF_CLEAR_REG_MASK(P_PERIPHS_PIN_MUX_4, (0x3 << 18));
		AMLNF_CLEAR_REG_MASK(P_PERIPHS_PIN_MUX_5, (0xF));
	} else
		pr_info("%s %d: not support cpu type!!!\n",
			__func__, __LINE__);

}

static inline void nand_release_chip(void)
{
	NFC_SEND_CMD_STANDBY(controller, 5);
}
#endif

static void aml_nand_select_chip(struct mtd_info *mtd, int chipnr)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);

	switch (chipnr) {
	case -1:
		nand_release_chip(aml_chip);
			break;
	case 0:
		nand_get_chip(aml_chip);
		aml_chip->aml_nand_select_chip(aml_chip, chipnr);
		break;
	case 1:
	case 2:
	case 3:
		aml_chip->aml_nand_select_chip(aml_chip, chipnr);
		break;

	default:
		/*WARN_ON();*/
		pr_info("%s %d: not support ce num!!!\n",
			__func__, __LINE__);
	}
}

void aml_platform_cmd_ctrl(struct aml_nand_chip *aml_chip,
	int cmd, unsigned int ctrl)
{
	if (cmd == NAND_CMD_NONE)
		return;

	if (ctrl & NAND_CLE)
		cmd = NFC_CMD_CLE(controller->chip_selected, cmd);
	else
		cmd = NFC_CMD_ALE(controller->chip_selected, cmd);

	NFC_SEND_CMD(controller, cmd);
}

int aml_platform_wait_devready(struct aml_nand_chip *aml_chip, int chipnr)
{
	struct nand_chip *chip = &aml_chip->chip;
	struct mtd_info *mtd = aml_chip->mtd;
	unsigned int time_out_cnt = 0;
	int status;

	/* wait until command is processed or timeout occures */
	aml_chip->aml_nand_select_chip(aml_chip, chipnr);

	NFC_SEND_CMD_IDLE(controller, 0);
	NFC_SEND_CMD_IDLE(controller, 0);
	while (NFC_CMDFIFO_SIZE(controller) > 0)
		;

	if (aml_chip->ops_mode & AML_CHIP_NONE_RB) {
		aml_chip->aml_nand_command(aml_chip,
			NAND_CMD_STATUS, -1, -1, chipnr);
		udelay(2);
		NFC_SEND_CMD(controller, controller->chip_selected | IDLE | 0);
		NFC_SEND_CMD(controller, controller->chip_selected | IDLE | 0);
		while (NFC_CMDFIFO_SIZE(controller) > 0)
			;
		do {
			status = (int)chip->read_byte(mtd);
			if (status & NAND_STATUS_READY)
				break;
			udelay(20);
		} while (time_out_cnt++ <= 0x2000); /*10ms max*/

		if (time_out_cnt > 0x2000)
			return 0;
	} else {
		do {
			if (chip->dev_ready(mtd))
				break;
		} while (time_out_cnt++ <= AML_NAND_BUSY_TIMEOUT);

		if (time_out_cnt > AML_NAND_BUSY_TIMEOUT)
			return 0;
	}
	return 1;
}

void aml_nand_cmd_ctrl(struct mtd_info *mtd, int cmd,  unsigned int ctrl)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);

	aml_chip->aml_nand_cmd_ctrl(aml_chip, cmd, ctrl);
}

int aml_nand_wait(struct mtd_info *mtd, struct nand_chip *chip)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);
	int status[MAX_CHIP_NUM] = {0}, i = 0, time_cnt = 0;
	struct aml_nand_platform *plat = aml_chip->platform;
	int read_status = 0;
	/* Apply this short delay always to ensure that we do wait tWB in
	 * any case on any machine.
	 */
	ndelay(100);

	/* SET_CBUS_REG_MASK(PREG_PAD_GPIO3_O, 1 << 11); */
	for (i = 0; i < controller->chip_num; i++) {
		if (aml_chip->valid_chip[i]) {
			/* active ce for operation chip and send cmd */
			aml_chip->aml_nand_select_chip(aml_chip, i);

			NFC_SEND_CMD(controller,
				controller->chip_selected | IDLE | 0);
			NFC_SEND_CMD(controller,
				controller->chip_selected | IDLE | 0);
			while (NFC_CMDFIFO_SIZE(controller) > 0)
				;

			/* if ((state == FL_ERASING) */
			/* && (chip->options & NAND_IS_AND)) */
			/* aml_chip->aml_nand_command(aml_chip, */
			/* NAND_CMD_STATUS_MULTI, -1, -1, i); */
			/* else */
			aml_chip->aml_nand_command(aml_chip,
				NAND_CMD_STATUS, -1, -1, i);

			NFC_SEND_CMD(controller,
				controller->chip_selected | IDLE | 0);
			NFC_SEND_CMD(controller,
				controller->chip_selected | IDLE | 0);
			while (NFC_CMDFIFO_SIZE(controller) > 0)
				;

			time_cnt = 0;
retry_status:
			while (time_cnt++ < 0x40000) {
				if (chip->dev_ready) {
					if (chip->dev_ready(mtd))
						break;
					udelay(2);
				} else {
					/* if(time_cnt == 1) */
					udelay(2);
				if (chip->read_byte(mtd) & NAND_STATUS_READY)
					break;
				/* aml_chip->aml_nand_command(aml_chip,*/
					/* NAND_CMD_STATUS, -1, -1, i); */
				/* udelay(50); */

				}
				/* udelay(200); */
			}
			status[i] = (int)chip->read_byte(mtd);
			if ((read_status++ < 3)
				&& (!(status[i] & NAND_STATUS_READY))) {
				pr_info("after write,read %d status =%d fail\n",
					read_status, status[i]);
				goto retry_status;
			}
			status[0] |= status[i];
		}
	}
	if (!strncmp((char *)plat->name,
		NAND_BOOT_NAME, strlen((const char *)NAND_BOOT_NAME)))
		status[0] = 0xe0;

	return status[0];
}

void aml_nand_base_command(struct aml_nand_chip *aml_chip,
	unsigned int command, int column, int page_addr, int chipnr)
{
	struct nand_chip *chip = &aml_chip->chip;
	struct mtd_info *mtd = aml_chip->mtd;
	unsigned int command_temp;
	uint32_t pages_per_blk_shift, plane_page_addr = 0, plane_blk_addr = 0;
	uint32_t rst_sts_cnt = CONFIG_SYS_NAND_RESET_CNT;
	struct new_tech_nand_t *new_nand_info = &aml_chip->new_nand_info;
	struct aml_nand_dynamic_read *nand_dynamic_read;

	nand_dynamic_read = &new_nand_info->dynamic_read_info;

	pages_per_blk_shift = (chip->phys_erase_shift - chip->page_shift);

	if (page_addr != -1) {
		page_addr /= aml_chip->plane_num;
		plane_page_addr = (page_addr & ((1 << pages_per_blk_shift)-1));
		plane_blk_addr = (page_addr >> pages_per_blk_shift);
		plane_blk_addr = (plane_blk_addr << 1);
	}

	if (aml_chip->plane_num == 2) {
		switch (command) {
		case NAND_CMD_READ0:
			if ((aml_chip->mfr_type == NAND_MFR_MICRON)
			|| (aml_chip->mfr_type == NAND_MFR_INTEL))
				command_temp = command;
			else {
				command_temp =
				NAND_CMD_TWOPLANE_PREVIOS_READ;
				column = -1;
			}
			plane_page_addr |=
			(plane_blk_addr << pages_per_blk_shift);
			break;

		case NAND_CMD_TWOPLANE_READ1:
			command_temp = NAND_CMD_READ0;
			if ((aml_chip->mfr_type == NAND_MFR_MICRON)
			|| (aml_chip->mfr_type == NAND_MFR_INTEL))
				/*plane_page_addr |=
				 *	((plane_blk_addr + 1) << 8);
				 */
				return;
			plane_page_addr |=
				(plane_blk_addr << pages_per_blk_shift);
			break;

		case NAND_CMD_TWOPLANE_READ2:
			if ((aml_chip->mfr_type == NAND_MFR_MICRON)
			|| (aml_chip->mfr_type == NAND_MFR_INTEL))
				command_temp =
					NAND_CMD_PLANE2_READ_START;
			else
				command_temp = NAND_CMD_READ0;
			plane_page_addr |=
			((plane_blk_addr + 1) << pages_per_blk_shift);
			break;

		case NAND_CMD_SEQIN:
			command_temp = command;
			plane_page_addr |=
			(plane_blk_addr << pages_per_blk_shift);
			break;

		case NAND_CMD_TWOPLANE_WRITE2:
			if ((aml_chip->mfr_type == NAND_MFR_HYNIX)
			|| (aml_chip->mfr_type == NAND_MFR_SAMSUNG))
				command_temp = command;
			else
				command_temp =
					NAND_CMD_TWOPLANE_WRITE2_MICRO;
			plane_page_addr |=
			((plane_blk_addr + 1) << pages_per_blk_shift);
			break;

		case NAND_CMD_ERASE1:
			command_temp = command;
			plane_page_addr |=
			(plane_blk_addr << pages_per_blk_shift);
			break;

		case NAND_CMD_MULTI_CHIP_STATUS:
			command_temp = command;
			plane_page_addr |=
			(plane_blk_addr << pages_per_blk_shift);
			break;

		default:
			command_temp = command;
			break;

		}
		chip->cmd_ctrl(mtd,
			command_temp & 0xff,
			NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);

		/*
		 *if ((command_temp == NAND_CMD_SEQIN)
		 *|| (command_temp == NAND_CMD_TWOPLANE_WRITE2)
		 *|| (command_temp == NAND_CMD_READ0))
		 *	pr_info("plane_page_addr:%x plane_blk_addr:%x cmd:%x\n",
		 *		plane_page_addr, plane_blk_addr, command);
		 */

		if (column != -1 || page_addr != -1) {
			int ctrl = NAND_CTRL_CHANGE | NAND_NCE | NAND_ALE;
			/* Serially input address */
			if (column != -1) {
				/* Adjust columns for 16 bit buswidth */
				if (chip->options & NAND_BUSWIDTH_16 &&
					!nand_opcode_8bits(command))
					column >>= 1;
				chip->cmd_ctrl(mtd, column, ctrl);
				ctrl &= ~NAND_CTRL_CHANGE;
				if (!nand_opcode_8bits(command))
					chip->cmd_ctrl(mtd, column >> 8, ctrl);
			}
			if (page_addr != -1) {
				chip->cmd_ctrl(mtd, plane_page_addr, ctrl);
				chip->cmd_ctrl(mtd,
				plane_page_addr >> 8, NAND_NCE | NAND_ALE);
				/* One more address cycle for devices > 128MiB*/
				if (chip->chipsize > (128 << 20))
					chip->cmd_ctrl(mtd,
				plane_page_addr >> 16, NAND_NCE | NAND_ALE);
			}
		}

		switch (command) {
		case NAND_CMD_READ0:
			plane_page_addr =
				page_addr % (1 << pages_per_blk_shift);

			if ((aml_chip->mfr_type == NAND_MFR_MICRON)
			|| (aml_chip->mfr_type == NAND_MFR_INTEL)) {
				plane_page_addr |=
			((plane_blk_addr + 1) << pages_per_blk_shift);
				command_temp = command;
				chip->cmd_ctrl(mtd, 0x32,
				NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
		aml_chip->aml_nand_wait_devready(aml_chip, chipnr);
				chip->cmd_ctrl(mtd,
				command_temp & 0xff,
				NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
			} else {
				command_temp =
				NAND_CMD_TWOPLANE_PREVIOS_READ;
				column = -1;
				plane_page_addr |=
			((plane_blk_addr + 1) << pages_per_blk_shift);
				chip->cmd_ctrl(mtd,
				command_temp & 0xff,
				NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
			}

			break;

		case NAND_CMD_TWOPLANE_READ1:
			if ((aml_chip->mfr_type == NAND_MFR_MICRON)
			|| (aml_chip->mfr_type == NAND_MFR_INTEL)) {
				page_addr = -1;
				column = -1;
			} else {
				command_temp = NAND_CMD_RNDOUT;
				page_addr = -1;
				chip->cmd_ctrl(mtd,
				command_temp & 0xff,
				NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
			}
			break;

		case NAND_CMD_TWOPLANE_READ2:
			if ((aml_chip->mfr_type == NAND_MFR_MICRON)
			|| (aml_chip->mfr_type == NAND_MFR_INTEL)) {
				page_addr = -1;
				column = -1;
			} else {
				command_temp = NAND_CMD_RNDOUT;
				page_addr = -1;
				chip->cmd_ctrl(mtd,
				command_temp & 0xff,
				NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
			}
			break;

		case NAND_CMD_ERASE1:
			if ((aml_chip->mfr_type == NAND_MFR_MICRON)
			|| (aml_chip->mfr_type == NAND_MFR_INTEL)) {
				command_temp = NAND_CMD_ERASE1_END;
				chip->cmd_ctrl(mtd,
				command_temp & 0xff,
				NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
			aml_chip->aml_nand_wait_devready(aml_chip,
				chipnr);
			}

			command_temp = command;
			chip->cmd_ctrl(mtd,
				command_temp & 0xff,
				NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
			plane_page_addr =
				page_addr % (1 << pages_per_blk_shift);
			plane_page_addr |=
			((plane_blk_addr + 1) << pages_per_blk_shift);
			break;

		default:
			column = -1;
			page_addr = -1;
			break;
		}

		if (column != -1 || page_addr != -1) {
			int ctrl = NAND_CTRL_CHANGE | NAND_NCE | NAND_ALE;

			/* Serially input address */
			if (column != -1) {
				/* Adjust columns for 16 bit buswidth */
				if (chip->options & NAND_BUSWIDTH_16 &&
					!nand_opcode_8bits(command))
					column >>= 1;
				chip->cmd_ctrl(mtd, column, ctrl);
				ctrl &= ~NAND_CTRL_CHANGE;
				if (!nand_opcode_8bits(command))
					chip->cmd_ctrl(mtd, column >> 8, ctrl);
			}
			if (page_addr != -1) {
				/* plane_page_addr |= */
				/* (1 << (pages_per_blk_shift + 1)); */
				/* BUG_ON((plane_page_addr & 0x7FF) == 0); */

				chip->cmd_ctrl(mtd, plane_page_addr, ctrl);
				chip->cmd_ctrl(mtd, plane_page_addr >> 8,
					NAND_NCE | NAND_ALE);
				/* One more address cycle for devices > 128MiB*/
				if (chip->chipsize > (128 << 20))
					chip->cmd_ctrl(mtd,
				plane_page_addr >> 16, NAND_NCE | NAND_ALE);
			}
		}

		if ((command == NAND_CMD_RNDOUT)
		|| (command == NAND_CMD_TWOPLANE_READ2))
			chip->cmd_ctrl(mtd,
				NAND_CMD_RNDOUTSTART,
				NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
		else if (command == NAND_CMD_TWOPLANE_READ1)
			chip->cmd_ctrl(mtd,
				NAND_CMD_RNDOUTSTART,
				NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);

		else if (command == NAND_CMD_READ0)
			chip->cmd_ctrl(mtd,
				NAND_CMD_READSTART,
				NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);

		chip->cmd_ctrl(mtd, NAND_CMD_NONE, NAND_NCE | NAND_CTRL_CHANGE);
	} else {
		if (aml_chip->support_new_nand == 1) {
			if ((nand_dynamic_read->slc_flag == 1)
			&& (new_nand_info->type == SANDISK_19NM)
			&& ((command == NAND_CMD_ERASE1)
			|| (command == NAND_CMD_READ0)
			|| (command == NAND_CMD_SEQIN))) {
				chip->cmd_ctrl(mtd,
					NAND_CMD_SANDISK_SLC & 0xff,
					NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
				udelay(2);
			}
		}
		chip->cmd_ctrl(mtd,
			command & 0xff,
			NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);

		if (column != -1 || page_addr != -1) {
			int ctrl = NAND_CTRL_CHANGE | NAND_NCE | NAND_ALE;

			/* Serially input address */
			if (column != -1) {
				/* Adjust columns for 16 bit buswidth */
				if (chip->options & NAND_BUSWIDTH_16 &&
					!nand_opcode_8bits(command))
					column >>= 1;
				chip->cmd_ctrl(mtd, column, ctrl);
				ctrl &= ~NAND_CTRL_CHANGE;
				if (!nand_opcode_8bits(command))
					chip->cmd_ctrl(mtd, column >> 8, ctrl);
			}
			if (page_addr != -1) {

				chip->cmd_ctrl(mtd, page_addr, ctrl);
				chip->cmd_ctrl(mtd, page_addr >> 8,
					NAND_NCE | NAND_ALE);
				/* One more address cycle for devices > 128MiB*/
				if (chip->chipsize > (128 << 20))
					chip->cmd_ctrl(mtd,
					page_addr >> 16, NAND_NCE | NAND_ALE);
			}
		}
		if (command == NAND_CMD_RNDOUT)
			chip->cmd_ctrl(mtd,
				NAND_CMD_RNDOUTSTART,
				NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
		else if (command == NAND_CMD_READ0)
			chip->cmd_ctrl(mtd,
				NAND_CMD_READSTART,
				NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);

		chip->cmd_ctrl(mtd, NAND_CMD_NONE, NAND_NCE | NAND_CTRL_CHANGE);
	}

	/*
	 * program and erase have their own busy handlers
	 * status, sequential in, and deplete1 need no delay
	 */
	switch (command) {

	case NAND_CMD_CACHEDPROG:
	case NAND_CMD_PAGEPROG:
	case NAND_CMD_ERASE1:
	case NAND_CMD_ERASE2:
	case NAND_CMD_SEQIN:
	case NAND_CMD_RNDIN:
	case NAND_CMD_STATUS:
	/* case NAND_CMD_DEPLETE1: */
		return;

	/*
	 * read error status commands require only a short delay
	 */
	/*
	 *case NAND_CMD_STATUS_ERROR:
	 *case NAND_CMD_STATUS_ERROR0:
	 *case NAND_CMD_STATUS_ERROR1:
	 *case NAND_CMD_STATUS_ERROR2:
	 *case NAND_CMD_STATUS_ERROR3:
	 *	udelay(chip->chip_delay);
	 *	return;
	 */
	case NAND_CMD_RESET:
		if (!aml_chip->aml_nand_wait_devready(aml_chip, chipnr))
			pr_info("couldn`t found selected chip: %d ready\n",
				chipnr);
		if (chip->dev_ready)
			break;
		udelay(chip->chip_delay);
		chip->cmd_ctrl(mtd,
			NAND_CMD_STATUS,
			NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
		chip->cmd_ctrl(mtd,
			NAND_CMD_NONE, NAND_NCE | NAND_CTRL_CHANGE);
		while (!(chip->read_byte(mtd) & NAND_STATUS_READY) &&
			(rst_sts_cnt--))
			;
		return;

	default:
		/*
		 * If we don't have access to the busy pin, we apply the given
		 * command delay
		 */
		break;
	}

	/* Apply this short delay always to ensure that we do wait tWB in
	 * any case on any machine.
	 */
	ndelay(100);
}

void aml_nand_command(struct mtd_info *mtd,
	unsigned int command, int column, int page_addr)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);
	struct nand_chip *chip = &aml_chip->chip;
	int i = 0, valid_page_num = 1;/* , internal_chip; */

	if (page_addr != -1) {
		valid_page_num = (mtd->writesize >> chip->page_shift);
		valid_page_num /= aml_chip->plane_num;
		aml_chip->page_addr = page_addr / valid_page_num;
	if (unlikely(aml_chip->page_addr >= aml_chip->internal_page_nums)) {
		/* internal_chip = */
		/* aml_chip->page_addr / aml_chip->internal_page_nums; */
		aml_chip->page_addr -= aml_chip->internal_page_nums;
		aml_chip->page_addr |=
		(1 << aml_chip->internal_chip_shift)*aml_chip->internal_chipnr;
	}
	} else
		aml_chip->page_addr = page_addr;

	/* Emulate NAND_CMD_READOOB */
	if (command == NAND_CMD_READOOB) {
		command = NAND_CMD_READ0;
		aml_chip->aml_nand_wait_devready(aml_chip, 0);
		aml_chip->aml_nand_command(aml_chip, command,
			column, aml_chip->page_addr, 0);
		return;
	}
	if (command == NAND_CMD_PAGEPROG)
		return;

	/*
	 *if (command == NAND_CMD_SEQIN) {
	 *	aml_chip->aml_nand_select_chip(aml_chip, 0);
	 *	aml_chip->aml_nand_command(aml_chip,
	 *		command, column, page_addr, 0);
	 *	return;
	 *}
	 */

	for (i = 0; i < controller->chip_num; i++) {
		if (aml_chip->valid_chip[i]) {
			/* active ce for operation chip and send cmd */
			aml_chip->aml_nand_wait_devready(aml_chip, i);
			aml_chip->aml_nand_command(aml_chip,
				command, column, aml_chip->page_addr, i);
		}
	}
}


int aml_nand_erase_cmd(struct mtd_info *mtd, int page)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);
	struct nand_chip *chip = mtd->priv;
	unsigned int pages_per_blk_shift;
	u32 vt_page_num, internal_chipnr = 1, page_addr, valid_page_num;
	unsigned int i = 0, j = 0;
	unsigned int block_addr;

	pages_per_blk_shift = (chip->phys_erase_shift - chip->page_shift);

	vt_page_num = (mtd->writesize / (1 << chip->page_shift));
	vt_page_num *= (1 << pages_per_blk_shift);
	if (page % vt_page_num)
		return 0;

	/* Send commands to erase a block */
	valid_page_num = (mtd->writesize >> chip->page_shift);

	block_addr = ((page / valid_page_num) >> pages_per_blk_shift);

	if (aml_nand_rsv_erase_protect(mtd, block_addr) == -1)
		return -EPERM;

	valid_page_num /= aml_chip->plane_num;

	aml_chip->page_addr = page / valid_page_num;
	if (unlikely(aml_chip->page_addr >= aml_chip->internal_page_nums)) {
		/* internal_chipnr = */
		/* aml_chip->page_addr / aml_chip->internal_page_nums; */
		aml_chip->page_addr -= aml_chip->internal_page_nums;
		aml_chip->page_addr |=
		(1 << aml_chip->internal_chip_shift)*aml_chip->internal_chipnr;
	}

	if (unlikely(aml_chip->ops_mode & AML_INTERLEAVING_MODE))
		internal_chipnr = aml_chip->internal_chipnr;
	else
		internal_chipnr = 1;

	for (i = 0; i < controller->chip_num; i++) {
		if (aml_chip->valid_chip[i]) {
			aml_chip->aml_nand_select_chip(aml_chip, i);
			page_addr = aml_chip->page_addr;
			for (j = 0; j < internal_chipnr; j++) {
				if (j > 0) {
					page_addr = aml_chip->page_addr;
					page_addr |=
					(1 << aml_chip->internal_chip_shift)*j;
				}
				aml_chip->aml_nand_command(aml_chip,
					NAND_CMD_ERASE1, -1, page_addr, i);
				aml_chip->aml_nand_command(aml_chip,
					NAND_CMD_ERASE2, -1, -1, i);
			}
		}
	}
	return 0;
}

void aml_nand_dma_read_buf(struct mtd_info *mtd, uint8_t *buf, int len)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);

	aml_chip->aml_nand_dma_read(aml_chip, buf, len, 0);
}

void aml_nand_dma_write_buf(struct mtd_info *mtd, const uint8_t *buf, int len)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);

	aml_chip->aml_nand_dma_write(aml_chip, (unsigned char *)buf, len, 0);
}

int aml_nand_read_page_raw(struct mtd_info *mtd, struct nand_chip *chip,
	uint8_t *buf, int oob_required, int page)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);
	unsigned int nand_page_size = aml_chip->page_size;
	unsigned int nand_oob_size = aml_chip->oob_size;
	uint8_t *oob_buf = chip->oob_poi;
	int i, error = 0, j = 0, page_addr, internal_chipnr = 1;

	if (aml_chip->ops_mode & AML_INTERLEAVING_MODE)
		internal_chipnr = aml_chip->internal_chipnr;

	for (i = 0; i < controller->chip_num; i++) {
		if (aml_chip->valid_chip[i]) {
			page_addr = aml_chip->page_addr;
			for (j = 0; j < internal_chipnr; j++) {
				if (j > 0) {
					page_addr = aml_chip->page_addr;
					page_addr |=
				(1 << aml_chip->internal_chip_shift) * j;
					aml_chip->aml_nand_select_chip(aml_chip,
						i);
					aml_chip->aml_nand_command(aml_chip,
					NAND_CMD_READ0, 0, page_addr, i);
				}

				if (!aml_chip->aml_nand_wait_devready(aml_chip,
					i)) {
					pr_info("not found sel chip:%d\n", i);
					error = -EBUSY;
					goto exit;
				}

				if (aml_chip->ops_mode & AML_CHIP_NONE_RB)
					chip->cmd_ctrl(mtd,
					NAND_CMD_READ0 & 0xff,
					NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
				if (aml_chip->plane_num == 2) {
					aml_chip->aml_nand_command(aml_chip,
						NAND_CMD_TWOPLANE_READ1,
						0x00, page_addr, i);
					chip->read_buf(mtd,
						aml_chip->aml_nand_data_buf,
						(nand_page_size+nand_oob_size));
					memcpy(buf, aml_chip->aml_nand_data_buf,
						(nand_page_size+nand_oob_size));
					memcpy(oob_buf,
				aml_chip->aml_nand_data_buf + nand_page_size,
					nand_oob_size);

					oob_buf += nand_oob_size;
					buf += (nand_page_size + nand_oob_size);

					aml_chip->aml_nand_command(aml_chip,
						NAND_CMD_TWOPLANE_READ2,
						0x00, page_addr, i);
					chip->read_buf(mtd,
						aml_chip->aml_nand_data_buf,
						nand_page_size + nand_oob_size);
					memcpy(buf, aml_chip->aml_nand_data_buf,
						nand_page_size + nand_oob_size);
					memcpy(oob_buf,
				aml_chip->aml_nand_data_buf + nand_page_size,
						nand_oob_size);

					oob_buf += nand_oob_size;
					buf += (nand_page_size + nand_oob_size);
				} else if (aml_chip->plane_num == 1) {
					chip->read_buf(mtd,
						aml_chip->aml_nand_data_buf,
						nand_page_size + nand_oob_size);
					memcpy(buf, aml_chip->aml_nand_data_buf,
						nand_page_size);
					memcpy(oob_buf,
				aml_chip->aml_nand_data_buf + nand_page_size,
						nand_oob_size);
					oob_buf += nand_oob_size;
					buf += nand_page_size;
				} else {
					error = -ENODEV;
					goto exit;
				}
			}
		}
	}

exit:
	return error;
}

int aml_nand_write_page_raw(struct mtd_info *mtd,
	struct nand_chip *chip, const uint8_t *buf, int oob_required, int page)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);
	unsigned int nand_page_size = aml_chip->page_size;
	unsigned int nand_oob_size = aml_chip->oob_size;
	uint8_t *oob_buf = chip->oob_poi;
	int i, error = 0, j = 0, page_addr, internal_chipnr = 1;

	if (aml_chip->ops_mode & AML_INTERLEAVING_MODE)
		internal_chipnr = aml_chip->internal_chipnr;

	for (i = 0; i < controller->chip_num; i++) {
		if (aml_chip->valid_chip[i]) {
			aml_chip->aml_nand_select_chip(aml_chip, i);
			page_addr = aml_chip->page_addr;
		for (j = 0; j < internal_chipnr; j++) {
			if (j > 0) {
				page_addr = aml_chip->page_addr;
				page_addr |=
				(1 << aml_chip->internal_chip_shift) * j;
				aml_chip->aml_nand_command(aml_chip,
				NAND_CMD_SEQIN, 0, page_addr, i);
			}

			if (aml_chip->plane_num == 2) {
				memcpy(aml_chip->aml_nand_data_buf,
					buf, nand_page_size);
		memcpy(aml_chip->aml_nand_data_buf + nand_page_size,
			oob_buf, nand_oob_size);
				chip->write_buf(mtd,
					aml_chip->aml_nand_data_buf,
					nand_page_size + nand_oob_size);
				aml_chip->aml_nand_command(aml_chip,
				NAND_CMD_DUMMY_PROGRAM, -1, -1, i);

				oob_buf += nand_oob_size;
				buf += nand_page_size;

		if (!aml_chip->aml_nand_wait_devready(aml_chip, i)) {
			pr_info("didn't found selected chip:%d ready\n",
				i);
			error = -EBUSY;
			goto exit;
		}

		memcpy(aml_chip->aml_nand_data_buf,
			buf, nand_page_size);
		memcpy(aml_chip->aml_nand_data_buf + nand_page_size,
			oob_buf, nand_oob_size);
		aml_chip->aml_nand_command(aml_chip,
			NAND_CMD_TWOPLANE_WRITE2, 0x00, page_addr, i);
		chip->write_buf(mtd, aml_chip->aml_nand_data_buf,
			(nand_page_size + nand_oob_size));
		aml_chip->aml_nand_command(aml_chip,
			NAND_CMD_PAGEPROG, -1, -1, i);

				oob_buf += nand_oob_size;
				buf += nand_page_size;
			} else if (aml_chip->plane_num == 1) {
				memcpy(aml_chip->aml_nand_data_buf,
					buf, nand_page_size);
			memcpy(aml_chip->aml_nand_data_buf + nand_page_size,
				oob_buf, nand_oob_size);
			chip->write_buf(mtd,
				aml_chip->aml_nand_data_buf,
				nand_page_size + nand_oob_size);
			/*if (chip->cmdfunc)*/
			aml_chip->aml_nand_command(aml_chip,
				NAND_CMD_PAGEPROG,
				-1, -1, i);

				oob_buf += nand_oob_size;
				buf += nand_page_size;
			} else {
				error = -ENODEV;
				goto exit;
			}
		}
		}
	}
exit:
	return error;
}

int aml_nand_read_page_hwecc(struct mtd_info *mtd,
	struct nand_chip *chip, uint8_t *buf, int oob_required, int page)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);
	uint8_t *oob_buf = chip->oob_poi;
	unsigned int nand_page_size = (1 << chip->page_shift);
	unsigned int pages_per_blk_shift;
	int user_byte_num;
	int error = 0, i = 0, stat = 0, j = 0, page_addr, internal_chipnr = 1;
	int ran_mode = aml_chip->ran_mode;

	struct new_tech_nand_t *new_nand_info = &aml_chip->new_nand_info;
	struct aml_nand_dynamic_read *nand_dynamic_read;
	int page_temp, pages_per_blk, readretry_failed_cnt = 0;
	int retry_cnt = new_nand_info->read_rety_info.retry_cnt;

	nand_dynamic_read = &new_nand_info->dynamic_read_info;

	pages_per_blk_shift = (chip->phys_erase_shift - chip->page_shift);
	user_byte_num = (((nand_page_size + chip->ecc.size - 1)/chip->ecc.size)
		* aml_chip->user_byte_mode);

	pages_per_blk = (1<<(chip->phys_erase_shift-chip->page_shift));
	if (aml_chip->support_new_nand == 1) {
		readretry_failed_cnt = 0;
		if ((new_nand_info->type == HYNIX_20NM_8GB)
			|| (new_nand_info->type == HYNIX_20NM_4GB)
			|| (new_nand_info->type == HYNIX_1YNM_8GB))
			retry_cnt = retry_cnt * retry_cnt;
	}

	if (aml_chip->ops_mode & AML_INTERLEAVING_MODE)
		internal_chipnr = aml_chip->internal_chipnr;

	if (nand_page_size > chip->ecc.steps * chip->ecc.size) {
		nand_page_size = chip->ecc.steps * chip->ecc.size;
		user_byte_num = chip->ecc.steps;
	}

	for (i = 0; i < controller->chip_num; i++) {
		if (aml_chip->valid_chip[i]) {
			readretry_failed_cnt = 0;
read_retry:
		page_addr = aml_chip->page_addr;
		for (j = 0; j < internal_chipnr; j++) {
			if (j > 0) {
				page_addr = aml_chip->page_addr;
			page_addr |= (1 << aml_chip->internal_chip_shift) * j;
			aml_chip->aml_nand_select_chip(aml_chip, i);
			aml_chip->aml_nand_command(aml_chip, NAND_CMD_READ0,
				0, page_addr, i);
			}
		if (!aml_chip->aml_nand_wait_devready(aml_chip, i)) {
			pr_info("couldn`t found selected chip%d ready\n",
				i);
			mdelay(50);
			if (!aml_chip->aml_nand_wait_devready(aml_chip, i)) {
				pr_info("npt found chip%d ready again\n", i);
				mdelay(100);
				error = -EBUSY;
				goto exit;
			}
		}
		if (aml_chip->ops_mode & AML_CHIP_NONE_RB)
			chip->cmd_ctrl(mtd, NAND_CMD_READ0 & 0xff,
				NAND_NCE | NAND_CLE | NAND_CTRL_CHANGE);
		if (aml_chip->plane_num == 2) {
			aml_chip->aml_nand_command(aml_chip,
				NAND_CMD_TWOPLANE_READ1, 0x00, page_addr, i);
dma_retry_plane0:
			error = aml_chip->aml_nand_dma_read(aml_chip,
				buf, nand_page_size, aml_chip->bch_mode);
			if (error)
				goto exit;

			aml_chip->aml_nand_get_user_byte(aml_chip,
				oob_buf, user_byte_num);
			stat = aml_chip->aml_nand_hwecc_correct(aml_chip,
				buf, nand_page_size, oob_buf);
	if (stat < 0) {
		if (aml_chip->ran_mode
			&& (aml_chip->zero_cnt <  aml_chip->ecc_max)) {
			memset(buf, 0xff, nand_page_size);
			memset(oob_buf, 0xff, user_byte_num);
			goto plane0_ff;
		}

		if (ran_mode && aml_chip->ran_mode) {
			aml_chip->ran_mode = 0;
			ndelay(300);
			aml_chip->aml_nand_command(aml_chip,
			NAND_CMD_RNDOUT, 0, -1, i);
			ndelay(500);
			goto dma_retry_plane0;
		}
		memset(buf, 0xff, nand_page_size);
		memset(oob_buf, 0xff, user_byte_num);

		mtd->ecc_stats.failed++;
		pr_info("read ecc pl0 failed at page%d chip%d\n", page_addr, i);
	} else {
		if (aml_chip->ecc_cnt_cur > aml_chip->ecc_cnt_limit) {
			pr_info("%s %d ", __func__, __LINE__);
			pr_info("uncorrect ecnt:%d limit:%d pg:%d blk:%d c%d\n",
				aml_chip->ecc_cnt_cur, aml_chip->ecc_cnt_limit,
				page_addr, page_addr >> pages_per_blk_shift, i);
			mtd->ecc_stats.corrected++;
		}
		mtd->ecc_stats.corrected += stat;
	}
plane0_ff:
			aml_chip->ran_mode = ran_mode;
			oob_buf += user_byte_num;
			buf += nand_page_size;

			aml_chip->aml_nand_command(aml_chip,
				NAND_CMD_TWOPLANE_READ2, 0x00, page_addr, i);
dma_retry_plane1:
			error = aml_chip->aml_nand_dma_read(aml_chip,
				buf, nand_page_size, aml_chip->bch_mode);
			if (error)
				goto exit;

			aml_chip->aml_nand_get_user_byte(aml_chip,
					oob_buf, user_byte_num);
			stat = aml_chip->aml_nand_hwecc_correct(aml_chip,
					buf, nand_page_size, oob_buf);
	if (stat < 0) {
		if (aml_chip->ran_mode
		&& (aml_chip->zero_cnt <  aml_chip->ecc_max)) {
			memset(buf, 0xff, nand_page_size);
			memset(oob_buf, 0xff, user_byte_num);
			oob_buf += user_byte_num;
			buf += nand_page_size;
			continue;
		}

		if (ran_mode && aml_chip->ran_mode) {
			aml_chip->ran_mode = 0;
			ndelay(300);
			aml_chip->aml_nand_command(aml_chip,
				NAND_CMD_RNDOUT, 0, -1, i);
			ndelay(500);
			goto dma_retry_plane1;
		}
		memset(buf, 0xff, nand_page_size);
		memset(oob_buf, 0xff, user_byte_num);

		mtd->ecc_stats.failed++;
		pr_info("read ecc pl1 failed at page%d chip%d\n",
			page_addr, i);
	} else {
		if (aml_chip->ecc_cnt_cur > aml_chip->ecc_cnt_limit) {
			pr_info("%s %d ", __func__, __LINE__);
			pr_info("uncorrect ecnt:%d limit:%d pg:%d blk:%d c%d\n",
				aml_chip->ecc_cnt_cur, aml_chip->ecc_cnt_limit,
				page_addr, page_addr >> pages_per_blk_shift, i);
				mtd->ecc_stats.corrected++;
		}
		mtd->ecc_stats.corrected += stat;
	}
			aml_chip->ran_mode = ran_mode;
			oob_buf += user_byte_num;
			buf += nand_page_size;

		} else if (aml_chip->plane_num == 1) {
			error = aml_chip->aml_nand_dma_read(aml_chip,
				buf, nand_page_size, aml_chip->bch_mode);
			if (error)
				goto exit;

			aml_chip->aml_nand_get_user_byte(aml_chip,
				oob_buf, user_byte_num);
			stat = aml_chip->aml_nand_hwecc_correct(aml_chip,
				buf, nand_page_size, oob_buf);
			if (stat < 0) {
				if (aml_chip->ran_mode
				&& (aml_chip->zero_cnt <  aml_chip->ecc_max)) {
					memset(buf, 0xff, nand_page_size);
					memset(oob_buf, 0xff, user_byte_num);
					oob_buf += user_byte_num;
					buf += nand_page_size;
					continue;
				}

	if (aml_chip->support_new_nand == 1) {
		if (new_nand_info->type == SANDISK_19NM) {
			page_temp =  page_addr -
			pages_per_blk * (page_addr >> pages_per_blk_shift);
		if (((page_temp % 2 == 0) && (page_temp != 0))
			|| (page_temp == (pages_per_blk - 1))) {
			if (readretry_failed_cnt++ < DYNAMIC_CNT_UPPER) {
				pr_info("read ecc fail ");
				pr_info("pg:%d blk %d c%d, retrycnt:%d\n",
					page_addr,
					(page_addr >> pages_per_blk_shift),
					i, readretry_failed_cnt);
				nand_dynamic_read->dynamic_read_handle(mtd,
					page_temp, i);
				aml_chip->aml_nand_command(aml_chip,
					NAND_CMD_READ0, 0, page_addr, i);
				goto read_retry;
			}
		} else {
			if (readretry_failed_cnt++ < DYNAMIC_CNT_LOWER) {
				pr_info("read ecc fail ");
				pr_info("pg:%d blk %d c%d,retrycnt:%d\n",
					page_addr,
					(page_addr >> pages_per_blk_shift),
					i, readretry_failed_cnt);
				nand_dynamic_read->dynamic_read_handle(mtd,
					page_temp, i);
				aml_chip->aml_nand_command(aml_chip,
					NAND_CMD_READ0, 0, page_addr, i);
				goto read_retry;
			}
		}
		} else if (new_nand_info->type) {
			if (readretry_failed_cnt++ < retry_cnt) {
				pr_info("read ecc fail ");
				pr_info("pg:%d blk %d c%d, retrycnt:%d\n",
				page_addr, (page_addr >> pages_per_blk_shift),
				i, readretry_failed_cnt);
			new_nand_info->read_rety_info.read_retry_handle(mtd, i);
				aml_chip->aml_nand_command(aml_chip,
					NAND_CMD_READ0, 0, page_addr, i);
				goto read_retry;
			}
		}
	}
				/* memset(buf, 0xff, nand_page_size); */
				memset(oob_buf, 0x22, user_byte_num);
				pr_info("%s %d read ecc failed here at",
					__func__, __LINE__);
				pr_info("page:%d, blk:%d chip[%d]\n",
					page_addr,
					(page_addr >> pages_per_blk_shift),
					i);
				mtd->ecc_stats.failed++;
			if (aml_chip->support_new_nand == 1) {
				if ((new_nand_info->type)
					&& (new_nand_info->type < 10)) {
					aml_chip->aml_nand_command(aml_chip,
						NAND_CMD_RESET, -1, -1, i);
			if (!aml_chip->aml_nand_wait_devready(aml_chip, i)) {
				pr_info("didn't found selected chip%d ready\n",
					i);
				error = -EBUSY;
				goto exit;
			}
				}
			}
			} else {
				aml_chip->ran_mode = ran_mode;
	if (aml_chip->support_new_nand == 1) {
		if (new_nand_info->type == SANDISK_19NM) {
			page_temp =
			page_addr >> pages_per_blk_shift;
		page_temp = pages_per_blk * page_temp;
		page_temp = page_addr - page_temp;
		if (((page_temp % 2 == 0)
		&& (page_temp != 0))
		|| (page_temp == (pages_per_blk - 1))) {
			if (readretry_failed_cnt > DYNAMIC_CNT_UPPER - 2) {
				pr_info("%s %d uncorrected ",
					__func__, __LINE__);
			pr_info("ecnt:%d limit:%d pg:%d blk:%d c%d recnt:%d\n",
				aml_chip->ecc_cnt_cur,
				aml_chip->ecc_cnt_limit,
				page_addr,
				page_addr >> pages_per_blk_shift,
				i, readretry_failed_cnt);
				mtd->ecc_stats.corrected++;
			}
		} else {
			if (readretry_failed_cnt > DYNAMIC_CNT_LOWER - 2) {
				pr_info("%s %d uncorrected ",
					__func__, __LINE__);
			pr_info("ecnt:%d limit:%d pg:%d blk:%d c%d, recnt:%d\n",
				aml_chip->ecc_cnt_cur,
				aml_chip->ecc_cnt_limit,
				page_addr,
				page_addr >> pages_per_blk_shift,
				i, readretry_failed_cnt);
				mtd->ecc_stats.corrected++;
			}
		}
		} else if (new_nand_info->type) {
			if (readretry_failed_cnt > (retry_cnt-2)) {
				pr_info("%s %d uncorrected ",
					__func__, __LINE__);
		pr_info("ecnt:%d limit:%d page:%d blk:%d ce%d, retrycnt:%d\n",
				aml_chip->ecc_cnt_cur,
				aml_chip->ecc_cnt_limit,
				page_addr,
				page_addr >> pages_per_blk_shift, i,
				readretry_failed_cnt);
				mtd->ecc_stats.corrected++;
			}
		}
	}
				mtd->ecc_stats.corrected += stat;
			}
if (aml_chip->support_new_nand == 1) {
	if (readretry_failed_cnt) {
		if ((new_nand_info->type == SANDISK_19NM)
			&& nand_dynamic_read->dynamic_read_exit)
			nand_dynamic_read->dynamic_read_exit(mtd, i);
		else if ((new_nand_info->type)
			&& (new_nand_info->read_rety_info.read_retry_exit))
			new_nand_info->read_rety_info.read_retry_exit(mtd, i);
	}
}
			oob_buf += user_byte_num;
			buf += nand_page_size;
		} else {
			error = -ENODEV;
			goto exit;
		}
		}
	}
	}
exit:
	return error;
}

int aml_nand_write_page_hwecc(struct mtd_info *mtd,
	struct nand_chip *chip, const uint8_t *buf, int oob_required, int page)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);
	uint8_t *oob_buf = chip->oob_poi;
	unsigned int nand_page_size = (1 << chip->page_shift);
	int user_byte_num, temp_value;
	int error = 0, i = 0, j = 0, page_addr, internal_chipnr = 1;

	temp_value = nand_page_size + chip->ecc.size - 1;
	user_byte_num = (temp_value/chip->ecc.size) * aml_chip->user_byte_mode;

	if (aml_chip->ops_mode & AML_INTERLEAVING_MODE)
		internal_chipnr = aml_chip->internal_chipnr;

	memset(oob_buf + mtd->oobavail,
		0xa5, user_byte_num * (mtd->writesize / nand_page_size));

	for (i = 0; i < controller->chip_num; i++) {
		if (aml_chip->valid_chip[i]) {
			page_addr = aml_chip->page_addr;
		for (j = 0; j < internal_chipnr; j++) {
			aml_chip->aml_nand_select_chip(aml_chip, i);
		if (j > 0) {
			page_addr = aml_chip->page_addr;
			page_addr |=
				(1 << aml_chip->internal_chip_shift) * j;
			aml_chip->aml_nand_command(aml_chip,
			NAND_CMD_SEQIN, 0, page_addr, i);
		}
		if (aml_chip->plane_num == 2) {
			aml_chip->aml_nand_set_user_byte(aml_chip,
				oob_buf, user_byte_num);
			error = aml_chip->aml_nand_dma_write(aml_chip,
				(unsigned char *)buf,
				nand_page_size, aml_chip->bch_mode);
			if (error) {
				pr_info("dma write 1 err at page %x\n",
					page_addr);
				goto exit;
			}
			aml_chip->aml_nand_command(aml_chip,
				NAND_CMD_DUMMY_PROGRAM, -1, -1, i);

			oob_buf += user_byte_num;
			buf += nand_page_size;

			if (!aml_chip->aml_nand_wait_devready(aml_chip, i)) {
				pr_info("write couldn't found chip:%d ready\n",
					i);
				error = -EBUSY;
				goto exit;
			}

			aml_chip->aml_nand_command(aml_chip,
				NAND_CMD_TWOPLANE_WRITE2, 0x00, page_addr, i);
			aml_chip->aml_nand_set_user_byte(aml_chip,
				oob_buf, user_byte_num);
			error = aml_chip->aml_nand_dma_write(aml_chip,
				(u8 *)buf,
				nand_page_size, aml_chip->bch_mode);
			if (error) {
				pr_info("aml_nand_dma_write 2 err at page %x\n",
					page_addr);
				goto exit;
			}
			if (aml_chip->cached_prog_status)
				aml_chip->aml_nand_command(aml_chip,
					NAND_CMD_CACHEDPROG, -1, -1, i);
			else
				aml_chip->aml_nand_command(aml_chip,
					NAND_CMD_PAGEPROG, -1, -1, i);

			oob_buf += user_byte_num;
			buf += nand_page_size;
		} else if (aml_chip->plane_num == 1) {
			aml_chip->aml_nand_set_user_byte(aml_chip,
				oob_buf, user_byte_num);
			error = aml_chip->aml_nand_dma_write(aml_chip,
				(unsigned char *)buf,
				nand_page_size, aml_chip->bch_mode);
			if (error) {
				pr_info("aml_nand_dma_write err at page %x\n",
					page_addr);
				goto exit;
			}
			if (chip->cmdfunc) {
				if (aml_chip->cached_prog_status)
					aml_chip->aml_nand_command(aml_chip,
						NAND_CMD_CACHEDPROG, -1, -1, i);
				else
					aml_chip->aml_nand_command(aml_chip,
						NAND_CMD_PAGEPROG, -1, -1, i);
			}

			oob_buf += user_byte_num;
			buf += nand_page_size;
		} else {
			error = -ENODEV;
			goto exit;
		}
		}
		}
	}
exit:
	return error;
}

int aml_nand_write_page(struct mtd_info *mtd,
	struct nand_chip *chip, uint32_t offset,
	int data_len,
	const uint8_t *buf,
	int oob_required, int page, int cached, int raw)
{
	int status;
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);

	chip->cmdfunc(mtd, NAND_CMD_SEQIN, 0x00, page);

	if ((cached) && (chip->options & NAND_CACHEPRG))
		aml_chip->cached_prog_status = 1;
	else
		aml_chip->cached_prog_status = 0;
	if (unlikely(raw))
		chip->ecc.write_page_raw(mtd, chip, buf, 0, page);
	else
		chip->ecc.write_page(mtd, chip, buf, 0, page);

	if (!cached || !(chip->options & NAND_CACHEPRG)) {
		status = chip->waitfunc(mtd, chip);
		/*
		 * See if operation failed and additional status checks are
		 * available
		 */
		if ((status & NAND_STATUS_FAIL) && (chip->errstat))
			status = chip->errstat(mtd,
				chip, FL_WRITING, status, page);

		if (status & NAND_STATUS_FAIL) {
			pr_info("wr page=0x%x, status =  0x%x\n",
				page, status);
			return -EIO;
		}
	} else
		status = chip->waitfunc(mtd, chip);

	aml_chip->cached_prog_status = 0;
	return 0;
}

/* read the whole page, and cpy oob to caller */
int aml_nand_read_oob(struct mtd_info *mtd, struct nand_chip *chip, int page)
{
	int ret = 0;
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);

	/* send cmd 00-addr-30 */
	aml_chip->aml_nand_command(aml_chip, NAND_CMD_READ0,
				0, page, 0);

	ret = aml_nand_read_page_hwecc(mtd,
		chip, aml_chip->aml_nand_data_buf, 0, page);

	return ret;
}


int aml_nand_write_oob(struct mtd_info *mtd, struct nand_chip *chip, int page)
{
	pr_info("our host controller`s structure couldn`t support oob write\n");
	/*WARN_ON();*/
	return 0;
}

int aml_nand_block_bad(struct mtd_info *mtd, loff_t ofs)
{
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);
	struct aml_nand_platform *plat = aml_chip->platform;
	int32_t mtd_erase_shift, blk_addr;

	if ((!strncmp((char *)plat->name,
		NAND_BOOT_NAME, strlen((const char *)NAND_BOOT_NAME))))
		return 0;

	if (!mtd->erasesize)
		return -EINVAL;

	mtd_erase_shift = fls(mtd->erasesize) - 1;
	blk_addr = (int)(ofs >> mtd_erase_shift);

	if (aml_chip->block_status != NULL) {
		if (aml_chip->block_status[blk_addr] == NAND_BLOCK_BAD) {
			pr_info(" NAND bbt detect Bad block at %llx\n",
				(uint64_t)ofs);
			return -EFAULT;
		}
		if (aml_chip->block_status[blk_addr] == NAND_FACTORY_BAD) {
			pr_info(" NAND bbt detect factory Bad block at %llx\n",
				(uint64_t)ofs);
			return FACTORY_BAD_BLOCK_ERROR;  /* 159  EFAULT */
		} else if (aml_chip->block_status[blk_addr] == NAND_BLOCK_GOOD)
			return 0;
	}
	return 0;
}

int aml_nand_block_markbad(struct mtd_info *mtd, loff_t ofs)
{
	struct nand_chip *chip = mtd->priv;
	struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd);
	int blk_addr, mtd_erase_shift;
	int8_t *buf = NULL;
	int page, chipnr;
	int ret = 0;

	if (!mtd->erasesize)
		return -EINVAL;

	mtd_erase_shift = fls(mtd->erasesize) - 1;
	blk_addr = (int)(ofs >> mtd_erase_shift);
	if (aml_chip->block_status != NULL) {
		if ((aml_chip->block_status[blk_addr] == NAND_BLOCK_BAD)
		|| (aml_chip->block_status[blk_addr] == NAND_FACTORY_BAD))
			/* return 0; */
			goto mark_bad;
		else if (aml_chip->block_status[blk_addr] == NAND_BLOCK_GOOD) {
			aml_chip->block_status[blk_addr] = NAND_BLOCK_BAD;
			buf = aml_chip->block_status;
			aml_nand_save_bbt(mtd, (u_char *)buf);
		}
	}
mark_bad:
	/*no erase here, fixit*/
	chip->pagebuf = -1;

	memset((unsigned char *)chip->buffers->databuf, 0x0, mtd->writesize);
	memset((unsigned char *)chip->oob_poi, 0x0, mtd->oobavail);
	chipnr = (int)(ofs >> chip->chip_shift);
	page = (int)(ofs >> chip->page_shift);
	chip->select_chip(mtd, chipnr);
	ret = chip->write_page(mtd, chip, 0, mtd->writesize,
		chip->buffers->databuf,
		1, page, 0, 0);
	chip->select_chip(mtd, -1);
	return ret;
}

static uint8_t aml_platform_read_byte(struct mtd_info *mtd)
{
	/* struct nand_chip *chip = mtd->priv; */
	/* struct aml_nand_chip *aml_chip = mtd_to_nand_chip(mtd); */
	uint8_t status;

	NFC_SEND_CMD_DRD(controller, controller->chip_selected, 0);
	NFC_SEND_CMD_IDLE(controller, NAND_TWB_TIME_CYCLE);

	NFC_SEND_CMD_IDLE(controller, 0);
	NFC_SEND_CMD_IDLE(controller, 0);

	while (NFC_CMDFIFO_SIZE(controller) > 0)
		;
	status = amlnf_read_reg32(controller->reg_base + P_NAND_BUF);
	/* pr_info("rd:%x\n", status); */
	return status;
}

void aml_platform_write_byte(struct aml_nand_chip *aml_chip, uint8_t data)
{
	NFC_SEND_CMD_IDLE(controller, NAND_TWB_TIME_CYCLE);
	NFC_SEND_CMD_DWR(controller, controller->chip_selected, data);
	NFC_SEND_CMD_IDLE(controller, NAND_TWB_TIME_CYCLE);

	NFC_SEND_CMD_IDLE(controller, 0);
	NFC_SEND_CMD_IDLE(controller, 0);

	while (NFC_CMDFIFO_SIZE(controller) > 0)
		;
}

int aml_nand_init(struct aml_nand_chip *aml_chip)
{
	struct aml_nand_platform *plat = aml_chip->platform;
	struct nand_chip *chip = &aml_chip->chip;
	struct mtd_info *mtd = aml_chip->mtd;
	struct mtd_oob_region oobregion;
	int err = 0, i = 0;
	unsigned int valid_chip_num = 0;
	struct new_tech_nand_t *new_nand_info = &aml_chip->new_nand_info;
	struct aml_nand_read_retry *nand_read_retry;
	struct aml_nand_slc_program *slc_program_info;

/*#if LINUX_VERSION_CODE < KERNEL_VERSION(4, 9, 13)*/
#if 0
	struct nand_oobfree *oobfree = NULL;
	u32 elsize;
	int oobmul, tmp_value;
#endif

	nand_read_retry = &new_nand_info->read_rety_info;
	slc_program_info = &new_nand_info->slc_program_info;

	chip->IO_ADDR_R = chip->IO_ADDR_W =
		controller->reg_base + P_NAND_BUF;

	chip->options |= NAND_SKIP_BBTSCAN;
	chip->options |= NAND_NO_SUBPAGE_WRITE;

	/*
	 *if (chip->ecc.mode != NAND_ECC_SOFT) {
	 *	if (aml_chip->user_byte_mode == 2)
	 *		chip->ecc.layout = &aml_nand_oob_64;
	 *}
	 */
	chip->select_chip = aml_nand_select_chip;
	chip->cmd_ctrl = aml_nand_cmd_ctrl;
	/* chip->cmdfunc = aml_nand_command; */
	chip->read_byte = aml_platform_read_byte;

	controller->chip_num = plat->platform_nand_data.chip.nr_chips;
	if (controller->chip_num > MAX_CHIP_NUM) {
		err = -ENXIO;
		goto exit_error;
	}

	controller->chip_num = 1;
	for (i = 0; i < controller->chip_num; i++)
		aml_chip->valid_chip[i] = 1;

	/*use NO RB mode to detect nand chip num*/
	aml_chip->ops_mode |= AML_CHIP_NONE_RB;
	chip->chip_delay = 100;

	aml_chip->aml_nand_hw_init(aml_chip);
	aml_chip->toggle_mode = 0;
	aml_chip->bch_info = NAND_ECC_BCH60_1K;
	if (get_cpu_type() == MESON_CPU_MAJOR_ID_AXG)
		aml_chip->bch_info = NAND_ECC_BCH8_1K;

	mtd_set_ooblayout(mtd, &aml_ooblayout_ops);
	mtd_ooblayout_free(mtd, 0, &oobregion);
	mtd->oobavail = oobregion.length;
	chip->options = 0;
	chip->options |=  NAND_SKIP_BBTSCAN;
	chip->options |= NAND_NO_SUBPAGE_WRITE;
	if (aml_nand_scan(mtd, controller->chip_num)) {
		err = -ENXIO;
		goto exit_error;
	}

	valid_chip_num = 0;
	for (i = 0; i < controller->chip_num; i++) {
		if (aml_chip->valid_chip[i])
			valid_chip_num++;
	}

	chip->scan_bbt = aml_nand_scan_bbt;
	if (aml_chip->aml_nand_adjust_timing)
		aml_chip->aml_nand_adjust_timing(aml_chip);

	if (aml_chip->aml_nand_options_confirm(aml_chip)) {
		err = -ENXIO;
		goto exit_error;
	}

	aml_chip->virtual_page_size = mtd->writesize;
	aml_chip->virtual_block_size = mtd->erasesize;
#ifndef AML_NAND_UBOOT
	aml_chip->aml_nand_data_buf = dma_alloc_coherent(aml_chip->device,
		(mtd->writesize + mtd->oobsize),
		&aml_chip->data_dma_addr, GFP_KERNEL);
	if (aml_chip->aml_nand_data_buf == NULL) {
		pr_info("no memory for flash data buf\n");
		err = -ENOMEM;
		goto exit_error;
	}
	aml_chip->user_info_buf = dma_alloc_coherent(aml_chip->device,
		(mtd->writesize / chip->ecc.size) * PER_INFO_BYTE,
		&aml_chip->info_dma_addr, GFP_KERNEL);
	if (aml_chip->user_info_buf == NULL) {
		pr_info("no memory for flash info buf\n");
		err = -ENOMEM;
		goto exit_error;
	}
#else
	aml_chip->aml_nand_data_buf =
		kzalloc((mtd->writesize + mtd->oobsize), GFP_KERNEL);
	if (aml_chip->aml_nand_data_buf == NULL) {
		pr_info("no memory for flash data buf\n");
		err = -ENOMEM;
		goto exit_error;
	}
	aml_chip->user_info_buf =
		kzalloc((mtd->writesize / chip->ecc.size) * PER_INFO_BYTE,
		GFP_KERNEL);
	if (aml_chip->user_info_buf == NULL) {
		pr_info("no memory for flash info buf\n");
		err = -ENOMEM;
		goto exit_error;
	}
#endif
	if (chip->buffers == NULL) {
		pr_info("no memory for flash data buf\n");
		err = -ENOMEM;
		goto exit_error;
	}

	chip->oob_poi = chip->buffers->databuf + mtd->writesize;
	chip->options |= NAND_OWN_BUFFERS;

	if (aml_chip->support_new_nand == 1) {
		if ((new_nand_info->type) && (new_nand_info->type < 10)) {
			if (slc_program_info->get_default_value)
				slc_program_info->get_default_value(mtd);
		}
	}
	pr_info("%s %d: plat-name:%s\n",
		__func__, __LINE__, (char *)plat->name);
	if (strncmp((char *)plat->name,
		NAND_BOOT_NAME, strlen((const char *)NAND_BOOT_NAME))) {
	if (aml_chip->support_new_nand == 1) {
		if ((new_nand_info->type)
			&& (new_nand_info->type < 10)) {
			if (nand_read_retry->get_default_value)
				nand_read_retry->get_default_value(mtd);
		}
		if ((new_nand_info->type)
			&& ((new_nand_info->type == SANDISK_19NM)
			|| (new_nand_info->type == SANDISK_24NM)))
			new_nand_info->dynamic_read_info.dynamic_read_init(mtd);
	}
	aml_nand_rsv_info_init(mtd);
	err = aml_nand_bbt_check(mtd);
	if (err) {
		pr_info("invalid nand bbt\n");
		goto exit_error;
	}
#ifndef CONFIG_MTD_ENV_IN_NAND
	aml_nand_env_check(mtd);
#endif
	aml_nand_key_check(mtd);
	aml_nand_dtb_check(mtd);

	if (aml_chip->support_new_nand == 1) {
		if ((new_nand_info->type)
		&& (new_nand_info->type < 10)
		&& (new_nand_info->read_rety_info.default_flag == 0))
			new_nand_info->read_rety_info.save_default_value(mtd);
	}
	}
	if (aml_nand_add_partition(aml_chip) != 0) {
		err = -ENXIO;
		goto exit_error;
	}

	pr_info("%s initialized ok\n", mtd->name);
	return 0;

exit_error:
	if (aml_chip->user_info_buf) {
#ifndef AML_NAND_UBOOT
		dma_free_coherent(NULL,
			(mtd->writesize / chip->ecc.size) * PER_INFO_BYTE,
			aml_chip->user_info_buf,
			aml_chip->info_dma_addr);
#else
		kfree(aml_chip->user_info_buf);
#endif
		aml_chip->user_info_buf = NULL;
	}
	kfree(chip->buffers);
	chip->buffers = NULL;

/*#if LINUX_VERSION_CODE < KERNEL_VERSION(4, 9, 13) */
#if 0
	kfree(chip->ecc.layout);
	chip->ecc.layout = NULL;
#endif

	if (aml_chip->aml_nand_data_buf) {
#ifndef AML_NAND_UBOOT
		dma_free_coherent(NULL, (mtd->writesize + mtd->oobsize),
			aml_chip->aml_nand_data_buf,
			aml_chip->data_dma_addr);
#else
		kfree(aml_chip->aml_nand_data_buf);
#endif
		aml_chip->aml_nand_data_buf = NULL;
	}
	kfree(aml_chip->block_status);
	aml_chip->block_status = NULL;
	return err;
}

