==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.1
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z007sclg225-1'
INFO: [HLS 200-10] Analyzing design file 'fastFPGA_hls/src/fast_detector.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'LOOP_TRIPCOUNT' cannot be applied: Function 'FastDetector::isFeature' does not exist in any synthesis source file.
WARNING: [HLS 200-40] Directive 'PIPELINE' cannot be applied: Label 'FastDetectorisFeature_sae_matrix' does not exist in function 'FastDetectorisFeature'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 352.375 ; gain = 0.301 ; free physical = 3647 ; free virtual = 20337
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 352.375 ; gain = 0.301 ; free physical = 3632 ; free virtual = 20333
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 481.332 ; gain = 129.258 ; free physical = 3559 ; free virtual = 20272
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 481.332 ; gain = 129.258 ; free physical = 3546 ; free virtual = 20262
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'FastDetectorisFeature_reset_sae2zero' (fastFPGA_hls/src/fast_detector.cpp:47) in function 'FastDetectorisFeature' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (fastFPGA_hls/src/fast_detector.cpp:48) in function 'FastDetectorisFeature' completely.
WARNING: [XFORM 203-503] Cannot unroll loop 'FastDetectorisFeature_label0' (fastFPGA_hls/src/fast_detector.cpp:99) in function 'FastDetectorisFeature' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'circle4_' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'circle3_' in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'feedback' into 'feedbackWrapperAndOutputResult' (fastFPGA_hls/src/fast_detector.cpp:1475) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop parseEventsLoop (fastFPGA_hls/src/fast_detector.cpp:1540)  of function 'parseEvents'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_parseEventsLoop', detected/extracted 3 process function(s): 
	 'getXandY'
	 'fastCorner'
	 'feedbackWrapperAndOutputResult'.
INFO: [XFORM 203-11] Balancing expressions in function 'FastDetectorisFeature' (fastFPGA_hls/src/fast_detector.cpp:37)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 545.047 ; gain = 192.973 ; free physical = 3476 ; free virtual = 20218
                         Cannot flatten a loop nest 'FastDetectorisFeature_label2' (fastFPGA_hls/src/fast_detector.cpp:76:6) in function 'FastDetectorisFeature' : 

more than one sub loop.
                         Cannot flatten a loop nest 'FastDetectorisFeature_label5' (fastFPGA_hls/src/fast_detector.cpp:129:8) in function 'FastDetectorisFeature' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'FastDetectorisFeature_label6' (fastFPGA_hls/src/fast_detector.cpp:127:6) in function 'FastDetectorisFeature'.
                         Cannot flatten a loop nest 'isFeatureOutterLoop' (fastFPGA_hls/src/fast_detector.cpp:73:4) in function 'FastDetectorisFeature' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'feedbackWrapperAndOutputResult' to 'feedbackWrapperAndOu' (fastFPGA_hls/src/fast_detector.cpp:1394:5)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (fastFPGA_hls/src/fast_detector.cpp:1539:56)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_parseEventsLoop' to 'dataflow_in_loop_par' (fastFPGA_hls/src/fast_detector.cpp:1501:4)
WARNING: [XFORM 203-631] Renaming function 'FastDetectorisFeature' to 'FastDetectorisFeatur.1' (fastFPGA_hls/src/fast_detector.cpp:39:7)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'FastDetectorisFeatur.1' (fastFPGA_hls/src/fast_detector.cpp:39:7) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 545.047 ; gain = 192.973 ; free physical = 3399 ; free virtual = 20156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'parseEvents' ...
WARNING: [SYN 201-103] Legalizing function name 'FastDetectorisFeatur.1' to 'FastDetectorisFeatur_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO_SRL' (fastFPGA_hls/src/fast_detector.cpp:1546): '' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'FIFO_SRL' (fastFPGA_hls/src/fast_detector.cpp:1548): '' does not exist or is optimized away.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.87 seconds; current allocated memory: 214.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 214.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FastDetectorisFeatur_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_reset_sae2zero'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (fastFPGA_hls/src/fast_detector.cpp:50) of constant 0 on array 'sae_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sae_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 90, Depth = 90.
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_label1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_label0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 46.
INFO: [SCHED 204-61] Pipelining loop 'FastDetectorisFeature_label3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 46.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_274', fastFPGA_hls/src/fast_detector.cpp:55) (3.36 ns)
	'add' operation ('tmp_275', fastFPGA_hls/src/fast_detector.cpp:55) (3.02 ns)
	'getelementptr' operation ('sae_V_addr', fastFPGA_hls/src/fast_detector.cpp:55) (0 ns)
	'store' operation (fastFPGA_hls/src/fast_detector.cpp:55) of variable 'tmp_276', fastFPGA_hls/src/fast_detector.cpp:55 on array 'sae_V' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 219.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 223.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fastCorner'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 223.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 224.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedbackWrapperAndOu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 224.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 224.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_par'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 224.712 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 225.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 225.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 225.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 226.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 226.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'getXandY'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'getXandY'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 226.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FastDetectorisFeatur_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'check_lastbit_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_1_sae_V' to 'FastDetectorisFeabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_1_circle3_1' to 'FastDetectorisFeacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_1_circle3_0' to 'FastDetectorisFeadEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_1_circle4_1' to 'FastDetectorisFeaeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FastDetectorisFeatur_1_circle4_0' to 'FastDetectorisFeafYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_dcmp_64ns_64ns_1_1_1' to 'parseEvents_dcmp_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_uitodp_32ns_64_6_1' to 'parseEvents_uitodhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_urem_6ns_6ns_6_10_seq_1' to 'parseEvents_urem_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_srem_32ns_6ns_32_36_1' to 'parseEvents_srem_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_mac_muladd_9ns_8ns_8ns_16_1_1' to 'parseEvents_mac_mkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_ama_addmuladd_8ns_3s_9ns_10ns_17_1_1' to 'parseEvents_ama_albW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_ama_addmuladd_3s_8ns_9ns_10ns_17_1_1' to 'parseEvents_ama_amb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_ama_addmuladd_4s_8ns_9ns_10ns_17_1_1' to 'parseEvents_ama_ancg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'parseEvents_ama_addmuladd_8ns_4s_9ns_10ns_17_1_1' to 'parseEvents_ama_aocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'parseEvents_ama_albW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_ama_amb6': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_ama_ancg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_ama_aocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_dcmp_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_mac_mkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_srem_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_uitodhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'parseEvents_urem_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FastDetectorisFeatur_1'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 234.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fastCorner'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'fastCorner'.
INFO: [HLS 200-111]  Elapsed time: 1.77 seconds; current allocated memory: 251.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedbackWrapperAndOu'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'feedbackWrapperAndOu_OFRetRegs' to 'feedbackWrapperAnpcA' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedbackWrapperAndOu'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 252.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_par'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_fastCorner_U0' to 'start_for_fastCorqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_feedbackWrapperAndOu_U0' to 'start_for_feedbacrcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_par'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 253.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 253.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'parseEvents'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/data' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventsArraySize' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/eventSlice' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'parseEvents/outLed_V' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'parseEvents' to 's_axilite & ap_ctrl_hs' (register).
WARNING: [RTGEN 206-101] Global scalar 'check_lastbit_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'sae_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'areaEventThrBak' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
WARNING: [RTGEN 206-101] Port 'parseEvents/outLed_V' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'parseEvents'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 254.918 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'parseEvents_urem_ibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'parseEvents_srem_jbC_div'
INFO: [RTMG 210-278] Implementing memory 'FastDetectorisFeabkb_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeacud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeadEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeaeOg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'FastDetectorisFeafYi_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'feedbackWrapperAnpcA_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w8_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w32_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w17_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w16_d3_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w15_d2_S' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w6_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fastCorqcK' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_feedbacrcU' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:49 ; elapsed = 00:00:45 . Memory (MB): peak = 672.074 ; gain = 320.000 ; free physical = 3238 ; free virtual = 20081
INFO: [SYSC 207-301] Generating SystemC RTL for parseEvents.
INFO: [VHDL 208-304] Generating VHDL RTL for parseEvents.
INFO: [VLOG 209-307] Generating Verilog RTL for parseEvents.
INFO: [HLS 200-112] Total elapsed time: 45.12 seconds; peak allocated memory: 254.918 MB.
