=====
SETUP
5.271
16.624
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n175_s3
13.939
14.761
uart_rx_inst/n173_s1
15.592
16.624
uart_rx_inst/cycle_cnt_5_s0
16.624
=====
SETUP
5.271
16.624
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n175_s3
13.939
14.761
uart_rx_inst/n172_s1
15.592
16.624
uart_rx_inst/cycle_cnt_6_s0
16.624
=====
SETUP
5.275
16.619
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n175_s3
13.939
14.761
uart_rx_inst/n171_s1
15.587
16.619
uart_rx_inst/cycle_cnt_7_s0
16.619
=====
SETUP
5.463
16.432
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n175_s3
13.939
14.761
uart_rx_inst/n164_s1
15.610
16.432
uart_rx_inst/cycle_cnt_14_s0
16.432
=====
SETUP
5.485
16.409
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n175_s3
13.939
14.761
uart_rx_inst/n170_s1
15.587
16.409
uart_rx_inst/cycle_cnt_8_s0
16.409
=====
SETUP
5.509
16.386
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n175_s3
13.939
14.761
uart_rx_inst/n169_s1
15.287
16.386
uart_rx_inst/cycle_cnt_9_s0
16.386
=====
SETUP
5.509
16.386
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n175_s3
13.939
14.761
uart_rx_inst/n168_s1
15.287
16.386
uart_rx_inst/cycle_cnt_10_s0
16.386
=====
SETUP
5.509
16.386
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n175_s3
13.939
14.761
uart_rx_inst/n165_s1
15.287
16.386
uart_rx_inst/cycle_cnt_13_s0
16.386
=====
SETUP
5.651
16.244
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n175_s3
13.939
14.761
uart_rx_inst/n167_s1
15.618
16.244
uart_rx_inst/cycle_cnt_11_s0
16.244
=====
SETUP
5.897
15.998
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n175_s3
13.939
14.741
uart_rx_inst/n174_s1
15.176
15.998
uart_rx_inst/cycle_cnt_4_s0
15.998
=====
SETUP
5.897
15.998
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n175_s3
13.939
14.741
uart_rx_inst/n166_s1
15.176
15.998
uart_rx_inst/cycle_cnt_12_s0
15.998
=====
SETUP
6.101
15.794
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n175_s3
13.939
14.741
uart_rx_inst/n175_s1
15.168
15.794
uart_rx_inst/cycle_cnt_3_s0
15.794
=====
SETUP
6.327
15.568
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n82_s0
13.944
14.570
uart_rx_inst/rx_data_valid_s1
15.568
=====
SETUP
6.435
15.460
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n177_s1
14.428
15.460
uart_rx_inst/cycle_cnt_1_s0
15.460
=====
SETUP
6.439
15.456
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n163_s1
14.424
15.456
uart_rx_inst/cycle_cnt_15_s0
15.456
=====
SETUP
6.523
15.729
22.252
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n82_s0
13.944
14.569
uart_rx_inst/rx_data_2_s0
15.729
=====
SETUP
6.687
15.208
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n176_s1
14.109
15.208
uart_rx_inst/cycle_cnt_2_s0
15.208
=====
SETUP
6.819
15.571
22.390
clk_ibuf
0.000
0.982
m4/show_s0
2.295
2.753
m2/n13_s2
4.698
5.759
m2/n814_s27
6.190
6.816
m2/n814_s12
7.951
8.983
m2/n824_s1
9.830
10.652
m2/n824_s0
11.787
12.819
m2/data_out_1_s0
15.571
=====
SETUP
6.852
15.043
21.895
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n178_s1
13.944
15.043
uart_rx_inst/cycle_cnt_0_s0
15.043
=====
SETUP
6.872
15.518
22.390
clk_ibuf
0.000
0.982
m4/show_s0
2.295
2.753
m2/n13_s2
4.698
5.759
m2/n814_s27
6.190
6.816
m2/n814_s12
7.951
8.983
m2/n816_s2
9.815
10.914
m2/n816_s0
11.735
12.767
m2/data_out_9_s0
15.518
=====
SETUP
6.891
15.361
22.252
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n82_s0
13.944
14.569
uart_rx_inst/rx_data_0_s0
15.361
=====
SETUP
6.891
15.361
22.252
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n82_s0
13.944
14.569
uart_rx_inst/rx_data_1_s0
15.361
=====
SETUP
6.891
15.361
22.252
clk_ibuf
0.000
0.982
uart_rx_inst/cycle_cnt_0_s0
2.295
2.753
uart_rx_inst/n175_s2
3.739
4.771
uart_rx_inst/bit_cnt_2_s6
5.598
6.224
uart_rx_inst/bit_cnt_2_s4
6.229
7.261
uart_rx_inst/next_state_0_s11
8.087
8.909
uart_rx_inst/next_state_0_s10
10.368
11.467
uart_rx_inst/n61_s0
11.478
12.436
uart_rx_inst/n62_s0
12.436
12.493
uart_rx_inst/n63_s0
12.493
12.550
uart_rx_inst/n82_s0
13.944
14.569
uart_rx_inst/rx_data_3_s0
15.361
=====
SETUP
6.959
15.431
22.390
clk_ibuf
0.000
0.982
m4/show_s0
2.295
2.753
m2/n13_s2
4.698
5.759
m2/n814_s27
6.190
6.816
m2/n814_s12
7.951
8.983
m2/n837_s4
9.815
10.841
m2/n829_s1
11.266
12.365
m2/data_out_8_s0
15.431
=====
SETUP
7.268
15.122
22.390
clk_ibuf
0.000
0.982
m4/show_s0
2.295
2.753
m2/n13_s2
4.698
5.759
m2/n814_s27
6.190
6.816
m2/n814_s12
7.951
8.983
m2/n837_s4
9.815
10.841
m2/n833_s1
11.266
12.365
m2/data_out_4_s0
15.122
=====
HOLD
0.555
3.331
2.776
m1/h_active_s1
2.761
3.094
m2/de_in_r_s0
3.331
=====
HOLD
0.708
2.499
1.791
clk_ibuf
0.000
0.844
uart_rx_inst/cycle_cnt_2_s0
1.791
2.125
uart_rx_inst/n176_s1
2.127
2.499
uart_rx_inst/cycle_cnt_2_s0
2.499
=====
HOLD
0.708
3.469
2.761
m1/rgb_vs_s1
2.761
3.094
m1/n242_s3
3.097
3.469
m1/rgb_vs_s1
3.469
=====
HOLD
0.709
2.500
1.791
clk_ibuf
0.000
0.844
m4/state_0_s2
1.791
2.125
m4/n22_s4
2.128
2.500
m4/state_0_s2
2.500
=====
HOLD
0.709
2.500
1.791
clk_ibuf
0.000
0.844
uart_rx_inst/cycle_cnt_5_s0
1.791
2.125
uart_rx_inst/n173_s1
2.128
2.500
uart_rx_inst/cycle_cnt_5_s0
2.500
=====
HOLD
0.709
2.500
1.791
clk_ibuf
0.000
0.844
uart_rx_inst/cycle_cnt_10_s0
1.791
2.125
uart_rx_inst/n168_s1
2.128
2.500
uart_rx_inst/cycle_cnt_10_s0
2.500
=====
HOLD
0.709
2.500
1.791
clk_ibuf
0.000
0.844
uart_rx_inst/cycle_cnt_12_s0
1.791
2.125
uart_rx_inst/n166_s1
2.128
2.500
uart_rx_inst/cycle_cnt_12_s0
2.500
=====
HOLD
0.709
2.500
1.791
clk_ibuf
0.000
0.844
uart_rx_inst/cycle_cnt_13_s0
1.791
2.125
uart_rx_inst/n165_s1
2.128
2.500
uart_rx_inst/cycle_cnt_13_s0
2.500
=====
HOLD
0.709
2.500
1.791
clk_ibuf
0.000
0.844
uart_rx_inst/cycle_cnt_14_s0
1.791
2.125
uart_rx_inst/n164_s1
2.128
2.500
uart_rx_inst/cycle_cnt_14_s0
2.500
=====
HOLD
0.709
3.470
2.761
m1/v_cnt_11_s0
2.761
3.094
m1/n148_s1
3.098
3.470
m1/v_cnt_11_s0
3.470
=====
HOLD
0.709
3.470
2.761
m1/h_cnt_0_s0
2.761
3.094
m1/n112_s2
3.098
3.470
m1/h_cnt_0_s0
3.470
=====
HOLD
0.709
3.470
2.761
m1/h_cnt_2_s0
2.761
3.094
m1/n110_s1
3.098
3.470
m1/h_cnt_2_s0
3.470
=====
HOLD
0.710
3.471
2.761
m1/v_cnt_0_s0
2.761
3.094
m1/n159_s1
3.099
3.471
m1/v_cnt_0_s0
3.471
=====
HOLD
0.710
3.471
2.761
m1/h_cnt_4_s0
2.761
3.094
m1/n108_s1
3.099
3.471
m1/h_cnt_4_s0
3.471
=====
HOLD
0.710
3.471
2.761
m1/h_cnt_9_s0
2.761
3.094
m1/n103_s1
3.099
3.471
m1/h_cnt_9_s0
3.471
=====
HOLD
0.711
2.503
1.791
clk_ibuf
0.000
0.844
uart_rx_inst/bit_cnt_0_s1
1.791
2.125
uart_rx_inst/n119_s2
2.131
2.503
uart_rx_inst/bit_cnt_0_s1
2.503
=====
HOLD
0.711
3.472
2.761
m1/v_cnt_4_s0
2.761
3.094
m1/n155_s1
3.100
3.472
m1/v_cnt_4_s0
3.472
=====
HOLD
0.711
3.472
2.761
m1/v_cnt_6_s0
2.761
3.094
m1/n153_s1
3.100
3.472
m1/v_cnt_6_s0
3.472
=====
HOLD
0.711
3.472
2.761
m1/v_cnt_7_s0
2.761
3.094
m1/n152_s1
3.100
3.472
m1/v_cnt_7_s0
3.472
=====
HOLD
0.712
2.504
1.791
clk_ibuf
0.000
0.844
uart_rx_inst/bit_cnt_2_s1
1.791
2.125
uart_rx_inst/n117_s2
2.132
2.504
uart_rx_inst/bit_cnt_2_s1
2.504
=====
HOLD
0.712
3.473
2.761
m2/rom_select_addr_0_s1
2.761
3.094
m2/n118_s8
3.101
3.473
m2/rom_select_addr_0_s1
3.473
=====
HOLD
0.712
3.473
2.761
m1/v_cnt_9_s0
2.761
3.094
m1/n150_s1
3.101
3.473
m1/v_cnt_9_s0
3.473
=====
HOLD
0.714
3.474
2.761
m1/h_cnt_5_s0
2.761
3.094
m1/n107_s4
3.102
3.474
m1/h_cnt_5_s0
3.474
=====
HOLD
0.893
3.654
2.761
m1/v_cnt_3_s0
2.761
3.094
m1/n156_s1
3.098
3.654
m1/v_cnt_3_s0
3.654
=====
HOLD
0.893
3.654
2.761
m1/h_cnt_3_s0
2.761
3.094
m1/n109_s1
3.098
3.654
m1/h_cnt_3_s0
3.654
