# TCL File Generated by Component Editor 18.0
# Wed Apr 12 13:27:24 MSK 2023
# DO NOT MODIFY


# 
# MT48LC4M16A2_AXI "MT48LC4M16A2_AXI" v1.0
#  2023.04.12.13:27:24
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module MT48LC4M16A2_AXI
# 
set_module_property DESCRIPTION ""
set_module_property NAME MT48LC4M16A2_AXI
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME MT48LC4M16A2_AXI
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL sdram
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file sdram.sv SYSTEM_VERILOG PATH sdram.sv TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter WRITE_RECOVERY_TIME INTEGER 2
set_parameter_property WRITE_RECOVERY_TIME DEFAULT_VALUE 2
set_parameter_property WRITE_RECOVERY_TIME DISPLAY_NAME WRITE_RECOVERY_TIME
set_parameter_property WRITE_RECOVERY_TIME TYPE INTEGER
set_parameter_property WRITE_RECOVERY_TIME UNITS None
set_parameter_property WRITE_RECOVERY_TIME ALLOWED_RANGES -2147483648:2147483647
set_parameter_property WRITE_RECOVERY_TIME HDL_PARAMETER true
add_parameter PRECHARGE_COMMAND_PERIOD INTEGER 2
set_parameter_property PRECHARGE_COMMAND_PERIOD DEFAULT_VALUE 2
set_parameter_property PRECHARGE_COMMAND_PERIOD DISPLAY_NAME PRECHARGE_COMMAND_PERIOD
set_parameter_property PRECHARGE_COMMAND_PERIOD TYPE INTEGER
set_parameter_property PRECHARGE_COMMAND_PERIOD UNITS None
set_parameter_property PRECHARGE_COMMAND_PERIOD ALLOWED_RANGES -2147483648:2147483647
set_parameter_property PRECHARGE_COMMAND_PERIOD HDL_PARAMETER true
add_parameter AUTO_REFRESH_PERIOD INTEGER 7
set_parameter_property AUTO_REFRESH_PERIOD DEFAULT_VALUE 7
set_parameter_property AUTO_REFRESH_PERIOD DISPLAY_NAME AUTO_REFRESH_PERIOD
set_parameter_property AUTO_REFRESH_PERIOD TYPE INTEGER
set_parameter_property AUTO_REFRESH_PERIOD UNITS None
set_parameter_property AUTO_REFRESH_PERIOD ALLOWED_RANGES -2147483648:2147483647
set_parameter_property AUTO_REFRESH_PERIOD HDL_PARAMETER true
add_parameter LOAD_MODE_REGISTER INTEGER 3
set_parameter_property LOAD_MODE_REGISTER DEFAULT_VALUE 3
set_parameter_property LOAD_MODE_REGISTER DISPLAY_NAME LOAD_MODE_REGISTER
set_parameter_property LOAD_MODE_REGISTER TYPE INTEGER
set_parameter_property LOAD_MODE_REGISTER UNITS None
set_parameter_property LOAD_MODE_REGISTER ALLOWED_RANGES -2147483648:2147483647
set_parameter_property LOAD_MODE_REGISTER HDL_PARAMETER true
add_parameter ACTIVE_READ_WRITE INTEGER 2
set_parameter_property ACTIVE_READ_WRITE DEFAULT_VALUE 2
set_parameter_property ACTIVE_READ_WRITE DISPLAY_NAME ACTIVE_READ_WRITE
set_parameter_property ACTIVE_READ_WRITE TYPE INTEGER
set_parameter_property ACTIVE_READ_WRITE UNITS None
set_parameter_property ACTIVE_READ_WRITE ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ACTIVE_READ_WRITE HDL_PARAMETER true
add_parameter REFRESH_PERIOD INTEGER 6400000
set_parameter_property REFRESH_PERIOD DEFAULT_VALUE 6400000
set_parameter_property REFRESH_PERIOD DISPLAY_NAME REFRESH_PERIOD
set_parameter_property REFRESH_PERIOD TYPE INTEGER
set_parameter_property REFRESH_PERIOD UNITS None
set_parameter_property REFRESH_PERIOD ALLOWED_RANGES -2147483648:2147483647
set_parameter_property REFRESH_PERIOD HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 100000000
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset
# 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT
set_interface_property reset ENABLED true
set_interface_property reset EXPORT_OF ""
set_interface_property reset PORT_NAME_MAP ""
set_interface_property reset CMSIS_SVD_VARIABLES ""
set_interface_property reset SVD_ADDRESS_GROUP ""

add_interface_port reset reset reset Input 1


# 
# connection point sdram
# 
add_interface sdram conduit end
set_interface_property sdram associatedClock clock
set_interface_property sdram associatedReset reset
set_interface_property sdram ENABLED true
set_interface_property sdram EXPORT_OF ""
set_interface_property sdram PORT_NAME_MAP ""
set_interface_property sdram CMSIS_SVD_VARIABLES ""
set_interface_property sdram SVD_ADDRESS_GROUP ""

add_interface_port sdram dq dq Bidir 16
add_interface_port sdram address address Output 12
add_interface_port sdram ba ba Output 2
add_interface_port sdram dqm dqm Output 2
add_interface_port sdram osc osc Output 1
add_interface_port sdram cs cs Output 1
add_interface_port sdram we we Output 1
add_interface_port sdram ras ras Output 1
add_interface_port sdram cas cas Output 1
add_interface_port sdram led led Output 8


# 
# connection point axi
# 
add_interface axi axi4 end
set_interface_property axi associatedClock clock
set_interface_property axi associatedReset reset
set_interface_property axi readAcceptanceCapability 16
set_interface_property axi writeAcceptanceCapability 16
set_interface_property axi combinedAcceptanceCapability 16
set_interface_property axi readDataReorderingDepth 16
set_interface_property axi bridgesToMaster ""
set_interface_property axi ENABLED true
set_interface_property axi EXPORT_OF ""
set_interface_property axi PORT_NAME_MAP ""
set_interface_property axi CMSIS_SVD_VARIABLES ""
set_interface_property axi SVD_ADDRESS_GROUP ""

add_interface_port axi axi_awid awid Input 8
add_interface_port axi axi_awaddr awaddr Input 22
add_interface_port axi axi_awlen awlen Input 8
add_interface_port axi axi_awsize awsize Input 3
add_interface_port axi axi_awburst awburst Input 2
add_interface_port axi axi_awvalid awvalid Input 1
add_interface_port axi axi_awready awready Output 1
add_interface_port axi axi_wdata wdata Input 16
add_interface_port axi axi_wstrb wstrb Input 2
add_interface_port axi axi_wvalid wvalid Input 1
add_interface_port axi axi_wready wready Output 1
add_interface_port axi axi_bid bid Output 8
add_interface_port axi axi_bvalid bvalid Output 1
add_interface_port axi axi_bready bready Input 1
add_interface_port axi axi_arid arid Input 8
add_interface_port axi axi_araddr araddr Input 22
add_interface_port axi axi_arlen arlen Input 8
add_interface_port axi axi_arsize arsize Input 3
add_interface_port axi axi_arburst arburst Input 2
add_interface_port axi axi_arvalid arvalid Input 1
add_interface_port axi axi_arready arready Output 1
add_interface_port axi axi_rid rid Output 8
add_interface_port axi axi_rdata rdata Output 16
add_interface_port axi axi_rlast rlast Output 1
add_interface_port axi axi_rvalid rvalid Output 1
add_interface_port axi axi_rready rready Input 1
add_interface_port axi axi_wlast wlast Input 1

