
<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>spynnaker.pyNN.models.neuron.synaptic_matrix &#8212; sPyNNaker 6.0.1 documentation</title>
    <link rel="stylesheet" type="text/css" href="../../../../../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../../../../../_static/sphinxdoc.css" />
    <script data-url_root="../../../../../" id="documentation_options" src="../../../../../_static/documentation_options.js"></script>
    <script src="../../../../../_static/jquery.js"></script>
    <script src="../../../../../_static/underscore.js"></script>
    <script src="../../../../../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../search.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../../genindex.html" title="General Index"
             accesskey="I">index</a></li>
        <li class="right" >
          <a href="../../../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../../../index.html">sPyNNaker 6.0.1 documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../../../index.html" accesskey="U">Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">spynnaker.pyNN.models.neuron.synaptic_matrix</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <h1>Source code for spynnaker.pyNN.models.neuron.synaptic_matrix</h1><div class="highlight"><pre>
<span></span><span class="c1"># Copyright (c) 2017-2019 The University of Manchester</span>
<span class="c1">#</span>
<span class="c1"># This program is free software: you can redistribute it and/or modify</span>
<span class="c1"># it under the terms of the GNU General Public License as published by</span>
<span class="c1"># the Free Software Foundation, either version 3 of the License, or</span>
<span class="c1"># (at your option) any later version.</span>
<span class="c1">#</span>
<span class="c1"># This program is distributed in the hope that it will be useful,</span>
<span class="c1"># but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="c1"># MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="c1"># GNU General Public License for more details.</span>
<span class="c1">#</span>
<span class="c1"># You should have received a copy of the GNU General Public License</span>
<span class="c1"># along with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span>

<span class="kn">import</span> <span class="nn">numpy</span>

<span class="kn">from</span> <span class="nn">spinn_front_end_common.utilities.constants</span> <span class="kn">import</span> <span class="n">BYTES_PER_WORD</span>
<span class="kn">from</span> <span class="nn">spynnaker.pyNN.models.neuron.synapse_dynamics</span> <span class="kn">import</span> <span class="p">(</span>
    <span class="n">AbstractSynapseDynamicsStructural</span><span class="p">)</span>

<span class="kn">from</span> <span class="nn">.generator_data</span> <span class="kn">import</span> <span class="n">GeneratorData</span><span class="p">,</span> <span class="n">SYN_REGION_UNUSED</span>
<span class="kn">from</span> <span class="nn">.synapse_io</span> <span class="kn">import</span> <span class="n">get_synapses</span><span class="p">,</span> <span class="n">convert_to_connections</span>


<div class="viewcode-block" id="SynapticMatrix"><a class="viewcode-back" href="../../../../../spynnaker.pyNN.models.neuron.html#spynnaker.pyNN.models.neuron.synaptic_matrix.SynapticMatrix">[docs]</a><span class="k">class</span> <span class="nc">SynapticMatrix</span><span class="p">(</span><span class="nb">object</span><span class="p">):</span>
    <span class="sd">&quot;&quot;&quot; Synaptic matrix/matrices for an incoming machine edge</span>
<span class="sd">    &quot;&quot;&quot;</span>

    <span class="vm">__slots__</span> <span class="o">=</span> <span class="p">[</span>
        <span class="c1"># The master population table</span>
        <span class="s2">&quot;__poptable&quot;</span><span class="p">,</span>
        <span class="c1"># The synapse info used to generate the matrices</span>
        <span class="s2">&quot;__synapse_info&quot;</span><span class="p">,</span>
        <span class="c1"># The machine edge these matrices are for</span>
        <span class="s2">&quot;__machine_edge&quot;</span><span class="p">,</span>
        <span class="c1"># The app edge of the machine edge</span>
        <span class="s2">&quot;__app_edge&quot;</span><span class="p">,</span>
        <span class="c1"># The number of synapse types</span>
        <span class="s2">&quot;__n_synapse_types&quot;</span><span class="p">,</span>
        <span class="c1"># The maximum row lengths of the matrices</span>
        <span class="s2">&quot;__max_row_info&quot;</span><span class="p">,</span>
        <span class="c1"># The routing information for the undelayed edge</span>
        <span class="s2">&quot;__routing_info&quot;</span><span class="p">,</span>
        <span class="c1"># The routing information for the delayed edge</span>
        <span class="s2">&quot;__delay_routing_info&quot;</span><span class="p">,</span>
        <span class="c1"># The scale of the weights of each synapse type</span>
        <span class="s2">&quot;__weight_scales&quot;</span><span class="p">,</span>
        <span class="c1"># The maximum summed size of the synaptic matrices</span>
        <span class="s2">&quot;__all_syn_block_sz&quot;</span><span class="p">,</span>
        <span class="c1"># True if the matrix could be direct with enough space</span>
        <span class="s2">&quot;__is_direct_capable&quot;</span><span class="p">,</span>
        <span class="c1"># The maximum summed size of the &quot;direct&quot; or &quot;single&quot; matrices</span>
        <span class="s2">&quot;__all_single_syn_sz&quot;</span><span class="p">,</span>
        <span class="c1"># The expected size of a synaptic matrix</span>
        <span class="s2">&quot;__matrix_size&quot;</span><span class="p">,</span>
        <span class="c1"># The expected size of a delayed synaptic matrix</span>
        <span class="s2">&quot;__delay_matrix_size&quot;</span><span class="p">,</span>
        <span class="c1"># The expected size of a &quot;direct&quot; or &quot;single&quot; matrix</span>
        <span class="s2">&quot;__single_matrix_size&quot;</span><span class="p">,</span>
        <span class="c1"># The index of the matrix in the master population table</span>
        <span class="s2">&quot;__index&quot;</span><span class="p">,</span>
        <span class="c1"># The index of the delayed matrix in the master population table</span>
        <span class="s2">&quot;__delay_index&quot;</span><span class="p">,</span>
        <span class="c1"># The offset of the matrix within the synaptic region</span>
        <span class="s2">&quot;__syn_mat_offset&quot;</span><span class="p">,</span>
        <span class="c1"># The offset of the delayed matrix within the synaptic region</span>
        <span class="s2">&quot;__delay_syn_mat_offset&quot;</span><span class="p">,</span>
        <span class="c1"># Indicates if the matrix is a &quot;direct&quot; or &quot;single&quot; matrix</span>
        <span class="s2">&quot;__is_single&quot;</span><span class="p">,</span>
        <span class="c1"># A cached version of a received synaptic matrix</span>
        <span class="s2">&quot;__received_block&quot;</span><span class="p">,</span>
        <span class="c1"># A cached version of a received delayed synaptic matrix</span>
        <span class="s2">&quot;__delay_received_block&quot;</span>
    <span class="p">]</span>

    <span class="k">def</span> <span class="fm">__init__</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">poptable</span><span class="p">,</span> <span class="n">synapse_info</span><span class="p">,</span> <span class="n">machine_edge</span><span class="p">,</span>
                 <span class="n">app_edge</span><span class="p">,</span> <span class="n">n_synapse_types</span><span class="p">,</span> <span class="n">max_row_info</span><span class="p">,</span> <span class="n">routing_info</span><span class="p">,</span>
                 <span class="n">delay_routing_info</span><span class="p">,</span> <span class="n">weight_scales</span><span class="p">,</span> <span class="n">all_syn_block_sz</span><span class="p">,</span>
                 <span class="n">all_single_syn_sz</span><span class="p">,</span> <span class="n">is_direct_capable</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot;</span>
<span class="sd">        :param MasterPopTableAsBinarySearch poptable:</span>
<span class="sd">            The master population table</span>
<span class="sd">        :param SynapseInformation synapse_info:</span>
<span class="sd">            The projection synapse information</span>
<span class="sd">        :param ~pacman.model.graphs.machine.MachineEdge machine_edge:</span>
<span class="sd">            The projection machine edge</span>
<span class="sd">        :param ProjectionApplicationEdge app_edge:</span>
<span class="sd">            The projection application edge</span>
<span class="sd">        :param int n_synapse_types: The number of synapse types accepted</span>
<span class="sd">        :param MaxRowInfo max_row_info: Maximum row length information</span>
<span class="sd">        :param ~pacman.model.routing_info.PartitionRoutingInfo routing_info:</span>
<span class="sd">            Routing information for the edge</span>
<span class="sd">        :param ~pacman.model.routing_info.PartitionRoutingInfo \</span>
<span class="sd">                delay_routing_info:</span>
<span class="sd">            Routing information for the delay edge if any</span>
<span class="sd">        :param list(float) weight_scales: Weight scale for each synapse type</span>
<span class="sd">        :param all_syn_block_sz:</span>
<span class="sd">            The space available for all synaptic matrices</span>
<span class="sd">        :param int all_single_syn_sz:</span>
<span class="sd">            The space available for &quot;direct&quot; or &quot;single&quot; synapses</span>
<span class="sd">        :param bool is_direct_capable:</span>
<span class="sd">            True if this matrix can be direct if there is space</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span> <span class="o">=</span> <span class="n">poptable</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__synapse_info</span> <span class="o">=</span> <span class="n">synapse_info</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span> <span class="o">=</span> <span class="n">machine_edge</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span> <span class="o">=</span> <span class="n">app_edge</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__n_synapse_types</span> <span class="o">=</span> <span class="n">n_synapse_types</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span> <span class="o">=</span> <span class="n">max_row_info</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__routing_info</span> <span class="o">=</span> <span class="n">routing_info</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__delay_routing_info</span> <span class="o">=</span> <span class="n">delay_routing_info</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__weight_scales</span> <span class="o">=</span> <span class="n">weight_scales</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__all_syn_block_sz</span> <span class="o">=</span> <span class="n">all_syn_block_sz</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__all_single_syn_sz</span> <span class="o">=</span> <span class="n">all_single_syn_sz</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__is_direct_capable</span> <span class="o">=</span> <span class="n">is_direct_capable</span>

        <span class="c1"># The matrix size can be calculated up-front; use for checking later</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__matrix_size</span> <span class="o">=</span> <span class="p">(</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">undelayed_max_bytes</span> <span class="o">*</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span><span class="o">.</span><span class="n">pre_vertex</span><span class="o">.</span><span class="n">vertex_slice</span><span class="o">.</span><span class="n">n_atoms</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__delay_matrix_size</span> <span class="o">=</span> <span class="p">(</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">delayed_max_bytes</span> <span class="o">*</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span><span class="o">.</span><span class="n">pre_vertex</span><span class="o">.</span><span class="n">vertex_slice</span><span class="o">.</span><span class="n">n_atoms</span> <span class="o">*</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">n_delay_stages</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__single_matrix_size</span> <span class="o">=</span> <span class="p">(</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span><span class="o">.</span><span class="n">pre_vertex</span><span class="o">.</span><span class="n">vertex_slice</span><span class="o">.</span><span class="n">n_atoms</span> <span class="o">*</span>
            <span class="n">BYTES_PER_WORD</span><span class="p">)</span>

        <span class="bp">self</span><span class="o">.</span><span class="n">__index</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__delay_index</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__syn_mat_offset</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__delay_syn_mat_offset</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__is_single</span> <span class="o">=</span> <span class="kc">False</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__received_block</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__delay_received_block</span> <span class="o">=</span> <span class="kc">None</span>

    <span class="k">def</span> <span class="nf">__is_direct</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">single_addr</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Determine if the given connection can be done with a &quot;direct&quot;\</span>
<span class="sd">            synaptic matrix - this must have an exactly 1 entry per row</span>

<span class="sd">        :param int single_addr: The current offset of the direct matrix</span>
<span class="sd">        :rtype: bool</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="ow">not</span> <span class="bp">self</span><span class="o">.</span><span class="n">__is_direct_capable</span><span class="p">:</span>
            <span class="k">return</span> <span class="kc">False</span>
        <span class="n">next_addr</span> <span class="o">=</span> <span class="n">single_addr</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">__single_matrix_size</span>
        <span class="k">return</span> <span class="n">next_addr</span> <span class="o">&lt;=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__all_single_syn_sz</span>

<div class="viewcode-block" id="SynapticMatrix.get_row_data"><a class="viewcode-back" href="../../../../../spynnaker.pyNN.models.neuron.html#spynnaker.pyNN.models.neuron.synaptic_matrix.SynapticMatrix.get_row_data">[docs]</a>    <span class="k">def</span> <span class="nf">get_row_data</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Generate the row data for a synaptic matrix from the description</span>

<span class="sd">        :return: The data and the delayed data</span>
<span class="sd">        :rtype: tuple(~numpy.ndarray or None, ~numpy.ndarray or None)</span>
<span class="sd">        &quot;&quot;&quot;</span>

        <span class="c1"># Get the actual connections</span>
        <span class="n">pre_slices</span> <span class="o">=</span>\
            <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">pre_vertex</span><span class="o">.</span><span class="n">splitter</span><span class="o">.</span><span class="n">get_out_going_slices</span><span class="p">()[</span><span class="mi">0</span><span class="p">]</span>
        <span class="n">post_slices</span> <span class="o">=</span>\
            <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">post_vertex</span><span class="o">.</span><span class="n">splitter</span><span class="o">.</span><span class="n">get_in_coming_slices</span><span class="p">()[</span><span class="mi">0</span><span class="p">]</span>
        <span class="n">pre_vertex_slice</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span><span class="o">.</span><span class="n">pre_vertex</span><span class="o">.</span><span class="n">vertex_slice</span>
        <span class="n">post_vertex_slice</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span><span class="o">.</span><span class="n">post_vertex</span><span class="o">.</span><span class="n">vertex_slice</span>
        <span class="n">connections</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__synapse_info</span><span class="o">.</span><span class="n">connector</span><span class="o">.</span><span class="n">create_synaptic_block</span><span class="p">(</span>
            <span class="n">pre_slices</span><span class="p">,</span> <span class="n">post_slices</span><span class="p">,</span> <span class="n">pre_vertex_slice</span><span class="p">,</span> <span class="n">post_vertex_slice</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__synapse_info</span><span class="o">.</span><span class="n">synapse_type</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__synapse_info</span><span class="p">)</span>

        <span class="c1"># Get the row data; note that we use the availability of the routing</span>
        <span class="c1"># keys to decide if we should actually generate any data; this is</span>
        <span class="c1"># because a single edge might have been filtered</span>
        <span class="p">(</span><span class="n">row_data</span><span class="p">,</span> <span class="n">delayed_row_data</span><span class="p">,</span> <span class="n">delayed_source_ids</span><span class="p">,</span>
         <span class="n">delay_stages</span><span class="p">)</span> <span class="o">=</span> <span class="n">get_synapses</span><span class="p">(</span>
            <span class="n">connections</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__synapse_info</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">n_delay_stages</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__n_synapse_types</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__weight_scales</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="p">,</span>
            <span class="n">pre_vertex_slice</span><span class="p">,</span> <span class="n">post_vertex_slice</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__routing_info</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__delay_routing_info</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">)</span>

        <span class="c1"># Set connections for structural plasticity</span>
        <span class="k">if</span> <span class="nb">isinstance</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">__synapse_info</span><span class="o">.</span><span class="n">synapse_dynamics</span><span class="p">,</span>
                      <span class="n">AbstractSynapseDynamicsStructural</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__synapse_info</span><span class="o">.</span><span class="n">synapse_dynamics</span><span class="o">.</span><span class="n">set_connections</span><span class="p">(</span>
                <span class="n">connections</span><span class="p">,</span> <span class="n">post_vertex_slice</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="p">,</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__synapse_info</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span><span class="p">)</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">delay_edge</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">pre_vertex_slice</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span><span class="o">.</span><span class="n">pre_vertex</span><span class="o">.</span><span class="n">vertex_slice</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">delay_edge</span><span class="o">.</span><span class="n">pre_vertex</span><span class="o">.</span><span class="n">add_delays</span><span class="p">(</span>
                <span class="n">pre_vertex_slice</span><span class="p">,</span> <span class="n">delayed_source_ids</span><span class="p">,</span> <span class="n">delay_stages</span><span class="p">)</span>
        <span class="k">elif</span> <span class="n">delayed_source_ids</span><span class="o">.</span><span class="n">size</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="s2">&quot;Found delayed source IDs but no delay &quot;</span>
                <span class="s2">&quot;edge for </span><span class="si">{}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">label</span><span class="p">))</span>

        <span class="k">return</span> <span class="n">row_data</span><span class="p">,</span> <span class="n">delayed_row_data</span></div>

<div class="viewcode-block" id="SynapticMatrix.write_machine_matrix"><a class="viewcode-back" href="../../../../../spynnaker.pyNN.models.neuron.html#spynnaker.pyNN.models.neuron.synaptic_matrix.SynapticMatrix.write_machine_matrix">[docs]</a>    <span class="k">def</span> <span class="nf">write_machine_matrix</span><span class="p">(</span>
            <span class="bp">self</span><span class="p">,</span> <span class="n">spec</span><span class="p">,</span> <span class="n">block_addr</span><span class="p">,</span> <span class="n">single_synapses</span><span class="p">,</span> <span class="n">single_addr</span><span class="p">,</span> <span class="n">row_data</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Write a matrix for the incoming machine vertex</span>

<span class="sd">        :param ~data_specification.DataSpecificationGenerator spec:</span>
<span class="sd">            The specification to write to</span>
<span class="sd">        :param int block_addr:</span>
<span class="sd">            The address in the synaptic matrix region to start writing at</span>
<span class="sd">        :param int single_addr:</span>
<span class="sd">            The address in the &quot;direct&quot; or &quot;single&quot; matrix to start at</span>
<span class="sd">        :param list single_synapses:</span>
<span class="sd">            A list of &quot;direct&quot; or &quot;single&quot; synapses to write to</span>
<span class="sd">        :param ~numpy.ndarray row_data: The data to write</span>
<span class="sd">        :return: The updated block and single addresses</span>
<span class="sd">        :rtype: tuple(int, int)</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># We can&#39;t write anything if there isn&#39;t a key</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__routing_info</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="k">return</span> <span class="n">block_addr</span><span class="p">,</span> <span class="n">single_addr</span>

        <span class="c1"># If we have routing info but no synapses, write an invalid entry</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">undelayed_max_n_synapses</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__index</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span><span class="o">.</span><span class="n">add_invalid_machine_entry</span><span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__routing_info</span><span class="o">.</span><span class="n">first_key_and_mask</span><span class="p">)</span>
            <span class="k">return</span> <span class="n">block_addr</span><span class="p">,</span> <span class="n">single_addr</span>

        <span class="n">size</span> <span class="o">=</span> <span class="nb">len</span><span class="p">(</span><span class="n">row_data</span><span class="p">)</span> <span class="o">*</span> <span class="n">BYTES_PER_WORD</span>
        <span class="k">if</span> <span class="n">size</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__matrix_size</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="s2">&quot;Data is incorrect size: </span><span class="si">{}</span><span class="s2"> instead of </span><span class="si">{}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
                <span class="n">size</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__matrix_size</span><span class="p">))</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__is_direct</span><span class="p">(</span><span class="n">single_addr</span><span class="p">):</span>
            <span class="n">single_addr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__write_single_machine_matrix</span><span class="p">(</span>
                <span class="n">single_synapses</span><span class="p">,</span> <span class="n">single_addr</span><span class="p">,</span> <span class="n">row_data</span><span class="p">)</span>
            <span class="k">return</span> <span class="n">block_addr</span><span class="p">,</span> <span class="n">single_addr</span>

        <span class="n">block_addr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span><span class="o">.</span><span class="n">write_padding</span><span class="p">(</span><span class="n">spec</span><span class="p">,</span> <span class="n">block_addr</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__index</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span><span class="o">.</span><span class="n">add_machine_entry</span><span class="p">(</span>
            <span class="n">block_addr</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">undelayed_max_words</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__routing_info</span><span class="o">.</span><span class="n">first_key_and_mask</span><span class="p">)</span>
        <span class="n">spec</span><span class="o">.</span><span class="n">write_array</span><span class="p">(</span><span class="n">row_data</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__syn_mat_offset</span> <span class="o">=</span> <span class="n">block_addr</span>
        <span class="n">block_addr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__next_addr</span><span class="p">(</span><span class="n">block_addr</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__matrix_size</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">block_addr</span><span class="p">,</span> <span class="n">single_addr</span></div>

<div class="viewcode-block" id="SynapticMatrix.write_delayed_machine_matrix"><a class="viewcode-back" href="../../../../../spynnaker.pyNN.models.neuron.html#spynnaker.pyNN.models.neuron.synaptic_matrix.SynapticMatrix.write_delayed_machine_matrix">[docs]</a>    <span class="k">def</span> <span class="nf">write_delayed_machine_matrix</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">spec</span><span class="p">,</span> <span class="n">block_addr</span><span class="p">,</span> <span class="n">row_data</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Write a delayed matrix for an incoming machine vertex</span>

<span class="sd">        :param ~data_specification.DataSpecificationGenerator spec:</span>
<span class="sd">            The specification to write to</span>
<span class="sd">        :param int block_addr:</span>
<span class="sd">            The address in the synaptic matrix region to start writing at</span>
<span class="sd">        :param ~numpy.ndarray row_data: The data to write</span>
<span class="sd">        :return: The updated block address</span>
<span class="sd">        :rtype: int</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># We can&#39;t write anything if there isn&#39;t a key</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__delay_routing_info</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="k">return</span> <span class="n">block_addr</span>

        <span class="c1"># If we have routing info but no synapses, write an invalid entry</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">delayed_max_n_synapses</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__delay_index</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span><span class="o">.</span><span class="n">add_invalid_machine_entry</span><span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__delay_routing_info</span><span class="o">.</span><span class="n">first_key_and_mask</span><span class="p">)</span>
            <span class="k">return</span> <span class="n">block_addr</span>

        <span class="n">size</span> <span class="o">=</span> <span class="nb">len</span><span class="p">(</span><span class="n">row_data</span><span class="p">)</span> <span class="o">*</span> <span class="n">BYTES_PER_WORD</span>
        <span class="k">if</span> <span class="n">size</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__delay_matrix_size</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="s2">&quot;Data is incorrect size: </span><span class="si">{}</span><span class="s2"> instead of </span><span class="si">{}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
                <span class="n">size</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__delay_matrix_size</span><span class="p">))</span>

        <span class="n">block_addr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span><span class="o">.</span><span class="n">write_padding</span><span class="p">(</span><span class="n">spec</span><span class="p">,</span> <span class="n">block_addr</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__delay_index</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span><span class="o">.</span><span class="n">add_machine_entry</span><span class="p">(</span>
            <span class="n">block_addr</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">delayed_max_words</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__delay_routing_info</span><span class="o">.</span><span class="n">first_key_and_mask</span><span class="p">)</span>
        <span class="n">spec</span><span class="o">.</span><span class="n">write_array</span><span class="p">(</span><span class="n">row_data</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__delay_syn_mat_offset</span> <span class="o">=</span> <span class="n">block_addr</span>
        <span class="n">block_addr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__next_addr</span><span class="p">(</span><span class="n">block_addr</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__delay_matrix_size</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">block_addr</span></div>

    <span class="k">def</span> <span class="nf">__write_single_machine_matrix</span><span class="p">(</span>
            <span class="bp">self</span><span class="p">,</span> <span class="n">single_synapses</span><span class="p">,</span> <span class="n">single_addr</span><span class="p">,</span> <span class="n">row_data</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Write a direct (single synapse) matrix for an incoming machine\</span>
<span class="sd">            vertex</span>

<span class="sd">        :param list single_synapses: A list of single synapses to add to</span>
<span class="sd">        :param int single_addr: The initial address to write to</span>
<span class="sd">        :param ~numpy.ndarray row_data: The row data to write</span>
<span class="sd">        :return: The updated single address</span>
<span class="sd">        :rtype: int</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">single_rows</span> <span class="o">=</span> <span class="n">row_data</span><span class="o">.</span><span class="n">reshape</span><span class="p">(</span><span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="mi">4</span><span class="p">)[:,</span> <span class="mi">3</span><span class="p">]</span>
        <span class="n">data_size</span> <span class="o">=</span> <span class="nb">len</span><span class="p">(</span><span class="n">single_rows</span><span class="p">)</span> <span class="o">*</span> <span class="n">BYTES_PER_WORD</span>
        <span class="k">if</span> <span class="n">data_size</span> <span class="o">!=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__single_matrix_size</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span><span class="s2">&quot;Row data incorrect size: </span><span class="si">{}</span><span class="s2"> instead of </span><span class="si">{}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
                <span class="n">data_size</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__single_matrix_size</span><span class="p">))</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__index</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span><span class="o">.</span><span class="n">add_machine_entry</span><span class="p">(</span>
            <span class="n">single_addr</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">undelayed_max_words</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__routing_info</span><span class="o">.</span><span class="n">first_key_and_mask</span><span class="p">,</span> <span class="n">is_single</span><span class="o">=</span><span class="kc">True</span><span class="p">)</span>
        <span class="n">single_synapses</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">single_rows</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__syn_mat_offset</span> <span class="o">=</span> <span class="n">single_addr</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__is_single</span> <span class="o">=</span> <span class="kc">True</span>
        <span class="n">single_addr</span> <span class="o">=</span> <span class="n">single_addr</span> <span class="o">+</span> <span class="bp">self</span><span class="o">.</span><span class="n">__single_matrix_size</span>
        <span class="k">return</span> <span class="n">single_addr</span>

<div class="viewcode-block" id="SynapticMatrix.next_on_chip_address"><a class="viewcode-back" href="../../../../../spynnaker.pyNN.models.neuron.html#spynnaker.pyNN.models.neuron.synaptic_matrix.SynapticMatrix.next_on_chip_address">[docs]</a>    <span class="k">def</span> <span class="nf">next_on_chip_address</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">block_addr</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Allocate an address for a machine matrix and add it to the</span>
<span class="sd">            population table</span>

<span class="sd">        :param int block_addr:</span>
<span class="sd">            The address at which to start the allocation</span>
<span class="sd">        :return: The address after the allocation and the allocated address</span>
<span class="sd">        :rtype: int, int</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Can&#39;t reserve anything if there isn&#39;t a key</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__routing_info</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="k">return</span> <span class="n">block_addr</span><span class="p">,</span> <span class="n">SYN_REGION_UNUSED</span>

        <span class="c1"># If we have routing info but no synapses, add an invalid entry</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">undelayed_max_n_synapses</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__index</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span><span class="o">.</span><span class="n">add_invalid_machine_entry</span><span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__routing_info</span><span class="o">.</span><span class="n">first_key_and_mask</span><span class="p">)</span>
            <span class="k">return</span> <span class="n">block_addr</span><span class="p">,</span> <span class="n">SYN_REGION_UNUSED</span>

        <span class="c1"># Otherwise add a master population table entry for the incoming</span>
        <span class="c1"># machine vertex</span>
        <span class="n">block_addr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span><span class="o">.</span><span class="n">get_next_allowed_address</span><span class="p">(</span><span class="n">block_addr</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__index</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span><span class="o">.</span><span class="n">add_machine_entry</span><span class="p">(</span>
            <span class="n">block_addr</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">undelayed_max_words</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__routing_info</span><span class="o">.</span><span class="n">first_key_and_mask</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__syn_mat_offset</span> <span class="o">=</span> <span class="n">block_addr</span>
        <span class="n">block_addr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__next_addr</span><span class="p">(</span><span class="n">block_addr</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__matrix_size</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">block_addr</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__syn_mat_offset</span></div>

<div class="viewcode-block" id="SynapticMatrix.next_delay_on_chip_address"><a class="viewcode-back" href="../../../../../spynnaker.pyNN.models.neuron.html#spynnaker.pyNN.models.neuron.synaptic_matrix.SynapticMatrix.next_delay_on_chip_address">[docs]</a>    <span class="k">def</span> <span class="nf">next_delay_on_chip_address</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">block_addr</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Allocate an address for a delayed machine matrix and add it to the</span>
<span class="sd">            population table</span>

<span class="sd">        :param int block_addr:</span>
<span class="sd">            The address at which to start the allocation</span>
<span class="sd">        :return: The address after the allocation and the allocated address</span>
<span class="sd">        :rtype: int, int</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># Can&#39;t reserve anything if there isn&#39;t a key</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__delay_routing_info</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="k">return</span> <span class="n">block_addr</span><span class="p">,</span> <span class="n">SYN_REGION_UNUSED</span>

        <span class="c1"># If we have routing info but no synapses, add an invalid entry</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">delayed_max_n_synapses</span> <span class="o">==</span> <span class="mi">0</span><span class="p">:</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__delay_index</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span><span class="o">.</span><span class="n">add_invalid_machine_entry</span><span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__delay_routing_info</span><span class="o">.</span><span class="n">first_key_and_mask</span><span class="p">)</span>
            <span class="k">return</span> <span class="n">block_addr</span><span class="p">,</span> <span class="n">SYN_REGION_UNUSED</span>

        <span class="c1"># Otherwise add a master population table entry for the incoming</span>
        <span class="c1"># machine vertex</span>
        <span class="n">block_addr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span><span class="o">.</span><span class="n">get_next_allowed_address</span><span class="p">(</span><span class="n">block_addr</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__delay_index</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__poptable</span><span class="o">.</span><span class="n">add_machine_entry</span><span class="p">(</span>
            <span class="n">block_addr</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">delayed_max_words</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__delay_routing_info</span><span class="o">.</span><span class="n">first_key_and_mask</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__delay_syn_mat_offset</span> <span class="o">=</span> <span class="n">block_addr</span>
        <span class="n">block_addr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__next_addr</span><span class="p">(</span><span class="n">block_addr</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__delay_matrix_size</span><span class="p">)</span>
        <span class="k">return</span> <span class="n">block_addr</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__delay_syn_mat_offset</span></div>

<div class="viewcode-block" id="SynapticMatrix.get_generator_data"><a class="viewcode-back" href="../../../../../spynnaker.pyNN.models.neuron.html#spynnaker.pyNN.models.neuron.synaptic_matrix.SynapticMatrix.get_generator_data">[docs]</a>    <span class="k">def</span> <span class="nf">get_generator_data</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">syn_mat_offset</span><span class="p">,</span> <span class="n">d_mat_offset</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Get the generator data for this matrix</span>

<span class="sd">        :param int syn_mat_offset:</span>
<span class="sd">            The synaptic matrix offset to write the data to</span>
<span class="sd">        :param int d_mat_offset:</span>
<span class="sd">            The synaptic matrix offset to write the delayed data to</span>
<span class="sd">        :rtype: GeneratorData</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__write_on_chip_delay_data</span><span class="p">()</span>
        <span class="k">return</span> <span class="n">GeneratorData</span><span class="p">(</span>
            <span class="n">syn_mat_offset</span><span class="p">,</span> <span class="n">d_mat_offset</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">undelayed_max_words</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">delayed_max_words</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">undelayed_max_n_synapses</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">delayed_max_n_synapses</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">pre_vertex</span><span class="o">.</span><span class="n">splitter</span><span class="o">.</span><span class="n">get_out_going_slices</span><span class="p">()[</span><span class="mi">0</span><span class="p">],</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">post_vertex</span><span class="o">.</span><span class="n">splitter</span><span class="o">.</span><span class="n">get_in_coming_slices</span><span class="p">()[</span><span class="mi">0</span><span class="p">],</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span><span class="o">.</span><span class="n">pre_vertex</span><span class="o">.</span><span class="n">vertex_slice</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span><span class="o">.</span><span class="n">post_vertex</span><span class="o">.</span><span class="n">vertex_slice</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__synapse_info</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">n_delay_stages</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">post_vertex</span><span class="o">.</span><span class="n">splitter</span><span class="o">.</span><span class="n">max_support_delay</span><span class="p">())</span></div>

    <span class="k">def</span> <span class="nf">__write_on_chip_delay_data</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Write data for delayed on-chip generation</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="c1"># If delay edge exists, tell this about the data too, so it can</span>
        <span class="c1"># generate its own data</span>
        <span class="k">if</span> <span class="p">(</span><span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">delayed_max_n_synapses</span> <span class="o">&gt;</span> <span class="mi">0</span> <span class="ow">and</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">delay_edge</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">):</span>
            <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">delay_edge</span><span class="o">.</span><span class="n">pre_vertex</span><span class="o">.</span><span class="n">add_generator_data</span><span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">undelayed_max_n_synapses</span><span class="p">,</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">delayed_max_n_synapses</span><span class="p">,</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">pre_vertex</span><span class="o">.</span><span class="n">splitter</span><span class="o">.</span><span class="n">get_out_going_slices</span><span class="p">()[</span><span class="mi">0</span><span class="p">],</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">post_vertex</span><span class="o">.</span><span class="n">splitter</span><span class="o">.</span><span class="n">get_in_coming_slices</span><span class="p">()[</span><span class="mi">0</span><span class="p">],</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span><span class="o">.</span><span class="n">pre_vertex</span><span class="o">.</span><span class="n">vertex_slice</span><span class="p">,</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span><span class="o">.</span><span class="n">post_vertex</span><span class="o">.</span><span class="n">vertex_slice</span><span class="p">,</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__synapse_info</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">n_delay_stages</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">post_vertex</span><span class="o">.</span><span class="n">splitter</span><span class="o">.</span><span class="n">max_support_delay</span><span class="p">())</span>
        <span class="k">elif</span> <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">delayed_max_n_synapses</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="s2">&quot;Found delayed items but no delay machine edge for </span><span class="si">{}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
                    <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">label</span><span class="p">))</span>

    <span class="k">def</span> <span class="nf">__next_addr</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">block_addr</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">max_addr</span><span class="o">=</span><span class="kc">None</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Get the next block address and check it hasn&#39;t overflowed the</span>
<span class="sd">            allocation</span>

<span class="sd">        :param int block_addr: The address of the allocation</span>
<span class="sd">        :param int size: The size of the allocation in bytes</span>
<span class="sd">        :param int max_addr: The optional maximum address to measure against;</span>
<span class="sd">            if not supplied, the global synaptic block limit will be used</span>
<span class="sd">        :raise Exception: If the allocation overflows</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">next_addr</span> <span class="o">=</span> <span class="n">block_addr</span> <span class="o">+</span> <span class="n">size</span>
        <span class="k">if</span> <span class="n">max_addr</span> <span class="ow">is</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">max_addr</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__all_syn_block_sz</span>
        <span class="k">if</span> <span class="n">next_addr</span> <span class="o">&gt;</span> <span class="n">max_addr</span><span class="p">:</span>
            <span class="k">raise</span> <span class="ne">Exception</span><span class="p">(</span>
                <span class="s2">&quot;Too much synaptic memory has been used: </span><span class="si">{}</span><span class="s2"> of </span><span class="si">{}</span><span class="s2">&quot;</span><span class="o">.</span><span class="n">format</span><span class="p">(</span>
                    <span class="n">next_addr</span><span class="p">,</span> <span class="n">max_addr</span><span class="p">))</span>
        <span class="k">return</span> <span class="n">next_addr</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">index</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; The index of the matrix within the master population table</span>

<span class="sd">        :rtype: int</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">__index</span>

    <span class="nd">@property</span>
    <span class="k">def</span> <span class="nf">delay_index</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; The index of the delayed matrix within the master population table</span>

<span class="sd">        :rtype: int</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">__delay_index</span>

<div class="viewcode-block" id="SynapticMatrix.read_connections"><a class="viewcode-back" href="../../../../../spynnaker.pyNN.models.neuron.html#spynnaker.pyNN.models.neuron.synaptic_matrix.SynapticMatrix.read_connections">[docs]</a>    <span class="k">def</span> <span class="nf">read_connections</span><span class="p">(</span>
            <span class="bp">self</span><span class="p">,</span> <span class="n">transceiver</span><span class="p">,</span> <span class="n">placement</span><span class="p">,</span> <span class="n">synapses_address</span><span class="p">,</span> <span class="n">single_address</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Read the connections from the machine</span>

<span class="sd">        :param ~spinnman.transciever.Transceiver transceiver:</span>
<span class="sd">            How to read the data from the machine</span>
<span class="sd">        :param ~pacman.model.placements.Placement placement:</span>
<span class="sd">            Where the matrix is on the machine</span>
<span class="sd">        :param int synapses_address:</span>
<span class="sd">            The base address of the synaptic matrix region</span>
<span class="sd">        :param int single_address:</span>
<span class="sd">            The base address of the &quot;direct&quot; or &quot;single&quot; matrix region</span>
<span class="sd">        :return: A list of arrays of connections, each with dtype</span>
<span class="sd">            AbstractSynapseDynamics.NUMPY_CONNECTORS_DTYPE</span>
<span class="sd">        :rtype: ~numpy.ndarray</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="n">pre_slice</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span><span class="o">.</span><span class="n">pre_vertex</span><span class="o">.</span><span class="n">vertex_slice</span>
        <span class="n">post_slice</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__machine_edge</span><span class="o">.</span><span class="n">post_vertex</span><span class="o">.</span><span class="n">vertex_slice</span>
        <span class="n">connections</span> <span class="o">=</span> <span class="nb">list</span><span class="p">()</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__syn_mat_offset</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
            <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__is_single</span><span class="p">:</span>
                <span class="n">block</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__get_single_block</span><span class="p">(</span>
                    <span class="n">transceiver</span><span class="p">,</span> <span class="n">placement</span><span class="p">,</span> <span class="n">single_address</span><span class="p">)</span>
            <span class="k">else</span><span class="p">:</span>
                <span class="n">block</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__get_block</span><span class="p">(</span>
                    <span class="n">transceiver</span><span class="p">,</span> <span class="n">placement</span><span class="p">,</span> <span class="n">synapses_address</span><span class="p">)</span>
            <span class="n">splitter</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">post_vertex</span><span class="o">.</span><span class="n">splitter</span>
            <span class="n">connections</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">convert_to_connections</span><span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__synapse_info</span><span class="p">,</span> <span class="n">pre_slice</span><span class="p">,</span> <span class="n">post_slice</span><span class="p">,</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">undelayed_max_words</span><span class="p">,</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__n_synapse_types</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__weight_scales</span><span class="p">,</span> <span class="n">block</span><span class="p">,</span>
                <span class="kc">False</span><span class="p">,</span> <span class="n">splitter</span><span class="o">.</span><span class="n">max_support_delay</span><span class="p">()))</span>

        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__delay_syn_mat_offset</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
            <span class="n">block</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__get_delayed_block</span><span class="p">(</span>
                <span class="n">transceiver</span><span class="p">,</span> <span class="n">placement</span><span class="p">,</span> <span class="n">synapses_address</span><span class="p">)</span>
            <span class="n">splitter</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__app_edge</span><span class="o">.</span><span class="n">post_vertex</span><span class="o">.</span><span class="n">splitter</span>
            <span class="n">connections</span><span class="o">.</span><span class="n">append</span><span class="p">(</span><span class="n">convert_to_connections</span><span class="p">(</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__synapse_info</span><span class="p">,</span> <span class="n">pre_slice</span><span class="p">,</span> <span class="n">post_slice</span><span class="p">,</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__max_row_info</span><span class="o">.</span><span class="n">delayed_max_words</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__n_synapse_types</span><span class="p">,</span>
                <span class="bp">self</span><span class="o">.</span><span class="n">__weight_scales</span><span class="p">,</span> <span class="n">block</span><span class="p">,</span>
                <span class="kc">True</span><span class="p">,</span> <span class="n">splitter</span><span class="o">.</span><span class="n">max_support_delay</span><span class="p">()))</span>

        <span class="k">return</span> <span class="n">connections</span></div>

<div class="viewcode-block" id="SynapticMatrix.clear_connection_cache"><a class="viewcode-back" href="../../../../../spynnaker.pyNN.models.neuron.html#spynnaker.pyNN.models.neuron.synaptic_matrix.SynapticMatrix.clear_connection_cache">[docs]</a>    <span class="k">def</span> <span class="nf">clear_connection_cache</span><span class="p">(</span><span class="bp">self</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Clear the saved connections</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__received_block</span> <span class="o">=</span> <span class="kc">None</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__delay_received_block</span> <span class="o">=</span> <span class="kc">None</span></div>

    <span class="k">def</span> <span class="nf">__get_block</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">transceiver</span><span class="p">,</span> <span class="n">placement</span><span class="p">,</span> <span class="n">synapses_address</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Get a block of data for undelayed synapses</span>

<span class="sd">        :param ~spinnman.transceiver.Transceiver transceiver:</span>
<span class="sd">            How to read the data from the machine</span>
<span class="sd">        :param ~pacman.model.placements.Placement placement:</span>
<span class="sd">            Where the matrix is on the machine</span>
<span class="sd">        :param int synapses_address:</span>
<span class="sd">            The base address of the synaptic matrix region</span>
<span class="sd">        :rtype: bytearray</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__received_block</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
            <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">__received_block</span>
        <span class="n">address</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__syn_mat_offset</span> <span class="o">+</span> <span class="n">synapses_address</span>
        <span class="n">block</span> <span class="o">=</span> <span class="n">transceiver</span><span class="o">.</span><span class="n">read_memory</span><span class="p">(</span>
            <span class="n">placement</span><span class="o">.</span><span class="n">x</span><span class="p">,</span> <span class="n">placement</span><span class="o">.</span><span class="n">y</span><span class="p">,</span> <span class="n">address</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__matrix_size</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__received_block</span> <span class="o">=</span> <span class="n">block</span>
        <span class="k">return</span> <span class="n">block</span>

    <span class="k">def</span> <span class="nf">__get_delayed_block</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">transceiver</span><span class="p">,</span> <span class="n">placement</span><span class="p">,</span> <span class="n">synapses_address</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Get a block of data for delayed synapses</span>

<span class="sd">        :param Transceiver transceiver: How to read the data from the machine</span>
<span class="sd">        :param Placement placement: Where the matrix is on the machine</span>
<span class="sd">        :param int synapses_address:</span>
<span class="sd">            The base address of the synaptic matrix region</span>
<span class="sd">        :rtype: bytearray</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__delay_received_block</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
            <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">__delay_received_block</span>
        <span class="n">address</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__delay_syn_mat_offset</span> <span class="o">+</span> <span class="n">synapses_address</span>
        <span class="n">block</span> <span class="o">=</span> <span class="n">transceiver</span><span class="o">.</span><span class="n">read_memory</span><span class="p">(</span>
            <span class="n">placement</span><span class="o">.</span><span class="n">x</span><span class="p">,</span> <span class="n">placement</span><span class="o">.</span><span class="n">y</span><span class="p">,</span> <span class="n">address</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__delay_matrix_size</span><span class="p">)</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__delay_received_block</span> <span class="o">=</span> <span class="n">block</span>
        <span class="k">return</span> <span class="n">block</span>

    <span class="k">def</span> <span class="nf">__get_single_block</span><span class="p">(</span><span class="bp">self</span><span class="p">,</span> <span class="n">transceiver</span><span class="p">,</span> <span class="n">placement</span><span class="p">,</span> <span class="n">single_address</span><span class="p">):</span>
        <span class="sd">&quot;&quot;&quot; Get a block of data for &quot;direct&quot; or &quot;single&quot; synapses</span>

<span class="sd">        :param Transceiver transceiver: How to read the data from the machine</span>
<span class="sd">        :param Placement placement: Where the matrix is on the machine</span>
<span class="sd">        :param int single_address:</span>
<span class="sd">            The base address of the &quot;direct&quot; or &quot;single&quot; matrix region</span>
<span class="sd">        :rtype: bytearray</span>
<span class="sd">        &quot;&quot;&quot;</span>
        <span class="k">if</span> <span class="bp">self</span><span class="o">.</span><span class="n">__received_block</span> <span class="ow">is</span> <span class="ow">not</span> <span class="kc">None</span><span class="p">:</span>
            <span class="k">return</span> <span class="bp">self</span><span class="o">.</span><span class="n">__received_block</span>
        <span class="n">address</span> <span class="o">=</span> <span class="bp">self</span><span class="o">.</span><span class="n">__syn_mat_offset</span> <span class="o">+</span> <span class="n">single_address</span>
        <span class="n">block</span> <span class="o">=</span> <span class="n">transceiver</span><span class="o">.</span><span class="n">read_memory</span><span class="p">(</span>
            <span class="n">placement</span><span class="o">.</span><span class="n">x</span><span class="p">,</span> <span class="n">placement</span><span class="o">.</span><span class="n">y</span><span class="p">,</span> <span class="n">address</span><span class="p">,</span> <span class="bp">self</span><span class="o">.</span><span class="n">__single_matrix_size</span><span class="p">)</span>
        <span class="n">numpy_data</span> <span class="o">=</span> <span class="n">numpy</span><span class="o">.</span><span class="n">asarray</span><span class="p">(</span><span class="n">block</span><span class="p">,</span> <span class="n">dtype</span><span class="o">=</span><span class="s2">&quot;uint8&quot;</span><span class="p">)</span><span class="o">.</span><span class="n">view</span><span class="p">(</span><span class="s2">&quot;uint32&quot;</span><span class="p">)</span>
        <span class="n">n_rows</span> <span class="o">=</span> <span class="nb">len</span><span class="p">(</span><span class="n">numpy_data</span><span class="p">)</span>
        <span class="n">numpy_block</span> <span class="o">=</span> <span class="n">numpy</span><span class="o">.</span><span class="n">zeros</span><span class="p">((</span><span class="n">n_rows</span><span class="p">,</span> <span class="n">BYTES_PER_WORD</span><span class="p">),</span> <span class="n">dtype</span><span class="o">=</span><span class="s2">&quot;uint32&quot;</span><span class="p">)</span>
        <span class="n">numpy_block</span><span class="p">[:,</span> <span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">numpy_data</span>
        <span class="n">numpy_block</span><span class="p">[:,</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span>
        <span class="bp">self</span><span class="o">.</span><span class="n">__received_block</span> <span class="o">=</span> <span class="n">numpy_block</span>
        <span class="k">return</span> <span class="n">numpy_block</span><span class="o">.</span><span class="n">tobytes</span><span class="p">()</span></div>
</pre></div>

            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" />
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>$('#searchbox').show(0);</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>Navigation</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../../../../../genindex.html" title="General Index"
             >index</a></li>
        <li class="right" >
          <a href="../../../../../py-modindex.html" title="Python Module Index"
             >modules</a> |</li>
        <li class="nav-item nav-item-0"><a href="../../../../../index.html">sPyNNaker 6.0.1 documentation</a> &#187;</li>
          <li class="nav-item nav-item-1"><a href="../../../../index.html" >Module code</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">spynnaker.pyNN.models.neuron.synaptic_matrix</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &#169; Copyright 2014-2021.
      Created using <a href="https://www.sphinx-doc.org/">Sphinx</a> 4.0.3.
    </div>
  </body>
</html>