\subsection{fpgacfg\+\_\+pkg.\+vhd}
\label{fpgacfg__pkg_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/fpgacfg\+\_\+pkg.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/spi/fpgacfg\+\_\+pkg.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00002 \textcolor{keyword}{-- FILE:          fpgacfg\_pkg.vhd}
00003 \textcolor{keyword}{-- DESCRIPTION:   Package for fpgacfg module}
00004 \textcolor{keyword}{-- DATE:          11:13 AM Friday, May 11, 2018}
00005 \textcolor{keyword}{-- AUTHOR(s):     Lime Microsystems}
00006 \textcolor{keyword}{-- REVISIONS:}
00007 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00008 
00009 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00010 \textcolor{keyword}{--NOTES:}
00011 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00012 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{ieee};
00013 \textcolor{vhdlkeyword}{use }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00014 \textcolor{vhdlkeyword}{use }ieee.numeric\_std.\textcolor{keywordflow}{all};
00015 
00016 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00017 \textcolor{keyword}{-- Package declaration}
00018 \textcolor{keyword}{-- ----------------------------------------------------------------------------}
00019 \textcolor{keywordflow}{package }fpgacfg_pkg \textcolor{keywordflow}{is}
00020    
00021 \textcolor{keyword}{   -- Outputs from the fpgacfg.}
00022    \textcolor{keywordflow}{type} \textcolor{vhdlchar}{t_FROM_FPGACFG} \textcolor{keywordflow}{is} \textcolor{keywordflow}{record}
00023 \textcolor{keyword}{      --FPGA direct clocking}
00024       \textcolor{vhdlchar}{phase_reg_sel}  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00025       \textcolor{vhdlchar}{clk_ind}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00026       \textcolor{vhdlchar}{cnt_ind}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{4} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00027       \textcolor{vhdlchar}{load_phase_reg} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00028       \textcolor{vhdlchar}{drct_clk_en}    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00029 \textcolor{keyword}{      --Interface Config}
00030       \textcolor{vhdlchar}{ch_en}          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00031       \textcolor{vhdlchar}{smpl_width}     \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00032       \textcolor{vhdlchar}{mode}           \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00033       \textcolor{vhdlchar}{ddr_en}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00034       \textcolor{vhdlchar}{trxiq_pulse}    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00035       \textcolor{vhdlchar}{mimo_int_en}    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00036       \textcolor{vhdlchar}{synch_dis}      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00037       \textcolor{vhdlchar}{synch_mode}     \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00038       \textcolor{vhdlchar}{smpl_nr_clr}    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00039       \textcolor{vhdlchar}{txpct_loss_clr} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00040       \textcolor{vhdlchar}{rx_en}          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00041       \textcolor{vhdlchar}{tx_en}          \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00042       \textcolor{vhdlchar}{rx_ptrn_en}     \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00043       \textcolor{vhdlchar}{tx_ptrn_en}     \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00044       \textcolor{vhdlchar}{tx_cnt_en}      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00045       \textcolor{vhdlchar}{wfm_ch_en}      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00046       \textcolor{vhdlchar}{wfm_play}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00047       \textcolor{vhdlchar}{wfm_load}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00048       \textcolor{vhdlchar}{wfm_smpl_width} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00049       \textcolor{vhdlchar}{SPI_SS}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00050       
00051       \textcolor{vhdlchar}{LMS1_SS}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00052 \textcolor{keyword}{      -- LMS2\_SS     : std\_logic;}
00053 \textcolor{keyword}{      -- ADF\_SS      : std\_logic;}
00054 \textcolor{keyword}{      -- DAC\_SS      : std\_logic;}
00055 \textcolor{keyword}{      -- POT1\_SS     : std\_logic;}
00056       
00057       \textcolor{vhdlchar}{LMS1_RESET}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00058       \textcolor{vhdlchar}{LMS1_CORE_LDO_EN}  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00059       \textcolor{vhdlchar}{LMS1_TXNRX1}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00060       \textcolor{vhdlchar}{LMS1_TXNRX2}       \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00061       \textcolor{vhdlchar}{LMS1_TXEN}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00062       \textcolor{vhdlchar}{LMS1_RXEN}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00063 \textcolor{keyword}{      -- LMS2\_RESET        : std\_logic;}
00064 \textcolor{keyword}{      -- LMS2\_CORE\_LDO\_EN  : std\_logic;}
00065 \textcolor{keyword}{      -- LMS2\_TXNRX1       : std\_logic;}
00066 \textcolor{keyword}{      -- LMS2\_TXNRX2       : std\_logic;}
00067 \textcolor{keyword}{      -- LMS2\_TXEN         : std\_logic;}
00068 \textcolor{keyword}{      -- LMS2\_RXEN         : std\_logic;}
00069       \textcolor{vhdlchar}{GPIO}              \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{6} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00070       \textcolor{vhdlchar}{FPGA_LED1_CTRL}    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00071       \textcolor{vhdlchar}{FPGA_LED2_CTRL}    \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00072       \textcolor{vhdlchar}{FX3_LED_CTRL}      \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{2} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00073       \textcolor{vhdlchar}{CLK_ENA}           \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00074       \textcolor{vhdlchar}{sync_pulse_period} \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00075       \textcolor{vhdlchar}{sync_size}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00076       \textcolor{vhdlchar}{txant_pre}         \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00077       \textcolor{vhdlchar}{txant_post}        \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00078    \textcolor{keywordflow}{end} \textcolor{keywordflow}{record} \textcolor{vhdlchar}{t_FROM_FPGACFG};
00079   
00080 \textcolor{keyword}{   -- Inputs to the fpgacfg.}
00081    \textcolor{keywordflow}{type} \textcolor{vhdlchar}{t_TO_FPGACFG} \textcolor{keywordflow}{is} \textcolor{keywordflow}{record}
00082       \textcolor{vhdlchar}{HW_VER}   \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00083       \textcolor{vhdlchar}{BOM_VER}  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00084       \textcolor{vhdlchar}{PWR_SRC}  \textcolor{vhdlchar}{:} \textcolor{comment}{std\_logic};
00085    \textcolor{keywordflow}{end} \textcolor{keywordflow}{record} \textcolor{vhdlchar}{t_TO_FPGACFG};
00086    
00087 
00088       
00089 \textcolor{keywordflow}{end} \textcolor{keywordflow}{package} \textcolor{vhdlchar}{fpgacfg\_pkg};
\end{DoxyCode}
