
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA_TUTORIALS/vivado-library-master/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/mohamad/xilinx20183/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 333.313 ; gain = 52.727
add_files: Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 474.117 ; gain = 140.805
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 569.227 ; gain = 95.109
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'hdmi_decode_imp_VAD0EZ' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1199]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_0_0' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_0_0' (1#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_axis_subset_converter_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dvi2rgb_1_0' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_dvi2rgb_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dvi2rgb_1_0' (2#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_dvi2rgb_1_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dvi2rgb_1' of module 'design_1_dvi2rgb_1_0' requires 19 connections, but only 18 given [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1325]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1344]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_0' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_system_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_0' (3#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_system_ila_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1352]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_1_0' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_system_ila_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_1_0' (4#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_system_ila_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_vid_in_axi4s_0_0' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_vid_in_axi4s_0_0' (5#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'design_1_v_vid_in_axi4s_0_0' requires 28 connections, but only 19 given [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1364]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_decode_imp_VAD0EZ' (6#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1199]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (7#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 115 connections, but only 103 given [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:234]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps7_0_100M_0' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps7_0_100M_0' (8#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 8 given [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:338]
INFO: [Synth 8-6157] synthesizing module 'vdma_imp_1IDS4VE' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:2149]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (9#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_0_0' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:428]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_YKJ1JZ' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1948]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (10#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_YKJ1JZ' (11#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1948]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_0_0' (12#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:428]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_0' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_0' (13#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' requires 45 connections, but only 44 given [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:2567]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:648]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_13C7CNE' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1386]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_13C7CNE' (14#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1386]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_RCQ59N' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1511]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_RCQ59N' (15#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1511]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_WGEUTK' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1643]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (16#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_WGEUTK' (17#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1643]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (18#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'design_1_xbar_0' requires 40 connections, but only 38 given [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:1158]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (19#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:648]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:2692]
INFO: [Synth 8-6157] synthesizing module 'design_1_system_ila_0_1' [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_system_ila_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_system_ila_0_1' (20#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/.Xil/Vivado-8408-mohamad/realtime/design_1_system_ila_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vdma_imp_1IDS4VE' (21#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:2149]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (22#1) [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (23#1) [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (24#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/mohamad/xilinx20183/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (25#1) [D:/mohamad/xilinx20183/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (26#1) [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_WGEUTK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_WGEUTK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_RCQ59N has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_RCQ59N has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_RCQ59N has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_RCQ59N has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_13C7CNE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_13C7CNE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_13C7CNE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_13C7CNE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_arready
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[63]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[62]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[61]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[60]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[59]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[58]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[57]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[56]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[55]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[54]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[53]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[52]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[51]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[50]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[49]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[48]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[47]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[46]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[45]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[44]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[43]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[42]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[41]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[40]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[39]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[38]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[37]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[36]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[35]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[34]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[33]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[32]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[31]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[30]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[29]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[28]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[27]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[26]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[25]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[24]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[23]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[22]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[21]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[20]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[19]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[18]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[17]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[16]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[15]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[14]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[13]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[12]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[11]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[10]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[9]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[8]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[7]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[6]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[5]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[4]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[3]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[2]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rdata[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rlast
WARNING: [Synth 8-3331] design s00_couplers_imp_YKJ1JZ has unconnected port M_AXI_rvalid
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design vdma_imp_1IDS4VE has unconnected port S_AXIS_S2MM_tdest[0]
WARNING: [Synth 8-3331] design vdma_imp_1IDS4VE has unconnected port S_AXIS_S2MM_tid[0]
WARNING: [Synth 8-3331] design vdma_imp_1IDS4VE has unconnected port S_AXIS_S2MM_tstrb[2]
WARNING: [Synth 8-3331] design vdma_imp_1IDS4VE has unconnected port S_AXIS_S2MM_tstrb[1]
WARNING: [Synth 8-3331] design vdma_imp_1IDS4VE has unconnected port S_AXIS_S2MM_tstrb[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 625.254 ; gain = 151.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 625.254 ; gain = 151.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 625.254 ; gain = 151.137
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Finished Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_100M'
Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/hdmi_decode/axis_subset_converter_0'
Finished Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0/design_1_axis_subset_converter_0_0_in_context.xdc] for cell 'design_1_i/hdmi_decode/axis_subset_converter_0'
Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/hdmi_decode/v_vid_in_axi4s_0'
Finished Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/hdmi_decode/v_vid_in_axi4s_0'
Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/vdma/axi_vdma_0'
Finished Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/vdma/axi_vdma_0'
Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc] for cell 'design_1_i/hdmi_decode/dvi2rgb_1'
Finished Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc] for cell 'design_1_i/hdmi_decode/dvi2rgb_1'
Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/vdma/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/vdma/ps7_0_axi_periph/xbar'
Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/vdma/axi_gpio_0'
Finished Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/vdma/axi_gpio_0'
Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/hdmi_decode/system_ila_0'
Finished Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0/design_1_system_ila_0_0_in_context.xdc] for cell 'design_1_i/hdmi_decode/system_ila_0'
Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_0/design_1_system_ila_1_0/design_1_system_ila_1_0_in_context.xdc] for cell 'design_1_i/hdmi_decode/system_ila_1'
Finished Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_system_ila_1_0/design_1_system_ila_1_0/design_1_system_ila_1_0_in_context.xdc] for cell 'design_1_i/hdmi_decode/system_ila_1'
Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1/design_1_system_ila_0_1_in_context.xdc] for cell 'design_1_i/vdma/system_ila_0'
Finished Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_system_ila_0_1/design_1_system_ila_0_1/design_1_system_ila_0_1_in_context.xdc] for cell 'design_1_i/vdma/system_ila_0'
Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 915.770 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 915.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 915.770 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 915.770 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/hdmi_decode/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/vdma/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/vdma/axi_vdma_0' at clock pin 'm_axi_s2mm_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 915.770 ; gain = 441.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 915.770 ; gain = 441.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  d:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0/design_1_dvi2rgb_1_0_in_context.xdc, line 19).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vdma/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hdmi_decode/axis_subset_converter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hdmi_decode/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vdma/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hdmi_decode/dvi2rgb_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vdma/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vdma/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vdma/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hdmi_decode/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hdmi_decode/system_ila_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vdma/system_ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vdma/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vdma/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 915.770 ; gain = 441.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 915.770 ; gain = 441.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_AXI_arready
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_AXI_rdata[63]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_AXI_rdata[62]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_AXI_rdata[61]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_AXI_rdata[60]
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_AXI_rdata[59]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 915.770 ; gain = 441.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/hdmi_decode/dvi2rgb_1/PixelClk' to pin 'design_1_i/hdmi_decode/dvi2rgb_1/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/hdmi_decode/dvi2rgb_1/RefClk' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 942.965 ; gain = 468.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 943.188 ; gain = 469.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 953.520 ; gain = 479.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 953.520 ; gain = 479.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 953.520 ; gain = 479.402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 953.520 ; gain = 479.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 953.520 ; gain = 479.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 953.520 ; gain = 479.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 953.520 ; gain = 479.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_processing_system7_0_0    |         1|
|2     |design_1_rst_ps7_0_100M_0          |         1|
|3     |design_1_axis_subset_converter_0_0 |         1|
|4     |design_1_dvi2rgb_1_0               |         1|
|5     |design_1_system_ila_0_0            |         1|
|6     |design_1_system_ila_1_0            |         1|
|7     |design_1_v_vid_in_axi4s_0_0        |         1|
|8     |design_1_auto_pc_1                 |         1|
|9     |design_1_xbar_0                    |         1|
|10    |design_1_auto_pc_0                 |         1|
|11    |design_1_axi_gpio_0_0              |         1|
|12    |design_1_axi_vdma_0_0              |         1|
|13    |design_1_system_ila_0_1            |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |design_1_auto_pc_0                 |     1|
|2     |design_1_auto_pc_1                 |     1|
|3     |design_1_axi_gpio_0_0              |     1|
|4     |design_1_axi_vdma_0_0              |     1|
|5     |design_1_axis_subset_converter_0_0 |     1|
|6     |design_1_dvi2rgb_1_0               |     1|
|7     |design_1_processing_system7_0_0    |     1|
|8     |design_1_rst_ps7_0_100M_0          |     1|
|9     |design_1_system_ila_0_0            |     1|
|10    |design_1_system_ila_0_1            |     1|
|11    |design_1_system_ila_1_0            |     1|
|12    |design_1_v_vid_in_axi4s_0_0        |     1|
|13    |design_1_xbar_0                    |     1|
|14    |IOBUF                              |     6|
|15    |OBUF                               |     1|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+-------------------------+------------------------------+------+
|      |Instance                 |Module                        |Cells |
+------+-------------------------+------------------------------+------+
|1     |top                      |                              |  1223|
|2     |  design_1_i             |design_1                      |  1216|
|3     |    xlconstant_0         |design_1_xlconstant_0_1       |     0|
|4     |    hdmi_decode          |hdmi_decode_imp_VAD0EZ        |   105|
|5     |    vdma                 |vdma_imp_1IDS4VE              |   801|
|6     |      axi_interconnect_0 |design_1_axi_interconnect_0_0 |   135|
|7     |        s00_couplers     |s00_couplers_imp_YKJ1JZ       |   135|
|8     |      ps7_0_axi_periph   |design_1_ps7_0_axi_periph_0   |   440|
|9     |        s00_couplers     |s00_couplers_imp_WGEUTK       |   177|
+------+-------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 953.520 ; gain = 479.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 75 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 953.520 ; gain = 188.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 953.520 ; gain = 479.402
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 965.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:56 . Memory (MB): peak = 965.500 ; gain = 491.383
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 965.500 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_TUTORIALS/ZYBO_HDMI_IN/ZYBO_HDMI_IN.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 31 15:02:33 2020...
