Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Oct 25 18:28:48 2015
| Host         : IanMcElhenny-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PWM_control_sets_placed.rpt
| Design       : PWM
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |     9 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           10 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+---------------+------------------------+------------------+----------------+
|  CLK_IN_IBUF_BUFG    |               |                        |                2 |              2 |
|  clk_out50Hz_reg_n_0 |               |                        |                3 |              8 |
|  clk                 | sel           |                        |                4 |              8 |
|  CLK_IN_IBUF_BUFG    |               | counter50Hz[0]_i_1_n_0 |                4 |             13 |
|  CLK_IN_IBUF_BUFG    |               | counter16Hz[0]_i_1_n_0 |                6 |             24 |
+----------------------+---------------+------------------------+------------------+----------------+


