<HTML>
<HEAD>
<TITLE>Modelica.Electrical.Digital.Registers</TITLE>
<META name="HTML-Generator" content="Dymola">
<META name="description" content="&quot;Registers with N-bit input data and output data&quot;">
<style type="text/css">
*       { font-size: 10pt; font-family: Arial,sans-serif; }
pre     { font-size:  9pt; font-family: Courier,monospace;}
h4      { font-size: 10pt; font-weight: bold; color: green; }
h3      { font-size: 11pt; font-weight: bold; color: green; }
h2      { font-size: 13pt; font-weight: bold; color: green; }
address {                  font-weight: normal}
td      { solid #000; vertical-align:top; }
th      { solid #000; vertical-align:top; font-weight: bold; }
table   { solid #000; border-collapse: collapse;}
</style>
</HEAD>
<BODY><P>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE Registers<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><A NAME="Modelica.Electrical.Digital.Registers"></A><A HREF="Modelica_Electrical_Digital.html#Modelica.Electrical.Digital"
>Modelica.Electrical.Digital</A>.Registers</H2>
<B>Registers with N-bit input data and output data</B>
<P>
<P><H3>Information</H3></P>
<PRE></pre>
<p>Registers is a collection of flipflops and latches. In the opposite to the Examples.Utilities models the Register models are a series of assignments in the algorithm part of the model. The model text is taken nearly identical from the standard logic text.</p>
<pre></PRE><P>
Extends from <A HREF="Modelica_Icons_Package.html#Modelica.Icons.Package"
>Modelica.Icons.Package</A> (Icon for standard packages).
<P><H3>Package Content</H3><p>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2 >
<TR><TH >Name</TH><TH>Description</TH></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digital.Registers.DFFRS.png" ALT="Modelica.Electrical.Digital.Registers.DFFR" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFR"
>DFFR</A>
</TD><TD>Edge triggered register bank with reset</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digital.Registers.DFFREGS.png" ALT="Modelica.Electrical.Digital.Registers.DFFREG" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREG"
>DFFREG</A>
</TD><TD>Edge triggered register bank with high active reset</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digital.Registers.DFFREGLS.png" ALT="Modelica.Electrical.Digital.Registers.DFFREGL" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREGL"
>DFFREGL</A>
</TD><TD>Edge triggered register bank with low active reset</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digital.Registers.DFFSRS.png" ALT="Modelica.Electrical.Digital.Registers.DFFSR" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFSR"
>DFFSR</A>
</TD><TD>Edge triggered register bank with set and reset</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digital.Registers.DFFREGSRHS.png" ALT="Modelica.Electrical.Digital.Registers.DFFREGSRH" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREGSRH"
>DFFREGSRH</A>
</TD><TD>Edge triggered register bank with high active set and reset</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digital.Registers.DFFREGSRHS.png" ALT="Modelica.Electrical.Digital.Registers.DFFREGSRL" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREGSRL"
>DFFREGSRL</A>
</TD><TD>Edge triggered register bank with low active set and reset</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digital.Registers.DLATRS.png" ALT="Modelica.Electrical.Digital.Registers.DLATR" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATR"
>DLATR</A>
</TD><TD>Level sensitive register bank with reset</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digital.Registers.DLATREGS.png" ALT="Modelica.Electrical.Digital.Registers.DLATREG" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREG"
>DLATREG</A>
</TD><TD>Level sensitive register bank with reset active high</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digital.Registers.DLATREGLS.png" ALT="Modelica.Electrical.Digital.Registers.DLATREGL" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREGL"
>DLATREGL</A>
</TD><TD>Level sensitive register bank with reset active low</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digital.Registers.DLATSRS.png" ALT="Modelica.Electrical.Digital.Registers.DLATSR" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATSR"
>DLATSR</A>
</TD><TD>Level sensitive register bank with set and reset</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digital.Registers.DLATREGSRHS.png" ALT="Modelica.Electrical.Digital.Registers.DLATREGSRH" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREGSRH"
>DLATREGSRH</A>
</TD><TD>Level sensitive register bank with set and reset, active high</TD></TR>
<TR><TD><IMG SRC="Modelica.Electrical.Digital.Registers.DLATREGSRLS.png" ALT="Modelica.Electrical.Digital.Registers.DLATREGSRL" WIDTH=20  HEIGHT=20 ALIGN = TOP >&nbsp;<A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREGSRL"
>DLATREGSRL</A>
</TD><TD>Level sensitive register bank with set and reset, active low</TD></TR>
</TABLE>
<HR>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE DFFR<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digital.Registers.DFFRI.png" ALT="Modelica.Electrical.Digital.Registers.DFFR" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Registers.DFFR"></A><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</A>.DFFR</H2>
<B>Edge triggered register bank with reset</B><p>
<IMG SRC="Modelica.Electrical.Digital.Registers.DFFRD.png" ALT="Modelica.Electrical.Digital.Registers.DFFR">
<P><H3>Information</H3></P>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities<p>
<p><b>Truth Table for high active reset:</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Clock</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>DataOut</b></td>
      <td valign="top">Map</td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td > <td valign="top">U</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td>  <td valign="top">0</td> <td valign="top">2</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0-Trns</td> <td valign="top">0</td>  <td valign="top">NC</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1-Trns</td> <td valign="top">0</td>  <td valign="top">DataIn</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X-Trns</td> <td valign="top">0</td>  <td valign="top">X or U or NC</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">X</td> <td valign="top">X or U or 0 or NC</td> <td valign="top">4</td> </tr>
</table>

<p><b>Truth Table for low active reset:</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Clock</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>DataOut</b></td>
      <td valign="top">Map</td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td > <td valign="top">U</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td>  <td valign="top">0</td> <td valign="top">2</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0-Trns</td> <td valign="top">1</td>  <td valign="top">NC</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1-Trns</td> <td valign="top">1</td>  <td valign="top">DataIn</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X-Trns</td> <td valign="top">1</td>  <td valign="top">X or U or NC</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">X</td> <td valign="top">X or U or 0 or NC</td> <td valign="top">4</td> </tr>
</table>

<PRE>
  *  = don't care
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</PRE>
<pre></PRE><P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Default</TH><TH>Description</TH></TR>
<TR><TD>Integer</TD><TD>ResetMap[9]</TD><TD>{1,4,3,2,4,4,3,2,4}</TD><TD>function selection, defaults for high active reset</TD></TR>
<TR><TD><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Strength</A></TD><TD>strength</TD><TD>S.&#39;S_X01&#39;</TD><TD>output strength</TD></TR>
<TR><TD>Integer</TD><TD>n</TD><TD>1</TD><TD>data width</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>reset</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>clock</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>dataIn[n]</TD><TD>&nbsp;</TD></TR>
<TR><TD>output <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>DigitalOutput</A></TD><TD>dataOut[n]</TD><TD>&nbsp;</TD></TR>
</TABLE>
<P><H3>Modelica definition</H3>
<PRE>
<font color="blue">model</font> DFFR <font color="darkgreen">&quot;Edge triggered register bank with reset&quot;</font>
  <font color="blue">import </font>D = <A HREF="Modelica_Electrical_Digital.html#Modelica.Electrical.Digital"
>Modelica.Electrical.Digital</A>;
  <font color="blue">import </font>L = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>Modelica.Electrical.Digital.Interfaces.Logic</A>;
  <font color="blue">import </font>S = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Modelica.Electrical.Digital.Interfaces.Strength</A>;
  <font color="blue">import </font>T = <A HREF="Modelica_Electrical_Digital_Tables.html#Modelica.Electrical.Digital.Tables"
>Modelica.Electrical.Digital.Tables</A>;
  <font color="blue">parameter </font>Integer ResetMap[9] = {1, 4, 3, 2, 4, 4, 3, 2, 4} <font color="darkgreen">
    &quot;function selection, defaults for high active reset&quot;</font>;
  <font color="blue">parameter </font><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>D.Interfaces.Strength</A> strength = S.'S_X01' <font color="darkgreen">&quot;output strength&quot;</font>;
  <font color="blue">parameter </font>Integer n(min=1) = 1 <font color="darkgreen">&quot;data width&quot;</font>;

<textblock type="annotcomp" expanded="false">  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> reset;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> clock;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> dataIn[n];
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>D.Interfaces.DigitalOutput</A> dataOut[n];</textblock>
<font color="blue">protected </font>
          Integer clock_flag(start=0);
  <font color="darkgreen">          // 0: 0-Transition</font>
  <font color="darkgreen">          // 1: rising edge</font>
  <font color="darkgreen">          // 2: X-Transition</font>

           Integer reset_flag(start=1);
  <font color="darkgreen">          // 1: output := U</font>
  <font color="darkgreen">          // 2: output := 0</font>
  <font color="darkgreen">          // 3: output := -dataInUX</font>
  <font color="darkgreen">          // 4: output := U-0X</font>
<font color="blue">protected </font>
          <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>D.Interfaces.Logic</A> nextstate[n](start=<font color="red">fill</font>(L.'U',n));
          <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>D.Interfaces.Logic</A> next_assign_val[n](start=<font color="red">fill</font>(L.'U',n));

<font color="blue">algorithm </font>
<font color="blue">if </font><font color="red">change</font>(clock)<font color="blue"> or </font><font color="red">change</font>(reset)<font color="blue"> then</font>

  <font color="blue">if </font><font color="red">change</font>(clock)<font color="blue"> then</font>
    <font color="blue">if </font><font color="red">initial</font>()<font color="blue"> then</font>
      clock_flag := T.ClockMap[L.'U',clock];
    <font color="blue">else</font>
      clock_flag := T.ClockMap[<font color="red">pre</font>(clock),clock];
    <font color="blue">end if</font>;
  <font color="blue">end if</font>;

  reset_flag :=  ResetMap[reset];
  <font color="blue">for </font>i<font color="blue"> in </font>1:n<font color="blue"> loop</font>
    <font color="blue">if </font>reset_flag == 1<font color="blue"> then</font>
      nextstate[i] := L.'U';
    <font color="blue">elseif </font>reset_flag == 2<font color="blue"> then</font>
      nextstate[i] := T.StrengthMap[L.'0', strength];
    <font color="blue">elseif </font>reset_flag == 3<font color="blue"> then</font>
      <font color="blue">if </font>clock_flag == 0<font color="blue"> then</font>
        break;
      <font color="blue">elseif </font>clock_flag == 1<font color="blue"> then</font>
        nextstate[i] := T.StrengthMap[dataIn[i], strength];
      <font color="blue">else</font>
        <font color="blue">if </font>(next_assign_val[i] == T.StrengthMap[dataIn[i], strength])<font color="blue">
          or </font>(next_assign_val[i] == L.'U')<font color="blue"> then</font>
            break;
        <font color="blue">elseif </font>dataIn[i] == L.'U'<font color="blue"> then</font>
            nextstate[i] := L.'U';
        <font color="blue">else</font>
            nextstate[i] := T.StrengthMap[L.'X', strength];
        <font color="blue">end if</font>;
      <font color="blue">end if</font>;
    <font color="blue">elseif </font>reset_flag == 4<font color="blue"> then</font>
      <font color="blue">if </font>(next_assign_val[i] == T.StrengthMap[L.'0', strength])<font color="blue">
        and </font>(dataIn[i] == L.'0'<font color="blue"> or </font>dataIn[i] == L.'L'<font color="blue"> or </font>clock_flag == 0)<font color="blue"> then</font>
          break;
      <font color="blue">elseif </font>(dataIn[i] == L.'0'<font color="blue"> or </font>dataIn[i] == L.'L')<font color="blue"> and </font>(clock_flag == 1)<font color="blue"> then</font>
          nextstate[i] := T.StrengthMap[L.'0', strength];
      <font color="blue">elseif </font>((next_assign_val[i] == L.'U')<font color="blue"> and </font><font color="blue">not </font>(clock_flag == 1))<font color="blue">
        or </font>((dataIn[i] == L.'U')<font color="blue"> and </font><font color="blue">not </font>(clock_flag == 0))<font color="blue"> then</font>
          nextstate[i] := L.'U';
      <font color="blue">else</font>
        nextstate[i] := T.StrengthMap[L.'X', strength];
      <font color="blue">end if</font>;
    <font color="blue">end if</font>;
  <font color="blue">end for</font>;
<font color="blue">end if</font>;
next_assign_val := nextstate;
dataOut := nextstate;
<textblock type="annotcomp" expanded="false"><font color="blue">end </font>DFFR;
</PRE>
<HR>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE DFFREG<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digital.Registers.DFFREGI.png" ALT="Modelica.Electrical.Digital.Registers.DFFREG" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Registers.DFFREG"></A><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</A>.DFFREG</H2>
<B>Edge triggered register bank with high active reset</B><p>
<IMG SRC="Modelica.Electrical.Digital.Registers.DFFREGD.png" ALT="Modelica.Electrical.Digital.Registers.DFFREG">
<P><H3>Information</H3></P>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><b>Truth Table</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Clock</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>DataOut</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td > <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td>  <td valign="top">0</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0-Trns</td> <td valign="top">0</td>  <td valign="top">NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1-Trns</td> <td valign="top">0</td>  <td valign="top">DataIn</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X-Trns</td> <td valign="top">0</td>  <td valign="top">X or U or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">X</td> <td valign="top">X or U or 0 or NC</td> </tr>
</table>

<PRE>
  *  = don't care
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</PRE>
<pre></PRE><P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Default</TH><TH>Description</TH></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tHL</TD><TD>0</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tLH</TD><TD>0</TD><TD>Low-&gt;High delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Strength</A></TD><TD>strength</TD><TD>S.&#39;S_X01&#39;</TD><TD>output strength</TD></TR>
<TR><TD>Integer</TD><TD>n</TD><TD>1</TD><TD>data width</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>reset</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>clock</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>dataIn[n]</TD><TD>&nbsp;</TD></TR>
<TR><TD>output <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>DigitalOutput</A></TD><TD>dataOut[n]</TD><TD>&nbsp;</TD></TR>
</TABLE>
<P><H3>Modelica definition</H3>
<PRE>
<font color="blue">model</font> DFFREG <font color="darkgreen">&quot;Edge triggered register bank with high active reset&quot;</font>
  <font color="blue">import </font>D = <A HREF="Modelica_Electrical_Digital.html#Modelica.Electrical.Digital"
>Modelica.Electrical.Digital</A>;
  <font color="blue">import </font>L = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>Modelica.Electrical.Digital.Interfaces.Logic</A>;
  <font color="blue">import </font>S = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Modelica.Electrical.Digital.Interfaces.Strength</A>;
  <font color="blue">import </font>T = <A HREF="Modelica_Electrical_Digital_Tables.html#Modelica.Electrical.Digital.Tables"
>Modelica.Electrical.Digital.Tables</A>;
  <font color="blue">parameter </font><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Modelica.SIunits.Time</A> tHL=0 <font color="darkgreen">&quot;High-&gt;Low delay&quot;</font>;
  <font color="blue">parameter </font><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Modelica.SIunits.Time</A> tLH=0 <font color="darkgreen">&quot;Low-&gt;High delay&quot;</font>;
  <font color="blue">parameter </font><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>D.Interfaces.Strength</A> strength = S.'S_X01' <font color="darkgreen">&quot;output strength&quot;</font>;
  <font color="blue">parameter </font>Integer n(min=1) = 1 <font color="darkgreen">&quot;data width&quot;</font>;
<font color="blue">protected </font>
  <font color="blue">constant </font>Integer ResetMap[9] = {1, 4, 3, 2, 4, 4, 3, 2, 4};
  <font color="darkgreen">    // Function selection by [reset] reading</font>
  <font color="darkgreen">    // 1: output := U</font>
  <font color="darkgreen">    // 2: output := 0</font>
  <font color="darkgreen">    // 3: output := -dataInUX</font>
  <font color="darkgreen">    // 4: output := U-0X</font>

<textblock type="annotcomp" expanded="false"><font color="blue">public </font>
  <A HREF="Modelica_Electrical_Digital_Delay.html#Modelica.Electrical.Digital.Delay.InertialDelaySensitiveVector"
>Modelica.Electrical.Digital.Delay.InertialDelaySensitiveVector</A> delay(
    tHL=tHL,
    tLH=tLH,
    n=n);
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> reset;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> clock;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> dataIn[n];
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>D.Interfaces.DigitalOutput</A> dataOut[n];</textblock>

<textblock type="annotcomp" expanded="false">  <A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFR"
>D.Registers.DFFR</A> dFFR(n=n,
    ResetMap=ResetMap,
    strength=strength);</textblock>
<font color="blue">equation </font>
<textblock type="annotconnect" expanded="false">  <font color="red">connect</font>(dataOut, dataOut);
  <font color="red">connect</font>(delay.y, dataOut);
  <font color="red">connect</font>(dataIn, dFFR.dataIn);
  <font color="red">connect</font>(dFFR.dataOut, delay.x);
  <font color="red">connect</font>(clock, dFFR.clock);
  <font color="red">connect</font>(reset, dFFR.reset);</textblock>
<textblock type="annotcomp" expanded="false"><font color="blue">end </font>DFFREG;
</PRE>
<HR>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE DFFREGL<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digital.Registers.DFFREGI.png" ALT="Modelica.Electrical.Digital.Registers.DFFREGL" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Registers.DFFREGL"></A><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</A>.DFFREGL</H2>
<B>Edge triggered register bank with low active reset</B><p>
<IMG SRC="Modelica.Electrical.Digital.Registers.DFFREGD.png" ALT="Modelica.Electrical.Digital.Registers.DFFREGL">
<P><H3>Information</H3></P>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><b>Truth Table</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Clock</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>DataOut</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td > <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td>  <td valign="top">0</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0-Trns</td> <td valign="top">1</td>  <td valign="top">NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1-Trns</td> <td valign="top">1</td>  <td valign="top">DataIn</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X-Trns</td> <td valign="top">1</td>  <td valign="top">X or U or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">X</td> <td valign="top">X or U or 0 or NC</td> </tr>
</table>

<PRE>
  *  = don't care
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</PRE>
<pre></PRE><P>
Extends from <A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREG"
>DFFREG</A> (Edge triggered register bank with high active reset).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Default</TH><TH>Description</TH></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tHL</TD><TD>0</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tLH</TD><TD>0</TD><TD>Low-&gt;High delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Strength</A></TD><TD>strength</TD><TD>S.&#39;S_X01&#39;</TD><TD>output strength</TD></TR>
<TR><TD>Integer</TD><TD>n</TD><TD>1</TD><TD>data width</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>reset</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>clock</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>dataIn[n]</TD><TD>&nbsp;</TD></TR>
<TR><TD>output <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>DigitalOutput</A></TD><TD>dataOut[n]</TD><TD>&nbsp;</TD></TR>
</TABLE>
<P><H3>Modelica definition</H3>
<PRE>
<font color="blue">model</font> DFFREGL <font color="darkgreen">&quot;Edge triggered register bank with low active reset&quot;</font>
  <font color="blue">extends </font><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREG"
>DFFREG</A>(<font color="blue">final </font>ResetMap = {1, 4, 2, 3, 4, 4, 2, 3, 4});
  <font color="darkgreen">    // Function selection by [reset] reading</font>
  <font color="darkgreen">    // 1: output := U</font>
  <font color="darkgreen">    // 2: output := 0</font>
  <font color="darkgreen">    // 3: output := -dataInUX</font>
  <font color="darkgreen">    // 4: output := U-0X;</font>
<textblock type="annotcomp" expanded="false"><font color="blue">end </font>DFFREGL;
</PRE>
<HR>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE DFFSR<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digital.Registers.DFFSRI.png" ALT="Modelica.Electrical.Digital.Registers.DFFSR" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Registers.DFFSR"></A><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</A>.DFFSR</H2>
<B>Edge triggered register bank with set and reset</B><p>
<IMG SRC="Modelica.Electrical.Digital.Registers.DFFSRD.png" ALT="Modelica.Electrical.Digital.Registers.DFFSR">
<P><H3>Information</H3></P>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><b>Truth Table for high active set and reset</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Clock</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>Set</b></td>
      <td valign="top"><b>DataOut</b></td>
      <td valign="top">Map</td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">U</td> <td valign="top">U</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td>  <td valign="top">*</td> <td valign="top">U</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">1</td> <td valign="top">1</td> <td valign="top">2</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td>  <td valign="top">0</td> <td valign="top">0</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td>  <td valign="top">X</td> <td valign="top">X</td> <td valign="top">6</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">X</td> <td valign="top">X</td> <td valign="top">X or U</td> <td valign="top">4</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td> <td valign="top">X</td> <td valign="top">X or U or 1 or NC</td> <td valign="top">5</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">X</td> <td valign="top">0</td> <td valign="top">X or U or 0 or NC</td> <td valign="top">7</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X-Trns</td> <td valign="top">0</td>  <td valign="top">0</td> <td valign="top">X or U or NC</td> <td valign="top">8</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1-Trns</td> <td valign="top">0</td>  <td valign="top">0</td> <td valign="top">DataIn</td> <td valign="top">8</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0-Trns</td> <td valign="top">0</td>  <td valign="top">0</td> <td valign="top">NC</td> <td valign="top">8</td> </tr>

</table>

<p><b>Truth Table for low active set and reset </b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Clock</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>Set</b></td>
      <td valign="top"><b>DataOut</b></td>
      <td valign="top">Map</td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">U</td> <td valign="top">U</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td>  <td valign="top">*</td> <td valign="top">U</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">0</td> <td valign="top">1</td> <td valign="top">2</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td>  <td valign="top">1</td> <td valign="top">0</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td>  <td valign="top">X</td> <td valign="top">X</td> <td valign="top">6</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">X</td> <td valign="top">X</td> <td valign="top">X or U</td> <td valign="top">4</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td> <td valign="top">X</td> <td valign="top">X or U or 1 or NC</td> <td valign="top">5</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">X</td> <td valign="top">1</td> <td valign="top">X or U or 0 or NC</td> <td valign="top">7</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X-Trns</td> <td valign="top">1</td>  <td valign="top">1</td> <td valign="top">X or U or NC</td> <td valign="top">8</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1-Trns</td> <td valign="top">1</td>  <td valign="top">1</td> <td valign="top">DataIn</td> <td valign="top">8</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0-Trns</td> <td valign="top">1</td>  <td valign="top">1</td> <td valign="top">NC</td> <td valign="top">8</td> </tr>
</table>

<PRE>
  *  = don't care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</PRE>
<pre></PRE><P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Default</TH><TH>Description</TH></TR>
<TR><TD>Integer</TD><TD>ResetSetMap[9, 9]</TD><TD>[1, 1, 1, 1, 1, 1, 1, 1, 1; ...</TD><TD>function selection by [reset, set] reading</TD></TR>
<TR><TD><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Strength</A></TD><TD>strength</TD><TD>S.&#39;S_X01&#39;</TD><TD>output strength</TD></TR>
<TR><TD>Integer</TD><TD>n</TD><TD>1</TD><TD>data width</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>set</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>reset</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>clock</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>dataIn[n]</TD><TD>&nbsp;</TD></TR>
<TR><TD>output <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>DigitalOutput</A></TD><TD>dataOut[n]</TD><TD>&nbsp;</TD></TR>
</TABLE>
<P><H3>Modelica definition</H3>
<PRE>
<font color="blue">model</font> DFFSR <font color="darkgreen">&quot;Edge triggered register bank with set and reset&quot;</font>
  <font color="blue">import </font>D = <A HREF="Modelica_Electrical_Digital.html#Modelica.Electrical.Digital"
>Modelica.Electrical.Digital</A>;
  <font color="blue">import </font>L = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>Modelica.Electrical.Digital.Interfaces.Logic</A>;
  <font color="blue">import </font>S = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Modelica.Electrical.Digital.Interfaces.Strength</A>;
  <font color="blue">import </font>T = <A HREF="Modelica_Electrical_Digital_Tables.html#Modelica.Electrical.Digital.Tables"
>Modelica.Electrical.Digital.Tables</A>;
  <font color="blue">parameter </font>Integer ResetSetMap[9, 9]=[
             1,  1,  1,  1,  1,  1,  1,  1,  1;
             1,  4,  7,  2,  4,  4,  7,  2,  4;
             1,  5,  8,  2,  5,  5,  8,  2,  5;
             1,  6,  3,  2,  6,  6,  3,  2,  6;
             1,  4,  7,  2,  4,  4,  7,  2,  4;
             1,  4,  7,  2,  4,  4,  7,  2,  4;
             1,  5,  8,  2,  5,  5,  8,  2,  5;
             1,  6,  3,  2,  6,  6,  3,  2,  6;
             1,  4,  7,  2,  4,  4,  7,  2,  4] <font color="darkgreen">
    &quot;function selection by [reset, set] reading&quot;</font>;
  <font color="darkgreen">  /* Defaults for set and reset are active high */</font>
  <font color="blue">parameter </font><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>D.Interfaces.Strength</A> strength = S.'S_X01' <font color="darkgreen">&quot;output strength&quot;</font>;
  <font color="blue">parameter </font>Integer n(min=1) = 1 <font color="darkgreen">&quot;data width&quot;</font>;

<textblock type="annotcomp" expanded="false">  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> set;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> reset;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> clock;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> dataIn[n];
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>D.Interfaces.DigitalOutput</A> dataOut[n];</textblock>

<font color="blue">protected </font>
          Integer clock_flag(start=0);
  <font color="darkgreen">          // 0: 0-Transition</font>
  <font color="darkgreen">          // 1: rising edge</font>
  <font color="darkgreen">          // 2: X-Transition</font>

          Integer reset_set_flag(start=1);
  <font color="darkgreen">          // 1: output := U</font>
  <font color="darkgreen">          // 2: output := 1</font>
  <font color="darkgreen">          // 3: output := 0</font>
  <font color="darkgreen">          // 4: output := UX</font>
  <font color="darkgreen">          // 5: output := -1UX</font>
  <font color="darkgreen">          // 6: output := X</font>
  <font color="darkgreen">          // 7: output := -0UX</font>
  <font color="darkgreen">          // 8: output := -dataInUX</font>

          <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>D.Interfaces.Logic</A> nextstate[n](start=<font color="red">fill</font>(L.'U',n));
          <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>D.Interfaces.Logic</A> next_assign_val[n](start=<font color="red">fill</font>(L.'U',n));

<font color="blue">algorithm </font>
<font color="blue">if </font><font color="red">change</font>(clock)<font color="blue"> or </font><font color="red">change</font>(reset)<font color="blue"> or </font><font color="red">change</font>(set)<font color="blue"> then</font>

  <font color="blue">if </font><font color="red">change</font>(clock)<font color="blue"> then</font>
    <font color="blue">if </font><font color="red">initial</font>()<font color="blue"> then</font>
      clock_flag := T.ClockMap[L.'U',clock];
    <font color="blue">else</font>
      clock_flag := T.ClockMap[<font color="red">pre</font>(clock),clock];
    <font color="blue">end if</font>;
  <font color="blue">end if</font>;

  reset_set_flag := ResetSetMap[reset, set];
  <font color="blue">for </font>i<font color="blue"> in </font>1:n<font color="blue"> loop</font>
    <font color="blue">if </font>reset_set_flag == 1<font color="blue"> then</font>
          nextstate[i] := L.'U';
    <font color="blue">elseif </font>reset_set_flag == 2<font color="blue"> then</font>
          nextstate[i] := T.StrengthMap[L.'1', strength];
    <font color="blue">elseif </font>reset_set_flag == 3<font color="blue"> then</font>
          nextstate[i] := T.StrengthMap[L.'0', strength];
    <font color="blue">elseif </font>reset_set_flag == 4<font color="blue"> then</font>
      <font color="blue">if </font>(next_assign_val[i] == L.'U'<font color="blue"> and </font>clock_flag &lt;&gt; 1)<font color="blue">
        or </font>(dataIn[i] == L.'U'<font color="blue"> and </font>clock_flag &lt;&gt; 0)<font color="blue"> then</font>
          nextstate[i] := L.'U';
      <font color="blue">else</font>
          nextstate[i] := T.StrengthMap[L.'X', strength];
      <font color="blue">end if</font>;
    <font color="blue">elseif </font>reset_set_flag == 5<font color="blue"> then</font>
      <font color="blue">if </font>next_assign_val[i] == T.StrengthMap[L.'1', strength]<font color="blue">
        and </font>(dataIn[i] == L.'1'<font color="blue"> or </font>dataIn[i] == L.'H'<font color="blue"> or </font>clock_flag == 0)<font color="blue"> then</font>
          break;
      <font color="blue">elseif </font>(dataIn[i] == L.'1'<font color="blue"> or </font>dataIn[i] == L.'H')<font color="blue">  and </font>clock_flag == 1<font color="blue"> then</font>
          nextstate[i] := T.StrengthMap[L.'1', strength];
      <font color="blue">elseif </font>(next_assign_val[i] == L.'U'<font color="blue"> and </font>clock_flag &lt;&gt; 1)<font color="blue">
        or </font>(dataIn[i] == L.'U'<font color="blue"> and </font>clock_flag &lt;&gt; 0)<font color="blue"> then</font>
          nextstate[i] := L.'U';
      <font color="blue">else</font>
          nextstate[i] := T.StrengthMap[L.'X', strength];
      <font color="blue">end if</font>;
    <font color="blue">elseif </font>reset_set_flag == 6<font color="blue"> then</font>
          nextstate[i] := T.StrengthMap[L.'X', strength];
    <font color="blue">elseif </font>reset_set_flag == 7<font color="blue"> then</font>
      <font color="blue">if </font>next_assign_val[i] == T.StrengthMap[L.'0', strength]<font color="blue">
        and </font>(dataIn[i] == L.'0'<font color="blue"> or </font>dataIn[i] == L.'L'<font color="blue"> or </font>clock_flag == 0)<font color="blue"> then</font>
          break;
      <font color="blue">elseif </font>(dataIn[i] == L.'0'<font color="blue"> or </font>dataIn[i] == L.'L')<font color="blue"> and </font>clock_flag == 1<font color="blue"> then</font>
          nextstate[i] :=  T.StrengthMap[L.'0', strength];
      <font color="blue">elseif </font>(next_assign_val[i] == L.'U'<font color="blue"> and </font>clock_flag &lt;&gt; 1)<font color="blue">
        or </font>(dataIn[i] == L.'U'<font color="blue"> and </font>clock_flag &lt;&gt; 0)<font color="blue"> then</font>
          nextstate[i] := L.'U';
      <font color="blue">else</font>
          nextstate[i] := T.StrengthMap[L.'X', strength];
      <font color="blue">end if</font>;
    <font color="blue">elseif </font>reset_set_flag == 8<font color="blue"> then</font>
      <font color="blue">if </font>clock_flag == 0<font color="blue"> then</font>
          break;
      <font color="blue">elseif </font>clock_flag == 1<font color="blue"> then</font>
          nextstate[i] := T.StrengthMap[dataIn[i], strength];
      <font color="blue">else</font>
        <font color="blue">if </font>next_assign_val[i] == T.StrengthMap[dataIn[i],strength]<font color="blue">
        or </font>next_assign_val[i] == L.'U'<font color="blue"> then</font>
            break;
        <font color="blue">elseif </font>(dataIn[i] == L.'U')<font color="blue"> then</font>
            nextstate[i] := L.'U';
        <font color="blue">else</font>
            nextstate[i] := T.StrengthMap[L.'X', strength];
        <font color="blue">end if</font>;
       <font color="blue">end if</font>;
      <font color="blue">end if</font>;
    <font color="blue">end for</font>;
  <font color="blue">end if</font>;

next_assign_val := nextstate;
dataOut := nextstate;
<textblock type="annotcomp" expanded="false"><font color="blue">end </font>DFFSR;
</PRE>
<HR>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE DFFREGSRH<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digital.Registers.DFFREGSRHI.png" ALT="Modelica.Electrical.Digital.Registers.DFFREGSRH" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Registers.DFFREGSRH"></A><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</A>.DFFREGSRH</H2>
<B>Edge triggered register bank with high active set and reset</B><p>
<IMG SRC="Modelica.Electrical.Digital.Registers.DFFREGSRHD.png" ALT="Modelica.Electrical.Digital.Registers.DFFREGSRH">
<P><H3>Information</H3></P>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><b>Truth Table</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Clock</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>Set</b></td>
      <td valign="top"><b>DataOut</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">U</td> <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td>  <td valign="top">*</td> <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">1</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td>  <td valign="top">0</td> <td valign="top">0</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td>  <td valign="top">X</td> <td valign="top">X</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">X</td> <td valign="top">X</td> <td valign="top">X or U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td> <td valign="top">X</td> <td valign="top">X or U or 1 or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">X</td> <td valign="top">0</td> <td valign="top">X or U or 0 or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X-Trns</td> <td valign="top">0</td>  <td valign="top">0</td> <td valign="top">X or U or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1-Trns</td> <td valign="top">0</td>  <td valign="top">0</td> <td valign="top">DataIn</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0-Trns</td> <td valign="top">0</td>  <td valign="top">0</td> <td valign="top">NC</td> </tr>
</table>

<PRE>
  *  = don't care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</PRE>
<pre></PRE><P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Default</TH><TH>Description</TH></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tHL</TD><TD>0</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tLH</TD><TD>0</TD><TD>Low-&gt;High delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Strength</A></TD><TD>strength</TD><TD>S.&#39;S_X01&#39;</TD><TD>output strength</TD></TR>
<TR><TD>Integer</TD><TD>n</TD><TD>1</TD><TD>data width</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>set</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>reset</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>clock</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>dataIn[n]</TD><TD>&nbsp;</TD></TR>
<TR><TD>output <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>DigitalOutput</A></TD><TD>dataOut[n]</TD><TD>&nbsp;</TD></TR>
</TABLE>
<P><H3>Modelica definition</H3>
<PRE>
<font color="blue">model</font> DFFREGSRH <font color="darkgreen">
  &quot;Edge triggered register bank with high active set and reset&quot;</font>
  <font color="blue">import </font>D = <A HREF="Modelica_Electrical_Digital.html#Modelica.Electrical.Digital"
>Modelica.Electrical.Digital</A>;
  <font color="blue">import </font>L = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>Modelica.Electrical.Digital.Interfaces.Logic</A>;
  <font color="blue">import </font>S = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Modelica.Electrical.Digital.Interfaces.Strength</A>;
  <font color="blue">import </font>T = <A HREF="Modelica_Electrical_Digital_Tables.html#Modelica.Electrical.Digital.Tables"
>Modelica.Electrical.Digital.Tables</A>;
  <font color="blue">parameter </font><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Modelica.SIunits.Time</A> tHL=0 <font color="darkgreen">&quot;High-&gt;Low delay&quot;</font>;
  <font color="blue">parameter </font><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Modelica.SIunits.Time</A> tLH=0 <font color="darkgreen">&quot;Low-&gt;High delay&quot;</font>;
  <font color="blue">parameter </font><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>D.Interfaces.Strength</A> strength = S.'S_X01' <font color="darkgreen">&quot;output strength&quot;</font>;
  <font color="blue">parameter </font>Integer n(min=1) = 1 <font color="darkgreen">&quot;data width&quot;</font>;

<font color="blue">protected </font>
  <font color="blue">constant </font>Integer ResetSetMap[9, 9]=[
             1,  1,  1,  1,  1,  1,  1,  1,  1;
             1,  4,  7,  2,  4,  4,  7,  2,  4;
             1,  5,  8,  2,  5,  5,  8,  2,  5;
             1,  6,  3,  2,  6,  6,  3,  2,  6;
             1,  4,  7,  2,  4,  4,  7,  2,  4;
             1,  4,  7,  2,  4,  4,  7,  2,  4;
             1,  5,  8,  2,  5,  5,  8,  2,  5;
             1,  6,  3,  2,  6,  6,  3,  2,  6;
             1,  4,  7,  2,  4,  4,  7,  2,  4];
  <font color="darkgreen">          // Function selection by [reset, set] reading, active high;</font>

<textblock type="annotcomp" expanded="false"><font color="blue">protected </font>
  <A HREF="Modelica_Electrical_Digital_Delay.html#Modelica.Electrical.Digital.Delay.InertialDelaySensitiveVector"
>D.Delay.InertialDelaySensitiveVector</A> delay(
    tHL=tHL,
    tLH=tLH,
    n=n);
  <A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFSR"
>D.Registers.DFFSR</A> dFFSR(
    strength=strength,
    n=n,
    ResetSetMap=ResetSetMap);
<font color="blue">public </font>
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> set;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> reset;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> clock;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> dataIn[n];
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>D.Interfaces.DigitalOutput</A> dataOut[n];</textblock>
<font color="blue">equation </font>
<textblock type="annotconnect" expanded="false">  <font color="red">connect</font>(dFFSR.dataOut, delay.x);
  <font color="red">connect</font>(set, dFFSR.set);
  <font color="red">connect</font>(reset, dFFSR.reset);
  <font color="red">connect</font>(clock, dFFSR.clock);
  <font color="red">connect</font>(dataIn, dFFSR.dataIn);
  <font color="red">connect</font>(delay.y, dataOut);</textblock>
<textblock type="annotcomp" expanded="false"><font color="blue">end </font>DFFREGSRH;
</PRE>
<HR>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE DFFREGSRL<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digital.Registers.DFFREGSRHI.png" ALT="Modelica.Electrical.Digital.Registers.DFFREGSRL" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Registers.DFFREGSRL"></A><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</A>.DFFREGSRL</H2>
<B>Edge triggered register bank with low active set and reset</B><p>
<IMG SRC="Modelica.Electrical.Digital.Registers.DFFREGSRHD.png" ALT="Modelica.Electrical.Digital.Registers.DFFREGSRL">
<P><H3>Information</H3></P>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>

<p><b>Truth Table</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Clock</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>Set</b></td>
      <td valign="top"><b>DataOut</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">U</td> <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td>  <td valign="top">*</td> <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">0</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td>  <td valign="top">1</td> <td valign="top">0</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td>  <td valign="top">X</td> <td valign="top">X</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">X</td> <td valign="top">X</td> <td valign="top">X or U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td> <td valign="top">X</td> <td valign="top">X or U or 1 or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">X</td> <td valign="top">1</td> <td valign="top">X or U or 0 or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X-Trns</td> <td valign="top">1</td>  <td valign="top">1</td> <td valign="top">X or U or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1-Trns</td> <td valign="top">1</td>  <td valign="top">1</td> <td valign="top">DataIn</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0-Trns</td> <td valign="top">1</td>  <td valign="top">1</td> <td valign="top">NC</td> </tr>
</table>

<PRE>
  *  = don't care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change

Clock transition definitions:
  1-Trns: 0 -> 1
  0-Trns: ~ -> 0 or 1 -> * or X -> X|U or U -> X|U
  X-Trns: 0 -> X|U or X|U -> 1
</PRE>
<pre></PRE><P>
Extends from <A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREGSRH"
>Digital.Registers.DFFREGSRH</A> (Edge triggered register bank with high active set and reset).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Default</TH><TH>Description</TH></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tHL</TD><TD>0</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tLH</TD><TD>0</TD><TD>Low-&gt;High delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Strength</A></TD><TD>strength</TD><TD>S.&#39;S_X01&#39;</TD><TD>output strength</TD></TR>
<TR><TD>Integer</TD><TD>n</TD><TD>1</TD><TD>data width</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>set</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>reset</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>clock</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>dataIn[n]</TD><TD>&nbsp;</TD></TR>
<TR><TD>output <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>DigitalOutput</A></TD><TD>dataOut[n]</TD><TD>&nbsp;</TD></TR>
</TABLE>
<P><H3>Modelica definition</H3>
<PRE>
<font color="blue">model</font> DFFREGSRL <font color="darkgreen">
  &quot;Edge triggered register bank with low active set and reset&quot;</font>
  <font color="blue">extends </font><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DFFREGSRH"
>Digital.Registers.DFFREGSRH</A>(<font color="blue">final </font>ResetSetMap=[1,1,1,1,1,1,1,1,1;
        1,4,2,7,4,4,2,7,4; 1,6,2,3,6,6,2,3,6; 1,5,2,8,5,5,2,8,5; 1,4,2,7,4,
        4,2,7,4; 1,4,2,7,4,4,2,7,4; 1,6,2,3,6,6,2,3,6; 1,5,2,8,5,5,2,8,5; 1,
        4,2,7,4,4,2,7,4]);
  <font color="darkgreen">         // Function selection by [reset, set] reading;</font>
<textblock type="annotcomp" expanded="false"><font color="blue">end </font>DFFREGSRL;
</PRE>
<HR>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE DLATR<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digital.Registers.DLATRI.png" ALT="Modelica.Electrical.Digital.Registers.DLATR" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Registers.DLATR"></A><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</A>.DLATR</H2>
<B>Level sensitive register bank with reset</B><p>
<IMG SRC="Modelica.Electrical.Digital.Registers.DLATRD.png" ALT="Modelica.Electrical.Digital.Registers.DLATR">
<P><H3>Information</H3></P>
<PRE></pre>

<p> Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd <p>
<p><b>Truth Table for high active reset:</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>DataOut</b></td>
      <td valign="top">Map</td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td > <td valign="top">U</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td>  <td valign="top">0</td> <td valign="top">2</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">0</td>  <td valign="top">NC</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">0</td>  <td valign="top">DataIn</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">0</td>  <td valign="top">X or U or NC</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">~1</td> <td valign="top">U</td> <td valign="top">4</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">X</td> <td valign="top">X or U or 0 or NC</td> <td valign="top">4</td> </tr>
</table>

<p><b>Truth Table for low active reset:</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>DataOut</b></td>
      <td valign="top">Map</td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td> <td valign="top">U</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td> <td valign="top">0</td> <td valign="top">2</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">1</td> <td valign="top">NC</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">1</td> <td valign="top">DataIn</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">1</td> <td valign="top">X or U or NC</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">~0</td> <td valign="top">U</td> <td valign="top">4</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">X</td> <td valign="top">X or U or 0 or NC</td> <td valign="top">4</td> </tr>
</table>

<PRE>
  *  = don't care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</PRE>
<pre></PRE><P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Default</TH><TH>Description</TH></TR>
<TR><TD>Integer</TD><TD>ResetMap[9]</TD><TD>{1,4,3,2,4,4,3,2,4}</TD><TD>function selection, defaults for high active reset</TD></TR>
<TR><TD><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Strength</A></TD><TD>strength</TD><TD>S.&#39;S_X01&#39;</TD><TD>output strength</TD></TR>
<TR><TD>Integer</TD><TD>n</TD><TD>1</TD><TD>data width</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>reset</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>dataIn[n]</TD><TD>&nbsp;</TD></TR>
<TR><TD>output <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>DigitalOutput</A></TD><TD>dataOut[n]</TD><TD>&nbsp;</TD></TR>
</TABLE>
<P><H3>Modelica definition</H3>
<PRE>
<font color="blue">model</font> DLATR <font color="darkgreen">&quot;Level sensitive register bank with reset&quot;</font>

  <font color="blue">import </font>D = <A HREF="Modelica_Electrical_Digital.html#Modelica.Electrical.Digital"
>Modelica.Electrical.Digital</A>;
  <font color="blue">import </font>L = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>Modelica.Electrical.Digital.Interfaces.Logic</A>;
  <font color="blue">import </font>S = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Modelica.Electrical.Digital.Interfaces.Strength</A>;
  <font color="blue">import </font>T = <A HREF="Modelica_Electrical_Digital_Tables.html#Modelica.Electrical.Digital.Tables"
>Modelica.Electrical.Digital.Tables</A>;
  <font color="blue">parameter </font>Integer ResetMap[9] = {1, 4, 3, 2, 4, 4, 3, 2, 4} <font color="darkgreen">
    &quot;function selection, defaults for high active reset&quot;</font>;
  <font color="blue">parameter </font><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>D.Interfaces.Strength</A> strength = S.'S_X01' <font color="darkgreen">&quot;output strength&quot;</font>;
  <font color="blue">parameter </font>Integer n(min=1) = 1 <font color="darkgreen">&quot;data width&quot;</font>;

<textblock type="annotcomp" expanded="false">  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> reset;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> enable;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> dataIn[n];
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>D.Interfaces.DigitalOutput</A> dataOut[n];</textblock>

<font color="blue">protected </font>
           Integer enable_flag(start=0);
  <font color="darkgreen">          // 0: low level</font>
  <font color="darkgreen">          // 1: high level</font>
  <font color="darkgreen">          // 2: unknown</font>
  <font color="darkgreen">          // 3: uninitialized</font>

           Integer reset_flag(start=1);
  <font color="darkgreen">          // 1: output := U</font>
  <font color="darkgreen">          // 2: output := 0</font>
  <font color="darkgreen">          // 3: output := -UdataIn</font>
  <font color="darkgreen">          // 4: output := U-0X</font>

          <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>D.Interfaces.Logic</A> nextstate[n](start=<font color="red">fill</font>(L.'U',n));
          <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>D.Interfaces.Logic</A> next_assign_val[n](start=<font color="red">fill</font>(L.'U',n));
<font color="blue">algorithm </font>
  <font color="blue">if </font>enable == L.'1'<font color="blue"> or </font>enable == L.'H'<font color="blue"> then</font>
    enable_flag := 1;
  <font color="blue">elseif </font>enable == L.'0'<font color="blue"> or </font>enable == L.'L'<font color="blue"> then</font>
    enable_flag := 0;
  <font color="blue">elseif </font>enable == L.'U'<font color="blue"> then</font>
    enable_flag := 3;
  <font color="blue">else</font>
    enable_flag := 2;
  <font color="blue">end if</font>;

  reset_flag :=  ResetMap[reset];
  <font color="blue">for </font>i<font color="blue"> in </font>1:n<font color="blue"> loop</font>
    <font color="blue">if </font>reset_flag == 1<font color="blue"> then</font>
          nextstate[i] := L.'U';
    <font color="blue">elseif </font>reset_flag == 2<font color="blue"> then</font>
          nextstate[i] := T.StrengthMap[L.'0', strength];
    <font color="blue">elseif </font>reset_flag == 3<font color="blue"> then</font>
      <font color="blue">if </font>enable_flag == 0<font color="blue"> then</font>
          break;
      <font color="blue">elseif </font>enable_flag == 3<font color="blue"> then</font>
          nextstate[i] := L.'U';
      <font color="blue">elseif </font>enable_flag == 1<font color="blue"> then</font>
          nextstate[i] := T.StrengthMap[dataIn[i], strength];
      <font color="blue">else</font>
        <font color="blue">if </font>next_assign_val[i] == T.StrengthMap[dataIn[i],strength]<font color="blue">
        or </font>next_assign_val[i] == L.'U'<font color="blue"> then</font>
            break;
        <font color="blue">elseif </font>dataIn[i] == L.'U'<font color="blue"> then</font>
            nextstate[i] := L.'U';
        <font color="blue">else</font>
            nextstate[i] := T.StrengthMap[L.'X', strength];
        <font color="blue">end if</font>;
      <font color="blue">end if</font>;
    <font color="blue">elseif </font>reset_flag == 4<font color="blue"> then</font>
     <font color="blue">if </font>enable_flag == 3<font color="blue">
        or </font>(next_assign_val[i] == L.'U'<font color="blue"> and </font>enable_flag &lt;&gt; 1)<font color="blue">
        or </font>(dataIn[i] == L.'U'<font color="blue"> and </font>enable_flag &lt;&gt; 0)<font color="blue"> then</font>
          nextstate[i] := L.'U';
      <font color="blue">elseif </font>next_assign_val[i] == T.StrengthMap[L.'0', strength]<font color="blue">
        and </font>(dataIn[i] == L.'0'<font color="blue"> or </font>dataIn[i] == L.'L'<font color="blue"> or </font>enable_flag == 0)<font color="blue"> then</font>
          break;
      <font color="blue">elseif </font>(dataIn[i] == L.'0'<font color="blue"> or </font>dataIn[i] == L.'L')<font color="blue"> and </font>enable_flag == 1<font color="blue"> then</font>
          nextstate[i] :=  T.StrengthMap[L.'0', strength];
      <font color="blue">else</font>
          nextstate[i] := T.StrengthMap[L.'X', strength];
      <font color="blue">end if</font>;
    <font color="blue">end if</font>;
  <font color="blue">end for</font>;
  next_assign_val := nextstate;
  dataOut := nextstate;
<textblock type="annotcomp" expanded="false"><font color="blue">end </font>DLATR;
</PRE>
<HR>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE DLATREG<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digital.Registers.DLATREGI.png" ALT="Modelica.Electrical.Digital.Registers.DLATREG" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Registers.DLATREG"></A><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</A>.DLATREG</H2>
<B>Level sensitive register bank with reset active high</B><p>
<IMG SRC="Modelica.Electrical.Digital.Registers.DLATREGD.png" ALT="Modelica.Electrical.Digital.Registers.DLATREG">
<P><H3>Information</H3></P>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><b>Truth Table</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>DataOut</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td > <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td>  <td valign="top">0</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">0</td>  <td valign="top">NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">0</td>  <td valign="top">DataIn</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">0</td>  <td valign="top">X or U or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">~1</td> <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">X</td> <td valign="top">X or U or 0 or NC</td> </tr>
</table>

<PRE>
  *  = don't care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</PRE>
<pre></PRE><P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Default</TH><TH>Description</TH></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tHL</TD><TD>0</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tLH</TD><TD>0</TD><TD>Low-&gt;High delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Strength</A></TD><TD>strength</TD><TD>S.&#39;S_X01&#39;</TD><TD>output strength</TD></TR>
<TR><TD>Integer</TD><TD>n</TD><TD>1</TD><TD>data width</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>reset</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>dataIn[n]</TD><TD>&nbsp;</TD></TR>
<TR><TD>output <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>DigitalOutput</A></TD><TD>dataOut[n]</TD><TD>&nbsp;</TD></TR>
</TABLE>
<P><H3>Modelica definition</H3>
<PRE>
<font color="blue">model</font> DLATREG <font color="darkgreen">&quot;Level sensitive register bank with reset active high&quot;</font>

  <font color="blue">import </font>D = <A HREF="Modelica_Electrical_Digital.html#Modelica.Electrical.Digital"
>Modelica.Electrical.Digital</A>;
  <font color="blue">import </font>L = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>Modelica.Electrical.Digital.Interfaces.Logic</A>;
  <font color="blue">import </font>S = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Modelica.Electrical.Digital.Interfaces.Strength</A>;
  <font color="blue">import </font>T = <A HREF="Modelica_Electrical_Digital_Tables.html#Modelica.Electrical.Digital.Tables"
>Modelica.Electrical.Digital.Tables</A>;
  <font color="blue">parameter </font><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Modelica.SIunits.Time</A> tHL=0 <font color="darkgreen">&quot;High-&gt;Low delay&quot;</font>;
  <font color="blue">parameter </font><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Modelica.SIunits.Time</A> tLH=0 <font color="darkgreen">&quot;Low-&gt;High delay&quot;</font>;
  <font color="blue">parameter </font><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>D.Interfaces.Strength</A> strength = S.'S_X01' <font color="darkgreen">&quot;output strength&quot;</font>;
  <font color="blue">parameter </font>Integer n(min=1) = 1 <font color="darkgreen">&quot;data width&quot;</font>;

<font color="blue">protected </font>
  <font color="blue">constant </font>Integer ResetMap[9] = {1, 4, 3, 2, 4, 4, 3, 2, 4};
  <font color="darkgreen">    // Function selection by [reset] reading</font>
  <font color="darkgreen">    // 1: output := U</font>
  <font color="darkgreen">    // 2: output := 0</font>
  <font color="darkgreen">    // 3: output := -UdataIn</font>
  <font color="darkgreen">    // 4: output := U-0X</font>

<textblock type="annotcomp" expanded="false"><font color="blue">public </font>
  <A HREF="Modelica_Electrical_Digital_Delay.html#Modelica.Electrical.Digital.Delay.InertialDelaySensitiveVector"
>D.Delay.InertialDelaySensitiveVector</A> delay(
    tHL=tHL,
    tLH=tLH,
    n=n);
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> reset;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> enable;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> dataIn[n];
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>D.Interfaces.DigitalOutput</A> dataOut[n];
  <A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATR"
>D.Registers.DLATR</A> dLATR(n=n,
    strength=strength,
    ResetMap=ResetMap);</textblock>
<font color="blue">equation </font>

<textblock type="annotconnect" expanded="false">  <font color="red">connect</font>(dataOut, dataOut);
  <font color="red">connect</font>(delay.y, dataOut);
  <font color="red">connect</font>(dLATR.dataOut, delay.x);
  <font color="red">connect</font>(dataIn, dLATR.dataIn);
  <font color="red">connect</font>(enable, dLATR.enable);
  <font color="red">connect</font>(reset, dLATR.reset);</textblock>
<textblock type="annotcomp" expanded="false"><font color="blue">end </font>DLATREG;
</PRE>
<HR>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE DLATREGL<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digital.Registers.DLATREGI.png" ALT="Modelica.Electrical.Digital.Registers.DLATREGL" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Registers.DLATREGL"></A><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</A>.DLATREGL</H2>
<B>Level sensitive register bank with reset active low</B><p>
<IMG SRC="Modelica.Electrical.Digital.Registers.DLATREGD.png" ALT="Modelica.Electrical.Digital.Registers.DLATREGL">
<P><H3>Information</H3></P>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><b>Truth Table</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>DataOut</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td> <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td> <td valign="top">0</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">1</td> <td valign="top">NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">1</td> <td valign="top">DataIn</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">1</td> <td valign="top">X or U or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">~0</td> <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">X</td> <td valign="top">X or U or 0 or NC</td> </tr>
</table>

<PRE>
  *  = don't care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</PRE>
<pre></PRE><P>
Extends from <A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREG"
>DLATREG</A> (Level sensitive register bank with reset active high).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Default</TH><TH>Description</TH></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tHL</TD><TD>0</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tLH</TD><TD>0</TD><TD>Low-&gt;High delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Strength</A></TD><TD>strength</TD><TD>S.&#39;S_X01&#39;</TD><TD>output strength</TD></TR>
<TR><TD>Integer</TD><TD>n</TD><TD>1</TD><TD>data width</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>reset</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>dataIn[n]</TD><TD>&nbsp;</TD></TR>
<TR><TD>output <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>DigitalOutput</A></TD><TD>dataOut[n]</TD><TD>&nbsp;</TD></TR>
</TABLE>
<P><H3>Modelica definition</H3>
<PRE>
<font color="blue">model</font> DLATREGL <font color="darkgreen">&quot;Level sensitive register bank with reset active low&quot;</font>

  <font color="blue">extends </font><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREG"
>DLATREG</A>(<font color="blue">final </font>ResetMap = {1, 4, 2, 3, 4, 4, 2, 3, 4});
  <font color="darkgreen">    // Function selection by [reset] reading</font>
  <font color="darkgreen">    // 1: output := U</font>
  <font color="darkgreen">    // 2: output := 0</font>
  <font color="darkgreen">    // 3: output := -UdataIn</font>
  <font color="darkgreen">    // 4: output := U-0X</font>

<textblock type="annotcomp" expanded="false"><font color="blue">end </font>DLATREGL;
</PRE>
<HR>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE DLATSR<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digital.Registers.DLATSRI.png" ALT="Modelica.Electrical.Digital.Registers.DLATSR" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Registers.DLATSR"></A><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</A>.DLATSR</H2>
<B>Level sensitive register bank with set and reset</B><p>
<IMG SRC="Modelica.Electrical.Digital.Registers.DLATSRD.png" ALT="Modelica.Electrical.Digital.Registers.DLATSR">
<P><H3>Information</H3></P>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><b>Truth Table for high active set and reset</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>Set</b></td>
      <td valign="top"><b>DataOut</b></td>
      <td valign="top">Map</td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">U</td> <td valign="top">U</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td>  <td valign="top">~1</td> <td valign="top">U</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">1</td> <td valign="top">1</td> <td valign="top">2</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td>  <td valign="top">0</td> <td valign="top">0</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td>  <td valign="top">X</td> <td valign="top">X</td> <td valign="top">6</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">~1</td> <td valign="top">~1</td> <td valign="top">U</td> <td valign="top">4,5,7,8</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">X</td> <td valign="top">X</td> <td valign="top">X or U</td> <td valign="top">4</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">0</td> <td valign="top">X</td> <td valign="top">X or U or 1 or NC</td> <td valign="top">5</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">X</td> <td valign="top">0</td> <td valign="top">X or U or 0 or NC</td> <td valign="top">7</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">0</td>  <td valign="top">0</td> <td valign="top">X or U or NC</td> <td valign="top">8</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">0</td>  <td valign="top">0</td> <td valign="top">DataIn</td> <td valign="top">8</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">0</td>  <td valign="top">0</td> <td valign="top">NC</td> <td valign="top">8</td> </tr>

</table>

<p><b>Truth Table for low active set and reset </b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>Set</b></td>
      <td valign="top"><b>DataOut</b></td>
      <td valign="top">Map</td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">U</td> <td valign="top">U</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td>  <td valign="top">~0</td> <td valign="top">U</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">0</td> <td valign="top">1</td> <td valign="top">2</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td>  <td valign="top">1</td> <td valign="top">0</td> <td valign="top">3</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td>  <td valign="top">X</td> <td valign="top">X</td> <td valign="top">6</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">~0</td> <td valign="top">~0</td> <td valign="top">U</td> <td valign="top">4,5,7,8</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">X</td> <td valign="top">X</td> <td valign="top">X or U</td> <td valign="top">4</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">1</td> <td valign="top">X</td> <td valign="top">X or U or 1 or NC</td> <td valign="top">5</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">X</td> <td valign="top">1</td> <td valign="top">X or U or 0 or NC</td> <td valign="top">7</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">1</td>  <td valign="top">1</td> <td valign="top">X or U or NC</td> <td valign="top">8</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">1</td>  <td valign="top">1</td> <td valign="top">DataIn</td> <td valign="top">8</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">1</td>  <td valign="top">1</td> <td valign="top">NC</td> <td valign="top">8</td> </tr>

</table>

<PRE>
  *  = don't care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</PRE>
<pre></PRE><P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Default</TH><TH>Description</TH></TR>
<TR><TD>Integer</TD><TD>ResetSetMap[9, 9]</TD><TD>[1, 1, 1, 1, 1, 1, 1, 1, 1; ...</TD><TD>function selection by [reset, set] reading</TD></TR>
<TR><TD><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Strength</A></TD><TD>strength</TD><TD>S.&#39;S_X01&#39;</TD><TD>output strength</TD></TR>
<TR><TD>Integer</TD><TD>n</TD><TD>1</TD><TD>data width</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>set</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>reset</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>dataIn[n]</TD><TD>&nbsp;</TD></TR>
<TR><TD>output <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>DigitalOutput</A></TD><TD>dataOut[n]</TD><TD>&nbsp;</TD></TR>
</TABLE>
<P><H3>Modelica definition</H3>
<PRE>
<font color="blue">model</font> DLATSR <font color="darkgreen">&quot;Level sensitive register bank with set and reset&quot;</font>

  <font color="blue">import </font>D = <A HREF="Modelica_Electrical_Digital.html#Modelica.Electrical.Digital"
>Modelica.Electrical.Digital</A>;
  <font color="blue">import </font>L = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>Modelica.Electrical.Digital.Interfaces.Logic</A>;
  <font color="blue">import </font>S = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Modelica.Electrical.Digital.Interfaces.Strength</A>;
  <font color="blue">import </font>T = <A HREF="Modelica_Electrical_Digital_Tables.html#Modelica.Electrical.Digital.Tables"
>Modelica.Electrical.Digital.Tables</A>;
  <font color="blue">parameter </font>Integer ResetSetMap[9, 9]=[
             1,  1,  1,  1,  1,  1,  1,  1,  1;
             1,  4,  7,  2,  4,  4,  7,  2,  4;
             1,  5,  8,  2,  5,  5,  8,  2,  5;
             1,  6,  3,  2,  6,  6,  3,  2,  6;
             1,  4,  7,  2,  4,  4,  7,  2,  4;
             1,  4,  7,  2,  4,  4,  7,  2,  4;
             1,  5,  8,  2,  5,  5,  8,  2,  5;
             1,  6,  3,  2,  6,  6,  3,  2,  6;
             1,  4,  7,  2,  4,  4,  7,  2,  4] <font color="darkgreen">
    &quot;function selection by [reset, set] reading&quot;</font>;
  <font color="darkgreen">  /* Defaults for set and reset are active high */</font>
  <font color="blue">parameter </font><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>D.Interfaces.Strength</A> strength = S.'S_X01' <font color="darkgreen">&quot;output strength&quot;</font>;
  <font color="blue">parameter </font>Integer n(min=1) = 1 <font color="darkgreen">&quot;data width&quot;</font>;

<textblock type="annotcomp" expanded="false">  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> set;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> reset;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> enable;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> dataIn[n];
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>D.Interfaces.DigitalOutput</A> dataOut[n];</textblock>

<font color="blue">protected </font>
          Integer enable_flag(start=0);
  <font color="darkgreen">          // 0: low level</font>
  <font color="darkgreen">          // 1: high level</font>
  <font color="darkgreen">          // 2: unknown</font>
  <font color="darkgreen">          // 3: uninitialized</font>

          Integer reset_set_flag(start=1);
  <font color="darkgreen">          // 1: output := U</font>
  <font color="darkgreen">          // 2: output := 1</font>
  <font color="darkgreen">          // 3: output := 0</font>
  <font color="darkgreen">          // 4: output := UX</font>
  <font color="darkgreen">          // 5: output := U-1X</font>
  <font color="darkgreen">          // 6: output := X</font>
  <font color="darkgreen">          // 7: output := U-0X</font>
  <font color="darkgreen">          // 8: output := -UdataInX</font>

          <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>D.Interfaces.Logic</A> nextstate[n](start=<font color="red">fill</font>(L.'U',n));
          <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>D.Interfaces.Logic</A> next_assign_val[n](start=<font color="red">fill</font>(L.'U',n));

<font color="blue">algorithm </font>
  <font color="blue">if </font>enable == L.'1'<font color="blue"> or </font>enable == L.'H'<font color="blue"> then</font>
    enable_flag := 1;
  <font color="blue">elseif </font>enable == L.'0'<font color="blue"> or </font>enable == L.'L'<font color="blue"> then</font>
    enable_flag := 0;
  <font color="blue">elseif </font>enable == L.'U'<font color="blue"> then</font>
    enable_flag := 3;
  <font color="blue">else</font>
    enable_flag := 2;
  <font color="blue">end if</font>;

  reset_set_flag :=  ResetSetMap[reset, set];
  <font color="blue">for </font>i<font color="blue"> in </font>1:n<font color="blue"> loop</font>
    <font color="blue">if </font>reset_set_flag == 1<font color="blue"> then</font>
          nextstate[i] := L.'U';
    <font color="blue">elseif </font>reset_set_flag == 2<font color="blue"> then</font>
          nextstate[i] := T.StrengthMap[L.'1', strength];
    <font color="blue">elseif </font>reset_set_flag == 3<font color="blue"> then</font>
          nextstate[i] := T.StrengthMap[L.'0', strength];
    <font color="blue">elseif </font>reset_set_flag == 4<font color="blue"> then</font>
      <font color="blue">if </font>enable_flag == 3<font color="blue">
        or </font>(next_assign_val[i] == L.'U'<font color="blue"> and </font>enable_flag &lt;&gt; 1)<font color="blue">
        or </font>(dataIn[i] == L.'U'<font color="blue"> and </font>enable_flag &lt;&gt; 0)<font color="blue"> then</font>
          nextstate[i] := L.'U';
      <font color="blue">else</font>
          nextstate[i] := T.StrengthMap[L.'X', strength];
      <font color="blue">end if</font>;
    <font color="blue">elseif </font>reset_set_flag == 5<font color="blue"> then</font>
      <font color="blue">if </font>enable_flag == 3<font color="blue">
        or </font>(next_assign_val[i] == L.'U'<font color="blue"> and </font>enable_flag &lt;&gt; 1)<font color="blue">
        or </font>(dataIn[i] == L.'U'<font color="blue"> and </font>enable_flag &lt;&gt; 0)<font color="blue"> then</font>
          nextstate[i] := L.'U';
      <font color="blue">elseif </font>next_assign_val[i] == T.StrengthMap[L.'1', strength]<font color="blue">
        and </font>(dataIn[i] == L.'1'<font color="blue"> or </font>dataIn[i] == L.'H'<font color="blue"> or </font>enable_flag == 0)<font color="blue"> then</font>
          break;
      <font color="blue">elseif </font>(dataIn[i] == L.'1'<font color="blue"> or </font>dataIn[i] == L.'H')<font color="blue">  and </font>enable_flag == 1<font color="blue"> then</font>
          nextstate[i] := T.StrengthMap[L.'1', strength];
      <font color="blue">else</font>
          nextstate[i] := T.StrengthMap[L.'X', strength];
      <font color="blue">end if</font>;
    <font color="blue">elseif </font>reset_set_flag == 6<font color="blue"> then</font>
          nextstate[i] := T.StrengthMap[L.'X', strength];
    <font color="blue">elseif </font>reset_set_flag == 7<font color="blue"> then</font>
      <font color="blue">if </font>enable_flag == 3<font color="blue">
        or </font>(next_assign_val[i] == L.'U'<font color="blue"> and </font>enable_flag &lt;&gt; 1)<font color="blue">
        or </font>(dataIn[i] == L.'U'<font color="blue"> and </font>enable_flag &lt;&gt; 0)<font color="blue"> then</font>
          nextstate[i] := L.'U';
      <font color="blue">elseif </font>next_assign_val[i] == T.StrengthMap[L.'0', strength]<font color="blue">
        and </font>(dataIn[i] == L.'0'<font color="blue"> or </font>dataIn[i] == L.'L'<font color="blue"> or </font>enable_flag == 0)<font color="blue"> then</font>
          break;
      <font color="blue">elseif </font>(dataIn[i] == L.'0'<font color="blue"> or </font>dataIn[i] == L.'L')<font color="blue"> and </font>enable_flag == 1<font color="blue"> then</font>
          nextstate[i] :=  T.StrengthMap[L.'0', strength];
      <font color="blue">else</font>
          nextstate[i] := T.StrengthMap[L.'X', strength];
      <font color="blue">end if</font>;
    <font color="blue">elseif </font>reset_set_flag == 8<font color="blue"> then</font>
      <font color="blue">if </font>enable_flag == 0<font color="blue"> then</font>
          break;
      <font color="blue">elseif </font>enable_flag == 3<font color="blue"> then</font>
          nextstate[i] := L.'U';
      <font color="blue">elseif </font>enable_flag == 1<font color="blue"> then</font>
          nextstate[i] := T.StrengthMap[dataIn[i], strength];
      <font color="blue">else</font>
        <font color="blue">if </font>next_assign_val[i] == T.StrengthMap[dataIn[i],strength]<font color="blue">
        or </font>next_assign_val[i] == L.'U'<font color="blue"> then</font>
            break;
        <font color="blue">elseif </font>dataIn[i] == L.'U'<font color="blue"> then</font>
            nextstate[i] := L.'U';
        <font color="blue">else</font>
            nextstate[i] := T.StrengthMap[L.'X', strength];
        <font color="blue">end if</font>;
      <font color="blue">end if</font>;
    <font color="blue">end if</font>;
  <font color="blue">end for</font>;
  next_assign_val := nextstate;
  dataOut := nextstate;
<textblock type="annotcomp" expanded="false"><font color="blue">end </font>DLATSR;
</PRE>
<HR>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE DLATREGSRH<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digital.Registers.DLATREGSRHI.png" ALT="Modelica.Electrical.Digital.Registers.DLATREGSRH" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Registers.DLATREGSRH"></A><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</A>.DLATREGSRH</H2>
<B>Level sensitive register bank with set and reset, active high</B><p>
<IMG SRC="Modelica.Electrical.Digital.Registers.DLATREGSRHD.png" ALT="Modelica.Electrical.Digital.Registers.DLATREGSRH">
<P><H3>Information</H3></P>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><b>Truth Table:</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>Set</b></td>
      <td valign="top"><b>DataOut</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">U</td> <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td>  <td valign="top">~1</td> <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">1</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td>  <td valign="top">0</td> <td valign="top">0</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">1</td>  <td valign="top">X</td> <td valign="top">X</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">~1</td> <td valign="top">~1</td> <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">X</td> <td valign="top">X</td> <td valign="top">X or U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">0</td> <td valign="top">X</td> <td valign="top">X or U or 1 or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">X</td> <td valign="top">0</td> <td valign="top">X or U or 0 or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">0</td>  <td valign="top">0</td> <td valign="top">X or U or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">0</td>  <td valign="top">0</td> <td valign="top">DataIn</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">0</td>  <td valign="top">0</td> <td valign="top">NC</td> </tr>

</table>

<PRE>
  *  = don't care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</PRE>
<pre></PRE><P>

<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Default</TH><TH>Description</TH></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tHL</TD><TD>0</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tLH</TD><TD>0</TD><TD>Low-&gt;High delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Strength</A></TD><TD>strength</TD><TD>S.&#39;S_X01&#39;</TD><TD>output strength</TD></TR>
<TR><TD>Integer</TD><TD>n</TD><TD>1</TD><TD>data width</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>set</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>reset</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>dataIn[n]</TD><TD>&nbsp;</TD></TR>
<TR><TD>output <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>DigitalOutput</A></TD><TD>dataOut[n]</TD><TD>&nbsp;</TD></TR>
</TABLE>
<P><H3>Modelica definition</H3>
<PRE>
<font color="blue">model</font> DLATREGSRH <font color="darkgreen">
  &quot;Level sensitive register bank with set and reset, active high&quot;</font>

  <font color="blue">import </font>D = <A HREF="Modelica_Electrical_Digital.html#Modelica.Electrical.Digital"
>Modelica.Electrical.Digital</A>;
  <font color="blue">import </font>L = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Logic"
>Modelica.Electrical.Digital.Interfaces.Logic</A>;
  <font color="blue">import </font>S = <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Modelica.Electrical.Digital.Interfaces.Strength</A>;
  <font color="blue">import </font>T = <A HREF="Modelica_Electrical_Digital_Tables.html#Modelica.Electrical.Digital.Tables"
>Modelica.Electrical.Digital.Tables</A>;
  <font color="blue">parameter </font><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Modelica.SIunits.Time</A> tHL=0 <font color="darkgreen">&quot;High-&gt;Low delay&quot;</font>;
  <font color="blue">parameter </font><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Modelica.SIunits.Time</A> tLH=0 <font color="darkgreen">&quot;Low-&gt;High delay&quot;</font>;
  <font color="blue">parameter </font><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>D.Interfaces.Strength</A> strength = S.'S_X01' <font color="darkgreen">&quot;output strength&quot;</font>;
  <font color="blue">parameter </font>Integer n(min=1) = 1 <font color="darkgreen">&quot;data width&quot;</font>;

<font color="blue">protected </font>
  <font color="blue">constant </font>Integer ResetSetMap[9, 9]=[
             1,  1,  1,  1,  1,  1,  1,  1,  1;
             1,  4,  7,  2,  4,  4,  7,  2,  4;
             1,  5,  8,  2,  5,  5,  8,  2,  5;
             1,  6,  3,  2,  6,  6,  3,  2,  6;
             1,  4,  7,  2,  4,  4,  7,  2,  4;
             1,  4,  7,  2,  4,  4,  7,  2,  4;
             1,  5,  8,  2,  5,  5,  8,  2,  5;
             1,  6,  3,  2,  6,  6,  3,  2,  6;
             1,  4,  7,  2,  4,  4,  7,  2,  4];
  <font color="darkgreen">          // Function selection by [reset, set] reading, active high;</font>

<textblock type="annotcomp" expanded="false"><font color="blue">public </font>
  <A HREF="Modelica_Electrical_Digital_Delay.html#Modelica.Electrical.Digital.Delay.InertialDelaySensitiveVector"
>D.Delay.InertialDelaySensitiveVector</A> delay(
    tHL=tHL,
    tLH=tLH,
    n=n);
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> set;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> reset;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> enable;
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>D.Interfaces.DigitalInput</A> dataIn[n];
  <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>D.Interfaces.DigitalOutput</A> dataOut[n];
  <A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATSR"
>D.Registers.DLATSR</A> dLATSR(n=n,
    ResetSetMap=ResetSetMap,
    strength=strength);</textblock>
<font color="blue">equation </font>

<textblock type="annotconnect" expanded="false">  <font color="red">connect</font>(dataOut, dataOut);
  <font color="red">connect</font>(delay.y, dataOut);
  <font color="red">connect</font>(set, dLATSR.set);
  <font color="red">connect</font>(reset, dLATSR.reset);
  <font color="red">connect</font>(enable, dLATSR.enable);
  <font color="red">connect</font>(dataIn, dLATSR.dataIn);
  <font color="red">connect</font>(dLATSR.dataOut, delay.x);</textblock>
<textblock type="annotcomp" expanded="false"><font color="blue">end </font>DLATREGSRH;
</PRE>
<HR>
<!--[if supportFields]><span style='mso-element:field-begin'></span>
<span style='mso-spacerun:yes'></span>XE DLATREGSRL<![endif]-->
<!--[if supportFields]><span style='mso-element:field-end'></span><![endif]-->
<H2><IMG SRC="Modelica.Electrical.Digital.Registers.DLATREGSRLI.png" ALT="Modelica.Electrical.Digital.Registers.DLATREGSRL" ALIGN=RIGHT BORDER=1 WIDTH=80  HEIGHT=80 >
<A NAME="Modelica.Electrical.Digital.Registers.DLATREGSRL"></A><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers"
>Modelica.Electrical.Digital.Registers</A>.DLATREGSRL</H2>
<B>Level sensitive register bank with set and reset, active low</B><p>
<IMG SRC="Modelica.Electrical.Digital.Registers.DLATREGSRHD.png" ALT="Modelica.Electrical.Digital.Registers.DLATREGSRL">
<P><H3>Information</H3></P>
<PRE></pre>
<p>Description in VHDL is given by http://www.cs.sfu.ca/~ggbaker/reference/std_logic/src/std_logic_entities.vhd</p>
<p><b>Truth Table</b></p>

<table border=1 cellspacing=0 cellpadding=2>
  <tr><td valign="top"><b>DataIn</b></td>
      <td valign="top"><b>Enable</b></td>
      <td valign="top"><b>Reset</b></td>
      <td valign="top"><b>Set</b></td>
      <td valign="top"><b>DataOut</b></td>
  </tr>

  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">U</td> <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">U</td>  <td valign="top">~0</td> <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">*</td>  <td valign="top">0</td> <td valign="top">1</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td>  <td valign="top">1</td> <td valign="top">0</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">*</td> <td valign="top">0</td>  <td valign="top">X</td> <td valign="top">X</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">U</td> <td valign="top">~0</td> <td valign="top">~0</td> <td valign="top">U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">X</td> <td valign="top">X</td> <td valign="top">X or U</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">1</td> <td valign="top">X</td> <td valign="top">X or U or 1 or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">~U</td> <td valign="top">X</td> <td valign="top">1</td> <td valign="top">X or U or 0 or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">X</td> <td valign="top">1</td>  <td valign="top">1</td> <td valign="top">X or U or NC</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">1</td> <td valign="top">1</td>  <td valign="top">1</td> <td valign="top">DataIn</td> </tr>
  <tr><td valign="top">*</td> <td valign="top">0</td> <td valign="top">1</td>  <td valign="top">1</td> <td valign="top">NC</td> </tr>
</table>

<PRE>
  *  = don't care
  ~  = not equal
  U  = L.'U'
  0  = L.'0' or L.'L'
  1  = L.'1' or L.'H'
  X  = L.'X' or L.'W' or L.'Z' or L.'-'
  NC = no change
</PRE>
<pre></PRE><P>
Extends from <A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREGSRH"
>Digital.Registers.DLATREGSRH</A> (Level sensitive register bank with set and reset, active high).
<P><H3>Parameters</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Default</TH><TH>Description</TH></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tHL</TD><TD>0</TD><TD>High-&gt;Low delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_SIunits.html#Modelica.SIunits.Time"
>Time</A></TD><TD>tLH</TD><TD>0</TD><TD>Low-&gt;High delay [s]</TD></TR>
<TR><TD><A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.Strength"
>Strength</A></TD><TD>strength</TD><TD>S.&#39;S_X01&#39;</TD><TD>output strength</TD></TR>
<TR><TD>Integer</TD><TD>n</TD><TD>1</TD><TD>data width</TD></TR>
</TABLE>
<P><H3>Connectors</H3><P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=2>
<TR><TH>Type</TH><TH>Name</TH><TH>Description</TH></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>set</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>reset</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>enable</TD><TD>&nbsp;</TD></TR>
<TR><TD>input <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalInput"
>DigitalInput</A></TD><TD>dataIn[n]</TD><TD>&nbsp;</TD></TR>
<TR><TD>output <A HREF="Modelica_Electrical_Digital_Interfaces.html#Modelica.Electrical.Digital.Interfaces.DigitalOutput"
>DigitalOutput</A></TD><TD>dataOut[n]</TD><TD>&nbsp;</TD></TR>
</TABLE>
<P><H3>Modelica definition</H3>
<PRE>
<font color="blue">model</font> DLATREGSRL <font color="darkgreen">
  &quot;Level sensitive register bank with set and reset, active low&quot;</font>

  <font color="blue">extends </font><A HREF="Modelica_Electrical_Digital_Registers.html#Modelica.Electrical.Digital.Registers.DLATREGSRH"
>Digital.Registers.DLATREGSRH</A>(<font color="blue">final </font>ResetSetMap=[1,1,1,1,1,1,1,1,1;
        1,4,2,7,4,4,2,7,4; 1,6,2,3,5,5,2,3,6; 1,5,2,8,6,6,2,8,5; 1,4,2,7,4,
        4,2,7,4; 1,4,2,7,4,4,2,7,4; 1,6,2,3,5,5,2,3,6; 1,5,2,8,6,6,2,8,5; 1,
        4,2,7,4,4,2,7,4]);
  <font color="darkgreen">         // Function selection by [reset, set] reading;</font>
<textblock type="annotcomp" expanded="false"><font color="blue">end </font>DLATREGSRL;
</PRE>
<HR>
<address><a href="http://www.3ds.com/">Automatically generated</a> Fri Nov 12 16:28:32 2010.
</address></BODY>
</HTML>
