include ../make.inc

QUDA = libquda.a
QUDA_OBJS = timer.o malloc.o solver.o inv_bicgstab_quda.o		\
	inv_cg_quda.o inv_multi_cg_quda.o inv_gcr_quda.o		\
	inv_mr_quda.o inv_mre.o interface_quda.o util_quda.o		\
	hw_quda.o blas_cpu.o clover_field.o copy_clover.o		\
	color_spinor_field.o cpu_color_spinor_field.o			\
	cuda_color_spinor_field.o dirac.o lattice_field.o		\
	gauge_field.o cpu_gauge_field.o cuda_gauge_field.o		\
	copy_gauge.o extract_gauge_ghost.o max_gauge.o dirac_clover.o	\
	dirac_wilson.o dirac_staggered.o dirac_domain_wall.o		\
	dirac_twisted_mass.o tune.o fat_force_quda.o llfat_quda_itf.o	\
	clover_quda.o dslash_quda.o blas_quda.o copy_quda.o		\
	reduce_quda.o face_buffer.o face_gauge.o comm_common.o		\
	${COMM_OBJS} ${NUMA_AFFINITY_OBJS}

# header files, found in include/
QUDA_HDRS = blas_quda.h clover_field.h color_spinor_field.h convert.h	\
	dirac_quda.h dslash_quda.h enum_quda.h gauge_force_quda.h	\
	invert_quda.h llfat_quda.h quda.h quda_internal.h util_quda.h	\
	face_quda.h tune_quda.h comm_quda.h lattice_field.h		\
	gauge_field.h double_single.h texture.h	\
	numa_affinity.h misc_helpers.h fermion_force_quda.h malloc_quda.h

# These are only inlined into blas_quda.cu
BLAS_INLN = blas_core.h 

# These are only inlined into reduce_quda.cu
REDUCE_INLN = reduce_core.h

# These are only inlined into cuda_color_spinor_field.cu
CSF_INLN = pack_spinor.h

# These are only inlined into dslash_quda.cu
DSLASH_INLN = clover_def.h dslash_constants.h dslash_textures.h		\
	io_spinor.h staggered_dslash_def.h wilson_dslash_def.h		\
	dw_dslash_def.h tm_dslash_def.h tm_ndeg_dslash_def.h		\
	pack_face_def.h hisq_force_macros.h llfat_quda.cu		\
	unitarize_links_quda.cu fermion_force_quda.cu			\
	gauge_force_quda.cu hisq_paths_force_quda.cu			\
	unitarize_force_quda.cu gauge_force_core.h			\
	hisq_paths_force_core.h llfat_core.h svd_quda.h read_clover.h	\
	read_gauge.h misc_helpers.cu


# files containing complex macros and other code fragments to be inlined,
# found in lib/
QUDA_INLN = check_params.h quda_matrix.h force_common.h		\
		gauge_field_order.h clover_field_order.h

# files generated by the scripts in lib/generate/, found in lib/dslash_core/
# (The current staggered_dslash_core.h, is by hand.)
QUDA_CORE = clover_core.h staggered_dslash_core.h			\
	dw_dslash_dagger_core.h dw_dslash_core.h 			\
	wilson_dslash_fermi_core.h wilson_dslash_dagger_fermi_core.h 	\
	tm_dslash_fermi_core.h tm_dslash_dagger_fermi_core.h		\
	wilson_dslash_gt200_core.h wilson_dslash_dagger_gt200_core.h 	\
	tm_dslash_gt200_core.h tm_dslash_dagger_gt200_core.h		\
	wilson_dslash_g80_core.h wilson_dslash_dagger_g80_core.h 	\
	tm_dslash_g80_core.h tm_dslash_dagger_g80_core.h		\
	wilson_pack_face_core.h wilson_pack_face_dagger_core.h		\
	tm_ndeg_dslash_core.h tm_ndeg_dslash_dagger_core.h	

INC += -I../include -Idslash_core -I.

HDRS = $(QUDA_HDRS:%=../include/%)
HDRS += $(QUDA_INLN)

CORE = $(QUDA_CORE:%=dslash_core/%)

# various parameters that characterize this build, used by the
# routines in tune.cpp to check basic compatibility of an existing
# tunecache.  In the future, we might consider including actual hashes
# of certain source files.
HASH = \"cpu_arch=$(strip $(CPU_ARCH)),gpu_arch=$(strip $(GPU_ARCH))\"

# limit maximum number of registers in BLAS routines to increase occupancy
ifneq (,$(filter $(strip $(GPU_ARCH)),sm_20 sm_21 sm_30))
  MAXREG =
else
  MAXREG = --maxrregcount=80
endif

all: $(QUDA)


$(QUDA): $(QUDA_OBJS) ../make.inc
	ar cru $@ $(QUDA_OBJS)

gen:
	$(PYTHON) generate/dslash_cuda_gen.py
	$(PYTHON) generate/dw_dslash_cuda_gen.py
	$(PYTHON) generate/ndeg_tm_dslash_cuda_gen.py
	$(PYTHON) generate/deg_tm_dslash_cuda_gen.py

clean:
	-rm -f *.o $(QUDA)

tune.o: tune.cpp $(HDRS)
	$(CXX) $(CXXFLAGS) -DQUDA_HASH=$(HASH) $< -c -o $@

blas_quda.o: blas_quda.cu $(HDRS) $(BLAS_INLN)
	$(NVCC) $(NVCCFLAGS) $(MAXREG) $< -c -o $@

reduce_quda.o: reduce_quda.cu $(HDRS) $(REDUCE_INLN)
	$(NVCC) $(NVCCFLAGS) $(MAXREG) $< -c -o $@

cuda_color_spinor_field.o: cuda_color_spinor_field.cu $(HDRS) $(CSF_INLN)
	$(NVCC) $(NVCCFLAGS) $< -c -o $@

dslash_quda.o: dslash_quda.cu $(HDRS) $(DSLASH_INLN) $(CORE)
	$(NVCC) $(NVCCFLAGS) $< -c -o $@

%.o: %.cpp $(HDRS)
	$(CXX) $(CXXFLAGS) $< -c -o $@

%.o: %.cu $(HDRS)
	$(NVCC) $(NVCCFLAGS) $< -c -o $@

quda_fortran.o: quda_fortran.F90 ../include/enum_quda_fortran.h
	$(CC) -Wall -E -I../include $< > $*.f90
	$(F90) -c -fno-range-check $*.f90

.PHONY: all gen clean
