Release 9.1.02i_PR10 - xst J.32
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> 
Reading design: dlx_toplevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dlx_toplevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dlx_toplevel"
Output Format                      : NGC
Target Device                      : xc2v6000-5-ff1152

---- Source Options
Top Module Name                    : dlx_toplevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : dlx_toplevel.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_proc_fsm.vhd" in Library work.
Entity <rtg_proc_fsm> compiled.
Entity <rtg_proc_fsm> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w1_00.vhd" in Library work.
Entity <rtg_register_w1_00> compiled.
Entity <rtg_register_w1_00> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w1_01.vhd" in Library work.
Entity <rtg_register_w1_01> compiled.
Entity <rtg_register_w1_01> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w32.vhd" in Library work.
Entity <rtg_register_w32> compiled.
Entity <rtg_register_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w46.vhd" in Library work.
Entity <rtg_register_w46> compiled.
Entity <rtg_register_w46> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w15.vhd" in Library work.
Entity <rtg_register_w15> compiled.
Entity <rtg_register_w15> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w10.vhd" in Library work.
Entity <rtg_register_w10> compiled.
Entity <rtg_register_w10> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/AudioOut_Types.vhd" in Library work.
Package <AudioOut_types> compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/DigitalAnalogConverter.vhd" in Library work.
Entity <DigitalAnalogConverter> compiled.
Entity <DigitalAnalogConverter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/i2c_multiclock_latch.vhd" in Library work.
Entity <multiclock_latch> compiled.
Entity <multiclock_latch> (Architecture <multiclock_latch_arch>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/i2c_arbiter.vhd" in Library work.
Entity <i2c_arbiter> compiled.
Entity <i2c_arbiter> (Architecture <i2c_arbiter_arch>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/pca9564_interface_state.vhd" in Library work.
Entity <pca9564_interface> compiled.
Entity <pca9564_interface> (Architecture <pca9564_interface_arch>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/MemoryMapperTypes.vhd" in Library work.
Package <MemoryMapperTypes> compiled.
Package body <MemoryMapperTypes> compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_pcu_w32.vhd" in Library work.
Entity <fhm_pcu_w32_add32_fa> compiled.
Entity <fhm_pcu_w32_add32_fa> (Architecture <synthesis>) compiled.
Entity <fhm_pcu_w32_add32> compiled.
Entity <fhm_pcu_w32_add32> (Architecture <synthesis>) compiled.
Entity <fhm_pcu_w32_reg32> compiled.
Entity <fhm_pcu_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_pcu_w32> compiled.
Entity <fhm_pcu_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_register_w32.vhd" in Library work.
Entity <fhm_register_w32> compiled.
Entity <fhm_register_w32> (Architecture <logic>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_imau_w32.vhd" in Library work.
Entity <fhm_imau_w32> compiled.
Entity <fhm_imau_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_dmau_w32.vhd" in Library work.
Entity <fhm_dmau_w32_reg32> compiled.
Entity <fhm_dmau_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_dmau_w32> compiled.
Entity <fhm_dmau_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_registerfile_w32.vhd" in Library work.
Entity <fhm_registerfile_w32_reg32> compiled.
Entity <fhm_registerfile_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_registerfile_w32> compiled.
Entity <fhm_registerfile_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_alu_w32.vhd" in Library work.
Entity <fhm_alu_w32_add4> compiled.
Entity <fhm_alu_w32_add4> (Architecture <synthesis>) compiled.
Entity <fhm_alu_w32_add16> compiled.
Entity <fhm_alu_w32_add16> (Architecture <synthesis>) compiled.
Entity <fhm_alu_w32_add> compiled.
Entity <fhm_alu_w32_add> (Architecture <synthesis>) compiled.
Entity <fhm_alu_w32> compiled.
Entity <fhm_alu_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_extender_w16.vhd" in Library work.
Entity <fhm_extender_w16> compiled.
Entity <fhm_extender_w16> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd" in Library work.
Entity <fhm_multiplier_w32_reg1> compiled.
Entity <fhm_multiplier_w32_reg1> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_cla4> compiled.
Entity <fhm_multiplier_w32_cla4> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_cla16> compiled.
Entity <fhm_multiplier_w32_cla16> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_cla64> compiled.
Entity <fhm_multiplier_w32_cla64> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_add32> compiled.
Entity <fhm_multiplier_w32_add32> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_add64> compiled.
Entity <fhm_multiplier_w32_add64> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_reg32> compiled.
Entity <fhm_multiplier_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_reg64> compiled.
Entity <fhm_multiplier_w32_reg64> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_smul> compiled.
Entity <fhm_multiplier_w32_smul> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_tconv32> compiled.
Entity <fhm_multiplier_w32_tconv32> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32_tconv64> compiled.
Entity <fhm_multiplier_w32_tconv64> (Architecture <synthesis>) compiled.
Entity <fhm_multiplier_w32> compiled.
Entity <fhm_multiplier_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_divider_w32.vhd" in Library work.
Entity <fhm_divider_w32_add32_cla4> compiled.
Entity <fhm_divider_w32_add32_cla4> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_add32_cla16> compiled.
Entity <fhm_divider_w32_add32_cla16> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_add32> compiled.
Entity <fhm_divider_w32_add32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_reg32> compiled.
Entity <fhm_divider_w32_reg32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_reg1> compiled.
Entity <fhm_divider_w32_reg1> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_lsftreg32> compiled.
Entity <fhm_divider_w32_lsftreg32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_sdiv32> compiled.
Entity <fhm_divider_w32_sdiv32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32_tconv32> compiled.
Entity <fhm_divider_w32_tconv32> (Architecture <synthesis>) compiled.
Entity <fhm_divider_w32> compiled.
Entity <fhm_divider_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_shifter_w32.vhd" in Library work.
Entity <fhm_shifter_w32> compiled.
Entity <fhm_shifter_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_extender_w28.vhd" in Library work.
Entity <fhm_extender_w28> compiled.
Entity <fhm_extender_w28> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_adder_w32.vhd" in Library work.
Entity <fhm_adder_w32_cla4> compiled.
Entity <fhm_adder_w32_cla4> (Architecture <synthesis>) compiled.
Entity <fhm_adder_w32_cla16> compiled.
Entity <fhm_adder_w32_cla16> (Architecture <synthesis>) compiled.
Entity <fhm_adder_w32> compiled.
Entity <fhm_adder_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplexor_w32.vhd" in Library work.
Entity <fhm_multiplexor_w32> compiled.
Entity <fhm_multiplexor_w32> (Architecture <synthesis>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_controller.vhd" in Library work.
Entity <rtg_controller> compiled.
Entity <rtg_controller> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_mux3to1_w32.vhd" in Library work.
Entity <rtg_mux3to1_w32> compiled.
Entity <rtg_mux3to1_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_mux5to1_w5.vhd" in Library work.
Entity <rtg_mux5to1_w5> compiled.
Entity <rtg_mux5to1_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_mux18to1_w32.vhd" in Library work.
Entity <rtg_mux18to1_w32> compiled.
Entity <rtg_mux18to1_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_mux2to1_w5.vhd" in Library work.
Entity <rtg_mux2to1_w5> compiled.
Entity <rtg_mux2to1_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_mux4to1_w32.vhd" in Library work.
Entity <rtg_mux4to1_w32> compiled.
Entity <rtg_mux4to1_w32> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_mux4to1_w5.vhd" in Library work.
Entity <rtg_mux4to1_w5> compiled.
Entity <rtg_mux4to1_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w4.vhd" in Library work.
Entity <rtg_register_w4> compiled.
Entity <rtg_register_w4> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w5.vhd" in Library work.
Entity <rtg_register_w5> compiled.
Entity <rtg_register_w5> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlxTypes.vhd" in Library work.
Package <dlxTypes> compiled.
Package body <dlxTypes> compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/CPU.vhd" in Library work.
Entity <CPU> compiled.
Entity <CPU> (Architecture <RTL>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/MemoryMapper.vhd" in Library work.
Entity <MemoryMapper> compiled.
Entity <MemoryMapper> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/interface_asipmeister_i2c.vhd" in Library work.
Entity <interface_asipmeister_i2c> compiled.
Entity <interface_asipmeister_i2c> (Architecture <interface_asipmeister_i2c_arch>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/i2c_toplevel.vhd" in Library work.
Entity <i2c_toplevel> compiled.
Entity <i2c_toplevel> (Architecture <i2c_toplevel_arch>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/AudioOut_TopLevel.vhd" in Library work.
Entity <AudioOut_TopLevel> compiled.
Entity <AudioOut_TopLevel> (Architecture <STRUCTURE>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/clk_div.vhd" in Library work.
Entity <clk_div> compiled.
Entity <clk_div> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_tx.vhd" in Library work.
Entity <kcuart_tx> compiled.
Entity <kcuart_tx> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_rx.vhd" in Library work.
Entity <kcuart_rx> compiled.
Entity <kcuart_rx> (Architecture <low_level_definition>) compiled.
Compiling vhdl file "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" in Library work.
Entity <dlx_toplevel> compiled.
Entity <dlx_toplevel> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <dlx_toplevel> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CPU> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <MemoryMapper> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <interface_asipmeister_i2c> in library <work> (architecture <interface_asipmeister_i2c_arch>).

Analyzing hierarchy for entity <i2c_toplevel> in library <work> (architecture <i2c_toplevel_arch>) with generics.
	devcount = 1

Analyzing hierarchy for entity <AudioOut_TopLevel> in library <work> (architecture <STRUCTURE>) with generics.
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 40000
	KSAMPLES_PER_SECOND = 48
	NUMBER_OF_PORTS = 2

Analyzing hierarchy for entity <AudioOut_TopLevel> in library <work> (architecture <STRUCTURE>) with generics.
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 40000
	KSAMPLES_PER_SECOND = 48
	NUMBER_OF_PORTS = 1

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <Behavioral>) with generics.
	count = 10

Analyzing hierarchy for entity <kcuart_tx> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <kcuart_rx> in library <work> (architecture <low_level_definition>).

Analyzing hierarchy for entity <fhm_pcu_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_register_w32> in library <work> (architecture <logic>).

Analyzing hierarchy for entity <fhm_imau_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_dmau_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_registerfile_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_alu_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_extender_w16> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_shifter_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_extender_w28> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_adder_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplexor_w32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <rtg_controller> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux3to1_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux5to1_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux18to1_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux2to1_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux4to1_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_mux4to1_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w32> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w4> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w5> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <multiclock_latch> in library <work> (architecture <multiclock_latch_arch>).

Analyzing hierarchy for entity <i2c_arbiter> in library <work> (architecture <i2c_arbiter_arch>) with generics.
	devcount = 1

Analyzing hierarchy for entity <pca9564_interface> in library <work> (architecture <pca9564_interface_arch>).

Analyzing hierarchy for entity <DigitalAnalogConverter> in library <work> (architecture <Behavioral>) with generics.
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 40000
	KSAMPLES_PER_SECOND = 48
	SAMPLE_BIT_WIDTH = 16

Analyzing hierarchy for entity <fhm_pcu_w32_add32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_pcu_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_dmau_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_registerfile_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_alu_w32_add> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_reg1> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_tconv32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_smul> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_tconv64> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_tconv32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_sdiv32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_reg1> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_adder_w32_cla16> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <rtg_proc_fsm> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w1_00> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w1_01> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w46> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w15> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <rtg_register_w10> in library <work> (architecture <RTL>).

Analyzing hierarchy for entity <fhm_pcu_w32_add32_fa> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_alu_w32_add16> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_add32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_add64> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_reg64> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_add32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_lsftreg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_reg32> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_adder_w32_cla4> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_alu_w32_add4> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_cla16> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_cla64> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_add32_cla16> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_reg1> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_cla4> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_cla16> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_divider_w32_add32_cla4> in library <work> (architecture <synthesis>).

Analyzing hierarchy for entity <fhm_multiplier_w32_cla4> in library <work> (architecture <synthesis>).

WARNING:Xst:2591 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_tx.vhd" line 217: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_tx.vhd" line 266: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_tx.vhd" line 314: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_rx.vhd" line 250: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_tx.vhd" line 129: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_tx.vhd" line 277: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_tx.vhd" line 296: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_tx.vhd" line 350: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_rx.vhd" line 232: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_tx.vhd" line 329: attribute on instance <INIT> overrides generic/parameter on component. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dlx_toplevel> in library <work> (Architecture <Behavioral>).
WARNING:Xst:2211 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" line 405: Instantiating black box module <brom_im>.
WARNING:Xst:2211 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" line 411: Instantiating black box module <bram_dm>.
WARNING:Xst:753 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" line 419: Unconnected output port 'asip_full' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" line 419: Unconnected output port 'interface_state' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" line 419: Unconnected output port 'interface_fifo_data' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" line 419: Unconnected output port 'interface_fifo_rd_en' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" line 419: Unconnected output port 'interface_fifo_valid' of component 'interface_asipmeister_i2c'.
WARNING:Xst:753 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" line 451: Unconnected output port 'debug_pca9564_registers' of component 'i2c_toplevel'.
WARNING:Xst:753 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" line 451: Unconnected output port 'debug_statemachine_state' of component 'i2c_toplevel'.
WARNING:Xst:753 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" line 484: Unconnected output port 'fifoDataCount' of component 'AudioOut_TopLevel'.
WARNING:Xst:753 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" line 501: Unconnected output port 'fifoDataCount' of component 'AudioOut_TopLevel'.
WARNING:Xst:2211 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" line 550: Instantiating black box module <icon>.
WARNING:Xst:2211 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd" line 556: Instantiating black box module <ila>.
INFO:Xst:2679 - Register <AudioR_Req<1>> in unit <dlx_toplevel> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><31>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><30>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><29>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><28>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><27>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><26>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><25>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><24>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><23>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><22>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><21>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><20>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><19>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><18>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><17>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><16>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><15>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><14>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><13>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><12>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><11>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><10>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><9>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <datadb_ports<4><8>> in unit <dlx_toplevel> has a constant value of Z during circuit operation. The register is replaced by logic.
Entity <dlx_toplevel> analyzed. Unit <dlx_toplevel> generated.

Analyzing Entity <CPU> in library <work> (Architecture <RTL>).
Entity <CPU> analyzed. Unit <CPU> generated.

Analyzing Entity <fhm_pcu_w32> in library <work> (Architecture <synthesis>).
WARNING:Xst:753 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_pcu_w32.vhd" line 207: Unconnected output port 'cout' of component 'fhm_pcu_w32_add32'.
Entity <fhm_pcu_w32> analyzed. Unit <fhm_pcu_w32> generated.

Analyzing Entity <fhm_pcu_w32_add32> in library <work> (Architecture <synthesis>).
Entity <fhm_pcu_w32_add32> analyzed. Unit <fhm_pcu_w32_add32> generated.

Analyzing Entity <fhm_pcu_w32_add32_fa> in library <work> (Architecture <synthesis>).
Entity <fhm_pcu_w32_add32_fa> analyzed. Unit <fhm_pcu_w32_add32_fa> generated.

Analyzing Entity <fhm_pcu_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_pcu_w32_reg32> analyzed. Unit <fhm_pcu_w32_reg32> generated.

Analyzing Entity <fhm_register_w32> in library <work> (Architecture <logic>).
Entity <fhm_register_w32> analyzed. Unit <fhm_register_w32> generated.

Analyzing Entity <fhm_imau_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_imau_w32> analyzed. Unit <fhm_imau_w32> generated.

Analyzing Entity <fhm_dmau_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_dmau_w32> analyzed. Unit <fhm_dmau_w32> generated.

Analyzing Entity <fhm_dmau_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_dmau_w32_reg32> analyzed. Unit <fhm_dmau_w32_reg32> generated.

Analyzing Entity <fhm_registerfile_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_registerfile_w32> analyzed. Unit <fhm_registerfile_w32> generated.

Analyzing Entity <fhm_registerfile_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_registerfile_w32_reg32> analyzed. Unit <fhm_registerfile_w32_reg32> generated.

Analyzing Entity <fhm_alu_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_alu_w32> analyzed. Unit <fhm_alu_w32> generated.

Analyzing Entity <fhm_alu_w32_add> in library <work> (Architecture <synthesis>).
Entity <fhm_alu_w32_add> analyzed. Unit <fhm_alu_w32_add> generated.

Analyzing Entity <fhm_alu_w32_add16> in library <work> (Architecture <synthesis>).
Entity <fhm_alu_w32_add16> analyzed. Unit <fhm_alu_w32_add16> generated.

Analyzing Entity <fhm_alu_w32_add4> in library <work> (Architecture <synthesis>).
Entity <fhm_alu_w32_add4> analyzed. Unit <fhm_alu_w32_add4> generated.

Analyzing Entity <fhm_extender_w16> in library <work> (Architecture <synthesis>).
Entity <fhm_extender_w16> analyzed. Unit <fhm_extender_w16> generated.

Analyzing Entity <fhm_multiplier_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32> analyzed. Unit <fhm_multiplier_w32> generated.

Analyzing Entity <fhm_multiplier_w32_reg1> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_reg1> analyzed. Unit <fhm_multiplier_w32_reg1> generated.

Analyzing Entity <fhm_multiplier_w32_tconv32> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_tconv32> analyzed. Unit <fhm_multiplier_w32_tconv32> generated.

Analyzing Entity <fhm_multiplier_w32_add32> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_add32> analyzed. Unit <fhm_multiplier_w32_add32> generated.

Analyzing Entity <fhm_multiplier_w32_cla16> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_cla16> analyzed. Unit <fhm_multiplier_w32_cla16> generated.

Analyzing Entity <fhm_multiplier_w32_cla4> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_cla4> analyzed. Unit <fhm_multiplier_w32_cla4> generated.

Analyzing Entity <fhm_multiplier_w32_smul> in library <work> (Architecture <synthesis>).
WARNING:Xst:753 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd" line 612: Unconnected output port 'cout' of component 'fhm_multiplier_w32_add64'.
Entity <fhm_multiplier_w32_smul> analyzed. Unit <fhm_multiplier_w32_smul> generated.

Analyzing Entity <fhm_multiplier_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_reg32> analyzed. Unit <fhm_multiplier_w32_reg32> generated.

Analyzing Entity <fhm_multiplier_w32_add64> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_add64> analyzed. Unit <fhm_multiplier_w32_add64> generated.

Analyzing Entity <fhm_multiplier_w32_cla64> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_cla64> analyzed. Unit <fhm_multiplier_w32_cla64> generated.

Analyzing Entity <fhm_multiplier_w32_reg64> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_reg64> analyzed. Unit <fhm_multiplier_w32_reg64> generated.

Analyzing Entity <fhm_multiplier_w32_tconv64> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplier_w32_tconv64> analyzed. Unit <fhm_multiplier_w32_tconv64> generated.

Analyzing Entity <fhm_divider_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32> analyzed. Unit <fhm_divider_w32> generated.

Analyzing Entity <fhm_divider_w32_tconv32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_tconv32> analyzed. Unit <fhm_divider_w32_tconv32> generated.

Analyzing Entity <fhm_divider_w32_add32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_add32> analyzed. Unit <fhm_divider_w32_add32> generated.

Analyzing Entity <fhm_divider_w32_add32_cla16> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_add32_cla16> analyzed. Unit <fhm_divider_w32_add32_cla16> generated.

Analyzing Entity <fhm_divider_w32_add32_cla4> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_add32_cla4> analyzed. Unit <fhm_divider_w32_add32_cla4> generated.

Analyzing Entity <fhm_divider_w32_sdiv32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_sdiv32> analyzed. Unit <fhm_divider_w32_sdiv32> generated.

Analyzing Entity <fhm_divider_w32_lsftreg32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_lsftreg32> analyzed. Unit <fhm_divider_w32_lsftreg32> generated.

Analyzing Entity <fhm_divider_w32_reg32> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_reg32> analyzed. Unit <fhm_divider_w32_reg32> generated.

Analyzing Entity <fhm_divider_w32_reg1> in library <work> (Architecture <synthesis>).
Entity <fhm_divider_w32_reg1> analyzed. Unit <fhm_divider_w32_reg1> generated.

Analyzing Entity <fhm_shifter_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_shifter_w32> analyzed. Unit <fhm_shifter_w32> generated.

Analyzing Entity <fhm_extender_w28> in library <work> (Architecture <synthesis>).
Entity <fhm_extender_w28> analyzed. Unit <fhm_extender_w28> generated.

Analyzing Entity <fhm_adder_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_adder_w32> analyzed. Unit <fhm_adder_w32> generated.

Analyzing Entity <fhm_adder_w32_cla16> in library <work> (Architecture <synthesis>).
Entity <fhm_adder_w32_cla16> analyzed. Unit <fhm_adder_w32_cla16> generated.

Analyzing Entity <fhm_adder_w32_cla4> in library <work> (Architecture <synthesis>).
Entity <fhm_adder_w32_cla4> analyzed. Unit <fhm_adder_w32_cla4> generated.

Analyzing Entity <fhm_multiplexor_w32> in library <work> (Architecture <synthesis>).
Entity <fhm_multiplexor_w32> analyzed. Unit <fhm_multiplexor_w32> generated.

Analyzing Entity <rtg_controller> in library <work> (Architecture <RTL>).
Entity <rtg_controller> analyzed. Unit <rtg_controller> generated.

Analyzing Entity <rtg_proc_fsm> in library <work> (Architecture <RTL>).
INFO:Xst:1561 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_proc_fsm.vhd" line 73: Mux is complete : default of case is discarded
Entity <rtg_proc_fsm> analyzed. Unit <rtg_proc_fsm> generated.

Analyzing Entity <rtg_register_w1_00> in library <work> (Architecture <RTL>).
Entity <rtg_register_w1_00> analyzed. Unit <rtg_register_w1_00> generated.

Analyzing Entity <rtg_register_w1_01> in library <work> (Architecture <RTL>).
Entity <rtg_register_w1_01> analyzed. Unit <rtg_register_w1_01> generated.

Analyzing Entity <rtg_register_w46> in library <work> (Architecture <RTL>).
Entity <rtg_register_w46> analyzed. Unit <rtg_register_w46> generated.

Analyzing Entity <rtg_register_w15> in library <work> (Architecture <RTL>).
Entity <rtg_register_w15> analyzed. Unit <rtg_register_w15> generated.

Analyzing Entity <rtg_register_w10> in library <work> (Architecture <RTL>).
Entity <rtg_register_w10> analyzed. Unit <rtg_register_w10> generated.

Analyzing Entity <rtg_mux3to1_w32> in library <work> (Architecture <RTL>).
Entity <rtg_mux3to1_w32> analyzed. Unit <rtg_mux3to1_w32> generated.

Analyzing Entity <rtg_mux5to1_w5> in library <work> (Architecture <RTL>).
Entity <rtg_mux5to1_w5> analyzed. Unit <rtg_mux5to1_w5> generated.

Analyzing Entity <rtg_mux18to1_w32> in library <work> (Architecture <RTL>).
Entity <rtg_mux18to1_w32> analyzed. Unit <rtg_mux18to1_w32> generated.

Analyzing Entity <rtg_mux2to1_w5> in library <work> (Architecture <RTL>).
Entity <rtg_mux2to1_w5> analyzed. Unit <rtg_mux2to1_w5> generated.

Analyzing Entity <rtg_mux4to1_w32> in library <work> (Architecture <RTL>).
Entity <rtg_mux4to1_w32> analyzed. Unit <rtg_mux4to1_w32> generated.

Analyzing Entity <rtg_mux4to1_w5> in library <work> (Architecture <RTL>).
Entity <rtg_mux4to1_w5> analyzed. Unit <rtg_mux4to1_w5> generated.

Analyzing Entity <rtg_register_w32> in library <work> (Architecture <RTL>).
Entity <rtg_register_w32> analyzed. Unit <rtg_register_w32> generated.

Analyzing Entity <rtg_register_w4> in library <work> (Architecture <RTL>).
Entity <rtg_register_w4> analyzed. Unit <rtg_register_w4> generated.

Analyzing Entity <rtg_register_w5> in library <work> (Architecture <RTL>).
Entity <rtg_register_w5> analyzed. Unit <rtg_register_w5> generated.

Analyzing Entity <MemoryMapper> in library <work> (Architecture <Behavioral>).
Entity <MemoryMapper> analyzed. Unit <MemoryMapper> generated.

Analyzing Entity <interface_asipmeister_i2c> in library <work> (Architecture <interface_asipmeister_i2c_arch>).
WARNING:Xst:2211 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/interface_asipmeister_i2c.vhd" line 126: Instantiating black box module <fifo_generator_v2_1>.
Entity <interface_asipmeister_i2c> analyzed. Unit <interface_asipmeister_i2c> generated.

Analyzing generic Entity <i2c_toplevel> in library <work> (Architecture <i2c_toplevel_arch>).
	devcount = 1
WARNING:Xst:2211 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/i2c_toplevel.vhd" line 245: Instantiating black box module <fifo_generator_v2_1>.
WARNING:Xst:2211 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/i2c_toplevel.vhd" line 262: Instantiating black box module <fifo_generator_v2_1>.
WARNING:Xst:2211 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/i2c_toplevel.vhd" line 361: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/i2c_toplevel.vhd" line 365: Instantiating black box module <BUFG>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "CLKIN_PERIOD =  0.0000000000000000" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_toplevel> in unit <i2c_toplevel>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_toplevel> in unit <i2c_toplevel>.
Entity <i2c_toplevel> analyzed. Unit <i2c_toplevel> generated.

Analyzing Entity <multiclock_latch> in library <work> (Architecture <multiclock_latch_arch>).
Entity <multiclock_latch> analyzed. Unit <multiclock_latch> generated.

Analyzing generic Entity <i2c_arbiter> in library <work> (Architecture <i2c_arbiter_arch>).
	devcount = 1
Entity <i2c_arbiter> analyzed. Unit <i2c_arbiter> generated.

Analyzing Entity <pca9564_interface> in library <work> (Architecture <pca9564_interface_arch>).
INFO:Xst:2679 - Register <pca9564_ce> in unit <pca9564_interface> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <pca9564_interface> analyzed. Unit <pca9564_interface> generated.

Analyzing generic Entity <AudioOut_TopLevel.1> in library <work> (Architecture <STRUCTURE>).
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 40000
	KSAMPLES_PER_SECOND = 48
	NUMBER_OF_PORTS = 2
WARNING:Xst:2211 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/AudioOut_TopLevel.vhd" line 91: Instantiating black box module <audio_out_fifo>.
WARNING:Xst:790 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/AudioOut_TopLevel.vhd" line 133: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/AudioOut_TopLevel.vhd" line 136: Index value(s) does not match array range, simulation mismatch.
Entity <AudioOut_TopLevel.1> analyzed. Unit <AudioOut_TopLevel.1> generated.

Analyzing generic Entity <DigitalAnalogConverter> in library <work> (Architecture <Behavioral>).
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 40000
	KSAMPLES_PER_SECOND = 48
	SAMPLE_BIT_WIDTH = 16
Entity <DigitalAnalogConverter> analyzed. Unit <DigitalAnalogConverter> generated.

Analyzing generic Entity <AudioOut_TopLevel.2> in library <work> (Architecture <STRUCTURE>).
	FIFO_READ_CLOCK_SPEED_IN_KHZ = 40000
	KSAMPLES_PER_SECOND = 48
	NUMBER_OF_PORTS = 1
WARNING:Xst:2211 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/AudioOut_TopLevel.vhd" line 91: Instantiating black box module <audio_out_fifo>.
WARNING:Xst:790 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/AudioOut_TopLevel.vhd" line 133: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/AudioOut_TopLevel.vhd" line 136: Index value(s) does not match array range, simulation mismatch.
Entity <AudioOut_TopLevel.2> analyzed. Unit <AudioOut_TopLevel.2> generated.

Analyzing generic Entity <clk_div> in library <work> (Architecture <Behavioral>).
	count = 10
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <kcuart_tx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  E4FF" for instance <mux1_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux2_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux3_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  E4FF" for instance <mux4_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <pipeline_serial> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[0].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[0].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[1].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[1].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <count_width_loop[2].register_bit> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <count_width_loop[2].count_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  10" for instance <ready_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0190" for instance <start_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_start_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  1540" for instance <run_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_run_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  94" for instance <hot_state_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <hot_state_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0000" for instance <delay14_srl> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_bit_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0180" for instance <stop_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_stop_reg> in unit <kcuart_tx>.
    Set user-defined property "INIT =  8" for instance <complete_lut> in unit <kcuart_tx>.
    Set user-defined property "INIT =  0" for instance <Tx_complete_reg> in unit <kcuart_tx>.
Entity <kcuart_tx> analyzed. Unit <kcuart_tx> generated.

Analyzing Entity <kcuart_rx> in library <work> (Architecture <low_level_definition>).
    Set user-defined property "INIT =  0" for instance <sync_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <stop_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[0].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[1].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[2].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[3].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[4].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[5].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[6].lsbs.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <data_loop[7].msb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <data_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <start_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <start_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <edge_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <edge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0040" for instance <valid_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  54" for instance <purge_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <purge_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[0].lsb.delay15_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[0].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[1].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[1].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[2].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[2].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[3].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[3].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[4].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[4].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[5].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[5].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[6].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[6].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[7].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[7].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0000" for instance <valid_loop[8].msbs.delay16_srl> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <valid_loop[8].data_reg> in unit <kcuart_rx>.
    Set user-defined property "INIT =  8" for instance <strobe_lut> in unit <kcuart_rx>.
    Set user-defined property "INIT =  0" for instance <strobe_reg> in unit <kcuart_rx>.
Entity <kcuart_rx> analyzed. Unit <kcuart_rx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <MemoryMapper>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/MemoryMapper.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <DataAck_master>.
    Found 32-bit tristate buffer for signal <DataDB_master>.
    Found 32-bit 8-to-1 multiplexer for signal <DataDB_master_write>.
    Found 32-bit tristate buffer for signal <DataDB_memAndPorts_write>.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_0$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_0$cmp_ge0001> created at line 122.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_1$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_1$cmp_ge0001> created at line 122.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_2$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_2$cmp_ge0001> created at line 122.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_3$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_3$cmp_ge0001> created at line 122.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_4$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_4$cmp_ge0001> created at line 122.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_5$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_5$cmp_ge0001> created at line 122.
    Found 33-bit comparator greatequal for signal <selector_isInRangeOfSpecificPort_6$cmp_ge0000> created at line 122.
    Found 33-bit comparator lessequal for signal <selector_isInRangeOfSpecificPort_6$cmp_ge0001> created at line 122.
    Summary:
	inferred  14 Comparator(s).
	inferred  33 Multiplexer(s).
	inferred  64 Tristate(s).
Unit <MemoryMapper> synthesized.


Synthesizing Unit <clk_div>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/clk_div.vhd".
    Found 1-bit register for signal <reduced_clk>.
    Found 32-bit up counter for signal <i>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_div> synthesized.


Synthesizing Unit <fhm_register_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_register_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_register_w32> synthesized.


Synthesizing Unit <fhm_imau_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_imau_w32.vhd".
Unit <fhm_imau_w32> synthesized.


Synthesizing Unit <fhm_extender_w16>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_extender_w16.vhd".
Unit <fhm_extender_w16> synthesized.


Synthesizing Unit <fhm_shifter_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_shifter_w32.vhd".
Unit <fhm_shifter_w32> synthesized.


Synthesizing Unit <fhm_extender_w28>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_extender_w28.vhd".
Unit <fhm_extender_w28> synthesized.


Synthesizing Unit <fhm_multiplexor_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplexor_w32.vhd".
Unit <fhm_multiplexor_w32> synthesized.


Synthesizing Unit <rtg_mux3to1_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_mux3to1_w32.vhd".
    Found 32-bit 3-to-1 multiplexer for signal <DOUT>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <rtg_mux3to1_w32> synthesized.


Synthesizing Unit <rtg_mux5to1_w5>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_mux5to1_w5.vhd".
    Found 5-bit 5-to-1 multiplexer for signal <DOUT>.
    Summary:
	inferred   5 Multiplexer(s).
Unit <rtg_mux5to1_w5> synthesized.


Synthesizing Unit <rtg_mux18to1_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_mux18to1_w32.vhd".
    Found 32-bit 18-to-1 multiplexer for signal <DOUT>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <rtg_mux18to1_w32> synthesized.


Synthesizing Unit <rtg_mux2to1_w5>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_mux2to1_w5.vhd".
Unit <rtg_mux2to1_w5> synthesized.


Synthesizing Unit <rtg_mux4to1_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_mux4to1_w32.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <DOUT>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <rtg_mux4to1_w32> synthesized.


Synthesizing Unit <rtg_mux4to1_w5>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_mux4to1_w5.vhd".
    Found 5-bit 4-to-1 multiplexer for signal <DOUT>.
    Summary:
	inferred   5 Multiplexer(s).
Unit <rtg_mux4to1_w5> synthesized.


Synthesizing Unit <rtg_register_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w32.vhd".
    Found 32-bit register for signal <DOUT>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <rtg_register_w32> synthesized.


Synthesizing Unit <rtg_register_w4>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w4.vhd".
    Found 4-bit register for signal <DOUT>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <rtg_register_w4> synthesized.


Synthesizing Unit <rtg_register_w5>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w5.vhd".
    Found 5-bit register for signal <DOUT>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <rtg_register_w5> synthesized.


Synthesizing Unit <fhm_pcu_w32_reg32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_pcu_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_pcu_w32_reg32> synthesized.


Synthesizing Unit <fhm_pcu_w32_add32_fa>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_pcu_w32.vhd".
Unit <fhm_pcu_w32_add32_fa> synthesized.


Synthesizing Unit <fhm_dmau_w32_reg32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_dmau_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_dmau_w32_reg32> synthesized.


Synthesizing Unit <fhm_registerfile_w32_reg32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_registerfile_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_registerfile_w32_reg32> synthesized.


Synthesizing Unit <fhm_alu_w32_add4>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_alu_w32.vhd".
    Found 4-bit xor2 for signal <result>.
    Found 4-bit xor2 for signal <p>.
Unit <fhm_alu_w32_add4> synthesized.


Synthesizing Unit <fhm_multiplier_w32_reg1>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd".
    Found 1-bit register for signal <data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fhm_multiplier_w32_reg1> synthesized.


Synthesizing Unit <fhm_multiplier_w32_cla4>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd".
    Found 4-bit xor2 for signal <result>.
    Found 4-bit xor2 for signal <p>.
Unit <fhm_multiplier_w32_cla4> synthesized.


Synthesizing Unit <fhm_multiplier_w32_reg32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_multiplier_w32_reg32> synthesized.


Synthesizing Unit <fhm_multiplier_w32_reg64>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd".
    Found 64-bit register for signal <data_out>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <fhm_multiplier_w32_reg64> synthesized.


Synthesizing Unit <fhm_divider_w32_reg1>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_divider_w32.vhd".
    Found 1-bit register for signal <data_out>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <fhm_divider_w32_reg1> synthesized.


Synthesizing Unit <fhm_divider_w32_add32_cla4>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_divider_w32.vhd".
    Found 4-bit xor2 for signal <result>.
    Found 4-bit xor2 for signal <p>.
Unit <fhm_divider_w32_add32_cla4> synthesized.


Synthesizing Unit <fhm_divider_w32_reg32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_divider_w32.vhd".
    Found 32-bit register for signal <data_out>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <fhm_divider_w32_reg32> synthesized.


Synthesizing Unit <fhm_adder_w32_cla4>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_adder_w32.vhd".
    Found 4-bit xor2 for signal <result>.
    Found 4-bit xor2 for signal <p>.
Unit <fhm_adder_w32_cla4> synthesized.


Synthesizing Unit <rtg_proc_fsm>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_proc_fsm.vhd".
    Found finite state machine <FSM_0> for signal <cur_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <rtg_proc_fsm> synthesized.


Synthesizing Unit <rtg_register_w1_00>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w1_00.vhd".
    Found 1-bit register for signal <DOUT>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rtg_register_w1_00> synthesized.


Synthesizing Unit <rtg_register_w1_01>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w1_01.vhd".
    Found 1-bit register for signal <DOUT<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rtg_register_w1_01> synthesized.


Synthesizing Unit <rtg_register_w46>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w46.vhd".
    Found 46-bit register for signal <DOUT>.
    Summary:
	inferred  46 D-type flip-flop(s).
Unit <rtg_register_w46> synthesized.


Synthesizing Unit <rtg_register_w15>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w15.vhd".
    Found 15-bit register for signal <DOUT>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <rtg_register_w15> synthesized.


Synthesizing Unit <rtg_register_w10>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_register_w10.vhd".
    Found 10-bit register for signal <DOUT>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <rtg_register_w10> synthesized.


Synthesizing Unit <multiclock_latch>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/i2c_multiclock_latch.vhd".
    Found 1-bit register for signal <o_rw>.
    Found 1-bit register for signal <o_request>.
    Found 1-bit register for signal <o_data_valid>.
    Found 8-bit register for signal <o_bytes_to_read>.
    Found 1-bit register for signal <o_done>.
    Found 7-bit register for signal <o_address>.
    Found 1-bit register for signal <o_acknowledge>.
    Found 1-bit register for signal <acknowledge_i>.
    Found 7-bit register for signal <address_i>.
    Found 8-bit register for signal <bytes_to_read_i>.
    Found 1-bit register for signal <data_valid_i>.
    Found 1-bit register for signal <done_i>.
    Found 1-bit register for signal <request_i>.
    Found 1-bit register for signal <rw_i>.
    Summary:
	inferred  40 D-type flip-flop(s).
Unit <multiclock_latch> synthesized.


Synthesizing Unit <i2c_arbiter>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/i2c_arbiter.vhd".
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 8-bit register for signal <mport_data_out>.
    Found 1-bit register for signal <acknowledge<0>>.
    Found 1-bit register for signal <sport_wr_ack>.
    Found 1-bit register for signal <sport_reset>.
    Found 8-bit register for signal <sport_bytes_to_read>.
    Found 1-bit register for signal <sport_empty>.
    Found 1-bit register for signal <sport_rw>.
    Found 1-bit register for signal <mport_rd_en<0>>.
    Found 1-bit register for signal <sport_full>.
    Found 1-bit register for signal <mport_done<0>>.
    Found 1-bit register for signal <sport_rd_valid>.
    Found 1-bit register for signal <sport_data_valid>.
    Found 1-bit register for signal <mport_wr_en<0>>.
    Found 8-bit register for signal <sport_data_out>.
    Found 7-bit register for signal <sport_address>.
    Found 29-bit adder for signal <$add0000> created at line 145.
    Found 32-bit up counter for signal <sel_input>.
    Found 32-bit adder for signal <sel_input$addsub0000> created at line 132.
    Found 32-bit comparator greatequal for signal <sel_input$cmp_ge0000> created at line 133.
    Found 1-bit register for signal <waitcount>.
    Summary:
	inferred   1 Counter(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <i2c_arbiter> synthesized.


Synthesizing Unit <pca9564_interface>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/pca9564_interface_state.vhd".
    Using one-hot encoding for signal <state>.
    Using one-hot encoding for signal <returnstate>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 179 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <fifo_rd_en>.
    Found 8-bit register for signal <fifo_data_out>.
    Found 1-bit register for signal <fifo_wr_en>.
    Found 8-bit tristate buffer for signal <pca9564_data>.
    Found 2-bit tristate buffer for signal <pca9564_address>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <pca9564_rd>.
    Found 1-bit register for signal <pca9564_reset>.
    Found 1-bit register for signal <pca9564_wr>.
    Found 2-bit register for signal <address>.
    Found 32-bit register for signal <bytecounter>.
    Found 32-bit subtractor for signal <bytecounter$addsub0000> created at line 633.
    Found 32-bit register for signal <cycles_to_wait>.
    Found 32-bit subtractor for signal <cycles_to_wait$addsub0000> created at line 716.
    Found 32-bit comparator greater for signal <cycles_to_wait$cmp_gt0000> created at line 715.
    Found 8-bit register for signal <dataval>.
    Found 32-bit comparator greater for signal <dataval$cmp_gt0000> created at line 580.
    Found 32-bit register for signal <debug_led_extern_state>.
    Found 8-bit register for signal <debug_led_intern_state>.
    Found 32-bit register for signal <errorcount_mr13>.
    Found 32-bit adder for signal <errorcount_mr13$addsub0000> created at line 942.
    Found 32-bit comparator less for signal <errorcount_mr13$cmp_lt0000> created at line 941.
    Found 32-bit register for signal <errorcount_mr2>.
    Found 32-bit adder for signal <errorcount_mr2$addsub0000> created at line 930.
    Found 32-bit comparator less for signal <errorcount_mr2$cmp_lt0000> created at line 929.
    Found 32-bit register for signal <errorcount_mr5>.
    Found 32-bit adder for signal <errorcount_mr5$addsub0000> created at line 936.
    Found 32-bit comparator less for signal <errorcount_mr5$cmp_lt0000> created at line 935.
    Found 32-bit register for signal <errorcount_mt11>.
    Found 32-bit adder for signal <errorcount_mt11$addsub0000> created at line 924.
    Found 32-bit comparator less for signal <errorcount_mt11$cmp_lt0000> created at line 923.
    Found 2-bit register for signal <Mtridata_pca9564_address> created at line 167.
    Found 8-bit register for signal <Mtridata_pca9564_data> created at line 168.
    Found 1-bit register for signal <Mtrien_pca9564_address> created at line 167.
    Found 1-bit register for signal <Mtrien_pca9564_data> created at line 168.
    Found 1-bit register for signal <pca9564_interrupt>.
    Found 54-bit register for signal <returnstate>.
    Found 54-bit register for signal <state>.
    Found 54-bit register for signal <temp>.
    Summary:
	inferred 261 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   6 Comparator(s).
	inferred  10 Tristate(s).
Unit <pca9564_interface> synthesized.


Synthesizing Unit <DigitalAnalogConverter>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/DigitalAnalogConverter.vhd".
WARNING:Xst:646 - Signal <digitalData<7:0>> is assigned but never used.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clkFifoRead (rising_edge)                      |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <analogOut>.
    Found 1-bit register for signal <fifoReadEnable>.
    Found 8-bit comparator equal for signal <analogOut$cmp_eq0000> created at line 108.
    Found 32-bit register for signal <counter>.
    Found 8-bit up counter for signal <counter0>.
    Found 8-bit register for signal <currentDigitalData>.
    Found 8-bit adder for signal <currentDigitalData$add0000> created at line 105.
    Found 16-bit register for signal <digitalData>.
    Found 32-bit adder for signal <state$add0000> created at line 81.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  58 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <DigitalAnalogConverter> synthesized.


Synthesizing Unit <interface_asipmeister_i2c>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/interface_asipmeister_i2c.vhd".
WARNING:Xst:647 - Input <i2c_wr_ack> is never used.
WARNING:Xst:647 - Input <i2c_full> is never used.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 23                                             |
    | Inputs             | 10                                             |
    | Outputs            | 11                                             |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <i2c_rw>.
    Found 8-bit register for signal <i2c_bus_data_out>.
    Found 1-bit register for signal <i2c_request>.
    Found 1-bit register for signal <i2c_data_valid>.
    Found 4-bit register for signal <interface_state>.
    Found 8-bit register for signal <i2c_bytes_to_read>.
    Found 1-bit register for signal <i2c_wr_en>.
    Found 7-bit register for signal <i2c_address>.
    Found 32-bit register for signal <bytes_to_read>.
    Found 32-bit subtractor for signal <bytes_to_read$addsub0000> created at line 274.
    Found 1-bit register for signal <fifo_rd_en_i>.
    Found 32-bit comparator greater for signal <state$cmp_gt0000> created at line 259.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  64 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <interface_asipmeister_i2c> synthesized.


Synthesizing Unit <i2c_toplevel>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/i2c_toplevel.vhd".
Unit <i2c_toplevel> synthesized.


Synthesizing Unit <AudioOut_TopLevel_1>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/AudioOut_TopLevel.vhd".
    Register <selectedAck> equivalent to <fifoWriteEnable> has been removed
    Register <sentAck> equivalent to <fifoWriteEnable> has been removed
    Found 16-bit register for signal <AudioData_sampled>.
    Found 16-bit register for signal <fifoDataIn>.
    Found 1-bit register for signal <fifoWriteEnable>.
    Found 1-bit register for signal <req_sampled>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <AudioOut_TopLevel_1> synthesized.


Synthesizing Unit <AudioOut_TopLevel_2>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/AudioOut_TopLevel.vhd".
    Register <selectedAck> equivalent to <fifoWriteEnable> has been removed
    Register <sentAck> equivalent to <fifoWriteEnable> has been removed
    Found 16-bit register for signal <AudioData_sampled>.
    Found 16-bit register for signal <fifoDataIn>.
    Found 1-bit register for signal <fifoWriteEnable>.
    Found 1-bit register for signal <req_sampled>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <AudioOut_TopLevel_2> synthesized.


Synthesizing Unit <kcuart_tx>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_tx.vhd".
Unit <kcuart_tx> synthesized.


Synthesizing Unit <kcuart_rx>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/kcuart_rx.vhd".
Unit <kcuart_rx> synthesized.


Synthesizing Unit <fhm_dmau_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_dmau_w32.vhd".
    Found 32-bit tristate buffer for signal <data_bus>.
    Found 8-bit tristate buffer for signal <data_in_tmp2<31:24>>.
    Found 8-bit tristate buffer for signal <data_in_tmp2<23>>.
    Found 23-bit tristate buffer for signal <data_in_tmp2<22:0>>.
    Found 24-bit 4-to-1 multiplexer for signal <data_in_tmp3<31:8>>.
    Found 24-bit 4-to-1 multiplexer for signal <data_in_tmp3<7>>.
    Found 7-bit 4-to-1 multiplexer for signal <data_in_tmp3<6:0>>.
    Found 8-bit tristate buffer for signal <data_out_tmp1<31:24>>.
    Found 8-bit tristate buffer for signal <data_out_tmp1<23>>.
    Found 23-bit tristate buffer for signal <data_out_tmp1<22:0>>.
    Found 16-bit 4-to-1 multiplexer for signal <data_out_tmp2<15:0>>.
    Summary:
	inferred  40 Multiplexer(s).
	inferred 104 Tristate(s).
Unit <fhm_dmau_w32> synthesized.


Synthesizing Unit <fhm_registerfile_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_registerfile_w32.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <data_out0>.
    Found 32-bit 32-to-1 multiplexer for signal <data_out1>.
    Found 32-bit 32-to-1 multiplexer for signal <data_out2>.
    Found 32-bit 32-to-1 multiplexer for signal <data_out3>.
    Found 32-bit tristate buffer for signal <data_in_tmp0>.
    Found 32-bit tristate buffer for signal <data_in_tmp1>.
    Found 32-bit tristate buffer for signal <data_in_tmp10>.
    Found 32-bit tristate buffer for signal <data_in_tmp11>.
    Found 32-bit tristate buffer for signal <data_in_tmp12>.
    Found 32-bit tristate buffer for signal <data_in_tmp13>.
    Found 32-bit tristate buffer for signal <data_in_tmp14>.
    Found 32-bit tristate buffer for signal <data_in_tmp15>.
    Found 32-bit tristate buffer for signal <data_in_tmp16>.
    Found 32-bit tristate buffer for signal <data_in_tmp17>.
    Found 32-bit tristate buffer for signal <data_in_tmp18>.
    Found 32-bit tristate buffer for signal <data_in_tmp19>.
    Found 32-bit tristate buffer for signal <data_in_tmp2>.
    Found 32-bit tristate buffer for signal <data_in_tmp20>.
    Found 32-bit tristate buffer for signal <data_in_tmp21>.
    Found 32-bit tristate buffer for signal <data_in_tmp22>.
    Found 32-bit tristate buffer for signal <data_in_tmp23>.
    Found 32-bit tristate buffer for signal <data_in_tmp24>.
    Found 32-bit tristate buffer for signal <data_in_tmp25>.
    Found 32-bit tristate buffer for signal <data_in_tmp26>.
    Found 32-bit tristate buffer for signal <data_in_tmp27>.
    Found 32-bit tristate buffer for signal <data_in_tmp28>.
    Found 32-bit tristate buffer for signal <data_in_tmp29>.
    Found 32-bit tristate buffer for signal <data_in_tmp3>.
    Found 32-bit tristate buffer for signal <data_in_tmp30>.
    Found 32-bit tristate buffer for signal <data_in_tmp31>.
    Found 32-bit tristate buffer for signal <data_in_tmp4>.
    Found 32-bit tristate buffer for signal <data_in_tmp5>.
    Found 32-bit tristate buffer for signal <data_in_tmp6>.
    Found 32-bit tristate buffer for signal <data_in_tmp7>.
    Found 32-bit tristate buffer for signal <data_in_tmp8>.
    Found 32-bit tristate buffer for signal <data_in_tmp9>.
    Summary:
	inferred 128 Multiplexer(s).
	inferred 1024 Tristate(s).
Unit <fhm_registerfile_w32> synthesized.


Synthesizing Unit <rtg_controller>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/rtg_controller.vhd".
WARNING:Xst:1780 - Signal <intrpipe_code_in_IF> is never used or assigned.
WARNING:Xst:1780 - Signal <intrpipe_saved_pc_IF> is never used or assigned.
WARNING:Xst:1780 - Signal <pipereg_enb_IF> is never used or assigned.
WARNING:Xst:1780 - Signal <intrpipe_code_IF> is never used or assigned.
WARNING:Xst:1780 - Signal <intrpipe_req_IF> is never used or assigned.
WARNING:Xst:646 - Signal <branch_acc_ID> is assigned but never used.
WARNING:Xst:646 - Signal <branch_acc_IF> is assigned but never used.
WARNING:Xst:1780 - Signal <intrpipe_req_in_IF> is never used or assigned.
WARNING:Xst:1780 - Signal <intrpipe_saved_pc_in_IF> is never used or assigned.
Unit <rtg_controller> synthesized.


Synthesizing Unit <fhm_pcu_w32_add32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_pcu_w32.vhd".
Unit <fhm_pcu_w32_add32> synthesized.


Synthesizing Unit <fhm_alu_w32_add16>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_alu_w32.vhd".
Unit <fhm_alu_w32_add16> synthesized.


Synthesizing Unit <fhm_multiplier_w32_cla16>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd".
Unit <fhm_multiplier_w32_cla16> synthesized.


Synthesizing Unit <fhm_divider_w32_add32_cla16>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_divider_w32.vhd".
Unit <fhm_divider_w32_add32_cla16> synthesized.


Synthesizing Unit <fhm_divider_w32_lsftreg32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_divider_w32.vhd".
    Found 32-bit 4-to-1 multiplexer for signal <ain_tmp>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <fhm_divider_w32_lsftreg32> synthesized.


Synthesizing Unit <fhm_adder_w32_cla16>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_adder_w32.vhd".
Unit <fhm_adder_w32_cla16> synthesized.


Synthesizing Unit <fhm_pcu_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_pcu_w32.vhd".
WARNING:Xst:1780 - Signal <cout> is never used or assigned.
    Found 32-bit 4-to-1 multiplexer for signal <next_pc>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <fhm_pcu_w32> synthesized.


Synthesizing Unit <fhm_adder_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_adder_w32.vhd".
Unit <fhm_adder_w32> synthesized.


Synthesizing Unit <fhm_alu_w32_add>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_alu_w32.vhd".
Unit <fhm_alu_w32_add> synthesized.


Synthesizing Unit <fhm_multiplier_w32_add32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd".
Unit <fhm_multiplier_w32_add32> synthesized.


Synthesizing Unit <fhm_multiplier_w32_cla64>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd".
Unit <fhm_multiplier_w32_cla64> synthesized.


Synthesizing Unit <fhm_divider_w32_add32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_divider_w32.vhd".
Unit <fhm_divider_w32_add32> synthesized.


Synthesizing Unit <fhm_alu_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_alu_w32.vhd".
WARNING:Xst:646 - Signal <signed_min_value> is assigned but never used.
WARNING:Xst:646 - Signal <signed_max_value> is assigned but never used.
    Found 32-bit 4-to-1 multiplexer for signal <clipped_signed_sum>.
    Found 32-bit 4-to-1 multiplexer for signal <clipped_sum>.
    Found 32-bit 4-to-1 multiplexer for signal <clipped_unsigned_sum>.
    Found 32-bit xor2 for signal <pre_result$xor0000> created at line 348.
    Found 1-bit xor2 for signal <unsigned_clipped>.
    Summary:
	inferred  96 Multiplexer(s).
Unit <fhm_alu_w32> synthesized.


Synthesizing Unit <fhm_multiplier_w32_tconv32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd".
WARNING:Xst:646 - Signal <tmp_cout> is assigned but never used.
Unit <fhm_multiplier_w32_tconv32> synthesized.


Synthesizing Unit <fhm_multiplier_w32_add64>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd".
Unit <fhm_multiplier_w32_add64> synthesized.


Synthesizing Unit <fhm_divider_w32_tconv32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_divider_w32.vhd".
WARNING:Xst:646 - Signal <tmp_cout> is assigned but never used.
Unit <fhm_divider_w32_tconv32> synthesized.


Synthesizing Unit <fhm_divider_w32_sdiv32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_divider_w32.vhd".
    Found finite state machine <FSM_3> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 35                                             |
    | Transitions        | 70                                             |
    | Inputs             | 2                                              |
    | Outputs            | 37                                             |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0                                            |
    | Power Up State     | st0                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <fhm_divider_w32_sdiv32> synthesized.


Synthesizing Unit <fhm_divider_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_divider_w32.vhd".
    Found 1-bit xor2 for signal <q_tconv_conv>.
Unit <fhm_divider_w32> synthesized.


Synthesizing Unit <fhm_multiplier_w32_smul>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd".
    Found finite state machine <FSM_4> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 35                                             |
    | Transitions        | 70                                             |
    | Inputs             | 2                                              |
    | Outputs            | 36                                             |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | st0                                            |
    | Power Up State     | st0                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit 4-to-1 multiplexer for signal <to_reg_32_b>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  32 Multiplexer(s).
Unit <fhm_multiplier_w32_smul> synthesized.


Synthesizing Unit <fhm_multiplier_w32_tconv64>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd".
WARNING:Xst:646 - Signal <tmp_cout> is assigned but never used.
Unit <fhm_multiplier_w32_tconv64> synthesized.


Synthesizing Unit <fhm_multiplier_w32>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/fhm_multiplier_w32.vhd".
WARNING:Xst:653 - Signal <vss> is used but never assigned. Tied to value 0.
    Found 1-bit xor2 for signal <result_tconv_conv>.
Unit <fhm_multiplier_w32> synthesized.


Synthesizing Unit <CPU>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/CPU.vhd".
WARNING:Xst:653 - Signal <ua_preg31_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg26_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg41_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg36_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg46_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg03_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg13_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg08_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg23_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg18_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg33_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg28_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg43_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg38_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg48_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg00_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg10_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg05_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg20_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg15_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg30_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg25_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg40_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg35_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg45_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg02_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg12_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg07_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <ua_preg35_dout<31:5>> is assigned but never used.
WARNING:Xst:653 - Signal <ua_preg22_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg17_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg32_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg27_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg42_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg37_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg47_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg04_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg14_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg09_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <unused_00> is assigned but never used.
WARNING:Xst:653 - Signal <unused_01> is used but never assigned. Tied to value 00000.
WARNING:Xst:646 - Signal <unused_02> is assigned but never used.
WARNING:Xst:646 - Signal <unused_03> is assigned but never used.
WARNING:Xst:646 - Signal <unused_04> is assigned but never used.
WARNING:Xst:646 - Signal <unused_05> is assigned but never used.
WARNING:Xst:653 - Signal <ua_preg24_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg19_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg34_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg29_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uf_ext1_data_out<1:0>> is assigned but never used.
WARNING:Xst:653 - Signal <ua_preg44_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg39_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <uf_mul0_result<63:32>> is assigned but never used.
WARNING:Xst:653 - Signal <ua_preg01_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg11_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg06_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg21_rst> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <ua_preg16_rst> is used but never assigned. Tied to value 0.
Unit <CPU> synthesized.


Synthesizing Unit <dlx_toplevel>.
    Related source file is "/home/bauer_l/ASIPMeisterProjects/dlx_basis/ISE_basis_6000/dlx_toplevel.vhd".
WARNING:Xst:647 - Input <dip> is never used.
WARNING:Xst:1780 - Signal <port2> is never used or assigned.
WARNING:Xst:1780 - Signal <port3> is never used or assigned.
WARNING:Xst:1780 - Signal <port4_req_d> is never used or assigned.
WARNING:Xst:1780 - Signal <port2_req_d> is never used or assigned.
WARNING:Xst:653 - Signal <resetforclkdiv> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <trig0<31:15>> is used but never assigned. Tied to value 00000000000000000.
WARNING:Xst:646 - Signal <fifo_getc0_empty> is assigned but never used.
WARNING:Xst:646 - Signal <instrab_cpu<31:20>> is assigned but never used.
WARNING:Xst:646 - Signal <instrdb_brom<35:32>> is assigned but never used.
WARNING:Xst:653 - Signal <data<127:81>> is used but never assigned. Tied to value 00000000000000000000000000000000000000000000000.
    Register <BHE_a2> equivalent to <BHE_a1> has been removed
    Register <BLE_a1> equivalent to <BHE_a1> has been removed
    Register <BLE_a2> equivalent to <BHE_a1> has been removed
    Register <BHE_b2> equivalent to <BHE_b1> has been removed
    Register <BLE_b1> equivalent to <BHE_b1> has been removed
    Register <BLE_b2> equivalent to <BHE_b1> has been removed
    Register <OE_a2> equivalent to <OE_a1> has been removed
    Register <OE_b2> equivalent to <OE_b1> has been removed
    Register <WE_a2> equivalent to <WE_a1> has been removed
    Register <WE_b2> equivalent to <WE_b1> has been removed
INFO:Xst:1608 - Relative priorities of control signals on register <Ai> differ from those commonly found in the selected device family. This will result in additional logic around the register.
INFO:Xst:1799 - State 11 is never reached in FSM <state10>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <state0>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | state0$or0000 (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <state1>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | switch (negative)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <state2>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | switch (negative)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <state3>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | switch (positive)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <state4>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <state5>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <state10>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Clock enable       | switch (negative)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 14-bit latch for signal <instrab>.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 1-bit register for signal <WE_b1>.
    Found 1-bit register for signal <OE_b1>.
    Found 1-bit register for signal <BHE_b1>.
    Found 20-bit register for signal <Ai>.
    Found 16-bit tristate buffer for signal <DQ1>.
    Found 16-bit tristate buffer for signal <DQ2>.
    Found 1-bit register for signal <WE_a1>.
    Found 1-bit register for signal <OE_a1>.
    Found 1-bit register for signal <BHE_a1>.
    Found 20-bit register for signal <Ad>.
    Found 16-bit tristate buffer for signal <DP1>.
    Found 16-bit tristate buffer for signal <DP2>.
    Found 16-bit register for signal <AudioR_Data<1>>.
    Found 8-bit tristate buffer for signal <data_out>.
    Found 1-bit register for signal <dataack_mem>.
    Found 3-bit register for signal <dataack_ports<6:4>>.
    Found 1-bit register for signal <dataack_ports<2>>.
    Found 1-bit register for signal <dataack_ports<0>>.
    Found 32-bit register for signal <datadb_bram_din>.
    Found 32-bit tristate buffer for signal <datadb_mem>.
    Found 64-bit tristate buffer for signal <datadb_ports<3:2>>.
    Found 1-bit register for signal <datawe_bram>.
    Found 32-bit up counter for signal <delay_counter>.
    Found 8-bit register for signal <fifo_putc0_data_in>.
    Found 1-bit register for signal <finish>.
    Found 1-bit register for signal <i2c_read_en>.
    Found 1-bit register for signal <i2c_write_en>.
    Found 16-bit register for signal <increment>.
    Found 8-bit register for signal <Mtridata_data_out> created at line 1148.
    Found 1-bit register for signal <Mtridata_datadb_mem<0>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<10>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<11>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<12>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<13>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<14>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<15>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<16>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<17>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<18>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<19>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<1>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<20>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<21>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<22>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<23>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<24>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<25>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<26>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<27>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<28>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<29>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<2>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<30>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<31>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<3>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<4>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<5>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<6>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<7>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<8>> created at line 803.
    Found 1-bit register for signal <Mtridata_datadb_mem<9>> created at line 803.
    Found 32-bit register for signal <Mtridata_datadb_ports<2>> created at line 1146.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><0>> created at line 1068.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><1>> created at line 1068.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><2>> created at line 1068.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><3>> created at line 1068.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><4>> created at line 1068.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><5>> created at line 1068.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><6>> created at line 1068.
    Found 1-bit register for signal <Mtridata_datadb_ports<4><7>> created at line 1068.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><0>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><10>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><11>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><12>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><13>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><14>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><15>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><16>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><17>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><18>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><19>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><1>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><20>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><21>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><22>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><23>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><24>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><25>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><26>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><27>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><28>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><29>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><2>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><30>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><31>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><3>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><4>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><5>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><6>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><7>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><8>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<5><9>> created at line 701.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><0>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><10>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><11>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><12>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><13>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><14>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><15>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><16>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><17>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><18>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><19>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><1>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><20>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><21>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><22>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><23>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><24>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><25>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><26>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><27>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><28>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><29>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><2>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><30>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><31>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><3>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><4>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><5>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><6>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><7>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><8>> created at line 805.
    Found 1-bit register for signal <Mtridata_datadb_ports<6><9>> created at line 805.
    Found 16-bit register for signal <Mtridata_DP1> created at line 818.
    Found 16-bit register for signal <Mtridata_DP2> created at line 819.
    Found 16-bit register for signal <Mtridata_DQ1> created at line 711.
    Found 16-bit register for signal <Mtridata_DQ2> created at line 712.
    Found 1-bit register for signal <Mtrien_data_out> created at line 1148.
    Found 1-bit register for signal <Mtrien_datadb_mem<0>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<10>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<11>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<12>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<13>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<14>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<15>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<16>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<17>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<18>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<19>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<1>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<20>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<21>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<22>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<23>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<24>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<25>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<26>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<27>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<28>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<29>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<2>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<30>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<31>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<3>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<4>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<5>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<6>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<7>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<8>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_mem<9>> created at line 803.
    Found 1-bit register for signal <Mtrien_datadb_ports<2>> created at line 1146.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><0>> created at line 1068.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><1>> created at line 1068.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><2>> created at line 1068.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><3>> created at line 1068.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><4>> created at line 1068.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><5>> created at line 1068.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><6>> created at line 1068.
    Found 1-bit register for signal <Mtrien_datadb_ports<4><7>> created at line 1068.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><0>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><10>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><11>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><12>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><13>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><14>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><15>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><16>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><17>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><18>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><19>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><1>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><20>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><21>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><22>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><23>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><24>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><25>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><26>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><27>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><28>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><29>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><2>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><30>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><31>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><3>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><4>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><5>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><6>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><7>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><8>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<5><9>> created at line 701.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><0>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><10>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><11>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><12>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><13>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><14>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><15>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><16>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><17>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><18>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><19>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><1>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><20>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><21>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><22>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><23>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><24>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><25>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><26>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><27>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><28>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><29>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><2>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><30>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><31>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><3>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><4>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><5>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><6>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><7>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><8>> created at line 805.
    Found 1-bit register for signal <Mtrien_datadb_ports<6><9>> created at line 805.
    Found 1-bit register for signal <Mtrien_DP1> created at line 818.
    Found 1-bit register for signal <Mtrien_DP2> created at line 819.
    Found 1-bit register for signal <Mtrien_DQ1> created at line 711.
    Found 1-bit register for signal <Mtrien_DQ2> created at line 712.
    Found 32-bit up counter for signal <port3_counter>.
    Found 1-bit register for signal <port3_req_d>.
    Found 1-bit register for signal <reset_finish>.
    Found 1-bit register for signal <reset_switch>.
    Found 8-bit register for signal <sampledData>.
    Found 1-bit register for signal <send_character>.
    Found 16-bit register for signal <soundData>.
    Found 16-bit adder for signal <soundData$addsub0000> created at line 1011.
    Found 32-bit comparator greatequal for signal <soundData$cmp_ge0000> created at line 1009.
    Found 1-bit register for signal <switch>.
    Summary:
	inferred   8 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 475 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred 264 Tristate(s).
Unit <dlx_toplevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 16-bit adder                                          : 1
 29-bit adder                                          : 1
 32-bit adder                                          : 7
 32-bit subtractor                                     : 3
 8-bit adder                                           : 2
# Counters                                             : 6
 32-bit up counter                                     : 4
 8-bit up counter                                      : 2
# Registers                                            : 516
 1-bit register                                        : 368
 10-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 13
 2-bit register                                        : 2
 20-bit register                                       : 1
 32-bit register                                       : 92
 4-bit register                                        : 3
 46-bit register                                       : 1
 5-bit register                                        : 12
 54-bit register                                       : 3
 64-bit register                                       : 1
 7-bit register                                        : 4
 8-bit register                                        : 14
# Latches                                              : 1
 14-bit latch                                          : 1
# Comparators                                          : 25
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 4
 33-bit comparator greatequal                          : 7
 33-bit comparator lessequal                           : 7
 8-bit comparator equal                                : 2
# Multiplexers                                         : 61
 1-bit 4-to-1 multiplexer                              : 40
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 18-to-1 multiplexer                            : 1
 32-bit 3-to-1 multiplexer                             : 5
 32-bit 32-to-1 multiplexer                            : 4
 32-bit 4-to-1 multiplexer                             : 7
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
 5-bit 5-to-1 multiplexer                              : 1
# Tristates                                            : 244
 1-bit tristate buffer                                 : 200
 16-bit tristate buffer                                : 4
 2-bit tristate buffer                                 : 1
 32-bit tristate buffer                                : 37
 8-bit tristate buffer                                 : 2
# Xors                                                 : 836
 1-bit xor2                                            : 835
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_12> for best encoding.
Optimizing FSM <state10> on signal <state10[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | unreached
-------------------
Analyzing FSM <FSM_11> for best encoding.
Optimizing FSM <state5> on signal <state5[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_10> for best encoding.
Optimizing FSM <state4> on signal <state4[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0010
 0010  | 0011
 0011  | 0100
 0100  | 0101
 0101  | 0001
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <FSM_9> for best encoding.
Optimizing FSM <state3> on signal <state3[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_8> for best encoding.
Optimizing FSM <state2> on signal <state2[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <state1> on signal <state1[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <state0> on signal <state0[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <state> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <cpu_i/UF_MUL0/mulu/current_state> on signal <current_state[1:35]> with one-hot encoding.
----------------------------------------------
 State | Encoding
----------------------------------------------
 st0   | 00000000000000000000000000000000001
 st1   | 00000000000000000000000000000000010
 st2   | 00000000000000000000000000000000100
 st3   | 00000000000000000000000000000001000
 st4   | 00000000000000000000000000000010000
 st5   | 00000000000000000000000000000100000
 st6   | 00000000000000000000000000001000000
 st7   | 00000000000000000000000000010000000
 st8   | 00000000000000000000000000100000000
 st9   | 00000000000000000000000001000000000
 st10  | 00000000000000000000000010000000000
 st11  | 00000000000000000000000100000000000
 st12  | 00000000000000000000001000000000000
 st13  | 00000000000000000000010000000000000
 st14  | 00000000000000000000100000000000000
 st15  | 00000000000000000001000000000000000
 st16  | 00000000000000000010000000000000000
 st17  | 00000000000000000100000000000000000
 st18  | 00000000000000001000000000000000000
 st19  | 00000000000000010000000000000000000
 st20  | 00000000000000100000000000000000000
 st21  | 00000000000001000000000000000000000
 st22  | 00000000000010000000000000000000000
 st23  | 00000000000100000000000000000000000
 st24  | 00000000001000000000000000000000000
 st25  | 00000000010000000000000000000000000
 st26  | 00000000100000000000000000000000000
 st27  | 00000001000000000000000000000000000
 st28  | 00000010000000000000000000000000000
 st29  | 00000100000000000000000000000000000
 st30  | 00001000000000000000000000000000000
 st31  | 00010000000000000000000000000000000
 st32  | 00100000000000000000000000000000000
 st33  | 01000000000000000000000000000000000
 st34  | 10000000000000000000000000000000000
----------------------------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <cpu_i/UF_DIV0/divu/current_state> on signal <current_state[1:35]> with one-hot encoding.
----------------------------------------------
 State | Encoding
----------------------------------------------
 st0   | 00000000000000000000000000000000001
 st1   | 00000000000000000000000000000000010
 st2   | 00000000000000000000000000000000100
 st3   | 00000000000000000000000000000001000
 st4   | 00000000000000000000000000000010000
 st5   | 00000000000000000000000000000100000
 st6   | 00000000000000000000000000001000000
 st7   | 00000000000000000000000000010000000
 st8   | 00000000000000000000000000100000000
 st9   | 00000000000000000000000001000000000
 st10  | 00000000000000000000000010000000000
 st11  | 00000000000000000000000100000000000
 st12  | 00000000000000000000001000000000000
 st13  | 00000000000000000000010000000000000
 st14  | 00000000000000000000100000000000000
 st15  | 00000000000000000001000000000000000
 st16  | 00000000000000000010000000000000000
 st17  | 00000000000000000100000000000000000
 st18  | 00000000000000001000000000000000000
 st19  | 00000000000000010000000000000000000
 st20  | 00000000000000100000000000000000000
 st21  | 00000000000001000000000000000000000
 st22  | 00000000000010000000000000000000000
 st23  | 00000000000100000000000000000000000
 st24  | 00000000001000000000000000000000000
 st25  | 00000000010000000000000000000000000
 st26  | 00000000100000000000000000000000000
 st27  | 00000001000000000000000000000000000
 st28  | 00000010000000000000000000000000000
 st29  | 00000100000000000000000000000000000
 st30  | 00001000000000000000000000000000000
 st31  | 00010000000000000000000000000000000
 st32  | 00100000000000000000000000000000000
 st33  | 01000000000000000000000000000000000
 stend | 10000000000000000000000000000000000
----------------------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <i2c_interface/state> on signal <state[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 001   | 00000010
 010   | 00000100
 011   | 00001000
 100   | 00010000
 101   | 00100000
 110   | 01000000
 111   | 10000000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <AudioR/DigitalAnalogConverter_Instance/state> on signal <state[1:2]> with gray encoding.
Optimizing FSM <AudioL/DigitalAnalogConverter_Instance/state> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cpu_i/UA_CTRL/UA_PROCFSM/cur_state> on signal <cur_state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /Software/xilinx/ise_9.1.02i_PR10.
WARNING:Xst:2404 -  FFs/Latches <Mtridata_datadb_ports<2><31:8>> (without init value) have a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <digitalData_0> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_1> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_2> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_3> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_4> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_5> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_6> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:2677 - Node <digitalData_7> of sequential type is unconnected in block <DigitalAnalogConverter>.
WARNING:Xst:1710 - FF/Latch  <increment_0> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <increment_1> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <increment_2> (without init value) has a constant value of 0 in block <dlx_toplevel>.
INFO:Xst:2261 - The FF/Latch <switch> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <reset_finish> 
WARNING:Xst:1710 - FF/Latch  <DOUT_3> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_4> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_5> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_6> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_7> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_8> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_9> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_10> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_11> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_12> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_13> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_14> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_15> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_0> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_1> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_2> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_3> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_4> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_5> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_6> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_7> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_8> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_9> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_10> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_11> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_12> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_13> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_14> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_15> (without init value) has a constant value of 0 in block <UA_PREG40>.
WARNING:Xst:1710 - FF/Latch  <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_ID>.
WARNING:Xst:1710 - FF/Latch  <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_EXE>.
WARNING:Xst:1710 - FF/Latch  <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_MEM>.
WARNING:Xst:1710 - FF/Latch  <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_WB>.
WARNING:Xst:1710 - FF/Latch  <DOUT_0> (without init value) has a constant value of 0 in block <UA_INTRPIPE_CODE_LAST>.
WARNING:Xst:1710 - FF/Latch  <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_ID>.
WARNING:Xst:1710 - FF/Latch  <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_EXE>.
WARNING:Xst:1710 - FF/Latch  <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_MEM>.
WARNING:Xst:1710 - FF/Latch  <DOUT> (without init value) has a constant value of 0 in block <UA_INTRPIPE_REQ_WB>.
WARNING:Xst:1710 - FF/Latch  <DOUT_34> (without init value) has a constant value of 0 in block <UA_CW_EXE>.
WARNING:Xst:1710 - FF/Latch  <DOUT_43> (without init value) has a constant value of 0 in block <UA_CW_EXE>.
WARNING:Xst:1710 - FF/Latch  <DOUT_0> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_1> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_2> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_3> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_4> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_5> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_6> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_7> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_8> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_9> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_10> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_11> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_12> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_13> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_14> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_15> (without init value) has a constant value of 0 in block <UA_PREG38>.
WARNING:Xst:1710 - FF/Latch  <DOUT_0> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_1> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:1710 - FF/Latch  <DOUT_2> (without init value) has a constant value of 0 in block <UA_PREG39>.
WARNING:Xst:2677 - Node <AudioR_Data_1_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:1290 - Hierarchical block <u2> is unconnected in block <u64_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u3> is unconnected in block <u64_0>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <data_out_32> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_33> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_34> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_35> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_36> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_37> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_38> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_39> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_40> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_41> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_42> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_43> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_44> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_45> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_46> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_47> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_48> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_49> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_50> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_51> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_52> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_53> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_54> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_55> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_56> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_57> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_58> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_59> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_60> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_61> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_62> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:2677 - Node <data_out_63> of sequential type is unconnected in block <reg_64>.
WARNING:Xst:1290 - Hierarchical block <u2> is unconnected in block <u64_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u3> is unconnected in block <u64_0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_ID> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_EXE> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_MEM> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_WB> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_SAVEDPC_LAST> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:2677 - Node <DOUT_5> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_6> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_7> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_8> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_9> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_10> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_11> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_12> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_13> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_14> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_15> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_16> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_17> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_18> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_19> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_20> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_21> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_22> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_23> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_24> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_25> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_26> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_27> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_28> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_29> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_30> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <DOUT_31> of sequential type is unconnected in block <UA_PREG35>.
WARNING:Xst:2677 - Node <interface_state_0> of sequential type is unconnected in block <i2c_interface>.
WARNING:Xst:2677 - Node <interface_state_1> of sequential type is unconnected in block <i2c_interface>.
WARNING:Xst:2677 - Node <interface_state_2> of sequential type is unconnected in block <i2c_interface>.
WARNING:Xst:2677 - Node <interface_state_3> of sequential type is unconnected in block <i2c_interface>.
WARNING:Xst:2677 - Node <debug_led_extern_state_4> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_3> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_27> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_28> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_5> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_29> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_6> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_7> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_8> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_9> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_10> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_11> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_12> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_15> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_13> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_14> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_20> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_16> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_21> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_17> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_22> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_0> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_18> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_23> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_19> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_24> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_1> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_25> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_30> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_31> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_2> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:2677 - Node <debug_led_extern_state_26> of sequential type is unconnected in block <pca9564>.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_ID> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_EXE> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_MEM> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_WB> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_CODE_LAST> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_ID> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_EXE> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_MEM> is unconnected in block <UA_CTRL>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <UA_INTRPIPE_REQ_WB> is unconnected in block <UA_CTRL>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 13
# Adders/Subtractors                                   : 14
 16-bit adder                                          : 1
 29-bit adder                                          : 1
 32-bit adder                                          : 7
 32-bit subtractor                                     : 3
 8-bit adder                                           : 2
# Counters                                             : 6
 32-bit up counter                                     : 4
 8-bit up counter                                      : 2
# Registers                                            : 4146
 Flip-Flops                                            : 4146
# Latches                                              : 1
 14-bit latch                                          : 1
# Comparators                                          : 25
 32-bit comparator greatequal                          : 2
 32-bit comparator greater                             : 3
 32-bit comparator less                                : 4
 33-bit comparator greatequal                          : 7
 33-bit comparator lessequal                           : 7
 8-bit comparator equal                                : 2
# Multiplexers                                         : 61
 1-bit 4-to-1 multiplexer                              : 40
 1-bit 8-to-1 multiplexer                              : 1
 32-bit 18-to-1 multiplexer                            : 1
 32-bit 3-to-1 multiplexer                             : 5
 32-bit 32-to-1 multiplexer                            : 4
 32-bit 4-to-1 multiplexer                             : 7
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
 5-bit 5-to-1 multiplexer                              : 1
# Xors                                                 : 836
 1-bit xor2                                            : 835
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <DOUT_24> in Unit <rtg_register_w46> is equivalent to the following FF/Latch, which will be removed : <DOUT_35> 
INFO:Xst:2261 - The FF/Latch <DOUT_16> in Unit <rtg_register_w46> is equivalent to the following 2 FFs/Latches, which will be removed : <DOUT_19> <DOUT_25> 
INFO:Xst:2261 - The FF/Latch <DOUT_15> in Unit <rtg_register_w46> is equivalent to the following 2 FFs/Latches, which will be removed : <DOUT_18> <DOUT_23> 
INFO:Xst:2261 - The FF/Latch <DOUT_17> in Unit <rtg_register_w46> is equivalent to the following 2 FFs/Latches, which will be removed : <DOUT_20> <DOUT_26> 
INFO:Xst:2261 - The FF/Latch <DOUT_34> in Unit <rtg_register_w46> is equivalent to the following FF/Latch, which will be removed : <DOUT_43> 
INFO:Xst:2261 - The FF/Latch <UA_INTRPIPE_REQ_ID/DOUT> in Unit <rtg_controller> is equivalent to the following FF/Latch, which will be removed : <UA_INTRPIPE_CODE_ID/DOUT_0> 
WARNING:Xst:1710 - FF/Latch  <DOUT_34> (without init value) has a constant value of 0 in block <rtg_register_w46>.
WARNING:Xst:1710 - FF/Latch  <UA_INTRPIPE_REQ_WB/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <UA_INTRPIPE_REQ_MEM/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <UA_INTRPIPE_REQ_EXE/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <UA_INTRPIPE_REQ_ID/DOUT> (without init value) has a constant value of 0 in block <rtg_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <UA_INTRPIPE_CODE_LAST/DOUT_0> (without init value) has a constant value of 0 in block <rtg_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <UA_INTRPIPE_CODE_EXE/DOUT_0> (without init value) has a constant value of 0 in block <rtg_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <UA_INTRPIPE_CODE_MEM/DOUT_0> (without init value) has a constant value of 0 in block <rtg_controller>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <UA_INTRPIPE_CODE_WB/DOUT_0> (without init value) has a constant value of 0 in block <rtg_controller>.
WARNING:Xst:1710 - FF/Latch  <AudioR_Data_1_0> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <AudioR_Data_1_1> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <AudioR_Data_1_2> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <soundData_0> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <soundData_1> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <soundData_2> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1710 - FF/Latch  <increment_4> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <increment_5> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <increment_6> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <increment_7> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <increment_8> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <increment_9> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <increment_10> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <increment_11> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <increment_12> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <increment_13> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <increment_14> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <increment_15> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_intern_state_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_26> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_31> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_30> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_25> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_24> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_19> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_23> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_18> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_22> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_17> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_21> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_16> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_20> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_29> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_28> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_27> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_core/pca9564/debug_led_extern_state_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2042 - Unit dlx_toplevel: 8 internal tristates are replaced by logic (pull-up yes): data_out<0>, data_out<1>, data_out<2>, data_out<3>, data_out<4>, data_out<5>, data_out<6>, data_out<7>.
WARNING:Xst:2040 - Unit dlx_toplevel: 168 multi-source signals are replaced by logic (pull-up yes): datadb_mem<0>, datadb_mem<10>, datadb_mem<11>, datadb_mem<12>, datadb_mem<13>, datadb_mem<14>, datadb_mem<15>, datadb_mem<16>, datadb_mem<17>, datadb_mem<18>, datadb_mem<19>, datadb_mem<1>, datadb_mem<20>, datadb_mem<21>, datadb_mem<22>, datadb_mem<23>, datadb_mem<24>, datadb_mem<25>, datadb_mem<26>, datadb_mem<27>, datadb_mem<28>, datadb_mem<29>, datadb_mem<2>, datadb_mem<30>, datadb_mem<31>, datadb_mem<3>, datadb_mem<4>, datadb_mem<5>, datadb_mem<6>, datadb_mem<7>, datadb_mem<8>, datadb_mem<9>, datadb_ports<2><0>, datadb_ports<2><10>, datadb_ports<2><11>, datadb_ports<2><12>, datadb_ports<2><13>, datadb_ports<2><14>, datadb_ports<2><15>, datadb_ports<2><16>, datadb_ports<2><17>, datadb_ports<2><18>, datadb_ports<2><19>, datadb_ports<2><1>, datadb_ports<2><20>, datadb_ports<2><21>, datadb_ports<2><22>, datadb_ports<2><23>, datadb_ports<2><24>, datadb_ports<2><25>, datadb_ports<2><26>, datadb_ports<2><27>, datadb_ports<2><28>, datadb_ports<2><29>, datadb_ports<2><2>, datadb_ports<2><30>, datadb_ports<2><31>, datadb_ports<2><3>, datadb_ports<2><4>, datadb_ports<2><5>, datadb_ports<2><6>, datadb_ports<2><7>, datadb_ports<2><8>, datadb_ports<2><9>, datadb_ports<3><0>, datadb_ports<3><10>, datadb_ports<3><11>, datadb_ports<3><12>, datadb_ports<3><13>, datadb_ports<3><14>, datadb_ports<3><15>, datadb_ports<3><16>, datadb_ports<3><17>, datadb_ports<3><18>, datadb_ports<3><19>, datadb_ports<3><1>, datadb_ports<3><20>, datadb_ports<3><21>, datadb_ports<3><22>, datadb_ports<3><23>, datadb_ports<3><24>, datadb_ports<3><25>, datadb_ports<3><26>, datadb_ports<3><27>, datadb_ports<3><28>, datadb_ports<3><29>, datadb_ports<3><2>, datadb_ports<3><30>, datadb_ports<3><31>, datadb_ports<3><3>, datadb_ports<3><4>, datadb_ports<3><5>, datadb_ports<3><6>, datadb_ports<3><7>, datadb_ports<3><8>, datadb_ports<3><9>, datadb_ports<4><0>, datadb_ports<4><1>, datadb_ports<4><2>, datadb_ports<4><3>, datadb_ports<4><4>, datadb_ports<4><5>, datadb_ports<4><6>, datadb_ports<4><7>, datadb_ports<5><0>, datadb_ports<5><10>, datadb_ports<5><11>, datadb_ports<5><12>, datadb_ports<5><13>, datadb_ports<5><14>, datadb_ports<5><15>, datadb_ports<5><16>, datadb_ports<5><17>, datadb_ports<5><18>, datadb_ports<5><19>, datadb_ports<5><1>, datadb_ports<5><20>, datadb_ports<5><21>, datadb_ports<5><22>, datadb_ports<5><23>, datadb_ports<5><24>, datadb_ports<5><25>, datadb_ports<5><26>, datadb_ports<5><27>, datadb_ports<5><28>, datadb_ports<5><29>, datadb_ports<5><2>, datadb_ports<5><30>, datadb_ports<5><31>, datadb_ports<5><3>, datadb_ports<5><4>, datadb_ports<5><5>, datadb_ports<5><6>, datadb_ports<5><7>, datadb_ports<5><8>, datadb_ports<5><9>, datadb_ports<6><0>, datadb_ports<6><10>, datadb_ports<6><11>, datadb_ports<6><12>, datadb_ports<6><13>, datadb_ports<6><14>, datadb_ports<6><15>, datadb_ports<6><16>, datadb_ports<6><17>, datadb_ports<6><18>, datadb_ports<6><19>, datadb_ports<6><1>, datadb_ports<6><20>, datadb_ports<6><21>, datadb_ports<6><22>, datadb_ports<6><23>, datadb_ports<6><24>, datadb_ports<6><25>, datadb_ports<6><26>, datadb_ports<6><27>, datadb_ports<6><28>, datadb_ports<6><29>, datadb_ports<6><2>, datadb_ports<6><30>, datadb_ports<6><31>, datadb_ports<6><3>, datadb_ports<6><4>, datadb_ports<6><5>, datadb_ports<6><6>, datadb_ports<6><7>, datadb_ports<6><8>, datadb_ports<6><9>.
WARNING:Xst:2042 - Unit fhm_registerfile_w32: 1024 internal tristates are replaced by logic (pull-up yes): data_in_tmp0<0>, data_in_tmp0<10>, data_in_tmp0<11>, data_in_tmp0<12>, data_in_tmp0<13>, data_in_tmp0<14>, data_in_tmp0<15>, data_in_tmp0<16>, data_in_tmp0<17>, data_in_tmp0<18>, data_in_tmp0<19>, data_in_tmp0<1>, data_in_tmp0<20>, data_in_tmp0<21>, data_in_tmp0<22>, data_in_tmp0<23>, data_in_tmp0<24>, data_in_tmp0<25>, data_in_tmp0<26>, data_in_tmp0<27>, data_in_tmp0<28>, data_in_tmp0<29>, data_in_tmp0<2>, data_in_tmp0<30>, data_in_tmp0<31>, data_in_tmp0<3>, data_in_tmp0<4>, data_in_tmp0<5>, data_in_tmp0<6>, data_in_tmp0<7>, data_in_tmp0<8>, data_in_tmp0<9>, data_in_tmp10<0>, data_in_tmp10<10>, data_in_tmp10<11>, data_in_tmp10<12>, data_in_tmp10<13>, data_in_tmp10<14>, data_in_tmp10<15>, data_in_tmp10<16>, data_in_tmp10<17>, data_in_tmp10<18>, data_in_tmp10<19>, data_in_tmp10<1>, data_in_tmp10<20>, data_in_tmp10<21>, data_in_tmp10<22>, data_in_tmp10<23>, data_in_tmp10<24>, data_in_tmp10<25>, data_in_tmp10<26>, data_in_tmp10<27>, data_in_tmp10<28>, data_in_tmp10<29>, data_in_tmp10<2>, data_in_tmp10<30>, data_in_tmp10<31>, data_in_tmp10<3>, data_in_tmp10<4>, data_in_tmp10<5>, data_in_tmp10<6>, data_in_tmp10<7>, data_in_tmp10<8>, data_in_tmp10<9>, data_in_tmp11<0>, data_in_tmp11<10>, data_in_tmp11<11>, data_in_tmp11<12>, data_in_tmp11<13>, data_in_tmp11<14>, data_in_tmp11<15>, data_in_tmp11<16>, data_in_tmp11<17>, data_in_tmp11<18>, data_in_tmp11<19>, data_in_tmp11<1>, data_in_tmp11<20>, data_in_tmp11<21>, data_in_tmp11<22>, data_in_tmp11<23>, data_in_tmp11<24>, data_in_tmp11<25>, data_in_tmp11<26>, data_in_tmp11<27>, data_in_tmp11<28>, data_in_tmp11<29>, data_in_tmp11<2>, data_in_tmp11<30>, data_in_tmp11<31>, data_in_tmp11<3>, data_in_tmp11<4>, data_in_tmp11<5>, data_in_tmp11<6>, data_in_tmp11<7>, data_in_tmp11<8>, data_in_tmp11<9>, data_in_tmp12<0>, data_in_tmp12<10>, data_in_tmp12<11>, data_in_tmp12<12>, data_in_tmp12<13>, data_in_tmp12<14>, data_in_tmp12<15>, data_in_tmp12<16>, data_in_tmp12<17>, data_in_tmp12<18>, data_in_tmp12<19>, data_in_tmp12<1>, data_in_tmp12<20>, data_in_tmp12<21>, data_in_tmp12<22>, data_in_tmp12<23>, data_in_tmp12<24>, data_in_tmp12<25>, data_in_tmp12<26>, data_in_tmp12<27>, data_in_tmp12<28>, data_in_tmp12<29>, data_in_tmp12<2>, data_in_tmp12<30>, data_in_tmp12<31>, data_in_tmp12<3>, data_in_tmp12<4>, data_in_tmp12<5>, data_in_tmp12<6>, data_in_tmp12<7>, data_in_tmp12<8>, data_in_tmp12<9>, data_in_tmp13<0>, data_in_tmp13<10>, data_in_tmp13<11>, data_in_tmp13<12>, data_in_tmp13<13>, data_in_tmp13<14>, data_in_tmp13<15>, data_in_tmp13<16>, data_in_tmp13<17>, data_in_tmp13<18>, data_in_tmp13<19>, data_in_tmp13<1>, data_in_tmp13<20>, data_in_tmp13<21>, data_in_tmp13<22>, data_in_tmp13<23>, data_in_tmp13<24>, data_in_tmp13<25>, data_in_tmp13<26>, data_in_tmp13<27>, data_in_tmp13<28>, data_in_tmp13<29>, data_in_tmp13<2>, data_in_tmp13<30>, data_in_tmp13<31>, data_in_tmp13<3>, data_in_tmp13<4>, data_in_tmp13<5>, data_in_tmp13<6>, data_in_tmp13<7>, data_in_tmp13<8>, data_in_tmp13<9>, data_in_tmp14<0>, data_in_tmp14<10>, data_in_tmp14<11>, data_in_tmp14<12>, data_in_tmp14<13>, data_in_tmp14<14>, data_in_tmp14<15>, data_in_tmp14<16>, data_in_tmp14<17>, data_in_tmp14<18>, data_in_tmp14<19>, data_in_tmp14<1>, data_in_tmp14<20>, data_in_tmp14<21>, data_in_tmp14<22>, data_in_tmp14<23>, data_in_tmp14<24>, data_in_tmp14<25>, data_in_tmp14<26>, data_in_tmp14<27>, data_in_tmp14<28>, data_in_tmp14<29>, data_in_tmp14<2>, data_in_tmp14<30>, data_in_tmp14<31>, data_in_tmp14<3>, data_in_tmp14<4>, data_in_tmp14<5>, data_in_tmp14<6>, data_in_tmp14<7>, data_in_tmp14<8>, data_in_tmp14<9>, data_in_tmp15<0>, data_in_tmp15<10>, data_in_tmp15<11>, data_in_tmp15<12>, data_in_tmp15<13>, data_in_tmp15<14>, data_in_tmp15<15>, data_in_tmp15<16>, data_in_tmp15<17>, data_in_tmp15<18>, data_in_tmp15<19>, data_in_tmp15<1>, data_in_tmp15<20>, data_in_tmp15<21>, data_in_tmp15<22>, data_in_tmp15<23>, data_in_tmp15<24>, data_in_tmp15<25>, data_in_tmp15<26>, data_in_tmp15<27>, data_in_tmp15<28>, data_in_tmp15<29>, data_in_tmp15<2>, data_in_tmp15<30>, data_in_tmp15<31>, data_in_tmp15<3>, data_in_tmp15<4>, data_in_tmp15<5>, data_in_tmp15<6>, data_in_tmp15<7>, data_in_tmp15<8>, data_in_tmp15<9>, data_in_tmp16<0>, data_in_tmp16<10>, data_in_tmp16<11>, data_in_tmp16<12>, data_in_tmp16<13>, data_in_tmp16<14>, data_in_tmp16<15>, data_in_tmp16<16>, data_in_tmp16<17>, data_in_tmp16<18>, data_in_tmp16<19>, data_in_tmp16<1>, data_in_tmp16<20>, data_in_tmp16<21>, data_in_tmp16<22>, data_in_tmp16<23>, data_in_tmp16<24>, data_in_tmp16<25>, data_in_tmp16<26>, data_in_tmp16<27>, data_in_tmp16<28>, data_in_tmp16<29>, data_in_tmp16<2>, data_in_tmp16<30>, data_in_tmp16<31>, data_in_tmp16<3>, data_in_tmp16<4>, data_in_tmp16<5>, data_in_tmp16<6>, data_in_tmp16<7>, data_in_tmp16<8>, data_in_tmp16<9>, data_in_tmp17<0>, data_in_tmp17<10>, data_in_tmp17<11>, data_in_tmp17<12>, data_in_tmp17<13>, data_in_tmp17<14>, data_in_tmp17<15>, data_in_tmp17<16>, data_in_tmp17<17>, data_in_tmp17<18>, data_in_tmp17<19>, data_in_tmp17<1>, data_in_tmp17<20>, data_in_tmp17<21>, data_in_tmp17<22>, data_in_tmp17<23>, data_in_tmp17<24>, data_in_tmp17<25>, data_in_tmp17<26>, data_in_tmp17<27>, data_in_tmp17<28>, data_in_tmp17<29>, data_in_tmp17<2>, data_in_tmp17<30>, data_in_tmp17<31>, data_in_tmp17<3>, data_in_tmp17<4>, data_in_tmp17<5>, data_in_tmp17<6>, data_in_tmp17<7>, data_in_tmp17<8>, data_in_tmp17<9>, data_in_tmp18<0>, data_in_tmp18<10>, data_in_tmp18<11>, data_in_tmp18<12>, data_in_tmp18<13>, data_in_tmp18<14>, data_in_tmp18<15>, data_in_tmp18<16>, data_in_tmp18<17>, data_in_tmp18<18>, data_in_tmp18<19>, data_in_tmp18<1>, data_in_tmp18<20>, data_in_tmp18<21>, data_in_tmp18<22>, data_in_tmp18<23>, data_in_tmp18<24>, data_in_tmp18<25>, data_in_tmp18<26>, data_in_tmp18<27>, data_in_tmp18<28>, data_in_tmp18<29>, data_in_tmp18<2>, data_in_tmp18<30>, data_in_tmp18<31>, data_in_tmp18<3>, data_in_tmp18<4>, data_in_tmp18<5>, data_in_tmp18<6>, data_in_tmp18<7>, data_in_tmp18<8>, data_in_tmp18<9>, data_in_tmp19<0>, data_in_tmp19<10>, data_in_tmp19<11>, data_in_tmp19<12>, data_in_tmp19<13>, data_in_tmp19<14>, data_in_tmp19<15>, data_in_tmp19<16>, data_in_tmp19<17>, data_in_tmp19<18>, data_in_tmp19<19>, data_in_tmp19<1>, data_in_tmp19<20>, data_in_tmp19<21>, data_in_tmp19<22>, data_in_tmp19<23>, data_in_tmp19<24>, data_in_tmp19<25>, data_in_tmp19<26>, data_in_tmp19<27>, data_in_tmp19<28>, data_in_tmp19<29>, data_in_tmp19<2>, data_in_tmp19<30>, data_in_tmp19<31>, data_in_tmp19<3>, data_in_tmp19<4>, data_in_tmp19<5>, data_in_tmp19<6>, data_in_tmp19<7>, data_in_tmp19<8>, data_in_tmp19<9>, data_in_tmp1<0>, data_in_tmp1<10>, data_in_tmp1<11>, data_in_tmp1<12>, data_in_tmp1<13>, data_in_tmp1<14>, data_in_tmp1<15>, data_in_tmp1<16>, data_in_tmp1<17>, data_in_tmp1<18>, data_in_tmp1<19>, data_in_tmp1<1>, data_in_tmp1<20>, data_in_tmp1<21>, data_in_tmp1<22>, data_in_tmp1<23>, data_in_tmp1<24>, data_in_tmp1<25>, data_in_tmp1<26>, data_in_tmp1<27>, data_in_tmp1<28>, data_in_tmp1<29>, data_in_tmp1<2>, data_in_tmp1<30>, data_in_tmp1<31>, data_in_tmp1<3>, data_in_tmp1<4>, data_in_tmp1<5>, data_in_tmp1<6>, data_in_tmp1<7>, data_in_tmp1<8>, data_in_tmp1<9>, data_in_tmp20<0>, data_in_tmp20<10>, data_in_tmp20<11>, data_in_tmp20<12>, data_in_tmp20<13>, data_in_tmp20<14>, data_in_tmp20<15>, data_in_tmp20<16>, data_in_tmp20<17>, data_in_tmp20<18>, data_in_tmp20<19>, data_in_tmp20<1>, data_in_tmp20<20>, data_in_tmp20<21>, data_in_tmp20<22>, data_in_tmp20<23>, data_in_tmp20<24>, data_in_tmp20<25>, data_in_tmp20<26>, data_in_tmp20<27>, data_in_tmp20<28>, data_in_tmp20<29>, data_in_tmp20<2>, data_in_tmp20<30>, data_in_tmp20<31>, data_in_tmp20<3>, data_in_tmp20<4>, data_in_tmp20<5>, data_in_tmp20<6>, data_in_tmp20<7>, data_in_tmp20<8>, data_in_tmp20<9>, data_in_tmp21<0>, data_in_tmp21<10>, data_in_tmp21<11>, data_in_tmp21<12>, data_in_tmp21<13>, data_in_tmp21<14>, data_in_tmp21<15>, data_in_tmp21<16>, data_in_tmp21<17>, data_in_tmp21<18>, data_in_tmp21<19>, data_in_tmp21<1>, data_in_tmp21<20>, data_in_tmp21<21>, data_in_tmp21<22>, data_in_tmp21<23>, data_in_tmp21<24>, data_in_tmp21<25>, data_in_tmp21<26>, data_in_tmp21<27>, data_in_tmp21<28>, data_in_tmp21<29>, data_in_tmp21<2>, data_in_tmp21<30>, data_in_tmp21<31>, data_in_tmp21<3>, data_in_tmp21<4>, data_in_tmp21<5>, data_in_tmp21<6>, data_in_tmp21<7>, data_in_tmp21<8>, data_in_tmp21<9>, data_in_tmp22<0>, data_in_tmp22<10>, data_in_tmp22<11>, data_in_tmp22<12>, data_in_tmp22<13>, data_in_tmp22<14>, data_in_tmp22<15>, data_in_tmp22<16>, data_in_tmp22<17>, data_in_tmp22<18>, data_in_tmp22<19>, data_in_tmp22<1>, data_in_tmp22<20>, data_in_tmp22<21>, data_in_tmp22<22>, data_in_tmp22<23>, data_in_tmp22<24>, data_in_tmp22<25>, data_in_tmp22<26>, data_in_tmp22<27>, data_in_tmp22<28>, data_in_tmp22<29>, data_in_tmp22<2>, data_in_tmp22<30>, data_in_tmp22<31>, data_in_tmp22<3>, data_in_tmp22<4>, data_in_tmp22<5>, data_in_tmp22<6>, data_in_tmp22<7>, data_in_tmp22<8>, data_in_tmp22<9>, data_in_tmp23<0>, data_in_tmp23<10>, data_in_tmp23<11>, data_in_tmp23<12>, data_in_tmp23<13>, data_in_tmp23<14>, data_in_tmp23<15>, data_in_tmp23<16>, data_in_tmp23<17>, data_in_tmp23<18>, data_in_tmp23<19>, data_in_tmp23<1>, data_in_tmp23<20>, data_in_tmp23<21>, data_in_tmp23<22>, data_in_tmp23<23>, data_in_tmp23<24>, data_in_tmp23<25>, data_in_tmp23<26>, data_in_tmp23<27>, data_in_tmp23<28>, data_in_tmp23<29>, data_in_tmp23<2>, data_in_tmp23<30>, data_in_tmp23<31>, data_in_tmp23<3>, data_in_tmp23<4>, data_in_tmp23<5>, data_in_tmp23<6>, data_in_tmp23<7>, data_in_tmp23<8>, data_in_tmp23<9>, data_in_tmp24<0>, data_in_tmp24<10>, data_in_tmp24<11>, data_in_tmp24<12>, data_in_tmp24<13>, data_in_tmp24<14>, data_in_tmp24<15>, data_in_tmp24<16>, data_in_tmp24<17>, data_in_tmp24<18>, data_in_tmp24<19>, data_in_tmp24<1>, data_in_tmp24<20>, data_in_tmp24<21>, data_in_tmp24<22>, data_in_tmp24<23>, data_in_tmp24<24>, data_in_tmp24<25>, data_in_tmp24<26>, data_in_tmp24<27>, data_in_tmp24<28>, data_in_tmp24<29>, data_in_tmp24<2>, data_in_tmp24<30>, data_in_tmp24<31>, data_in_tmp24<3>, data_in_tmp24<4>, data_in_tmp24<5>, data_in_tmp24<6>, data_in_tmp24<7>, data_in_tmp24<8>, data_in_tmp24<9>, data_in_tmp25<0>, data_in_tmp25<10>, data_in_tmp25<11>, data_in_tmp25<12>, data_in_tmp25<13>, data_in_tmp25<14>, data_in_tmp25<15>, data_in_tmp25<16>, data_in_tmp25<17>, data_in_tmp25<18>, data_in_tmp25<19>, data_in_tmp25<1>, data_in_tmp25<20>, data_in_tmp25<21>, data_in_tmp25<22>, data_in_tmp25<23>, data_in_tmp25<24>, data_in_tmp25<25>, data_in_tmp25<26>, data_in_tmp25<27>, data_in_tmp25<28>, data_in_tmp25<29>, data_in_tmp25<2>, data_in_tmp25<30>, data_in_tmp25<31>, data_in_tmp25<3>, data_in_tmp25<4>, data_in_tmp25<5>, data_in_tmp25<6>, data_in_tmp25<7>, data_in_tmp25<8>, data_in_tmp25<9>, data_in_tmp26<0>, data_in_tmp26<10>, data_in_tmp26<11>, data_in_tmp26<12>, data_in_tmp26<13>, data_in_tmp26<14>, data_in_tmp26<15>, data_in_tmp26<16>, data_in_tmp26<17>, data_in_tmp26<18>, data_in_tmp26<19>, data_in_tmp26<1>, data_in_tmp26<20>, data_in_tmp26<21>, data_in_tmp26<22>, data_in_tmp26<23>, data_in_tmp26<24>, data_in_tmp26<25>, data_in_tmp26<26>, data_in_tmp26<27>, data_in_tmp26<28>, data_in_tmp26<29>, data_in_tmp26<2>, data_in_tmp26<30>, data_in_tmp26<31>, data_in_tmp26<3>, data_in_tmp26<4>, data_in_tmp26<5>, data_in_tmp26<6>, data_in_tmp26<7>, data_in_tmp26<8>, data_in_tmp26<9>, data_in_tmp27<0>, data_in_tmp27<10>, data_in_tmp27<11>, data_in_tmp27<12>, data_in_tmp27<13>, data_in_tmp27<14>, data_in_tmp27<15>, data_in_tmp27<16>, data_in_tmp27<17>, data_in_tmp27<18>, data_in_tmp27<19>, data_in_tmp27<1>, data_in_tmp27<20>, data_in_tmp27<21>, data_in_tmp27<22>, data_in_tmp27<23>, data_in_tmp27<24>, data_in_tmp27<25>, data_in_tmp27<26>, data_in_tmp27<27>, data_in_tmp27<28>, data_in_tmp27<29>, data_in_tmp27<2>, data_in_tmp27<30>, data_in_tmp27<31>, data_in_tmp27<3>, data_in_tmp27<4>, data_in_tmp27<5>, data_in_tmp27<6>, data_in_tmp27<7>, data_in_tmp27<8>, data_in_tmp27<9>, data_in_tmp28<0>, data_in_tmp28<10>, data_in_tmp28<11>, data_in_tmp28<12>, data_in_tmp28<13>, data_in_tmp28<14>, data_in_tmp28<15>, data_in_tmp28<16>, data_in_tmp28<17>, data_in_tmp28<18>, data_in_tmp28<19>, data_in_tmp28<1>, data_in_tmp28<20>, data_in_tmp28<21>, data_in_tmp28<22>, data_in_tmp28<23>, data_in_tmp28<24>, data_in_tmp28<25>, data_in_tmp28<26>, data_in_tmp28<27>, data_in_tmp28<28>, data_in_tmp28<29>, data_in_tmp28<2>, data_in_tmp28<30>, data_in_tmp28<31>, data_in_tmp28<3>, data_in_tmp28<4>, data_in_tmp28<5>, data_in_tmp28<6>, data_in_tmp28<7>, data_in_tmp28<8>, data_in_tmp28<9>, data_in_tmp29<0>, data_in_tmp29<10>, data_in_tmp29<11>, data_in_tmp29<12>, data_in_tmp29<13>, data_in_tmp29<14>, data_in_tmp29<15>, data_in_tmp29<16>, data_in_tmp29<17>, data_in_tmp29<18>, data_in_tmp29<19>, data_in_tmp29<1>, data_in_tmp29<20>, data_in_tmp29<21>, data_in_tmp29<22>, data_in_tmp29<23>, data_in_tmp29<24>, data_in_tmp29<25>, data_in_tmp29<26>, data_in_tmp29<27>, data_in_tmp29<28>, data_in_tmp29<29>, data_in_tmp29<2>, data_in_tmp29<30>, data_in_tmp29<31>, data_in_tmp29<3>, data_in_tmp29<4>, data_in_tmp29<5>, data_in_tmp29<6>, data_in_tmp29<7>, data_in_tmp29<8>, data_in_tmp29<9>, data_in_tmp2<0>, data_in_tmp2<10>, data_in_tmp2<11>, data_in_tmp2<12>, data_in_tmp2<13>, data_in_tmp2<14>, data_in_tmp2<15>, data_in_tmp2<16>, data_in_tmp2<17>, data_in_tmp2<18>, data_in_tmp2<19>, data_in_tmp2<1>, data_in_tmp2<20>, data_in_tmp2<21>, data_in_tmp2<22>, data_in_tmp2<23>, data_in_tmp2<24>, data_in_tmp2<25>, data_in_tmp2<26>, data_in_tmp2<27>, data_in_tmp2<28>, data_in_tmp2<29>, data_in_tmp2<2>, data_in_tmp2<30>, data_in_tmp2<31>, data_in_tmp2<3>, data_in_tmp2<4>, data_in_tmp2<5>, data_in_tmp2<6>, data_in_tmp2<7>, data_in_tmp2<8>, data_in_tmp2<9>, data_in_tmp30<0>, data_in_tmp30<10>, data_in_tmp30<11>, data_in_tmp30<12>, data_in_tmp30<13>, data_in_tmp30<14>, data_in_tmp30<15>, data_in_tmp30<16>, data_in_tmp30<17>, data_in_tmp30<18>, data_in_tmp30<19>, data_in_tmp30<1>, data_in_tmp30<20>, data_in_tmp30<21>, data_in_tmp30<22>, data_in_tmp30<23>, data_in_tmp30<24>, data_in_tmp30<25>, data_in_tmp30<26>, data_in_tmp30<27>, data_in_tmp30<28>, data_in_tmp30<29>, data_in_tmp30<2>, data_in_tmp30<30>, data_in_tmp30<31>, data_in_tmp30<3>, data_in_tmp30<4>, data_in_tmp30<5>, data_in_tmp30<6>, data_in_tmp30<7>, data_in_tmp30<8>, data_in_tmp30<9>, data_in_tmp31<0>, data_in_tmp31<10>, data_in_tmp31<11>, data_in_tmp31<12>, data_in_tmp31<13>, data_in_tmp31<14>, data_in_tmp31<15>, data_in_tmp31<16>, data_in_tmp31<17>, data_in_tmp31<18>, data_in_tmp31<19>, data_in_tmp31<1>, data_in_tmp31<20>, data_in_tmp31<21>, data_in_tmp31<22>, data_in_tmp31<23>, data_in_tmp31<24>, data_in_tmp31<25>, data_in_tmp31<26>, data_in_tmp31<27>, data_in_tmp31<28>, data_in_tmp31<29>, data_in_tmp31<2>, data_in_tmp31<30>, data_in_tmp31<31>, data_in_tmp31<3>, data_in_tmp31<4>, data_in_tmp31<5>, data_in_tmp31<6>, data_in_tmp31<7>, data_in_tmp31<8>, data_in_tmp31<9>, data_in_tmp3<0>, data_in_tmp3<10>, data_in_tmp3<11>, data_in_tmp3<12>, data_in_tmp3<13>, data_in_tmp3<14>, data_in_tmp3<15>, data_in_tmp3<16>, data_in_tmp3<17>, data_in_tmp3<18>, data_in_tmp3<19>, data_in_tmp3<1>, data_in_tmp3<20>, data_in_tmp3<21>, data_in_tmp3<22>, data_in_tmp3<23>, data_in_tmp3<24>, data_in_tmp3<25>, data_in_tmp3<26>, data_in_tmp3<27>, data_in_tmp3<28>, data_in_tmp3<29>, data_in_tmp3<2>, data_in_tmp3<30>, data_in_tmp3<31>, data_in_tmp3<3>, data_in_tmp3<4>, data_in_tmp3<5>, data_in_tmp3<6>, data_in_tmp3<7>, data_in_tmp3<8>, data_in_tmp3<9>, data_in_tmp4<0>, data_in_tmp4<10>, data_in_tmp4<11>, data_in_tmp4<12>, data_in_tmp4<13>, data_in_tmp4<14>, data_in_tmp4<15>, data_in_tmp4<16>, data_in_tmp4<17>, data_in_tmp4<18>, data_in_tmp4<19>, data_in_tmp4<1>, data_in_tmp4<20>, data_in_tmp4<21>, data_in_tmp4<22>, data_in_tmp4<23>, data_in_tmp4<24>, data_in_tmp4<25>, data_in_tmp4<26>, data_in_tmp4<27>, data_in_tmp4<28>, data_in_tmp4<29>, data_in_tmp4<2>, data_in_tmp4<30>, data_in_tmp4<31>, data_in_tmp4<3>, data_in_tmp4<4>, data_in_tmp4<5>, data_in_tmp4<6>, data_in_tmp4<7>, data_in_tmp4<8>, data_in_tmp4<9>, data_in_tmp5<0>, data_in_tmp5<10>, data_in_tmp5<11>, data_in_tmp5<12>, data_in_tmp5<13>, data_in_tmp5<14>, data_in_tmp5<15>, data_in_tmp5<16>, data_in_tmp5<17>, data_in_tmp5<18>, data_in_tmp5<19>, data_in_tmp5<1>, data_in_tmp5<20>, data_in_tmp5<21>, data_in_tmp5<22>, data_in_tmp5<23>, data_in_tmp5<24>, data_in_tmp5<25>, data_in_tmp5<26>, data_in_tmp5<27>, data_in_tmp5<28>, data_in_tmp5<29>, data_in_tmp5<2>, data_in_tmp5<30>, data_in_tmp5<31>, data_in_tmp5<3>, data_in_tmp5<4>, data_in_tmp5<5>, data_in_tmp5<6>, data_in_tmp5<7>, data_in_tmp5<8>, data_in_tmp5<9>, data_in_tmp6<0>, data_in_tmp6<10>, data_in_tmp6<11>, data_in_tmp6<12>, data_in_tmp6<13>, data_in_tmp6<14>, data_in_tmp6<15>, data_in_tmp6<16>, data_in_tmp6<17>, data_in_tmp6<18>, data_in_tmp6<19>, data_in_tmp6<1>, data_in_tmp6<20>, data_in_tmp6<21>, data_in_tmp6<22>, data_in_tmp6<23>, data_in_tmp6<24>, data_in_tmp6<25>, data_in_tmp6<26>, data_in_tmp6<27>, data_in_tmp6<28>, data_in_tmp6<29>, data_in_tmp6<2>, data_in_tmp6<30>, data_in_tmp6<31>, data_in_tmp6<3>, data_in_tmp6<4>, data_in_tmp6<5>, data_in_tmp6<6>, data_in_tmp6<7>, data_in_tmp6<8>, data_in_tmp6<9>, data_in_tmp7<0>, data_in_tmp7<10>, data_in_tmp7<11>, data_in_tmp7<12>, data_in_tmp7<13>, data_in_tmp7<14>, data_in_tmp7<15>, data_in_tmp7<16>, data_in_tmp7<17>, data_in_tmp7<18>, data_in_tmp7<19>, data_in_tmp7<1>, data_in_tmp7<20>, data_in_tmp7<21>, data_in_tmp7<22>, data_in_tmp7<23>, data_in_tmp7<24>, data_in_tmp7<25>, data_in_tmp7<26>, data_in_tmp7<27>, data_in_tmp7<28>, data_in_tmp7<29>, data_in_tmp7<2>, data_in_tmp7<30>, data_in_tmp7<31>, data_in_tmp7<3>, data_in_tmp7<4>, data_in_tmp7<5>, data_in_tmp7<6>, data_in_tmp7<7>, data_in_tmp7<8>, data_in_tmp7<9>, data_in_tmp8<0>, data_in_tmp8<10>, data_in_tmp8<11>, data_in_tmp8<12>, data_in_tmp8<13>, data_in_tmp8<14>, data_in_tmp8<15>, data_in_tmp8<16>, data_in_tmp8<17>, data_in_tmp8<18>, data_in_tmp8<19>, data_in_tmp8<1>, data_in_tmp8<20>, data_in_tmp8<21>, data_in_tmp8<22>, data_in_tmp8<23>, data_in_tmp8<24>, data_in_tmp8<25>, data_in_tmp8<26>, data_in_tmp8<27>, data_in_tmp8<28>, data_in_tmp8<29>, data_in_tmp8<2>, data_in_tmp8<30>, data_in_tmp8<31>, data_in_tmp8<3>, data_in_tmp8<4>, data_in_tmp8<5>, data_in_tmp8<6>, data_in_tmp8<7>, data_in_tmp8<8>, data_in_tmp8<9>, data_in_tmp9<0>, data_in_tmp9<10>, data_in_tmp9<11>, data_in_tmp9<12>, data_in_tmp9<13>, data_in_tmp9<14>, data_in_tmp9<15>, data_in_tmp9<16>, data_in_tmp9<17>, data_in_tmp9<18>, data_in_tmp9<19>, data_in_tmp9<1>, data_in_tmp9<20>, data_in_tmp9<21>, data_in_tmp9<22>, data_in_tmp9<23>, data_in_tmp9<24>, data_in_tmp9<25>, data_in_tmp9<26>, data_in_tmp9<27>, data_in_tmp9<28>, data_in_tmp9<29>, data_in_tmp9<2>, data_in_tmp9<30>, data_in_tmp9<31>, data_in_tmp9<3>, data_in_tmp9<4>, data_in_tmp9<5>, data_in_tmp9<6>, data_in_tmp9<7>, data_in_tmp9<8>, data_in_tmp9<9>.
WARNING:Xst:2042 - Unit fhm_dmau_w32: 104 internal tristates are replaced by logic (pull-up yes): data_bus<0>, data_bus<10>, data_bus<11>, data_bus<12>, data_bus<13>, data_bus<14>, data_bus<15>, data_bus<16>, data_bus<17>, data_bus<18>, data_bus<19>, data_bus<1>, data_bus<20>, data_bus<21>, data_bus<22>, data_bus<23>, data_bus<24>, data_bus<25>, data_bus<26>, data_bus<27>, data_bus<28>, data_bus<29>, data_bus<2>, data_bus<30>, data_bus<31>, data_bus<3>, data_bus<4>, data_bus<5>, data_bus<6>, data_bus<7>, data_bus<8>, data_bus<9>, data_in_tmp2<0>, data_in_tmp2<10>, data_in_tmp2<11>, data_in_tmp2<12>, data_in_tmp2<13>, data_in_tmp2<14>, data_in_tmp2<15>, data_in_tmp2<16>, data_in_tmp2<17>, data_in_tmp2<18>, data_in_tmp2<19>, data_in_tmp2<1>, data_in_tmp2<20>, data_in_tmp2<21>, data_in_tmp2<22>, data_in_tmp2<23>, data_in_tmp2<2>, data_in_tmp2<3>, data_in_tmp2<4>, data_in_tmp2<5>, data_in_tmp2<6>, data_in_tmp2<7>, data_in_tmp2<8>, data_in_tmp2<9>, data_in_tmp3<10>, data_in_tmp3<11>, data_in_tmp3<12>, data_in_tmp3<13>, data_in_tmp3<14>, data_in_tmp3<15>, data_in_tmp3<16>, data_in_tmp3<17>, data_in_tmp3<18>, data_in_tmp3<19>, data_in_tmp3<20>, data_in_tmp3<21>, data_in_tmp3<22>, data_in_tmp3<23>, data_in_tmp3<24>, data_in_tmp3<25>, data_in_tmp3<26>, data_in_tmp3<27>, data_in_tmp3<28>, data_in_tmp3<29>, data_in_tmp3<30>, data_in_tmp3<31>, data_in_tmp3<8>, data_in_tmp3<9>, data_out_tmp1<0>, data_out_tmp1<10>, data_out_tmp1<11>, data_out_tmp1<12>, data_out_tmp1<13>, data_out_tmp1<14>, data_out_tmp1<15>, data_out_tmp1<16>, data_out_tmp1<17>, data_out_tmp1<18>, data_out_tmp1<19>, data_out_tmp1<1>, data_out_tmp1<20>, data_out_tmp1<21>, data_out_tmp1<22>, data_out_tmp1<23>, data_out_tmp1<2>, data_out_tmp1<3>, data_out_tmp1<4>, data_out_tmp1<5>, data_out_tmp1<6>, data_out_tmp1<7>, data_out_tmp1<8>, data_out_tmp1<9>.
WARNING:Xst:2042 - Unit MemoryMapper: 64 internal tristates are replaced by logic (pull-up yes): DataDB_master<0>, DataDB_master<10>, DataDB_master<11>, DataDB_master<12>, DataDB_master<13>, DataDB_master<14>, DataDB_master<15>, DataDB_master<16>, DataDB_master<17>, DataDB_master<18>, DataDB_master<19>, DataDB_master<1>, DataDB_master<20>, DataDB_master<21>, DataDB_master<22>, DataDB_master<23>, DataDB_master<24>, DataDB_master<25>, DataDB_master<26>, DataDB_master<27>, DataDB_master<28>, DataDB_master<29>, DataDB_master<2>, DataDB_master<30>, DataDB_master<31>, DataDB_master<3>, DataDB_master<4>, DataDB_master<5>, DataDB_master<6>, DataDB_master<7>, DataDB_master<8>, DataDB_master<9>, DataDB_mem<0>, DataDB_mem<10>, DataDB_mem<11>, DataDB_mem<12>, DataDB_mem<13>, DataDB_mem<14>, DataDB_mem<15>, DataDB_mem<16>, DataDB_mem<17>, DataDB_mem<18>, DataDB_mem<19>, DataDB_mem<1>, DataDB_mem<20>, DataDB_mem<21>, DataDB_mem<22>, DataDB_mem<23>, DataDB_mem<24>, DataDB_mem<25>, DataDB_mem<26>, DataDB_mem<27>, DataDB_mem<28>, DataDB_mem<29>, DataDB_mem<2>, DataDB_mem<30>, DataDB_mem<31>, DataDB_mem<3>, DataDB_mem<4>, DataDB_mem<5>, DataDB_mem<6>, DataDB_mem<7>, DataDB_mem<8>, DataDB_mem<9>.

Optimizing unit <dlx_toplevel> ...

Optimizing unit <fhm_shifter_w32> ...

Optimizing unit <fhm_register_w32> ...

Optimizing unit <rtg_register_w32> ...

Optimizing unit <fhm_pcu_w32_reg32> ...

Optimizing unit <fhm_dmau_w32_reg32> ...

Optimizing unit <fhm_registerfile_w32_reg32> ...

Optimizing unit <fhm_multiplier_w32_reg32> ...

Optimizing unit <fhm_multiplier_w32_reg64> ...

Optimizing unit <fhm_divider_w32_reg32> ...

Optimizing unit <rtg_register_w46> ...

Optimizing unit <multiclock_latch> ...

Optimizing unit <i2c_arbiter> ...

Optimizing unit <interface_asipmeister_i2c> ...

Optimizing unit <kcuart_tx> ...

Optimizing unit <kcuart_rx> ...

Optimizing unit <fhm_pcu_w32_add32> ...

Optimizing unit <AudioOut_TopLevel_1> ...

Optimizing unit <AudioOut_TopLevel_2> ...

Optimizing unit <fhm_registerfile_w32> ...

Optimizing unit <rtg_controller> ...

Optimizing unit <fhm_divider_w32_lsftreg32> ...

Optimizing unit <fhm_alu_w32> ...

Optimizing unit <fhm_multiplier_w32_tconv32> ...

Optimizing unit <fhm_divider_w32_tconv32> ...

Optimizing unit <fhm_divider_w32_sdiv32> ...

Optimizing unit <fhm_divider_w32> ...

Optimizing unit <fhm_multiplier_w32_smul> ...

Optimizing unit <fhm_multiplier_w32_tconv64> ...

Optimizing unit <fhm_multiplier_w32> ...
WARNING:Xst:1710 - FF/Latch  <cpu_i/UA_PREG38/DOUT_0> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_1> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_2> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_3> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_4> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_5> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_6> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_7> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_8> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_9> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_10> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_11> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_12> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_13> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_14> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG38/DOUT_15> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_0> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_1> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_2> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_3> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_4> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_5> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_6> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_7> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_8> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_9> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_10> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_11> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_12> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_13> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_14> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG39/DOUT_15> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_0> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_1> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_2> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_3> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_4> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_5> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_6> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_7> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_8> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_9> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_10> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_11> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_12> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_13> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_14> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <cpu_i/UA_PREG40/DOUT_15> (without init value) has a constant value of 0 in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <AudioR_Data_1_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <increment_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <soundData_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_16> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_17> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_18> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_19> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_20> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_21> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_22> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_23> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_24> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_25> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_26> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_27> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_28> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_29> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_30> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <delay_counter_31> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_31> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_30> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_29> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_28> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_27> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_26> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_25> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_24> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_23> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_22> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_21> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_20> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_19> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_18> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_17> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_16> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_PREG35/DOUT_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_interface/interface_state_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_interface/interface_state_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_interface/interface_state_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <i2c_interface/interface_state_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_16> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_17> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_18> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_19> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_20> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_21> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_22> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_23> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_24> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_25> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_26> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_27> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_28> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_29> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_30> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_ID/DOUT_31> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_16> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_17> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_18> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_19> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_20> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_21> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_22> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_23> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_24> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_25> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_26> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_27> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_28> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_29> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_30> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_EXE/DOUT_31> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_16> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_17> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_18> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_19> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_20> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_21> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_22> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_23> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_24> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_25> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_26> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_27> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_28> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_29> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_30> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_MEM/DOUT_31> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_16> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_17> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_18> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_19> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_20> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_21> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_22> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_23> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_24> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_25> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_26> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_27> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_28> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_29> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_30> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_WB/DOUT_31> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_0> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_1> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_2> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_3> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_4> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_5> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_6> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_7> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_8> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_9> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_10> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_11> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_12> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_13> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_14> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_15> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_16> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_17> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_18> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_19> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_20> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_21> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_22> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_23> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_24> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_25> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_26> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_27> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_28> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_29> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_30> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UA_CTRL/UA_INTRPIPE_SAVEDPC_LAST/DOUT_31> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_63> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_62> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_61> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_60> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_59> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_58> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_57> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_56> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_55> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_54> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_53> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_52> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_51> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_50> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_49> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_48> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_47> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_46> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_45> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_44> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_43> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_42> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_41> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_40> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_39> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_38> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_37> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_36> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_35> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_34> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_33> of sequential type is unconnected in block <dlx_toplevel>.
WARNING:Xst:2677 - Node <cpu_i/UF_MUL0/mulu/reg_64/data_out_32> of sequential type is unconnected in block <dlx_toplevel>.

Mapping all equations...
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_cpu<0>LogicTrst_map0, datadb_mem<0>, datadb_cpu<0>, Mtridata_DP1_mux0000<0>, datadb_mem<0>LogicTrst_map23.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<1>, datadb_mem<1>LogicTrst_map23, datadb_cpu<1>, datadb_cpu<1>LogicTrst_map0, Mtridata_DP1_mux0000<1>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<2>, datadb_cpu<2>, datadb_mem<2>LogicTrst_map23, Mtridata_DP1_mux0000<2>, datadb_cpu<2>LogicTrst_map0.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: Mtridata_DP1_mux0000<3>, datadb_mem<3>, datadb_cpu<3>, datadb_mem<3>LogicTrst_map23, datadb_cpu<3>LogicTrst_map0.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<4>, datadb_cpu<4>, datadb_mem<4>LogicTrst_map23, Mtridata_DP1_mux0000<4>, datadb_cpu<4>LogicTrst_map0.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: Mtridata_DP1_mux0000<5>, datadb_mem<5>, datadb_cpu<5>LogicTrst_map0, datadb_cpu<5>, datadb_mem<5>LogicTrst_map23.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<6>LogicTrst_map23, datadb_mem<6>, datadb_cpu<6>, Mtridata_DP1_mux0000<6>, datadb_cpu<6>LogicTrst_map0.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_cpu<7>LogicTrst_map0, datadb_mem<7>, Mtridata_DP1_mux0000<7>, datadb_cpu<7>, datadb_mem<7>LogicTrst_map23.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: Mtridata_DP1_mux0000<8>, datadb_cpu<8>LogicTrst_map0, datadb_mem<8>, datadb_cpu<8>, datadb_mem<8>LogicTrst_map16.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<9>, datadb_cpu<9>, Mtridata_DP1_mux0000<9>, datadb_mem<9>LogicTrst_map16, datadb_cpu<9>LogicTrst_map0.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: Mtridata_DP1_mux0000<10>, datadb_cpu<10>LogicTrst_map0, datadb_mem<10>, datadb_cpu<10>, datadb_mem<10>LogicTrst_map16.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_cpu<11>LogicTrst_map0, datadb_mem<11>LogicTrst_map16, datadb_mem<11>, datadb_cpu<11>, Mtridata_DP1_mux0000<11>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<12>LogicTrst_map16, datadb_cpu<12>LogicTrst_map0, Mtridata_DP1_mux0000<12>, datadb_mem<12>, datadb_cpu<12>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: Mtridata_DP1_mux0000<13>, datadb_cpu<13>LogicTrst_map0, datadb_mem<13>, datadb_mem<13>LogicTrst_map16, datadb_cpu<13>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<14>LogicTrst_map16, datadb_cpu<14>LogicTrst_map0, Mtridata_DP1_mux0000<14>, datadb_mem<14>, datadb_cpu<14>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: Mtridata_DP1_mux0000<15>, datadb_mem<15>LogicTrst_map16, datadb_cpu<15>LogicTrst_map0, datadb_mem<15>, datadb_cpu<15>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: Mtridata_DP2_mux0000<16>, datadb_mem<16>, datadb_cpu<16>, datadb_mem<16>LogicTrst_map12.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_cpu<17>, datadb_mem<17>LogicTrst_map12, Mtridata_DP2_mux0000<17>, datadb_mem<17>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_cpu<18>, Mtridata_DP2_mux0000<18>, datadb_mem<18>LogicTrst_map12, datadb_mem<18>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_cpu<19>, datadb_mem<19>LogicTrst_map12, Mtridata_DP2_mux0000<19>, datadb_mem<19>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<20>, datadb_cpu<20>, datadb_mem<20>LogicTrst_map12, Mtridata_DP2_mux0000<20>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<21>, datadb_mem<21>LogicTrst_map12, datadb_cpu<21>, Mtridata_DP2_mux0000<21>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<22>, datadb_cpu<22>, Mtridata_DP2_mux0000<22>, datadb_mem<22>LogicTrst_map12.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: Mtridata_DP2_mux0000<23>, datadb_mem<23>, datadb_cpu<23>, datadb_mem<23>LogicTrst_map12.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<24>LogicTrst_map12, datadb_mem<24>, datadb_cpu<24>, Mtridata_DP2_mux0000<24>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<25>LogicTrst_map12, datadb_mem<25>, Mtridata_DP2_mux0000<25>, datadb_cpu<25>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<26>LogicTrst_map12, datadb_mem<26>, datadb_cpu<26>, Mtridata_DP2_mux0000<26>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<27>, Mtridata_DP2_mux0000<27>, datadb_cpu<27>, datadb_mem<27>LogicTrst_map12.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: Mtridata_DP2_mux0000<28>, datadb_mem<28>, datadb_cpu<28>, datadb_mem<28>LogicTrst_map12.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_mem<29>LogicTrst_map12, datadb_mem<29>, datadb_cpu<29>, Mtridata_DP2_mux0000<29>.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_cpu<30>, Mtridata_DP2_mux0000<30>, datadb_mem<30>, datadb_mem<30>LogicTrst_map12.
WARNING:Xst:2170 - Unit dlx_toplevel : the following signal(s) form a combinatorial loop: datadb_cpu<31>, datadb_mem<31>LogicTrst_map12, Mtridata_DP2_mux0000<31>, datadb_mem<31>.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG41/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_24> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG41/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_25> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG32/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_28> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG32/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_31> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG32/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_29> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG41/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_26> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG32/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_27> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG32/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_30> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_19> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_16> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_6> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_22> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_20> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_7> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_23> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG35/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_18> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG35/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_16> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_10> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_26> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG35/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_19> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_13> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_29> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_5> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_21> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_11> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_27> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG41/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_22> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_16> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_8> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_24> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_14> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_30> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG35/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_17> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_19> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_3> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_17> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_9> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_25> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG35/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_20> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_13> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_13> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_22> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_6> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_20> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_4> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_12> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_28> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_10> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_10> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG41/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG38/DOUT_23> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_12> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_12> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_23> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_7> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_15> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_31> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_7> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_7> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_9> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_9> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG14/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG12/DOUT_31> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_26> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_10> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_18> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_4> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_6> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_6> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_29> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_13> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_21> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_5> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_27> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_11> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_3> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_11> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_11> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_24> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_8> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_30> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_14> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_8> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_8> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_25> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_9> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_5> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_5> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_28> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_12> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_31> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_15> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_20> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_20> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_23> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_23> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_21> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_21> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_26> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_26> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_24> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_24> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_27> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_27> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_17> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_17> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_15> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_15> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_22> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_22> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_14> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_14> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_16> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_16> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_25> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_25> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_19> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_19> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_17> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_28> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_28> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_18> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_18> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_29> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_29> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG07/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG44/DOUT_18> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_30> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_30> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG00/DOUT_31> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG02/DOUT_31> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG15/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG13/DOUT_31> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_7> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_23> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_8> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_24> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_11> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_27> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_14> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_30> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_12> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_28> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_9> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_25> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_17> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_1> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_15> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_31> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_20> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_4> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_10> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_26> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_18> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_2> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_23> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_7> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_13> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_29> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_21> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_5> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_16> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_0> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_24> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_8> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG42/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG39/DOUT_23> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_19> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_3> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_27> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_11> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG42/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG39/DOUT_26> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_22> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_6> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_30> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_14> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG42/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG39/DOUT_24> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_28> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_12> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_25> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_9> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG42/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG39/DOUT_22> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_31> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_15> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_26> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_10> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG42/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG39/DOUT_25> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_29> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_13> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_18> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_5> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_21> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_19> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_16> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_6> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_22> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG33/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG39/DOUT_29> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_17> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG33/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG39/DOUT_27> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG08/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG45/DOUT_20> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG33/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG39/DOUT_30> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG33/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG39/DOUT_28> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG33/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG39/DOUT_31> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG43/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG40/DOUT_22> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG43/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG40/DOUT_25> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG43/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG40/DOUT_23> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG43/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG40/DOUT_26> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG43/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG40/DOUT_24> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG34/DOUT_1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG40/DOUT_28> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG34/DOUT_4> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG40/DOUT_31> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG34/DOUT_2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG40/DOUT_29> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG34/DOUT_0> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG40/DOUT_27> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_PREG34/DOUT_3> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_PREG40/DOUT_30> 
Found area constraint ratio of 100 (+ 5) on block dlx_toplevel, actual ratio is 13.
INFO:Xst:2260 - The FF/Latch <Mtrien_DQ2> in Unit <dlx_toplevel> is equivalent to the following FF/Latch : <Mtrien_DQ1> 
INFO:Xst:2260 - The FF/Latch <Mtrien_datadb_ports<4><0>> in Unit <dlx_toplevel> is equivalent to the following 7 FFs/Latches : <Mtrien_datadb_ports<4><1>> <Mtrien_datadb_ports<4><2>> <Mtrien_datadb_ports<4><3>> <Mtrien_datadb_ports<4><4>> <Mtrien_datadb_ports<4><5>> <Mtrien_datadb_ports<4><6>> <Mtrien_datadb_ports<4><7>> 
INFO:Xst:2260 - The FF/Latch <Mtrien_datadb_ports<6><10>> in Unit <dlx_toplevel> is equivalent to the following 31 FFs/Latches : <Mtrien_datadb_ports<6><11>> <Mtrien_datadb_ports<6><12>> <Mtrien_datadb_ports<6><0>> <Mtrien_datadb_ports<6><13>> <Mtrien_datadb_ports<6><1>> <Mtrien_datadb_ports<6><2>> <Mtrien_datadb_ports<6><14>> <Mtrien_datadb_ports<6><15>> <Mtrien_datadb_ports<6><20>> <Mtrien_datadb_ports<6><3>> <Mtrien_datadb_ports<6><16>> <Mtrien_datadb_ports<6><21>> <Mtrien_datadb_ports<6><4>> <Mtrien_datadb_ports<6><17>> <Mtrien_datadb_ports<6><22>> <Mtrien_datadb_ports<6><5>> <Mtrien_datadb_ports<6><23>> <Mtrien_datadb_ports<6><18>> <Mtrien_datadb_ports<6><6>> <Mtrien_datadb_ports<6><19>> <Mtrien_datadb_ports<6><24>> <Mtrien_datadb_ports<6><7>> <Mtrien_datadb_ports<6><25>> <Mtrien_datadb_ports<6><30>> <Mtrien_datadb_ports<6><8>> <Mtrien_datadb_ports<6><9>> <Mtrien_datadb_ports<6><26>> <Mtrien_datadb_ports<6><31>> <Mtrien_datadb_ports<6><27>> <Mtrien_datadb_ports<6><28>> <Mtrien_datadb_ports<6><29>> 
INFO:Xst:2260 - The FF/Latch <Mtrien_DP1> in Unit <dlx_toplevel> is equivalent to the following FF/Latch : <Mtrien_DP2> 
INFO:Xst:2260 - The FF/Latch <cpu_i/UA_CTRL/UA_CW_EXE/DOUT_28> in Unit <dlx_toplevel> is equivalent to the following FF/Latch : <cpu_i/UA_CTRL/UA_CW_EXE/DOUT_31> 
INFO:Xst:2260 - The FF/Latch <Mtrien_datadb_mem<1>> in Unit <dlx_toplevel> is equivalent to the following 31 FFs/Latches : <Mtrien_datadb_mem<0>> <Mtrien_datadb_mem<2>> <Mtrien_datadb_mem<3>> <Mtrien_datadb_mem<6>> <Mtrien_datadb_mem<4>> <Mtrien_datadb_mem<5>> <Mtrien_datadb_mem<7>> <Mtrien_datadb_mem<8>> <Mtrien_datadb_mem<9>> <Mtrien_datadb_mem<11>> <Mtrien_datadb_mem<10>> <Mtrien_datadb_mem<14>> <Mtrien_datadb_mem<12>> <Mtrien_datadb_mem<13>> <Mtrien_datadb_mem<16>> <Mtrien_datadb_mem<15>> <Mtrien_datadb_mem<20>> <Mtrien_datadb_mem<21>> <Mtrien_datadb_mem<17>> <Mtrien_datadb_mem<22>> <Mtrien_datadb_mem<18>> <Mtrien_datadb_mem<23>> <Mtrien_datadb_mem<19>> <Mtrien_datadb_mem<24>> <Mtrien_datadb_mem<26>> <Mtrien_datadb_mem<25>> <Mtrien_datadb_mem<30>> <Mtrien_datadb_mem<31>> <Mtrien_datadb_mem<27>> <Mtrien_datadb_mem<28>> <Mtrien_datadb_mem<29>> 
INFO:Xst:2260 - The FF/Latch <Mtrien_datadb_ports<5><10>> in Unit <dlx_toplevel> is equivalent to the following 31 FFs/Latches : <Mtrien_datadb_ports<5><11>> <Mtrien_datadb_ports<5><12>> <Mtrien_datadb_ports<5><13>> <Mtrien_datadb_ports<5><14>> <Mtrien_datadb_ports<5><20>> <Mtrien_datadb_ports<5><15>> <Mtrien_datadb_ports<5><21>> <Mtrien_datadb_ports<5><16>> <Mtrien_datadb_ports<5><22>> <Mtrien_datadb_ports<5><17>> <Mtrien_datadb_ports<5><23>> <Mtrien_datadb_ports<5><18>> <Mtrien_datadb_ports<5><24>> <Mtrien_datadb_ports<5><19>> <Mtrien_datadb_ports<5><30>> <Mtrien_datadb_ports<5><25>> <Mtrien_datadb_ports<5><31>> <Mtrien_datadb_ports<5><26>> <Mtrien_datadb_ports<5><27>> <Mtrien_datadb_ports<5><28>> <Mtrien_datadb_ports<5><29>> <Mtrien_datadb_ports<5><2>> <Mtrien_datadb_ports<5><0>> <Mtrien_datadb_ports<5><1>> <Mtrien_datadb_ports<5><5>> <Mtrien_datadb_ports<5><3>> <Mtrien_datadb_ports<5><4>> <Mtrien_datadb_ports<5><8>> <Mtrien_datadb_ports<5><6>> <Mtrien_datadb_ports<5><7>> <Mtrien_datadb_ports<5><9>> 
INFO:Xst:2261 - The FF/Latch <cpu_i/UA_CTRL/UA_CW_EXE/DOUT_28> in Unit <dlx_toplevel> is equivalent to the following FF/Latch, which will be removed : <cpu_i/UA_CTRL/UA_CW_EXE/DOUT_31> 
FlipFlop cpu_i/UA_CTRL/UA_CW_EXE/DOUT_27 has been replicated 1 time(s)
FlipFlop cpu_i/UA_CTRL/UA_CW_EXE/DOUT_28 has been replicated 1 time(s)
FlipFlop cpu_i/UA_CTRL/UA_CW_EXE/DOUT_41 has been replicated 2 time(s)
FlipFlop cpu_i/UA_CTRL/UA_CW_EXE/DOUT_42 has been replicated 2 time(s)
FlipFlop cpu_i/UA_CTRL/UA_CW_EXE/DOUT_45 has been replicated 2 time(s)
FlipFlop cpu_i/UA_CTRL/UA_PROCFSM/cur_state_FFd1 has been replicated 4 time(s)
FlipFlop cpu_i/UA_CTRL/UA_PROCFSM/cur_state_FFd2 has been replicated 5 time(s)
FlipFlop cpu_i/UF_IR/data_out_11 has been replicated 1 time(s)
FlipFlop cpu_i/UF_MUL0/mode_reg/data_out has been replicated 2 time(s)
FlipFlop cpu_i/UF_MUL0/tconv_reg/data_out has been replicated 2 time(s)

Final Macro Processing ...

Processing Unit <dlx_toplevel> :
	Found 2-bit shift register for signal <i2c_core/multiclock[1].clock_transition/done_i>.
INFO:Xst:741 - HDL ADVISOR - A 33-bit shift register was found for signal <cpu_i/UF_DIV0/divu/current_state_FFd1> and currently occupies 33 logic cells (16 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 33-bit shift register was found for signal <cpu_i/UF_MUL0/mulu/current_state_FFd1> and currently occupies 33 logic cells (16 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <dlx_toplevel> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3770
 Flip-Flops                                            : 3770
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : dlx_toplevel.ngr
Top Level Output File Name         : dlx_toplevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 312

Cell Usage :
# BELS                             : 11382
#      GND                         : 1
#      INV                         : 144
#      LUT1                        : 384
#      LUT2                        : 298
#      LUT2_D                      : 5
#      LUT2_L                      : 33
#      LUT3                        : 2512
#      LUT3_D                      : 34
#      LUT3_L                      : 17
#      LUT4                        : 4388
#      LUT4_D                      : 210
#      LUT4_L                      : 137
#      MULT_AND                    : 3
#      MUXCY                       : 691
#      MUXF5                       : 1395
#      MUXF6                       : 389
#      MUXF7                       : 193
#      MUXF8                       : 96
#      VCC                         : 1
#      XORCY                       : 451
# FlipFlops/Latches                : 3785
#      FD                          : 50
#      FDC                         : 361
#      FDCE                        : 2359
#      FDCPE                       : 22
#      FDE                         : 674
#      FDP                         : 8
#      FDPE                        : 38
#      FDR                         : 145
#      FDRE                        : 99
#      FDRS                        : 10
#      FDRSE                       : 1
#      FDS                         : 1
#      FDSE                        : 3
#      LD_1                        : 14
# Shift Registers                  : 21
#      SRL16                       : 1
#      SRL16E                      : 20
# Clock Buffers                    : 6
#      BUFG                        : 5
#      BUFGP                       : 1
# IO Buffers                       : 279
#      IBUF                        : 4
#      IBUFG                       : 1
#      IOBUF                       : 72
#      OBUF                        : 200
#      OBUFT                       : 2
# DCMs                             : 1
#      DCM                         : 1
# Others                           : 9
#      audio_out_fifo              : 2
#      bram_dm                     : 1
#      brom_im                     : 1
#      fifo_generator_v2_1         : 3
#      icon                        : 1
#      ila                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000ff1152-5 

 Number of Slices:                    4652  out of  33792    13%  
 Number of Slice Flip Flops:          3785  out of  67584     5%  
 Number of 4 input LUTs:              8183  out of  67584    12%  
    Number used as logic:             8162
    Number used as Shift registers:     21
 Number of IOs:                        312
 Number of bonded IOBs:                280  out of    824    33%  
 Number of GCLKs:                        6  out of     16    37%  
 Number of DCMs:                         1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------+------------------------------------------------+-------+
Clock Signal                                           | Clock buffer(FF name)                          | Load  |
-------------------------------------------------------+------------------------------------------------+-------+
clk                                                    | BUFGP                                          | 3122  |
switch                                                 | NONE(instrab_1)                                | 14    |
clock_ip                                               | i2c_core/DCM_toplevel:CLKDV                    | 486   |
dataack_cpu1(i_memorymapper/Mmux_DataAck_master_2_f6:O)| BUFG(*)(cpu_i/UF_DMAU/REG_DATA_OUT/data_out_11)| 32    |
cpu_i/uf_dmau_req1(cpu_i/UA_CTRL/CTRLOUT_DMAU_REQ1:O)  | BUFG(*)(cpu_i/UF_DMAU/REG_DATA_IN/data_out_12) | 32    |
clock_ip                                               | IBUFG+BUFG                                     | 120   |
-------------------------------------------------------+------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------+---------------------------------------------+-------+
Control Signal                                                                          | Buffer(FF name)                             | Load  |
----------------------------------------------------------------------------------------+---------------------------------------------+-------+
AudioR_Data<1><0>(XST_GND:G)                                                            | NONE(cpu_i/UA_PREG24/DOUT_7)                | 1080  |
cpu_i/UA_CTRL/UA_PROCFSM/cur_state_Out01_4(cpu_i/UA_CTRL/UA_PROCFSM/cur_state_Out01_4:O)| NONE(cpu_i/UF_GPR/REG0/data_out_17)         | 425   |
cpu_i/UA_CTRL/UA_PROCFSM/cur_state_Out01_3(cpu_i/UA_CTRL/UA_PROCFSM/cur_state_Out01_3:O)| NONE(cpu_i/UF_GPR/REG28/data_out_5)         | 425   |
cpu_i/UA_CTRL/UA_PROCFSM/cur_state_Out01_2(cpu_i/UA_CTRL/UA_PROCFSM/cur_state_Out01_2:O)| NONE(cpu_i/UF_GPR/REG7/data_out_11)         | 425   |
reset_cpu(reset_cpu1:O)                                                                 | NONE(cpu_i/UA_CTRL/UA_CW_EXE/DOUT_24)       | 87    |
reset                                                                                   | IBUF                                        | 74    |
cpu_i/uf_div0_reset(cpu_i/UA_CTRL/UA_PROCFSM/cur_state_Out01:O)                         | NONE(cpu_i/UF_DIV0/divu/current_state_FFd13)| 49    |
cpu_i/UF_MUL0/mulu/current_state_FFd34(cpu_i/UF_MUL0/mulu/current_state_FFd34:Q)        | NONE(cpu_i/UF_MUL0/mulu/reg_64/data_out_28) | 32    |
Ai_10_or0000(Ai_10_or00001:O)                                                           | NONE(Ai_10)                                 | 1     |
Ai_10_and0000(Ai_10_and00001:O)                                                         | NONE(Ai_10)                                 | 1     |
Ai_15_or0000(Ai_15_or00001:O)                                                           | NONE(Ai_15)                                 | 1     |
Ai_15_and0000(Ai_15_and00001:O)                                                         | NONE(Ai_15)                                 | 1     |
Ai_7_or0000(Ai_7_or00001:O)                                                             | NONE(Ai_7)                                  | 1     |
Ai_7_and0000(Ai_7_and00001:O)                                                           | NONE(Ai_7)                                  | 1     |
Ai_16_or0000(Ai_16_or00001:O)                                                           | NONE(Ai_16)                                 | 1     |
Ai_16_and0000(Ai_16_and00001:O)                                                         | NONE(Ai_16)                                 | 1     |
WE_b1_or0000(WE_b1_or00001:O)                                                           | NONE(WE_b1)                                 | 1     |
Ai_18_or0000(Ai_18_or00001:O)                                                           | NONE(Ai_18)                                 | 1     |
Ai_18_and0000(Ai_18_and00001:O)                                                         | NONE(Ai_18)                                 | 1     |
Ai_3_or0000(Ai_3_or00001:O)                                                             | NONE(Ai_3)                                  | 1     |
Ai_3_and0000(Ai_3_and00001:O)                                                           | NONE(Ai_3)                                  | 1     |
Ai_2_or0000(Ai_2_or00001:O)                                                             | NONE(Ai_2)                                  | 1     |
Ai_2_and0000(Ai_2_and00001:O)                                                           | NONE(Ai_2)                                  | 1     |
Ai_12_or0000(Ai_12_or00001:O)                                                           | NONE(Ai_12)                                 | 1     |
Ai_12_and0000(Ai_12_and00001:O)                                                         | NONE(Ai_12)                                 | 1     |
Ai_14_or0000(Ai_14_or00001:O)                                                           | NONE(Ai_14)                                 | 1     |
Ai_14_and0000(Ai_14_and00001:O)                                                         | NONE(Ai_14)                                 | 1     |
Ai_8_or0000(Ai_8_or00001:O)                                                             | NONE(Ai_8)                                  | 1     |
Ai_8_and0000(Ai_8_and00001:O)                                                           | NONE(Ai_8)                                  | 1     |
Ai_13_or0000(Ai_13_or00001:O)                                                           | NONE(Ai_13)                                 | 1     |
Ai_13_and0000(Ai_13_and00001:O)                                                         | NONE(Ai_13)                                 | 1     |
Ai_19_or0000(Ai_19_or00001:O)                                                           | NONE(Ai_19)                                 | 1     |
Ai_19_and0000(Ai_19_and00001:O)                                                         | NONE(Ai_19)                                 | 1     |
Ai_4_or0000(Ai_4_or00001:O)                                                             | NONE(Ai_4)                                  | 1     |
Ai_4_and0000(Ai_4_and00001:O)                                                           | NONE(Ai_4)                                  | 1     |
Ai_17_or0000(Ai_17_or00001:O)                                                           | NONE(Ai_17)                                 | 1     |
Ai_17_and0000(Ai_17_and00001:O)                                                         | NONE(Ai_17)                                 | 1     |
switch(switch:Q)                                                                        | NONE(BHE_b1)                                | 2     |
Ai_9_or0000(Ai_9_or00001:O)                                                             | NONE(Ai_9)                                  | 1     |
Ai_9_and0000(Ai_9_and00001:O)                                                           | NONE(Ai_9)                                  | 1     |
Ai_11_or0000(Ai_11_or00001:O)                                                           | NONE(Ai_11)                                 | 1     |
Ai_11_and0000(Ai_11_and00001:O)                                                         | NONE(Ai_11)                                 | 1     |
Ai_1_or0000(Ai_1_or00001:O)                                                             | NONE(Ai_1)                                  | 1     |
Ai_1_and0000(Ai_1_and00001:O)                                                           | NONE(Ai_1)                                  | 1     |
Ai_0_or0000(Ai_0_or00001:O)                                                             | NONE(Ai_0)                                  | 1     |
Ai_0_and0000(Ai_0_and00001:O)                                                           | NONE(Ai_0)                                  | 1     |
Ai_5_or0000(Ai_5_or00001:O)                                                             | NONE(Ai_5)                                  | 1     |
Ai_5_and0000(Ai_5_and00001:O)                                                           | NONE(Ai_5)                                  | 1     |
Ai_6_or0000(Ai_6_or00001:O)                                                             | NONE(Ai_6)                                  | 1     |
Ai_6_and0000(Ai_6_and00001:O)                                                           | NONE(Ai_6)                                  | 1     |
i2c_core/arbiter/sport_reset(i2c_core/arbiter/sport_reset:Q)                            | NONE(i2c_core/pca9564/state_4)              | 170   |
----------------------------------------------------------------------------------------+---------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 19.717ns (Maximum Frequency: 50.718MHz)
   Minimum input arrival time before clock: 7.762ns
   Maximum output required time after clock: 14.045ns
   Maximum combinational path delay: 5.064ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 19.717ns (frequency: 50.718MHz)
  Total number of paths / destination ports: 42811533 / 5412
-------------------------------------------------------------------------
Delay:               19.717ns (Levels of Logic = 21)
  Source:            cpu_i/UF_MUL0/tconv_reg/data_out_1 (FF)
  Destination:       cpu_i/UA_PREG20/DOUT_23 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cpu_i/UF_MUL0/tconv_reg/data_out_1 to cpu_i/UA_PREG20/DOUT_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.494   0.878  cpu_i/UF_MUL0/tconv_reg/data_out_1 (cpu_i/UF_MUL0/tconv_reg/data_out_1)
     LUT4:I0->O            2   0.382   0.645  cpu_i/UF_MUL0/result<1>1 (cpu_i/uf_mul0_result<1>)
     LUT4:I3->O            2   0.382   0.645  cpu_i/UA_MUX09/Mmux_DOUT12_SW0 (N19697)
     LUT4:I3->O            1   0.382   0.000  cpu_i/UF_ADD0/u16_0/u0/carry_2_or00008_F (N22078)
     MUXF5:I0->O           1   0.379   0.631  cpu_i/UF_ADD0/u16_0/u0/carry_2_or00008 (cpu_i/UF_ADD0/u16_0/u0/carry_2_or0000_map4)
     LUT4:I1->O            3   0.382   0.660  cpu_i/UF_ADD0/u16_0/u0/carry_2_or000015 (cpu_i/UF_ADD0/u16_0/u0/carry<2>)
     LUT4:I2->O            4   0.382   0.650  cpu_i/UF_ADD0/u16_0/u1/carry_1_or000013 (cpu_i/UF_ADD0/u16_0/carry_1_or0000_map10)
     MUXF5:S->O            5   0.608   0.700  cpu_i/UF_ADD0/u16_0/u2/carry_1_or000013 (cpu_i/UF_ADD0/u16_0/carry_2_or0000_map10)
     LUT4_D:I2->O         11   0.382   0.971  cpu_i/UF_ADD0/u16_0/u3/carry_1_or000013 (cpu_i/UF_ADD0/u16_0/gout_map10)
     LUT4:I1->O            9   0.382   0.780  cpu_i/UF_ADD0/u16_1/u1/carry_1_or000013 (cpu_i/UF_ADD0/u16_1/carry_1_or0000_map10)
     LUT4:I2->O            4   0.382   0.680  cpu_i/UF_ADD0/u16_1/u1/Mxor_result<2>_Result1 (cpu_i/uf_add0_result<22>)
     LUT4:I2->O            1   0.382   0.000  cpu_i/UA_MUX07/Mmux_DOUT15_F (N22164)
     MUXF5:I0->O           5   0.379   0.700  cpu_i/UA_MUX07/Mmux_DOUT15 (cpu_i/ua_mux07_dout<22>)
     LUT4:I2->O            1   0.382   0.000  cpu_i/UF_SFT0/int1<21>_G (N22097)
     MUXF5:I1->O           4   0.379   0.680  cpu_i/UF_SFT0/int1<21> (cpu_i/UF_SFT0/int1<21>)
     LUT4:I2->O            1   0.382   0.000  cpu_i/UF_SFT0/int2<19>36_G (N22017)
     MUXF5:I1->O           5   0.379   0.700  cpu_i/UF_SFT0/int2<19>36 (cpu_i/UF_SFT0/int2<19>)
     LUT4:I2->O            1   0.382   0.000  cpu_i/UF_SFT0/int4<15>_G (N22013)
     MUXF5:I1->O           6   0.379   0.871  cpu_i/UF_SFT0/int4<15> (cpu_i/UF_SFT0/int4<15>)
     LUT4:I1->O            1   0.382   0.000  cpu_i/UF_SFT0/int16<23>_SW0_G (N22061)
     MUXF5:I1->O           1   0.379   0.480  cpu_i/UF_SFT0/int16<23>_SW0 (N20459)
     LUT3:I2->O            1   0.382   0.000  cpu_i/UF_SFT0/int16<23> (cpu_i/uf_sft0_data_out<23>)
     FDCE:D                    0.322          cpu_i/UA_PREG20/DOUT_23
    ----------------------------------------
    Total                     19.717ns (9.046ns logic, 10.671ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_ip'
  Clock period: 9.104ns (frequency: 109.842MHz)
  Total number of paths / destination ports: 76646 / 968
-------------------------------------------------------------------------
Delay:               9.104ns (Levels of Logic = 29)
  Source:            AudioR/DigitalAnalogConverter_Instance/counter_1 (FF)
  Destination:       AudioR/DigitalAnalogConverter_Instance/state_FFd2 (FF)
  Source Clock:      clock_ip rising
  Destination Clock: clock_ip rising

  Data Path: AudioR/DigitalAnalogConverter_Instance/counter_1 to AudioR/DigitalAnalogConverter_Instance/state_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.494   0.858  AudioR/DigitalAnalogConverter_Instance/counter_1 (AudioR/DigitalAnalogConverter_Instance/counter_1)
     LUT1:I0->O            1   0.382   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<1>_rt (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.259   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<1> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<2> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<3> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<4> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<5> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<6> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<6>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<7> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<7>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<8> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<8>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<9> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<9>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<10> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<10>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<11> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<11>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<12> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<12>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<13> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<13>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<14> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<14>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<15> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<15>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<16> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<16>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<17> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<17>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<18> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<18>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<19> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<19>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<20> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<20>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<21> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<21>)
     MUXCY:CI->O           1   0.046   0.000  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<22> (AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_cy<22>)
     XORCY:CI->O           2   1.107   0.858  AudioR/DigitalAnalogConverter_Instance/Madd_state_add0000_xor<23> (AudioR/DigitalAnalogConverter_Instance/state_add0000<23>)
     LUT4:I0->O            1   0.382   0.000  AudioR/DigitalAnalogConverter_Instance/state_FFd1-In151 (N23308)
     MUXF5:I1->O           1   0.379   0.631  AudioR/DigitalAnalogConverter_Instance/state_FFd1-In15_f5 (AudioR/DigitalAnalogConverter_Instance/state_FFd1-In_map6)
     LUT4:I1->O            2   0.382   0.791  AudioR/DigitalAnalogConverter_Instance/state_FFd1-In60 (AudioR/DigitalAnalogConverter_Instance/state_FFd1-In_map18)
     LUT4:I1->O            1   0.382   0.000  AudioR/DigitalAnalogConverter_Instance/state_FFd1-In1661 (N23379)
     MUXF5:I1->O           2   0.379   0.610  AudioR/DigitalAnalogConverter_Instance/state_FFd1-In166_f5 (AudioR/DigitalAnalogConverter_Instance/state_FFd1-In)
     FDRS:S                    0.244          AudioR/DigitalAnalogConverter_Instance/state_FFd2
    ----------------------------------------
    Total                      9.104ns (5.356ns logic, 3.748ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1023 / 621
-------------------------------------------------------------------------
Offset:              5.679ns (Levels of Logic = 12)
  Source:            DQ1<8> (PAD)
  Destination:       state_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: DQ1<8> to state_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.718   0.640  DQ1_8_IOBUF (N20503)
     LUT3:I2->O            2   0.382   0.858  instrdb_cpu_8_mux00001 (instrdb_cpu<8>)
     LUT4:I0->O            1   0.382   0.000  state_cmp_eq0000_wg_lut<0> (N230)
     MUXCY:S->O            1   0.259   0.000  state_cmp_eq0000_wg_cy<0> (state_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.046   0.000  state_cmp_eq0000_wg_cy<1> (state_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.046   0.000  state_cmp_eq0000_wg_cy<2> (state_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.046   0.000  state_cmp_eq0000_wg_cy<3> (state_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.046   0.000  state_cmp_eq0000_wg_cy<4> (state_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.046   0.000  state_cmp_eq0000_wg_cy<5> (state_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.046   0.000  state_cmp_eq0000_wg_cy<6> (state_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           2   0.820   0.640  state_cmp_eq0000_wg_cy<7> (state_cmp_eq0000)
     LUT3:I2->O            1   0.382   0.000  state_FFd2-In1 (state_FFd2-In)
     FDR:D                     0.322          state_FFd2
    ----------------------------------------
    Total                      5.679ns (3.541ns logic, 2.138ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_ip'
  Total number of paths / destination ports: 296 / 264
-------------------------------------------------------------------------
Offset:              7.762ns (Levels of Logic = 6)
  Source:            reset (PAD)
  Destination:       i2c_core/arbiter/sel_input_31 (FF)
  Destination Clock: clock_ip rising 0.5X

  Data Path: reset to i2c_core/arbiter/sel_input_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           329   0.718   1.645  reset_IBUF (reset_IBUF)
     LUT4:I2->O            1   0.382   0.631  i2c_core/arbiter/sel_input_or000018 (i2c_core/arbiter/sel_input_or0000_map8)
     LUT4:I1->O            1   0.382   0.485  i2c_core/arbiter/sel_input_or000043 (i2c_core/arbiter/sel_input_or0000_map14)
     LUT4:I3->O            1   0.382   0.698  i2c_core/arbiter/sel_input_or000083 (i2c_core/arbiter/sel_input_or0000_map24)
     LUT4:I0->O            1   0.382   0.485  i2c_core/arbiter/sel_input_or0000272 (i2c_core/arbiter/sel_input_or0000_map68)
     LUT4:I3->O           32   0.382   0.946  i2c_core/arbiter/sel_input_or0000286 (i2c_core/arbiter/sel_input_or0000)
     FDRE:R                    0.244          i2c_core/arbiter/sel_input_0
    ----------------------------------------
    Total                      7.762ns (2.872ns logic, 4.890ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_ip'
  Total number of paths / destination ports: 37 / 27
-------------------------------------------------------------------------
Offset:              5.060ns (Levels of Logic = 1)
  Source:            i2c_core/pca9564/Mtrien_pca9564_data (FF)
  Destination:       pca9564_data<7> (PAD)
  Source Clock:      clock_ip rising 0.5X

  Data Path: i2c_core/pca9564/Mtrien_pca9564_data to pca9564_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             8   0.494   0.730  i2c_core/pca9564/Mtrien_pca9564_data (i2c_core/pca9564/Mtrien_pca9564_data)
     IOBUF:T->IO               3.836          pca9564_data_7_IOBUF (pca9564_data<7>)
    ----------------------------------------
    Total                      5.060ns (4.330ns logic, 0.730ns route)
                                       (85.6% logic, 14.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12053 / 402
-------------------------------------------------------------------------
Offset:              14.045ns (Levels of Logic = 17)
  Source:            cpu_i/UA_PREG12/DOUT_2 (FF)
  Destination:       MictorOben_evenPOD<14> (PAD)
  Source Clock:      clk rising

  Data Path: cpu_i/UA_PREG12/DOUT_2 to MictorOben_evenPOD<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.494   1.058  cpu_i/UA_PREG12/DOUT_2 (cpu_i/UA_PREG12/DOUT_2)
     LUT2:I0->O            1   0.382   0.000  i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_lut<0>21 (i_memorymapper/N47)
     MUXCY:S->O            1   0.259   0.000  i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<0>_1 (i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<0>2)
     MUXCY:CI->O           1   0.046   0.000  i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<1>_1 (i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<1>2)
     MUXCY:CI->O           1   0.046   0.000  i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<2>_1 (i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<2>2)
     MUXCY:CI->O           1   0.046   0.000  i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>_1 (i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<3>2)
     MUXCY:CI->O           1   0.046   0.000  i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<4>_1 (i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<4>2)
     MUXCY:CI->O           1   0.046   0.000  i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<5>_1 (i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<5>2)
     MUXCY:CI->O           1   0.046   0.000  i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>_1 (i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<6>2)
     MUXCY:CI->O           1   0.046   0.000  i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<7>_1 (i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<7>2)
     MUXCY:CI->O           1   0.820   0.698  i_memorymapper/Mcompar_selector_isInRangeOfSpecificPort_0_cmp_ge0001_cy<8>_1 (i_memorymapper/selector_isInRangeOfSpecificPort_2_cmp_ge0001)
     LUT3:I0->O            3   0.382   0.811  i_memorymapper/selector_isInRangeOfSpecificPort_2_and000018 (i_memorymapper/selector_isInRangeOfSpecificPort<2>)
     LUT3:I1->O            1   0.382   0.480  i_memorymapper/selector_isInRangeOfAnyPort_6_or00007 (i_memorymapper/selector_isInRangeOfAnyPort_6_or0000_map4)
     LUT4_D:I2->O         13   0.382   0.860  i_memorymapper/selector_isInRangeOfAnyPort_6_or000014 (i_memorymapper/selector_isInRangeOfAnyPort<6>)
     LUT4:I2->O            9   0.382   0.750  i_memorymapper/selector<1> (i_memorymapper/selector<1>)
     MUXF5:S->O            1   0.608   0.000  i_memorymapper/Mmux_DataAck_master_3_f5 (i_memorymapper/Mmux_DataAck_master_3_f5)
     MUXF6:I1->O           6   0.389   0.690  i_memorymapper/Mmux_DataAck_master_2_f6 (dataack_cpu1)
     OBUF:I->O                 3.896          MictorOben_evenPOD_14_OBUF (MictorOben_evenPOD<14>)
    ----------------------------------------
    Total                     14.045ns (8.698ns logic, 5.347ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'switch'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.586ns (Levels of Logic = 0)
  Source:            instrab_13 (LATCH)
  Destination:       i_brom_im:addr<13> (PAD)
  Source Clock:      switch rising

  Data Path: instrab_13 to i_brom_im:addr<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             0   0.586   0.000  instrab_13 (instrab_13)
    brom_im:addr<13>           0.000          i_brom_im
    ----------------------------------------
    Total                      0.586ns (0.586ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 87 / 87
-------------------------------------------------------------------------
Delay:               5.064ns (Levels of Logic = 2)
  Source:            serial1_in (PAD)
  Destination:       serial1_out (PAD)

  Data Path: serial1_in to serial1_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.718   0.450  serial1_in_IBUF (serial1_out_OBUF)
     OBUF:I->O                 3.896          serial1_out_OBUF (serial1_out)
    ----------------------------------------
    Total                      5.064ns (4.614ns logic, 0.450ns route)
                                       (91.1% logic, 8.9% route)

=========================================================================
CPU : 159.88 / 159.94 s | Elapsed : 168.00 / 168.00 s
 
--> 


Total memory usage is 355200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  765 (   0 filtered)
Number of infos    :  181 (   0 filtered)

