{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572069031792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572069031792 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ov7670_debug EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"ov7670_debug\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572069031817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572069031875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572069031875 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 2982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572069031924 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -90 -2500 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -90 degrees (-2500 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 2983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572069031924 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 2984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572069031924 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 2985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1572069031924 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 2982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1572069031924 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a0 " "Atom \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1572069031926 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1572069031926 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032023 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032024 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032024 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032024 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032025 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032025 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032025 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032025 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032026 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032026 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032026 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032026 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032027 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032027 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032027 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_ts81.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/altsyncram_ts81.tdf" 37 2 0 } } { "db/dcfifo_r9q1.tdf" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/dcfifo_r9q1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 0 0 } } { "Sdram_Control_4Port/Sdram_WR_FIFO.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_WR_FIFO.v" 95 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 257 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 241 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1572069032027 "|ov7670_debug|Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_r9q1:auto_generated|altsyncram_ts81:fifo_ram|ram_block11a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572069032052 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572069032059 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572069032155 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572069032155 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1572069032155 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1572069032155 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572069032163 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572069032163 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572069032163 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1572069032163 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572069032167 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1572069032237 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572069033220 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572069033220 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_r9q1 " "Entity dcfifo_r9q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572069033220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572069033220 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572069033220 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572069033220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1572069033220 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1572069033220 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1572069033220 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1572069033250 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.sdc " "Reading SDC File: '/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/mysystem_nios2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1572069033260 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[11\] clk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|altsyncram_ts81:fifo_ram\|q_b\[11\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572069033295 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1572069033295 "|ov7670_debug|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cmos_pclk " "Node: cmos_pclk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|delayed_wrptr_g\[0\] cmos_pclk " "Register Sdram_Control_4Port:Sdram_Control_4Port\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_r9q1:auto_generated\|delayed_wrptr_g\[0\] is being clocked by cmos_pclk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1572069033295 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1572069033295 "|ov7670_debug|cmos_pclk"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1572069033330 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1572069033330 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1572069033330 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1572069033330 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1572069033330 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1572069033330 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1572069033330 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1572069033330 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1572069033331 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572069033331 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572069033331 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1572069033331 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1572069033331 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572069033864 ""}  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 9511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572069033864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572069033864 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 2982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572069033864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572069033864 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 2982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572069033864 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572069033865 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 2982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572069033865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572069033865 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 2982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572069033865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572069033865 ""}  } { { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 9083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572069033865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n~input (placed in PIN 90 (CLK5, DIFFCLK_2n)) " "Automatically promoted node reset_n~input (placed in PIN 90 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CKE " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CKE" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v" 48 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CS_N\[0\] " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CS_N\[0\]" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|WE_N " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|WE_N" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CAS_N " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|CAS_N" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|RAS_N " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|RAS_N" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|SA\[10\] " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|SA\[10\]" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v" 329 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|mLENGTH\[8\]~1 " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|mLENGTH\[8\]~1" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/Sdram_Control_4Port.v" 435 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 4011 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|oe4 " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|oe4" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|BA~0 " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|BA~0" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 4048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|BA~1 " "Destination node Sdram_Control_4Port:Sdram_Control_4Port\|command:command1\|BA~1" {  } { { "Sdram_Control_4Port/command.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/Sdram_Control_4Port/command.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 4049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1572069033865 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572069033865 ""}  } { { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 9512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572069033865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mysystem:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node mysystem:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|host_ack " "Destination node mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|host_ack" {  } { { "db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" 233 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 1586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|core_cmd\[3\] " "Destination node mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|core_cmd\[3\]" {  } { { "db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" 233 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 1581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|core_cmd\[2\] " "Destination node mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|core_cmd\[2\]" {  } { { "db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" 233 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 1582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|core_cmd\[1\] " "Destination node mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|core_cmd\[1\]" {  } { { "db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" 233 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 1583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|core_cmd\[0\] " "Destination node mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|core_cmd\[0\]" {  } { { "db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" 233 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|ld " "Destination node mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|ld" {  } { { "db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 1602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|shift " "Destination node mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|shift" {  } { { "db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 1588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|i2c_master_bit_ctrl:u1\|iscl_oen " "Destination node mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|i2c_master_bit_ctrl:u1\|iscl_oen" {  } { { "db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd" 443 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 1565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|i2c_master_bit_ctrl:u1\|isda_oen " "Destination node mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|i2c_master_bit_ctrl:u1\|isda_oen" {  } { { "db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_bit_ctrl.vhd" 443 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 1564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|core_txd " "Destination node mysystem:u0\|oc_i2c_master:oc_iic_0\|i2c_master_top:i2c_top_inst\|i2c_master_byte_ctrl:u1\|core_txd" {  } { { "db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/i2c_master_byte_ctrl.vhd" 146 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 1589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1572069033865 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1572069033865 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1572069033865 ""}  } { { "db/ip/mysystem/submodules/altera_reset_controller.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572069033865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mysystem:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node mysystem:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572069033866 ""}  } { { "db/ip/mysystem/submodules/altera_reset_synchronizer.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 3411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572069033866 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mysystem:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node mysystem:u0\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1572069033866 ""}  } { { "db/ip/mysystem/submodules/altera_reset_controller.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/ip/mysystem/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 4100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1572069033866 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572069034465 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572069034471 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1572069034472 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572069034480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572069034492 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572069034504 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572069034504 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572069034510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572069034645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572069034652 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572069034652 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/pll.v" 102 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 107 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 58 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1572069034709 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[3\] cmos_xclk~output " "PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"cmos_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/pll.v" 102 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 107 0 0 } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 52 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1572069034709 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572069034833 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1572069034842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572069035582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572069036169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572069036211 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572069036895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572069036895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572069037715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572069038969 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572069038969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572069039218 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1572069039218 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572069039218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572069039220 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.35 " "Total time spent on timing analysis during the Fitter is 0.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572069039449 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572069039489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572069039957 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572069039959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572069040600 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572069041624 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1572069041993 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "31 Cyclone IV E " "31 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_sclk 3.3-V LVTTL 72 " "Pin cmos_sclk uses I/O standard 3.3-V LVTTL at 72" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cmos_sclk } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_sclk" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_sdat 3.3-V LVTTL 73 " "Pin cmos_sdat uses I/O standard 3.3-V LVTTL at 73" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cmos_sdat } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_sdat" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL 51 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[0] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL 52 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[1] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL 54 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[2] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL 53 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[3] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL 58 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[4] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL 55 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[5] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL 60 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[6] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL 59 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[7] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVTTL 65 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVTTL at 65" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[8] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVTTL 64 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVTTL at 64" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[9] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVTTL 67 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVTTL at 67" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[10] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVTTL 66 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVTTL at 66" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[11] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVTTL 69 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVTTL at 69" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[12] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVTTL 68 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVTTL at 68" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[13] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVTTL 71 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVTTL at 71" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[14] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVTTL 70 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVTTL at 70" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { sdram_dq[15] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { clk } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL 90 " "Pin reset_n uses I/O standard 3.3-V LVTTL at 90" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { reset_n } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_pclk 3.3-V LVTTL 76 " "Pin cmos_pclk uses I/O standard 3.3-V LVTTL at 76" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cmos_pclk } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_pclk" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[0\] 3.3-V LVTTL 99 " "Pin cmos_data\[0\] uses I/O standard 3.3-V LVTTL at 99" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cmos_data[0] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_data\[0\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_href 3.3-V LVTTL 75 " "Pin cmos_href uses I/O standard 3.3-V LVTTL at 75" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cmos_href } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_href" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[1\] 3.3-V LVTTL 98 " "Pin cmos_data\[1\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cmos_data[1] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_data\[1\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[2\] 3.3-V LVTTL 87 " "Pin cmos_data\[2\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cmos_data[2] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_data\[2\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[3\] 3.3-V LVTTL 86 " "Pin cmos_data\[3\] uses I/O standard 3.3-V LVTTL at 86" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cmos_data[3] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_data\[3\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[4\] 3.3-V LVTTL 85 " "Pin cmos_data\[4\] uses I/O standard 3.3-V LVTTL at 85" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cmos_data[4] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_data\[4\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[5\] 3.3-V LVTTL 84 " "Pin cmos_data\[5\] uses I/O standard 3.3-V LVTTL at 84" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cmos_data[5] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_data\[5\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[6\] 3.3-V LVTTL 83 " "Pin cmos_data\[6\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cmos_data[6] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_data\[6\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_data\[7\] 3.3-V LVTTL 80 " "Pin cmos_data\[7\] uses I/O standard 3.3-V LVTTL at 80" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cmos_data[7] } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_data\[7\]" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_vsync 3.3-V LVTTL 74 " "Pin cmos_vsync uses I/O standard 3.3-V LVTTL at 74" {  } { { "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { cmos_vsync } } } { "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "cmos_vsync" } } } } { "ov7670_debug.v" "" { Text "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/ov7670_debug.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1572069042010 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1572069042010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/output_files/ov7670_debug.fit.smsg " "Generated suppressed messages file /home/jrb/code/fpga-stuff/doc/boards/PISWORDS PI606 FPGA BOARD/ov7670/output_files/ov7670_debug.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1572069042276 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 34 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1552 " "Peak virtual memory: 1552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572069043146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 26 00:50:43 2019 " "Processing ended: Sat Oct 26 00:50:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572069043146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572069043146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572069043146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572069043146 ""}
