
MSDL_STM32G0_CRPF.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e53c  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000940  0800e5fc  0800e5fc  0001e5fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ef3c  0800ef3c  000202ac  2**0
                  CONTENTS
  4 .ARM          00000000  0800ef3c  0800ef3c  000202ac  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ef3c  0800ef3c  000202ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ef3c  0800ef3c  0001ef3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ef40  0800ef40  0001ef40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002ac  20000000  0800ef44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b54  200002ac  0800f1f0  000202ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e00  0800f1f0  00021e00  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000202ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003aff3  00000000  00000000  000202d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006991  00000000  00000000  0005b2c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ca8  00000000  00000000  00061c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b40  00000000  00000000  00063900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000234f5  00000000  00000000  00065440  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025990  00000000  00000000  00088935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc4ab  00000000  00000000  000ae2c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017a770  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d88  00000000  00000000  0017a7c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200002ac 	.word	0x200002ac
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800e5e4 	.word	0x0800e5e4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200002b0 	.word	0x200002b0
 8000104:	0800e5e4 	.word	0x0800e5e4

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			; (mov r8, r8)

08000244 <CO_getUint8>:
 *
 * @param buf Memory buffer to get value from.
 *
 * @return Value
 */
static inline uint8_t CO_getUint8(const void *buf) {
 8000244:	b580      	push	{r7, lr}
 8000246:	b084      	sub	sp, #16
 8000248:	af00      	add	r7, sp, #0
 800024a:	6078      	str	r0, [r7, #4]
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	781a      	ldrb	r2, [r3, #0]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 8000250:	210f      	movs	r1, #15
 8000252:	187b      	adds	r3, r7, r1
 8000254:	701a      	strb	r2, [r3, #0]
 8000256:	187b      	adds	r3, r7, r1
 8000258:	781b      	ldrb	r3, [r3, #0]
}
 800025a:	0018      	movs	r0, r3
 800025c:	46bd      	mov	sp, r7
 800025e:	b004      	add	sp, #16
 8000260:	bd80      	pop	{r7, pc}

08000262 <CO_setUint8>:
 * @param buf Memory buffer.
 * @param value Value to be written into buf.
 *
 * @return number of bytes written.
 */
static inline uint8_t CO_setUint8(void *buf, uint8_t value) {
 8000262:	b580      	push	{r7, lr}
 8000264:	b082      	sub	sp, #8
 8000266:	af00      	add	r7, sp, #0
 8000268:	6078      	str	r0, [r7, #4]
 800026a:	000a      	movs	r2, r1
 800026c:	1cfb      	adds	r3, r7, #3
 800026e:	701a      	strb	r2, [r3, #0]
 8000270:	1cfb      	adds	r3, r7, #3
 8000272:	781a      	ldrb	r2, [r3, #0]
    memmove(buf, &value, sizeof(value)); return sizeof(value);
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	701a      	strb	r2, [r3, #0]
 8000278:	2301      	movs	r3, #1
}
 800027a:	0018      	movs	r0, r3
 800027c:	46bd      	mov	sp, r7
 800027e:	b002      	add	sp, #8
 8000280:	bd80      	pop	{r7, pc}

08000282 <CO_setUint32>:
/** Write uint16_t value into memory buffer, see @ref CO_setUint8 */
static inline uint8_t CO_setUint16(void *buf, uint16_t value) {
    memmove(buf, &value, sizeof(value)); return sizeof(value);
}
/** Write uint32_t value into memory buffer, see @ref CO_setUint8 */
static inline uint8_t CO_setUint32(void *buf, uint32_t value) {
 8000282:	b580      	push	{r7, lr}
 8000284:	b082      	sub	sp, #8
 8000286:	af00      	add	r7, sp, #0
 8000288:	6078      	str	r0, [r7, #4]
 800028a:	6039      	str	r1, [r7, #0]
    memmove(buf, &value, sizeof(value)); return sizeof(value);
 800028c:	0039      	movs	r1, r7
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	2204      	movs	r2, #4
 8000292:	0018      	movs	r0, r3
 8000294:	f00d fb35 	bl	800d902 <memmove>
 8000298:	2304      	movs	r3, #4
}
 800029a:	0018      	movs	r0, r3
 800029c:	46bd      	mov	sp, r7
 800029e:	b002      	add	sp, #8
 80002a0:	bd80      	pop	{r7, pc}

080002a2 <OD_getIndex>:
 *
 * @param entry OD entry returned by @ref OD_find().
 *
 * @return OD index
 */
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 80002a2:	b580      	push	{r7, lr}
 80002a4:	b082      	sub	sp, #8
 80002a6:	af00      	add	r7, sp, #0
 80002a8:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d002      	beq.n	80002b6 <OD_getIndex+0x14>
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	881b      	ldrh	r3, [r3, #0]
 80002b4:	e000      	b.n	80002b8 <OD_getIndex+0x16>
 80002b6:	2300      	movs	r3, #0
}
 80002b8:	0018      	movs	r0, r3
 80002ba:	46bd      	mov	sp, r7
 80002bc:	b002      	add	sp, #8
 80002be:	bd80      	pop	{r7, pc}

080002c0 <OD_extension_init>:
 *
 * @return "ODR_OK" on success, "ODR_IDX_NOT_EXIST" if OD object doesn't exist.
 */
static inline ODR_t OD_extension_init(OD_entry_t *entry,
                                      OD_extension_t *extension)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b082      	sub	sp, #8
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
 80002c8:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d101      	bne.n	80002d4 <OD_extension_init+0x14>
 80002d0:	2305      	movs	r3, #5
 80002d2:	e003      	b.n	80002dc <OD_extension_init+0x1c>
    entry->extension = extension;
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	683a      	ldr	r2, [r7, #0]
 80002d8:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 80002da:	2300      	movs	r3, #0
}
 80002dc:	0018      	movs	r0, r3
 80002de:	46bd      	mov	sp, r7
 80002e0:	b002      	add	sp, #8
 80002e2:	bd80      	pop	{r7, pc}

080002e4 <OD_get_u32>:
}

/** Get uint32_t variable from Object Dictionary, see @ref OD_get_value */
static inline ODR_t OD_get_u32(const OD_entry_t *entry, uint8_t subIndex,
                               uint32_t *val, bool_t odOrig)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b086      	sub	sp, #24
 80002e8:	af02      	add	r7, sp, #8
 80002ea:	60f8      	str	r0, [r7, #12]
 80002ec:	607a      	str	r2, [r7, #4]
 80002ee:	603b      	str	r3, [r7, #0]
 80002f0:	200b      	movs	r0, #11
 80002f2:	183b      	adds	r3, r7, r0
 80002f4:	1c0a      	adds	r2, r1, #0
 80002f6:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80002f8:	687a      	ldr	r2, [r7, #4]
 80002fa:	183b      	adds	r3, r7, r0
 80002fc:	7819      	ldrb	r1, [r3, #0]
 80002fe:	68f8      	ldr	r0, [r7, #12]
 8000300:	683b      	ldr	r3, [r7, #0]
 8000302:	9300      	str	r3, [sp, #0]
 8000304:	2304      	movs	r3, #4
 8000306:	f001 fcf5 	bl	8001cf4 <OD_get_value>
 800030a:	0003      	movs	r3, r0
}
 800030c:	0018      	movs	r0, r3
 800030e:	46bd      	mov	sp, r7
 8000310:	b004      	add	sp, #16
 8000312:	bd80      	pop	{r7, pc}

08000314 <OD_read_1014_default>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_1014_default(OD_stream_t *stream, void *buf,
                                  OD_size_t count, OD_size_t *countRead)
{
 8000314:	b580      	push	{r7, lr}
 8000316:	b086      	sub	sp, #24
 8000318:	af00      	add	r7, sp, #0
 800031a:	60f8      	str	r0, [r7, #12]
 800031c:	60b9      	str	r1, [r7, #8]
 800031e:	607a      	str	r2, [r7, #4]
 8000320:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	2b00      	cmp	r3, #0
 8000326:	d00c      	beq.n	8000342 <OD_read_1014_default+0x2e>
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	7c5b      	ldrb	r3, [r3, #17]
 800032c:	2b00      	cmp	r3, #0
 800032e:	d108      	bne.n	8000342 <OD_read_1014_default+0x2e>
 8000330:	68bb      	ldr	r3, [r7, #8]
 8000332:	2b00      	cmp	r3, #0
 8000334:	d005      	beq.n	8000342 <OD_read_1014_default+0x2e>
        || count < sizeof(uint32_t) || countRead == NULL
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	2b03      	cmp	r3, #3
 800033a:	d902      	bls.n	8000342 <OD_read_1014_default+0x2e>
 800033c:	683b      	ldr	r3, [r7, #0]
 800033e:	2b00      	cmp	r3, #0
 8000340:	d101      	bne.n	8000346 <OD_read_1014_default+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 8000342:	2309      	movs	r3, #9
 8000344:	e01d      	b.n	8000382 <OD_read_1014_default+0x6e>
    }

    CO_EM_t *em = (CO_EM_t *)stream->object;
 8000346:	68fb      	ldr	r3, [r7, #12]
 8000348:	685b      	ldr	r3, [r3, #4]
 800034a:	617b      	str	r3, [r7, #20]

    uint32_t COB_IDEmergency32 = em->producerEnabled ? 0 : 0x80000000;
 800034c:	697b      	ldr	r3, [r7, #20]
 800034e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000350:	2b00      	cmp	r3, #0
 8000352:	d001      	beq.n	8000358 <OD_read_1014_default+0x44>
 8000354:	2300      	movs	r3, #0
 8000356:	e001      	b.n	800035c <OD_read_1014_default+0x48>
 8000358:	2380      	movs	r3, #128	; 0x80
 800035a:	061b      	lsls	r3, r3, #24
 800035c:	613b      	str	r3, [r7, #16]
    COB_IDEmergency32 |= CO_CAN_ID_EMERGENCY + em->nodeId;
 800035e:	697b      	ldr	r3, [r7, #20]
 8000360:	2228      	movs	r2, #40	; 0x28
 8000362:	5c9b      	ldrb	r3, [r3, r2]
 8000364:	3380      	adds	r3, #128	; 0x80
 8000366:	001a      	movs	r2, r3
 8000368:	693b      	ldr	r3, [r7, #16]
 800036a:	4313      	orrs	r3, r2
 800036c:	613b      	str	r3, [r7, #16]
    CO_setUint32(buf, COB_IDEmergency32);
 800036e:	693a      	ldr	r2, [r7, #16]
 8000370:	68bb      	ldr	r3, [r7, #8]
 8000372:	0011      	movs	r1, r2
 8000374:	0018      	movs	r0, r3
 8000376:	f7ff ff84 	bl	8000282 <CO_setUint32>

    *countRead = sizeof(uint32_t);
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	2204      	movs	r2, #4
 800037e:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 8000380:	2300      	movs	r3, #0
}
 8000382:	0018      	movs	r0, r3
 8000384:	46bd      	mov	sp, r7
 8000386:	b006      	add	sp, #24
 8000388:	bd80      	pop	{r7, pc}

0800038a <OD_read_1003>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_1003(OD_stream_t *stream, void *buf,
                          OD_size_t count, OD_size_t *countRead)
{
 800038a:	b580      	push	{r7, lr}
 800038c:	b086      	sub	sp, #24
 800038e:	af00      	add	r7, sp, #0
 8000390:	60f8      	str	r0, [r7, #12]
 8000392:	60b9      	str	r1, [r7, #8]
 8000394:	607a      	str	r2, [r7, #4]
 8000396:	603b      	str	r3, [r7, #0]
    if (stream == NULL || buf == NULL || countRead == NULL
 8000398:	68fb      	ldr	r3, [r7, #12]
 800039a:	2b00      	cmp	r3, #0
 800039c:	d00f      	beq.n	80003be <OD_read_1003+0x34>
 800039e:	68bb      	ldr	r3, [r7, #8]
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d00c      	beq.n	80003be <OD_read_1003+0x34>
 80003a4:	683b      	ldr	r3, [r7, #0]
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	d009      	beq.n	80003be <OD_read_1003+0x34>
        || (count < 4 && stream->subIndex > 0) || count < 1
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	2b03      	cmp	r3, #3
 80003ae:	d803      	bhi.n	80003b8 <OD_read_1003+0x2e>
 80003b0:	68fb      	ldr	r3, [r7, #12]
 80003b2:	7c5b      	ldrb	r3, [r3, #17]
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d102      	bne.n	80003be <OD_read_1003+0x34>
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d101      	bne.n	80003c2 <OD_read_1003+0x38>
    ) {
        return ODR_DEV_INCOMPAT;
 80003be:	2309      	movs	r3, #9
 80003c0:	e058      	b.n	8000474 <OD_read_1003+0xea>
    }

    CO_EM_t *em = (CO_EM_t *)stream->object;
 80003c2:	68fb      	ldr	r3, [r7, #12]
 80003c4:	685b      	ldr	r3, [r3, #4]
 80003c6:	613b      	str	r3, [r7, #16]

    if (em->fifoSize < 2) {
 80003c8:	693b      	ldr	r3, [r7, #16]
 80003ca:	7f1b      	ldrb	r3, [r3, #28]
 80003cc:	2b01      	cmp	r3, #1
 80003ce:	d801      	bhi.n	80003d4 <OD_read_1003+0x4a>
        return ODR_DEV_INCOMPAT;
 80003d0:	2309      	movs	r3, #9
 80003d2:	e04f      	b.n	8000474 <OD_read_1003+0xea>
    }
    if (stream->subIndex == 0) {
 80003d4:	68fb      	ldr	r3, [r7, #12]
 80003d6:	7c5b      	ldrb	r3, [r3, #17]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d10c      	bne.n	80003f6 <OD_read_1003+0x6c>
        CO_setUint8(buf, em->fifoCount);
 80003dc:	693b      	ldr	r3, [r7, #16]
 80003de:	2220      	movs	r2, #32
 80003e0:	5c9a      	ldrb	r2, [r3, r2]
 80003e2:	68bb      	ldr	r3, [r7, #8]
 80003e4:	0011      	movs	r1, r2
 80003e6:	0018      	movs	r0, r3
 80003e8:	f7ff ff3b 	bl	8000262 <CO_setUint8>

        *countRead = sizeof(uint8_t);
 80003ec:	683b      	ldr	r3, [r7, #0]
 80003ee:	2201      	movs	r2, #1
 80003f0:	601a      	str	r2, [r3, #0]
        return ODR_OK;
 80003f2:	2300      	movs	r3, #0
 80003f4:	e03e      	b.n	8000474 <OD_read_1003+0xea>
    }
    else if (stream->subIndex <= em->fifoCount) {
 80003f6:	68fb      	ldr	r3, [r7, #12]
 80003f8:	7c5a      	ldrb	r2, [r3, #17]
 80003fa:	693b      	ldr	r3, [r7, #16]
 80003fc:	2120      	movs	r1, #32
 80003fe:	5c5b      	ldrb	r3, [r3, r1]
 8000400:	429a      	cmp	r2, r3
 8000402:	d836      	bhi.n	8000472 <OD_read_1003+0xe8>
        /* newest error is reported on subIndex 1 and is stored just behind
         * fifoWrPtr. Get correct index in FIFO buffer. */
        int16_t index = (int16_t)em->fifoWrPtr - stream->subIndex;
 8000404:	693b      	ldr	r3, [r7, #16]
 8000406:	7f5b      	ldrb	r3, [r3, #29]
 8000408:	b29a      	uxth	r2, r3
 800040a:	68fb      	ldr	r3, [r7, #12]
 800040c:	7c5b      	ldrb	r3, [r3, #17]
 800040e:	b29b      	uxth	r3, r3
 8000410:	1ad3      	subs	r3, r2, r3
 8000412:	b29a      	uxth	r2, r3
 8000414:	2116      	movs	r1, #22
 8000416:	187b      	adds	r3, r7, r1
 8000418:	801a      	strh	r2, [r3, #0]
        if (index < 0) {
 800041a:	187b      	adds	r3, r7, r1
 800041c:	2200      	movs	r2, #0
 800041e:	5e9b      	ldrsh	r3, [r3, r2]
 8000420:	2b00      	cmp	r3, #0
 8000422:	da09      	bge.n	8000438 <OD_read_1003+0xae>
            index += em->fifoSize;
 8000424:	693b      	ldr	r3, [r7, #16]
 8000426:	7f1b      	ldrb	r3, [r3, #28]
 8000428:	b29a      	uxth	r2, r3
 800042a:	187b      	adds	r3, r7, r1
 800042c:	881b      	ldrh	r3, [r3, #0]
 800042e:	18d3      	adds	r3, r2, r3
 8000430:	b29a      	uxth	r2, r3
 8000432:	187b      	adds	r3, r7, r1
 8000434:	801a      	strh	r2, [r3, #0]
 8000436:	e009      	b.n	800044c <OD_read_1003+0xc2>
        }
        else if (index >= (em->fifoSize)) {
 8000438:	2316      	movs	r3, #22
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	2200      	movs	r2, #0
 800043e:	5e9b      	ldrsh	r3, [r3, r2]
 8000440:	693a      	ldr	r2, [r7, #16]
 8000442:	7f12      	ldrb	r2, [r2, #28]
 8000444:	4293      	cmp	r3, r2
 8000446:	db01      	blt.n	800044c <OD_read_1003+0xc2>
            return ODR_DEV_INCOMPAT;
 8000448:	2309      	movs	r3, #9
 800044a:	e013      	b.n	8000474 <OD_read_1003+0xea>
        }
        CO_setUint32(buf, em->fifo[index].msg);
 800044c:	693b      	ldr	r3, [r7, #16]
 800044e:	699a      	ldr	r2, [r3, #24]
 8000450:	2316      	movs	r3, #22
 8000452:	18fb      	adds	r3, r7, r3
 8000454:	2100      	movs	r1, #0
 8000456:	5e5b      	ldrsh	r3, [r3, r1]
 8000458:	00db      	lsls	r3, r3, #3
 800045a:	18d3      	adds	r3, r2, r3
 800045c:	681a      	ldr	r2, [r3, #0]
 800045e:	68bb      	ldr	r3, [r7, #8]
 8000460:	0011      	movs	r1, r2
 8000462:	0018      	movs	r0, r3
 8000464:	f7ff ff0d 	bl	8000282 <CO_setUint32>

        *countRead = sizeof(uint32_t);
 8000468:	683b      	ldr	r3, [r7, #0]
 800046a:	2204      	movs	r2, #4
 800046c:	601a      	str	r2, [r3, #0]
        return ODR_OK;
 800046e:	2300      	movs	r3, #0
 8000470:	e000      	b.n	8000474 <OD_read_1003+0xea>
    }
    else {
        return ODR_NO_DATA;
 8000472:	2319      	movs	r3, #25
    }
}
 8000474:	0018      	movs	r0, r3
 8000476:	46bd      	mov	sp, r7
 8000478:	b006      	add	sp, #24
 800047a:	bd80      	pop	{r7, pc}

0800047c <OD_write_1003>:

static ODR_t OD_write_1003(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 800047c:	b580      	push	{r7, lr}
 800047e:	b086      	sub	sp, #24
 8000480:	af00      	add	r7, sp, #0
 8000482:	60f8      	str	r0, [r7, #12]
 8000484:	60b9      	str	r1, [r7, #8]
 8000486:	607a      	str	r2, [r7, #4]
 8000488:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL || count != 1
 800048a:	68fb      	ldr	r3, [r7, #12]
 800048c:	2b00      	cmp	r3, #0
 800048e:	d00c      	beq.n	80004aa <OD_write_1003+0x2e>
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	7c5b      	ldrb	r3, [r3, #17]
 8000494:	2b00      	cmp	r3, #0
 8000496:	d108      	bne.n	80004aa <OD_write_1003+0x2e>
 8000498:	68bb      	ldr	r3, [r7, #8]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d005      	beq.n	80004aa <OD_write_1003+0x2e>
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	2b01      	cmp	r3, #1
 80004a2:	d102      	bne.n	80004aa <OD_write_1003+0x2e>
        || countWritten == NULL)
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d101      	bne.n	80004ae <OD_write_1003+0x32>
    {
        return ODR_DEV_INCOMPAT;
 80004aa:	2309      	movs	r3, #9
 80004ac:	e012      	b.n	80004d4 <OD_write_1003+0x58>
    }

    if (CO_getUint8(buf) != 0) {
 80004ae:	68bb      	ldr	r3, [r7, #8]
 80004b0:	0018      	movs	r0, r3
 80004b2:	f7ff fec7 	bl	8000244 <CO_getUint8>
 80004b6:	1e03      	subs	r3, r0, #0
 80004b8:	d001      	beq.n	80004be <OD_write_1003+0x42>
        return ODR_INVALID_VALUE;
 80004ba:	230f      	movs	r3, #15
 80004bc:	e00a      	b.n	80004d4 <OD_write_1003+0x58>
    }

    CO_EM_t *em = (CO_EM_t *)stream->object;
 80004be:	68fb      	ldr	r3, [r7, #12]
 80004c0:	685b      	ldr	r3, [r3, #4]
 80004c2:	617b      	str	r3, [r7, #20]

    /* clear error history */
    em->fifoCount = 0;
 80004c4:	697b      	ldr	r3, [r7, #20]
 80004c6:	2220      	movs	r2, #32
 80004c8:	2100      	movs	r1, #0
 80004ca:	5499      	strb	r1, [r3, r2]

    *countWritten = sizeof(uint8_t);
 80004cc:	683b      	ldr	r3, [r7, #0]
 80004ce:	2201      	movs	r2, #1
 80004d0:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 80004d2:	2300      	movs	r3, #0
}
 80004d4:	0018      	movs	r0, r3
 80004d6:	46bd      	mov	sp, r7
 80004d8:	b006      	add	sp, #24
 80004da:	bd80      	pop	{r7, pc}

080004dc <CO_EM_init>:
                            CO_CANmodule_t *CANdevRx,
                            uint16_t CANdevRxIdx,
#endif
                            const uint8_t nodeId,
                            uint32_t *errInfo)
{
 80004dc:	b5b0      	push	{r4, r5, r7, lr}
 80004de:	b088      	sub	sp, #32
 80004e0:	af02      	add	r7, sp, #8
 80004e2:	60f8      	str	r0, [r7, #12]
 80004e4:	60b9      	str	r1, [r7, #8]
 80004e6:	607a      	str	r2, [r7, #4]
 80004e8:	603b      	str	r3, [r7, #0]
    (void) nodeId; /* may be unused */
    CO_ReturnError_t ret = CO_ERROR_NO;
 80004ea:	2317      	movs	r3, #23
 80004ec:	18fb      	adds	r3, r7, r3
 80004ee:	2200      	movs	r2, #0
 80004f0:	701a      	strb	r2, [r3, #0]
    ODR_t odRet;

    /* verify arguments */
    if (em == NULL || OD_1001_errReg == NULL
 80004f2:	68fb      	ldr	r3, [r7, #12]
 80004f4:	2b00      	cmp	r3, #0
 80004f6:	d01d      	beq.n	8000534 <CO_EM_init+0x58>
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d01a      	beq.n	8000534 <CO_EM_init+0x58>
#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
        || (fifo == NULL && fifoSize >= 2)
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	2b00      	cmp	r3, #0
 8000502:	d104      	bne.n	800050e <CO_EM_init+0x32>
 8000504:	2328      	movs	r3, #40	; 0x28
 8000506:	18fb      	adds	r3, r7, r3
 8000508:	781b      	ldrb	r3, [r3, #0]
 800050a:	2b01      	cmp	r3, #1
 800050c:	d812      	bhi.n	8000534 <CO_EM_init+0x58>
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
        || OD_1014_cobIdEm == NULL || CANdevTx == NULL
 800050e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000510:	2b00      	cmp	r3, #0
 8000512:	d00f      	beq.n	8000534 <CO_EM_init+0x58>
 8000514:	68bb      	ldr	r3, [r7, #8]
 8000516:	2b00      	cmp	r3, #0
 8000518:	d00c      	beq.n	8000534 <CO_EM_init+0x58>
        || nodeId < 1 || nodeId > 127
 800051a:	2238      	movs	r2, #56	; 0x38
 800051c:	18bb      	adds	r3, r7, r2
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d007      	beq.n	8000534 <CO_EM_init+0x58>
 8000524:	18bb      	adds	r3, r7, r2
 8000526:	781b      	ldrb	r3, [r3, #0]
 8000528:	b25b      	sxtb	r3, r3
 800052a:	2b00      	cmp	r3, #0
 800052c:	db02      	blt.n	8000534 <CO_EM_init+0x58>
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_HISTORY
       || OD_1003_preDefErr == NULL
 800052e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000530:	2b00      	cmp	r3, #0
 8000532:	d102      	bne.n	800053a <CO_EM_init+0x5e>
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_CONSUMER
       || CANdevRx == NULL
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8000534:	2301      	movs	r3, #1
 8000536:	425b      	negs	r3, r3
 8000538:	e0c1      	b.n	80006be <CO_EM_init+0x1e2>
    }

    /* clear the object */
    memset(em, 0, sizeof(CO_EM_t));
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	2250      	movs	r2, #80	; 0x50
 800053e:	2100      	movs	r1, #0
 8000540:	0018      	movs	r0, r3
 8000542:	f00d f9f1 	bl	800d928 <memset>

    /* set object variables */
    em->CANdevTx = CANdevTx;
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	68ba      	ldr	r2, [r7, #8]
 800054a:	615a      	str	r2, [r3, #20]

    /* get and verify "Error register" from Object Dictionary */
    em->errorRegister = OD_getPtr(OD_1001_errReg, 0, sizeof(uint8_t), NULL);
 800054c:	6878      	ldr	r0, [r7, #4]
 800054e:	2300      	movs	r3, #0
 8000550:	2201      	movs	r2, #1
 8000552:	2100      	movs	r1, #0
 8000554:	f001 fc46 	bl	8001de4 <OD_getPtr>
 8000558:	0002      	movs	r2, r0
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	60da      	str	r2, [r3, #12]
    if (em->errorRegister == NULL) {
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	68db      	ldr	r3, [r3, #12]
 8000562:	2b00      	cmp	r3, #0
 8000564:	d10d      	bne.n	8000582 <CO_EM_init+0xa6>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1001_errReg);
 8000566:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000568:	2b00      	cmp	r3, #0
 800056a:	d007      	beq.n	800057c <CO_EM_init+0xa0>
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	0018      	movs	r0, r3
 8000570:	f7ff fe97 	bl	80002a2 <OD_getIndex>
 8000574:	0003      	movs	r3, r0
 8000576:	001a      	movs	r2, r3
 8000578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800057a:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 800057c:	230c      	movs	r3, #12
 800057e:	425b      	negs	r3, r3
 8000580:	e09d      	b.n	80006be <CO_EM_init+0x1e2>
    }
    *em->errorRegister = 0;
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	68db      	ldr	r3, [r3, #12]
 8000586:	2200      	movs	r2, #0
 8000588:	701a      	strb	r2, [r3, #0]

#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    em->fifo = fifo;
 800058a:	68fb      	ldr	r3, [r7, #12]
 800058c:	683a      	ldr	r2, [r7, #0]
 800058e:	619a      	str	r2, [r3, #24]
    em->fifoSize = fifoSize;
 8000590:	68fa      	ldr	r2, [r7, #12]
 8000592:	2328      	movs	r3, #40	; 0x28
 8000594:	18fb      	adds	r3, r7, r3
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	7713      	strb	r3, [r2, #28]
#endif
#if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
    /* get initial and verify "COB-ID EMCY" from Object Dictionary */
    uint32_t COB_IDEmergency32;
    odRet = OD_get_u32(OD_1014_cobIdEm, 0, &COB_IDEmergency32, true);
 800059a:	2516      	movs	r5, #22
 800059c:	197c      	adds	r4, r7, r5
 800059e:	2310      	movs	r3, #16
 80005a0:	18fa      	adds	r2, r7, r3
 80005a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80005a4:	2301      	movs	r3, #1
 80005a6:	2100      	movs	r1, #0
 80005a8:	f7ff fe9c 	bl	80002e4 <OD_get_u32>
 80005ac:	0003      	movs	r3, r0
 80005ae:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK || (COB_IDEmergency32 & 0x7FFFF800) != 0) {
 80005b0:	197b      	adds	r3, r7, r5
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	b25b      	sxtb	r3, r3
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d103      	bne.n	80005c2 <CO_EM_init+0xe6>
 80005ba:	693b      	ldr	r3, [r7, #16]
 80005bc:	4a42      	ldr	r2, [pc, #264]	; (80006c8 <CO_EM_init+0x1ec>)
 80005be:	4013      	ands	r3, r2
 80005c0:	d013      	beq.n	80005ea <CO_EM_init+0x10e>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1014_cobIdEm);
 80005c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d007      	beq.n	80005d8 <CO_EM_init+0xfc>
 80005c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005ca:	0018      	movs	r0, r3
 80005cc:	f7ff fe69 	bl	80002a2 <OD_getIndex>
 80005d0:	0003      	movs	r3, r0
 80005d2:	001a      	movs	r2, r3
 80005d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80005d6:	601a      	str	r2, [r3, #0]
         /* don't break a program, if only value of a parameter is wrong */
        if (odRet != ODR_OK)
 80005d8:	2316      	movs	r3, #22
 80005da:	18fb      	adds	r3, r7, r3
 80005dc:	781b      	ldrb	r3, [r3, #0]
 80005de:	b25b      	sxtb	r3, r3
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d002      	beq.n	80005ea <CO_EM_init+0x10e>
            return CO_ERROR_OD_PARAMETERS;
 80005e4:	230c      	movs	r3, #12
 80005e6:	425b      	negs	r3, r3
 80005e8:	e069      	b.n	80006be <CO_EM_init+0x1e2>
    /* if default producerCanId is used, then value of CO_CAN_ID_EMERGENCY
     * (0x80) is stored into non-volatile memory. In that case it is necessary
     * to add nodeId of this node to the stored value. */
    if (producerCanId == CO_CAN_ID_EMERGENCY) producerCanId += nodeId;
 #else
    uint16_t producerCanId = CO_CAN_ID_EMERGENCY + nodeId;
 80005ea:	2338      	movs	r3, #56	; 0x38
 80005ec:	18fb      	adds	r3, r7, r3
 80005ee:	781b      	ldrb	r3, [r3, #0]
 80005f0:	b29a      	uxth	r2, r3
 80005f2:	2314      	movs	r3, #20
 80005f4:	18fb      	adds	r3, r7, r3
 80005f6:	3280      	adds	r2, #128	; 0x80
 80005f8:	801a      	strh	r2, [r3, #0]
    em->producerEnabled = (COB_IDEmergency32 & 0x80000000) == 0;
 80005fa:	693b      	ldr	r3, [r7, #16]
 80005fc:	43db      	mvns	r3, r3
 80005fe:	0fdb      	lsrs	r3, r3, #31
 8000600:	b2db      	uxtb	r3, r3
 8000602:	001a      	movs	r2, r3
 8000604:	68fb      	ldr	r3, [r7, #12]
 8000606:	625a      	str	r2, [r3, #36]	; 0x24

    em->OD_1014_extension.object = em;
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	68fa      	ldr	r2, [r7, #12]
 800060c:	631a      	str	r2, [r3, #48]	; 0x30
    em->OD_1014_extension.read = OD_read_1014_default;
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	4a2e      	ldr	r2, [pc, #184]	; (80006cc <CO_EM_init+0x1f0>)
 8000612:	635a      	str	r2, [r3, #52]	; 0x34
    em->OD_1014_extension.write = OD_writeOriginal;
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	4a2e      	ldr	r2, [pc, #184]	; (80006d0 <CO_EM_init+0x1f4>)
 8000618:	639a      	str	r2, [r3, #56]	; 0x38
    odRet = OD_extension_init(OD_1014_cobIdEm, &em->OD_1014_extension);
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	3330      	adds	r3, #48	; 0x30
 800061e:	001a      	movs	r2, r3
 8000620:	2516      	movs	r5, #22
 8000622:	197c      	adds	r4, r7, r5
 8000624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000626:	0011      	movs	r1, r2
 8000628:	0018      	movs	r0, r3
 800062a:	f7ff fe49 	bl	80002c0 <OD_extension_init>
 800062e:	0003      	movs	r3, r0
 8000630:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8000632:	197b      	adds	r3, r7, r5
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	b25b      	sxtb	r3, r3
 8000638:	2b00      	cmp	r3, #0
 800063a:	d00d      	beq.n	8000658 <CO_EM_init+0x17c>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1014_cobIdEm);
 800063c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800063e:	2b00      	cmp	r3, #0
 8000640:	d007      	beq.n	8000652 <CO_EM_init+0x176>
 8000642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000644:	0018      	movs	r0, r3
 8000646:	f7ff fe2c 	bl	80002a2 <OD_getIndex>
 800064a:	0003      	movs	r3, r0
 800064c:	001a      	movs	r2, r3
 800064e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000650:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8000652:	230c      	movs	r3, #12
 8000654:	425b      	negs	r3, r3
 8000656:	e032      	b.n	80006be <CO_EM_init+0x1e2>
    }
 #endif

    /* configure parameters and emergency message CAN transmission */
    em->nodeId = nodeId;
 8000658:	68fb      	ldr	r3, [r7, #12]
 800065a:	2238      	movs	r2, #56	; 0x38
 800065c:	18ba      	adds	r2, r7, r2
 800065e:	2128      	movs	r1, #40	; 0x28
 8000660:	7812      	ldrb	r2, [r2, #0]
 8000662:	545a      	strb	r2, [r3, r1]

    em->CANtxBuff = CO_CANtxBufferInit(
 8000664:	2314      	movs	r3, #20
 8000666:	18fb      	adds	r3, r7, r3
 8000668:	881a      	ldrh	r2, [r3, #0]
 800066a:	2330      	movs	r3, #48	; 0x30
 800066c:	18fb      	adds	r3, r7, r3
 800066e:	8819      	ldrh	r1, [r3, #0]
 8000670:	68b8      	ldr	r0, [r7, #8]
 8000672:	2300      	movs	r3, #0
 8000674:	9301      	str	r3, [sp, #4]
 8000676:	2308      	movs	r3, #8
 8000678:	9300      	str	r3, [sp, #0]
 800067a:	2300      	movs	r3, #0
 800067c:	f006 ff68 	bl	8007550 <CO_CANtxBufferInit>
 8000680:	0002      	movs	r2, r0
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	62da      	str	r2, [r3, #44]	; 0x2c
            producerCanId,      /* CAN identifier */
            0,                  /* rtr */
            8U,                 /* number of data bytes */
            0);                 /* synchronous message flag bit */

    if (em->CANtxBuff == NULL) {
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800068a:	2b00      	cmp	r3, #0
 800068c:	d102      	bne.n	8000694 <CO_EM_init+0x1b8>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800068e:	2301      	movs	r3, #1
 8000690:	425b      	negs	r3, r3
 8000692:	e014      	b.n	80006be <CO_EM_init+0x1e2>
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER */


#if (CO_CONFIG_EM) & CO_CONFIG_EM_HISTORY
    /* If OD entry available, make access to em->preDefErr */
    em->OD_1003_extension.object = em;
 8000694:	68fb      	ldr	r3, [r7, #12]
 8000696:	68fa      	ldr	r2, [r7, #12]
 8000698:	641a      	str	r2, [r3, #64]	; 0x40
    em->OD_1003_extension.read = OD_read_1003;
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	4a0d      	ldr	r2, [pc, #52]	; (80006d4 <CO_EM_init+0x1f8>)
 800069e:	645a      	str	r2, [r3, #68]	; 0x44
    em->OD_1003_extension.write = OD_write_1003;
 80006a0:	68fb      	ldr	r3, [r7, #12]
 80006a2:	4a0d      	ldr	r2, [pc, #52]	; (80006d8 <CO_EM_init+0x1fc>)
 80006a4:	649a      	str	r2, [r3, #72]	; 0x48
    OD_extension_init(OD_1003_preDefErr, &em->OD_1003_extension);
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	3340      	adds	r3, #64	; 0x40
 80006aa:	001a      	movs	r2, r3
 80006ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80006ae:	0011      	movs	r1, r2
 80006b0:	0018      	movs	r0, r3
 80006b2:	f7ff fe05 	bl	80002c0 <OD_extension_init>
        0,                      /* rtr */
        (void*)em,              /* object passed to receive function */
        CO_EM_receive);         /* this function will process received message*/
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_CONSUMER */

    return ret;
 80006b6:	2317      	movs	r3, #23
 80006b8:	18fb      	adds	r3, r7, r3
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	b25b      	sxtb	r3, r3
}
 80006be:	0018      	movs	r0, r3
 80006c0:	46bd      	mov	sp, r7
 80006c2:	b006      	add	sp, #24
 80006c4:	bdb0      	pop	{r4, r5, r7, pc}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	7ffff800 	.word	0x7ffff800
 80006cc:	08000315 	.word	0x08000315
 80006d0:	080018c5 	.word	0x080018c5
 80006d4:	0800038b 	.word	0x0800038b
 80006d8:	0800047d 	.word	0x0800047d

080006dc <CO_EM_process>:
/******************************************************************************/
void CO_EM_process(CO_EM_t *em,
                   bool_t NMTisPreOrOperational,
                   uint32_t timeDifference_us,
                   uint32_t *timerNext_us)
{
 80006dc:	b590      	push	{r4, r7, lr}
 80006de:	b089      	sub	sp, #36	; 0x24
 80006e0:	af02      	add	r7, sp, #8
 80006e2:	60f8      	str	r0, [r7, #12]
 80006e4:	60b9      	str	r1, [r7, #8]
 80006e6:	607a      	str	r2, [r7, #4]
 80006e8:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    /* verify errors from driver */
    uint16_t CANerrSt = em->CANdevTx->CANerrorStatus;
 80006ea:	68fb      	ldr	r3, [r7, #12]
 80006ec:	695a      	ldr	r2, [r3, #20]
 80006ee:	2014      	movs	r0, #20
 80006f0:	183b      	adds	r3, r7, r0
 80006f2:	8a52      	ldrh	r2, [r2, #18]
 80006f4:	801a      	strh	r2, [r3, #0]
    if (CANerrSt != em->CANerrorStatusOld) {
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	8a1b      	ldrh	r3, [r3, #16]
 80006fa:	183a      	adds	r2, r7, r0
 80006fc:	8812      	ldrh	r2, [r2, #0]
 80006fe:	429a      	cmp	r2, r3
 8000700:	d100      	bne.n	8000704 <CO_EM_process+0x28>
 8000702:	e0af      	b.n	8000864 <CO_EM_process+0x188>
        uint16_t CANerrStChanged = CANerrSt ^ em->CANerrorStatusOld;
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	8a19      	ldrh	r1, [r3, #16]
 8000708:	2412      	movs	r4, #18
 800070a:	193b      	adds	r3, r7, r4
 800070c:	183a      	adds	r2, r7, r0
 800070e:	8812      	ldrh	r2, [r2, #0]
 8000710:	404a      	eors	r2, r1
 8000712:	801a      	strh	r2, [r3, #0]
        em->CANerrorStatusOld = CANerrSt;
 8000714:	68fb      	ldr	r3, [r7, #12]
 8000716:	0001      	movs	r1, r0
 8000718:	187a      	adds	r2, r7, r1
 800071a:	8812      	ldrh	r2, [r2, #0]
 800071c:	821a      	strh	r2, [r3, #16]

        if (CANerrStChanged & (CO_CAN_ERRTX_WARNING | CO_CAN_ERRRX_WARNING))
 800071e:	193b      	adds	r3, r7, r4
 8000720:	881a      	ldrh	r2, [r3, #0]
 8000722:	2302      	movs	r3, #2
 8000724:	33ff      	adds	r3, #255	; 0xff
 8000726:	4013      	ands	r3, r2
 8000728:	d00f      	beq.n	800074a <CO_EM_process+0x6e>
            CO_error(em,
                (CANerrSt & (CO_CAN_ERRTX_WARNING | CO_CAN_ERRRX_WARNING)) != 0,
 800072a:	187b      	adds	r3, r7, r1
 800072c:	881a      	ldrh	r2, [r3, #0]
 800072e:	2302      	movs	r3, #2
 8000730:	33ff      	adds	r3, #255	; 0xff
 8000732:	4013      	ands	r3, r2
            CO_error(em,
 8000734:	1e5a      	subs	r2, r3, #1
 8000736:	4193      	sbcs	r3, r2
 8000738:	b2db      	uxtb	r3, r3
 800073a:	0019      	movs	r1, r3
 800073c:	68f8      	ldr	r0, [r7, #12]
 800073e:	2300      	movs	r3, #0
 8000740:	9300      	str	r3, [sp, #0]
 8000742:	2300      	movs	r3, #0
 8000744:	2201      	movs	r2, #1
 8000746:	f000 f945 	bl	80009d4 <CO_error>
                CO_EM_CAN_BUS_WARNING, CO_EMC_NO_ERROR, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_PASSIVE)
 800074a:	2312      	movs	r3, #18
 800074c:	18fb      	adds	r3, r7, r3
 800074e:	881b      	ldrh	r3, [r3, #0]
 8000750:	2202      	movs	r2, #2
 8000752:	4013      	ands	r3, r2
 8000754:	d010      	beq.n	8000778 <CO_EM_process+0x9c>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_PASSIVE) != 0,
 8000756:	2314      	movs	r3, #20
 8000758:	18fb      	adds	r3, r7, r3
 800075a:	881b      	ldrh	r3, [r3, #0]
 800075c:	2202      	movs	r2, #2
 800075e:	4013      	ands	r3, r2
 8000760:	1e5a      	subs	r2, r3, #1
 8000762:	4193      	sbcs	r3, r2
 8000764:	b2db      	uxtb	r3, r3
 8000766:	0019      	movs	r1, r3
 8000768:	4a97      	ldr	r2, [pc, #604]	; (80009c8 <CO_EM_process+0x2ec>)
 800076a:	68f8      	ldr	r0, [r7, #12]
 800076c:	2300      	movs	r3, #0
 800076e:	9300      	str	r3, [sp, #0]
 8000770:	0013      	movs	r3, r2
 8000772:	2207      	movs	r2, #7
 8000774:	f000 f92e 	bl	80009d4 <CO_error>
                     CO_EM_CAN_TX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_BUS_OFF)
 8000778:	2312      	movs	r3, #18
 800077a:	18fb      	adds	r3, r7, r3
 800077c:	881b      	ldrh	r3, [r3, #0]
 800077e:	2204      	movs	r2, #4
 8000780:	4013      	ands	r3, r2
 8000782:	d010      	beq.n	80007a6 <CO_EM_process+0xca>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_BUS_OFF) != 0,
 8000784:	2314      	movs	r3, #20
 8000786:	18fb      	adds	r3, r7, r3
 8000788:	881b      	ldrh	r3, [r3, #0]
 800078a:	2204      	movs	r2, #4
 800078c:	4013      	ands	r3, r2
 800078e:	1e5a      	subs	r2, r3, #1
 8000790:	4193      	sbcs	r3, r2
 8000792:	b2db      	uxtb	r3, r3
 8000794:	0019      	movs	r1, r3
 8000796:	4a8d      	ldr	r2, [pc, #564]	; (80009cc <CO_EM_process+0x2f0>)
 8000798:	68f8      	ldr	r0, [r7, #12]
 800079a:	2300      	movs	r3, #0
 800079c:	9300      	str	r3, [sp, #0]
 800079e:	0013      	movs	r3, r2
 80007a0:	2212      	movs	r2, #18
 80007a2:	f000 f917 	bl	80009d4 <CO_error>
                     CO_EM_CAN_TX_BUS_OFF, CO_EMC_BUS_OFF_RECOVERED, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_OVERFLOW)
 80007a6:	2312      	movs	r3, #18
 80007a8:	18fb      	adds	r3, r7, r3
 80007aa:	881b      	ldrh	r3, [r3, #0]
 80007ac:	2208      	movs	r2, #8
 80007ae:	4013      	ands	r3, r2
 80007b0:	d010      	beq.n	80007d4 <CO_EM_process+0xf8>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_OVERFLOW) != 0,
 80007b2:	2314      	movs	r3, #20
 80007b4:	18fb      	adds	r3, r7, r3
 80007b6:	881b      	ldrh	r3, [r3, #0]
 80007b8:	2208      	movs	r2, #8
 80007ba:	4013      	ands	r3, r2
 80007bc:	1e5a      	subs	r2, r3, #1
 80007be:	4193      	sbcs	r3, r2
 80007c0:	b2db      	uxtb	r3, r3
 80007c2:	0019      	movs	r1, r3
 80007c4:	4a82      	ldr	r2, [pc, #520]	; (80009d0 <CO_EM_process+0x2f4>)
 80007c6:	68f8      	ldr	r0, [r7, #12]
 80007c8:	2300      	movs	r3, #0
 80007ca:	9300      	str	r3, [sp, #0]
 80007cc:	0013      	movs	r3, r2
 80007ce:	2214      	movs	r2, #20
 80007d0:	f000 f900 	bl	80009d4 <CO_error>
                     CO_EM_CAN_TX_OVERFLOW, CO_EMC_CAN_OVERRUN, 0);

        if (CANerrStChanged & CO_CAN_ERRTX_PDO_LATE)
 80007d4:	2312      	movs	r3, #18
 80007d6:	18fb      	adds	r3, r7, r3
 80007d8:	881b      	ldrh	r3, [r3, #0]
 80007da:	2280      	movs	r2, #128	; 0x80
 80007dc:	4013      	ands	r3, r2
 80007de:	d010      	beq.n	8000802 <CO_EM_process+0x126>
            CO_error(em, (CANerrSt & CO_CAN_ERRTX_PDO_LATE) != 0,
 80007e0:	2314      	movs	r3, #20
 80007e2:	18fb      	adds	r3, r7, r3
 80007e4:	881b      	ldrh	r3, [r3, #0]
 80007e6:	2280      	movs	r2, #128	; 0x80
 80007e8:	4013      	ands	r3, r2
 80007ea:	1e5a      	subs	r2, r3, #1
 80007ec:	4193      	sbcs	r3, r2
 80007ee:	b2db      	uxtb	r3, r3
 80007f0:	0019      	movs	r1, r3
 80007f2:	2381      	movs	r3, #129	; 0x81
 80007f4:	021b      	lsls	r3, r3, #8
 80007f6:	68f8      	ldr	r0, [r7, #12]
 80007f8:	2200      	movs	r2, #0
 80007fa:	9200      	str	r2, [sp, #0]
 80007fc:	2215      	movs	r2, #21
 80007fe:	f000 f8e9 	bl	80009d4 <CO_error>
                     CO_EM_TPDO_OUTSIDE_WINDOW, CO_EMC_COMMUNICATION, 0);

        if (CANerrStChanged & CO_CAN_ERRRX_PASSIVE)
 8000802:	2312      	movs	r3, #18
 8000804:	18fb      	adds	r3, r7, r3
 8000806:	881a      	ldrh	r2, [r3, #0]
 8000808:	2380      	movs	r3, #128	; 0x80
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	4013      	ands	r3, r2
 800080e:	d011      	beq.n	8000834 <CO_EM_process+0x158>
            CO_error(em, (CANerrSt & CO_CAN_ERRRX_PASSIVE) != 0,
 8000810:	2314      	movs	r3, #20
 8000812:	18fb      	adds	r3, r7, r3
 8000814:	881a      	ldrh	r2, [r3, #0]
 8000816:	2380      	movs	r3, #128	; 0x80
 8000818:	009b      	lsls	r3, r3, #2
 800081a:	4013      	ands	r3, r2
 800081c:	1e5a      	subs	r2, r3, #1
 800081e:	4193      	sbcs	r3, r2
 8000820:	b2db      	uxtb	r3, r3
 8000822:	0019      	movs	r1, r3
 8000824:	4a68      	ldr	r2, [pc, #416]	; (80009c8 <CO_EM_process+0x2ec>)
 8000826:	68f8      	ldr	r0, [r7, #12]
 8000828:	2300      	movs	r3, #0
 800082a:	9300      	str	r3, [sp, #0]
 800082c:	0013      	movs	r3, r2
 800082e:	2206      	movs	r2, #6
 8000830:	f000 f8d0 	bl	80009d4 <CO_error>
                     CO_EM_CAN_RX_BUS_PASSIVE, CO_EMC_CAN_PASSIVE, 0);

        if (CANerrStChanged & CO_CAN_ERRRX_OVERFLOW)
 8000834:	2312      	movs	r3, #18
 8000836:	18fb      	adds	r3, r7, r3
 8000838:	881a      	ldrh	r2, [r3, #0]
 800083a:	2380      	movs	r3, #128	; 0x80
 800083c:	011b      	lsls	r3, r3, #4
 800083e:	4013      	ands	r3, r2
 8000840:	d010      	beq.n	8000864 <CO_EM_process+0x188>
            CO_error(em, (CANerrSt & CO_CAN_ERRRX_OVERFLOW) != 0,
 8000842:	2314      	movs	r3, #20
 8000844:	18fb      	adds	r3, r7, r3
 8000846:	881a      	ldrh	r2, [r3, #0]
 8000848:	2380      	movs	r3, #128	; 0x80
 800084a:	011b      	lsls	r3, r3, #4
 800084c:	4013      	ands	r3, r2
 800084e:	1e5a      	subs	r2, r3, #1
 8000850:	4193      	sbcs	r3, r2
 8000852:	b2db      	uxtb	r3, r3
 8000854:	0019      	movs	r1, r3
 8000856:	68f8      	ldr	r0, [r7, #12]
 8000858:	2300      	movs	r3, #0
 800085a:	9300      	str	r3, [sp, #0]
 800085c:	2313      	movs	r3, #19
 800085e:	2213      	movs	r2, #19
 8000860:	f000 f8b8 	bl	80009d4 <CO_error>
                     CO_EM_CAN_RXB_OVERFLOW, CO_EM_CAN_RXB_OVERFLOW, 0);
    }

    /* calculate Error register */
    uint8_t errorRegister = 0U;
 8000864:	2117      	movs	r1, #23
 8000866:	187b      	adds	r3, r7, r1
 8000868:	2200      	movs	r2, #0
 800086a:	701a      	strb	r2, [r3, #0]
    if (CO_CONFIG_ERR_CONDITION_GENERIC)
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	795b      	ldrb	r3, [r3, #5]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d005      	beq.n	8000880 <CO_EM_process+0x1a4>
        errorRegister |= CO_ERR_REG_GENERIC_ERR;
 8000874:	187b      	adds	r3, r7, r1
 8000876:	187a      	adds	r2, r7, r1
 8000878:	7812      	ldrb	r2, [r2, #0]
 800087a:	2101      	movs	r1, #1
 800087c:	430a      	orrs	r2, r1
 800087e:	701a      	strb	r2, [r3, #0]
#endif
#ifdef CO_CONFIG_ERR_CONDITION_TEMPERATURE
    if (CO_CONFIG_ERR_CONDITION_TEMPERATURE)
        errorRegister |= CO_ERR_REG_TEMPERATURE;
#endif
    if (CO_CONFIG_ERR_CONDITION_COMMUNICATION)
 8000880:	68fb      	ldr	r3, [r7, #12]
 8000882:	789b      	ldrb	r3, [r3, #2]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d103      	bne.n	8000890 <CO_EM_process+0x1b4>
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	78db      	ldrb	r3, [r3, #3]
 800088c:	2b00      	cmp	r3, #0
 800088e:	d006      	beq.n	800089e <CO_EM_process+0x1c2>
        errorRegister |= CO_ERR_REG_COMMUNICATION;
 8000890:	2217      	movs	r2, #23
 8000892:	18bb      	adds	r3, r7, r2
 8000894:	18ba      	adds	r2, r7, r2
 8000896:	7812      	ldrb	r2, [r2, #0]
 8000898:	2110      	movs	r1, #16
 800089a:	430a      	orrs	r2, r1
 800089c:	701a      	strb	r2, [r3, #0]
#ifdef CO_CONFIG_ERR_CONDITION_DEV_PROFILE
    if (CO_CONFIG_ERR_CONDITION_DEV_PROFILE)
        errorRegister |= CO_ERR_REG_DEV_PROFILE;
#endif
    if (CO_CONFIG_ERR_CONDITION_MANUFACTURER)
 800089e:	68fb      	ldr	r3, [r7, #12]
 80008a0:	7a1b      	ldrb	r3, [r3, #8]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d103      	bne.n	80008ae <CO_EM_process+0x1d2>
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	7a5b      	ldrb	r3, [r3, #9]
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d007      	beq.n	80008be <CO_EM_process+0x1e2>
        errorRegister |= CO_ERR_REG_MANUFACTURER;
 80008ae:	2217      	movs	r2, #23
 80008b0:	18bb      	adds	r3, r7, r2
 80008b2:	18ba      	adds	r2, r7, r2
 80008b4:	7812      	ldrb	r2, [r2, #0]
 80008b6:	2180      	movs	r1, #128	; 0x80
 80008b8:	4249      	negs	r1, r1
 80008ba:	430a      	orrs	r2, r1
 80008bc:	701a      	strb	r2, [r3, #0]
    *em->errorRegister = errorRegister;
 80008be:	68fb      	ldr	r3, [r7, #12]
 80008c0:	68db      	ldr	r3, [r3, #12]
 80008c2:	2017      	movs	r0, #23
 80008c4:	183a      	adds	r2, r7, r0
 80008c6:	7812      	ldrb	r2, [r2, #0]
 80008c8:	701a      	strb	r2, [r3, #0]

    if (!NMTisPreOrOperational) {
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d100      	bne.n	80008d2 <CO_EM_process+0x1f6>
 80008d0:	e073      	b.n	80009ba <CO_EM_process+0x2de>
        return;
    }

    /* post-process Emergency message in fifo buffer. */
#if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
    if (em->fifoSize >= 2) {
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	7f1b      	ldrb	r3, [r3, #28]
 80008d6:	2b01      	cmp	r3, #1
 80008d8:	d800      	bhi.n	80008dc <CO_EM_process+0x200>
 80008da:	e070      	b.n	80009be <CO_EM_process+0x2e2>
        uint8_t fifoPpPtr = em->fifoPpPtr;
 80008dc:	2411      	movs	r4, #17
 80008de:	193b      	adds	r3, r7, r4
 80008e0:	68fa      	ldr	r2, [r7, #12]
 80008e2:	7f92      	ldrb	r2, [r2, #30]
 80008e4:	701a      	strb	r2, [r3, #0]
        if (fifoPpPtr != em->fifoWrPtr && !em->CANtxBuff->bufferFull
            && em->inhibitEmTimer >= em->inhibitEmTime_us
        ) {
            em->inhibitEmTimer = 0;
 #else
        if (fifoPpPtr != em->fifoWrPtr && !em->CANtxBuff->bufferFull) {
 80008e6:	68fb      	ldr	r3, [r7, #12]
 80008e8:	7f5b      	ldrb	r3, [r3, #29]
 80008ea:	193a      	adds	r2, r7, r4
 80008ec:	7812      	ldrb	r2, [r2, #0]
 80008ee:	429a      	cmp	r2, r3
 80008f0:	d065      	beq.n	80009be <CO_EM_process+0x2e2>
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80008f6:	691b      	ldr	r3, [r3, #16]
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d160      	bne.n	80009be <CO_EM_process+0x2e2>
 #endif
            /* add error register to emergency message */
            em->fifo[fifoPpPtr].msg |= (uint32_t) errorRegister << 16;
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	699a      	ldr	r2, [r3, #24]
 8000900:	193b      	adds	r3, r7, r4
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	00db      	lsls	r3, r3, #3
 8000906:	18d3      	adds	r3, r2, r3
 8000908:	6819      	ldr	r1, [r3, #0]
 800090a:	183b      	adds	r3, r7, r0
 800090c:	781b      	ldrb	r3, [r3, #0]
 800090e:	041a      	lsls	r2, r3, #16
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	6998      	ldr	r0, [r3, #24]
 8000914:	193b      	adds	r3, r7, r4
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	00db      	lsls	r3, r3, #3
 800091a:	18c3      	adds	r3, r0, r3
 800091c:	430a      	orrs	r2, r1
 800091e:	601a      	str	r2, [r3, #0]

            /* send emergency message */
            memcpy(em->CANtxBuff->data, &em->fifo[fifoPpPtr].msg,
 8000920:	68fb      	ldr	r3, [r7, #12]
 8000922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000924:	1d58      	adds	r0, r3, #5
 8000926:	68fb      	ldr	r3, [r7, #12]
 8000928:	699a      	ldr	r2, [r3, #24]
 800092a:	193b      	adds	r3, r7, r4
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	00db      	lsls	r3, r3, #3
 8000930:	18d3      	adds	r3, r2, r3
 8000932:	2208      	movs	r2, #8
 8000934:	0019      	movs	r1, r3
 8000936:	f00c ffdb 	bl	800d8f0 <memcpy>
                sizeof(em->CANtxBuff->data));
            CO_CANsend(em->CANdevTx, em->CANtxBuff);
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	695a      	ldr	r2, [r3, #20]
 800093e:	68fb      	ldr	r3, [r7, #12]
 8000940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000942:	0019      	movs	r1, r3
 8000944:	0010      	movs	r0, r2
 8000946:	f006 fecb 	bl	80076e0 <CO_CANsend>
                                   CO_SWAP_32(em->fifo[fifoPpPtr].info));
            }
 #endif

            /* increment pointer */
            em->fifoPpPtr = (++fifoPpPtr < em->fifoSize) ? fifoPpPtr : 0;
 800094a:	193b      	adds	r3, r7, r4
 800094c:	193a      	adds	r2, r7, r4
 800094e:	7812      	ldrb	r2, [r2, #0]
 8000950:	3201      	adds	r2, #1
 8000952:	701a      	strb	r2, [r3, #0]
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	7f1b      	ldrb	r3, [r3, #28]
 8000958:	193a      	adds	r2, r7, r4
 800095a:	7812      	ldrb	r2, [r2, #0]
 800095c:	429a      	cmp	r2, r3
 800095e:	d202      	bcs.n	8000966 <CO_EM_process+0x28a>
 8000960:	193b      	adds	r3, r7, r4
 8000962:	781a      	ldrb	r2, [r3, #0]
 8000964:	e000      	b.n	8000968 <CO_EM_process+0x28c>
 8000966:	2200      	movs	r2, #0
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	779a      	strb	r2, [r3, #30]

            /* verify message buffer overflow. Clear error condition if all
             * messages from fifo buffer are processed */
            if (em->fifoOverflow == 1) {
 800096c:	68fb      	ldr	r3, [r7, #12]
 800096e:	7fdb      	ldrb	r3, [r3, #31]
 8000970:	2b01      	cmp	r3, #1
 8000972:	d10c      	bne.n	800098e <CO_EM_process+0x2b2>
                em->fifoOverflow = 2;
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	2202      	movs	r2, #2
 8000978:	77da      	strb	r2, [r3, #31]
                CO_errorReport(em, CO_EM_EMERGENCY_BUFFER_FULL,
 800097a:	2380      	movs	r3, #128	; 0x80
 800097c:	015b      	lsls	r3, r3, #5
 800097e:	68f8      	ldr	r0, [r7, #12]
 8000980:	2200      	movs	r2, #0
 8000982:	9200      	str	r2, [sp, #0]
 8000984:	2220      	movs	r2, #32
 8000986:	2101      	movs	r1, #1
 8000988:	f000 f824 	bl	80009d4 <CO_error>
        }
        em->fifoPpPtr = fifoPpPtr;
    }
#endif /* (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER, #elif CO_CONFIG_EM_HISTORY */

    return;
 800098c:	e017      	b.n	80009be <CO_EM_process+0x2e2>
            else if (em->fifoOverflow == 2 && em->fifoPpPtr == em->fifoWrPtr) {
 800098e:	68fb      	ldr	r3, [r7, #12]
 8000990:	7fdb      	ldrb	r3, [r3, #31]
 8000992:	2b02      	cmp	r3, #2
 8000994:	d113      	bne.n	80009be <CO_EM_process+0x2e2>
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	7f9a      	ldrb	r2, [r3, #30]
 800099a:	68fb      	ldr	r3, [r7, #12]
 800099c:	7f5b      	ldrb	r3, [r3, #29]
 800099e:	429a      	cmp	r2, r3
 80009a0:	d10d      	bne.n	80009be <CO_EM_process+0x2e2>
                em->fifoOverflow = 0;
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	2200      	movs	r2, #0
 80009a6:	77da      	strb	r2, [r3, #31]
                CO_errorReset(em, CO_EM_EMERGENCY_BUFFER_FULL, 0);
 80009a8:	68f8      	ldr	r0, [r7, #12]
 80009aa:	2300      	movs	r3, #0
 80009ac:	9300      	str	r3, [sp, #0]
 80009ae:	2300      	movs	r3, #0
 80009b0:	2220      	movs	r2, #32
 80009b2:	2100      	movs	r1, #0
 80009b4:	f000 f80e 	bl	80009d4 <CO_error>
    return;
 80009b8:	e001      	b.n	80009be <CO_EM_process+0x2e2>
        return;
 80009ba:	46c0      	nop			; (mov r8, r8)
 80009bc:	e000      	b.n	80009c0 <CO_EM_process+0x2e4>
    return;
 80009be:	46c0      	nop			; (mov r8, r8)
}
 80009c0:	46bd      	mov	sp, r7
 80009c2:	b007      	add	sp, #28
 80009c4:	bd90      	pop	{r4, r7, pc}
 80009c6:	46c0      	nop			; (mov r8, r8)
 80009c8:	00008120 	.word	0x00008120
 80009cc:	00008140 	.word	0x00008140
 80009d0:	00008110 	.word	0x00008110

080009d4 <CO_error>:


/******************************************************************************/
void CO_error(CO_EM_t *em, bool_t setError, const uint8_t errorBit,
              uint16_t errorCode, uint32_t infoCode)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b08c      	sub	sp, #48	; 0x30
 80009d8:	af00      	add	r7, sp, #0
 80009da:	60f8      	str	r0, [r7, #12]
 80009dc:	60b9      	str	r1, [r7, #8]
 80009de:	0019      	movs	r1, r3
 80009e0:	1dfb      	adds	r3, r7, #7
 80009e2:	701a      	strb	r2, [r3, #0]
 80009e4:	1d3b      	adds	r3, r7, #4
 80009e6:	1c0a      	adds	r2, r1, #0
 80009e8:	801a      	strh	r2, [r3, #0]
    if (em == NULL) return;
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d100      	bne.n	80009f2 <CO_error+0x1e>
 80009f0:	e0be      	b.n	8000b70 <CO_error+0x19c>

    uint8_t index = errorBit >> 3;
 80009f2:	212f      	movs	r1, #47	; 0x2f
 80009f4:	187b      	adds	r3, r7, r1
 80009f6:	1dfa      	adds	r2, r7, #7
 80009f8:	7812      	ldrb	r2, [r2, #0]
 80009fa:	08d2      	lsrs	r2, r2, #3
 80009fc:	701a      	strb	r2, [r3, #0]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 80009fe:	1dfb      	adds	r3, r7, #7
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2207      	movs	r2, #7
 8000a04:	4013      	ands	r3, r2
 8000a06:	2201      	movs	r2, #1
 8000a08:	409a      	lsls	r2, r3
 8000a0a:	202e      	movs	r0, #46	; 0x2e
 8000a0c:	183b      	adds	r3, r7, r0
 8000a0e:	701a      	strb	r2, [r3, #0]

    /* if unsupported errorBit, change to 'CO_EM_WRONG_ERROR_REPORT' */
    if (index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)) {
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	2b09      	cmp	r3, #9
 8000a16:	d90c      	bls.n	8000a32 <CO_error+0x5e>
        index = CO_EM_WRONG_ERROR_REPORT >> 3;
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	2205      	movs	r2, #5
 8000a1c:	701a      	strb	r2, [r3, #0]
        bitmask = 1 << (CO_EM_WRONG_ERROR_REPORT & 0x7);
 8000a1e:	183b      	adds	r3, r7, r0
 8000a20:	2201      	movs	r2, #1
 8000a22:	701a      	strb	r2, [r3, #0]
        errorCode = CO_EMC_SOFTWARE_INTERNAL;
 8000a24:	1d3b      	adds	r3, r7, #4
 8000a26:	22c2      	movs	r2, #194	; 0xc2
 8000a28:	01d2      	lsls	r2, r2, #7
 8000a2a:	801a      	strh	r2, [r3, #0]
        infoCode = errorBit;
 8000a2c:	1dfb      	adds	r3, r7, #7
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    uint8_t *errorStatusBits = &em->errorStatusBits[index];
 8000a32:	232f      	movs	r3, #47	; 0x2f
 8000a34:	18fb      	adds	r3, r7, r3
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	68fa      	ldr	r2, [r7, #12]
 8000a3a:	18d3      	adds	r3, r2, r3
 8000a3c:	62bb      	str	r3, [r7, #40]	; 0x28
    uint8_t errorStatusBitMasked = *errorStatusBits & bitmask;
 8000a3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a40:	781a      	ldrb	r2, [r3, #0]
 8000a42:	2027      	movs	r0, #39	; 0x27
 8000a44:	183b      	adds	r3, r7, r0
 8000a46:	212e      	movs	r1, #46	; 0x2e
 8000a48:	1879      	adds	r1, r7, r1
 8000a4a:	7809      	ldrb	r1, [r1, #0]
 8000a4c:	400a      	ands	r2, r1
 8000a4e:	701a      	strb	r2, [r3, #0]

    /* If error is already set (or unset), return without further actions,
     * otherwise toggle bit and continue with error indication. */
    if (setError) {
 8000a50:	68bb      	ldr	r3, [r7, #8]
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d004      	beq.n	8000a60 <CO_error+0x8c>
        if (errorStatusBitMasked != 0) {
 8000a56:	183b      	adds	r3, r7, r0
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d009      	beq.n	8000a72 <CO_error+0x9e>
            return;
 8000a5e:	e08a      	b.n	8000b76 <CO_error+0x1a2>
        }
    }
    else {
        if (errorStatusBitMasked == 0) {
 8000a60:	2327      	movs	r3, #39	; 0x27
 8000a62:	18fb      	adds	r3, r7, r3
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d100      	bne.n	8000a6c <CO_error+0x98>
 8000a6a:	e083      	b.n	8000b74 <CO_error+0x1a0>
            return;
        }
        errorCode = CO_EMC_NO_ERROR;
 8000a6c:	1d3b      	adds	r3, r7, #4
 8000a6e:	2200      	movs	r2, #0
 8000a70:	801a      	strh	r2, [r3, #0]
    }

#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    /* prepare emergency message. Error register will be added in post-process*/
    uint32_t errMsg = (uint32_t)errorBit << 24 | CO_SWAP_16(errorCode);
 8000a72:	1dfb      	adds	r3, r7, #7
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	061a      	lsls	r2, r3, #24
 8000a78:	1d3b      	adds	r3, r7, #4
 8000a7a:	881b      	ldrh	r3, [r3, #0]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	623b      	str	r3, [r7, #32]
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
    uint32_t infoCodeSwapped = CO_SWAP_32(infoCode);
 8000a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000a82:	61fb      	str	r3, [r7, #28]
 #endif
#endif

    /* safely write data, and increment pointers */
    CO_LOCK_EMCY(em->CANdevTx);
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	695b      	ldr	r3, [r3, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8000a88:	f3ef 8210 	mrs	r2, PRIMASK
 8000a8c:	617a      	str	r2, [r7, #20]
  return(result);
 8000a8e:	697a      	ldr	r2, [r7, #20]
 8000a90:	631a      	str	r2, [r3, #48]	; 0x30
  __ASM volatile ("cpsid i" : : : "memory");
 8000a92:	b672      	cpsid	i
}
 8000a94:	46c0      	nop			; (mov r8, r8)
    if (setError) *errorStatusBits |= bitmask;
 8000a96:	68bb      	ldr	r3, [r7, #8]
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d009      	beq.n	8000ab0 <CO_error+0xdc>
 8000a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a9e:	781a      	ldrb	r2, [r3, #0]
 8000aa0:	232e      	movs	r3, #46	; 0x2e
 8000aa2:	18fb      	adds	r3, r7, r3
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	b2da      	uxtb	r2, r3
 8000aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000aac:	701a      	strb	r2, [r3, #0]
 8000aae:	e00d      	b.n	8000acc <CO_error+0xf8>
    else          *errorStatusBits &= ~bitmask;
 8000ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	b25b      	sxtb	r3, r3
 8000ab6:	222e      	movs	r2, #46	; 0x2e
 8000ab8:	18ba      	adds	r2, r7, r2
 8000aba:	7812      	ldrb	r2, [r2, #0]
 8000abc:	b252      	sxtb	r2, r2
 8000abe:	43d2      	mvns	r2, r2
 8000ac0:	b252      	sxtb	r2, r2
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	b25b      	sxtb	r3, r3
 8000ac6:	b2da      	uxtb	r2, r3
 8000ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000aca:	701a      	strb	r2, [r3, #0]

#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    if (em->fifoSize >= 2) {
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	7f1b      	ldrb	r3, [r3, #28]
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d945      	bls.n	8000b60 <CO_error+0x18c>
        uint8_t fifoWrPtr = em->fifoWrPtr;
 8000ad4:	201b      	movs	r0, #27
 8000ad6:	183b      	adds	r3, r7, r0
 8000ad8:	68fa      	ldr	r2, [r7, #12]
 8000ada:	7f52      	ldrb	r2, [r2, #29]
 8000adc:	701a      	strb	r2, [r3, #0]
        uint8_t fifoWrPtrNext = fifoWrPtr + 1;
 8000ade:	212d      	movs	r1, #45	; 0x2d
 8000ae0:	187b      	adds	r3, r7, r1
 8000ae2:	183a      	adds	r2, r7, r0
 8000ae4:	7812      	ldrb	r2, [r2, #0]
 8000ae6:	3201      	adds	r2, #1
 8000ae8:	701a      	strb	r2, [r3, #0]
        if (fifoWrPtrNext >= em->fifoSize) {
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	7f1b      	ldrb	r3, [r3, #28]
 8000aee:	187a      	adds	r2, r7, r1
 8000af0:	7812      	ldrb	r2, [r2, #0]
 8000af2:	429a      	cmp	r2, r3
 8000af4:	d302      	bcc.n	8000afc <CO_error+0x128>
            fifoWrPtrNext = 0;
 8000af6:	187b      	adds	r3, r7, r1
 8000af8:	2200      	movs	r2, #0
 8000afa:	701a      	strb	r2, [r3, #0]
        }

        if (fifoWrPtrNext == em->fifoPpPtr) {
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	7f9b      	ldrb	r3, [r3, #30]
 8000b00:	222d      	movs	r2, #45	; 0x2d
 8000b02:	18ba      	adds	r2, r7, r2
 8000b04:	7812      	ldrb	r2, [r2, #0]
 8000b06:	429a      	cmp	r2, r3
 8000b08:	d103      	bne.n	8000b12 <CO_error+0x13e>
            em->fifoOverflow = 1;
 8000b0a:	68fb      	ldr	r3, [r7, #12]
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	77da      	strb	r2, [r3, #31]
 8000b10:	e026      	b.n	8000b60 <CO_error+0x18c>
        }
        else {
            em->fifo[fifoWrPtr].msg = errMsg;
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	699a      	ldr	r2, [r3, #24]
 8000b16:	211b      	movs	r1, #27
 8000b18:	187b      	adds	r3, r7, r1
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	00db      	lsls	r3, r3, #3
 8000b1e:	18d3      	adds	r3, r2, r3
 8000b20:	6a3a      	ldr	r2, [r7, #32]
 8000b22:	601a      	str	r2, [r3, #0]
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
            em->fifo[fifoWrPtr].info = infoCodeSwapped;
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	699a      	ldr	r2, [r3, #24]
 8000b28:	187b      	adds	r3, r7, r1
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	00db      	lsls	r3, r3, #3
 8000b2e:	18d3      	adds	r3, r2, r3
 8000b30:	69fa      	ldr	r2, [r7, #28]
 8000b32:	605a      	str	r2, [r3, #4]
 #endif
            em->fifoWrPtr = fifoWrPtrNext;
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	222d      	movs	r2, #45	; 0x2d
 8000b38:	18ba      	adds	r2, r7, r2
 8000b3a:	7812      	ldrb	r2, [r2, #0]
 8000b3c:	775a      	strb	r2, [r3, #29]
            if (em->fifoCount < (em->fifoSize - 1)) em->fifoCount++;
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	2220      	movs	r2, #32
 8000b42:	5c9b      	ldrb	r3, [r3, r2]
 8000b44:	001a      	movs	r2, r3
 8000b46:	68fb      	ldr	r3, [r7, #12]
 8000b48:	7f1b      	ldrb	r3, [r3, #28]
 8000b4a:	3b01      	subs	r3, #1
 8000b4c:	429a      	cmp	r2, r3
 8000b4e:	da07      	bge.n	8000b60 <CO_error+0x18c>
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	2220      	movs	r2, #32
 8000b54:	5c9b      	ldrb	r3, [r3, r2]
 8000b56:	3301      	adds	r3, #1
 8000b58:	b2d9      	uxtb	r1, r3
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	2220      	movs	r2, #32
 8000b5e:	5499      	strb	r1, [r3, r2]
        }
    }
#endif /* (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY) */

    CO_UNLOCK_EMCY(em->CANdevTx);
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	695b      	ldr	r3, [r3, #20]
 8000b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b66:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000b68:	693b      	ldr	r3, [r7, #16]
 8000b6a:	f383 8810 	msr	PRIMASK, r3
}
 8000b6e:	e002      	b.n	8000b76 <CO_error+0x1a2>
    if (em == NULL) return;
 8000b70:	46c0      	nop			; (mov r8, r8)
 8000b72:	e000      	b.n	8000b76 <CO_error+0x1a2>
            return;
 8000b74:	46c0      	nop			; (mov r8, r8)
    if (em->pFunctSignalPre != NULL && em->producerEnabled) {
        em->pFunctSignalPre(em->functSignalObjectPre);
    }
 #endif
#endif
}
 8000b76:	46bd      	mov	sp, r7
 8000b78:	b00c      	add	sp, #48	; 0x30
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8000b84:	6879      	ldr	r1, [r7, #4]
 8000b86:	230c      	movs	r3, #12
 8000b88:	18fb      	adds	r3, r7, r3
 8000b8a:	2204      	movs	r2, #4
 8000b8c:	0018      	movs	r0, r3
 8000b8e:	f00c feb8 	bl	800d902 <memmove>
 8000b92:	68fb      	ldr	r3, [r7, #12]
}
 8000b94:	0018      	movs	r0, r3
 8000b96:	46bd      	mov	sp, r7
 8000b98:	b004      	add	sp, #16
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d002      	beq.n	8000bb0 <OD_getIndex+0x14>
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	881b      	ldrh	r3, [r3, #0]
 8000bae:	e000      	b.n	8000bb2 <OD_getIndex+0x16>
 8000bb0:	2300      	movs	r3, #0
}
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	b002      	add	sp, #8
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <OD_extension_init>:
{
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b082      	sub	sp, #8
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
 8000bc2:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d101      	bne.n	8000bce <OD_extension_init+0x14>
 8000bca:	2305      	movs	r3, #5
 8000bcc:	e003      	b.n	8000bd6 <OD_extension_init+0x1c>
    entry->extension = extension;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	683a      	ldr	r2, [r7, #0]
 8000bd2:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8000bd4:	2300      	movs	r3, #0
}
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	b002      	add	sp, #8
 8000bdc:	bd80      	pop	{r7, pc}

08000bde <OD_get_u32>:
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	b086      	sub	sp, #24
 8000be2:	af02      	add	r7, sp, #8
 8000be4:	60f8      	str	r0, [r7, #12]
 8000be6:	607a      	str	r2, [r7, #4]
 8000be8:	603b      	str	r3, [r7, #0]
 8000bea:	200b      	movs	r0, #11
 8000bec:	183b      	adds	r3, r7, r0
 8000bee:	1c0a      	adds	r2, r1, #0
 8000bf0:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8000bf2:	687a      	ldr	r2, [r7, #4]
 8000bf4:	183b      	adds	r3, r7, r0
 8000bf6:	7819      	ldrb	r1, [r3, #0]
 8000bf8:	68f8      	ldr	r0, [r7, #12]
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	9300      	str	r3, [sp, #0]
 8000bfe:	2304      	movs	r3, #4
 8000c00:	f001 f878 	bl	8001cf4 <OD_get_value>
 8000c04:	0003      	movs	r3, r0
}
 8000c06:	0018      	movs	r0, r3
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b004      	add	sp, #16
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <CO_HBcons_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_HBcons_receive(void *object, void *msg) {
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b086      	sub	sp, #24
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
 8000c16:	6039      	str	r1, [r7, #0]
    CO_HBconsNode_t *HBconsNode = object;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8000c1c:	2113      	movs	r1, #19
 8000c1e:	187b      	adds	r3, r7, r1
 8000c20:	683a      	ldr	r2, [r7, #0]
 8000c22:	7912      	ldrb	r2, [r2, #4]
 8000c24:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	3305      	adds	r3, #5
 8000c2a:	60fb      	str	r3, [r7, #12]

    if (DLC == 1) {
 8000c2c:	187b      	adds	r3, r7, r1
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d107      	bne.n	8000c44 <CO_HBcons_receive+0x36>
        /* copy data and set 'new message' flag. */
        HBconsNode->NMTstate = (CO_NMT_internalState_t)data[0];
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	b25a      	sxtb	r2, r3
 8000c3a:	697b      	ldr	r3, [r7, #20]
 8000c3c:	705a      	strb	r2, [r3, #1]
        CO_FLAG_SET(HBconsNode->CANrxNew);
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	2201      	movs	r2, #1
 8000c42:	60da      	str	r2, [r3, #12]
        if (HBconsNode->pFunctSignalPre != NULL) {
            HBconsNode->pFunctSignalPre(HBconsNode->functSignalObjectPre);
        }
#endif
    }
}
 8000c44:	46c0      	nop			; (mov r8, r8)
 8000c46:	46bd      	mov	sp, r7
 8000c48:	b006      	add	sp, #24
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <OD_write_1016>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1016(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8000c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c4e:	b089      	sub	sp, #36	; 0x24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
 8000c58:	603b      	str	r3, [r7, #0]
    CO_HBconsumer_t *HBcons = stream->object;
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	61fb      	str	r3, [r7, #28]

    if (stream == NULL || buf == NULL
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d012      	beq.n	8000c8c <OD_write_1016+0x40>
 8000c66:	68bb      	ldr	r3, [r7, #8]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d00f      	beq.n	8000c8c <OD_write_1016+0x40>
        || stream->subIndex < 1
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	7c5b      	ldrb	r3, [r3, #17]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d00b      	beq.n	8000c8c <OD_write_1016+0x40>
        || stream->subIndex > HBcons->numberOfMonitoredNodes
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	7c5a      	ldrb	r2, [r3, #17]
 8000c78:	69fb      	ldr	r3, [r7, #28]
 8000c7a:	7a1b      	ldrb	r3, [r3, #8]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	d805      	bhi.n	8000c8c <OD_write_1016+0x40>
        || count != sizeof(uint32_t) || countWritten == NULL
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	2b04      	cmp	r3, #4
 8000c84:	d102      	bne.n	8000c8c <OD_write_1016+0x40>
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d101      	bne.n	8000c90 <OD_write_1016+0x44>
    ) {
        return ODR_DEV_INCOMPAT;
 8000c8c:	2309      	movs	r3, #9
 8000c8e:	e02c      	b.n	8000cea <OD_write_1016+0x9e>
    }

    uint32_t val = CO_getUint32(buf);
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	0018      	movs	r0, r3
 8000c94:	f7ff ff72 	bl	8000b7c <CO_getUint32>
 8000c98:	0003      	movs	r3, r0
 8000c9a:	61bb      	str	r3, [r7, #24]
    uint8_t nodeId = (val >> 16) & 0xFF;
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	0c1a      	lsrs	r2, r3, #16
 8000ca0:	2017      	movs	r0, #23
 8000ca2:	183b      	adds	r3, r7, r0
 8000ca4:	701a      	strb	r2, [r3, #0]
    uint16_t time = val & 0xFFFF;
 8000ca6:	2514      	movs	r5, #20
 8000ca8:	197b      	adds	r3, r7, r5
 8000caa:	69ba      	ldr	r2, [r7, #24]
 8000cac:	801a      	strh	r2, [r3, #0]
    CO_ReturnError_t ret = CO_HBconsumer_initEntry(HBcons, stream->subIndex - 1,
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	7c5b      	ldrb	r3, [r3, #17]
 8000cb2:	3b01      	subs	r3, #1
 8000cb4:	b2d9      	uxtb	r1, r3
 8000cb6:	2613      	movs	r6, #19
 8000cb8:	19bc      	adds	r4, r7, r6
 8000cba:	197b      	adds	r3, r7, r5
 8000cbc:	881d      	ldrh	r5, [r3, #0]
 8000cbe:	183b      	adds	r3, r7, r0
 8000cc0:	781a      	ldrb	r2, [r3, #0]
 8000cc2:	69f8      	ldr	r0, [r7, #28]
 8000cc4:	002b      	movs	r3, r5
 8000cc6:	f000 f8ed 	bl	8000ea4 <CO_HBconsumer_initEntry>
 8000cca:	0003      	movs	r3, r0
 8000ccc:	7023      	strb	r3, [r4, #0]
                                                   nodeId, time);
    if (ret != CO_ERROR_NO) {
 8000cce:	19bb      	adds	r3, r7, r6
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	b25b      	sxtb	r3, r3
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <OD_write_1016+0x90>
        return ODR_PAR_INCOMPAT;
 8000cd8:	2308      	movs	r3, #8
 8000cda:	e006      	b.n	8000cea <OD_write_1016+0x9e>
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	687a      	ldr	r2, [r7, #4]
 8000ce0:	68b9      	ldr	r1, [r7, #8]
 8000ce2:	68f8      	ldr	r0, [r7, #12]
 8000ce4:	f000 fdee 	bl	80018c4 <OD_writeOriginal>
 8000ce8:	0003      	movs	r3, r0
}
 8000cea:	0018      	movs	r0, r3
 8000cec:	46bd      	mov	sp, r7
 8000cee:	b009      	add	sp, #36	; 0x24
 8000cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08000cf4 <CO_HBconsumer_init>:
                                    uint8_t monitoredNodesCount,
                                    OD_entry_t *OD_1016_HBcons,
                                    CO_CANmodule_t *CANdevRx,
                                    uint16_t CANdevRxIdxStart,
                                    uint32_t *errInfo)
{
 8000cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cf6:	b089      	sub	sp, #36	; 0x24
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
 8000d00:	001a      	movs	r2, r3
 8000d02:	1cfb      	adds	r3, r7, #3
 8000d04:	701a      	strb	r2, [r3, #0]
    ODR_t odRet;

    /* verify arguments */
    if (HBcons == NULL || em == NULL || monitoredNodes == NULL
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d00b      	beq.n	8000d24 <CO_HBconsumer_init+0x30>
 8000d0c:	68bb      	ldr	r3, [r7, #8]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d008      	beq.n	8000d24 <CO_HBconsumer_init+0x30>
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d005      	beq.n	8000d24 <CO_HBconsumer_init+0x30>
        || OD_1016_HBcons == NULL || CANdevRx == NULL
 8000d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d002      	beq.n	8000d24 <CO_HBconsumer_init+0x30>
 8000d1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d102      	bne.n	8000d2a <CO_HBconsumer_init+0x36>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8000d24:	2301      	movs	r3, #1
 8000d26:	425b      	negs	r3, r3
 8000d28:	e0b4      	b.n	8000e94 <CO_HBconsumer_init+0x1a0>
    }

    /* Configure object variables */
    memset(HBcons, 0, sizeof(CO_HBconsumer_t));
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	2230      	movs	r2, #48	; 0x30
 8000d2e:	2100      	movs	r1, #0
 8000d30:	0018      	movs	r0, r3
 8000d32:	f00c fdf9 	bl	800d928 <memset>
    HBcons->em = em;
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	68ba      	ldr	r2, [r7, #8]
 8000d3a:	601a      	str	r2, [r3, #0]
    HBcons->monitoredNodes = monitoredNodes;
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	687a      	ldr	r2, [r7, #4]
 8000d40:	605a      	str	r2, [r3, #4]
    HBcons->CANdevRx = CANdevRx;
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000d46:	619a      	str	r2, [r3, #24]
    HBcons->CANdevRxIdxStart = CANdevRxIdxStart;
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	2238      	movs	r2, #56	; 0x38
 8000d4c:	2108      	movs	r1, #8
 8000d4e:	468c      	mov	ip, r1
 8000d50:	44bc      	add	ip, r7
 8000d52:	4462      	add	r2, ip
 8000d54:	8812      	ldrh	r2, [r2, #0]
 8000d56:	839a      	strh	r2, [r3, #28]

    /* get actual number of monitored nodes */
    HBcons->numberOfMonitoredNodes =
        OD_1016_HBcons->subEntriesCount-1 < monitoredNodesCount ?
 8000d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d5a:	789b      	ldrb	r3, [r3, #2]
    HBcons->numberOfMonitoredNodes =
 8000d5c:	1cfa      	adds	r2, r7, #3
 8000d5e:	7812      	ldrb	r2, [r2, #0]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d304      	bcc.n	8000d6e <CO_HBconsumer_init+0x7a>
        OD_1016_HBcons->subEntriesCount-1 : monitoredNodesCount;
 8000d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000d66:	789b      	ldrb	r3, [r3, #2]
    HBcons->numberOfMonitoredNodes =
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	b2db      	uxtb	r3, r3
 8000d6c:	e001      	b.n	8000d72 <CO_HBconsumer_init+0x7e>
 8000d6e:	1cfb      	adds	r3, r7, #3
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	68fa      	ldr	r2, [r7, #12]
 8000d74:	7213      	strb	r3, [r2, #8]

    for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8000d76:	231f      	movs	r3, #31
 8000d78:	18fb      	adds	r3, r7, r3
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	701a      	strb	r2, [r3, #0]
 8000d7e:	e059      	b.n	8000e34 <CO_HBconsumer_init+0x140>
        uint32_t val;
        odRet = OD_get_u32(OD_1016_HBcons, i + 1, &val, true);
 8000d80:	231f      	movs	r3, #31
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	3301      	adds	r3, #1
 8000d88:	b2d9      	uxtb	r1, r3
 8000d8a:	251e      	movs	r5, #30
 8000d8c:	197c      	adds	r4, r7, r5
 8000d8e:	2314      	movs	r3, #20
 8000d90:	18fa      	adds	r2, r7, r3
 8000d92:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8000d94:	2301      	movs	r3, #1
 8000d96:	f7ff ff22 	bl	8000bde <OD_get_u32>
 8000d9a:	0003      	movs	r3, r0
 8000d9c:	7023      	strb	r3, [r4, #0]
        if (odRet != ODR_OK) {
 8000d9e:	197b      	adds	r3, r7, r5
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	b25b      	sxtb	r3, r3
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d00d      	beq.n	8000dc4 <CO_HBconsumer_init+0xd0>
            if (errInfo != NULL) *errInfo = OD_getIndex(OD_1016_HBcons);
 8000da8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d007      	beq.n	8000dbe <CO_HBconsumer_init+0xca>
 8000dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000db0:	0018      	movs	r0, r3
 8000db2:	f7ff fef3 	bl	8000b9c <OD_getIndex>
 8000db6:	0003      	movs	r3, r0
 8000db8:	001a      	movs	r2, r3
 8000dba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000dbc:	601a      	str	r2, [r3, #0]
            return CO_ERROR_OD_PARAMETERS;
 8000dbe:	230c      	movs	r3, #12
 8000dc0:	425b      	negs	r3, r3
 8000dc2:	e067      	b.n	8000e94 <CO_HBconsumer_init+0x1a0>
        }

        uint8_t nodeId = (val >> 16) & 0xFF;
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	0c1a      	lsrs	r2, r3, #16
 8000dc8:	211d      	movs	r1, #29
 8000dca:	187b      	adds	r3, r7, r1
 8000dcc:	701a      	strb	r2, [r3, #0]
        uint16_t time = val & 0xFFFF;
 8000dce:	697a      	ldr	r2, [r7, #20]
 8000dd0:	201a      	movs	r0, #26
 8000dd2:	183b      	adds	r3, r7, r0
 8000dd4:	801a      	strh	r2, [r3, #0]
        CO_ReturnError_t ret = CO_HBconsumer_initEntry(HBcons, i, nodeId, time);
 8000dd6:	2619      	movs	r6, #25
 8000dd8:	19bc      	adds	r4, r7, r6
 8000dda:	183b      	adds	r3, r7, r0
 8000ddc:	881d      	ldrh	r5, [r3, #0]
 8000dde:	187b      	adds	r3, r7, r1
 8000de0:	781a      	ldrb	r2, [r3, #0]
 8000de2:	231f      	movs	r3, #31
 8000de4:	18fb      	adds	r3, r7, r3
 8000de6:	7819      	ldrb	r1, [r3, #0]
 8000de8:	68f8      	ldr	r0, [r7, #12]
 8000dea:	002b      	movs	r3, r5
 8000dec:	f000 f85a 	bl	8000ea4 <CO_HBconsumer_initEntry>
 8000df0:	0003      	movs	r3, r0
 8000df2:	7023      	strb	r3, [r4, #0]
        if (ret != CO_ERROR_NO) {
 8000df4:	19bb      	adds	r3, r7, r6
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	b25b      	sxtb	r3, r3
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d014      	beq.n	8000e28 <CO_HBconsumer_init+0x134>
            if (errInfo != NULL) *errInfo = OD_getIndex(OD_1016_HBcons);
 8000dfe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d007      	beq.n	8000e14 <CO_HBconsumer_init+0x120>
 8000e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e06:	0018      	movs	r0, r3
 8000e08:	f7ff fec8 	bl	8000b9c <OD_getIndex>
 8000e0c:	0003      	movs	r3, r0
 8000e0e:	001a      	movs	r2, r3
 8000e10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000e12:	601a      	str	r2, [r3, #0]
            /* don't break a program, if only value of a parameter is wrong */
            if (ret != CO_ERROR_OD_PARAMETERS)
 8000e14:	2219      	movs	r2, #25
 8000e16:	18bb      	adds	r3, r7, r2
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	b25b      	sxtb	r3, r3
 8000e1c:	330c      	adds	r3, #12
 8000e1e:	d003      	beq.n	8000e28 <CO_HBconsumer_init+0x134>
                return ret;
 8000e20:	18bb      	adds	r3, r7, r2
 8000e22:	781b      	ldrb	r3, [r3, #0]
 8000e24:	b25b      	sxtb	r3, r3
 8000e26:	e035      	b.n	8000e94 <CO_HBconsumer_init+0x1a0>
    for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8000e28:	211f      	movs	r1, #31
 8000e2a:	187b      	adds	r3, r7, r1
 8000e2c:	781a      	ldrb	r2, [r3, #0]
 8000e2e:	187b      	adds	r3, r7, r1
 8000e30:	3201      	adds	r2, #1
 8000e32:	701a      	strb	r2, [r3, #0]
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	7a1b      	ldrb	r3, [r3, #8]
 8000e38:	221f      	movs	r2, #31
 8000e3a:	18ba      	adds	r2, r7, r2
 8000e3c:	7812      	ldrb	r2, [r2, #0]
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d39e      	bcc.n	8000d80 <CO_HBconsumer_init+0x8c>
        }
    }

    /* configure extension for OD */
#if (CO_CONFIG_HB_CONS) & CO_CONFIG_FLAG_OD_DYNAMIC
    HBcons->OD_1016_extension.object = HBcons;
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	68fa      	ldr	r2, [r7, #12]
 8000e46:	621a      	str	r2, [r3, #32]
    HBcons->OD_1016_extension.read = OD_readOriginal;
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	4a14      	ldr	r2, [pc, #80]	; (8000e9c <CO_HBconsumer_init+0x1a8>)
 8000e4c:	625a      	str	r2, [r3, #36]	; 0x24
    HBcons->OD_1016_extension.write = OD_write_1016;
 8000e4e:	68fb      	ldr	r3, [r7, #12]
 8000e50:	4a13      	ldr	r2, [pc, #76]	; (8000ea0 <CO_HBconsumer_init+0x1ac>)
 8000e52:	629a      	str	r2, [r3, #40]	; 0x28
    odRet = OD_extension_init(OD_1016_HBcons, &HBcons->OD_1016_extension);
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	3320      	adds	r3, #32
 8000e58:	001a      	movs	r2, r3
 8000e5a:	251e      	movs	r5, #30
 8000e5c:	197c      	adds	r4, r7, r5
 8000e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e60:	0011      	movs	r1, r2
 8000e62:	0018      	movs	r0, r3
 8000e64:	f7ff fea9 	bl	8000bba <OD_extension_init>
 8000e68:	0003      	movs	r3, r0
 8000e6a:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8000e6c:	197b      	adds	r3, r7, r5
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	b25b      	sxtb	r3, r3
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d00d      	beq.n	8000e92 <CO_HBconsumer_init+0x19e>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1016_HBcons);
 8000e76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d007      	beq.n	8000e8c <CO_HBconsumer_init+0x198>
 8000e7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000e7e:	0018      	movs	r0, r3
 8000e80:	f7ff fe8c 	bl	8000b9c <OD_getIndex>
 8000e84:	0003      	movs	r3, r0
 8000e86:	001a      	movs	r2, r3
 8000e88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000e8a:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8000e8c:	230c      	movs	r3, #12
 8000e8e:	425b      	negs	r3, r3
 8000e90:	e000      	b.n	8000e94 <CO_HBconsumer_init+0x1a0>
    }
#endif

    return CO_ERROR_NO;
 8000e92:	2300      	movs	r3, #0
}
 8000e94:	0018      	movs	r0, r3
 8000e96:	46bd      	mov	sp, r7
 8000e98:	b009      	add	sp, #36	; 0x24
 8000e9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e9c:	08001807 	.word	0x08001807
 8000ea0:	08000c4d 	.word	0x08000c4d

08000ea4 <CO_HBconsumer_initEntry>:
/******************************************************************************/
static CO_ReturnError_t CO_HBconsumer_initEntry(CO_HBconsumer_t *HBcons,
                                                uint8_t idx,
                                                uint8_t nodeId,
                                                uint16_t consumerTime_ms)
{
 8000ea4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ea6:	b08d      	sub	sp, #52	; 0x34
 8000ea8:	af04      	add	r7, sp, #16
 8000eaa:	6078      	str	r0, [r7, #4]
 8000eac:	000c      	movs	r4, r1
 8000eae:	0010      	movs	r0, r2
 8000eb0:	0019      	movs	r1, r3
 8000eb2:	1cfb      	adds	r3, r7, #3
 8000eb4:	1c22      	adds	r2, r4, #0
 8000eb6:	701a      	strb	r2, [r3, #0]
 8000eb8:	1cbb      	adds	r3, r7, #2
 8000eba:	1c02      	adds	r2, r0, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
 8000ebe:	003b      	movs	r3, r7
 8000ec0:	1c0a      	adds	r2, r1, #0
 8000ec2:	801a      	strh	r2, [r3, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8000ec4:	231f      	movs	r3, #31
 8000ec6:	18fb      	adds	r3, r7, r3
 8000ec8:	2200      	movs	r2, #0
 8000eca:	701a      	strb	r2, [r3, #0]

    /* verify arguments */
    if (HBcons == NULL || idx >= HBcons->numberOfMonitoredNodes) {
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d005      	beq.n	8000ede <CO_HBconsumer_initEntry+0x3a>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	7a1b      	ldrb	r3, [r3, #8]
 8000ed6:	1cfa      	adds	r2, r7, #3
 8000ed8:	7812      	ldrb	r2, [r2, #0]
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d302      	bcc.n	8000ee4 <CO_HBconsumer_initEntry+0x40>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	425b      	negs	r3, r3
 8000ee2:	e0a0      	b.n	8001026 <CO_HBconsumer_initEntry+0x182>
    }

    /* verify for duplicate entries */
    if(consumerTime_ms != 0 && nodeId != 0) {
 8000ee4:	003b      	movs	r3, r7
 8000ee6:	881b      	ldrh	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d036      	beq.n	8000f5a <CO_HBconsumer_initEntry+0xb6>
 8000eec:	1cbb      	adds	r3, r7, #2
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d032      	beq.n	8000f5a <CO_HBconsumer_initEntry+0xb6>
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8000ef4:	231e      	movs	r3, #30
 8000ef6:	18fb      	adds	r3, r7, r3
 8000ef8:	2200      	movs	r2, #0
 8000efa:	701a      	strb	r2, [r3, #0]
 8000efc:	e026      	b.n	8000f4c <CO_HBconsumer_initEntry+0xa8>
            CO_HBconsNode_t node = HBcons->monitoredNodes[i];
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	685a      	ldr	r2, [r3, #4]
 8000f02:	201e      	movs	r0, #30
 8000f04:	183b      	adds	r3, r7, r0
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	011b      	lsls	r3, r3, #4
 8000f0a:	18d2      	adds	r2, r2, r3
 8000f0c:	2108      	movs	r1, #8
 8000f0e:	187b      	adds	r3, r7, r1
 8000f10:	ca70      	ldmia	r2!, {r4, r5, r6}
 8000f12:	c370      	stmia	r3!, {r4, r5, r6}
 8000f14:	6812      	ldr	r2, [r2, #0]
 8000f16:	601a      	str	r2, [r3, #0]
            if(idx != i && node.time_us != 0 && node.nodeId == nodeId) {
 8000f18:	1cfa      	adds	r2, r7, #3
 8000f1a:	183b      	adds	r3, r7, r0
 8000f1c:	7812      	ldrb	r2, [r2, #0]
 8000f1e:	781b      	ldrb	r3, [r3, #0]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	d00d      	beq.n	8000f40 <CO_HBconsumer_initEntry+0x9c>
 8000f24:	187b      	adds	r3, r7, r1
 8000f26:	689b      	ldr	r3, [r3, #8]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d009      	beq.n	8000f40 <CO_HBconsumer_initEntry+0x9c>
 8000f2c:	187b      	adds	r3, r7, r1
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	1cba      	adds	r2, r7, #2
 8000f32:	7812      	ldrb	r2, [r2, #0]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d103      	bne.n	8000f40 <CO_HBconsumer_initEntry+0x9c>
                ret = CO_ERROR_OD_PARAMETERS;
 8000f38:	231f      	movs	r3, #31
 8000f3a:	18fb      	adds	r3, r7, r3
 8000f3c:	22f4      	movs	r2, #244	; 0xf4
 8000f3e:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 0; i < HBcons->numberOfMonitoredNodes; i++) {
 8000f40:	211e      	movs	r1, #30
 8000f42:	187b      	adds	r3, r7, r1
 8000f44:	781a      	ldrb	r2, [r3, #0]
 8000f46:	187b      	adds	r3, r7, r1
 8000f48:	3201      	adds	r2, #1
 8000f4a:	701a      	strb	r2, [r3, #0]
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	7a1b      	ldrb	r3, [r3, #8]
 8000f50:	221e      	movs	r2, #30
 8000f52:	18ba      	adds	r2, r7, r2
 8000f54:	7812      	ldrb	r2, [r2, #0]
 8000f56:	429a      	cmp	r2, r3
 8000f58:	d3d1      	bcc.n	8000efe <CO_HBconsumer_initEntry+0x5a>
            }
        }
    }

    /* Configure one monitored node */
    if (ret == CO_ERROR_NO) {
 8000f5a:	231f      	movs	r3, #31
 8000f5c:	18fb      	adds	r3, r7, r3
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	b25b      	sxtb	r3, r3
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d15b      	bne.n	800101e <CO_HBconsumer_initEntry+0x17a>
        uint16_t COB_ID;

        CO_HBconsNode_t * monitoredNode = &HBcons->monitoredNodes[idx];
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	685a      	ldr	r2, [r3, #4]
 8000f6a:	1cfb      	adds	r3, r7, #3
 8000f6c:	781b      	ldrb	r3, [r3, #0]
 8000f6e:	011b      	lsls	r3, r3, #4
 8000f70:	18d3      	adds	r3, r2, r3
 8000f72:	61bb      	str	r3, [r7, #24]
        monitoredNode->nodeId = nodeId;
 8000f74:	69bb      	ldr	r3, [r7, #24]
 8000f76:	1cba      	adds	r2, r7, #2
 8000f78:	7812      	ldrb	r2, [r2, #0]
 8000f7a:	701a      	strb	r2, [r3, #0]
        monitoredNode->time_us = (int32_t)consumerTime_ms * 1000;
 8000f7c:	003b      	movs	r3, r7
 8000f7e:	881a      	ldrh	r2, [r3, #0]
 8000f80:	0013      	movs	r3, r2
 8000f82:	015b      	lsls	r3, r3, #5
 8000f84:	1a9b      	subs	r3, r3, r2
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	189b      	adds	r3, r3, r2
 8000f8a:	00db      	lsls	r3, r3, #3
 8000f8c:	001a      	movs	r2, r3
 8000f8e:	69bb      	ldr	r3, [r7, #24]
 8000f90:	609a      	str	r2, [r3, #8]
        monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 8000f92:	69bb      	ldr	r3, [r7, #24]
 8000f94:	22ff      	movs	r2, #255	; 0xff
 8000f96:	705a      	strb	r2, [r3, #1]
#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_CHANGE \
    || (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_MULTI
        monitoredNode->NMTstatePrev = CO_NMT_UNKNOWN;
#endif
        CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 8000f98:	69bb      	ldr	r3, [r7, #24]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	60da      	str	r2, [r3, #12]

        /* is channel used */
        if (monitoredNode->nodeId != 0 && monitoredNode->time_us != 0) {
 8000f9e:	69bb      	ldr	r3, [r7, #24]
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d011      	beq.n	8000fca <CO_HBconsumer_initEntry+0x126>
 8000fa6:	69bb      	ldr	r3, [r7, #24]
 8000fa8:	689b      	ldr	r3, [r3, #8]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d00d      	beq.n	8000fca <CO_HBconsumer_initEntry+0x126>
            COB_ID = monitoredNode->nodeId + CO_CAN_ID_HEARTBEAT;
 8000fae:	69bb      	ldr	r3, [r7, #24]
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	b29a      	uxth	r2, r3
 8000fb4:	231c      	movs	r3, #28
 8000fb6:	18fb      	adds	r3, r7, r3
 8000fb8:	21e0      	movs	r1, #224	; 0xe0
 8000fba:	00c9      	lsls	r1, r1, #3
 8000fbc:	468c      	mov	ip, r1
 8000fbe:	4462      	add	r2, ip
 8000fc0:	801a      	strh	r2, [r3, #0]
            monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 8000fc2:	69bb      	ldr	r3, [r7, #24]
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	709a      	strb	r2, [r3, #2]
 8000fc8:	e009      	b.n	8000fde <CO_HBconsumer_initEntry+0x13a>
        }
        else {
            COB_ID = 0;
 8000fca:	231c      	movs	r3, #28
 8000fcc:	18fb      	adds	r3, r7, r3
 8000fce:	2200      	movs	r2, #0
 8000fd0:	801a      	strh	r2, [r3, #0]
            monitoredNode->time_us = 0;
 8000fd2:	69bb      	ldr	r3, [r7, #24]
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	609a      	str	r2, [r3, #8]
            monitoredNode->HBstate = CO_HBconsumer_UNCONFIGURED;
 8000fd8:	69bb      	ldr	r3, [r7, #24]
 8000fda:	2200      	movs	r2, #0
 8000fdc:	709a      	strb	r2, [r3, #2]
        }

        /* configure Heartbeat consumer (or disable) CAN reception */
        ret = CO_CANrxBufferInit(HBcons->CANdevRx,
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6998      	ldr	r0, [r3, #24]
                                 HBcons->CANdevRxIdxStart + idx,
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	8b9a      	ldrh	r2, [r3, #28]
        ret = CO_CANrxBufferInit(HBcons->CANdevRx,
 8000fe6:	1cfb      	adds	r3, r7, #3
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	18d3      	adds	r3, r2, r3
 8000fee:	b299      	uxth	r1, r3
                                 COB_ID,
                                 0x7FF,
                                 0,
                                 (void*)&HBcons->monitoredNodes[idx],
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685a      	ldr	r2, [r3, #4]
 8000ff4:	1cfb      	adds	r3, r7, #3
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	011b      	lsls	r3, r3, #4
 8000ffa:	18d3      	adds	r3, r2, r3
        ret = CO_CANrxBufferInit(HBcons->CANdevRx,
 8000ffc:	221f      	movs	r2, #31
 8000ffe:	18bc      	adds	r4, r7, r2
 8001000:	4e0b      	ldr	r6, [pc, #44]	; (8001030 <CO_HBconsumer_initEntry+0x18c>)
 8001002:	221c      	movs	r2, #28
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	8815      	ldrh	r5, [r2, #0]
 8001008:	4a0a      	ldr	r2, [pc, #40]	; (8001034 <CO_HBconsumer_initEntry+0x190>)
 800100a:	9202      	str	r2, [sp, #8]
 800100c:	9301      	str	r3, [sp, #4]
 800100e:	2300      	movs	r3, #0
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	0033      	movs	r3, r6
 8001014:	002a      	movs	r2, r5
 8001016:	f006 fa33 	bl	8007480 <CO_CANrxBufferInit>
 800101a:	0003      	movs	r3, r0
 800101c:	7023      	strb	r3, [r4, #0]
                                 CO_HBcons_receive);
    }
    return ret;
 800101e:	231f      	movs	r3, #31
 8001020:	18fb      	adds	r3, r7, r3
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	b25b      	sxtb	r3, r3
}
 8001026:	0018      	movs	r0, r3
 8001028:	46bd      	mov	sp, r7
 800102a:	b009      	add	sp, #36	; 0x24
 800102c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800102e:	46c0      	nop			; (mov r8, r8)
 8001030:	000007ff 	.word	0x000007ff
 8001034:	08000c0f 	.word	0x08000c0f

08001038 <CO_HBconsumer_process>:
void CO_HBconsumer_process(
        CO_HBconsumer_t        *HBcons,
        bool_t                  NMTisPreOrOperational,
        uint32_t                timeDifference_us,
        uint32_t               *timerNext_us)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b08e      	sub	sp, #56	; 0x38
 800103c:	af02      	add	r7, sp, #8
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
 8001044:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    bool_t allMonitoredActiveCurrent = true;
 8001046:	2301      	movs	r3, #1
 8001048:	62fb      	str	r3, [r7, #44]	; 0x2c
    bool_t allMonitoredOperationalCurrent = true;
 800104a:	2301      	movs	r3, #1
 800104c:	62bb      	str	r3, [r7, #40]	; 0x28

    if (NMTisPreOrOperational && HBcons->NMTisPreOrOperationalPrev) {
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d100      	bne.n	8001056 <CO_HBconsumer_process+0x1e>
 8001054:	e07d      	b.n	8001152 <CO_HBconsumer_process+0x11a>
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	695b      	ldr	r3, [r3, #20]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d100      	bne.n	8001060 <CO_HBconsumer_process+0x28>
 800105e:	e078      	b.n	8001152 <CO_HBconsumer_process+0x11a>
        for (uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001060:	2327      	movs	r3, #39	; 0x27
 8001062:	18fb      	adds	r3, r7, r3
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
 8001068:	e06b      	b.n	8001142 <CO_HBconsumer_process+0x10a>
            uint32_t timeDifference_us_copy = timeDifference_us;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	623b      	str	r3, [r7, #32]
            CO_HBconsNode_t * const monitoredNode = &HBcons->monitoredNodes[i];
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	685a      	ldr	r2, [r3, #4]
 8001072:	2127      	movs	r1, #39	; 0x27
 8001074:	187b      	adds	r3, r7, r1
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	011b      	lsls	r3, r3, #4
 800107a:	18d3      	adds	r3, r2, r3
 800107c:	61bb      	str	r3, [r7, #24]

            if (monitoredNode->HBstate == CO_HBconsumer_UNCONFIGURED) {
 800107e:	69bb      	ldr	r3, [r7, #24]
 8001080:	789b      	ldrb	r3, [r3, #2]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d056      	beq.n	8001134 <CO_HBconsumer_process+0xfc>
                /* continue, if node is not monitored */
                continue;
            }
            /* Verify if received message is heartbeat or bootup */
            if (CO_FLAG_READ(monitoredNode->CANrxNew)) {
 8001086:	69bb      	ldr	r3, [r7, #24]
 8001088:	68db      	ldr	r3, [r3, #12]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d022      	beq.n	80010d4 <CO_HBconsumer_process+0x9c>
                if (monitoredNode->NMTstate == CO_NMT_INITIALIZING) {
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	785b      	ldrb	r3, [r3, #1]
 8001092:	b25b      	sxtb	r3, r3
 8001094:	2b00      	cmp	r3, #0
 8001096:	d112      	bne.n	80010be <CO_HBconsumer_process+0x86>
                        monitoredNode->pFunctSignalRemoteReset(
                            monitoredNode->nodeId, i,
                            monitoredNode->functSignalObjectRemoteReset);
                    }
#endif
                    if (monitoredNode->HBstate == CO_HBconsumer_ACTIVE) {
 8001098:	69bb      	ldr	r3, [r7, #24]
 800109a:	789b      	ldrb	r3, [r3, #2]
 800109c:	2b02      	cmp	r3, #2
 800109e:	d10a      	bne.n	80010b6 <CO_HBconsumer_process+0x7e>
                        CO_errorReport(HBcons->em,
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	6818      	ldr	r0, [r3, #0]
 80010a4:	187b      	adds	r3, r7, r1
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	4a56      	ldr	r2, [pc, #344]	; (8001204 <CO_HBconsumer_process+0x1cc>)
 80010aa:	9300      	str	r3, [sp, #0]
 80010ac:	0013      	movs	r3, r2
 80010ae:	221c      	movs	r2, #28
 80010b0:	2101      	movs	r1, #1
 80010b2:	f7ff fc8f 	bl	80009d4 <CO_error>
                                       CO_EM_HB_CONSUMER_REMOTE_RESET,
                                       CO_EMC_HEARTBEAT, i);
                    }
                    monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	2201      	movs	r2, #1
 80010ba:	709a      	strb	r2, [r3, #2]
 80010bc:	e007      	b.n	80010ce <CO_HBconsumer_process+0x96>
                        monitoredNode->pFunctSignalHbStarted(
                            monitoredNode->nodeId, i,
                            monitoredNode->functSignalObjectHbStarted);
                    }
#endif
                    monitoredNode->HBstate = CO_HBconsumer_ACTIVE;
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	2202      	movs	r2, #2
 80010c2:	709a      	strb	r2, [r3, #2]
                    /* reset timer */
                    monitoredNode->timeoutTimer = 0;
 80010c4:	69bb      	ldr	r3, [r7, #24]
 80010c6:	2200      	movs	r2, #0
 80010c8:	605a      	str	r2, [r3, #4]
                    timeDifference_us_copy = 0;
 80010ca:	2300      	movs	r3, #0
 80010cc:	623b      	str	r3, [r7, #32]
                }
                CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 80010ce:	69bb      	ldr	r3, [r7, #24]
 80010d0:	2200      	movs	r2, #0
 80010d2:	60da      	str	r2, [r3, #12]
            }

            /* Verify timeout */
            if (monitoredNode->HBstate == CO_HBconsumer_ACTIVE) {
 80010d4:	69bb      	ldr	r3, [r7, #24]
 80010d6:	789b      	ldrb	r3, [r3, #2]
 80010d8:	2b02      	cmp	r3, #2
 80010da:	d11d      	bne.n	8001118 <CO_HBconsumer_process+0xe0>
                monitoredNode->timeoutTimer += timeDifference_us_copy;
 80010dc:	69bb      	ldr	r3, [r7, #24]
 80010de:	685a      	ldr	r2, [r3, #4]
 80010e0:	6a3b      	ldr	r3, [r7, #32]
 80010e2:	18d2      	adds	r2, r2, r3
 80010e4:	69bb      	ldr	r3, [r7, #24]
 80010e6:	605a      	str	r2, [r3, #4]

                if (monitoredNode->timeoutTimer >= monitoredNode->time_us) {
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	685a      	ldr	r2, [r3, #4]
 80010ec:	69bb      	ldr	r3, [r7, #24]
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d311      	bcc.n	8001118 <CO_HBconsumer_process+0xe0>
                        monitoredNode->pFunctSignalTimeout(
                            monitoredNode->nodeId, i,
                            monitoredNode->functSignalObjectTimeout);
                    }
#endif
                    CO_errorReport(HBcons->em, CO_EM_HEARTBEAT_CONSUMER,
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	6818      	ldr	r0, [r3, #0]
 80010f8:	2327      	movs	r3, #39	; 0x27
 80010fa:	18fb      	adds	r3, r7, r3
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	4a41      	ldr	r2, [pc, #260]	; (8001204 <CO_HBconsumer_process+0x1cc>)
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	0013      	movs	r3, r2
 8001104:	221b      	movs	r2, #27
 8001106:	2101      	movs	r1, #1
 8001108:	f7ff fc64 	bl	80009d4 <CO_error>
                                   CO_EMC_HEARTBEAT, i);
                    monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	22ff      	movs	r2, #255	; 0xff
 8001110:	705a      	strb	r2, [r3, #1]
                    monitoredNode->HBstate = CO_HBconsumer_TIMEOUT;
 8001112:	69bb      	ldr	r3, [r7, #24]
 8001114:	2203      	movs	r2, #3
 8001116:	709a      	strb	r2, [r3, #2]
                    }
                }
#endif
            }

            if(monitoredNode->HBstate != CO_HBconsumer_ACTIVE) {
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	789b      	ldrb	r3, [r3, #2]
 800111c:	2b02      	cmp	r3, #2
 800111e:	d001      	beq.n	8001124 <CO_HBconsumer_process+0xec>
                allMonitoredActiveCurrent = false;
 8001120:	2300      	movs	r3, #0
 8001122:	62fb      	str	r3, [r7, #44]	; 0x2c
            }
            if (monitoredNode->NMTstate != CO_NMT_OPERATIONAL) {
 8001124:	69bb      	ldr	r3, [r7, #24]
 8001126:	785b      	ldrb	r3, [r3, #1]
 8001128:	b25b      	sxtb	r3, r3
 800112a:	2b05      	cmp	r3, #5
 800112c:	d003      	beq.n	8001136 <CO_HBconsumer_process+0xfe>
                allMonitoredOperationalCurrent = false;
 800112e:	2300      	movs	r3, #0
 8001130:	62bb      	str	r3, [r7, #40]	; 0x28
 8001132:	e000      	b.n	8001136 <CO_HBconsumer_process+0xfe>
                continue;
 8001134:	46c0      	nop			; (mov r8, r8)
        for (uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001136:	2127      	movs	r1, #39	; 0x27
 8001138:	187b      	adds	r3, r7, r1
 800113a:	781a      	ldrb	r2, [r3, #0]
 800113c:	187b      	adds	r3, r7, r1
 800113e:	3201      	adds	r2, #1
 8001140:	701a      	strb	r2, [r3, #0]
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	7a1b      	ldrb	r3, [r3, #8]
 8001146:	2227      	movs	r2, #39	; 0x27
 8001148:	18ba      	adds	r2, r7, r2
 800114a:	7812      	ldrb	r2, [r2, #0]
 800114c:	429a      	cmp	r2, r3
 800114e:	d38c      	bcc.n	800106a <CO_HBconsumer_process+0x32>
 8001150:	e031      	b.n	80011b6 <CO_HBconsumer_process+0x17e>
                monitoredNode->NMTstatePrev = monitoredNode->NMTstate;
            }
#endif
        }
    }
    else if (NMTisPreOrOperational || HBcons->NMTisPreOrOperationalPrev) {
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d103      	bne.n	8001160 <CO_HBconsumer_process+0x128>
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	695b      	ldr	r3, [r3, #20]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d02a      	beq.n	80011b6 <CO_HBconsumer_process+0x17e>
        /* (pre)operational state changed, clear variables */
        for(uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001160:	231f      	movs	r3, #31
 8001162:	18fb      	adds	r3, r7, r3
 8001164:	2200      	movs	r2, #0
 8001166:	701a      	strb	r2, [r3, #0]
 8001168:	e01a      	b.n	80011a0 <CO_HBconsumer_process+0x168>
            CO_HBconsNode_t * const monitoredNode = &HBcons->monitoredNodes[i];
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	685a      	ldr	r2, [r3, #4]
 800116e:	231f      	movs	r3, #31
 8001170:	18fb      	adds	r3, r7, r3
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	011b      	lsls	r3, r3, #4
 8001176:	18d3      	adds	r3, r2, r3
 8001178:	617b      	str	r3, [r7, #20]
            monitoredNode->NMTstate = CO_NMT_UNKNOWN;
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	22ff      	movs	r2, #255	; 0xff
 800117e:	705a      	strb	r2, [r3, #1]
#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_CHANGE \
    || (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_CALLBACK_MULTI
            monitoredNode->NMTstatePrev = CO_NMT_UNKNOWN;
#endif
            CO_FLAG_CLEAR(monitoredNode->CANrxNew);
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	2200      	movs	r2, #0
 8001184:	60da      	str	r2, [r3, #12]
            if (monitoredNode->HBstate != CO_HBconsumer_UNCONFIGURED) {
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	789b      	ldrb	r3, [r3, #2]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d002      	beq.n	8001194 <CO_HBconsumer_process+0x15c>
                monitoredNode->HBstate = CO_HBconsumer_UNKNOWN;
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	2201      	movs	r2, #1
 8001192:	709a      	strb	r2, [r3, #2]
        for(uint8_t i=0; i<HBcons->numberOfMonitoredNodes; i++) {
 8001194:	211f      	movs	r1, #31
 8001196:	187b      	adds	r3, r7, r1
 8001198:	781a      	ldrb	r2, [r3, #0]
 800119a:	187b      	adds	r3, r7, r1
 800119c:	3201      	adds	r2, #1
 800119e:	701a      	strb	r2, [r3, #0]
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	7a1b      	ldrb	r3, [r3, #8]
 80011a4:	221f      	movs	r2, #31
 80011a6:	18ba      	adds	r2, r7, r2
 80011a8:	7812      	ldrb	r2, [r2, #0]
 80011aa:	429a      	cmp	r2, r3
 80011ac:	d3dd      	bcc.n	800116a <CO_HBconsumer_process+0x132>
            }
        }
        allMonitoredActiveCurrent = false;
 80011ae:	2300      	movs	r3, #0
 80011b0:	62fb      	str	r3, [r7, #44]	; 0x2c
        allMonitoredOperationalCurrent = false;
 80011b2:	2300      	movs	r3, #0
 80011b4:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Clear emergencies when all monitored nodes becomes active.
     * We only have one emergency index for all monitored nodes! */
    if (!HBcons->allMonitoredActive && allMonitoredActiveCurrent) {
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d114      	bne.n	80011e8 <CO_HBconsumer_process+0x1b0>
 80011be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d011      	beq.n	80011e8 <CO_HBconsumer_process+0x1b0>
        CO_errorReset(HBcons->em, CO_EM_HEARTBEAT_CONSUMER, 0);
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	6818      	ldr	r0, [r3, #0]
 80011c8:	2300      	movs	r3, #0
 80011ca:	9300      	str	r3, [sp, #0]
 80011cc:	2300      	movs	r3, #0
 80011ce:	221b      	movs	r2, #27
 80011d0:	2100      	movs	r1, #0
 80011d2:	f7ff fbff 	bl	80009d4 <CO_error>
        CO_errorReset(HBcons->em, CO_EM_HB_CONSUMER_REMOTE_RESET, 0);
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	6818      	ldr	r0, [r3, #0]
 80011da:	2300      	movs	r3, #0
 80011dc:	9300      	str	r3, [sp, #0]
 80011de:	2300      	movs	r3, #0
 80011e0:	221c      	movs	r2, #28
 80011e2:	2100      	movs	r1, #0
 80011e4:	f7ff fbf6 	bl	80009d4 <CO_error>
    }

    HBcons->allMonitoredActive = allMonitoredActiveCurrent;
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011ec:	60da      	str	r2, [r3, #12]
    HBcons->allMonitoredOperational = allMonitoredOperationalCurrent;
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011f2:	611a      	str	r2, [r3, #16]
    HBcons->NMTisPreOrOperationalPrev = NMTisPreOrOperational;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	68ba      	ldr	r2, [r7, #8]
 80011f8:	615a      	str	r2, [r3, #20]
}
 80011fa:	46c0      	nop			; (mov r8, r8)
 80011fc:	46bd      	mov	sp, r7
 80011fe:	b00c      	add	sp, #48	; 0x30
 8001200:	bd80      	pop	{r7, pc}
 8001202:	46c0      	nop			; (mov r8, r8)
 8001204:	00008130 	.word	0x00008130

08001208 <CO_getUint16>:
static inline uint16_t CO_getUint16(const void *buf) {
 8001208:	b590      	push	{r4, r7, lr}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
    uint16_t value; memmove(&value, buf, sizeof(value)); return value;
 8001210:	6879      	ldr	r1, [r7, #4]
 8001212:	240e      	movs	r4, #14
 8001214:	193b      	adds	r3, r7, r4
 8001216:	2202      	movs	r2, #2
 8001218:	0018      	movs	r0, r3
 800121a:	f00c fb72 	bl	800d902 <memmove>
 800121e:	193b      	adds	r3, r7, r4
 8001220:	881b      	ldrh	r3, [r3, #0]
}
 8001222:	0018      	movs	r0, r3
 8001224:	46bd      	mov	sp, r7
 8001226:	b005      	add	sp, #20
 8001228:	bd90      	pop	{r4, r7, pc}

0800122a <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 800122a:	b580      	push	{r7, lr}
 800122c:	b082      	sub	sp, #8
 800122e:	af00      	add	r7, sp, #0
 8001230:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d002      	beq.n	800123e <OD_getIndex+0x14>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	e000      	b.n	8001240 <OD_getIndex+0x16>
 800123e:	2300      	movs	r3, #0
}
 8001240:	0018      	movs	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	b002      	add	sp, #8
 8001246:	bd80      	pop	{r7, pc}

08001248 <OD_extension_init>:
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d101      	bne.n	800125c <OD_extension_init+0x14>
 8001258:	2305      	movs	r3, #5
 800125a:	e003      	b.n	8001264 <OD_extension_init+0x1c>
    entry->extension = extension;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	683a      	ldr	r2, [r7, #0]
 8001260:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8001262:	2300      	movs	r3, #0
}
 8001264:	0018      	movs	r0, r3
 8001266:	46bd      	mov	sp, r7
 8001268:	b002      	add	sp, #8
 800126a:	bd80      	pop	{r7, pc}

0800126c <OD_get_u16>:
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b086      	sub	sp, #24
 8001270:	af02      	add	r7, sp, #8
 8001272:	60f8      	str	r0, [r7, #12]
 8001274:	607a      	str	r2, [r7, #4]
 8001276:	603b      	str	r3, [r7, #0]
 8001278:	200b      	movs	r0, #11
 800127a:	183b      	adds	r3, r7, r0
 800127c:	1c0a      	adds	r2, r1, #0
 800127e:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	183b      	adds	r3, r7, r0
 8001284:	7819      	ldrb	r1, [r3, #0]
 8001286:	68f8      	ldr	r0, [r7, #12]
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	9300      	str	r3, [sp, #0]
 800128c:	2302      	movs	r3, #2
 800128e:	f000 fd31 	bl	8001cf4 <OD_get_value>
 8001292:	0003      	movs	r3, r0
}
 8001294:	0018      	movs	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	b004      	add	sp, #16
 800129a:	bd80      	pop	{r7, pc}

0800129c <CO_isError>:
 * @param em Emergency object.
 * @param errorBit from @ref CO_EM_errorStatusBits_t.
 *
 * @return true if Error is present.
 */
static inline bool_t CO_isError(CO_EM_t *em, const uint8_t errorBit) {
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	000a      	movs	r2, r1
 80012a6:	1cfb      	adds	r3, r7, #3
 80012a8:	701a      	strb	r2, [r3, #0]
    uint8_t index = errorBit >> 3;
 80012aa:	210f      	movs	r1, #15
 80012ac:	187b      	adds	r3, r7, r1
 80012ae:	1cfa      	adds	r2, r7, #3
 80012b0:	7812      	ldrb	r2, [r2, #0]
 80012b2:	08d2      	lsrs	r2, r2, #3
 80012b4:	701a      	strb	r2, [r3, #0]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 80012b6:	1cfb      	adds	r3, r7, #3
 80012b8:	781b      	ldrb	r3, [r3, #0]
 80012ba:	2207      	movs	r2, #7
 80012bc:	4013      	ands	r3, r2
 80012be:	2201      	movs	r2, #1
 80012c0:	409a      	lsls	r2, r3
 80012c2:	200e      	movs	r0, #14
 80012c4:	183b      	adds	r3, r7, r0
 80012c6:	701a      	strb	r2, [r3, #0]

    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d00d      	beq.n	80012ea <CO_isError+0x4e>
    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)
 80012ce:	187b      	adds	r3, r7, r1
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	2b09      	cmp	r3, #9
 80012d4:	d809      	bhi.n	80012ea <CO_isError+0x4e>
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 80012d6:	187b      	adds	r3, r7, r1
 80012d8:	781b      	ldrb	r3, [r3, #0]
 80012da:	687a      	ldr	r2, [r7, #4]
 80012dc:	5cd3      	ldrb	r3, [r2, r3]
 80012de:	183a      	adds	r2, r7, r0
 80012e0:	7812      	ldrb	r2, [r2, #0]
 80012e2:	4013      	ands	r3, r2
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <CO_isError+0x52>
 80012ea:	2301      	movs	r3, #1
 80012ec:	e000      	b.n	80012f0 <CO_isError+0x54>
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	0018      	movs	r0, r3
 80012f2:	46bd      	mov	sp, r7
 80012f4:	b004      	add	sp, #16
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <CO_getErrorRegister>:
 *
 * @param em Emergency object.
 *
 * @return Error register or 0 if doesn't exist.
 */
static inline uint8_t CO_getErrorRegister(CO_EM_t *em) {
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
    return (em == NULL || em->errorRegister == NULL) ? 0 : *em->errorRegister;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2b00      	cmp	r3, #0
 8001304:	d007      	beq.n	8001316 <CO_getErrorRegister+0x1e>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	68db      	ldr	r3, [r3, #12]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d003      	beq.n	8001316 <CO_getErrorRegister+0x1e>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	68db      	ldr	r3, [r3, #12]
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	e000      	b.n	8001318 <CO_getErrorRegister+0x20>
 8001316:	2300      	movs	r3, #0
}
 8001318:	0018      	movs	r0, r3
 800131a:	46bd      	mov	sp, r7
 800131c:	b002      	add	sp, #8
 800131e:	bd80      	pop	{r7, pc}

08001320 <CO_NMT_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_NMT_receive(void *object, void *msg) {
 8001320:	b580      	push	{r7, lr}
 8001322:	b086      	sub	sp, #24
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	6039      	str	r1, [r7, #0]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 800132a:	2017      	movs	r0, #23
 800132c:	183b      	adds	r3, r7, r0
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	7912      	ldrb	r2, [r2, #4]
 8001332:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	3305      	adds	r3, #5
 8001338:	613b      	str	r3, [r7, #16]
    CO_NMT_command_t command = (CO_NMT_command_t)data[0];
 800133a:	230f      	movs	r3, #15
 800133c:	18fb      	adds	r3, r7, r3
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	7812      	ldrb	r2, [r2, #0]
 8001342:	701a      	strb	r2, [r3, #0]
    uint8_t nodeId = data[1];
 8001344:	210e      	movs	r1, #14
 8001346:	187b      	adds	r3, r7, r1
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	7852      	ldrb	r2, [r2, #1]
 800134c:	701a      	strb	r2, [r3, #0]

    CO_NMT_t *NMT = (CO_NMT_t*)object;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	60bb      	str	r3, [r7, #8]

    if (DLC == 2 && (nodeId == 0 || nodeId == NMT->nodeId)) {
 8001352:	183b      	adds	r3, r7, r0
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2b02      	cmp	r3, #2
 8001358:	d10e      	bne.n	8001378 <CO_NMT_receive+0x58>
 800135a:	187b      	adds	r3, r7, r1
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d005      	beq.n	800136e <CO_NMT_receive+0x4e>
 8001362:	68bb      	ldr	r3, [r7, #8]
 8001364:	78db      	ldrb	r3, [r3, #3]
 8001366:	187a      	adds	r2, r7, r1
 8001368:	7812      	ldrb	r2, [r2, #0]
 800136a:	429a      	cmp	r2, r3
 800136c:	d104      	bne.n	8001378 <CO_NMT_receive+0x58>
        NMT->internalCommand = command;
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	220f      	movs	r2, #15
 8001372:	18ba      	adds	r2, r7, r2
 8001374:	7812      	ldrb	r2, [r2, #0]
 8001376:	709a      	strb	r2, [r3, #2]
        if (NMT->pFunctSignalPre != NULL) {
            NMT->pFunctSignalPre(NMT->functSignalObjectPre);
        }
#endif
    }
}
 8001378:	46c0      	nop			; (mov r8, r8)
 800137a:	46bd      	mov	sp, r7
 800137c:	b006      	add	sp, #24
 800137e:	bd80      	pop	{r7, pc}

08001380 <OD_write_1017>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1017(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af00      	add	r7, sp, #0
 8001386:	60f8      	str	r0, [r7, #12]
 8001388:	60b9      	str	r1, [r7, #8]
 800138a:	607a      	str	r2, [r7, #4]
 800138c:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d00c      	beq.n	80013ae <OD_write_1017+0x2e>
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	7c5b      	ldrb	r3, [r3, #17]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d108      	bne.n	80013ae <OD_write_1017+0x2e>
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d005      	beq.n	80013ae <OD_write_1017+0x2e>
        || count != sizeof(uint16_t) || countWritten == NULL
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d102      	bne.n	80013ae <OD_write_1017+0x2e>
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d101      	bne.n	80013b2 <OD_write_1017+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 80013ae:	2309      	movs	r3, #9
 80013b0:	e01b      	b.n	80013ea <OD_write_1017+0x6a>
    }

    CO_NMT_t *NMT = (CO_NMT_t *)stream->object;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	617b      	str	r3, [r7, #20]

    /* update object, send Heartbeat immediately */
    NMT->HBproducerTime_us = (uint32_t)CO_getUint16(buf) * 1000;
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	0018      	movs	r0, r3
 80013bc:	f7ff ff24 	bl	8001208 <CO_getUint16>
 80013c0:	0003      	movs	r3, r0
 80013c2:	001a      	movs	r2, r3
 80013c4:	0013      	movs	r3, r2
 80013c6:	015b      	lsls	r3, r3, #5
 80013c8:	1a9b      	subs	r3, r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	189b      	adds	r3, r3, r2
 80013ce:	00db      	lsls	r3, r3, #3
 80013d0:	001a      	movs	r2, r3
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	609a      	str	r2, [r3, #8]
    NMT->HBproducerTimer = 0;
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	2200      	movs	r2, #0
 80013da:	60da      	str	r2, [r3, #12]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	68b9      	ldr	r1, [r7, #8]
 80013e2:	68f8      	ldr	r0, [r7, #12]
 80013e4:	f000 fa6e 	bl	80018c4 <OD_writeOriginal>
 80013e8:	0003      	movs	r3, r0
}
 80013ea:	0018      	movs	r0, r3
 80013ec:	46bd      	mov	sp, r7
 80013ee:	b006      	add	sp, #24
 80013f0:	bd80      	pop	{r7, pc}
	...

080013f4 <CO_NMT_init>:
#endif
                             CO_CANmodule_t *HB_CANdevTx,
                             uint16_t HB_txIdx,
                             uint16_t CANidTxHB,
                             uint32_t *errInfo)
{
 80013f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013f6:	b08b      	sub	sp, #44	; 0x2c
 80013f8:	af04      	add	r7, sp, #16
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
 8001400:	001a      	movs	r2, r3
 8001402:	1cfb      	adds	r3, r7, #3
 8001404:	701a      	strb	r2, [r3, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8001406:	2317      	movs	r3, #23
 8001408:	18fb      	adds	r3, r7, r3
 800140a:	2200      	movs	r2, #0
 800140c:	701a      	strb	r2, [r3, #0]

    /* verify arguments */
    if (NMT == NULL || OD_1017_ProducerHbTime == NULL || em == NULL
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d00b      	beq.n	800142c <CO_NMT_init+0x38>
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d008      	beq.n	800142c <CO_NMT_init+0x38>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d005      	beq.n	800142c <CO_NMT_init+0x38>
        || NMT_CANdevRx == NULL || HB_CANdevTx == NULL
 8001420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001422:	2b00      	cmp	r3, #0
 8001424:	d002      	beq.n	800142c <CO_NMT_init+0x38>
 8001426:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001428:	2b00      	cmp	r3, #0
 800142a:	d102      	bne.n	8001432 <CO_NMT_init+0x3e>
#if (CO_CONFIG_NMT) & CO_CONFIG_NMT_MASTER
        || NMT_CANdevTx == NULL
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800142c:	2301      	movs	r3, #1
 800142e:	425b      	negs	r3, r3
 8001430:	e0cf      	b.n	80015d2 <CO_NMT_init+0x1de>
    }

    /* clear the object */
    memset(NMT, 0, sizeof(CO_NMT_t));
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	222c      	movs	r2, #44	; 0x2c
 8001436:	2100      	movs	r1, #0
 8001438:	0018      	movs	r0, r3
 800143a:	f00c fa75 	bl	800d928 <memset>

    /* Configure object variables */
    NMT->operatingState = CO_NMT_INITIALIZING;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	2200      	movs	r2, #0
 8001442:	701a      	strb	r2, [r3, #0]
    NMT->operatingStatePrev = CO_NMT_INITIALIZING;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	2200      	movs	r2, #0
 8001448:	705a      	strb	r2, [r3, #1]
    NMT->nodeId = nodeId;
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	1cfa      	adds	r2, r7, #3
 800144e:	7812      	ldrb	r2, [r2, #0]
 8001450:	70da      	strb	r2, [r3, #3]
    NMT->NMTcontrol = NMTcontrol;
 8001452:	68fa      	ldr	r2, [r7, #12]
 8001454:	2328      	movs	r3, #40	; 0x28
 8001456:	2108      	movs	r1, #8
 8001458:	468c      	mov	ip, r1
 800145a:	44bc      	add	ip, r7
 800145c:	4463      	add	r3, ip
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	8093      	strh	r3, [r2, #4]
    NMT->em = em;
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	621a      	str	r2, [r3, #32]
    NMT->HBproducerTimer = (int32_t)firstHBTime_ms * 1000;
 8001468:	232c      	movs	r3, #44	; 0x2c
 800146a:	2208      	movs	r2, #8
 800146c:	4694      	mov	ip, r2
 800146e:	44bc      	add	ip, r7
 8001470:	4463      	add	r3, ip
 8001472:	881a      	ldrh	r2, [r3, #0]
 8001474:	0013      	movs	r3, r2
 8001476:	015b      	lsls	r3, r3, #5
 8001478:	1a9b      	subs	r3, r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	189b      	adds	r3, r3, r2
 800147e:	00db      	lsls	r3, r3, #3
 8001480:	001a      	movs	r2, r3
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	60da      	str	r2, [r3, #12]

    /* get and verify required "Producer heartbeat time" from Object Dict. */
    uint16_t HBprodTime_ms;
    ODR_t odRet = OD_get_u16(OD_1017_ProducerHbTime, 0, &HBprodTime_ms, true);
 8001486:	2516      	movs	r5, #22
 8001488:	197c      	adds	r4, r7, r5
 800148a:	2314      	movs	r3, #20
 800148c:	18fa      	adds	r2, r7, r3
 800148e:	68b8      	ldr	r0, [r7, #8]
 8001490:	2301      	movs	r3, #1
 8001492:	2100      	movs	r1, #0
 8001494:	f7ff feea 	bl	800126c <OD_get_u16>
 8001498:	0003      	movs	r3, r0
 800149a:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 800149c:	197b      	adds	r3, r7, r5
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	b25b      	sxtb	r3, r3
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d00d      	beq.n	80014c2 <CO_NMT_init+0xce>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1017_ProducerHbTime);
 80014a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d007      	beq.n	80014bc <CO_NMT_init+0xc8>
 80014ac:	68bb      	ldr	r3, [r7, #8]
 80014ae:	0018      	movs	r0, r3
 80014b0:	f7ff febb 	bl	800122a <OD_getIndex>
 80014b4:	0003      	movs	r3, r0
 80014b6:	001a      	movs	r2, r3
 80014b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80014ba:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 80014bc:	230c      	movs	r3, #12
 80014be:	425b      	negs	r3, r3
 80014c0:	e087      	b.n	80015d2 <CO_NMT_init+0x1de>
    }
    NMT->HBproducerTime_us = (uint32_t)HBprodTime_ms * 1000;
 80014c2:	2314      	movs	r3, #20
 80014c4:	18fb      	adds	r3, r7, r3
 80014c6:	881b      	ldrh	r3, [r3, #0]
 80014c8:	001a      	movs	r2, r3
 80014ca:	0013      	movs	r3, r2
 80014cc:	015b      	lsls	r3, r3, #5
 80014ce:	1a9b      	subs	r3, r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	189b      	adds	r3, r3, r2
 80014d4:	00db      	lsls	r3, r3, #3
 80014d6:	001a      	movs	r2, r3
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	609a      	str	r2, [r3, #8]

    NMT->OD_1017_extension.object = NMT;
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	68fa      	ldr	r2, [r7, #12]
 80014e0:	611a      	str	r2, [r3, #16]
    NMT->OD_1017_extension.read = OD_readOriginal;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	4a3d      	ldr	r2, [pc, #244]	; (80015dc <CO_NMT_init+0x1e8>)
 80014e6:	615a      	str	r2, [r3, #20]
    NMT->OD_1017_extension.write = OD_write_1017;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	4a3d      	ldr	r2, [pc, #244]	; (80015e0 <CO_NMT_init+0x1ec>)
 80014ec:	619a      	str	r2, [r3, #24]
    odRet = OD_extension_init(OD_1017_ProducerHbTime, &NMT->OD_1017_extension);
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	3310      	adds	r3, #16
 80014f2:	001a      	movs	r2, r3
 80014f4:	2516      	movs	r5, #22
 80014f6:	197c      	adds	r4, r7, r5
 80014f8:	68bb      	ldr	r3, [r7, #8]
 80014fa:	0011      	movs	r1, r2
 80014fc:	0018      	movs	r0, r3
 80014fe:	f7ff fea3 	bl	8001248 <OD_extension_init>
 8001502:	0003      	movs	r3, r0
 8001504:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8001506:	197b      	adds	r3, r7, r5
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	b25b      	sxtb	r3, r3
 800150c:	2b00      	cmp	r3, #0
 800150e:	d00d      	beq.n	800152c <CO_NMT_init+0x138>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1017_ProducerHbTime);
 8001510:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001512:	2b00      	cmp	r3, #0
 8001514:	d007      	beq.n	8001526 <CO_NMT_init+0x132>
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	0018      	movs	r0, r3
 800151a:	f7ff fe86 	bl	800122a <OD_getIndex>
 800151e:	0003      	movs	r3, r0
 8001520:	001a      	movs	r2, r3
 8001522:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001524:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8001526:	230c      	movs	r3, #12
 8001528:	425b      	negs	r3, r3
 800152a:	e052      	b.n	80015d2 <CO_NMT_init+0x1de>
    }

    if (NMT->HBproducerTimer > NMT->HBproducerTime_us) {
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	68da      	ldr	r2, [r3, #12]
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	429a      	cmp	r2, r3
 8001536:	d903      	bls.n	8001540 <CO_NMT_init+0x14c>
        NMT->HBproducerTimer = NMT->HBproducerTime_us;
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	689a      	ldr	r2, [r3, #8]
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	60da      	str	r2, [r3, #12]
    }

    /* configure NMT CAN reception */
    ret = CO_CANrxBufferInit(
 8001540:	2617      	movs	r6, #23
 8001542:	19bc      	adds	r4, r7, r6
 8001544:	4d27      	ldr	r5, [pc, #156]	; (80015e4 <CO_NMT_init+0x1f0>)
 8001546:	2338      	movs	r3, #56	; 0x38
 8001548:	2208      	movs	r2, #8
 800154a:	4694      	mov	ip, r2
 800154c:	44bc      	add	ip, r7
 800154e:	4463      	add	r3, ip
 8001550:	881a      	ldrh	r2, [r3, #0]
 8001552:	2334      	movs	r3, #52	; 0x34
 8001554:	2108      	movs	r1, #8
 8001556:	468c      	mov	ip, r1
 8001558:	44bc      	add	ip, r7
 800155a:	4463      	add	r3, ip
 800155c:	8819      	ldrh	r1, [r3, #0]
 800155e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001560:	4b21      	ldr	r3, [pc, #132]	; (80015e8 <CO_NMT_init+0x1f4>)
 8001562:	9302      	str	r3, [sp, #8]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	9301      	str	r3, [sp, #4]
 8001568:	2300      	movs	r3, #0
 800156a:	9300      	str	r3, [sp, #0]
 800156c:	002b      	movs	r3, r5
 800156e:	f005 ff87 	bl	8007480 <CO_CANrxBufferInit>
 8001572:	0003      	movs	r3, r0
 8001574:	7023      	strb	r3, [r4, #0]
            CANidRxNMT,         /* CAN identifier */
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)NMT,         /* object passed to receive function */
            CO_NMT_receive);    /* this function will process received message*/
    if (ret != CO_ERROR_NO) {
 8001576:	19bb      	adds	r3, r7, r6
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	b25b      	sxtb	r3, r3
 800157c:	2b00      	cmp	r3, #0
 800157e:	d003      	beq.n	8001588 <CO_NMT_init+0x194>
        return ret;
 8001580:	19bb      	adds	r3, r7, r6
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	b25b      	sxtb	r3, r3
 8001586:	e024      	b.n	80015d2 <CO_NMT_init+0x1de>
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    /* configure HB CAN transmission */
    NMT->HB_CANdevTx = HB_CANdevTx;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800158c:	625a      	str	r2, [r3, #36]	; 0x24
    NMT->HB_TXbuff = CO_CANtxBufferInit(
 800158e:	2344      	movs	r3, #68	; 0x44
 8001590:	2208      	movs	r2, #8
 8001592:	4694      	mov	ip, r2
 8001594:	44bc      	add	ip, r7
 8001596:	4463      	add	r3, ip
 8001598:	881a      	ldrh	r2, [r3, #0]
 800159a:	2340      	movs	r3, #64	; 0x40
 800159c:	2108      	movs	r1, #8
 800159e:	468c      	mov	ip, r1
 80015a0:	44bc      	add	ip, r7
 80015a2:	4463      	add	r3, ip
 80015a4:	8819      	ldrh	r1, [r3, #0]
 80015a6:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80015a8:	2300      	movs	r3, #0
 80015aa:	9301      	str	r3, [sp, #4]
 80015ac:	2301      	movs	r3, #1
 80015ae:	9300      	str	r3, [sp, #0]
 80015b0:	2300      	movs	r3, #0
 80015b2:	f005 ffcd 	bl	8007550 <CO_CANtxBufferInit>
 80015b6:	0002      	movs	r2, r0
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	629a      	str	r2, [r3, #40]	; 0x28
            HB_txIdx,           /* index of specific buffer inside CAN module */
            CANidTxHB,          /* CAN identifier */
            0,                  /* rtr */
            1,                  /* number of data bytes */
            0);                 /* synchronous message flag bit */
    if (NMT->HB_TXbuff == NULL) {
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d102      	bne.n	80015ca <CO_NMT_init+0x1d6>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80015c4:	2301      	movs	r3, #1
 80015c6:	425b      	negs	r3, r3
 80015c8:	e003      	b.n	80015d2 <CO_NMT_init+0x1de>
    }

    return ret;
 80015ca:	2317      	movs	r3, #23
 80015cc:	18fb      	adds	r3, r7, r3
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	b25b      	sxtb	r3, r3
}
 80015d2:	0018      	movs	r0, r3
 80015d4:	46bd      	mov	sp, r7
 80015d6:	b007      	add	sp, #28
 80015d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015da:	46c0      	nop			; (mov r8, r8)
 80015dc:	08001807 	.word	0x08001807
 80015e0:	08001381 	.word	0x08001381
 80015e4:	000007ff 	.word	0x000007ff
 80015e8:	08001321 	.word	0x08001321

080015ec <CO_NMT_process>:
/******************************************************************************/
CO_NMT_reset_cmd_t CO_NMT_process(CO_NMT_t *NMT,
                                  CO_NMT_internalState_t *NMTstate,
                                  uint32_t timeDifference_us,
                                  uint32_t *timerNext_us)
{
 80015ec:	b590      	push	{r4, r7, lr}
 80015ee:	b089      	sub	sp, #36	; 0x24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	60f8      	str	r0, [r7, #12]
 80015f4:	60b9      	str	r1, [r7, #8]
 80015f6:	607a      	str	r2, [r7, #4]
 80015f8:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */
    CO_NMT_internalState_t NMTstateCpy = NMT->operatingState;
 80015fa:	211f      	movs	r1, #31
 80015fc:	187b      	adds	r3, r7, r1
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	7812      	ldrb	r2, [r2, #0]
 8001602:	701a      	strb	r2, [r3, #0]
    CO_NMT_reset_cmd_t resetCommand = CO_RESET_NOT;
 8001604:	231e      	movs	r3, #30
 8001606:	18fb      	adds	r3, r7, r3
 8001608:	2200      	movs	r2, #0
 800160a:	701a      	strb	r2, [r3, #0]
    bool_t NNTinit = NMTstateCpy == CO_NMT_INITIALIZING;
 800160c:	187b      	adds	r3, r7, r1
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b25b      	sxtb	r3, r3
 8001612:	425a      	negs	r2, r3
 8001614:	4153      	adcs	r3, r2
 8001616:	b2db      	uxtb	r3, r3
 8001618:	61bb      	str	r3, [r7, #24]

    NMT->HBproducerTimer = (NMT->HBproducerTimer > timeDifference_us )
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	68db      	ldr	r3, [r3, #12]
                         ? (NMT->HBproducerTimer - timeDifference_us) : 0;
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	429a      	cmp	r2, r3
 8001622:	d204      	bcs.n	800162e <CO_NMT_process+0x42>
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	68da      	ldr	r2, [r3, #12]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	1ad2      	subs	r2, r2, r3
 800162c:	e000      	b.n	8001630 <CO_NMT_process+0x44>
 800162e:	2200      	movs	r2, #0
    NMT->HBproducerTimer = (NMT->HBproducerTimer > timeDifference_us )
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	60da      	str	r2, [r3, #12]

    /* Send heartbeat producer message if:
     * - First start, send bootup message or
     * - HB producer enabled and: Timer expired or NMT->operatingState changed*/
    if (NNTinit || (NMT->HBproducerTime_us != 0
 8001634:	69bb      	ldr	r3, [r7, #24]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d110      	bne.n	800165c <CO_NMT_process+0x70>
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	689b      	ldr	r3, [r3, #8]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d031      	beq.n	80016a6 <CO_NMT_process+0xba>
                    && (NMT->HBproducerTimer == 0
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	68db      	ldr	r3, [r3, #12]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d008      	beq.n	800165c <CO_NMT_process+0x70>
                        || NMTstateCpy != NMT->operatingStatePrev)
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	785b      	ldrb	r3, [r3, #1]
 800164e:	b25b      	sxtb	r3, r3
 8001650:	221f      	movs	r2, #31
 8001652:	18ba      	adds	r2, r7, r2
 8001654:	7812      	ldrb	r2, [r2, #0]
 8001656:	b252      	sxtb	r2, r2
 8001658:	429a      	cmp	r2, r3
 800165a:	d024      	beq.n	80016a6 <CO_NMT_process+0xba>
    )) {
        NMT->HB_TXbuff->data[0] = (uint8_t) NMTstateCpy;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001660:	241f      	movs	r4, #31
 8001662:	193a      	adds	r2, r7, r4
 8001664:	7812      	ldrb	r2, [r2, #0]
 8001666:	715a      	strb	r2, [r3, #5]
        CO_CANsend(NMT->HB_CANdevTx, NMT->HB_TXbuff);
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001670:	0019      	movs	r1, r3
 8001672:	0010      	movs	r0, r2
 8001674:	f006 f834 	bl	80076e0 <CO_CANsend>

        if (NMTstateCpy == CO_NMT_INITIALIZING) {
 8001678:	193b      	adds	r3, r7, r4
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	b25b      	sxtb	r3, r3
 800167e:	2b00      	cmp	r3, #0
 8001680:	d10d      	bne.n	800169e <CO_NMT_process+0xb2>
            /* NMT slave self starting */
            NMTstateCpy = (NMT->NMTcontrol & CO_NMT_STARTUP_TO_OPERATIONAL) != 0
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	889b      	ldrh	r3, [r3, #4]
 8001686:	001a      	movs	r2, r3
 8001688:	2380      	movs	r3, #128	; 0x80
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	4013      	ands	r3, r2
                          ? CO_NMT_OPERATIONAL : CO_NMT_PRE_OPERATIONAL;
 800168e:	d001      	beq.n	8001694 <CO_NMT_process+0xa8>
 8001690:	2205      	movs	r2, #5
 8001692:	e000      	b.n	8001696 <CO_NMT_process+0xaa>
 8001694:	227f      	movs	r2, #127	; 0x7f
            NMTstateCpy = (NMT->NMTcontrol & CO_NMT_STARTUP_TO_OPERATIONAL) != 0
 8001696:	231f      	movs	r3, #31
 8001698:	18fb      	adds	r3, r7, r3
 800169a:	701a      	strb	r2, [r3, #0]
 800169c:	e003      	b.n	80016a6 <CO_NMT_process+0xba>
        else {
            /* Start timer from the beginning. If OS is slow, time sliding may
             * occur. However, heartbeat is not for synchronization, it is for
             * health report. In case of initializing, timer is set in the
             * CO_NMT_init() function with pre-defined value. */
            NMT->HBproducerTimer = NMT->HBproducerTime_us;
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	689a      	ldr	r2, [r3, #8]
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	60da      	str	r2, [r3, #12]
        }
    }
    NMT->operatingStatePrev = NMTstateCpy;
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	221f      	movs	r2, #31
 80016aa:	18ba      	adds	r2, r7, r2
 80016ac:	7812      	ldrb	r2, [r2, #0]
 80016ae:	705a      	strb	r2, [r3, #1]

    /* process internal NMT commands, received from CO_NMT_receive() or
     * CO_NMT_sendCommand() */
    if (NMT->internalCommand != CO_NMT_NO_COMMAND) {
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	789b      	ldrb	r3, [r3, #2]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d02c      	beq.n	8001712 <CO_NMT_process+0x126>
        switch (NMT->internalCommand) {
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	789b      	ldrb	r3, [r3, #2]
 80016bc:	2b82      	cmp	r3, #130	; 0x82
 80016be:	d01f      	beq.n	8001700 <CO_NMT_process+0x114>
 80016c0:	dc23      	bgt.n	800170a <CO_NMT_process+0x11e>
 80016c2:	2b81      	cmp	r3, #129	; 0x81
 80016c4:	d017      	beq.n	80016f6 <CO_NMT_process+0x10a>
 80016c6:	dc20      	bgt.n	800170a <CO_NMT_process+0x11e>
 80016c8:	2b80      	cmp	r3, #128	; 0x80
 80016ca:	d00f      	beq.n	80016ec <CO_NMT_process+0x100>
 80016cc:	dc1d      	bgt.n	800170a <CO_NMT_process+0x11e>
 80016ce:	2b01      	cmp	r3, #1
 80016d0:	d002      	beq.n	80016d8 <CO_NMT_process+0xec>
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d005      	beq.n	80016e2 <CO_NMT_process+0xf6>
                break;
            case CO_NMT_RESET_COMMUNICATION:
                resetCommand = CO_RESET_COMM;
                break;
            default:
                break;
 80016d6:	e018      	b.n	800170a <CO_NMT_process+0x11e>
                NMTstateCpy = CO_NMT_OPERATIONAL;
 80016d8:	231f      	movs	r3, #31
 80016da:	18fb      	adds	r3, r7, r3
 80016dc:	2205      	movs	r2, #5
 80016de:	701a      	strb	r2, [r3, #0]
                break;
 80016e0:	e014      	b.n	800170c <CO_NMT_process+0x120>
                NMTstateCpy = CO_NMT_STOPPED;
 80016e2:	231f      	movs	r3, #31
 80016e4:	18fb      	adds	r3, r7, r3
 80016e6:	2204      	movs	r2, #4
 80016e8:	701a      	strb	r2, [r3, #0]
                break;
 80016ea:	e00f      	b.n	800170c <CO_NMT_process+0x120>
                NMTstateCpy = CO_NMT_PRE_OPERATIONAL;
 80016ec:	231f      	movs	r3, #31
 80016ee:	18fb      	adds	r3, r7, r3
 80016f0:	227f      	movs	r2, #127	; 0x7f
 80016f2:	701a      	strb	r2, [r3, #0]
                break;
 80016f4:	e00a      	b.n	800170c <CO_NMT_process+0x120>
                resetCommand = CO_RESET_APP;
 80016f6:	231e      	movs	r3, #30
 80016f8:	18fb      	adds	r3, r7, r3
 80016fa:	2202      	movs	r2, #2
 80016fc:	701a      	strb	r2, [r3, #0]
                break;
 80016fe:	e005      	b.n	800170c <CO_NMT_process+0x120>
                resetCommand = CO_RESET_COMM;
 8001700:	231e      	movs	r3, #30
 8001702:	18fb      	adds	r3, r7, r3
 8001704:	2201      	movs	r2, #1
 8001706:	701a      	strb	r2, [r3, #0]
                break;
 8001708:	e000      	b.n	800170c <CO_NMT_process+0x120>
                break;
 800170a:	46c0      	nop			; (mov r8, r8)
        }
        NMT->internalCommand = CO_NMT_NO_COMMAND;
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	2200      	movs	r2, #0
 8001710:	709a      	strb	r2, [r3, #2]
    }

    /* verify NMT transitions based on error register */
    bool_t busOff_HB = (NMT->NMTcontrol & CO_NMT_ERR_ON_BUSOFF_HB) != 0
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	889b      	ldrh	r3, [r3, #4]
 8001716:	001a      	movs	r2, r3
 8001718:	2380      	movs	r3, #128	; 0x80
 800171a:	015b      	lsls	r3, r3, #5
 800171c:	4013      	ands	r3, r2
                    && (CO_isError(NMT->em, CO_EM_CAN_TX_BUS_OFF)
 800171e:	d019      	beq.n	8001754 <CO_NMT_process+0x168>
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	6a1b      	ldr	r3, [r3, #32]
 8001724:	2112      	movs	r1, #18
 8001726:	0018      	movs	r0, r3
 8001728:	f7ff fdb8 	bl	800129c <CO_isError>
 800172c:	1e03      	subs	r3, r0, #0
 800172e:	d10f      	bne.n	8001750 <CO_NMT_process+0x164>
                        || CO_isError(NMT->em, CO_EM_HEARTBEAT_CONSUMER)
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	6a1b      	ldr	r3, [r3, #32]
 8001734:	211b      	movs	r1, #27
 8001736:	0018      	movs	r0, r3
 8001738:	f7ff fdb0 	bl	800129c <CO_isError>
 800173c:	1e03      	subs	r3, r0, #0
 800173e:	d107      	bne.n	8001750 <CO_NMT_process+0x164>
                        || CO_isError(NMT->em, CO_EM_HB_CONSUMER_REMOTE_RESET));
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	6a1b      	ldr	r3, [r3, #32]
 8001744:	211c      	movs	r1, #28
 8001746:	0018      	movs	r0, r3
 8001748:	f7ff fda8 	bl	800129c <CO_isError>
 800174c:	1e03      	subs	r3, r0, #0
 800174e:	d001      	beq.n	8001754 <CO_NMT_process+0x168>
                    && (CO_isError(NMT->em, CO_EM_CAN_TX_BUS_OFF)
 8001750:	2301      	movs	r3, #1
 8001752:	e000      	b.n	8001756 <CO_NMT_process+0x16a>
 8001754:	2300      	movs	r3, #0
    bool_t busOff_HB = (NMT->NMTcontrol & CO_NMT_ERR_ON_BUSOFF_HB) != 0
 8001756:	617b      	str	r3, [r7, #20]
    bool_t errRegMasked = (NMT->NMTcontrol & CO_NMT_ERR_ON_ERR_REG) != 0
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	889b      	ldrh	r3, [r3, #4]
 800175c:	001a      	movs	r2, r3
 800175e:	2380      	movs	r3, #128	; 0x80
 8001760:	019b      	lsls	r3, r3, #6
 8001762:	4013      	ands	r3, r2
                    && (CO_getErrorRegister(NMT->em) & NMT->NMTcontrol) != 0;
 8001764:	d00c      	beq.n	8001780 <CO_NMT_process+0x194>
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	6a1b      	ldr	r3, [r3, #32]
 800176a:	0018      	movs	r0, r3
 800176c:	f7ff fdc4 	bl	80012f8 <CO_getErrorRegister>
 8001770:	0003      	movs	r3, r0
 8001772:	001a      	movs	r2, r3
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	889b      	ldrh	r3, [r3, #4]
 8001778:	4013      	ands	r3, r2
 800177a:	d001      	beq.n	8001780 <CO_NMT_process+0x194>
 800177c:	2301      	movs	r3, #1
 800177e:	e000      	b.n	8001782 <CO_NMT_process+0x196>
 8001780:	2300      	movs	r3, #0
    bool_t errRegMasked = (NMT->NMTcontrol & CO_NMT_ERR_ON_ERR_REG) != 0
 8001782:	613b      	str	r3, [r7, #16]

    if (NMTstateCpy == CO_NMT_OPERATIONAL && (busOff_HB || errRegMasked)) {
 8001784:	231f      	movs	r3, #31
 8001786:	18fb      	adds	r3, r7, r3
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	b25b      	sxtb	r3, r3
 800178c:	2b05      	cmp	r3, #5
 800178e:	d113      	bne.n	80017b8 <CO_NMT_process+0x1cc>
 8001790:	697b      	ldr	r3, [r7, #20]
 8001792:	2b00      	cmp	r3, #0
 8001794:	d102      	bne.n	800179c <CO_NMT_process+0x1b0>
 8001796:	693b      	ldr	r3, [r7, #16]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d00d      	beq.n	80017b8 <CO_NMT_process+0x1cc>
        NMTstateCpy = (NMT->NMTcontrol & CO_NMT_ERR_TO_STOPPED) != 0
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	889b      	ldrh	r3, [r3, #4]
 80017a0:	001a      	movs	r2, r3
 80017a2:	2380      	movs	r3, #128	; 0x80
 80017a4:	01db      	lsls	r3, r3, #7
 80017a6:	4013      	ands	r3, r2
                    ? CO_NMT_STOPPED : CO_NMT_PRE_OPERATIONAL;
 80017a8:	d001      	beq.n	80017ae <CO_NMT_process+0x1c2>
 80017aa:	2204      	movs	r2, #4
 80017ac:	e000      	b.n	80017b0 <CO_NMT_process+0x1c4>
 80017ae:	227f      	movs	r2, #127	; 0x7f
        NMTstateCpy = (NMT->NMTcontrol & CO_NMT_ERR_TO_STOPPED) != 0
 80017b0:	231f      	movs	r3, #31
 80017b2:	18fb      	adds	r3, r7, r3
 80017b4:	701a      	strb	r2, [r3, #0]
 80017b6:	e013      	b.n	80017e0 <CO_NMT_process+0x1f4>
    }
    else if ((NMT->NMTcontrol & CO_NMT_ERR_FREE_TO_OPERATIONAL) != 0
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	889b      	ldrh	r3, [r3, #4]
 80017bc:	b21b      	sxth	r3, r3
 80017be:	2b00      	cmp	r3, #0
 80017c0:	da0e      	bge.n	80017e0 <CO_NMT_process+0x1f4>
        && NMTstateCpy == CO_NMT_PRE_OPERATIONAL && !busOff_HB && !errRegMasked
 80017c2:	221f      	movs	r2, #31
 80017c4:	18bb      	adds	r3, r7, r2
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	b25b      	sxtb	r3, r3
 80017ca:	2b7f      	cmp	r3, #127	; 0x7f
 80017cc:	d108      	bne.n	80017e0 <CO_NMT_process+0x1f4>
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d105      	bne.n	80017e0 <CO_NMT_process+0x1f4>
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d102      	bne.n	80017e0 <CO_NMT_process+0x1f4>
    ) {
        NMTstateCpy = CO_NMT_OPERATIONAL;
 80017da:	18bb      	adds	r3, r7, r2
 80017dc:	2205      	movs	r2, #5
 80017de:	701a      	strb	r2, [r3, #0]
            *timerNext_us = NMT->HBproducerTimer;
        }
    }
#endif

    NMT->operatingState = NMTstateCpy;
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	211f      	movs	r1, #31
 80017e4:	187a      	adds	r2, r7, r1
 80017e6:	7812      	ldrb	r2, [r2, #0]
 80017e8:	701a      	strb	r2, [r3, #0]
    if (NMTstate != NULL) *NMTstate = NMTstateCpy;
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d003      	beq.n	80017f8 <CO_NMT_process+0x20c>
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	187a      	adds	r2, r7, r1
 80017f4:	7812      	ldrb	r2, [r2, #0]
 80017f6:	701a      	strb	r2, [r3, #0]

    return resetCommand;
 80017f8:	231e      	movs	r3, #30
 80017fa:	18fb      	adds	r3, r7, r3
 80017fc:	781b      	ldrb	r3, [r3, #0]
}
 80017fe:	0018      	movs	r0, r3
 8001800:	46bd      	mov	sp, r7
 8001802:	b009      	add	sp, #36	; 0x24
 8001804:	bd90      	pop	{r4, r7, pc}

08001806 <OD_readOriginal>:


/******************************************************************************/
ODR_t OD_readOriginal(OD_stream_t *stream, void *buf,
                      OD_size_t count, OD_size_t *countRead)
{
 8001806:	b580      	push	{r7, lr}
 8001808:	b088      	sub	sp, #32
 800180a:	af00      	add	r7, sp, #0
 800180c:	60f8      	str	r0, [r7, #12]
 800180e:	60b9      	str	r1, [r7, #8]
 8001810:	607a      	str	r2, [r7, #4]
 8001812:	603b      	str	r3, [r7, #0]
    if (stream == NULL || buf == NULL || countRead == NULL) {
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2b00      	cmp	r3, #0
 8001818:	d005      	beq.n	8001826 <OD_readOriginal+0x20>
 800181a:	68bb      	ldr	r3, [r7, #8]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d002      	beq.n	8001826 <OD_readOriginal+0x20>
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d101      	bne.n	800182a <OD_readOriginal+0x24>
        return ODR_DEV_INCOMPAT;
 8001826:	2309      	movs	r3, #9
 8001828:	e048      	b.n	80018bc <OD_readOriginal+0xb6>
    }

    OD_size_t dataLenToCopy = stream->dataLength; /* length of OD variable */
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	689b      	ldr	r3, [r3, #8]
 800182e:	61fb      	str	r3, [r7, #28]
    const uint8_t *dataOrig = stream->dataOrig;
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	61bb      	str	r3, [r7, #24]

    if (dataOrig == NULL) {
 8001836:	69bb      	ldr	r3, [r7, #24]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d101      	bne.n	8001840 <OD_readOriginal+0x3a>
        return ODR_SUB_NOT_EXIST;
 800183c:	230e      	movs	r3, #14
 800183e:	e03d      	b.n	80018bc <OD_readOriginal+0xb6>
    }

    ODR_t returnCode = ODR_OK;
 8001840:	2317      	movs	r3, #23
 8001842:	18fb      	adds	r3, r7, r3
 8001844:	2200      	movs	r2, #0
 8001846:	701a      	strb	r2, [r3, #0]

    /* If previous read was partial or OD variable length is larger than
     * current buffer size, then data was (will be) read in several segments */
    if (stream->dataOffset > 0 || dataLenToCopy > count) {
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	68db      	ldr	r3, [r3, #12]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d103      	bne.n	8001858 <OD_readOriginal+0x52>
 8001850:	69fa      	ldr	r2, [r7, #28]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	429a      	cmp	r2, r3
 8001856:	d924      	bls.n	80018a2 <OD_readOriginal+0x9c>
        if (stream->dataOffset >= dataLenToCopy) {
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	69fa      	ldr	r2, [r7, #28]
 800185e:	429a      	cmp	r2, r3
 8001860:	d801      	bhi.n	8001866 <OD_readOriginal+0x60>
            return ODR_DEV_INCOMPAT;
 8001862:	2309      	movs	r3, #9
 8001864:	e02a      	b.n	80018bc <OD_readOriginal+0xb6>
        }
        /* Reduce for already copied data */
        dataLenToCopy -= stream->dataOffset;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	68db      	ldr	r3, [r3, #12]
 800186a:	69fa      	ldr	r2, [r7, #28]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	61fb      	str	r3, [r7, #28]
        dataOrig += stream->dataOffset;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	68db      	ldr	r3, [r3, #12]
 8001874:	69ba      	ldr	r2, [r7, #24]
 8001876:	18d3      	adds	r3, r2, r3
 8001878:	61bb      	str	r3, [r7, #24]

        if (dataLenToCopy > count) {
 800187a:	69fa      	ldr	r2, [r7, #28]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	429a      	cmp	r2, r3
 8001880:	d90c      	bls.n	800189c <OD_readOriginal+0x96>
            /* Not enough space in destination buffer */
            dataLenToCopy = count;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	61fb      	str	r3, [r7, #28]
            stream->dataOffset += dataLenToCopy;
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	68da      	ldr	r2, [r3, #12]
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	18d2      	adds	r2, r2, r3
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	60da      	str	r2, [r3, #12]
            returnCode = ODR_PARTIAL;
 8001892:	2317      	movs	r3, #23
 8001894:	18fb      	adds	r3, r7, r3
 8001896:	22ff      	movs	r2, #255	; 0xff
 8001898:	701a      	strb	r2, [r3, #0]
 800189a:	e002      	b.n	80018a2 <OD_readOriginal+0x9c>
        }
        else {
            stream->dataOffset = 0; /* copy finished, reset offset */
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2200      	movs	r2, #0
 80018a0:	60da      	str	r2, [r3, #12]
        }
    }

    memcpy(buf, dataOrig, dataLenToCopy);
 80018a2:	69fa      	ldr	r2, [r7, #28]
 80018a4:	69b9      	ldr	r1, [r7, #24]
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	0018      	movs	r0, r3
 80018aa:	f00c f821 	bl	800d8f0 <memcpy>

    *countRead = dataLenToCopy;
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	69fa      	ldr	r2, [r7, #28]
 80018b2:	601a      	str	r2, [r3, #0]
    return returnCode;
 80018b4:	2317      	movs	r3, #23
 80018b6:	18fb      	adds	r3, r7, r3
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	b25b      	sxtb	r3, r3
}
 80018bc:	0018      	movs	r0, r3
 80018be:	46bd      	mov	sp, r7
 80018c0:	b008      	add	sp, #32
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <OD_writeOriginal>:

/******************************************************************************/
ODR_t OD_writeOriginal(OD_stream_t *stream, const void *buf,
                       OD_size_t count, OD_size_t *countWritten)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b088      	sub	sp, #32
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	60f8      	str	r0, [r7, #12]
 80018cc:	60b9      	str	r1, [r7, #8]
 80018ce:	607a      	str	r2, [r7, #4]
 80018d0:	603b      	str	r3, [r7, #0]
    if (stream == NULL || buf == NULL || countWritten == NULL) {
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d005      	beq.n	80018e4 <OD_writeOriginal+0x20>
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d002      	beq.n	80018e4 <OD_writeOriginal+0x20>
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d101      	bne.n	80018e8 <OD_writeOriginal+0x24>
        return ODR_DEV_INCOMPAT;
 80018e4:	2309      	movs	r3, #9
 80018e6:	e04e      	b.n	8001986 <OD_writeOriginal+0xc2>
    }

    OD_size_t dataLenToCopy = stream->dataLength; /* length of OD variable */
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	61fb      	str	r3, [r7, #28]
    uint8_t *dataOrig = stream->dataOrig;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	61bb      	str	r3, [r7, #24]

    if (dataOrig == NULL) {
 80018f4:	69bb      	ldr	r3, [r7, #24]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d101      	bne.n	80018fe <OD_writeOriginal+0x3a>
        return ODR_SUB_NOT_EXIST;
 80018fa:	230e      	movs	r3, #14
 80018fc:	e043      	b.n	8001986 <OD_writeOriginal+0xc2>
    }

    ODR_t returnCode = ODR_OK;
 80018fe:	2317      	movs	r3, #23
 8001900:	18fb      	adds	r3, r7, r3
 8001902:	2200      	movs	r2, #0
 8001904:	701a      	strb	r2, [r3, #0]

    /* If previous write was partial or OD variable length is larger than
     * current buffer size, then data was (will be) written in several
     * segments */
    if (stream->dataOffset > 0 || dataLenToCopy > count) {
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	68db      	ldr	r3, [r3, #12]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d103      	bne.n	8001916 <OD_writeOriginal+0x52>
 800190e:	69fa      	ldr	r2, [r7, #28]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	429a      	cmp	r2, r3
 8001914:	d924      	bls.n	8001960 <OD_writeOriginal+0x9c>
        if (stream->dataOffset >= dataLenToCopy) {
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	69fa      	ldr	r2, [r7, #28]
 800191c:	429a      	cmp	r2, r3
 800191e:	d801      	bhi.n	8001924 <OD_writeOriginal+0x60>
            return ODR_DEV_INCOMPAT;
 8001920:	2309      	movs	r3, #9
 8001922:	e030      	b.n	8001986 <OD_writeOriginal+0xc2>
        }
        /* reduce for already copied data */
        dataLenToCopy -= stream->dataOffset;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	69fa      	ldr	r2, [r7, #28]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	61fb      	str	r3, [r7, #28]
        dataOrig += stream->dataOffset;
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	68db      	ldr	r3, [r3, #12]
 8001932:	69ba      	ldr	r2, [r7, #24]
 8001934:	18d3      	adds	r3, r2, r3
 8001936:	61bb      	str	r3, [r7, #24]

        if (dataLenToCopy > count) {
 8001938:	69fa      	ldr	r2, [r7, #28]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	429a      	cmp	r2, r3
 800193e:	d90c      	bls.n	800195a <OD_writeOriginal+0x96>
            /* Remaining data space in OD variable is larger than current count
             * of data, so only current count of data will be copied */
            dataLenToCopy = count;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	61fb      	str	r3, [r7, #28]
            stream->dataOffset += dataLenToCopy;
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	68da      	ldr	r2, [r3, #12]
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	18d2      	adds	r2, r2, r3
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	60da      	str	r2, [r3, #12]
            returnCode = ODR_PARTIAL;
 8001950:	2317      	movs	r3, #23
 8001952:	18fb      	adds	r3, r7, r3
 8001954:	22ff      	movs	r2, #255	; 0xff
 8001956:	701a      	strb	r2, [r3, #0]
 8001958:	e002      	b.n	8001960 <OD_writeOriginal+0x9c>
        }
        else {
            stream->dataOffset = 0; /* copy finished, reset offset */
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	2200      	movs	r2, #0
 800195e:	60da      	str	r2, [r3, #12]
        }
    }

    if (dataLenToCopy < count) {
 8001960:	69fa      	ldr	r2, [r7, #28]
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	429a      	cmp	r2, r3
 8001966:	d201      	bcs.n	800196c <OD_writeOriginal+0xa8>
        /* OD variable is smaller than current amount of data */
        return ODR_DATA_LONG;
 8001968:	230c      	movs	r3, #12
 800196a:	e00c      	b.n	8001986 <OD_writeOriginal+0xc2>
    }

    memcpy(dataOrig, buf, dataLenToCopy);
 800196c:	69fa      	ldr	r2, [r7, #28]
 800196e:	68b9      	ldr	r1, [r7, #8]
 8001970:	69bb      	ldr	r3, [r7, #24]
 8001972:	0018      	movs	r0, r3
 8001974:	f00b ffbc 	bl	800d8f0 <memcpy>

    *countWritten = dataLenToCopy;
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	69fa      	ldr	r2, [r7, #28]
 800197c:	601a      	str	r2, [r3, #0]
    return returnCode;
 800197e:	2317      	movs	r3, #23
 8001980:	18fb      	adds	r3, r7, r3
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	b25b      	sxtb	r3, r3
}
 8001986:	0018      	movs	r0, r3
 8001988:	46bd      	mov	sp, r7
 800198a:	b008      	add	sp, #32
 800198c:	bd80      	pop	{r7, pc}

0800198e <OD_readDisabled>:

/* Read value from variable from Object Dictionary disabled, see OD_IO_t*/
static ODR_t OD_readDisabled(OD_stream_t *stream, void *buf,
                             OD_size_t count, OD_size_t *countRead)
{
 800198e:	b580      	push	{r7, lr}
 8001990:	b084      	sub	sp, #16
 8001992:	af00      	add	r7, sp, #0
 8001994:	60f8      	str	r0, [r7, #12]
 8001996:	60b9      	str	r1, [r7, #8]
 8001998:	607a      	str	r2, [r7, #4]
 800199a:	603b      	str	r3, [r7, #0]
    (void) stream; (void) buf; (void) count; (void) countRead;
    return ODR_UNSUPP_ACCESS;
 800199c:	2302      	movs	r3, #2
}
 800199e:	0018      	movs	r0, r3
 80019a0:	46bd      	mov	sp, r7
 80019a2:	b004      	add	sp, #16
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <OD_writeDisabled>:

/* Write value to variable from Object Dictionary disabled, see OD_IO_t */
static ODR_t OD_writeDisabled(OD_stream_t *stream, const void *buf,
                              OD_size_t count, OD_size_t *countWritten)
{
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b084      	sub	sp, #16
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	60f8      	str	r0, [r7, #12]
 80019ae:	60b9      	str	r1, [r7, #8]
 80019b0:	607a      	str	r2, [r7, #4]
 80019b2:	603b      	str	r3, [r7, #0]
    (void) stream; (void) buf; (void) count; (void) countWritten;
    return ODR_UNSUPP_ACCESS;
 80019b4:	2302      	movs	r3, #2
}
 80019b6:	0018      	movs	r0, r3
 80019b8:	46bd      	mov	sp, r7
 80019ba:	b004      	add	sp, #16
 80019bc:	bd80      	pop	{r7, pc}

080019be <OD_find>:


/******************************************************************************/
OD_entry_t *OD_find(OD_t *od, uint16_t index) {
 80019be:	b580      	push	{r7, lr}
 80019c0:	b086      	sub	sp, #24
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	6078      	str	r0, [r7, #4]
 80019c6:	000a      	movs	r2, r1
 80019c8:	1cbb      	adds	r3, r7, #2
 80019ca:	801a      	strh	r2, [r3, #0]
    if (od == NULL || od->size == 0) {
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d003      	beq.n	80019da <OD_find+0x1c>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	881b      	ldrh	r3, [r3, #0]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d101      	bne.n	80019de <OD_find+0x20>
        return NULL;
 80019da:	2300      	movs	r3, #0
 80019dc:	e066      	b.n	8001aac <OD_find+0xee>
    }

    uint16_t min = 0;
 80019de:	2316      	movs	r3, #22
 80019e0:	18fb      	adds	r3, r7, r3
 80019e2:	2200      	movs	r2, #0
 80019e4:	801a      	strh	r2, [r3, #0]
    uint16_t max = od->size - 1;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	881a      	ldrh	r2, [r3, #0]
 80019ea:	2314      	movs	r3, #20
 80019ec:	18fb      	adds	r3, r7, r3
 80019ee:	3a01      	subs	r2, #1
 80019f0:	801a      	strh	r2, [r3, #0]

    /* Fast search in ordered Object Dictionary. If indexes are mixed,
     * this won't work. If Object Dictionary has up to N entries, then the
     * max number of loop passes is log2(N) */
    while (min < max) {
 80019f2:	e03a      	b.n	8001a6a <OD_find+0xac>
        /* get entry between min and max */
        uint16_t cur = (min + max) >> 1;
 80019f4:	2316      	movs	r3, #22
 80019f6:	18fb      	adds	r3, r7, r3
 80019f8:	881a      	ldrh	r2, [r3, #0]
 80019fa:	2314      	movs	r3, #20
 80019fc:	18fb      	adds	r3, r7, r3
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	18d3      	adds	r3, r2, r3
 8001a02:	105a      	asrs	r2, r3, #1
 8001a04:	200e      	movs	r0, #14
 8001a06:	183b      	adds	r3, r7, r0
 8001a08:	801a      	strh	r2, [r3, #0]
        OD_entry_t* entry = &od->list[cur];
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6859      	ldr	r1, [r3, #4]
 8001a0e:	183b      	adds	r3, r7, r0
 8001a10:	881a      	ldrh	r2, [r3, #0]
 8001a12:	0013      	movs	r3, r2
 8001a14:	005b      	lsls	r3, r3, #1
 8001a16:	189b      	adds	r3, r3, r2
 8001a18:	009b      	lsls	r3, r3, #2
 8001a1a:	18cb      	adds	r3, r1, r3
 8001a1c:	60bb      	str	r3, [r7, #8]

        if (index == entry->index) {
 8001a1e:	68bb      	ldr	r3, [r7, #8]
 8001a20:	881b      	ldrh	r3, [r3, #0]
 8001a22:	1cba      	adds	r2, r7, #2
 8001a24:	8812      	ldrh	r2, [r2, #0]
 8001a26:	429a      	cmp	r2, r3
 8001a28:	d101      	bne.n	8001a2e <OD_find+0x70>
            return entry;
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	e03e      	b.n	8001aac <OD_find+0xee>
        }

        if (index < entry->index) {
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	881b      	ldrh	r3, [r3, #0]
 8001a32:	1cba      	adds	r2, r7, #2
 8001a34:	8812      	ldrh	r2, [r2, #0]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d210      	bcs.n	8001a5c <OD_find+0x9e>
            max = (cur > 0) ? (cur - 1) : cur;
 8001a3a:	220e      	movs	r2, #14
 8001a3c:	18bb      	adds	r3, r7, r2
 8001a3e:	881b      	ldrh	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d004      	beq.n	8001a4e <OD_find+0x90>
 8001a44:	18bb      	adds	r3, r7, r2
 8001a46:	881b      	ldrh	r3, [r3, #0]
 8001a48:	3b01      	subs	r3, #1
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	e002      	b.n	8001a54 <OD_find+0x96>
 8001a4e:	230e      	movs	r3, #14
 8001a50:	18fb      	adds	r3, r7, r3
 8001a52:	881b      	ldrh	r3, [r3, #0]
 8001a54:	2214      	movs	r2, #20
 8001a56:	18ba      	adds	r2, r7, r2
 8001a58:	8013      	strh	r3, [r2, #0]
 8001a5a:	e006      	b.n	8001a6a <OD_find+0xac>
        }
        else {
            min = cur + 1;
 8001a5c:	2316      	movs	r3, #22
 8001a5e:	18fb      	adds	r3, r7, r3
 8001a60:	220e      	movs	r2, #14
 8001a62:	18ba      	adds	r2, r7, r2
 8001a64:	8812      	ldrh	r2, [r2, #0]
 8001a66:	3201      	adds	r2, #1
 8001a68:	801a      	strh	r2, [r3, #0]
    while (min < max) {
 8001a6a:	2016      	movs	r0, #22
 8001a6c:	183a      	adds	r2, r7, r0
 8001a6e:	2114      	movs	r1, #20
 8001a70:	187b      	adds	r3, r7, r1
 8001a72:	8812      	ldrh	r2, [r2, #0]
 8001a74:	881b      	ldrh	r3, [r3, #0]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d3bc      	bcc.n	80019f4 <OD_find+0x36>
        }
    }

    if (min == max) {
 8001a7a:	183a      	adds	r2, r7, r0
 8001a7c:	187b      	adds	r3, r7, r1
 8001a7e:	8812      	ldrh	r2, [r2, #0]
 8001a80:	881b      	ldrh	r3, [r3, #0]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d111      	bne.n	8001aaa <OD_find+0xec>
        OD_entry_t* entry = &od->list[min];
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6859      	ldr	r1, [r3, #4]
 8001a8a:	183b      	adds	r3, r7, r0
 8001a8c:	881a      	ldrh	r2, [r3, #0]
 8001a8e:	0013      	movs	r3, r2
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	189b      	adds	r3, r3, r2
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	18cb      	adds	r3, r1, r3
 8001a98:	613b      	str	r3, [r7, #16]
        if (index == entry->index) {
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	881b      	ldrh	r3, [r3, #0]
 8001a9e:	1cba      	adds	r2, r7, #2
 8001aa0:	8812      	ldrh	r2, [r2, #0]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d101      	bne.n	8001aaa <OD_find+0xec>
            return entry;
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	e000      	b.n	8001aac <OD_find+0xee>
        }
    }

    return NULL;  /* entry does not exist in OD */
 8001aaa:	2300      	movs	r3, #0
}
 8001aac:	0018      	movs	r0, r3
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	b006      	add	sp, #24
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <OD_getSub>:

/******************************************************************************/
ODR_t OD_getSub(const OD_entry_t *entry, uint8_t subIndex,
                OD_IO_t *io, bool_t odOrig)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b08c      	sub	sp, #48	; 0x30
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	60f8      	str	r0, [r7, #12]
 8001abc:	607a      	str	r2, [r7, #4]
 8001abe:	603b      	str	r3, [r7, #0]
 8001ac0:	230b      	movs	r3, #11
 8001ac2:	18fb      	adds	r3, r7, r3
 8001ac4:	1c0a      	adds	r2, r1, #0
 8001ac6:	701a      	strb	r2, [r3, #0]
    if (entry == NULL || entry->odObject == NULL) return ODR_IDX_NOT_EXIST;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d003      	beq.n	8001ad6 <OD_getSub+0x22>
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d101      	bne.n	8001ada <OD_getSub+0x26>
 8001ad6:	2305      	movs	r3, #5
 8001ad8:	e0e1      	b.n	8001c9e <OD_getSub+0x1ea>
    if (io == NULL) return ODR_DEV_INCOMPAT;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d101      	bne.n	8001ae4 <OD_getSub+0x30>
 8001ae0:	2309      	movs	r3, #9
 8001ae2:	e0dc      	b.n	8001c9e <OD_getSub+0x1ea>

    OD_stream_t *stream = &io->stream;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	627b      	str	r3, [r7, #36]	; 0x24

    /* attribute, dataOrig and dataLength, depends on object type */
    switch (entry->odObjectType & ODT_TYPE_MASK) {
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	78db      	ldrb	r3, [r3, #3]
 8001aec:	001a      	movs	r2, r3
 8001aee:	230f      	movs	r3, #15
 8001af0:	4013      	ands	r3, r2
 8001af2:	2b03      	cmp	r3, #3
 8001af4:	d056      	beq.n	8001ba4 <OD_getSub+0xf0>
 8001af6:	dd00      	ble.n	8001afa <OD_getSub+0x46>
 8001af8:	e098      	b.n	8001c2c <OD_getSub+0x178>
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d002      	beq.n	8001b04 <OD_getSub+0x50>
 8001afe:	2b02      	cmp	r3, #2
 8001b00:	d017      	beq.n	8001b32 <OD_getSub+0x7e>
 8001b02:	e093      	b.n	8001c2c <OD_getSub+0x178>
    case ODT_VAR: {
        if (subIndex > 0) return ODR_SUB_NOT_EXIST;
 8001b04:	230b      	movs	r3, #11
 8001b06:	18fb      	adds	r3, r7, r3
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <OD_getSub+0x5e>
 8001b0e:	230e      	movs	r3, #14
 8001b10:	e0c5      	b.n	8001c9e <OD_getSub+0x1ea>
        CO_PROGMEM OD_obj_var_t *odo = entry->odObject;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	617b      	str	r3, [r7, #20]


        stream->attribute = odo->attribute;
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	791a      	ldrb	r2, [r3, #4]
 8001b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1e:	741a      	strb	r2, [r3, #16]
        stream->dataOrig = odo->dataOrig;
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b26:	601a      	str	r2, [r3, #0]
        stream->dataLength = odo->dataLength;
 8001b28:	697b      	ldr	r3, [r7, #20]
 8001b2a:	689a      	ldr	r2, [r3, #8]
 8001b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2e:	609a      	str	r2, [r3, #8]
        break;
 8001b30:	e07e      	b.n	8001c30 <OD_getSub+0x17c>
    }
    case ODT_ARR: {
        if (subIndex >= entry->subEntriesCount) return ODR_SUB_NOT_EXIST;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	789b      	ldrb	r3, [r3, #2]
 8001b36:	220b      	movs	r2, #11
 8001b38:	18ba      	adds	r2, r7, r2
 8001b3a:	7812      	ldrb	r2, [r2, #0]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d301      	bcc.n	8001b44 <OD_getSub+0x90>
 8001b40:	230e      	movs	r3, #14
 8001b42:	e0ac      	b.n	8001c9e <OD_getSub+0x1ea>
        CO_PROGMEM OD_obj_array_t *odo = entry->odObject;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	61fb      	str	r3, [r7, #28]

        if (subIndex == 0) {
 8001b4a:	230b      	movs	r3, #11
 8001b4c:	18fb      	adds	r3, r7, r3
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d10b      	bne.n	8001b6c <OD_getSub+0xb8>
            stream->attribute = odo->attribute0;
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	7a1a      	ldrb	r2, [r3, #8]
 8001b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5a:	741a      	strb	r2, [r3, #16]
            stream->dataOrig = odo->dataOrig0;
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b62:	601a      	str	r2, [r3, #0]
            stream->dataLength = 1;
 8001b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b66:	2201      	movs	r2, #1
 8001b68:	609a      	str	r2, [r3, #8]
            uint8_t *ptr = odo->dataOrig;
            stream->dataOrig = ptr == NULL ? ptr
                             : ptr + odo->dataElementSizeof * (subIndex - 1);
            stream->dataLength = odo->dataElementLength;
        }
        break;
 8001b6a:	e061      	b.n	8001c30 <OD_getSub+0x17c>
            stream->attribute = odo->attribute;
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	7a5a      	ldrb	r2, [r3, #9]
 8001b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b72:	741a      	strb	r2, [r3, #16]
            uint8_t *ptr = odo->dataOrig;
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	61bb      	str	r3, [r7, #24]
            stream->dataOrig = ptr == NULL ? ptr
 8001b7a:	69bb      	ldr	r3, [r7, #24]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d009      	beq.n	8001b94 <OD_getSub+0xe0>
                             : ptr + odo->dataElementSizeof * (subIndex - 1);
 8001b80:	69fb      	ldr	r3, [r7, #28]
 8001b82:	691b      	ldr	r3, [r3, #16]
 8001b84:	220b      	movs	r2, #11
 8001b86:	18ba      	adds	r2, r7, r2
 8001b88:	7812      	ldrb	r2, [r2, #0]
 8001b8a:	3a01      	subs	r2, #1
 8001b8c:	4353      	muls	r3, r2
            stream->dataOrig = ptr == NULL ? ptr
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	18d2      	adds	r2, r2, r3
 8001b92:	e000      	b.n	8001b96 <OD_getSub+0xe2>
 8001b94:	69ba      	ldr	r2, [r7, #24]
 8001b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b98:	601a      	str	r2, [r3, #0]
            stream->dataLength = odo->dataElementLength;
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	68da      	ldr	r2, [r3, #12]
 8001b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba0:	609a      	str	r2, [r3, #8]
        break;
 8001ba2:	e045      	b.n	8001c30 <OD_getSub+0x17c>
    }
    case ODT_REC: {
        CO_PROGMEM OD_obj_record_t *odoArr = entry->odObject;
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	623b      	str	r3, [r7, #32]
        CO_PROGMEM OD_obj_record_t *odo = NULL;
 8001baa:	2300      	movs	r3, #0
 8001bac:	62fb      	str	r3, [r7, #44]	; 0x2c
        for (uint8_t i = 0; i < entry->subEntriesCount; i++) {
 8001bae:	232b      	movs	r3, #43	; 0x2b
 8001bb0:	18fb      	adds	r3, r7, r3
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	701a      	strb	r2, [r3, #0]
 8001bb6:	e020      	b.n	8001bfa <OD_getSub+0x146>
            if (odoArr[i].subIndex == subIndex) {
 8001bb8:	212b      	movs	r1, #43	; 0x2b
 8001bba:	187b      	adds	r3, r7, r1
 8001bbc:	781a      	ldrb	r2, [r3, #0]
 8001bbe:	0013      	movs	r3, r2
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	189b      	adds	r3, r3, r2
 8001bc4:	009b      	lsls	r3, r3, #2
 8001bc6:	001a      	movs	r2, r3
 8001bc8:	6a3b      	ldr	r3, [r7, #32]
 8001bca:	189b      	adds	r3, r3, r2
 8001bcc:	791b      	ldrb	r3, [r3, #4]
 8001bce:	220b      	movs	r2, #11
 8001bd0:	18ba      	adds	r2, r7, r2
 8001bd2:	7812      	ldrb	r2, [r2, #0]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d10a      	bne.n	8001bee <OD_getSub+0x13a>
                odo = &odoArr[i];
 8001bd8:	187b      	adds	r3, r7, r1
 8001bda:	781a      	ldrb	r2, [r3, #0]
 8001bdc:	0013      	movs	r3, r2
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	189b      	adds	r3, r3, r2
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	001a      	movs	r2, r3
 8001be6:	6a3b      	ldr	r3, [r7, #32]
 8001be8:	189b      	adds	r3, r3, r2
 8001bea:	62fb      	str	r3, [r7, #44]	; 0x2c
                break;
 8001bec:	e00c      	b.n	8001c08 <OD_getSub+0x154>
        for (uint8_t i = 0; i < entry->subEntriesCount; i++) {
 8001bee:	212b      	movs	r1, #43	; 0x2b
 8001bf0:	187b      	adds	r3, r7, r1
 8001bf2:	781a      	ldrb	r2, [r3, #0]
 8001bf4:	187b      	adds	r3, r7, r1
 8001bf6:	3201      	adds	r2, #1
 8001bf8:	701a      	strb	r2, [r3, #0]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	789b      	ldrb	r3, [r3, #2]
 8001bfe:	222b      	movs	r2, #43	; 0x2b
 8001c00:	18ba      	adds	r2, r7, r2
 8001c02:	7812      	ldrb	r2, [r2, #0]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d3d7      	bcc.n	8001bb8 <OD_getSub+0x104>
            }
        }
        if (odo == NULL) return ODR_SUB_NOT_EXIST;
 8001c08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d101      	bne.n	8001c12 <OD_getSub+0x15e>
 8001c0e:	230e      	movs	r3, #14
 8001c10:	e045      	b.n	8001c9e <OD_getSub+0x1ea>

        stream->attribute = odo->attribute;
 8001c12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c14:	795a      	ldrb	r2, [r3, #5]
 8001c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c18:	741a      	strb	r2, [r3, #16]
        stream->dataOrig = odo->dataOrig;
 8001c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c20:	601a      	str	r2, [r3, #0]
        stream->dataLength = odo->dataLength;
 8001c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c24:	689a      	ldr	r2, [r3, #8]
 8001c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c28:	609a      	str	r2, [r3, #8]
        break;
 8001c2a:	e001      	b.n	8001c30 <OD_getSub+0x17c>
    }
    default: {
        return ODR_DEV_INCOMPAT;
 8001c2c:	2309      	movs	r3, #9
 8001c2e:	e036      	b.n	8001c9e <OD_getSub+0x1ea>
    }
    }

    /* Access data from the original OD location */
    if (entry->extension == NULL || odOrig) {
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d002      	beq.n	8001c3e <OD_getSub+0x18a>
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d009      	beq.n	8001c52 <OD_getSub+0x19e>
        io->read = OD_readOriginal;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	4a19      	ldr	r2, [pc, #100]	; (8001ca8 <OD_getSub+0x1f4>)
 8001c42:	615a      	str	r2, [r3, #20]
        io->write = OD_writeOriginal;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a19      	ldr	r2, [pc, #100]	; (8001cac <OD_getSub+0x1f8>)
 8001c48:	619a      	str	r2, [r3, #24]
        stream->object = NULL;
 8001c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	605a      	str	r2, [r3, #4]
 8001c50:	e01c      	b.n	8001c8c <OD_getSub+0x1d8>
    }
    /* Access data from extension specified by application */
    else {
        io->read = entry->extension->read != NULL ?
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	685b      	ldr	r3, [r3, #4]
                   entry->extension->read : OD_readDisabled;
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d003      	beq.n	8001c64 <OD_getSub+0x1b0>
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	685a      	ldr	r2, [r3, #4]
 8001c62:	e000      	b.n	8001c66 <OD_getSub+0x1b2>
 8001c64:	4a12      	ldr	r2, [pc, #72]	; (8001cb0 <OD_getSub+0x1fc>)
        io->read = entry->extension->read != NULL ?
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	615a      	str	r2, [r3, #20]
        io->write = entry->extension->write != NULL ?
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	689b      	ldr	r3, [r3, #8]
                    entry->extension->write : OD_writeDisabled;
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d003      	beq.n	8001c7c <OD_getSub+0x1c8>
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	689b      	ldr	r3, [r3, #8]
 8001c78:	689a      	ldr	r2, [r3, #8]
 8001c7a:	e000      	b.n	8001c7e <OD_getSub+0x1ca>
 8001c7c:	4a0d      	ldr	r2, [pc, #52]	; (8001cb4 <OD_getSub+0x200>)
        io->write = entry->extension->write != NULL ?
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	619a      	str	r2, [r3, #24]
        stream->object = entry->extension->object;
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8a:	605a      	str	r2, [r3, #4]
    }

    /* Reset stream data offset */
    stream->dataOffset = 0;
 8001c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c8e:	2200      	movs	r2, #0
 8001c90:	60da      	str	r2, [r3, #12]
    stream->subIndex = subIndex;
 8001c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c94:	220b      	movs	r2, #11
 8001c96:	18ba      	adds	r2, r7, r2
 8001c98:	7812      	ldrb	r2, [r2, #0]
 8001c9a:	745a      	strb	r2, [r3, #17]

    return ODR_OK;
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	0018      	movs	r0, r3
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	b00c      	add	sp, #48	; 0x30
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	46c0      	nop			; (mov r8, r8)
 8001ca8:	08001807 	.word	0x08001807
 8001cac:	080018c5 	.word	0x080018c5
 8001cb0:	0800198f 	.word	0x0800198f
 8001cb4:	080019a7 	.word	0x080019a7

08001cb8 <OD_getSDOabCode>:

/******************************************************************************/
uint32_t OD_getSDOabCode(ODR_t returnCode) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	0002      	movs	r2, r0
 8001cc0:	1dfb      	adds	r3, r7, #7
 8001cc2:	701a      	strb	r2, [r3, #0]
        0x08000023UL, /* Object dict. not present or dynamic generation fails */
        0x08000024UL  /* No data available */
    };

    return (returnCode < 0 || returnCode >= ODR_COUNT) ?
        abortCodes[ODR_DEV_INCOMPAT] : abortCodes[returnCode];
 8001cc4:	1dfb      	adds	r3, r7, #7
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	2b7f      	cmp	r3, #127	; 0x7f
 8001cca:	d804      	bhi.n	8001cd6 <OD_getSDOabCode+0x1e>
    return (returnCode < 0 || returnCode >= ODR_COUNT) ?
 8001ccc:	1dfb      	adds	r3, r7, #7
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	b25b      	sxtb	r3, r3
 8001cd2:	2b19      	cmp	r3, #25
 8001cd4:	dd02      	ble.n	8001cdc <OD_getSDOabCode+0x24>
        abortCodes[ODR_DEV_INCOMPAT] : abortCodes[returnCode];
 8001cd6:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <OD_getSDOabCode+0x38>)
 8001cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cda:	e005      	b.n	8001ce8 <OD_getSDOabCode+0x30>
 8001cdc:	1dfb      	adds	r3, r7, #7
 8001cde:	2200      	movs	r2, #0
 8001ce0:	569a      	ldrsb	r2, [r3, r2]
 8001ce2:	4b03      	ldr	r3, [pc, #12]	; (8001cf0 <OD_getSDOabCode+0x38>)
 8001ce4:	0092      	lsls	r2, r2, #2
 8001ce6:	58d3      	ldr	r3, [r2, r3]
}
 8001ce8:	0018      	movs	r0, r3
 8001cea:	46bd      	mov	sp, r7
 8001cec:	b002      	add	sp, #8
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	0800e7f8 	.word	0x0800e7f8

08001cf4 <OD_get_value>:


/******************************************************************************/
ODR_t OD_get_value(const OD_entry_t *entry, uint8_t subIndex,
                   void *val, OD_size_t len, bool_t odOrig)
{
 8001cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cf6:	b08f      	sub	sp, #60	; 0x3c
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	607a      	str	r2, [r7, #4]
 8001cfe:	603b      	str	r3, [r7, #0]
 8001d00:	230b      	movs	r3, #11
 8001d02:	18fb      	adds	r3, r7, r3
 8001d04:	1c0a      	adds	r2, r1, #0
 8001d06:	701a      	strb	r2, [r3, #0]
    if (val == NULL) return ODR_DEV_INCOMPAT;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <OD_get_value+0x1e>
 8001d0e:	2309      	movs	r3, #9
 8001d10:	e02b      	b.n	8001d6a <OD_get_value+0x76>

    OD_IO_t io;
    OD_stream_t *stream = (OD_stream_t *)&io;
 8001d12:	2214      	movs	r2, #20
 8001d14:	18bb      	adds	r3, r7, r2
 8001d16:	637b      	str	r3, [r7, #52]	; 0x34
    OD_size_t countRd = 0;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	613b      	str	r3, [r7, #16]

    ODR_t ret = OD_getSub(entry, subIndex, &io, odOrig);
 8001d1c:	2633      	movs	r6, #51	; 0x33
 8001d1e:	19bc      	adds	r4, r7, r6
 8001d20:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 8001d22:	18ba      	adds	r2, r7, r2
 8001d24:	230b      	movs	r3, #11
 8001d26:	18fb      	adds	r3, r7, r3
 8001d28:	7819      	ldrb	r1, [r3, #0]
 8001d2a:	68f8      	ldr	r0, [r7, #12]
 8001d2c:	002b      	movs	r3, r5
 8001d2e:	f7ff fec1 	bl	8001ab4 <OD_getSub>
 8001d32:	0003      	movs	r3, r0
 8001d34:	7023      	strb	r3, [r4, #0]

    if (ret != ODR_OK) return ret;
 8001d36:	19bb      	adds	r3, r7, r6
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	b25b      	sxtb	r3, r3
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d003      	beq.n	8001d48 <OD_get_value+0x54>
 8001d40:	19bb      	adds	r3, r7, r6
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	b25b      	sxtb	r3, r3
 8001d46:	e010      	b.n	8001d6a <OD_get_value+0x76>
    if (stream->dataLength != len) return ODR_TYPE_MISMATCH;
 8001d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	683a      	ldr	r2, [r7, #0]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d001      	beq.n	8001d56 <OD_get_value+0x62>
 8001d52:	230b      	movs	r3, #11
 8001d54:	e009      	b.n	8001d6a <OD_get_value+0x76>

    return io.read(stream, val, len, &countRd);
 8001d56:	2314      	movs	r3, #20
 8001d58:	18fb      	adds	r3, r7, r3
 8001d5a:	695c      	ldr	r4, [r3, #20]
 8001d5c:	2310      	movs	r3, #16
 8001d5e:	18fb      	adds	r3, r7, r3
 8001d60:	683a      	ldr	r2, [r7, #0]
 8001d62:	6879      	ldr	r1, [r7, #4]
 8001d64:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001d66:	47a0      	blx	r4
 8001d68:	0003      	movs	r3, r0
}
 8001d6a:	0018      	movs	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	b00f      	add	sp, #60	; 0x3c
 8001d70:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001d72 <OD_set_value>:

ODR_t OD_set_value(const OD_entry_t *entry, uint8_t subIndex, void *val,
                   OD_size_t len, bool_t odOrig)
{
 8001d72:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d74:	b08f      	sub	sp, #60	; 0x3c
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	60f8      	str	r0, [r7, #12]
 8001d7a:	607a      	str	r2, [r7, #4]
 8001d7c:	603b      	str	r3, [r7, #0]
 8001d7e:	200b      	movs	r0, #11
 8001d80:	183b      	adds	r3, r7, r0
 8001d82:	1c0a      	adds	r2, r1, #0
 8001d84:	701a      	strb	r2, [r3, #0]
    OD_IO_t io;
    OD_stream_t *stream = &io.stream;
 8001d86:	2214      	movs	r2, #20
 8001d88:	18bb      	adds	r3, r7, r2
 8001d8a:	637b      	str	r3, [r7, #52]	; 0x34
    OD_size_t countWritten = 0;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	613b      	str	r3, [r7, #16]

    ODR_t ret = OD_getSub(entry, subIndex, &io, odOrig);
 8001d90:	2633      	movs	r6, #51	; 0x33
 8001d92:	19bc      	adds	r4, r7, r6
 8001d94:	6d3d      	ldr	r5, [r7, #80]	; 0x50
 8001d96:	18ba      	adds	r2, r7, r2
 8001d98:	183b      	adds	r3, r7, r0
 8001d9a:	7819      	ldrb	r1, [r3, #0]
 8001d9c:	68f8      	ldr	r0, [r7, #12]
 8001d9e:	002b      	movs	r3, r5
 8001da0:	f7ff fe88 	bl	8001ab4 <OD_getSub>
 8001da4:	0003      	movs	r3, r0
 8001da6:	7023      	strb	r3, [r4, #0]

    if (ret != ODR_OK) return ret;
 8001da8:	19bb      	adds	r3, r7, r6
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	b25b      	sxtb	r3, r3
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d003      	beq.n	8001dba <OD_set_value+0x48>
 8001db2:	19bb      	adds	r3, r7, r6
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	b25b      	sxtb	r3, r3
 8001db8:	e010      	b.n	8001ddc <OD_set_value+0x6a>
    if (stream->dataLength != len) return ODR_TYPE_MISMATCH;
 8001dba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	683a      	ldr	r2, [r7, #0]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d001      	beq.n	8001dc8 <OD_set_value+0x56>
 8001dc4:	230b      	movs	r3, #11
 8001dc6:	e009      	b.n	8001ddc <OD_set_value+0x6a>

    return io.write(stream, val, len, &countWritten);
 8001dc8:	2314      	movs	r3, #20
 8001dca:	18fb      	adds	r3, r7, r3
 8001dcc:	699c      	ldr	r4, [r3, #24]
 8001dce:	2310      	movs	r3, #16
 8001dd0:	18fb      	adds	r3, r7, r3
 8001dd2:	683a      	ldr	r2, [r7, #0]
 8001dd4:	6879      	ldr	r1, [r7, #4]
 8001dd6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001dd8:	47a0      	blx	r4
 8001dda:	0003      	movs	r3, r0
}
 8001ddc:	0018      	movs	r0, r3
 8001dde:	46bd      	mov	sp, r7
 8001de0:	b00f      	add	sp, #60	; 0x3c
 8001de2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001de4 <OD_getPtr>:

void *OD_getPtr(const OD_entry_t *entry, uint8_t subIndex, OD_size_t len,
                ODR_t *err)
{
 8001de4:	b5b0      	push	{r4, r5, r7, lr}
 8001de6:	b08e      	sub	sp, #56	; 0x38
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	607a      	str	r2, [r7, #4]
 8001dee:	603b      	str	r3, [r7, #0]
 8001df0:	200b      	movs	r0, #11
 8001df2:	183b      	adds	r3, r7, r0
 8001df4:	1c0a      	adds	r2, r1, #0
 8001df6:	701a      	strb	r2, [r3, #0]
    ODR_t errCopy;
    OD_IO_t io;
    OD_stream_t *stream = &io.stream;
 8001df8:	2214      	movs	r2, #20
 8001dfa:	18bb      	adds	r3, r7, r2
 8001dfc:	633b      	str	r3, [r7, #48]	; 0x30

    errCopy = OD_getSub(entry, subIndex, &io, true);
 8001dfe:	2537      	movs	r5, #55	; 0x37
 8001e00:	197c      	adds	r4, r7, r5
 8001e02:	18ba      	adds	r2, r7, r2
 8001e04:	183b      	adds	r3, r7, r0
 8001e06:	7819      	ldrb	r1, [r3, #0]
 8001e08:	68f8      	ldr	r0, [r7, #12]
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	f7ff fe52 	bl	8001ab4 <OD_getSub>
 8001e10:	0003      	movs	r3, r0
 8001e12:	7023      	strb	r3, [r4, #0]

    if (errCopy == ODR_OK) {
 8001e14:	197b      	adds	r3, r7, r5
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	b25b      	sxtb	r3, r3
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d118      	bne.n	8001e50 <OD_getPtr+0x6c>
        if (stream->dataOrig == NULL || stream->dataLength == 0) {
 8001e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d003      	beq.n	8001e2e <OD_getPtr+0x4a>
 8001e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d104      	bne.n	8001e38 <OD_getPtr+0x54>
            errCopy = ODR_DEV_INCOMPAT;
 8001e2e:	2337      	movs	r3, #55	; 0x37
 8001e30:	18fb      	adds	r3, r7, r3
 8001e32:	2209      	movs	r2, #9
 8001e34:	701a      	strb	r2, [r3, #0]
 8001e36:	e00b      	b.n	8001e50 <OD_getPtr+0x6c>
        }
        else if (len != 0 && len != stream->dataLength) {
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d008      	beq.n	8001e50 <OD_getPtr+0x6c>
 8001e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e40:	689b      	ldr	r3, [r3, #8]
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	d003      	beq.n	8001e50 <OD_getPtr+0x6c>
            errCopy = ODR_TYPE_MISMATCH;
 8001e48:	2337      	movs	r3, #55	; 0x37
 8001e4a:	18fb      	adds	r3, r7, r3
 8001e4c:	220b      	movs	r2, #11
 8001e4e:	701a      	strb	r2, [r3, #0]
        }
    }

    if (err != NULL) *err = errCopy;
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d004      	beq.n	8001e60 <OD_getPtr+0x7c>
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	2237      	movs	r2, #55	; 0x37
 8001e5a:	18ba      	adds	r2, r7, r2
 8001e5c:	7812      	ldrb	r2, [r2, #0]
 8001e5e:	701a      	strb	r2, [r3, #0]

    return errCopy == ODR_OK ? stream->dataOrig : NULL;
 8001e60:	2337      	movs	r3, #55	; 0x37
 8001e62:	18fb      	adds	r3, r7, r3
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	b25b      	sxtb	r3, r3
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d102      	bne.n	8001e72 <OD_getPtr+0x8e>
 8001e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	e000      	b.n	8001e74 <OD_getPtr+0x90>
 8001e72:	2300      	movs	r3, #0
}
 8001e74:	0018      	movs	r0, r3
 8001e76:	46bd      	mov	sp, r7
 8001e78:	b00e      	add	sp, #56	; 0x38
 8001e7a:	bdb0      	pop	{r4, r5, r7, pc}

08001e7c <CO_getUint8>:
static inline uint8_t CO_getUint8(const void *buf) {
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	781a      	ldrb	r2, [r3, #0]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 8001e88:	210f      	movs	r1, #15
 8001e8a:	187b      	adds	r3, r7, r1
 8001e8c:	701a      	strb	r2, [r3, #0]
 8001e8e:	187b      	adds	r3, r7, r1
 8001e90:	781b      	ldrb	r3, [r3, #0]
}
 8001e92:	0018      	movs	r0, r3
 8001e94:	46bd      	mov	sp, r7
 8001e96:	b004      	add	sp, #16
 8001e98:	bd80      	pop	{r7, pc}

08001e9a <CO_getUint16>:
static inline uint16_t CO_getUint16(const void *buf) {
 8001e9a:	b590      	push	{r4, r7, lr}
 8001e9c:	b085      	sub	sp, #20
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	6078      	str	r0, [r7, #4]
    uint16_t value; memmove(&value, buf, sizeof(value)); return value;
 8001ea2:	6879      	ldr	r1, [r7, #4]
 8001ea4:	240e      	movs	r4, #14
 8001ea6:	193b      	adds	r3, r7, r4
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	0018      	movs	r0, r3
 8001eac:	f00b fd29 	bl	800d902 <memmove>
 8001eb0:	193b      	adds	r3, r7, r4
 8001eb2:	881b      	ldrh	r3, [r3, #0]
}
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	b005      	add	sp, #20
 8001eba:	bd90      	pop	{r4, r7, pc}

08001ebc <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8001ec4:	6879      	ldr	r1, [r7, #4]
 8001ec6:	230c      	movs	r3, #12
 8001ec8:	18fb      	adds	r3, r7, r3
 8001eca:	2204      	movs	r2, #4
 8001ecc:	0018      	movs	r0, r3
 8001ece:	f00b fd18 	bl	800d902 <memmove>
 8001ed2:	68fb      	ldr	r3, [r7, #12]
}
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	b004      	add	sp, #16
 8001eda:	bd80      	pop	{r7, pc}

08001edc <CO_setUint32>:
static inline uint8_t CO_setUint32(void *buf, uint32_t value) {
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b082      	sub	sp, #8
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
 8001ee4:	6039      	str	r1, [r7, #0]
    memmove(buf, &value, sizeof(value)); return sizeof(value);
 8001ee6:	0039      	movs	r1, r7
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2204      	movs	r2, #4
 8001eec:	0018      	movs	r0, r3
 8001eee:	f00b fd08 	bl	800d902 <memmove>
 8001ef2:	2304      	movs	r3, #4
}
 8001ef4:	0018      	movs	r0, r3
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	b002      	add	sp, #8
 8001efa:	bd80      	pop	{r7, pc}

08001efc <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d002      	beq.n	8001f10 <OD_getIndex+0x14>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	881b      	ldrh	r3, [r3, #0]
 8001f0e:	e000      	b.n	8001f12 <OD_getIndex+0x16>
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	0018      	movs	r0, r3
 8001f14:	46bd      	mov	sp, r7
 8001f16:	b002      	add	sp, #8
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <OD_extension_init>:
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b082      	sub	sp, #8
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
 8001f22:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d101      	bne.n	8001f2e <OD_extension_init+0x14>
 8001f2a:	2305      	movs	r3, #5
 8001f2c:	e003      	b.n	8001f36 <OD_extension_init+0x1c>
    entry->extension = extension;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	683a      	ldr	r2, [r7, #0]
 8001f32:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	0018      	movs	r0, r3
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	b002      	add	sp, #8
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <OD_get_u8>:
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b086      	sub	sp, #24
 8001f42:	af02      	add	r7, sp, #8
 8001f44:	60f8      	str	r0, [r7, #12]
 8001f46:	607a      	str	r2, [r7, #4]
 8001f48:	603b      	str	r3, [r7, #0]
 8001f4a:	200b      	movs	r0, #11
 8001f4c:	183b      	adds	r3, r7, r0
 8001f4e:	1c0a      	adds	r2, r1, #0
 8001f50:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	183b      	adds	r3, r7, r0
 8001f56:	7819      	ldrb	r1, [r3, #0]
 8001f58:	68f8      	ldr	r0, [r7, #12]
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	9300      	str	r3, [sp, #0]
 8001f5e:	2301      	movs	r3, #1
 8001f60:	f7ff fec8 	bl	8001cf4 <OD_get_value>
 8001f64:	0003      	movs	r3, r0
}
 8001f66:	0018      	movs	r0, r3
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	b004      	add	sp, #16
 8001f6c:	bd80      	pop	{r7, pc}

08001f6e <OD_get_u16>:
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b086      	sub	sp, #24
 8001f72:	af02      	add	r7, sp, #8
 8001f74:	60f8      	str	r0, [r7, #12]
 8001f76:	607a      	str	r2, [r7, #4]
 8001f78:	603b      	str	r3, [r7, #0]
 8001f7a:	200b      	movs	r0, #11
 8001f7c:	183b      	adds	r3, r7, r0
 8001f7e:	1c0a      	adds	r2, r1, #0
 8001f80:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	183b      	adds	r3, r7, r0
 8001f86:	7819      	ldrb	r1, [r3, #0]
 8001f88:	68f8      	ldr	r0, [r7, #12]
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	9300      	str	r3, [sp, #0]
 8001f8e:	2302      	movs	r3, #2
 8001f90:	f7ff feb0 	bl	8001cf4 <OD_get_value>
 8001f94:	0003      	movs	r3, r0
}
 8001f96:	0018      	movs	r0, r3
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	b004      	add	sp, #16
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <OD_get_u32>:
{
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b086      	sub	sp, #24
 8001fa2:	af02      	add	r7, sp, #8
 8001fa4:	60f8      	str	r0, [r7, #12]
 8001fa6:	607a      	str	r2, [r7, #4]
 8001fa8:	603b      	str	r3, [r7, #0]
 8001faa:	200b      	movs	r0, #11
 8001fac:	183b      	adds	r3, r7, r0
 8001fae:	1c0a      	adds	r2, r1, #0
 8001fb0:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8001fb2:	687a      	ldr	r2, [r7, #4]
 8001fb4:	183b      	adds	r3, r7, r0
 8001fb6:	7819      	ldrb	r1, [r3, #0]
 8001fb8:	68f8      	ldr	r0, [r7, #12]
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	9300      	str	r3, [sp, #0]
 8001fbe:	2304      	movs	r3, #4
 8001fc0:	f7ff fe98 	bl	8001cf4 <OD_get_value>
 8001fc4:	0003      	movs	r3, r0
}
 8001fc6:	0018      	movs	r0, r3
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	b004      	add	sp, #16
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <OD_write_dummy>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_dummy(OD_stream_t *stream, const void *buf,
                            OD_size_t count, OD_size_t *countWritten)
{
 8001fce:	b580      	push	{r7, lr}
 8001fd0:	b084      	sub	sp, #16
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	60f8      	str	r0, [r7, #12]
 8001fd6:	60b9      	str	r1, [r7, #8]
 8001fd8:	607a      	str	r2, [r7, #4]
 8001fda:	603b      	str	r3, [r7, #0]
    (void) stream; (void) buf;
    if (countWritten != NULL) *countWritten = count;
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d002      	beq.n	8001fe8 <OD_write_dummy+0x1a>
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 8001fe8:	2300      	movs	r3, #0
}
 8001fea:	0018      	movs	r0, r3
 8001fec:	46bd      	mov	sp, r7
 8001fee:	b004      	add	sp, #16
 8001ff0:	bd80      	pop	{r7, pc}

08001ff2 <OD_read_dummy>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_dummy(OD_stream_t *stream, void *buf,
                           OD_size_t count, OD_size_t *countRead)
{
 8001ff2:	b580      	push	{r7, lr}
 8001ff4:	b084      	sub	sp, #16
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	60f8      	str	r0, [r7, #12]
 8001ffa:	60b9      	str	r1, [r7, #8]
 8001ffc:	607a      	str	r2, [r7, #4]
 8001ffe:	603b      	str	r3, [r7, #0]
    if (buf == NULL || stream == NULL || countRead == NULL) {
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d005      	beq.n	8002012 <OD_read_dummy+0x20>
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d002      	beq.n	8002012 <OD_read_dummy+0x20>
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d101      	bne.n	8002016 <OD_read_dummy+0x24>
        return ODR_DEV_INCOMPAT;
 8002012:	2309      	movs	r3, #9
 8002014:	e011      	b.n	800203a <OD_read_dummy+0x48>
    }

    if (count > stream->dataLength) {
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	689b      	ldr	r3, [r3, #8]
 800201a:	687a      	ldr	r2, [r7, #4]
 800201c:	429a      	cmp	r2, r3
 800201e:	d902      	bls.n	8002026 <OD_read_dummy+0x34>
        count = stream->dataLength;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	607b      	str	r3, [r7, #4]
    }

    memset(buf, 0, count);
 8002026:	687a      	ldr	r2, [r7, #4]
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	2100      	movs	r1, #0
 800202c:	0018      	movs	r0, r3
 800202e:	f00b fc7b 	bl	800d928 <memset>

    *countRead = count;
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	601a      	str	r2, [r3, #0]
    return ODR_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	0018      	movs	r0, r3
 800203c:	46bd      	mov	sp, r7
 800203e:	b004      	add	sp, #16
 8002040:	bd80      	pop	{r7, pc}
	...

08002044 <PDOconfigMap>:
static ODR_t PDOconfigMap(CO_PDO_common_t *PDO,
                          uint32_t map,
                          uint8_t mapIndex,
                          bool_t isRPDO,
                          OD_t *OD)
{
 8002044:	b5b0      	push	{r4, r5, r7, lr}
 8002046:	b092      	sub	sp, #72	; 0x48
 8002048:	af00      	add	r7, sp, #0
 800204a:	60f8      	str	r0, [r7, #12]
 800204c:	60b9      	str	r1, [r7, #8]
 800204e:	603b      	str	r3, [r7, #0]
 8002050:	1dfb      	adds	r3, r7, #7
 8002052:	701a      	strb	r2, [r3, #0]
    uint16_t index = (uint16_t) (map >> 16);
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	0c1a      	lsrs	r2, r3, #16
 8002058:	2346      	movs	r3, #70	; 0x46
 800205a:	18fb      	adds	r3, r7, r3
 800205c:	801a      	strh	r2, [r3, #0]
    uint8_t subIndex = (uint8_t) (map >> 8);
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	0a1a      	lsrs	r2, r3, #8
 8002062:	2345      	movs	r3, #69	; 0x45
 8002064:	18fb      	adds	r3, r7, r3
 8002066:	701a      	strb	r2, [r3, #0]
    uint8_t mappedLengthBits = (uint8_t) map;
 8002068:	2144      	movs	r1, #68	; 0x44
 800206a:	187b      	adds	r3, r7, r1
 800206c:	68ba      	ldr	r2, [r7, #8]
 800206e:	701a      	strb	r2, [r3, #0]
    uint8_t mappedLength = mappedLengthBits >> 3;
 8002070:	2043      	movs	r0, #67	; 0x43
 8002072:	183b      	adds	r3, r7, r0
 8002074:	187a      	adds	r2, r7, r1
 8002076:	7812      	ldrb	r2, [r2, #0]
 8002078:	08d2      	lsrs	r2, r2, #3
 800207a:	701a      	strb	r2, [r3, #0]
    OD_IO_t *OD_IO = &PDO->OD_IO[mapIndex];
 800207c:	1dfb      	adds	r3, r7, #7
 800207e:	781a      	ldrb	r2, [r3, #0]
 8002080:	0013      	movs	r3, r2
 8002082:	00db      	lsls	r3, r3, #3
 8002084:	1a9b      	subs	r3, r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	3310      	adds	r3, #16
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	18d3      	adds	r3, r2, r3
 800208e:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* total PDO length can not be more than CO_PDO_MAX_SIZE bytes */
    if (mappedLength > CO_PDO_MAX_SIZE) {
 8002090:	183b      	adds	r3, r7, r0
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	2b08      	cmp	r3, #8
 8002096:	d901      	bls.n	800209c <PDOconfigMap+0x58>
        return ODR_MAP_LEN; /* PDO length exceeded */
 8002098:	2307      	movs	r3, #7
 800209a:	e0a8      	b.n	80021ee <PDOconfigMap+0x1aa>
    }

    /* is there a reference to the dummy entry */
    if (index < 0x20 && subIndex == 0) {
 800209c:	2346      	movs	r3, #70	; 0x46
 800209e:	18fb      	adds	r3, r7, r3
 80020a0:	881b      	ldrh	r3, [r3, #0]
 80020a2:	2b1f      	cmp	r3, #31
 80020a4:	d81d      	bhi.n	80020e2 <PDOconfigMap+0x9e>
 80020a6:	2345      	movs	r3, #69	; 0x45
 80020a8:	18fb      	adds	r3, r7, r3
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d118      	bne.n	80020e2 <PDOconfigMap+0x9e>
        OD_stream_t *stream = &OD_IO->stream;
 80020b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020b2:	63bb      	str	r3, [r7, #56]	; 0x38
        memset(stream, 0, sizeof(OD_stream_t));
 80020b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020b6:	2214      	movs	r2, #20
 80020b8:	2100      	movs	r1, #0
 80020ba:	0018      	movs	r0, r3
 80020bc:	f00b fc34 	bl	800d928 <memset>
        stream->dataLength = stream->dataOffset = mappedLength;
 80020c0:	2343      	movs	r3, #67	; 0x43
 80020c2:	18fb      	adds	r3, r7, r3
 80020c4:	781a      	ldrb	r2, [r3, #0]
 80020c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020c8:	60da      	str	r2, [r3, #12]
 80020ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020cc:	68da      	ldr	r2, [r3, #12]
 80020ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020d0:	609a      	str	r2, [r3, #8]
        OD_IO->read = OD_read_dummy;
 80020d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020d4:	4a48      	ldr	r2, [pc, #288]	; (80021f8 <PDOconfigMap+0x1b4>)
 80020d6:	615a      	str	r2, [r3, #20]
        OD_IO->write = OD_write_dummy;
 80020d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020da:	4a48      	ldr	r2, [pc, #288]	; (80021fc <PDOconfigMap+0x1b8>)
 80020dc:	619a      	str	r2, [r3, #24]
        return ODR_OK;
 80020de:	2300      	movs	r3, #0
 80020e0:	e085      	b.n	80021ee <PDOconfigMap+0x1aa>
    }

    /* find entry in the Object Dictionary */
    OD_IO_t OD_IOcopy;
    OD_entry_t *entry = OD_find(OD, index);
 80020e2:	2346      	movs	r3, #70	; 0x46
 80020e4:	18fb      	adds	r3, r7, r3
 80020e6:	881a      	ldrh	r2, [r3, #0]
 80020e8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80020ea:	0011      	movs	r1, r2
 80020ec:	0018      	movs	r0, r3
 80020ee:	f7ff fc66 	bl	80019be <OD_find>
 80020f2:	0003      	movs	r3, r0
 80020f4:	637b      	str	r3, [r7, #52]	; 0x34
    ODR_t odRet = OD_getSub(entry, subIndex, &OD_IOcopy, false);
 80020f6:	2533      	movs	r5, #51	; 0x33
 80020f8:	197c      	adds	r4, r7, r5
 80020fa:	2314      	movs	r3, #20
 80020fc:	18fa      	adds	r2, r7, r3
 80020fe:	2345      	movs	r3, #69	; 0x45
 8002100:	18fb      	adds	r3, r7, r3
 8002102:	7819      	ldrb	r1, [r3, #0]
 8002104:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002106:	2300      	movs	r3, #0
 8002108:	f7ff fcd4 	bl	8001ab4 <OD_getSub>
 800210c:	0003      	movs	r3, r0
 800210e:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8002110:	197b      	adds	r3, r7, r5
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	b25b      	sxtb	r3, r3
 8002116:	2b00      	cmp	r3, #0
 8002118:	d003      	beq.n	8002122 <PDOconfigMap+0xde>
        return odRet;
 800211a:	197b      	adds	r3, r7, r5
 800211c:	781b      	ldrb	r3, [r3, #0]
 800211e:	b25b      	sxtb	r3, r3
 8002120:	e065      	b.n	80021ee <PDOconfigMap+0x1aa>
    }

    /* verify access attributes, byte alignment and length */
    OD_attr_t testAttribute = isRPDO ? ODA_RPDO : ODA_TPDO;
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d001      	beq.n	800212c <PDOconfigMap+0xe8>
 8002128:	2208      	movs	r2, #8
 800212a:	e000      	b.n	800212e <PDOconfigMap+0xea>
 800212c:	2204      	movs	r2, #4
 800212e:	2132      	movs	r1, #50	; 0x32
 8002130:	187b      	adds	r3, r7, r1
 8002132:	701a      	strb	r2, [r3, #0]
    if ((OD_IOcopy.stream.attribute & testAttribute) == 0
 8002134:	2014      	movs	r0, #20
 8002136:	183b      	adds	r3, r7, r0
 8002138:	7c1b      	ldrb	r3, [r3, #16]
 800213a:	187a      	adds	r2, r7, r1
 800213c:	7812      	ldrb	r2, [r2, #0]
 800213e:	4013      	ands	r3, r2
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b00      	cmp	r3, #0
 8002144:	d00c      	beq.n	8002160 <PDOconfigMap+0x11c>
        || (mappedLengthBits & 0x07) != 0
 8002146:	2344      	movs	r3, #68	; 0x44
 8002148:	18fb      	adds	r3, r7, r3
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2207      	movs	r2, #7
 800214e:	4013      	ands	r3, r2
 8002150:	d106      	bne.n	8002160 <PDOconfigMap+0x11c>
        || OD_IOcopy.stream.dataLength < mappedLength
 8002152:	183b      	adds	r3, r7, r0
 8002154:	689a      	ldr	r2, [r3, #8]
 8002156:	2343      	movs	r3, #67	; 0x43
 8002158:	18fb      	adds	r3, r7, r3
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	429a      	cmp	r2, r3
 800215e:	d201      	bcs.n	8002164 <PDOconfigMap+0x120>
    ) {
        return ODR_NO_MAP; /* Object cannot be mapped to the PDO. */
 8002160:	2306      	movs	r3, #6
 8002162:	e044      	b.n	80021ee <PDOconfigMap+0x1aa>
    }

    /* Copy values and store mappedLength temporary. */
    *OD_IO = OD_IOcopy;
 8002164:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002166:	2214      	movs	r2, #20
 8002168:	18ba      	adds	r2, r7, r2
 800216a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800216c:	c313      	stmia	r3!, {r0, r1, r4}
 800216e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002170:	c313      	stmia	r3!, {r0, r1, r4}
 8002172:	6812      	ldr	r2, [r2, #0]
 8002174:	601a      	str	r2, [r3, #0]
    OD_IO->stream.dataOffset = mappedLength;
 8002176:	2343      	movs	r3, #67	; 0x43
 8002178:	18fb      	adds	r3, r7, r3
 800217a:	781a      	ldrb	r2, [r3, #0]
 800217c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800217e:	60da      	str	r2, [r3, #12]

    /* get TPDO request flag byte from extension */
#if OD_FLAGS_PDO_SIZE > 0
    if (!isRPDO) {
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d132      	bne.n	80021ec <PDOconfigMap+0x1a8>
        if (subIndex < (OD_FLAGS_PDO_SIZE * 8) && entry->extension != NULL) {
 8002186:	2445      	movs	r4, #69	; 0x45
 8002188:	193b      	adds	r3, r7, r4
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	2b1f      	cmp	r3, #31
 800218e:	d826      	bhi.n	80021de <PDOconfigMap+0x19a>
 8002190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d022      	beq.n	80021de <PDOconfigMap+0x19a>
            PDO->flagPDObyte[mapIndex] =
                    &entry->extension->flagsPDO[subIndex >> 3];
 8002198:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800219a:	6899      	ldr	r1, [r3, #8]
 800219c:	193b      	adds	r3, r7, r4
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	08db      	lsrs	r3, r3, #3
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	0018      	movs	r0, r3
            PDO->flagPDObyte[mapIndex] =
 80021a6:	1dfb      	adds	r3, r7, #7
 80021a8:	781a      	ldrb	r2, [r3, #0]
                    &entry->extension->flagsPDO[subIndex >> 3];
 80021aa:	0003      	movs	r3, r0
 80021ac:	3308      	adds	r3, #8
 80021ae:	18cb      	adds	r3, r1, r3
 80021b0:	1d19      	adds	r1, r3, #4
            PDO->flagPDObyte[mapIndex] =
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	323c      	adds	r2, #60	; 0x3c
 80021b6:	0092      	lsls	r2, r2, #2
 80021b8:	50d1      	str	r1, [r2, r3]
            PDO->flagPDObitmask[mapIndex] = 1 << (subIndex & 0x07);
 80021ba:	193b      	adds	r3, r7, r4
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	2207      	movs	r2, #7
 80021c0:	4013      	ands	r3, r2
 80021c2:	2201      	movs	r2, #1
 80021c4:	409a      	lsls	r2, r3
 80021c6:	0011      	movs	r1, r2
 80021c8:	1dfb      	adds	r3, r7, #7
 80021ca:	781a      	ldrb	r2, [r3, #0]
 80021cc:	b2c8      	uxtb	r0, r1
 80021ce:	68f9      	ldr	r1, [r7, #12]
 80021d0:	2388      	movs	r3, #136	; 0x88
 80021d2:	005b      	lsls	r3, r3, #1
 80021d4:	188a      	adds	r2, r1, r2
 80021d6:	18d3      	adds	r3, r2, r3
 80021d8:	1c02      	adds	r2, r0, #0
 80021da:	701a      	strb	r2, [r3, #0]
 80021dc:	e006      	b.n	80021ec <PDOconfigMap+0x1a8>
        }
        else {
            PDO->flagPDObyte[mapIndex] = NULL;
 80021de:	1dfb      	adds	r3, r7, #7
 80021e0:	781a      	ldrb	r2, [r3, #0]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	323c      	adds	r2, #60	; 0x3c
 80021e6:	0092      	lsls	r2, r2, #2
 80021e8:	2100      	movs	r1, #0
 80021ea:	50d1      	str	r1, [r2, r3]
        }
    }
#endif

    return ODR_OK;
 80021ec:	2300      	movs	r3, #0
}
 80021ee:	0018      	movs	r0, r3
 80021f0:	46bd      	mov	sp, r7
 80021f2:	b012      	add	sp, #72	; 0x48
 80021f4:	bdb0      	pop	{r4, r5, r7, pc}
 80021f6:	46c0      	nop			; (mov r8, r8)
 80021f8:	08001ff3 	.word	0x08001ff3
 80021fc:	08001fcf 	.word	0x08001fcf

08002200 <PDO_initMapping>:
                                        OD_t *OD,
                                        OD_entry_t *OD_PDOMapPar,
                                        bool_t isRPDO,
                                        uint32_t *errInfo,
                                        uint32_t *erroneousMap)
{
 8002200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002202:	b08d      	sub	sp, #52	; 0x34
 8002204:	af02      	add	r7, sp, #8
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	607a      	str	r2, [r7, #4]
 800220c:	603b      	str	r3, [r7, #0]
    ODR_t odRet;
    size_t pdoDataLength = 0;
 800220e:	2300      	movs	r3, #0
 8002210:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t mappedObjectsCount = 0;
 8002212:	211b      	movs	r1, #27
 8002214:	187b      	adds	r3, r7, r1
 8002216:	2200      	movs	r2, #0
 8002218:	701a      	strb	r2, [r3, #0]

    /* number of mapped application objects in PDO */
    odRet = OD_get_u8(OD_PDOMapPar, 0, &mappedObjectsCount, true);
 800221a:	2522      	movs	r5, #34	; 0x22
 800221c:	197c      	adds	r4, r7, r5
 800221e:	187a      	adds	r2, r7, r1
 8002220:	6878      	ldr	r0, [r7, #4]
 8002222:	2301      	movs	r3, #1
 8002224:	2100      	movs	r1, #0
 8002226:	f7ff fe8a 	bl	8001f3e <OD_get_u8>
 800222a:	0003      	movs	r3, r0
 800222c:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 800222e:	197b      	adds	r3, r7, r5
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	b25b      	sxtb	r3, r3
 8002234:	2b00      	cmp	r3, #0
 8002236:	d00d      	beq.n	8002254 <PDO_initMapping+0x54>
        if (errInfo != NULL) {
 8002238:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800223a:	2b00      	cmp	r3, #0
 800223c:	d007      	beq.n	800224e <PDO_initMapping+0x4e>
            *errInfo = ((uint32_t)OD_getIndex(OD_PDOMapPar)) << 8;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	0018      	movs	r0, r3
 8002242:	f7ff fe5b 	bl	8001efc <OD_getIndex>
 8002246:	0003      	movs	r3, r0
 8002248:	021a      	lsls	r2, r3, #8
 800224a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800224c:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 800224e:	230c      	movs	r3, #12
 8002250:	425b      	negs	r3, r3
 8002252:	e095      	b.n	8002380 <PDO_initMapping+0x180>
    }

    for (uint8_t i = 0; i < CO_PDO_MAX_MAPPED_ENTRIES; i++) {
 8002254:	2323      	movs	r3, #35	; 0x23
 8002256:	18fb      	adds	r3, r7, r3
 8002258:	2200      	movs	r2, #0
 800225a:	701a      	strb	r2, [r3, #0]
 800225c:	e06b      	b.n	8002336 <PDO_initMapping+0x136>
        OD_IO_t *OD_IO = &PDO->OD_IO[i];
 800225e:	2523      	movs	r5, #35	; 0x23
 8002260:	197b      	adds	r3, r7, r5
 8002262:	781a      	ldrb	r2, [r3, #0]
 8002264:	0013      	movs	r3, r2
 8002266:	00db      	lsls	r3, r3, #3
 8002268:	1a9b      	subs	r3, r3, r2
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	3310      	adds	r3, #16
 800226e:	68fa      	ldr	r2, [r7, #12]
 8002270:	18d3      	adds	r3, r2, r3
 8002272:	61fb      	str	r3, [r7, #28]
        uint32_t map = 0;
 8002274:	2300      	movs	r3, #0
 8002276:	617b      	str	r3, [r7, #20]

        odRet = OD_get_u32(OD_PDOMapPar, i + 1, &map, true);
 8002278:	197b      	adds	r3, r7, r5
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	3301      	adds	r3, #1
 800227e:	b2d9      	uxtb	r1, r3
 8002280:	2622      	movs	r6, #34	; 0x22
 8002282:	19bc      	adds	r4, r7, r6
 8002284:	2314      	movs	r3, #20
 8002286:	18fa      	adds	r2, r7, r3
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	2301      	movs	r3, #1
 800228c:	f7ff fe87 	bl	8001f9e <OD_get_u32>
 8002290:	0003      	movs	r3, r0
 8002292:	7023      	strb	r3, [r4, #0]
        if (odRet == ODR_SUB_NOT_EXIST) {
 8002294:	19bb      	adds	r3, r7, r6
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	b25b      	sxtb	r3, r3
 800229a:	2b0e      	cmp	r3, #14
 800229c:	d044      	beq.n	8002328 <PDO_initMapping+0x128>
            continue;
        }
        if (odRet != ODR_OK) {
 800229e:	19bb      	adds	r3, r7, r6
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	b25b      	sxtb	r3, r3
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d010      	beq.n	80022ca <PDO_initMapping+0xca>
            if (errInfo != NULL) {
 80022a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d00a      	beq.n	80022c4 <PDO_initMapping+0xc4>
                *errInfo = (((uint32_t)OD_getIndex(OD_PDOMapPar))<<8) | i;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	0018      	movs	r0, r3
 80022b2:	f7ff fe23 	bl	8001efc <OD_getIndex>
 80022b6:	0003      	movs	r3, r0
 80022b8:	021a      	lsls	r2, r3, #8
 80022ba:	197b      	adds	r3, r7, r5
 80022bc:	781b      	ldrb	r3, [r3, #0]
 80022be:	431a      	orrs	r2, r3
 80022c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022c2:	601a      	str	r2, [r3, #0]
            }
            return CO_ERROR_OD_PARAMETERS;
 80022c4:	230c      	movs	r3, #12
 80022c6:	425b      	negs	r3, r3
 80022c8:	e05a      	b.n	8002380 <PDO_initMapping+0x180>
        }

        odRet = PDOconfigMap(PDO, map, i, isRPDO, OD);
 80022ca:	6979      	ldr	r1, [r7, #20]
 80022cc:	2622      	movs	r6, #34	; 0x22
 80022ce:	19bc      	adds	r4, r7, r6
 80022d0:	683d      	ldr	r5, [r7, #0]
 80022d2:	2323      	movs	r3, #35	; 0x23
 80022d4:	18fb      	adds	r3, r7, r3
 80022d6:	781a      	ldrb	r2, [r3, #0]
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	9300      	str	r3, [sp, #0]
 80022de:	002b      	movs	r3, r5
 80022e0:	f7ff feb0 	bl	8002044 <PDOconfigMap>
 80022e4:	0003      	movs	r3, r0
 80022e6:	7023      	strb	r3, [r4, #0]
        if (odRet != ODR_OK) {
 80022e8:	19bb      	adds	r3, r7, r6
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	b25b      	sxtb	r3, r3
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d00c      	beq.n	800230c <PDO_initMapping+0x10c>
            /* indicate erroneous mapping in initialization phase */
            OD_IO->stream.dataLength = 0;
 80022f2:	69fb      	ldr	r3, [r7, #28]
 80022f4:	2200      	movs	r2, #0
 80022f6:	609a      	str	r2, [r3, #8]
            OD_IO->stream.dataOffset = 0xFF;
 80022f8:	69fb      	ldr	r3, [r7, #28]
 80022fa:	22ff      	movs	r2, #255	; 0xff
 80022fc:	60da      	str	r2, [r3, #12]
            if (*erroneousMap == 0) *erroneousMap = map;
 80022fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d102      	bne.n	800230c <PDO_initMapping+0x10c>
 8002306:	697a      	ldr	r2, [r7, #20]
 8002308:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800230a:	601a      	str	r2, [r3, #0]
        }

        if (i < mappedObjectsCount) {
 800230c:	231b      	movs	r3, #27
 800230e:	18fb      	adds	r3, r7, r3
 8002310:	781b      	ldrb	r3, [r3, #0]
 8002312:	2223      	movs	r2, #35	; 0x23
 8002314:	18ba      	adds	r2, r7, r2
 8002316:	7812      	ldrb	r2, [r2, #0]
 8002318:	429a      	cmp	r2, r3
 800231a:	d206      	bcs.n	800232a <PDO_initMapping+0x12a>
            pdoDataLength += OD_IO->stream.dataOffset;
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002322:	18d3      	adds	r3, r2, r3
 8002324:	627b      	str	r3, [r7, #36]	; 0x24
 8002326:	e000      	b.n	800232a <PDO_initMapping+0x12a>
            continue;
 8002328:	46c0      	nop			; (mov r8, r8)
    for (uint8_t i = 0; i < CO_PDO_MAX_MAPPED_ENTRIES; i++) {
 800232a:	2123      	movs	r1, #35	; 0x23
 800232c:	187b      	adds	r3, r7, r1
 800232e:	781a      	ldrb	r2, [r3, #0]
 8002330:	187b      	adds	r3, r7, r1
 8002332:	3201      	adds	r2, #1
 8002334:	701a      	strb	r2, [r3, #0]
 8002336:	2323      	movs	r3, #35	; 0x23
 8002338:	18fb      	adds	r3, r7, r3
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	2b07      	cmp	r3, #7
 800233e:	d98e      	bls.n	800225e <PDO_initMapping+0x5e>
        }
    }
    if (pdoDataLength > CO_PDO_MAX_SIZE
 8002340:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002342:	2b08      	cmp	r3, #8
 8002344:	d807      	bhi.n	8002356 <PDO_initMapping+0x156>
        || (pdoDataLength == 0 && mappedObjectsCount > 0)
 8002346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002348:	2b00      	cmp	r3, #0
 800234a:	d10b      	bne.n	8002364 <PDO_initMapping+0x164>
 800234c:	231b      	movs	r3, #27
 800234e:	18fb      	adds	r3, r7, r3
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d006      	beq.n	8002364 <PDO_initMapping+0x164>
    ) {
        if (*erroneousMap == 0) *erroneousMap = 1;
 8002356:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d102      	bne.n	8002364 <PDO_initMapping+0x164>
 800235e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002360:	2201      	movs	r2, #1
 8002362:	601a      	str	r2, [r3, #0]
    }

    if (*erroneousMap == 0) {
 8002364:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d108      	bne.n	800237e <PDO_initMapping+0x17e>
        PDO->dataLength = (CO_PDO_size_t)pdoDataLength;
 800236c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236e:	b2da      	uxtb	r2, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	731a      	strb	r2, [r3, #12]
        PDO->mappedObjectsCount = mappedObjectsCount;
 8002374:	231b      	movs	r3, #27
 8002376:	18fb      	adds	r3, r7, r3
 8002378:	781a      	ldrb	r2, [r3, #0]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	735a      	strb	r2, [r3, #13]
    }

    return CO_ERROR_NO;
 800237e:	2300      	movs	r3, #0
}
 8002380:	0018      	movs	r0, r3
 8002382:	46bd      	mov	sp, r7
 8002384:	b00b      	add	sp, #44	; 0x2c
 8002386:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002388 <OD_write_PDO_mapping>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_PDO_mapping(OD_stream_t *stream, const void *buf,
                                  OD_size_t count, OD_size_t *countWritten)
{
 8002388:	b5f0      	push	{r4, r5, r6, r7, lr}
 800238a:	b08f      	sub	sp, #60	; 0x3c
 800238c:	af02      	add	r7, sp, #8
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
 8002394:	603b      	str	r3, [r7, #0]
    /* "count" is already verified in *_init() function */
    if (stream == NULL || buf == NULL || countWritten == NULL
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d009      	beq.n	80023b0 <OD_write_PDO_mapping+0x28>
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d006      	beq.n	80023b0 <OD_write_PDO_mapping+0x28>
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d003      	beq.n	80023b0 <OD_write_PDO_mapping+0x28>
        || stream->subIndex > CO_PDO_MAX_MAPPED_ENTRIES
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	7c5b      	ldrb	r3, [r3, #17]
 80023ac:	2b08      	cmp	r3, #8
 80023ae:	d901      	bls.n	80023b4 <OD_write_PDO_mapping+0x2c>
    ) {
        return ODR_DEV_INCOMPAT;
 80023b0:	2309      	movs	r3, #9
 80023b2:	e098      	b.n	80024e6 <OD_write_PDO_mapping+0x15e>
    }

    /* Only common part of the CO_RPDO_t or CO_TPDO_t will be used */
    CO_PDO_common_t *PDO = stream->object;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	627b      	str	r3, [r7, #36]	; 0x24

    /* PDO must be disabled before mapping configuration */
    if (PDO->valid || (PDO->mappedObjectsCount != 0 && stream->subIndex > 0)) {
 80023ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d107      	bne.n	80023d2 <OD_write_PDO_mapping+0x4a>
 80023c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023c4:	7b5b      	ldrb	r3, [r3, #13]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d005      	beq.n	80023d6 <OD_write_PDO_mapping+0x4e>
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	7c5b      	ldrb	r3, [r3, #17]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <OD_write_PDO_mapping+0x4e>
        return ODR_UNSUPP_ACCESS;
 80023d2:	2302      	movs	r3, #2
 80023d4:	e087      	b.n	80024e6 <OD_write_PDO_mapping+0x15e>
    }

    if (stream->subIndex == 0) {
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	7c5b      	ldrb	r3, [r3, #17]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d156      	bne.n	800248c <OD_write_PDO_mapping+0x104>
        uint8_t mappedObjectsCount = CO_getUint8(buf);
 80023de:	2522      	movs	r5, #34	; 0x22
 80023e0:	197c      	adds	r4, r7, r5
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	0018      	movs	r0, r3
 80023e6:	f7ff fd49 	bl	8001e7c <CO_getUint8>
 80023ea:	0003      	movs	r3, r0
 80023ec:	7023      	strb	r3, [r4, #0]
        size_t pdoDataLength = 0;
 80023ee:	2300      	movs	r3, #0
 80023f0:	62fb      	str	r3, [r7, #44]	; 0x2c

        if (mappedObjectsCount > CO_PDO_MAX_MAPPED_ENTRIES) {
 80023f2:	197b      	adds	r3, r7, r5
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	2b08      	cmp	r3, #8
 80023f8:	d901      	bls.n	80023fe <OD_write_PDO_mapping+0x76>
            return ODR_MAP_LEN;
 80023fa:	2307      	movs	r3, #7
 80023fc:	e073      	b.n	80024e6 <OD_write_PDO_mapping+0x15e>
        }

        /* validate enabled mapping parameters */
        for (uint8_t i = 0; i < mappedObjectsCount; i++) {
 80023fe:	232b      	movs	r3, #43	; 0x2b
 8002400:	18fb      	adds	r3, r7, r3
 8002402:	2200      	movs	r2, #0
 8002404:	701a      	strb	r2, [r3, #0]
 8002406:	e020      	b.n	800244a <OD_write_PDO_mapping+0xc2>
            OD_IO_t *OD_IO = &PDO->OD_IO[i];
 8002408:	232b      	movs	r3, #43	; 0x2b
 800240a:	18fb      	adds	r3, r7, r3
 800240c:	781a      	ldrb	r2, [r3, #0]
 800240e:	0013      	movs	r3, r2
 8002410:	00db      	lsls	r3, r3, #3
 8002412:	1a9b      	subs	r3, r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	3310      	adds	r3, #16
 8002418:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800241a:	18d3      	adds	r3, r2, r3
 800241c:	61fb      	str	r3, [r7, #28]
            size_t dataLength = (size_t) OD_IO->stream.dataLength;
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	689b      	ldr	r3, [r3, #8]
 8002422:	61bb      	str	r3, [r7, #24]
            size_t mappedLength = (size_t) OD_IO->stream.dataOffset;
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	68db      	ldr	r3, [r3, #12]
 8002428:	617b      	str	r3, [r7, #20]

            if (mappedLength > dataLength) {
 800242a:	697a      	ldr	r2, [r7, #20]
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	429a      	cmp	r2, r3
 8002430:	d901      	bls.n	8002436 <OD_write_PDO_mapping+0xae>
                /* erroneous map since device initial values */
                return ODR_NO_MAP;
 8002432:	2306      	movs	r3, #6
 8002434:	e057      	b.n	80024e6 <OD_write_PDO_mapping+0x15e>
            }
            pdoDataLength += mappedLength;
 8002436:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	18d3      	adds	r3, r2, r3
 800243c:	62fb      	str	r3, [r7, #44]	; 0x2c
        for (uint8_t i = 0; i < mappedObjectsCount; i++) {
 800243e:	212b      	movs	r1, #43	; 0x2b
 8002440:	187b      	adds	r3, r7, r1
 8002442:	781a      	ldrb	r2, [r3, #0]
 8002444:	187b      	adds	r3, r7, r1
 8002446:	3201      	adds	r2, #1
 8002448:	701a      	strb	r2, [r3, #0]
 800244a:	232b      	movs	r3, #43	; 0x2b
 800244c:	18fa      	adds	r2, r7, r3
 800244e:	2322      	movs	r3, #34	; 0x22
 8002450:	18fb      	adds	r3, r7, r3
 8002452:	7812      	ldrb	r2, [r2, #0]
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	429a      	cmp	r2, r3
 8002458:	d3d6      	bcc.n	8002408 <OD_write_PDO_mapping+0x80>
        }

        if (pdoDataLength > CO_PDO_MAX_SIZE) {
 800245a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800245c:	2b08      	cmp	r3, #8
 800245e:	d901      	bls.n	8002464 <OD_write_PDO_mapping+0xdc>
            return ODR_MAP_LEN;
 8002460:	2307      	movs	r3, #7
 8002462:	e040      	b.n	80024e6 <OD_write_PDO_mapping+0x15e>
        }
        if (pdoDataLength == 0 && mappedObjectsCount > 0) {
 8002464:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002466:	2b00      	cmp	r3, #0
 8002468:	d106      	bne.n	8002478 <OD_write_PDO_mapping+0xf0>
 800246a:	2322      	movs	r3, #34	; 0x22
 800246c:	18fb      	adds	r3, r7, r3
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d001      	beq.n	8002478 <OD_write_PDO_mapping+0xf0>
            return ODR_INVALID_VALUE;
 8002474:	230f      	movs	r3, #15
 8002476:	e036      	b.n	80024e6 <OD_write_PDO_mapping+0x15e>
        }

        /* success, update PDO */
        PDO->dataLength = (CO_PDO_size_t)pdoDataLength;
 8002478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800247a:	b2da      	uxtb	r2, r3
 800247c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247e:	731a      	strb	r2, [r3, #12]
        PDO->mappedObjectsCount = mappedObjectsCount;
 8002480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002482:	2222      	movs	r2, #34	; 0x22
 8002484:	18ba      	adds	r2, r7, r2
 8002486:	7812      	ldrb	r2, [r2, #0]
 8002488:	735a      	strb	r2, [r3, #13]
 800248a:	e025      	b.n	80024d8 <OD_write_PDO_mapping+0x150>
    }
    else {
        ODR_t odRet = PDOconfigMap(PDO, CO_getUint32(buf), stream->subIndex-1,
 800248c:	68bb      	ldr	r3, [r7, #8]
 800248e:	0018      	movs	r0, r3
 8002490:	f7ff fd14 	bl	8001ebc <CO_getUint32>
 8002494:	0006      	movs	r6, r0
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	7c5b      	ldrb	r3, [r3, #17]
 800249a:	3b01      	subs	r3, #1
 800249c:	b2d9      	uxtb	r1, r3
 800249e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024a0:	238c      	movs	r3, #140	; 0x8c
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	58d5      	ldr	r5, [r2, r3]
 80024a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024a8:	238e      	movs	r3, #142	; 0x8e
 80024aa:	005b      	lsls	r3, r3, #1
 80024ac:	58d3      	ldr	r3, [r2, r3]
 80024ae:	2223      	movs	r2, #35	; 0x23
 80024b0:	18bc      	adds	r4, r7, r2
 80024b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80024b4:	9300      	str	r3, [sp, #0]
 80024b6:	002b      	movs	r3, r5
 80024b8:	000a      	movs	r2, r1
 80024ba:	0031      	movs	r1, r6
 80024bc:	f7ff fdc2 	bl	8002044 <PDOconfigMap>
 80024c0:	0003      	movs	r3, r0
 80024c2:	7023      	strb	r3, [r4, #0]
                                   PDO->isRPDO, PDO->OD);
        if (odRet != ODR_OK) {
 80024c4:	2223      	movs	r2, #35	; 0x23
 80024c6:	18bb      	adds	r3, r7, r2
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	b25b      	sxtb	r3, r3
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d003      	beq.n	80024d8 <OD_write_PDO_mapping+0x150>
            return odRet;
 80024d0:	18bb      	adds	r3, r7, r2
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	b25b      	sxtb	r3, r3
 80024d6:	e006      	b.n	80024e6 <OD_write_PDO_mapping+0x15e>
        }
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	68b9      	ldr	r1, [r7, #8]
 80024de:	68f8      	ldr	r0, [r7, #12]
 80024e0:	f7ff f9f0 	bl	80018c4 <OD_writeOriginal>
 80024e4:	0003      	movs	r3, r0
}
 80024e6:	0018      	movs	r0, r3
 80024e8:	46bd      	mov	sp, r7
 80024ea:	b00d      	add	sp, #52	; 0x34
 80024ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080024f0 <OD_read_PDO_commParam>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_read_PDO_commParam(OD_stream_t *stream, void *buf,
                                   OD_size_t count, OD_size_t *countRead)
{
 80024f0:	b5b0      	push	{r4, r5, r7, lr}
 80024f2:	b088      	sub	sp, #32
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
 80024fc:	603b      	str	r3, [r7, #0]
    ODR_t returnCode = OD_readOriginal(stream, buf, count, countRead);
 80024fe:	251b      	movs	r5, #27
 8002500:	197c      	adds	r4, r7, r5
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	68b9      	ldr	r1, [r7, #8]
 8002508:	68f8      	ldr	r0, [r7, #12]
 800250a:	f7ff f97c 	bl	8001806 <OD_readOriginal>
 800250e:	0003      	movs	r3, r0
 8002510:	7023      	strb	r3, [r4, #0]

    /* When reading COB_ID, add Node-Id to the read value, if necessary */
    if (returnCode == ODR_OK && stream->subIndex == 1 && *countRead == 4) {
 8002512:	197b      	adds	r3, r7, r5
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	b25b      	sxtb	r3, r3
 8002518:	2b00      	cmp	r3, #0
 800251a:	d13e      	bne.n	800259a <OD_read_PDO_commParam+0xaa>
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	7c5b      	ldrb	r3, [r3, #17]
 8002520:	2b01      	cmp	r3, #1
 8002522:	d13a      	bne.n	800259a <OD_read_PDO_commParam+0xaa>
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b04      	cmp	r3, #4
 800252a:	d136      	bne.n	800259a <OD_read_PDO_commParam+0xaa>
        /* Only common part of the CO_RPDO_t or CO_TPDO_t will be used */
        CO_PDO_common_t *PDO = stream->object;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	617b      	str	r3, [r7, #20]
        uint32_t COB_ID = CO_getUint32(buf);
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	0018      	movs	r0, r3
 8002536:	f7ff fcc1 	bl	8001ebc <CO_getUint32>
 800253a:	0003      	movs	r3, r0
 800253c:	61fb      	str	r3, [r7, #28]
        uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 800253e:	69fb      	ldr	r3, [r7, #28]
 8002540:	b29a      	uxth	r2, r3
 8002542:	2112      	movs	r1, #18
 8002544:	187b      	adds	r3, r7, r1
 8002546:	0552      	lsls	r2, r2, #21
 8002548:	0d52      	lsrs	r2, r2, #21
 800254a:	801a      	strh	r2, [r3, #0]

        /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
        if (CAN_ID != 0 && CAN_ID == (PDO->preDefinedCanId & 0xFF80)) {
 800254c:	187b      	adds	r3, r7, r1
 800254e:	881b      	ldrh	r3, [r3, #0]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d013      	beq.n	800257c <OD_read_PDO_commParam+0x8c>
 8002554:	187b      	adds	r3, r7, r1
 8002556:	881a      	ldrh	r2, [r3, #0]
 8002558:	6979      	ldr	r1, [r7, #20]
 800255a:	2391      	movs	r3, #145	; 0x91
 800255c:	005b      	lsls	r3, r3, #1
 800255e:	5acb      	ldrh	r3, [r1, r3]
 8002560:	0019      	movs	r1, r3
 8002562:	4b12      	ldr	r3, [pc, #72]	; (80025ac <OD_read_PDO_commParam+0xbc>)
 8002564:	400b      	ands	r3, r1
 8002566:	429a      	cmp	r2, r3
 8002568:	d108      	bne.n	800257c <OD_read_PDO_commParam+0x8c>
            COB_ID = (COB_ID & 0xFFFF0000) | PDO->preDefinedCanId;
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	0c1b      	lsrs	r3, r3, #16
 800256e:	041b      	lsls	r3, r3, #16
 8002570:	6979      	ldr	r1, [r7, #20]
 8002572:	2291      	movs	r2, #145	; 0x91
 8002574:	0052      	lsls	r2, r2, #1
 8002576:	5a8a      	ldrh	r2, [r1, r2]
 8002578:	4313      	orrs	r3, r2
 800257a:	61fb      	str	r3, [r7, #28]
        }

        /* If PDO is not valid, set bit 31 */
        if (!PDO->valid) COB_ID |= 0x80000000;
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d104      	bne.n	800258e <OD_read_PDO_commParam+0x9e>
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	2280      	movs	r2, #128	; 0x80
 8002588:	0612      	lsls	r2, r2, #24
 800258a:	4313      	orrs	r3, r2
 800258c:	61fb      	str	r3, [r7, #28]

        CO_setUint32(buf, COB_ID);
 800258e:	69fa      	ldr	r2, [r7, #28]
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	0011      	movs	r1, r2
 8002594:	0018      	movs	r0, r3
 8002596:	f7ff fca1 	bl	8001edc <CO_setUint32>
    }

    return returnCode;
 800259a:	231b      	movs	r3, #27
 800259c:	18fb      	adds	r3, r7, r3
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	b25b      	sxtb	r3, r3
}
 80025a2:	0018      	movs	r0, r3
 80025a4:	46bd      	mov	sp, r7
 80025a6:	b008      	add	sp, #32
 80025a8:	bdb0      	pop	{r4, r5, r7, pc}
 80025aa:	46c0      	nop			; (mov r8, r8)
 80025ac:	0000ff80 	.word	0x0000ff80

080025b0 <CO_RPDO_process>:
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us,
#endif
                     bool_t NMTisOperational,
                     bool_t syncWas)
{
 80025b0:	b5b0      	push	{r4, r5, r7, lr}
 80025b2:	b096      	sub	sp, #88	; 0x58
 80025b4:	af02      	add	r7, sp, #8
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
 80025bc:	603b      	str	r3, [r7, #0]
    (void) syncWas;
    CO_PDO_common_t *PDO = &RPDO->PDO_common;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	637b      	str	r3, [r7, #52]	; 0x34

    if (PDO->valid && NMTisOperational
 80025c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025c4:	689b      	ldr	r3, [r3, #8]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d100      	bne.n	80025cc <CO_RPDO_process+0x1c>
 80025ca:	e126      	b.n	800281a <CO_RPDO_process+0x26a>
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d100      	bne.n	80025d4 <CO_RPDO_process+0x24>
 80025d2:	e122      	b.n	800281a <CO_RPDO_process+0x26a>
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        && (syncWas || !RPDO->synchronous)
 80025d4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d106      	bne.n	80025e8 <CO_RPDO_process+0x38>
 80025da:	68fa      	ldr	r2, [r7, #12]
 80025dc:	23b4      	movs	r3, #180	; 0xb4
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	58d3      	ldr	r3, [r2, r3]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d000      	beq.n	80025e8 <CO_RPDO_process+0x38>
 80025e6:	e118      	b.n	800281a <CO_RPDO_process+0x26a>
#endif
    ) {
        /* Verify errors in length of received RPDO CAN message */
        if (RPDO->receiveError > CO_RPDO_RX_ACK) {
 80025e8:	68fa      	ldr	r2, [r7, #12]
 80025ea:	23b0      	movs	r3, #176	; 0xb0
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	5cd3      	ldrb	r3, [r2, r3]
 80025f0:	2b0a      	cmp	r3, #10
 80025f2:	d929      	bls.n	8002648 <CO_RPDO_process+0x98>
            bool_t setError = RPDO->receiveError != CO_RPDO_RX_OK;
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	23b0      	movs	r3, #176	; 0xb0
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	5cd3      	ldrb	r3, [r2, r3]
 80025fc:	3b0b      	subs	r3, #11
 80025fe:	1e5a      	subs	r2, r3, #1
 8002600:	4193      	sbcs	r3, r2
 8002602:	b2db      	uxtb	r3, r3
 8002604:	633b      	str	r3, [r7, #48]	; 0x30
            uint16_t code = RPDO->receiveError == CO_RPDO_RX_SHORT
 8002606:	68fa      	ldr	r2, [r7, #12]
 8002608:	23b0      	movs	r3, #176	; 0xb0
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	5cd3      	ldrb	r3, [r2, r3]
 800260e:	2b0c      	cmp	r3, #12
 8002610:	d101      	bne.n	8002616 <CO_RPDO_process+0x66>
 8002612:	4a90      	ldr	r2, [pc, #576]	; (8002854 <CO_RPDO_process+0x2a4>)
 8002614:	e000      	b.n	8002618 <CO_RPDO_process+0x68>
 8002616:	4a90      	ldr	r2, [pc, #576]	; (8002858 <CO_RPDO_process+0x2a8>)
 8002618:	212e      	movs	r1, #46	; 0x2e
 800261a:	187b      	adds	r3, r7, r1
 800261c:	801a      	strh	r2, [r3, #0]
                          ? CO_EMC_PDO_LENGTH : CO_EMC_PDO_LENGTH_EXC;
            CO_error(PDO->em, setError, CO_EM_RPDO_WRONG_LENGTH,
 800261e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002620:	6818      	ldr	r0, [r3, #0]
                     code, PDO->dataLength);
 8002622:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002624:	7b1b      	ldrb	r3, [r3, #12]
            CO_error(PDO->em, setError, CO_EM_RPDO_WRONG_LENGTH,
 8002626:	001a      	movs	r2, r3
 8002628:	187b      	adds	r3, r7, r1
 800262a:	881b      	ldrh	r3, [r3, #0]
 800262c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800262e:	9200      	str	r2, [sp, #0]
 8002630:	2204      	movs	r2, #4
 8002632:	f7fe f9cf 	bl	80009d4 <CO_error>
            RPDO->receiveError = setError
                              ? CO_RPDO_RX_ACK_ERROR : CO_RPDO_RX_ACK_NO_ERROR;
 8002636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002638:	1e5a      	subs	r2, r3, #1
 800263a:	4193      	sbcs	r3, r2
 800263c:	b2db      	uxtb	r3, r3
 800263e:	0019      	movs	r1, r3
            RPDO->receiveError = setError
 8002640:	68fa      	ldr	r2, [r7, #12]
 8002642:	23b0      	movs	r3, #176	; 0xb0
 8002644:	005b      	lsls	r3, r3, #1
 8002646:	54d1      	strb	r1, [r2, r3]
        }

        /* Determine, which of the two rx buffers contains relevant message. */
        uint8_t bufNo = 0;
 8002648:	214f      	movs	r1, #79	; 0x4f
 800264a:	187b      	adds	r3, r7, r1
 800264c:	2200      	movs	r2, #0
 800264e:	701a      	strb	r2, [r3, #0]
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        if (RPDO->synchronous && RPDO->SYNC != NULL && !RPDO->SYNC->CANrxToggle)
 8002650:	68fa      	ldr	r2, [r7, #12]
 8002652:	23b4      	movs	r3, #180	; 0xb4
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	58d3      	ldr	r3, [r2, r3]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d00f      	beq.n	800267c <CO_RPDO_process+0xcc>
 800265c:	68fa      	ldr	r2, [r7, #12]
 800265e:	23b2      	movs	r3, #178	; 0xb2
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	58d3      	ldr	r3, [r2, r3]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d009      	beq.n	800267c <CO_RPDO_process+0xcc>
 8002668:	68fa      	ldr	r2, [r7, #12]
 800266a:	23b2      	movs	r3, #178	; 0xb2
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	58d3      	ldr	r3, [r2, r3]
 8002670:	68db      	ldr	r3, [r3, #12]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d102      	bne.n	800267c <CO_RPDO_process+0xcc>
            bufNo = 1;
 8002676:	187b      	adds	r3, r7, r1
 8002678:	2201      	movs	r2, #1
 800267a:	701a      	strb	r2, [r3, #0]
#endif

        /* copy RPDO into OD variables according to mappings */
        bool_t rpdoReceived = false;
 800267c:	2300      	movs	r3, #0
 800267e:	64bb      	str	r3, [r7, #72]	; 0x48
        while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) {
 8002680:	e06b      	b.n	800275a <CO_RPDO_process+0x1aa>
            rpdoReceived = true;
 8002682:	2301      	movs	r3, #1
 8002684:	64bb      	str	r3, [r7, #72]	; 0x48
            uint8_t *dataRPDO = RPDO->CANrxData[bufNo];
 8002686:	214f      	movs	r1, #79	; 0x4f
 8002688:	187b      	adds	r3, r7, r1
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	332a      	adds	r3, #42	; 0x2a
 800268e:	00db      	lsls	r3, r3, #3
 8002690:	68fa      	ldr	r2, [r7, #12]
 8002692:	18d3      	adds	r3, r2, r3
 8002694:	647b      	str	r3, [r7, #68]	; 0x44

            /* Clear the flag. If between the copy operation CANrxNew is set
             * by receive thread, then copy the latest data again. */
            CO_FLAG_CLEAR(RPDO->CANrxNew[bufNo]);
 8002696:	187b      	adds	r3, r7, r1
 8002698:	781a      	ldrb	r2, [r3, #0]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	3252      	adds	r2, #82	; 0x52
 800269e:	0092      	lsls	r2, r2, #2
 80026a0:	2100      	movs	r1, #0
 80026a2:	50d1      	str	r1, [r2, r3]

#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS
            for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 80026a4:	2343      	movs	r3, #67	; 0x43
 80026a6:	18fb      	adds	r3, r7, r3
 80026a8:	2200      	movs	r2, #0
 80026aa:	701a      	strb	r2, [r3, #0]
 80026ac:	e04e      	b.n	800274c <CO_RPDO_process+0x19c>
                OD_IO_t *OD_IO = &PDO->OD_IO[i];
 80026ae:	2343      	movs	r3, #67	; 0x43
 80026b0:	18fb      	adds	r3, r7, r3
 80026b2:	781a      	ldrb	r2, [r3, #0]
 80026b4:	0013      	movs	r3, r2
 80026b6:	00db      	lsls	r3, r3, #3
 80026b8:	1a9b      	subs	r3, r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	3310      	adds	r3, #16
 80026be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80026c0:	18d3      	adds	r3, r2, r3
 80026c2:	62bb      	str	r3, [r7, #40]	; 0x28

                /* get mappedLength from temporary storage */
                OD_size_t *dataOffset = &OD_IO->stream.dataOffset;
 80026c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026c6:	330c      	adds	r3, #12
 80026c8:	627b      	str	r3, [r7, #36]	; 0x24
                uint8_t mappedLength = (uint8_t) (*dataOffset);
 80026ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	2323      	movs	r3, #35	; 0x23
 80026d0:	18fb      	adds	r3, r7, r3
 80026d2:	701a      	strb	r2, [r3, #0]

                /* length of OD variable may be larger than mappedLength */
                OD_size_t ODdataLength = OD_IO->stream.dataLength;
 80026d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	63fb      	str	r3, [r7, #60]	; 0x3c
                if (ODdataLength > CO_PDO_MAX_SIZE)
 80026da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026dc:	2b08      	cmp	r3, #8
 80026de:	d901      	bls.n	80026e4 <CO_RPDO_process+0x134>
                    ODdataLength = CO_PDO_MAX_SIZE;
 80026e0:	2308      	movs	r3, #8
 80026e2:	63fb      	str	r3, [r7, #60]	; 0x3c

                /* Prepare data for writing into OD variable. If mappedLength
                 * is smaller than ODdataLength, then use auxiliary buffer */
                uint8_t buf[CO_PDO_MAX_SIZE];
                uint8_t *dataOD;
                if (ODdataLength > mappedLength) {
 80026e4:	2523      	movs	r5, #35	; 0x23
 80026e6:	197b      	adds	r3, r7, r5
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d910      	bls.n	8002712 <CO_RPDO_process+0x162>
                    memset(buf, 0, sizeof(buf));
 80026f0:	2418      	movs	r4, #24
 80026f2:	193b      	adds	r3, r7, r4
 80026f4:	2208      	movs	r2, #8
 80026f6:	2100      	movs	r1, #0
 80026f8:	0018      	movs	r0, r3
 80026fa:	f00b f915 	bl	800d928 <memset>
                    memcpy(buf, dataRPDO, mappedLength);
 80026fe:	197b      	adds	r3, r7, r5
 8002700:	781a      	ldrb	r2, [r3, #0]
 8002702:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002704:	193b      	adds	r3, r7, r4
 8002706:	0018      	movs	r0, r3
 8002708:	f00b f8f2 	bl	800d8f0 <memcpy>
                    dataOD = buf;
 800270c:	193b      	adds	r3, r7, r4
 800270e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002710:	e001      	b.n	8002716 <CO_RPDO_process+0x166>
                }
                else {
                    dataOD = dataRPDO;
 8002712:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002714:	63bb      	str	r3, [r7, #56]	; 0x38
                }
 #endif

                /* Set stream.dataOffset to zero, perform OD_IO.write()
                 * and store mappedLength back to stream.dataOffset */
                *dataOffset = 0;
 8002716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]
                OD_size_t countWritten;
                OD_IO->write(&OD_IO->stream, dataOD,
 800271c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800271e:	699c      	ldr	r4, [r3, #24]
 8002720:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002722:	2314      	movs	r3, #20
 8002724:	18fb      	adds	r3, r7, r3
 8002726:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002728:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800272a:	47a0      	blx	r4
                             ODdataLength, &countWritten);
                *dataOffset = mappedLength;
 800272c:	2123      	movs	r1, #35	; 0x23
 800272e:	187b      	adds	r3, r7, r1
 8002730:	781a      	ldrb	r2, [r3, #0]
 8002732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002734:	601a      	str	r2, [r3, #0]

                dataRPDO += mappedLength;
 8002736:	187b      	adds	r3, r7, r1
 8002738:	781b      	ldrb	r3, [r3, #0]
 800273a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800273c:	18d3      	adds	r3, r2, r3
 800273e:	647b      	str	r3, [r7, #68]	; 0x44
            for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8002740:	2143      	movs	r1, #67	; 0x43
 8002742:	187b      	adds	r3, r7, r1
 8002744:	781a      	ldrb	r2, [r3, #0]
 8002746:	187b      	adds	r3, r7, r1
 8002748:	3201      	adds	r2, #1
 800274a:	701a      	strb	r2, [r3, #0]
 800274c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800274e:	7b5b      	ldrb	r3, [r3, #13]
 8002750:	2243      	movs	r2, #67	; 0x43
 8002752:	18ba      	adds	r2, r7, r2
 8002754:	7812      	ldrb	r2, [r2, #0]
 8002756:	429a      	cmp	r2, r3
 8002758:	d3a9      	bcc.n	80026ae <CO_RPDO_process+0xfe>
        while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) {
 800275a:	234f      	movs	r3, #79	; 0x4f
 800275c:	18fb      	adds	r3, r7, r3
 800275e:	781a      	ldrb	r2, [r3, #0]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	3252      	adds	r2, #82	; 0x52
 8002764:	0092      	lsls	r2, r2, #2
 8002766:	58d3      	ldr	r3, [r2, r3]
 8002768:	2b00      	cmp	r3, #0
 800276a:	d18a      	bne.n	8002682 <CO_RPDO_process+0xd2>
        } /* while (CO_FLAG_READ(RPDO->CANrxNew[bufNo])) */

        /* verify RPDO timeout */
        (void) rpdoReceived;
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
        if (RPDO->timeoutTime_us > 0) {
 800276c:	68fa      	ldr	r2, [r7, #12]
 800276e:	23b6      	movs	r3, #182	; 0xb6
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	58d3      	ldr	r3, [r2, r3]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d067      	beq.n	8002848 <CO_RPDO_process+0x298>
            if (rpdoReceived) {
 8002778:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800277a:	2b00      	cmp	r3, #0
 800277c:	d01b      	beq.n	80027b6 <CO_RPDO_process+0x206>
                if (RPDO->timeoutTimer > RPDO->timeoutTime_us) {
 800277e:	68fa      	ldr	r2, [r7, #12]
 8002780:	23b8      	movs	r3, #184	; 0xb8
 8002782:	005b      	lsls	r3, r3, #1
 8002784:	58d2      	ldr	r2, [r2, r3]
 8002786:	68f9      	ldr	r1, [r7, #12]
 8002788:	23b6      	movs	r3, #182	; 0xb6
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	58cb      	ldr	r3, [r1, r3]
 800278e:	429a      	cmp	r2, r3
 8002790:	d90b      	bls.n	80027aa <CO_RPDO_process+0x1fa>
                    CO_errorReset(PDO->em, CO_EM_RPDO_TIME_OUT,
 8002792:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002794:	6818      	ldr	r0, [r3, #0]
 8002796:	68fa      	ldr	r2, [r7, #12]
 8002798:	23b8      	movs	r3, #184	; 0xb8
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	58d3      	ldr	r3, [r2, r3]
 800279e:	9300      	str	r3, [sp, #0]
 80027a0:	2300      	movs	r3, #0
 80027a2:	2217      	movs	r2, #23
 80027a4:	2100      	movs	r1, #0
 80027a6:	f7fe f915 	bl	80009d4 <CO_error>
                                RPDO->timeoutTimer);
                }
                /* enable monitoring */
                RPDO->timeoutTimer = 1;
 80027aa:	68fa      	ldr	r2, [r7, #12]
 80027ac:	23b8      	movs	r3, #184	; 0xb8
 80027ae:	005b      	lsls	r3, r3, #1
 80027b0:	2101      	movs	r1, #1
 80027b2:	50d1      	str	r1, [r2, r3]
    ) {
 80027b4:	e048      	b.n	8002848 <CO_RPDO_process+0x298>
            }
            else if (RPDO->timeoutTimer > 0
 80027b6:	68fa      	ldr	r2, [r7, #12]
 80027b8:	23b8      	movs	r3, #184	; 0xb8
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	58d3      	ldr	r3, [r2, r3]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d042      	beq.n	8002848 <CO_RPDO_process+0x298>
                    && RPDO->timeoutTimer < RPDO->timeoutTime_us
 80027c2:	68fa      	ldr	r2, [r7, #12]
 80027c4:	23b8      	movs	r3, #184	; 0xb8
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	58d2      	ldr	r2, [r2, r3]
 80027ca:	68f9      	ldr	r1, [r7, #12]
 80027cc:	23b6      	movs	r3, #182	; 0xb6
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	58cb      	ldr	r3, [r1, r3]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d238      	bcs.n	8002848 <CO_RPDO_process+0x298>
            ) {
                RPDO->timeoutTimer += timeDifference_us;
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	23b8      	movs	r3, #184	; 0xb8
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	58d2      	ldr	r2, [r2, r3]
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	18d1      	adds	r1, r2, r3
 80027e2:	68fa      	ldr	r2, [r7, #12]
 80027e4:	23b8      	movs	r3, #184	; 0xb8
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	50d1      	str	r1, [r2, r3]

                if (RPDO->timeoutTimer > RPDO->timeoutTime_us) {
 80027ea:	68fa      	ldr	r2, [r7, #12]
 80027ec:	23b8      	movs	r3, #184	; 0xb8
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	58d2      	ldr	r2, [r2, r3]
 80027f2:	68f9      	ldr	r1, [r7, #12]
 80027f4:	23b6      	movs	r3, #182	; 0xb6
 80027f6:	005b      	lsls	r3, r3, #1
 80027f8:	58cb      	ldr	r3, [r1, r3]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d924      	bls.n	8002848 <CO_RPDO_process+0x298>
                    CO_errorReport(PDO->em, CO_EM_RPDO_TIME_OUT,
 80027fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002800:	6818      	ldr	r0, [r3, #0]
 8002802:	68fa      	ldr	r2, [r7, #12]
 8002804:	23b8      	movs	r3, #184	; 0xb8
 8002806:	005b      	lsls	r3, r3, #1
 8002808:	58d3      	ldr	r3, [r2, r3]
 800280a:	4a14      	ldr	r2, [pc, #80]	; (800285c <CO_RPDO_process+0x2ac>)
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	0013      	movs	r3, r2
 8002810:	2217      	movs	r2, #23
 8002812:	2101      	movs	r1, #1
 8002814:	f7fe f8de 	bl	80009d4 <CO_error>
    ) {
 8002818:	e016      	b.n	8002848 <CO_RPDO_process+0x298>
#endif /* (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE */
    } /* if (PDO->valid && NMTisOperational) */
    else {
        /* not valid and operational, clear CAN receive flags and timeoutTimer*/
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        if (!PDO->valid || !NMTisOperational) {
 800281a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d002      	beq.n	8002828 <CO_RPDO_process+0x278>
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d110      	bne.n	800284a <CO_RPDO_process+0x29a>
            CO_FLAG_CLEAR(RPDO->CANrxNew[0]);
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	23a4      	movs	r3, #164	; 0xa4
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	2100      	movs	r1, #0
 8002830:	50d1      	str	r1, [r2, r3]
            CO_FLAG_CLEAR(RPDO->CANrxNew[1]);
 8002832:	68fa      	ldr	r2, [r7, #12]
 8002834:	23a6      	movs	r3, #166	; 0xa6
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	2100      	movs	r1, #0
 800283a:	50d1      	str	r1, [r2, r3]
 #if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
            RPDO->timeoutTimer = 0;
 800283c:	68fa      	ldr	r2, [r7, #12]
 800283e:	23b8      	movs	r3, #184	; 0xb8
 8002840:	005b      	lsls	r3, r3, #1
 8002842:	2100      	movs	r1, #0
 8002844:	50d1      	str	r1, [r2, r3]
 #if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_TIMERS_ENABLE
        RPDO->timeoutTimer = 0;
 #endif
#endif
    }
}
 8002846:	e000      	b.n	800284a <CO_RPDO_process+0x29a>
    ) {
 8002848:	46c0      	nop			; (mov r8, r8)
}
 800284a:	46c0      	nop			; (mov r8, r8)
 800284c:	46bd      	mov	sp, r7
 800284e:	b014      	add	sp, #80	; 0x50
 8002850:	bdb0      	pop	{r4, r5, r7, pc}
 8002852:	46c0      	nop			; (mov r8, r8)
 8002854:	00008210 	.word	0x00008210
 8002858:	00008220 	.word	0x00008220
 800285c:	00008250 	.word	0x00008250

08002860 <OD_write_18xx>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_18xx(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8002860:	b5b0      	push	{r4, r5, r7, lr}
 8002862:	b092      	sub	sp, #72	; 0x48
 8002864:	af02      	add	r7, sp, #8
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
 800286c:	603b      	str	r3, [r7, #0]
    /* "count" is also verified in *_init() function */
    if (stream == NULL || buf == NULL || countWritten == NULL || count > 4) {
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d008      	beq.n	8002886 <OD_write_18xx+0x26>
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d005      	beq.n	8002886 <OD_write_18xx+0x26>
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d002      	beq.n	8002886 <OD_write_18xx+0x26>
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2b04      	cmp	r3, #4
 8002884:	d901      	bls.n	800288a <OD_write_18xx+0x2a>
        return ODR_DEV_INCOMPAT;
 8002886:	2309      	movs	r3, #9
 8002888:	e175      	b.n	8002b76 <OD_write_18xx+0x316>
    }

    CO_TPDO_t *TPDO = stream->object;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	63bb      	str	r3, [r7, #56]	; 0x38
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 8002890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002892:	637b      	str	r3, [r7, #52]	; 0x34
    uint8_t bufCopy[4];
    memcpy(bufCopy, buf, count);
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	68b9      	ldr	r1, [r7, #8]
 8002898:	2314      	movs	r3, #20
 800289a:	18fb      	adds	r3, r7, r3
 800289c:	0018      	movs	r0, r3
 800289e:	f00b f827 	bl	800d8f0 <memcpy>

    switch (stream->subIndex) {
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	7c5b      	ldrb	r3, [r3, #17]
 80028a6:	2b06      	cmp	r3, #6
 80028a8:	d900      	bls.n	80028ac <OD_write_18xx+0x4c>
 80028aa:	e15c      	b.n	8002b66 <OD_write_18xx+0x306>
 80028ac:	009a      	lsls	r2, r3, #2
 80028ae:	4bb4      	ldr	r3, [pc, #720]	; (8002b80 <OD_write_18xx+0x320>)
 80028b0:	18d3      	adds	r3, r2, r3
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	469f      	mov	pc, r3
    case 1: { /* COB-ID used by PDO */
        uint32_t COB_ID = CO_getUint32(buf);
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	0018      	movs	r0, r3
 80028ba:	f7ff faff 	bl	8001ebc <CO_getUint32>
 80028be:	0003      	movs	r3, r0
 80028c0:	623b      	str	r3, [r7, #32]
        uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 80028c2:	6a3b      	ldr	r3, [r7, #32]
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	213e      	movs	r1, #62	; 0x3e
 80028c8:	187b      	adds	r3, r7, r1
 80028ca:	0552      	lsls	r2, r2, #21
 80028cc:	0d52      	lsrs	r2, r2, #21
 80028ce:	801a      	strh	r2, [r3, #0]
        bool_t valid = (COB_ID & 0x80000000) == 0;
 80028d0:	6a3b      	ldr	r3, [r7, #32]
 80028d2:	43db      	mvns	r3, r3
 80028d4:	0fdb      	lsrs	r3, r3, #31
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	61fb      	str	r3, [r7, #28]

        /* bits 11...29 must be zero, PDO must be disabled on change,
         * CAN_ID == 0 is not allowed, mapping must be configured before
         * enabling the PDO */
        if ((COB_ID & 0x3FFFF800) != 0
 80028da:	6a3b      	ldr	r3, [r7, #32]
 80028dc:	4aa9      	ldr	r2, [pc, #676]	; (8002b84 <OD_write_18xx+0x324>)
 80028de:	4013      	ands	r3, r2
 80028e0:	d000      	beq.n	80028e4 <OD_write_18xx+0x84>
 80028e2:	e057      	b.n	8002994 <OD_write_18xx+0x134>
            || (valid && PDO->valid && CAN_ID != PDO->configuredCanId)
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00b      	beq.n	8002902 <OD_write_18xx+0xa2>
 80028ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d007      	beq.n	8002902 <OD_write_18xx+0xa2>
 80028f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028f4:	2392      	movs	r3, #146	; 0x92
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	5ad3      	ldrh	r3, [r2, r3]
 80028fa:	187a      	adds	r2, r7, r1
 80028fc:	8812      	ldrh	r2, [r2, #0]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d148      	bne.n	8002994 <OD_write_18xx+0x134>
            || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d03e      	beq.n	8002986 <OD_write_18xx+0x126>
 8002908:	213e      	movs	r1, #62	; 0x3e
 800290a:	187b      	adds	r3, r7, r1
 800290c:	881b      	ldrh	r3, [r3, #0]
 800290e:	2b7f      	cmp	r3, #127	; 0x7f
 8002910:	d940      	bls.n	8002994 <OD_write_18xx+0x134>
 8002912:	187b      	adds	r3, r7, r1
 8002914:	881a      	ldrh	r2, [r3, #0]
 8002916:	2380      	movs	r3, #128	; 0x80
 8002918:	005b      	lsls	r3, r3, #1
 800291a:	429a      	cmp	r2, r3
 800291c:	d905      	bls.n	800292a <OD_write_18xx+0xca>
 800291e:	187b      	adds	r3, r7, r1
 8002920:	881a      	ldrh	r2, [r3, #0]
 8002922:	23c0      	movs	r3, #192	; 0xc0
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	429a      	cmp	r2, r3
 8002928:	d934      	bls.n	8002994 <OD_write_18xx+0x134>
 800292a:	213e      	movs	r1, #62	; 0x3e
 800292c:	187b      	adds	r3, r7, r1
 800292e:	881a      	ldrh	r2, [r3, #0]
 8002930:	23b0      	movs	r3, #176	; 0xb0
 8002932:	00db      	lsls	r3, r3, #3
 8002934:	429a      	cmp	r2, r3
 8002936:	d905      	bls.n	8002944 <OD_write_18xx+0xe4>
 8002938:	187b      	adds	r3, r7, r1
 800293a:	881a      	ldrh	r2, [r3, #0]
 800293c:	23c0      	movs	r3, #192	; 0xc0
 800293e:	00db      	lsls	r3, r3, #3
 8002940:	429a      	cmp	r2, r3
 8002942:	d327      	bcc.n	8002994 <OD_write_18xx+0x134>
 8002944:	213e      	movs	r1, #62	; 0x3e
 8002946:	187b      	adds	r3, r7, r1
 8002948:	881a      	ldrh	r2, [r3, #0]
 800294a:	23c0      	movs	r3, #192	; 0xc0
 800294c:	00db      	lsls	r3, r3, #3
 800294e:	429a      	cmp	r2, r3
 8002950:	d905      	bls.n	800295e <OD_write_18xx+0xfe>
 8002952:	187b      	adds	r3, r7, r1
 8002954:	881a      	ldrh	r2, [r3, #0]
 8002956:	23d0      	movs	r3, #208	; 0xd0
 8002958:	00db      	lsls	r3, r3, #3
 800295a:	429a      	cmp	r2, r3
 800295c:	d31a      	bcc.n	8002994 <OD_write_18xx+0x134>
 800295e:	213e      	movs	r1, #62	; 0x3e
 8002960:	187b      	adds	r3, r7, r1
 8002962:	881a      	ldrh	r2, [r3, #0]
 8002964:	23dc      	movs	r3, #220	; 0xdc
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	429a      	cmp	r2, r3
 800296a:	d305      	bcc.n	8002978 <OD_write_18xx+0x118>
 800296c:	187b      	adds	r3, r7, r1
 800296e:	881a      	ldrh	r2, [r3, #0]
 8002970:	23e0      	movs	r3, #224	; 0xe0
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	429a      	cmp	r2, r3
 8002976:	d30d      	bcc.n	8002994 <OD_write_18xx+0x134>
 8002978:	233e      	movs	r3, #62	; 0x3e
 800297a:	18fb      	adds	r3, r7, r3
 800297c:	881a      	ldrh	r2, [r3, #0]
 800297e:	23e0      	movs	r3, #224	; 0xe0
 8002980:	00db      	lsls	r3, r3, #3
 8002982:	429a      	cmp	r2, r3
 8002984:	d806      	bhi.n	8002994 <OD_write_18xx+0x134>
            || (valid && PDO->mappedObjectsCount == 0)
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d005      	beq.n	8002998 <OD_write_18xx+0x138>
 800298c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800298e:	7b5b      	ldrb	r3, [r3, #13]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <OD_write_18xx+0x138>
        ) {
            return ODR_INVALID_VALUE;
 8002994:	230f      	movs	r3, #15
 8002996:	e0ee      	b.n	8002b76 <OD_write_18xx+0x316>
        }

        /* parameter changed? */
        if (valid != PDO->valid || CAN_ID != PDO->configuredCanId) {
 8002998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	69fa      	ldr	r2, [r7, #28]
 800299e:	429a      	cmp	r2, r3
 80029a0:	d109      	bne.n	80029b6 <OD_write_18xx+0x156>
 80029a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029a4:	2392      	movs	r3, #146	; 0x92
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	5ad3      	ldrh	r3, [r2, r3]
 80029aa:	223e      	movs	r2, #62	; 0x3e
 80029ac:	18ba      	adds	r2, r7, r2
 80029ae:	8812      	ldrh	r2, [r2, #0]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	d100      	bne.n	80029b6 <OD_write_18xx+0x156>
 80029b4:	e0d6      	b.n	8002b64 <OD_write_18xx+0x304>
            /* if default CAN-ID is written, store to OD without Node-ID */
            if (CAN_ID == PDO->preDefinedCanId) {
 80029b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029b8:	2391      	movs	r3, #145	; 0x91
 80029ba:	005b      	lsls	r3, r3, #1
 80029bc:	5ad3      	ldrh	r3, [r2, r3]
 80029be:	223e      	movs	r2, #62	; 0x3e
 80029c0:	18ba      	adds	r2, r7, r2
 80029c2:	8812      	ldrh	r2, [r2, #0]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d109      	bne.n	80029dc <OD_write_18xx+0x17c>
                CO_setUint32(bufCopy, COB_ID & 0xFFFFFF80);
 80029c8:	6a3b      	ldr	r3, [r7, #32]
 80029ca:	227f      	movs	r2, #127	; 0x7f
 80029cc:	4393      	bics	r3, r2
 80029ce:	001a      	movs	r2, r3
 80029d0:	2314      	movs	r3, #20
 80029d2:	18fb      	adds	r3, r7, r3
 80029d4:	0011      	movs	r1, r2
 80029d6:	0018      	movs	r0, r3
 80029d8:	f7ff fa80 	bl	8001edc <CO_setUint32>
            }
            if (!valid) {
 80029dc:	69fb      	ldr	r3, [r7, #28]
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d103      	bne.n	80029ea <OD_write_18xx+0x18a>
                CAN_ID = 0;
 80029e2:	233e      	movs	r3, #62	; 0x3e
 80029e4:	18fb      	adds	r3, r7, r3
 80029e6:	2200      	movs	r2, #0
 80029e8:	801a      	strh	r2, [r3, #0]
            }

            CO_CANtx_t *CANtxBuff = CO_CANtxBufferInit(
 80029ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029ec:	6858      	ldr	r0, [r3, #4]
 80029ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80029f0:	2390      	movs	r3, #144	; 0x90
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	5ad4      	ldrh	r4, [r2, r3]
 80029f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029f8:	7b1a      	ldrb	r2, [r3, #12]
                PDO->CANdev,      /* CAN device */
                PDO->CANdevIdx,   /* index of specific buffer inside CAN mod. */
                CAN_ID,           /* CAN identifier */
                0,                /* rtr */
                PDO->dataLength,  /* number of data bytes */
                TPDO->transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240);
 80029fa:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80029fc:	23a6      	movs	r3, #166	; 0xa6
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	5cc9      	ldrb	r1, [r1, r3]
            CO_CANtx_t *CANtxBuff = CO_CANtxBufferInit(
 8002a02:	25f0      	movs	r5, #240	; 0xf0
 8002a04:	2300      	movs	r3, #0
 8002a06:	428d      	cmp	r5, r1
 8002a08:	415b      	adcs	r3, r3
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	001d      	movs	r5, r3
 8002a0e:	233e      	movs	r3, #62	; 0x3e
 8002a10:	18fb      	adds	r3, r7, r3
 8002a12:	8819      	ldrh	r1, [r3, #0]
 8002a14:	9501      	str	r5, [sp, #4]
 8002a16:	9200      	str	r2, [sp, #0]
 8002a18:	2300      	movs	r3, #0
 8002a1a:	000a      	movs	r2, r1
 8002a1c:	0021      	movs	r1, r4
 8002a1e:	f004 fd97 	bl	8007550 <CO_CANtxBufferInit>
 8002a22:	0003      	movs	r3, r0
 8002a24:	61bb      	str	r3, [r7, #24]
                                  /* synchronous message flag */

            if (CANtxBuff == NULL) {
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d101      	bne.n	8002a30 <OD_write_18xx+0x1d0>
                return ODR_DEV_INCOMPAT;
 8002a2c:	2309      	movs	r3, #9
 8002a2e:	e0a2      	b.n	8002b76 <OD_write_18xx+0x316>
            }

            TPDO->CANtxBuff = CANtxBuff;
 8002a30:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a32:	23a4      	movs	r3, #164	; 0xa4
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	69b9      	ldr	r1, [r7, #24]
 8002a38:	50d1      	str	r1, [r2, r3]
            PDO->valid = valid;
 8002a3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a3c:	69fa      	ldr	r2, [r7, #28]
 8002a3e:	609a      	str	r2, [r3, #8]
            PDO->configuredCanId = CAN_ID;
 8002a40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002a42:	233e      	movs	r3, #62	; 0x3e
 8002a44:	18f9      	adds	r1, r7, r3
 8002a46:	2392      	movs	r3, #146	; 0x92
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	8809      	ldrh	r1, [r1, #0]
 8002a4c:	52d1      	strh	r1, [r2, r3]
        }
        break;
 8002a4e:	e089      	b.n	8002b64 <OD_write_18xx+0x304>
    }

    case 2: { /* transmission type */
        uint8_t transmissionType = CO_getUint8(buf);
 8002a50:	2527      	movs	r5, #39	; 0x27
 8002a52:	197c      	adds	r4, r7, r5
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	0018      	movs	r0, r3
 8002a58:	f7ff fa10 	bl	8001e7c <CO_getUint8>
 8002a5c:	0003      	movs	r3, r0
 8002a5e:	7023      	strb	r3, [r4, #0]
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        if (transmissionType > CO_PDO_TRANSM_TYPE_SYNC_240
 8002a60:	197b      	adds	r3, r7, r5
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	2bf0      	cmp	r3, #240	; 0xf0
 8002a66:	d905      	bls.n	8002a74 <OD_write_18xx+0x214>
            && transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO
 8002a68:	197b      	adds	r3, r7, r5
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	2bfd      	cmp	r3, #253	; 0xfd
 8002a6e:	d801      	bhi.n	8002a74 <OD_write_18xx+0x214>
        ) {
            return ODR_INVALID_VALUE;
 8002a70:	230f      	movs	r3, #15
 8002a72:	e080      	b.n	8002b76 <OD_write_18xx+0x316>
        }
        TPDO->CANtxBuff->syncFlag =
            transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240;
 8002a74:	2027      	movs	r0, #39	; 0x27
 8002a76:	183b      	adds	r3, r7, r0
 8002a78:	781a      	ldrb	r2, [r3, #0]
 8002a7a:	21f0      	movs	r1, #240	; 0xf0
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	4291      	cmp	r1, r2
 8002a80:	415b      	adcs	r3, r3
 8002a82:	b2d9      	uxtb	r1, r3
        TPDO->CANtxBuff->syncFlag =
 8002a84:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a86:	23a4      	movs	r3, #164	; 0xa4
 8002a88:	005b      	lsls	r3, r3, #1
 8002a8a:	58d3      	ldr	r3, [r2, r3]
            transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240;
 8002a8c:	000a      	movs	r2, r1
        TPDO->CANtxBuff->syncFlag =
 8002a8e:	615a      	str	r2, [r3, #20]
        TPDO->syncCounter = 255;
 8002a90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a92:	235a      	movs	r3, #90	; 0x5a
 8002a94:	33ff      	adds	r3, #255	; 0xff
 8002a96:	21ff      	movs	r1, #255	; 0xff
 8002a98:	54d1      	strb	r1, [r2, r3]
#else
        if (transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
            return ODR_INVALID_VALUE;
        }
#endif
        TPDO->transmissionType = transmissionType;
 8002a9a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a9c:	1839      	adds	r1, r7, r0
 8002a9e:	23a6      	movs	r3, #166	; 0xa6
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	7809      	ldrb	r1, [r1, #0]
 8002aa4:	54d1      	strb	r1, [r2, r3]
        TPDO->sendRequest = true;
 8002aa6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002aa8:	23a8      	movs	r3, #168	; 0xa8
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	2101      	movs	r1, #1
 8002aae:	50d1      	str	r1, [r2, r3]
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
        TPDO->inhibitTimer = TPDO->eventTimer = 0;
 8002ab0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ab2:	23b4      	movs	r3, #180	; 0xb4
 8002ab4:	005b      	lsls	r3, r3, #1
 8002ab6:	2100      	movs	r1, #0
 8002ab8:	50d1      	str	r1, [r2, r3]
 8002aba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002abc:	23b4      	movs	r3, #180	; 0xb4
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	58d1      	ldr	r1, [r2, r3]
 8002ac2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ac4:	23b2      	movs	r3, #178	; 0xb2
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	50d1      	str	r1, [r2, r3]
#endif
        break;
 8002aca:	e04c      	b.n	8002b66 <OD_write_18xx+0x306>
    }

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
    case 3: { /* inhibit time */
        if (PDO->valid) {
 8002acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d001      	beq.n	8002ad8 <OD_write_18xx+0x278>
            return ODR_INVALID_VALUE;
 8002ad4:	230f      	movs	r3, #15
 8002ad6:	e04e      	b.n	8002b76 <OD_write_18xx+0x316>
        }
        uint32_t inhibitTime = CO_getUint16(buf);
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	0018      	movs	r0, r3
 8002adc:	f7ff f9dd 	bl	8001e9a <CO_getUint16>
 8002ae0:	0003      	movs	r3, r0
 8002ae2:	62bb      	str	r3, [r7, #40]	; 0x28
        TPDO->inhibitTime_us = inhibitTime * 100;
 8002ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ae6:	2264      	movs	r2, #100	; 0x64
 8002ae8:	435a      	muls	r2, r3
 8002aea:	0011      	movs	r1, r2
 8002aec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002aee:	23ae      	movs	r3, #174	; 0xae
 8002af0:	005b      	lsls	r3, r3, #1
 8002af2:	50d1      	str	r1, [r2, r3]
        TPDO->inhibitTimer = 0;
 8002af4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002af6:	23b2      	movs	r3, #178	; 0xb2
 8002af8:	005b      	lsls	r3, r3, #1
 8002afa:	2100      	movs	r1, #0
 8002afc:	50d1      	str	r1, [r2, r3]
        break;
 8002afe:	e032      	b.n	8002b66 <OD_write_18xx+0x306>
    }

    case 5: { /* event-timer */
        uint32_t eventTime = CO_getUint16(buf);
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	0018      	movs	r0, r3
 8002b04:	f7ff f9c9 	bl	8001e9a <CO_getUint16>
 8002b08:	0003      	movs	r3, r0
 8002b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
        TPDO->eventTime_us = eventTime * 1000;
 8002b0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b0e:	0013      	movs	r3, r2
 8002b10:	015b      	lsls	r3, r3, #5
 8002b12:	1a9b      	subs	r3, r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	189b      	adds	r3, r3, r2
 8002b18:	00db      	lsls	r3, r3, #3
 8002b1a:	0019      	movs	r1, r3
 8002b1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b1e:	23b0      	movs	r3, #176	; 0xb0
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	50d1      	str	r1, [r2, r3]
        TPDO->eventTimer = 0;
 8002b24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b26:	23b4      	movs	r3, #180	; 0xb4
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	50d1      	str	r1, [r2, r3]
        break;
 8002b2e:	e01a      	b.n	8002b66 <OD_write_18xx+0x306>
    }
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
    case 6: { /* SYNC start value */
        uint8_t syncStartValue = CO_getUint8(buf);
 8002b30:	2533      	movs	r5, #51	; 0x33
 8002b32:	197c      	adds	r4, r7, r5
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	0018      	movs	r0, r3
 8002b38:	f7ff f9a0 	bl	8001e7c <CO_getUint8>
 8002b3c:	0003      	movs	r3, r0
 8002b3e:	7023      	strb	r3, [r4, #0]

        if (PDO->valid || syncStartValue > 240) {
 8002b40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d103      	bne.n	8002b50 <OD_write_18xx+0x2f0>
 8002b48:	197b      	adds	r3, r7, r5
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	2bf0      	cmp	r3, #240	; 0xf0
 8002b4e:	d901      	bls.n	8002b54 <OD_write_18xx+0x2f4>
            return ODR_INVALID_VALUE;
 8002b50:	230f      	movs	r3, #15
 8002b52:	e010      	b.n	8002b76 <OD_write_18xx+0x316>
        }
        TPDO->syncStartValue = syncStartValue;
 8002b54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002b56:	2333      	movs	r3, #51	; 0x33
 8002b58:	18f9      	adds	r1, r7, r3
 8002b5a:	23ac      	movs	r3, #172	; 0xac
 8002b5c:	005b      	lsls	r3, r3, #1
 8002b5e:	7809      	ldrb	r1, [r1, #0]
 8002b60:	54d1      	strb	r1, [r2, r3]
        break;
 8002b62:	e000      	b.n	8002b66 <OD_write_18xx+0x306>
        break;
 8002b64:	46c0      	nop			; (mov r8, r8)
    }
#endif
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, bufCopy, count, countWritten);
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	2114      	movs	r1, #20
 8002b6c:	1879      	adds	r1, r7, r1
 8002b6e:	68f8      	ldr	r0, [r7, #12]
 8002b70:	f7fe fea8 	bl	80018c4 <OD_writeOriginal>
 8002b74:	0003      	movs	r3, r0
}
 8002b76:	0018      	movs	r0, r3
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	b010      	add	sp, #64	; 0x40
 8002b7c:	bdb0      	pop	{r4, r5, r7, pc}
 8002b7e:	46c0      	nop			; (mov r8, r8)
 8002b80:	0800e860 	.word	0x0800e860
 8002b84:	3ffff800 	.word	0x3ffff800

08002b88 <CO_TPDO_init>:
                              OD_entry_t *OD_18xx_TPDOCommPar,
                              OD_entry_t *OD_1Axx_TPDOMapPar,
                              CO_CANmodule_t *CANdevTx,
                              uint16_t CANdevTxIdx,
                              uint32_t *errInfo)
{
 8002b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b8a:	b08f      	sub	sp, #60	; 0x3c
 8002b8c:	af02      	add	r7, sp, #8
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
 8002b94:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	627b      	str	r3, [r7, #36]	; 0x24
    ODR_t odRet;

    /* verify arguments */
    if (TPDO == NULL || OD == NULL || em == NULL || OD_18xx_TPDOCommPar == NULL
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00e      	beq.n	8002bbe <CO_TPDO_init+0x36>
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d00b      	beq.n	8002bbe <CO_TPDO_init+0x36>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d008      	beq.n	8002bbe <CO_TPDO_init+0x36>
 8002bac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d005      	beq.n	8002bbe <CO_TPDO_init+0x36>
        || OD_1Axx_TPDOMapPar == NULL || CANdevTx == NULL
 8002bb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d002      	beq.n	8002bbe <CO_TPDO_init+0x36>
 8002bb8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d102      	bne.n	8002bc4 <CO_TPDO_init+0x3c>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	425b      	negs	r3, r3
 8002bc2:	e1a2      	b.n	8002f0a <CO_TPDO_init+0x382>
    }

    /* clear object */
    memset(TPDO, 0, sizeof(CO_TPDO_t));
 8002bc4:	23b6      	movs	r3, #182	; 0xb6
 8002bc6:	005a      	lsls	r2, r3, #1
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2100      	movs	r1, #0
 8002bcc:	0018      	movs	r0, r3
 8002bce:	f00a feab 	bl	800d928 <memset>

    /* Configure object variables */
    PDO->em = em;
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	601a      	str	r2, [r3, #0]
    PDO->CANdev = CANdevTx;
 8002bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bda:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002bdc:	605a      	str	r2, [r3, #4]

    /* Configure mapping parameters */
    uint32_t erroneousMap = 0;
 8002bde:	2300      	movs	r3, #0
 8002be0:	61fb      	str	r3, [r7, #28]
    CO_ReturnError_t ret = PDO_initMapping(PDO,
 8002be2:	2523      	movs	r5, #35	; 0x23
 8002be4:	197c      	adds	r4, r7, r5
 8002be6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002be8:	68b9      	ldr	r1, [r7, #8]
 8002bea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002bec:	231c      	movs	r3, #28
 8002bee:	18fb      	adds	r3, r7, r3
 8002bf0:	9301      	str	r3, [sp, #4]
 8002bf2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002bf4:	9300      	str	r3, [sp, #0]
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	f7ff fb02 	bl	8002200 <PDO_initMapping>
 8002bfc:	0003      	movs	r3, r0
 8002bfe:	7023      	strb	r3, [r4, #0]
                                           OD,
                                           OD_1Axx_TPDOMapPar,
                                           false,
                                           errInfo,
                                           &erroneousMap);
    if (ret != CO_ERROR_NO) {
 8002c00:	197b      	adds	r3, r7, r5
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	b25b      	sxtb	r3, r3
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d003      	beq.n	8002c12 <CO_TPDO_init+0x8a>
        return ret;
 8002c0a:	197b      	adds	r3, r7, r5
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	b25b      	sxtb	r3, r3
 8002c10:	e17b      	b.n	8002f0a <CO_TPDO_init+0x382>
    }


    /* Configure communication parameter - transmission type */
    uint8_t transmissionType = CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO;
 8002c12:	211b      	movs	r1, #27
 8002c14:	187b      	adds	r3, r7, r1
 8002c16:	22fe      	movs	r2, #254	; 0xfe
 8002c18:	701a      	strb	r2, [r3, #0]
    odRet = OD_get_u8(OD_18xx_TPDOCommPar, 2, &transmissionType, true);
 8002c1a:	2522      	movs	r5, #34	; 0x22
 8002c1c:	197c      	adds	r4, r7, r5
 8002c1e:	187a      	adds	r2, r7, r1
 8002c20:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002c22:	2301      	movs	r3, #1
 8002c24:	2102      	movs	r1, #2
 8002c26:	f7ff f98a 	bl	8001f3e <OD_get_u8>
 8002c2a:	0003      	movs	r3, r0
 8002c2c:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8002c2e:	197b      	adds	r3, r7, r5
 8002c30:	781b      	ldrb	r3, [r3, #0]
 8002c32:	b25b      	sxtb	r3, r3
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d00f      	beq.n	8002c58 <CO_TPDO_init+0xd0>
        if (errInfo != NULL) {
 8002c38:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d009      	beq.n	8002c52 <CO_TPDO_init+0xca>
            *errInfo = (((uint32_t)OD_getIndex(OD_18xx_TPDOCommPar)) << 8) | 2;
 8002c3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002c40:	0018      	movs	r0, r3
 8002c42:	f7ff f95b 	bl	8001efc <OD_getIndex>
 8002c46:	0003      	movs	r3, r0
 8002c48:	021b      	lsls	r3, r3, #8
 8002c4a:	2202      	movs	r2, #2
 8002c4c:	431a      	orrs	r2, r3
 8002c4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002c50:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8002c52:	230c      	movs	r3, #12
 8002c54:	425b      	negs	r3, r3
 8002c56:	e158      	b.n	8002f0a <CO_TPDO_init+0x382>
    }
    if (transmissionType < CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO
 8002c58:	221b      	movs	r2, #27
 8002c5a:	18bb      	adds	r3, r7, r2
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	2bfd      	cmp	r3, #253	; 0xfd
 8002c60:	d806      	bhi.n	8002c70 <CO_TPDO_init+0xe8>
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        && transmissionType > CO_PDO_TRANSM_TYPE_SYNC_240
 8002c62:	18bb      	adds	r3, r7, r2
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	2bf0      	cmp	r3, #240	; 0xf0
 8002c68:	d902      	bls.n	8002c70 <CO_TPDO_init+0xe8>
#endif
    ) {
        transmissionType = CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO;
 8002c6a:	18bb      	adds	r3, r7, r2
 8002c6c:	22fe      	movs	r2, #254	; 0xfe
 8002c6e:	701a      	strb	r2, [r3, #0]
    }
    TPDO->transmissionType = transmissionType;
 8002c70:	231b      	movs	r3, #27
 8002c72:	18fb      	adds	r3, r7, r3
 8002c74:	7819      	ldrb	r1, [r3, #0]
 8002c76:	68fa      	ldr	r2, [r7, #12]
 8002c78:	23a6      	movs	r3, #166	; 0xa6
 8002c7a:	005b      	lsls	r3, r3, #1
 8002c7c:	54d1      	strb	r1, [r2, r3]
    TPDO->sendRequest = true;
 8002c7e:	68fa      	ldr	r2, [r7, #12]
 8002c80:	23a8      	movs	r3, #168	; 0xa8
 8002c82:	005b      	lsls	r3, r3, #1
 8002c84:	2101      	movs	r1, #1
 8002c86:	50d1      	str	r1, [r2, r3]

    /* Configure communication parameter - COB-ID */
    uint32_t COB_ID = 0;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	617b      	str	r3, [r7, #20]
    odRet = OD_get_u32(OD_18xx_TPDOCommPar, 1, &COB_ID, true);
 8002c8c:	2522      	movs	r5, #34	; 0x22
 8002c8e:	197c      	adds	r4, r7, r5
 8002c90:	2314      	movs	r3, #20
 8002c92:	18fa      	adds	r2, r7, r3
 8002c94:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002c96:	2301      	movs	r3, #1
 8002c98:	2101      	movs	r1, #1
 8002c9a:	f7ff f980 	bl	8001f9e <OD_get_u32>
 8002c9e:	0003      	movs	r3, r0
 8002ca0:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8002ca2:	197b      	adds	r3, r7, r5
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	b25b      	sxtb	r3, r3
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d00f      	beq.n	8002ccc <CO_TPDO_init+0x144>
        if (errInfo != NULL) {
 8002cac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d009      	beq.n	8002cc6 <CO_TPDO_init+0x13e>
            *errInfo = (((uint32_t)OD_getIndex(OD_18xx_TPDOCommPar)) << 8) | 1;
 8002cb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	f7ff f921 	bl	8001efc <OD_getIndex>
 8002cba:	0003      	movs	r3, r0
 8002cbc:	021b      	lsls	r3, r3, #8
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	431a      	orrs	r2, r3
 8002cc2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002cc4:	601a      	str	r2, [r3, #0]
        }
        return CO_ERROR_OD_PARAMETERS;
 8002cc6:	230c      	movs	r3, #12
 8002cc8:	425b      	negs	r3, r3
 8002cca:	e11e      	b.n	8002f0a <CO_TPDO_init+0x382>
    }

    bool_t valid = (COB_ID & 0x80000000) == 0;
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	43db      	mvns	r3, r3
 8002cd0:	0fdb      	lsrs	r3, r3, #31
 8002cd2:	b2db      	uxtb	r3, r3
 8002cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	212a      	movs	r1, #42	; 0x2a
 8002cdc:	187b      	adds	r3, r7, r1
 8002cde:	0552      	lsls	r2, r2, #21
 8002ce0:	0d52      	lsrs	r2, r2, #21
 8002ce2:	801a      	strh	r2, [r3, #0]
    if (valid && (PDO->mappedObjectsCount == 0 || CAN_ID == 0)) {
 8002ce4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d00e      	beq.n	8002d08 <CO_TPDO_init+0x180>
 8002cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cec:	7b5b      	ldrb	r3, [r3, #13]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d003      	beq.n	8002cfa <CO_TPDO_init+0x172>
 8002cf2:	187b      	adds	r3, r7, r1
 8002cf4:	881b      	ldrh	r3, [r3, #0]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d106      	bne.n	8002d08 <CO_TPDO_init+0x180>
        valid = false;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (erroneousMap == 0) erroneousMap = 1;
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d101      	bne.n	8002d08 <CO_TPDO_init+0x180>
 8002d04:	2301      	movs	r3, #1
 8002d06:	61fb      	str	r3, [r7, #28]
    }

    if (erroneousMap != 0) {
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d00f      	beq.n	8002d2e <CO_TPDO_init+0x1a6>
        CO_errorReport(PDO->em,
 8002d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d10:	6818      	ldr	r0, [r3, #0]
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d001      	beq.n	8002d1c <CO_TPDO_init+0x194>
 8002d18:	69fb      	ldr	r3, [r7, #28]
 8002d1a:	e000      	b.n	8002d1e <CO_TPDO_init+0x196>
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	2282      	movs	r2, #130	; 0x82
 8002d20:	0212      	lsls	r2, r2, #8
 8002d22:	9300      	str	r3, [sp, #0]
 8002d24:	0013      	movs	r3, r2
 8002d26:	221a      	movs	r2, #26
 8002d28:	2101      	movs	r1, #1
 8002d2a:	f7fd fe53 	bl	80009d4 <CO_error>
                       CO_EM_PDO_WRONG_MAPPING, CO_EMC_PROTOCOL_ERROR,
                       erroneousMap != 1 ? erroneousMap : COB_ID);
    }
    if (!valid) {
 8002d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d103      	bne.n	8002d3c <CO_TPDO_init+0x1b4>
        CAN_ID = 0;
 8002d34:	232a      	movs	r3, #42	; 0x2a
 8002d36:	18fb      	adds	r3, r7, r3
 8002d38:	2200      	movs	r2, #0
 8002d3a:	801a      	strh	r2, [r3, #0]
    }

    /* If default CAN-ID is stored in OD (without Node-ID), add Node-ID */
    if (CAN_ID != 0 && CAN_ID == (preDefinedCanId & 0xFF80)) {
 8002d3c:	202a      	movs	r0, #42	; 0x2a
 8002d3e:	183b      	adds	r3, r7, r0
 8002d40:	881b      	ldrh	r3, [r3, #0]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00f      	beq.n	8002d66 <CO_TPDO_init+0x1de>
 8002d46:	183b      	adds	r3, r7, r0
 8002d48:	881a      	ldrh	r2, [r3, #0]
 8002d4a:	2440      	movs	r4, #64	; 0x40
 8002d4c:	2508      	movs	r5, #8
 8002d4e:	197b      	adds	r3, r7, r5
 8002d50:	191b      	adds	r3, r3, r4
 8002d52:	881b      	ldrh	r3, [r3, #0]
 8002d54:	496f      	ldr	r1, [pc, #444]	; (8002f14 <CO_TPDO_init+0x38c>)
 8002d56:	400b      	ands	r3, r1
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d104      	bne.n	8002d66 <CO_TPDO_init+0x1de>
        CAN_ID = preDefinedCanId;
 8002d5c:	183a      	adds	r2, r7, r0
 8002d5e:	197b      	adds	r3, r7, r5
 8002d60:	191b      	adds	r3, r3, r4
 8002d62:	881b      	ldrh	r3, [r3, #0]
 8002d64:	8013      	strh	r3, [r2, #0]
    }

    TPDO->CANtxBuff = CO_CANtxBufferInit(
 8002d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d68:	7b1a      	ldrb	r2, [r3, #12]
            CANdevTx,           /* CAN device */
            CANdevTxIdx,        /* index of specific buffer inside CAN module */
            CAN_ID,             /* CAN identifier */
            0,                  /* rtr */
            PDO->dataLength,    /* number of data bytes */
            TPDO->transmissionType <= CO_PDO_TRANSM_TYPE_SYNC_240);
 8002d6a:	68f9      	ldr	r1, [r7, #12]
 8002d6c:	23a6      	movs	r3, #166	; 0xa6
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	5cc9      	ldrb	r1, [r1, r3]
    TPDO->CANtxBuff = CO_CANtxBufferInit(
 8002d72:	20f0      	movs	r0, #240	; 0xf0
 8002d74:	2300      	movs	r3, #0
 8002d76:	4288      	cmp	r0, r1
 8002d78:	415b      	adcs	r3, r3
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	001d      	movs	r5, r3
 8002d7e:	232a      	movs	r3, #42	; 0x2a
 8002d80:	18fb      	adds	r3, r7, r3
 8002d82:	881c      	ldrh	r4, [r3, #0]
 8002d84:	2350      	movs	r3, #80	; 0x50
 8002d86:	2108      	movs	r1, #8
 8002d88:	468c      	mov	ip, r1
 8002d8a:	44bc      	add	ip, r7
 8002d8c:	4463      	add	r3, ip
 8002d8e:	8819      	ldrh	r1, [r3, #0]
 8002d90:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002d92:	9501      	str	r5, [sp, #4]
 8002d94:	9200      	str	r2, [sp, #0]
 8002d96:	2300      	movs	r3, #0
 8002d98:	0022      	movs	r2, r4
 8002d9a:	f004 fbd9 	bl	8007550 <CO_CANtxBufferInit>
 8002d9e:	0001      	movs	r1, r0
 8002da0:	68fa      	ldr	r2, [r7, #12]
 8002da2:	23a4      	movs	r3, #164	; 0xa4
 8002da4:	005b      	lsls	r3, r3, #1
 8002da6:	50d1      	str	r1, [r2, r3]
                                /* synchronous message flag bit */
    if (TPDO->CANtxBuff == NULL) {
 8002da8:	68fa      	ldr	r2, [r7, #12]
 8002daa:	23a4      	movs	r3, #164	; 0xa4
 8002dac:	005b      	lsls	r3, r3, #1
 8002dae:	58d3      	ldr	r3, [r2, r3]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d102      	bne.n	8002dba <CO_TPDO_init+0x232>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8002db4:	2301      	movs	r3, #1
 8002db6:	425b      	negs	r3, r3
 8002db8:	e0a7      	b.n	8002f0a <CO_TPDO_init+0x382>
    }

    PDO->valid = valid;
 8002dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dbe:	609a      	str	r2, [r3, #8]


    /* Configure communication parameter - inhibit time and event-timer (opt) */
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
    uint16_t inhibitTime = 0;
 8002dc0:	2512      	movs	r5, #18
 8002dc2:	197b      	adds	r3, r7, r5
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	801a      	strh	r2, [r3, #0]
    uint16_t eventTime = 0;
 8002dc8:	2610      	movs	r6, #16
 8002dca:	19bb      	adds	r3, r7, r6
 8002dcc:	2200      	movs	r2, #0
 8002dce:	801a      	strh	r2, [r3, #0]
    odRet = OD_get_u16(OD_18xx_TPDOCommPar, 3, &inhibitTime, true);
 8002dd0:	2322      	movs	r3, #34	; 0x22
 8002dd2:	18fc      	adds	r4, r7, r3
 8002dd4:	197a      	adds	r2, r7, r5
 8002dd6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002dd8:	2301      	movs	r3, #1
 8002dda:	2103      	movs	r1, #3
 8002ddc:	f7ff f8c7 	bl	8001f6e <OD_get_u16>
 8002de0:	0003      	movs	r3, r0
 8002de2:	7023      	strb	r3, [r4, #0]
    odRet = OD_get_u16(OD_18xx_TPDOCommPar, 5, &eventTime, true);
 8002de4:	2322      	movs	r3, #34	; 0x22
 8002de6:	18fc      	adds	r4, r7, r3
 8002de8:	19ba      	adds	r2, r7, r6
 8002dea:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002dec:	2301      	movs	r3, #1
 8002dee:	2105      	movs	r1, #5
 8002df0:	f7ff f8bd 	bl	8001f6e <OD_get_u16>
 8002df4:	0003      	movs	r3, r0
 8002df6:	7023      	strb	r3, [r4, #0]
    TPDO->inhibitTime_us = inhibitTime * 100;
 8002df8:	197b      	adds	r3, r7, r5
 8002dfa:	881b      	ldrh	r3, [r3, #0]
 8002dfc:	001a      	movs	r2, r3
 8002dfe:	2364      	movs	r3, #100	; 0x64
 8002e00:	4353      	muls	r3, r2
 8002e02:	0019      	movs	r1, r3
 8002e04:	68fa      	ldr	r2, [r7, #12]
 8002e06:	23ae      	movs	r3, #174	; 0xae
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	50d1      	str	r1, [r2, r3]
    TPDO->eventTime_us = eventTime * 1000;
 8002e0c:	19bb      	adds	r3, r7, r6
 8002e0e:	881b      	ldrh	r3, [r3, #0]
 8002e10:	001a      	movs	r2, r3
 8002e12:	0013      	movs	r3, r2
 8002e14:	015b      	lsls	r3, r3, #5
 8002e16:	1a9b      	subs	r3, r3, r2
 8002e18:	009b      	lsls	r3, r3, #2
 8002e1a:	189b      	adds	r3, r3, r2
 8002e1c:	00db      	lsls	r3, r3, #3
 8002e1e:	0019      	movs	r1, r3
 8002e20:	68fa      	ldr	r2, [r7, #12]
 8002e22:	23b0      	movs	r3, #176	; 0xb0
 8002e24:	005b      	lsls	r3, r3, #1
 8002e26:	50d1      	str	r1, [r2, r3]
#endif


    /* Configure communication parameter - SYNC start value (optional) */
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
    TPDO->syncStartValue = 0;
 8002e28:	68fa      	ldr	r2, [r7, #12]
 8002e2a:	23ac      	movs	r3, #172	; 0xac
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	2100      	movs	r1, #0
 8002e30:	54d1      	strb	r1, [r2, r3]
    odRet = OD_get_u8(OD_18xx_TPDOCommPar, 6, &TPDO->syncStartValue, true);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	001a      	movs	r2, r3
 8002e36:	3259      	adds	r2, #89	; 0x59
 8002e38:	32ff      	adds	r2, #255	; 0xff
 8002e3a:	2322      	movs	r3, #34	; 0x22
 8002e3c:	18fc      	adds	r4, r7, r3
 8002e3e:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002e40:	2301      	movs	r3, #1
 8002e42:	2106      	movs	r1, #6
 8002e44:	f7ff f87b 	bl	8001f3e <OD_get_u8>
 8002e48:	0003      	movs	r3, r0
 8002e4a:	7023      	strb	r3, [r4, #0]
    TPDO->SYNC = SYNC;
 8002e4c:	68fa      	ldr	r2, [r7, #12]
 8002e4e:	23aa      	movs	r3, #170	; 0xaa
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	6839      	ldr	r1, [r7, #0]
 8002e54:	50d1      	str	r1, [r2, r3]
    TPDO->syncCounter = 255;
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	235a      	movs	r3, #90	; 0x5a
 8002e5a:	33ff      	adds	r3, #255	; 0xff
 8002e5c:	21ff      	movs	r1, #255	; 0xff
 8002e5e:	54d1      	strb	r1, [r2, r3]
#endif


    /* Configure OD extensions */
#if (CO_CONFIG_PDO) & CO_CONFIG_FLAG_OD_DYNAMIC
    PDO->isRPDO = false;
 8002e60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e62:	238c      	movs	r3, #140	; 0x8c
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	2100      	movs	r1, #0
 8002e68:	50d1      	str	r1, [r2, r3]
    PDO->OD = OD;
 8002e6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e6c:	238e      	movs	r3, #142	; 0x8e
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	68b9      	ldr	r1, [r7, #8]
 8002e72:	50d1      	str	r1, [r2, r3]
    PDO->CANdevIdx = CANdevTxIdx;
 8002e74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e76:	2350      	movs	r3, #80	; 0x50
 8002e78:	2108      	movs	r1, #8
 8002e7a:	1879      	adds	r1, r7, r1
 8002e7c:	18c9      	adds	r1, r1, r3
 8002e7e:	2390      	movs	r3, #144	; 0x90
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	8809      	ldrh	r1, [r1, #0]
 8002e84:	52d1      	strh	r1, [r2, r3]
    PDO->preDefinedCanId = preDefinedCanId;
 8002e86:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e88:	2340      	movs	r3, #64	; 0x40
 8002e8a:	2208      	movs	r2, #8
 8002e8c:	4694      	mov	ip, r2
 8002e8e:	44bc      	add	ip, r7
 8002e90:	4463      	add	r3, ip
 8002e92:	2291      	movs	r2, #145	; 0x91
 8002e94:	0052      	lsls	r2, r2, #1
 8002e96:	881b      	ldrh	r3, [r3, #0]
 8002e98:	528b      	strh	r3, [r1, r2]
    PDO->configuredCanId = CAN_ID;
 8002e9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e9c:	232a      	movs	r3, #42	; 0x2a
 8002e9e:	18f9      	adds	r1, r7, r3
 8002ea0:	2392      	movs	r3, #146	; 0x92
 8002ea2:	005b      	lsls	r3, r3, #1
 8002ea4:	8809      	ldrh	r1, [r1, #0]
 8002ea6:	52d1      	strh	r1, [r2, r3]
    PDO->OD_communicationParam_ext.object = TPDO;
 8002ea8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eaa:	2394      	movs	r3, #148	; 0x94
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	68f9      	ldr	r1, [r7, #12]
 8002eb0:	50d1      	str	r1, [r2, r3]
    PDO->OD_communicationParam_ext.read = OD_read_PDO_commParam;
 8002eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eb4:	2396      	movs	r3, #150	; 0x96
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	4917      	ldr	r1, [pc, #92]	; (8002f18 <CO_TPDO_init+0x390>)
 8002eba:	50d1      	str	r1, [r2, r3]
    PDO->OD_communicationParam_ext.write = OD_write_18xx;
 8002ebc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ebe:	2398      	movs	r3, #152	; 0x98
 8002ec0:	005b      	lsls	r3, r3, #1
 8002ec2:	4916      	ldr	r1, [pc, #88]	; (8002f1c <CO_TPDO_init+0x394>)
 8002ec4:	50d1      	str	r1, [r2, r3]
    PDO->OD_mappingParam_extension.object = TPDO;
 8002ec6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ec8:	239c      	movs	r3, #156	; 0x9c
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	68f9      	ldr	r1, [r7, #12]
 8002ece:	50d1      	str	r1, [r2, r3]
    PDO->OD_mappingParam_extension.read = OD_readOriginal;
 8002ed0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ed2:	239e      	movs	r3, #158	; 0x9e
 8002ed4:	005b      	lsls	r3, r3, #1
 8002ed6:	4912      	ldr	r1, [pc, #72]	; (8002f20 <CO_TPDO_init+0x398>)
 8002ed8:	50d1      	str	r1, [r2, r3]
    PDO->OD_mappingParam_extension.write = OD_write_PDO_mapping;
 8002eda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002edc:	23a0      	movs	r3, #160	; 0xa0
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	4910      	ldr	r1, [pc, #64]	; (8002f24 <CO_TPDO_init+0x39c>)
 8002ee2:	50d1      	str	r1, [r2, r3]
    OD_extension_init(OD_18xx_TPDOCommPar, &PDO->OD_communicationParam_ext);
 8002ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee6:	3329      	adds	r3, #41	; 0x29
 8002ee8:	33ff      	adds	r3, #255	; 0xff
 8002eea:	001a      	movs	r2, r3
 8002eec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002eee:	0011      	movs	r1, r2
 8002ef0:	0018      	movs	r0, r3
 8002ef2:	f7ff f812 	bl	8001f1a <OD_extension_init>
    OD_extension_init(OD_1Axx_TPDOMapPar, &PDO->OD_mappingParam_extension);
 8002ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ef8:	3339      	adds	r3, #57	; 0x39
 8002efa:	33ff      	adds	r3, #255	; 0xff
 8002efc:	001a      	movs	r2, r3
 8002efe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f00:	0011      	movs	r1, r2
 8002f02:	0018      	movs	r0, r3
 8002f04:	f7ff f809 	bl	8001f1a <OD_extension_init>
#endif

    return CO_ERROR_NO;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	0018      	movs	r0, r3
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	b00d      	add	sp, #52	; 0x34
 8002f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f12:	46c0      	nop			; (mov r8, r8)
 8002f14:	0000ff80 	.word	0x0000ff80
 8002f18:	080024f1 	.word	0x080024f1
 8002f1c:	08002861 	.word	0x08002861
 8002f20:	08001807 	.word	0x08001807
 8002f24:	08002389 	.word	0x08002389

08002f28 <CO_TPDOsend>:
 *
 * @param TPDO TPDO object.
 *
 * @return Same as CO_CANsend().
 */
static CO_ReturnError_t CO_TPDOsend(CO_TPDO_t *TPDO) {
 8002f28:	b590      	push	{r4, r7, lr}
 8002f2a:	b091      	sub	sp, #68	; 0x44
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint8_t *dataTPDO = &TPDO->CANtxBuff->data[0];
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	23a4      	movs	r3, #164	; 0xa4
 8002f38:	005b      	lsls	r3, r3, #1
 8002f3a:	58d3      	ldr	r3, [r2, r3]
 8002f3c:	3305      	adds	r3, #5
 8002f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
#if OD_FLAGS_PDO_SIZE > 0
    bool_t eventDriven =
            (TPDO->transmissionType == CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	23a6      	movs	r3, #166	; 0xa6
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	5cd3      	ldrb	r3, [r2, r3]
            || TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO);
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d005      	beq.n	8002f58 <CO_TPDOsend+0x30>
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	23a6      	movs	r3, #166	; 0xa6
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	5cd3      	ldrb	r3, [r2, r3]
 8002f54:	2bfd      	cmp	r3, #253	; 0xfd
 8002f56:	d901      	bls.n	8002f5c <CO_TPDOsend+0x34>
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e000      	b.n	8002f5e <CO_TPDOsend+0x36>
 8002f5c:	2300      	movs	r3, #0
    bool_t eventDriven =
 8002f5e:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS
    for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8002f60:	233b      	movs	r3, #59	; 0x3b
 8002f62:	18fb      	adds	r3, r7, r3
 8002f64:	2200      	movs	r2, #0
 8002f66:	701a      	strb	r2, [r3, #0]
 8002f68:	e070      	b.n	800304c <CO_TPDOsend+0x124>
        OD_IO_t *OD_IO = &PDO->OD_IO[i];
 8002f6a:	233b      	movs	r3, #59	; 0x3b
 8002f6c:	18fb      	adds	r3, r7, r3
 8002f6e:	781a      	ldrb	r2, [r3, #0]
 8002f70:	0013      	movs	r3, r2
 8002f72:	00db      	lsls	r3, r3, #3
 8002f74:	1a9b      	subs	r3, r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	3310      	adds	r3, #16
 8002f7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f7c:	18d3      	adds	r3, r2, r3
 8002f7e:	627b      	str	r3, [r7, #36]	; 0x24
        OD_stream_t *stream = &OD_IO->stream;
 8002f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f82:	623b      	str	r3, [r7, #32]

        /* get mappedLength from temporary storage */
        uint8_t mappedLength = (uint8_t) stream->dataOffset;
 8002f84:	6a3b      	ldr	r3, [r7, #32]
 8002f86:	68da      	ldr	r2, [r3, #12]
 8002f88:	231f      	movs	r3, #31
 8002f8a:	18fb      	adds	r3, r7, r3
 8002f8c:	701a      	strb	r2, [r3, #0]

        /* length of OD variable may be larger than mappedLength */
        OD_size_t ODdataLength = stream->dataLength;
 8002f8e:	6a3b      	ldr	r3, [r7, #32]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	637b      	str	r3, [r7, #52]	; 0x34
        if (ODdataLength > CO_PDO_MAX_SIZE)
 8002f94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f96:	2b08      	cmp	r3, #8
 8002f98:	d901      	bls.n	8002f9e <CO_TPDOsend+0x76>
            ODdataLength = CO_PDO_MAX_SIZE;
 8002f9a:	2308      	movs	r3, #8
 8002f9c:	637b      	str	r3, [r7, #52]	; 0x34

        /* If mappedLength is smaller than ODdataLength, use auxiliary buffer */
        uint8_t buf[CO_PDO_MAX_SIZE];
        uint8_t *dataTPDOCopy;
        if (ODdataLength > mappedLength) {
 8002f9e:	231f      	movs	r3, #31
 8002fa0:	18fb      	adds	r3, r7, r3
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d909      	bls.n	8002fbe <CO_TPDOsend+0x96>
            memset(buf, 0, sizeof(buf));
 8002faa:	2410      	movs	r4, #16
 8002fac:	193b      	adds	r3, r7, r4
 8002fae:	2208      	movs	r2, #8
 8002fb0:	2100      	movs	r1, #0
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f00a fcb8 	bl	800d928 <memset>
            dataTPDOCopy = buf;
 8002fb8:	193b      	adds	r3, r7, r4
 8002fba:	633b      	str	r3, [r7, #48]	; 0x30
 8002fbc:	e001      	b.n	8002fc2 <CO_TPDOsend+0x9a>
        }
        else {
            dataTPDOCopy = dataTPDO;
 8002fbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fc0:	633b      	str	r3, [r7, #48]	; 0x30
        }

        /* Set stream.dataOffset to zero, perform OD_IO.read()
         * and store mappedLength back to stream.dataOffset */
        stream->dataOffset= 0;
 8002fc2:	6a3b      	ldr	r3, [r7, #32]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	60da      	str	r2, [r3, #12]
        OD_size_t countRd;
        OD_IO->read(stream, dataTPDOCopy, ODdataLength, &countRd);
 8002fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fca:	695c      	ldr	r4, [r3, #20]
 8002fcc:	230c      	movs	r3, #12
 8002fce:	18fb      	adds	r3, r7, r3
 8002fd0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002fd2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002fd4:	6a38      	ldr	r0, [r7, #32]
 8002fd6:	47a0      	blx	r4
        stream->dataOffset = mappedLength;
 8002fd8:	211f      	movs	r1, #31
 8002fda:	187b      	adds	r3, r7, r1
 8002fdc:	781a      	ldrb	r2, [r3, #0]
 8002fde:	6a3b      	ldr	r3, [r7, #32]
 8002fe0:	60da      	str	r2, [r3, #12]
            }
        }
 #endif

        /* If auxiliary buffer, copy it to the TPDO */
        if (ODdataLength > mappedLength) {
 8002fe2:	187b      	adds	r3, r7, r1
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d907      	bls.n	8002ffc <CO_TPDOsend+0xd4>
            memcpy(dataTPDO, buf, mappedLength);
 8002fec:	187b      	adds	r3, r7, r1
 8002fee:	781a      	ldrb	r2, [r3, #0]
 8002ff0:	2310      	movs	r3, #16
 8002ff2:	18f9      	adds	r1, r7, r3
 8002ff4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ff6:	0018      	movs	r0, r3
 8002ff8:	f00a fc7a 	bl	800d8f0 <memcpy>
        }

        /* In event driven TPDO indicate transmission of OD variable */
 #if OD_FLAGS_PDO_SIZE > 0
        uint8_t *flagPDObyte = PDO->flagPDObyte[i];
 8002ffc:	213b      	movs	r1, #59	; 0x3b
 8002ffe:	187b      	adds	r3, r7, r1
 8003000:	781a      	ldrb	r2, [r3, #0]
 8003002:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003004:	323c      	adds	r2, #60	; 0x3c
 8003006:	0092      	lsls	r2, r2, #2
 8003008:	58d3      	ldr	r3, [r2, r3]
 800300a:	61bb      	str	r3, [r7, #24]
        if (flagPDObyte != NULL && eventDriven) {
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d010      	beq.n	8003034 <CO_TPDOsend+0x10c>
 8003012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003014:	2b00      	cmp	r3, #0
 8003016:	d00d      	beq.n	8003034 <CO_TPDOsend+0x10c>
           *flagPDObyte |= PDO->flagPDObitmask[i];
 8003018:	69bb      	ldr	r3, [r7, #24]
 800301a:	781a      	ldrb	r2, [r3, #0]
 800301c:	187b      	adds	r3, r7, r1
 800301e:	7819      	ldrb	r1, [r3, #0]
 8003020:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003022:	2388      	movs	r3, #136	; 0x88
 8003024:	005b      	lsls	r3, r3, #1
 8003026:	1841      	adds	r1, r0, r1
 8003028:	18cb      	adds	r3, r1, r3
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	4313      	orrs	r3, r2
 800302e:	b2da      	uxtb	r2, r3
 8003030:	69bb      	ldr	r3, [r7, #24]
 8003032:	701a      	strb	r2, [r3, #0]
        }
 #endif

        dataTPDO += mappedLength;
 8003034:	231f      	movs	r3, #31
 8003036:	18fb      	adds	r3, r7, r3
 8003038:	781b      	ldrb	r3, [r3, #0]
 800303a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800303c:	18d3      	adds	r3, r2, r3
 800303e:	63fb      	str	r3, [r7, #60]	; 0x3c
    for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003040:	213b      	movs	r1, #59	; 0x3b
 8003042:	187b      	adds	r3, r7, r1
 8003044:	781a      	ldrb	r2, [r3, #0]
 8003046:	187b      	adds	r3, r7, r1
 8003048:	3201      	adds	r2, #1
 800304a:	701a      	strb	r2, [r3, #0]
 800304c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800304e:	7b5b      	ldrb	r3, [r3, #13]
 8003050:	223b      	movs	r2, #59	; 0x3b
 8003052:	18ba      	adds	r2, r7, r2
 8003054:	7812      	ldrb	r2, [r2, #0]
 8003056:	429a      	cmp	r2, r3
 8003058:	d387      	bcc.n	8002f6a <CO_TPDOsend+0x42>
        }
 #endif
    }
#endif /* (CO_CONFIG_PDO) & CO_CONFIG_PDO_OD_IO_ACCESS */

    TPDO->sendRequest = false;
 800305a:	687a      	ldr	r2, [r7, #4]
 800305c:	23a8      	movs	r3, #168	; 0xa8
 800305e:	005b      	lsls	r3, r3, #1
 8003060:	2100      	movs	r1, #0
 8003062:	50d1      	str	r1, [r2, r3]
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
    TPDO->eventTimer = TPDO->eventTime_us;
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	23b0      	movs	r3, #176	; 0xb0
 8003068:	005b      	lsls	r3, r3, #1
 800306a:	58d1      	ldr	r1, [r2, r3]
 800306c:	687a      	ldr	r2, [r7, #4]
 800306e:	23b4      	movs	r3, #180	; 0xb4
 8003070:	005b      	lsls	r3, r3, #1
 8003072:	50d1      	str	r1, [r2, r3]
    TPDO->inhibitTimer = TPDO->inhibitTime_us;
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	23ae      	movs	r3, #174	; 0xae
 8003078:	005b      	lsls	r3, r3, #1
 800307a:	58d1      	ldr	r1, [r2, r3]
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	23b2      	movs	r3, #178	; 0xb2
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	50d1      	str	r1, [r2, r3]
#endif
    return CO_CANsend(PDO->CANdev, TPDO->CANtxBuff);
 8003084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003086:	6858      	ldr	r0, [r3, #4]
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	23a4      	movs	r3, #164	; 0xa4
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	58d3      	ldr	r3, [r2, r3]
 8003090:	0019      	movs	r1, r3
 8003092:	f004 fb25 	bl	80076e0 <CO_CANsend>
 8003096:	0003      	movs	r3, r0
}
 8003098:	0018      	movs	r0, r3
 800309a:	46bd      	mov	sp, r7
 800309c:	b011      	add	sp, #68	; 0x44
 800309e:	bd90      	pop	{r4, r7, pc}

080030a0 <CO_TPDO_process>:
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us,
#endif
                     bool_t NMTisOperational,
                     bool_t syncWas)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b088      	sub	sp, #32
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	60b9      	str	r1, [r7, #8]
 80030aa:	607a      	str	r2, [r7, #4]
 80030ac:	603b      	str	r3, [r7, #0]
    CO_PDO_common_t *PDO = &TPDO->PDO_common;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	61bb      	str	r3, [r7, #24]
#if ((CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE)
    (void) timerNext_us;
#endif
    (void) syncWas;

    if (PDO->valid && NMTisOperational) {
 80030b2:	69bb      	ldr	r3, [r7, #24]
 80030b4:	689b      	ldr	r3, [r3, #8]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d100      	bne.n	80030bc <CO_TPDO_process+0x1c>
 80030ba:	e113      	b.n	80032e4 <CO_TPDO_process+0x244>
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d100      	bne.n	80030c4 <CO_TPDO_process+0x24>
 80030c2:	e10f      	b.n	80032e4 <CO_TPDO_process+0x244>

        /* check for event timer or application event */
#if ((CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE) || (OD_FLAGS_PDO_SIZE > 0)
        if (TPDO->transmissionType == CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC
 80030c4:	68fa      	ldr	r2, [r7, #12]
 80030c6:	23a6      	movs	r3, #166	; 0xa6
 80030c8:	005b      	lsls	r3, r3, #1
 80030ca:	5cd3      	ldrb	r3, [r2, r3]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d005      	beq.n	80030dc <CO_TPDO_process+0x3c>
            || TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO
 80030d0:	68fa      	ldr	r2, [r7, #12]
 80030d2:	23a6      	movs	r3, #166	; 0xa6
 80030d4:	005b      	lsls	r3, r3, #1
 80030d6:	5cd3      	ldrb	r3, [r2, r3]
 80030d8:	2bfd      	cmp	r3, #253	; 0xfd
 80030da:	d95a      	bls.n	8003192 <CO_TPDO_process+0xf2>
        ) {
            /* event timer */
 #if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
            if (TPDO->eventTime_us != 0) {
 80030dc:	68fa      	ldr	r2, [r7, #12]
 80030de:	23b0      	movs	r3, #176	; 0xb0
 80030e0:	005b      	lsls	r3, r3, #1
 80030e2:	58d3      	ldr	r3, [r2, r3]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d01d      	beq.n	8003124 <CO_TPDO_process+0x84>
                TPDO->eventTimer = (TPDO->eventTimer > timeDifference_us)
 80030e8:	68fa      	ldr	r2, [r7, #12]
 80030ea:	23b4      	movs	r3, #180	; 0xb4
 80030ec:	005b      	lsls	r3, r3, #1
 80030ee:	58d3      	ldr	r3, [r2, r3]
                                ? (TPDO->eventTimer - timeDifference_us) : 0;
 80030f0:	68ba      	ldr	r2, [r7, #8]
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d206      	bcs.n	8003104 <CO_TPDO_process+0x64>
 80030f6:	68fa      	ldr	r2, [r7, #12]
 80030f8:	23b4      	movs	r3, #180	; 0xb4
 80030fa:	005b      	lsls	r3, r3, #1
 80030fc:	58d2      	ldr	r2, [r2, r3]
 80030fe:	68bb      	ldr	r3, [r7, #8]
 8003100:	1ad3      	subs	r3, r2, r3
 8003102:	e000      	b.n	8003106 <CO_TPDO_process+0x66>
 8003104:	2300      	movs	r3, #0
                TPDO->eventTimer = (TPDO->eventTimer > timeDifference_us)
 8003106:	68f9      	ldr	r1, [r7, #12]
 8003108:	22b4      	movs	r2, #180	; 0xb4
 800310a:	0052      	lsls	r2, r2, #1
 800310c:	508b      	str	r3, [r1, r2]
                if (TPDO->eventTimer == 0) {
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	23b4      	movs	r3, #180	; 0xb4
 8003112:	005b      	lsls	r3, r3, #1
 8003114:	58d3      	ldr	r3, [r2, r3]
 8003116:	2b00      	cmp	r3, #0
 8003118:	d104      	bne.n	8003124 <CO_TPDO_process+0x84>
                    TPDO->sendRequest = true;
 800311a:	68fa      	ldr	r2, [r7, #12]
 800311c:	23a8      	movs	r3, #168	; 0xa8
 800311e:	005b      	lsls	r3, r3, #1
 8003120:	2101      	movs	r1, #1
 8003122:	50d1      	str	r1, [r2, r3]
   #endif
            }
 #endif
            /* check for any OD_requestTPDO() */
 #if OD_FLAGS_PDO_SIZE > 0
            if (!TPDO->sendRequest) {
 8003124:	68fa      	ldr	r2, [r7, #12]
 8003126:	23a8      	movs	r3, #168	; 0xa8
 8003128:	005b      	lsls	r3, r3, #1
 800312a:	58d3      	ldr	r3, [r2, r3]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d130      	bne.n	8003192 <CO_TPDO_process+0xf2>
                for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003130:	231f      	movs	r3, #31
 8003132:	18fb      	adds	r3, r7, r3
 8003134:	2200      	movs	r2, #0
 8003136:	701a      	strb	r2, [r3, #0]
 8003138:	e024      	b.n	8003184 <CO_TPDO_process+0xe4>
                    uint8_t *flagPDObyte = PDO->flagPDObyte[i];
 800313a:	211f      	movs	r1, #31
 800313c:	187b      	adds	r3, r7, r1
 800313e:	781a      	ldrb	r2, [r3, #0]
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	323c      	adds	r2, #60	; 0x3c
 8003144:	0092      	lsls	r2, r2, #2
 8003146:	58d3      	ldr	r3, [r2, r3]
 8003148:	617b      	str	r3, [r7, #20]
                    if (flagPDObyte != NULL) {
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d013      	beq.n	8003178 <CO_TPDO_process+0xd8>
                        if ((*flagPDObyte & PDO->flagPDObitmask[i]) == 0) {
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	187a      	adds	r2, r7, r1
 8003156:	7811      	ldrb	r1, [r2, #0]
 8003158:	69b8      	ldr	r0, [r7, #24]
 800315a:	2288      	movs	r2, #136	; 0x88
 800315c:	0052      	lsls	r2, r2, #1
 800315e:	1841      	adds	r1, r0, r1
 8003160:	188a      	adds	r2, r1, r2
 8003162:	7812      	ldrb	r2, [r2, #0]
 8003164:	4013      	ands	r3, r2
 8003166:	b2db      	uxtb	r3, r3
 8003168:	2b00      	cmp	r3, #0
 800316a:	d105      	bne.n	8003178 <CO_TPDO_process+0xd8>
                            TPDO->sendRequest = true;
 800316c:	68fa      	ldr	r2, [r7, #12]
 800316e:	23a8      	movs	r3, #168	; 0xa8
 8003170:	005b      	lsls	r3, r3, #1
 8003172:	2101      	movs	r1, #1
 8003174:	50d1      	str	r1, [r2, r3]
                            break;
 8003176:	e00c      	b.n	8003192 <CO_TPDO_process+0xf2>
                for (uint8_t i = 0; i < PDO->mappedObjectsCount; i++) {
 8003178:	211f      	movs	r1, #31
 800317a:	187b      	adds	r3, r7, r1
 800317c:	781a      	ldrb	r2, [r3, #0]
 800317e:	187b      	adds	r3, r7, r1
 8003180:	3201      	adds	r2, #1
 8003182:	701a      	strb	r2, [r3, #0]
 8003184:	69bb      	ldr	r3, [r7, #24]
 8003186:	7b5b      	ldrb	r3, [r3, #13]
 8003188:	221f      	movs	r2, #31
 800318a:	18ba      	adds	r2, r7, r2
 800318c:	7812      	ldrb	r2, [r2, #0]
 800318e:	429a      	cmp	r2, r3
 8003190:	d3d3      	bcc.n	800313a <CO_TPDO_process+0x9a>
        }
#endif /*((CO_CONFIG_PDO)&CO_CONFIG_TPDO_TIMERS_ENABLE)||(OD_FLAGS_PDO_SIZE>0)*/


        /* Send PDO by application request or by Event timer */
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003192:	68fa      	ldr	r2, [r7, #12]
 8003194:	23a6      	movs	r3, #166	; 0xa6
 8003196:	005b      	lsls	r3, r3, #1
 8003198:	5cd3      	ldrb	r3, [r2, r3]
 800319a:	2bfd      	cmp	r3, #253	; 0xfd
 800319c:	d925      	bls.n	80031ea <CO_TPDO_process+0x14a>
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us)
 800319e:	68fa      	ldr	r2, [r7, #12]
 80031a0:	23b2      	movs	r3, #178	; 0xb2
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	58d3      	ldr	r3, [r2, r3]
                               ? (TPDO->inhibitTimer - timeDifference_us) : 0;
 80031a6:	68ba      	ldr	r2, [r7, #8]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d206      	bcs.n	80031ba <CO_TPDO_process+0x11a>
 80031ac:	68fa      	ldr	r2, [r7, #12]
 80031ae:	23b2      	movs	r3, #178	; 0xb2
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	58d2      	ldr	r2, [r2, r3]
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	e000      	b.n	80031bc <CO_TPDO_process+0x11c>
 80031ba:	2300      	movs	r3, #0
            TPDO->inhibitTimer = (TPDO->inhibitTimer > timeDifference_us)
 80031bc:	68f9      	ldr	r1, [r7, #12]
 80031be:	22b2      	movs	r2, #178	; 0xb2
 80031c0:	0052      	lsls	r2, r2, #1
 80031c2:	508b      	str	r3, [r1, r2]

            /* send TPDO */
            if (TPDO->sendRequest && TPDO->inhibitTimer == 0) {
 80031c4:	68fa      	ldr	r2, [r7, #12]
 80031c6:	23a8      	movs	r3, #168	; 0xa8
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	58d3      	ldr	r3, [r2, r3]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d100      	bne.n	80031d2 <CO_TPDO_process+0x132>
 80031d0:	e0a0      	b.n	8003314 <CO_TPDO_process+0x274>
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	23b2      	movs	r3, #178	; 0xb2
 80031d6:	005b      	lsls	r3, r3, #1
 80031d8:	58d3      	ldr	r3, [r2, r3]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d000      	beq.n	80031e0 <CO_TPDO_process+0x140>
 80031de:	e099      	b.n	8003314 <CO_TPDO_process+0x274>
                CO_TPDOsend(TPDO);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	0018      	movs	r0, r3
 80031e4:	f7ff fea0 	bl	8002f28 <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 80031e8:	e094      	b.n	8003314 <CO_TPDO_process+0x274>
#endif
        } /* if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) */

        /* Synchronous PDOs */
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        else if (TPDO->SYNC != NULL && syncWas) {
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	23aa      	movs	r3, #170	; 0xaa
 80031ee:	005b      	lsls	r3, r3, #1
 80031f0:	58d3      	ldr	r3, [r2, r3]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d100      	bne.n	80031f8 <CO_TPDO_process+0x158>
 80031f6:	e08d      	b.n	8003314 <CO_TPDO_process+0x274>
 80031f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d100      	bne.n	8003200 <CO_TPDO_process+0x160>
 80031fe:	e089      	b.n	8003314 <CO_TPDO_process+0x274>
            /* send synchronous acyclic TPDO */
            if (TPDO->transmissionType == CO_PDO_TRANSM_TYPE_SYNC_ACYCLIC) {
 8003200:	68fa      	ldr	r2, [r7, #12]
 8003202:	23a6      	movs	r3, #166	; 0xa6
 8003204:	005b      	lsls	r3, r3, #1
 8003206:	5cd3      	ldrb	r3, [r2, r3]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d10b      	bne.n	8003224 <CO_TPDO_process+0x184>
                if (TPDO->sendRequest) CO_TPDOsend(TPDO);
 800320c:	68fa      	ldr	r2, [r7, #12]
 800320e:	23a8      	movs	r3, #168	; 0xa8
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	58d3      	ldr	r3, [r2, r3]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d100      	bne.n	800321a <CO_TPDO_process+0x17a>
 8003218:	e07c      	b.n	8003314 <CO_TPDO_process+0x274>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	0018      	movs	r0, r3
 800321e:	f7ff fe83 	bl	8002f28 <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003222:	e077      	b.n	8003314 <CO_TPDO_process+0x274>
            }
            /* send synchronous cyclic TPDO */
            else {
                /* is the start of synchronous TPDO transmission */
                if (TPDO->syncCounter == 255) {
 8003224:	68fa      	ldr	r2, [r7, #12]
 8003226:	235a      	movs	r3, #90	; 0x5a
 8003228:	33ff      	adds	r3, #255	; 0xff
 800322a:	5cd3      	ldrb	r3, [r2, r3]
 800322c:	2bff      	cmp	r3, #255	; 0xff
 800322e:	d11e      	bne.n	800326e <CO_TPDO_process+0x1ce>
                    if (TPDO->SYNC->counterOverflowValue != 0
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	23aa      	movs	r3, #170	; 0xaa
 8003234:	005b      	lsls	r3, r3, #1
 8003236:	58d3      	ldr	r3, [r2, r3]
 8003238:	7c5b      	ldrb	r3, [r3, #17]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d00b      	beq.n	8003256 <CO_TPDO_process+0x1b6>
                        && TPDO->syncStartValue != 0
 800323e:	68fa      	ldr	r2, [r7, #12]
 8003240:	23ac      	movs	r3, #172	; 0xac
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	5cd3      	ldrb	r3, [r2, r3]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d005      	beq.n	8003256 <CO_TPDO_process+0x1b6>
                    ) {
                        /* syncStartValue is in use */
                        TPDO->syncCounter = 254;
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	235a      	movs	r3, #90	; 0x5a
 800324e:	33ff      	adds	r3, #255	; 0xff
 8003250:	21fe      	movs	r1, #254	; 0xfe
 8003252:	54d1      	strb	r1, [r2, r3]
 8003254:	e00b      	b.n	800326e <CO_TPDO_process+0x1ce>
                    }
                    else {
                        /* Send first TPDO somewhere in the middle */
                        TPDO->syncCounter = TPDO->transmissionType / 2 + 1;
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	23a6      	movs	r3, #166	; 0xa6
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	5cd3      	ldrb	r3, [r2, r3]
 800325e:	085b      	lsrs	r3, r3, #1
 8003260:	b2db      	uxtb	r3, r3
 8003262:	3301      	adds	r3, #1
 8003264:	b2d9      	uxtb	r1, r3
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	235a      	movs	r3, #90	; 0x5a
 800326a:	33ff      	adds	r3, #255	; 0xff
 800326c:	54d1      	strb	r1, [r2, r3]
                    }
                }
                /* If the syncStartValue is in use, start first TPDO after SYNC
                 * with matched syncStartValue. */
                if (TPDO->syncCounter == 254) {
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	235a      	movs	r3, #90	; 0x5a
 8003272:	33ff      	adds	r3, #255	; 0xff
 8003274:	5cd3      	ldrb	r3, [r2, r3]
 8003276:	2bfe      	cmp	r3, #254	; 0xfe
 8003278:	d117      	bne.n	80032aa <CO_TPDO_process+0x20a>
                    if (TPDO->SYNC->counter == TPDO->syncStartValue) {
 800327a:	68fa      	ldr	r2, [r7, #12]
 800327c:	23aa      	movs	r3, #170	; 0xaa
 800327e:	005b      	lsls	r3, r3, #1
 8003280:	58d3      	ldr	r3, [r2, r3]
 8003282:	7c9a      	ldrb	r2, [r3, #18]
 8003284:	68f9      	ldr	r1, [r7, #12]
 8003286:	23ac      	movs	r3, #172	; 0xac
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	5ccb      	ldrb	r3, [r1, r3]
 800328c:	429a      	cmp	r2, r3
 800328e:	d141      	bne.n	8003314 <CO_TPDO_process+0x274>
                        TPDO->syncCounter = TPDO->transmissionType;
 8003290:	68fa      	ldr	r2, [r7, #12]
 8003292:	23a6      	movs	r3, #166	; 0xa6
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	5cd1      	ldrb	r1, [r2, r3]
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	235a      	movs	r3, #90	; 0x5a
 800329c:	33ff      	adds	r3, #255	; 0xff
 800329e:	54d1      	strb	r1, [r2, r3]
                        CO_TPDOsend(TPDO);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	0018      	movs	r0, r3
 80032a4:	f7ff fe40 	bl	8002f28 <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 80032a8:	e034      	b.n	8003314 <CO_TPDO_process+0x274>
                    }
                }
                /* Send TPDO after every N-th Sync */
                else if (--TPDO->syncCounter == 0) {
 80032aa:	68fa      	ldr	r2, [r7, #12]
 80032ac:	235a      	movs	r3, #90	; 0x5a
 80032ae:	33ff      	adds	r3, #255	; 0xff
 80032b0:	5cd3      	ldrb	r3, [r2, r3]
 80032b2:	3b01      	subs	r3, #1
 80032b4:	b2d9      	uxtb	r1, r3
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	235a      	movs	r3, #90	; 0x5a
 80032ba:	33ff      	adds	r3, #255	; 0xff
 80032bc:	54d1      	strb	r1, [r2, r3]
 80032be:	68fa      	ldr	r2, [r7, #12]
 80032c0:	235a      	movs	r3, #90	; 0x5a
 80032c2:	33ff      	adds	r3, #255	; 0xff
 80032c4:	5cd3      	ldrb	r3, [r2, r3]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d124      	bne.n	8003314 <CO_TPDO_process+0x274>
                    TPDO->syncCounter = TPDO->transmissionType;
 80032ca:	68fa      	ldr	r2, [r7, #12]
 80032cc:	23a6      	movs	r3, #166	; 0xa6
 80032ce:	005b      	lsls	r3, r3, #1
 80032d0:	5cd1      	ldrb	r1, [r2, r3]
 80032d2:	68fa      	ldr	r2, [r7, #12]
 80032d4:	235a      	movs	r3, #90	; 0x5a
 80032d6:	33ff      	adds	r3, #255	; 0xff
 80032d8:	54d1      	strb	r1, [r2, r3]
                    CO_TPDOsend(TPDO);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	0018      	movs	r0, r3
 80032de:	f7ff fe23 	bl	8002f28 <CO_TPDOsend>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 80032e2:	e017      	b.n	8003314 <CO_TPDO_process+0x274>
#endif

    }
    else {
        /* Not operational or valid, reset triggers */
        TPDO->sendRequest = true;
 80032e4:	68fa      	ldr	r2, [r7, #12]
 80032e6:	23a8      	movs	r3, #168	; 0xa8
 80032e8:	005b      	lsls	r3, r3, #1
 80032ea:	2101      	movs	r1, #1
 80032ec:	50d1      	str	r1, [r2, r3]
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_TIMERS_ENABLE
        TPDO->inhibitTimer = TPDO->eventTimer = 0;
 80032ee:	68fa      	ldr	r2, [r7, #12]
 80032f0:	23b4      	movs	r3, #180	; 0xb4
 80032f2:	005b      	lsls	r3, r3, #1
 80032f4:	2100      	movs	r1, #0
 80032f6:	50d1      	str	r1, [r2, r3]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	23b4      	movs	r3, #180	; 0xb4
 80032fc:	005b      	lsls	r3, r3, #1
 80032fe:	58d1      	ldr	r1, [r2, r3]
 8003300:	68fa      	ldr	r2, [r7, #12]
 8003302:	23b2      	movs	r3, #178	; 0xb2
 8003304:	005b      	lsls	r3, r3, #1
 8003306:	50d1      	str	r1, [r2, r3]
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_PDO_SYNC_ENABLE
        TPDO->syncCounter = 255;
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	235a      	movs	r3, #90	; 0x5a
 800330c:	33ff      	adds	r3, #255	; 0xff
 800330e:	21ff      	movs	r1, #255	; 0xff
 8003310:	54d1      	strb	r1, [r2, r3]
#endif
    }
}
 8003312:	e000      	b.n	8003316 <CO_TPDO_process+0x276>
        if (TPDO->transmissionType >= CO_PDO_TRANSM_TYPE_SYNC_EVENT_LO) {
 8003314:	46c0      	nop			; (mov r8, r8)
}
 8003316:	46c0      	nop			; (mov r8, r8)
 8003318:	46bd      	mov	sp, r7
 800331a:	b008      	add	sp, #32
 800331c:	bd80      	pop	{r7, pc}

0800331e <CO_getUint8>:
static inline uint8_t CO_getUint8(const void *buf) {
 800331e:	b580      	push	{r7, lr}
 8003320:	b084      	sub	sp, #16
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	781a      	ldrb	r2, [r3, #0]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 800332a:	210f      	movs	r1, #15
 800332c:	187b      	adds	r3, r7, r1
 800332e:	701a      	strb	r2, [r3, #0]
 8003330:	187b      	adds	r3, r7, r1
 8003332:	781b      	ldrb	r3, [r3, #0]
}
 8003334:	0018      	movs	r0, r3
 8003336:	46bd      	mov	sp, r7
 8003338:	b004      	add	sp, #16
 800333a:	bd80      	pop	{r7, pc}

0800333c <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8003344:	6879      	ldr	r1, [r7, #4]
 8003346:	230c      	movs	r3, #12
 8003348:	18fb      	adds	r3, r7, r3
 800334a:	2204      	movs	r2, #4
 800334c:	0018      	movs	r0, r3
 800334e:	f00a fad8 	bl	800d902 <memmove>
 8003352:	68fb      	ldr	r3, [r7, #12]
}
 8003354:	0018      	movs	r0, r3
 8003356:	46bd      	mov	sp, r7
 8003358:	b004      	add	sp, #16
 800335a:	bd80      	pop	{r7, pc}

0800335c <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 800335c:	b580      	push	{r7, lr}
 800335e:	b082      	sub	sp, #8
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d002      	beq.n	8003370 <OD_getIndex+0x14>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	881b      	ldrh	r3, [r3, #0]
 800336e:	e000      	b.n	8003372 <OD_getIndex+0x16>
 8003370:	2300      	movs	r3, #0
}
 8003372:	0018      	movs	r0, r3
 8003374:	46bd      	mov	sp, r7
 8003376:	b002      	add	sp, #8
 8003378:	bd80      	pop	{r7, pc}

0800337a <OD_mappable>:
static inline bool_t OD_mappable(OD_stream_t *stream) {
 800337a:	b580      	push	{r7, lr}
 800337c:	b082      	sub	sp, #8
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
         ? (stream->attribute & (ODA_TRPDO | ODA_TRSRDO)) != 0 : false;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d007      	beq.n	8003398 <OD_mappable+0x1e>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	7c1b      	ldrb	r3, [r3, #16]
 800338c:	001a      	movs	r2, r3
 800338e:	233c      	movs	r3, #60	; 0x3c
 8003390:	4013      	ands	r3, r2
 8003392:	d001      	beq.n	8003398 <OD_mappable+0x1e>
 8003394:	2301      	movs	r3, #1
 8003396:	e000      	b.n	800339a <OD_mappable+0x20>
 8003398:	2300      	movs	r3, #0
}
 800339a:	0018      	movs	r0, r3
 800339c:	46bd      	mov	sp, r7
 800339e:	b002      	add	sp, #8
 80033a0:	bd80      	pop	{r7, pc}

080033a2 <OD_extension_init>:
{
 80033a2:	b580      	push	{r7, lr}
 80033a4:	b082      	sub	sp, #8
 80033a6:	af00      	add	r7, sp, #0
 80033a8:	6078      	str	r0, [r7, #4]
 80033aa:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <OD_extension_init+0x14>
 80033b2:	2305      	movs	r3, #5
 80033b4:	e003      	b.n	80033be <OD_extension_init+0x1c>
    entry->extension = extension;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	0018      	movs	r0, r3
 80033c0:	46bd      	mov	sp, r7
 80033c2:	b002      	add	sp, #8
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <OD_get_u8>:
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b086      	sub	sp, #24
 80033ca:	af02      	add	r7, sp, #8
 80033cc:	60f8      	str	r0, [r7, #12]
 80033ce:	607a      	str	r2, [r7, #4]
 80033d0:	603b      	str	r3, [r7, #0]
 80033d2:	200b      	movs	r0, #11
 80033d4:	183b      	adds	r3, r7, r0
 80033d6:	1c0a      	adds	r2, r1, #0
 80033d8:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	183b      	adds	r3, r7, r0
 80033de:	7819      	ldrb	r1, [r3, #0]
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	2301      	movs	r3, #1
 80033e8:	f7fe fc84 	bl	8001cf4 <OD_get_value>
 80033ec:	0003      	movs	r3, r0
}
 80033ee:	0018      	movs	r0, r3
 80033f0:	46bd      	mov	sp, r7
 80033f2:	b004      	add	sp, #16
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <OD_get_u32>:
{
 80033f6:	b580      	push	{r7, lr}
 80033f8:	b086      	sub	sp, #24
 80033fa:	af02      	add	r7, sp, #8
 80033fc:	60f8      	str	r0, [r7, #12]
 80033fe:	607a      	str	r2, [r7, #4]
 8003400:	603b      	str	r3, [r7, #0]
 8003402:	200b      	movs	r0, #11
 8003404:	183b      	adds	r3, r7, r0
 8003406:	1c0a      	adds	r2, r1, #0
 8003408:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	183b      	adds	r3, r7, r0
 800340e:	7819      	ldrb	r1, [r3, #0]
 8003410:	68f8      	ldr	r0, [r7, #12]
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	9300      	str	r3, [sp, #0]
 8003416:	2304      	movs	r3, #4
 8003418:	f7fe fc6c 	bl	8001cf4 <OD_get_value>
 800341c:	0003      	movs	r3, r0
}
 800341e:	0018      	movs	r0, r3
 8003420:	46bd      	mov	sp, r7
 8003422:	b004      	add	sp, #16
 8003424:	bd80      	pop	{r7, pc}

08003426 <OD_set_u32>:
}

/** Set uint32_t variable in Object Dictionary, see @ref OD_set_value */
static inline ODR_t OD_set_u32(const OD_entry_t *entry, uint8_t subIndex,
                               uint32_t val, bool_t odOrig)
{
 8003426:	b580      	push	{r7, lr}
 8003428:	b086      	sub	sp, #24
 800342a:	af02      	add	r7, sp, #8
 800342c:	60f8      	str	r0, [r7, #12]
 800342e:	607a      	str	r2, [r7, #4]
 8003430:	603b      	str	r3, [r7, #0]
 8003432:	200b      	movs	r0, #11
 8003434:	183b      	adds	r3, r7, r0
 8003436:	1c0a      	adds	r2, r1, #0
 8003438:	701a      	strb	r2, [r3, #0]
    return OD_set_value(entry, subIndex, &val, sizeof(val), odOrig);
 800343a:	1d3a      	adds	r2, r7, #4
 800343c:	183b      	adds	r3, r7, r0
 800343e:	7819      	ldrb	r1, [r3, #0]
 8003440:	68f8      	ldr	r0, [r7, #12]
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	9300      	str	r3, [sp, #0]
 8003446:	2304      	movs	r3, #4
 8003448:	f7fe fc93 	bl	8001d72 <OD_set_value>
 800344c:	0003      	movs	r3, r0
}
 800344e:	0018      	movs	r0, r3
 8003450:	46bd      	mov	sp, r7
 8003452:	b004      	add	sp, #16
 8003454:	bd80      	pop	{r7, pc}

08003456 <CO_SDO_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SDO_receive(void *object, void *msg) {
 8003456:	b580      	push	{r7, lr}
 8003458:	b086      	sub	sp, #24
 800345a:	af00      	add	r7, sp, #0
 800345c:	6078      	str	r0, [r7, #4]
 800345e:	6039      	str	r1, [r7, #0]
    CO_SDOserver_t *SDO = (CO_SDOserver_t *)object;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8003464:	2113      	movs	r1, #19
 8003466:	187b      	adds	r3, r7, r1
 8003468:	683a      	ldr	r2, [r7, #0]
 800346a:	7912      	ldrb	r2, [r2, #4]
 800346c:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	3305      	adds	r3, #5
 8003472:	60fb      	str	r3, [r7, #12]

    /* ignore messages with wrong length */
    if (DLC == 8) {
 8003474:	187b      	adds	r3, r7, r1
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	2b08      	cmp	r3, #8
 800347a:	d118      	bne.n	80034ae <CO_SDO_receive+0x58>
        if (data[0] == 0x80) {
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	2b80      	cmp	r3, #128	; 0x80
 8003482:	d103      	bne.n	800348c <CO_SDO_receive+0x36>
            /* abort from client, just make idle */
            SDO->state = CO_SDO_ST_IDLE;
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	2200      	movs	r2, #0
 8003488:	751a      	strb	r2, [r3, #20]
                SDO->pFunctSignalPre(SDO->functSignalObjectPre);
            }
#endif
        }
    }
}
 800348a:	e010      	b.n	80034ae <CO_SDO_receive+0x58>
        else if (CO_FLAG_READ(SDO->CANrxNew)) {
 800348c:	697b      	ldr	r3, [r7, #20]
 800348e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003490:	2b00      	cmp	r3, #0
 8003492:	d10c      	bne.n	80034ae <CO_SDO_receive+0x58>
            memcpy(SDO->CANrxData, data, DLC);
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	333c      	adds	r3, #60	; 0x3c
 8003498:	0018      	movs	r0, r3
 800349a:	2313      	movs	r3, #19
 800349c:	18fb      	adds	r3, r7, r3
 800349e:	781a      	ldrb	r2, [r3, #0]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	0019      	movs	r1, r3
 80034a4:	f00a fa24 	bl	800d8f0 <memcpy>
            CO_FLAG_SET(SDO->CANrxNew);
 80034a8:	697b      	ldr	r3, [r7, #20]
 80034aa:	2201      	movs	r2, #1
 80034ac:	639a      	str	r2, [r3, #56]	; 0x38
}
 80034ae:	46c0      	nop			; (mov r8, r8)
 80034b0:	46bd      	mov	sp, r7
 80034b2:	b006      	add	sp, #24
 80034b4:	bd80      	pop	{r7, pc}
	...

080034b8 <CO_SDOserver_init_canRxTx>:
                                                  CO_CANmodule_t *CANdevRx,
                                                  uint16_t CANdevRxIdx,
                                                  uint16_t CANdevTxIdx,
                                                  uint32_t COB_IDClientToServer,
                                                  uint32_t COB_IDServerToClient)
{
 80034b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034ba:	b08b      	sub	sp, #44	; 0x2c
 80034bc:	af04      	add	r7, sp, #16
 80034be:	60f8      	str	r0, [r7, #12]
 80034c0:	60b9      	str	r1, [r7, #8]
 80034c2:	0019      	movs	r1, r3
 80034c4:	1dbb      	adds	r3, r7, #6
 80034c6:	801a      	strh	r2, [r3, #0]
 80034c8:	1d3b      	adds	r3, r7, #4
 80034ca:	1c0a      	adds	r2, r1, #0
 80034cc:	801a      	strh	r2, [r3, #0]
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC
    /* proceed only, if parameters change */
    if (COB_IDClientToServer == SDO->COB_IDClientToServer
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d106      	bne.n	80034e6 <CO_SDOserver_init_canRxTx+0x2e>
        && COB_IDServerToClient == SDO->COB_IDServerToClient
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034de:	429a      	cmp	r2, r3
 80034e0:	d101      	bne.n	80034e6 <CO_SDOserver_init_canRxTx+0x2e>
    ) {
        return CO_ERROR_NO;
 80034e2:	2300      	movs	r3, #0
 80034e4:	e064      	b.n	80035b0 <CO_SDOserver_init_canRxTx+0xf8>
    }
    /* store variables */
    SDO->COB_IDClientToServer = COB_IDClientToServer;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80034ea:	64da      	str	r2, [r3, #76]	; 0x4c
    SDO->COB_IDServerToClient = COB_IDServerToClient;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80034f0:	651a      	str	r2, [r3, #80]	; 0x50
#endif

    /* verify valid bit */
    uint16_t idC2S = ((COB_IDClientToServer & 0x80000000L) == 0) ?
 80034f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	db02      	blt.n	80034fe <CO_SDOserver_init_canRxTx+0x46>
 80034f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	e000      	b.n	8003500 <CO_SDOserver_init_canRxTx+0x48>
 80034fe:	2200      	movs	r2, #0
 8003500:	2316      	movs	r3, #22
 8003502:	18fb      	adds	r3, r7, r3
 8003504:	801a      	strh	r2, [r3, #0]
                     (uint16_t)COB_IDClientToServer : 0;
    uint16_t idS2C = ((COB_IDServerToClient & 0x80000000L) == 0) ?
 8003506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003508:	2b00      	cmp	r3, #0
 800350a:	db02      	blt.n	8003512 <CO_SDOserver_init_canRxTx+0x5a>
 800350c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800350e:	b29a      	uxth	r2, r3
 8003510:	e000      	b.n	8003514 <CO_SDOserver_init_canRxTx+0x5c>
 8003512:	2200      	movs	r2, #0
 8003514:	2114      	movs	r1, #20
 8003516:	187b      	adds	r3, r7, r1
 8003518:	801a      	strh	r2, [r3, #0]
                     (uint16_t)COB_IDServerToClient : 0;
    if (idC2S != 0 && idS2C != 0) {
 800351a:	2316      	movs	r3, #22
 800351c:	18fb      	adds	r3, r7, r3
 800351e:	881b      	ldrh	r3, [r3, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d007      	beq.n	8003534 <CO_SDOserver_init_canRxTx+0x7c>
 8003524:	187b      	adds	r3, r7, r1
 8003526:	881b      	ldrh	r3, [r3, #0]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d003      	beq.n	8003534 <CO_SDOserver_init_canRxTx+0x7c>
        SDO->valid = true;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2201      	movs	r2, #1
 8003530:	611a      	str	r2, [r3, #16]
 8003532:	e00a      	b.n	800354a <CO_SDOserver_init_canRxTx+0x92>
    }
    else {
        idC2S = 0;
 8003534:	2316      	movs	r3, #22
 8003536:	18fb      	adds	r3, r7, r3
 8003538:	2200      	movs	r2, #0
 800353a:	801a      	strh	r2, [r3, #0]
        idS2C = 0;
 800353c:	2314      	movs	r3, #20
 800353e:	18fb      	adds	r3, r7, r3
 8003540:	2200      	movs	r2, #0
 8003542:	801a      	strh	r2, [r3, #0]
        SDO->valid = false;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2200      	movs	r2, #0
 8003548:	611a      	str	r2, [r3, #16]
    }

    /* configure SDO server CAN reception */
    CO_ReturnError_t ret = CO_CANrxBufferInit(
 800354a:	2613      	movs	r6, #19
 800354c:	19bc      	adds	r4, r7, r6
 800354e:	4d1a      	ldr	r5, [pc, #104]	; (80035b8 <CO_SDOserver_init_canRxTx+0x100>)
 8003550:	2316      	movs	r3, #22
 8003552:	18fb      	adds	r3, r7, r3
 8003554:	881a      	ldrh	r2, [r3, #0]
 8003556:	1dbb      	adds	r3, r7, #6
 8003558:	8819      	ldrh	r1, [r3, #0]
 800355a:	68b8      	ldr	r0, [r7, #8]
 800355c:	4b17      	ldr	r3, [pc, #92]	; (80035bc <CO_SDOserver_init_canRxTx+0x104>)
 800355e:	9302      	str	r3, [sp, #8]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	9301      	str	r3, [sp, #4]
 8003564:	2300      	movs	r3, #0
 8003566:	9300      	str	r3, [sp, #0]
 8003568:	002b      	movs	r3, r5
 800356a:	f003 ff89 	bl	8007480 <CO_CANrxBufferInit>
 800356e:	0003      	movs	r3, r0
 8003570:	7023      	strb	r3, [r4, #0]
            0,                      /* rtr */
            (void*)SDO,             /* object passed to receive function */
            CO_SDO_receive);        /* this function will process rx msg */

    /* configure SDO server CAN transmission */
    SDO->CANtxBuff = CO_CANtxBufferInit(
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6818      	ldr	r0, [r3, #0]
 8003576:	2314      	movs	r3, #20
 8003578:	18fb      	adds	r3, r7, r3
 800357a:	881a      	ldrh	r2, [r3, #0]
 800357c:	1d3b      	adds	r3, r7, #4
 800357e:	8819      	ldrh	r1, [r3, #0]
 8003580:	2300      	movs	r3, #0
 8003582:	9301      	str	r3, [sp, #4]
 8003584:	2308      	movs	r3, #8
 8003586:	9300      	str	r3, [sp, #0]
 8003588:	2300      	movs	r3, #0
 800358a:	f003 ffe1 	bl	8007550 <CO_CANtxBufferInit>
 800358e:	0002      	movs	r2, r0
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	605a      	str	r2, [r3, #4]
            idS2C,                  /* CAN identifier */
            0,                      /* rtr */
            8,                      /* number of data bytes */
            0);                     /* synchronous message flag bit */

    if (SDO->CANtxBuff == NULL) {
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d105      	bne.n	80035a8 <CO_SDOserver_init_canRxTx+0xf0>
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 800359c:	19bb      	adds	r3, r7, r6
 800359e:	22ff      	movs	r2, #255	; 0xff
 80035a0:	701a      	strb	r2, [r3, #0]
        SDO->valid = false;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	611a      	str	r2, [r3, #16]
    }

    return ret;
 80035a8:	2313      	movs	r3, #19
 80035aa:	18fb      	adds	r3, r7, r3
 80035ac:	781b      	ldrb	r3, [r3, #0]
 80035ae:	b25b      	sxtb	r3, r3
}
 80035b0:	0018      	movs	r0, r3
 80035b2:	46bd      	mov	sp, r7
 80035b4:	b007      	add	sp, #28
 80035b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035b8:	000007ff 	.word	0x000007ff
 80035bc:	08003457 	.word	0x08003457

080035c0 <OD_write_1201_additional>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1201_additional(OD_stream_t *stream, const void *buf,
                                      OD_size_t count, OD_size_t *countWritten)
{
 80035c0:	b5b0      	push	{r4, r5, r7, lr}
 80035c2:	b08e      	sub	sp, #56	; 0x38
 80035c4:	af02      	add	r7, sp, #8
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
 80035cc:	603b      	str	r3, [r7, #0]
    /* "count" is already verified in *_init() function */
    if (stream == NULL || buf == NULL || countWritten == NULL) {
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d005      	beq.n	80035e0 <OD_write_1201_additional+0x20>
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d002      	beq.n	80035e0 <OD_write_1201_additional+0x20>
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d101      	bne.n	80035e4 <OD_write_1201_additional+0x24>
        return ODR_DEV_INCOMPAT;
 80035e0:	2309      	movs	r3, #9
 80035e2:	e13a      	b.n	800385a <OD_write_1201_additional+0x29a>
    }

    CO_SDOserver_t *SDO = (CO_SDOserver_t *)stream->object;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	62fb      	str	r3, [r7, #44]	; 0x2c

    switch (stream->subIndex) {
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	7c5b      	ldrb	r3, [r3, #17]
 80035ee:	2b03      	cmp	r3, #3
 80035f0:	d100      	bne.n	80035f4 <OD_write_1201_additional+0x34>
 80035f2:	e110      	b.n	8003816 <OD_write_1201_additional+0x256>
 80035f4:	dd00      	ble.n	80035f8 <OD_write_1201_additional+0x38>
 80035f6:	e126      	b.n	8003846 <OD_write_1201_additional+0x286>
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d100      	bne.n	80035fe <OD_write_1201_additional+0x3e>
 80035fc:	e089      	b.n	8003712 <OD_write_1201_additional+0x152>
 80035fe:	dd00      	ble.n	8003602 <OD_write_1201_additional+0x42>
 8003600:	e121      	b.n	8003846 <OD_write_1201_additional+0x286>
 8003602:	2b00      	cmp	r3, #0
 8003604:	d002      	beq.n	800360c <OD_write_1201_additional+0x4c>
 8003606:	2b01      	cmp	r3, #1
 8003608:	d002      	beq.n	8003610 <OD_write_1201_additional+0x50>
 800360a:	e11c      	b.n	8003846 <OD_write_1201_additional+0x286>
        case 0: /* Highest sub-index supported */
            return ODR_READONLY;
 800360c:	2304      	movs	r3, #4
 800360e:	e124      	b.n	800385a <OD_write_1201_additional+0x29a>

        case 1: { /* COB-ID client -> server */
            uint32_t COB_ID = CO_getUint32(buf);
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	0018      	movs	r0, r3
 8003614:	f7ff fe92 	bl	800333c <CO_getUint32>
 8003618:	0003      	movs	r3, r0
 800361a:	61bb      	str	r3, [r7, #24]
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	b29a      	uxth	r2, r3
 8003620:	2116      	movs	r1, #22
 8003622:	187b      	adds	r3, r7, r1
 8003624:	0552      	lsls	r2, r2, #21
 8003626:	0d52      	lsrs	r2, r2, #21
 8003628:	801a      	strh	r2, [r3, #0]
            uint16_t CAN_ID_cur = (uint16_t)(SDO->COB_IDClientToServer & 0x7FF);
 800362a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800362c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800362e:	b29a      	uxth	r2, r3
 8003630:	2014      	movs	r0, #20
 8003632:	183b      	adds	r3, r7, r0
 8003634:	0552      	lsls	r2, r2, #21
 8003636:	0d52      	lsrs	r2, r2, #21
 8003638:	801a      	strh	r2, [r3, #0]
            bool_t valid = (COB_ID & 0x80000000) == 0;
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	43db      	mvns	r3, r3
 800363e:	0fdb      	lsrs	r3, r3, #31
 8003640:	b2db      	uxtb	r3, r3
 8003642:	613b      	str	r3, [r7, #16]

            /* SDO client must not be valid when changing COB_ID */
            if ((COB_ID & 0x3FFFF800) != 0
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	4a87      	ldr	r2, [pc, #540]	; (8003864 <OD_write_1201_additional+0x2a4>)
 8003648:	4013      	ands	r3, r2
 800364a:	d14e      	bne.n	80036ea <OD_write_1201_additional+0x12a>
                || (valid && SDO->valid && CAN_ID != CAN_ID_cur)
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d009      	beq.n	8003666 <OD_write_1201_additional+0xa6>
 8003652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d005      	beq.n	8003666 <OD_write_1201_additional+0xa6>
 800365a:	187a      	adds	r2, r7, r1
 800365c:	183b      	adds	r3, r7, r0
 800365e:	8812      	ldrh	r2, [r2, #0]
 8003660:	881b      	ldrh	r3, [r3, #0]
 8003662:	429a      	cmp	r2, r3
 8003664:	d141      	bne.n	80036ea <OD_write_1201_additional+0x12a>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))
 8003666:	693b      	ldr	r3, [r7, #16]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d040      	beq.n	80036ee <OD_write_1201_additional+0x12e>
 800366c:	2116      	movs	r1, #22
 800366e:	187b      	adds	r3, r7, r1
 8003670:	881b      	ldrh	r3, [r3, #0]
 8003672:	2b7f      	cmp	r3, #127	; 0x7f
 8003674:	d939      	bls.n	80036ea <OD_write_1201_additional+0x12a>
 8003676:	187b      	adds	r3, r7, r1
 8003678:	881a      	ldrh	r2, [r3, #0]
 800367a:	2380      	movs	r3, #128	; 0x80
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	429a      	cmp	r2, r3
 8003680:	d905      	bls.n	800368e <OD_write_1201_additional+0xce>
 8003682:	187b      	adds	r3, r7, r1
 8003684:	881a      	ldrh	r2, [r3, #0]
 8003686:	23c0      	movs	r3, #192	; 0xc0
 8003688:	005b      	lsls	r3, r3, #1
 800368a:	429a      	cmp	r2, r3
 800368c:	d92d      	bls.n	80036ea <OD_write_1201_additional+0x12a>
 800368e:	2116      	movs	r1, #22
 8003690:	187b      	adds	r3, r7, r1
 8003692:	881a      	ldrh	r2, [r3, #0]
 8003694:	23b0      	movs	r3, #176	; 0xb0
 8003696:	00db      	lsls	r3, r3, #3
 8003698:	429a      	cmp	r2, r3
 800369a:	d905      	bls.n	80036a8 <OD_write_1201_additional+0xe8>
 800369c:	187b      	adds	r3, r7, r1
 800369e:	881a      	ldrh	r2, [r3, #0]
 80036a0:	23c0      	movs	r3, #192	; 0xc0
 80036a2:	00db      	lsls	r3, r3, #3
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d320      	bcc.n	80036ea <OD_write_1201_additional+0x12a>
 80036a8:	2116      	movs	r1, #22
 80036aa:	187b      	adds	r3, r7, r1
 80036ac:	881a      	ldrh	r2, [r3, #0]
 80036ae:	23c0      	movs	r3, #192	; 0xc0
 80036b0:	00db      	lsls	r3, r3, #3
 80036b2:	429a      	cmp	r2, r3
 80036b4:	d905      	bls.n	80036c2 <OD_write_1201_additional+0x102>
 80036b6:	187b      	adds	r3, r7, r1
 80036b8:	881a      	ldrh	r2, [r3, #0]
 80036ba:	23d0      	movs	r3, #208	; 0xd0
 80036bc:	00db      	lsls	r3, r3, #3
 80036be:	429a      	cmp	r2, r3
 80036c0:	d313      	bcc.n	80036ea <OD_write_1201_additional+0x12a>
 80036c2:	2116      	movs	r1, #22
 80036c4:	187b      	adds	r3, r7, r1
 80036c6:	881a      	ldrh	r2, [r3, #0]
 80036c8:	23dc      	movs	r3, #220	; 0xdc
 80036ca:	00db      	lsls	r3, r3, #3
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d305      	bcc.n	80036dc <OD_write_1201_additional+0x11c>
 80036d0:	187b      	adds	r3, r7, r1
 80036d2:	881a      	ldrh	r2, [r3, #0]
 80036d4:	23e0      	movs	r3, #224	; 0xe0
 80036d6:	00db      	lsls	r3, r3, #3
 80036d8:	429a      	cmp	r2, r3
 80036da:	d306      	bcc.n	80036ea <OD_write_1201_additional+0x12a>
 80036dc:	2316      	movs	r3, #22
 80036de:	18fb      	adds	r3, r7, r3
 80036e0:	881a      	ldrh	r2, [r3, #0]
 80036e2:	23e0      	movs	r3, #224	; 0xe0
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d901      	bls.n	80036ee <OD_write_1201_additional+0x12e>
            ) {
                return ODR_INVALID_VALUE;
 80036ea:	230f      	movs	r3, #15
 80036ec:	e0b5      	b.n	800385a <OD_write_1201_additional+0x29a>
            }
            CO_SDOserver_init_canRxTx(SDO,
 80036ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f0:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80036f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f4:	2248      	movs	r2, #72	; 0x48
 80036f6:	5a9a      	ldrh	r2, [r3, r2]
 80036f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036fa:	204a      	movs	r0, #74	; 0x4a
 80036fc:	5a1c      	ldrh	r4, [r3, r0]
 80036fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003700:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003702:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003704:	9301      	str	r3, [sp, #4]
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	9300      	str	r3, [sp, #0]
 800370a:	0023      	movs	r3, r4
 800370c:	f7ff fed4 	bl	80034b8 <CO_SDOserver_init_canRxTx>
                                      SDO->CANdevRx,
                                      SDO->CANdevRxIdx,
                                      SDO->CANdevTxIdx,
                                      COB_ID,
                                      SDO->COB_IDServerToClient);
            break;
 8003710:	e09c      	b.n	800384c <OD_write_1201_additional+0x28c>
        }

        case 2: { /* COB-ID server -> client */
            uint32_t COB_ID = CO_getUint32(buf);
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	0018      	movs	r0, r3
 8003716:	f7ff fe11 	bl	800333c <CO_getUint32>
 800371a:	0003      	movs	r3, r0
 800371c:	627b      	str	r3, [r7, #36]	; 0x24
            uint16_t CAN_ID = (uint16_t)(COB_ID & 0x7FF);
 800371e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003720:	b29a      	uxth	r2, r3
 8003722:	2122      	movs	r1, #34	; 0x22
 8003724:	187b      	adds	r3, r7, r1
 8003726:	0552      	lsls	r2, r2, #21
 8003728:	0d52      	lsrs	r2, r2, #21
 800372a:	801a      	strh	r2, [r3, #0]
            uint16_t CAN_ID_cur = (uint16_t)(SDO->COB_IDServerToClient & 0x7FF);
 800372c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800372e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003730:	b29a      	uxth	r2, r3
 8003732:	2020      	movs	r0, #32
 8003734:	183b      	adds	r3, r7, r0
 8003736:	0552      	lsls	r2, r2, #21
 8003738:	0d52      	lsrs	r2, r2, #21
 800373a:	801a      	strh	r2, [r3, #0]
            bool_t valid = (COB_ID & 0x80000000) == 0;
 800373c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373e:	43db      	mvns	r3, r3
 8003740:	0fdb      	lsrs	r3, r3, #31
 8003742:	b2db      	uxtb	r3, r3
 8003744:	61fb      	str	r3, [r7, #28]

            /* SDO client must not be valid when changing COB_ID */
            if ((COB_ID & 0x3FFFF800) != 0
 8003746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003748:	4a46      	ldr	r2, [pc, #280]	; (8003864 <OD_write_1201_additional+0x2a4>)
 800374a:	4013      	ands	r3, r2
 800374c:	d14e      	bne.n	80037ec <OD_write_1201_additional+0x22c>
                || (valid && SDO->valid && CAN_ID != CAN_ID_cur)
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d009      	beq.n	8003768 <OD_write_1201_additional+0x1a8>
 8003754:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003756:	691b      	ldr	r3, [r3, #16]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d005      	beq.n	8003768 <OD_write_1201_additional+0x1a8>
 800375c:	187a      	adds	r2, r7, r1
 800375e:	183b      	adds	r3, r7, r0
 8003760:	8812      	ldrh	r2, [r2, #0]
 8003762:	881b      	ldrh	r3, [r3, #0]
 8003764:	429a      	cmp	r2, r3
 8003766:	d141      	bne.n	80037ec <OD_write_1201_additional+0x22c>
                || (valid && CO_IS_RESTRICTED_CAN_ID(CAN_ID))
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d040      	beq.n	80037f0 <OD_write_1201_additional+0x230>
 800376e:	2122      	movs	r1, #34	; 0x22
 8003770:	187b      	adds	r3, r7, r1
 8003772:	881b      	ldrh	r3, [r3, #0]
 8003774:	2b7f      	cmp	r3, #127	; 0x7f
 8003776:	d939      	bls.n	80037ec <OD_write_1201_additional+0x22c>
 8003778:	187b      	adds	r3, r7, r1
 800377a:	881a      	ldrh	r2, [r3, #0]
 800377c:	2380      	movs	r3, #128	; 0x80
 800377e:	005b      	lsls	r3, r3, #1
 8003780:	429a      	cmp	r2, r3
 8003782:	d905      	bls.n	8003790 <OD_write_1201_additional+0x1d0>
 8003784:	187b      	adds	r3, r7, r1
 8003786:	881a      	ldrh	r2, [r3, #0]
 8003788:	23c0      	movs	r3, #192	; 0xc0
 800378a:	005b      	lsls	r3, r3, #1
 800378c:	429a      	cmp	r2, r3
 800378e:	d92d      	bls.n	80037ec <OD_write_1201_additional+0x22c>
 8003790:	2122      	movs	r1, #34	; 0x22
 8003792:	187b      	adds	r3, r7, r1
 8003794:	881a      	ldrh	r2, [r3, #0]
 8003796:	23b0      	movs	r3, #176	; 0xb0
 8003798:	00db      	lsls	r3, r3, #3
 800379a:	429a      	cmp	r2, r3
 800379c:	d905      	bls.n	80037aa <OD_write_1201_additional+0x1ea>
 800379e:	187b      	adds	r3, r7, r1
 80037a0:	881a      	ldrh	r2, [r3, #0]
 80037a2:	23c0      	movs	r3, #192	; 0xc0
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d320      	bcc.n	80037ec <OD_write_1201_additional+0x22c>
 80037aa:	2122      	movs	r1, #34	; 0x22
 80037ac:	187b      	adds	r3, r7, r1
 80037ae:	881a      	ldrh	r2, [r3, #0]
 80037b0:	23c0      	movs	r3, #192	; 0xc0
 80037b2:	00db      	lsls	r3, r3, #3
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d905      	bls.n	80037c4 <OD_write_1201_additional+0x204>
 80037b8:	187b      	adds	r3, r7, r1
 80037ba:	881a      	ldrh	r2, [r3, #0]
 80037bc:	23d0      	movs	r3, #208	; 0xd0
 80037be:	00db      	lsls	r3, r3, #3
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d313      	bcc.n	80037ec <OD_write_1201_additional+0x22c>
 80037c4:	2122      	movs	r1, #34	; 0x22
 80037c6:	187b      	adds	r3, r7, r1
 80037c8:	881a      	ldrh	r2, [r3, #0]
 80037ca:	23dc      	movs	r3, #220	; 0xdc
 80037cc:	00db      	lsls	r3, r3, #3
 80037ce:	429a      	cmp	r2, r3
 80037d0:	d305      	bcc.n	80037de <OD_write_1201_additional+0x21e>
 80037d2:	187b      	adds	r3, r7, r1
 80037d4:	881a      	ldrh	r2, [r3, #0]
 80037d6:	23e0      	movs	r3, #224	; 0xe0
 80037d8:	00db      	lsls	r3, r3, #3
 80037da:	429a      	cmp	r2, r3
 80037dc:	d306      	bcc.n	80037ec <OD_write_1201_additional+0x22c>
 80037de:	2322      	movs	r3, #34	; 0x22
 80037e0:	18fb      	adds	r3, r7, r3
 80037e2:	881a      	ldrh	r2, [r3, #0]
 80037e4:	23e0      	movs	r3, #224	; 0xe0
 80037e6:	00db      	lsls	r3, r3, #3
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d901      	bls.n	80037f0 <OD_write_1201_additional+0x230>
            ) {
                return ODR_INVALID_VALUE;
 80037ec:	230f      	movs	r3, #15
 80037ee:	e034      	b.n	800385a <OD_write_1201_additional+0x29a>
            }
            CO_SDOserver_init_canRxTx(SDO,
 80037f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037f2:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80037f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037f6:	2248      	movs	r2, #72	; 0x48
 80037f8:	5a9c      	ldrh	r4, [r3, r2]
 80037fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037fc:	224a      	movs	r2, #74	; 0x4a
 80037fe:	5a9d      	ldrh	r5, [r3, r2]
 8003800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003802:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003804:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003806:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003808:	9201      	str	r2, [sp, #4]
 800380a:	9300      	str	r3, [sp, #0]
 800380c:	002b      	movs	r3, r5
 800380e:	0022      	movs	r2, r4
 8003810:	f7ff fe52 	bl	80034b8 <CO_SDOserver_init_canRxTx>
                                      SDO->CANdevRx,
                                      SDO->CANdevRxIdx,
                                      SDO->CANdevTxIdx,
                                      SDO->COB_IDClientToServer,
                                      COB_ID);
            break;
 8003814:	e01a      	b.n	800384c <OD_write_1201_additional+0x28c>
        }

        case 3: { /* Node-ID of the SDO server */
            if (count != 1) {
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2b01      	cmp	r3, #1
 800381a:	d001      	beq.n	8003820 <OD_write_1201_additional+0x260>
                return ODR_TYPE_MISMATCH;
 800381c:	230b      	movs	r3, #11
 800381e:	e01c      	b.n	800385a <OD_write_1201_additional+0x29a>
            }
            uint8_t nodeId = CO_getUint8(buf);
 8003820:	252b      	movs	r5, #43	; 0x2b
 8003822:	197c      	adds	r4, r7, r5
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	0018      	movs	r0, r3
 8003828:	f7ff fd79 	bl	800331e <CO_getUint8>
 800382c:	0003      	movs	r3, r0
 800382e:	7023      	strb	r3, [r4, #0]
            if (nodeId < 1 || nodeId > 127) {
 8003830:	197b      	adds	r3, r7, r5
 8003832:	781b      	ldrb	r3, [r3, #0]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d004      	beq.n	8003842 <OD_write_1201_additional+0x282>
 8003838:	197b      	adds	r3, r7, r5
 800383a:	781b      	ldrb	r3, [r3, #0]
 800383c:	b25b      	sxtb	r3, r3
 800383e:	2b00      	cmp	r3, #0
 8003840:	da03      	bge.n	800384a <OD_write_1201_additional+0x28a>
                return ODR_INVALID_VALUE;
 8003842:	230f      	movs	r3, #15
 8003844:	e009      	b.n	800385a <OD_write_1201_additional+0x29a>
            }
            break;
        }

        default:
            return ODR_SUB_NOT_EXIST;
 8003846:	230e      	movs	r3, #14
 8003848:	e007      	b.n	800385a <OD_write_1201_additional+0x29a>
            break;
 800384a:	46c0      	nop			; (mov r8, r8)
    }

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	68b9      	ldr	r1, [r7, #8]
 8003852:	68f8      	ldr	r0, [r7, #12]
 8003854:	f7fe f836 	bl	80018c4 <OD_writeOriginal>
 8003858:	0003      	movs	r3, r0
}
 800385a:	0018      	movs	r0, r3
 800385c:	46bd      	mov	sp, r7
 800385e:	b00c      	add	sp, #48	; 0x30
 8003860:	bdb0      	pop	{r4, r5, r7, pc}
 8003862:	46c0      	nop			; (mov r8, r8)
 8003864:	3ffff800 	.word	0x3ffff800

08003868 <CO_SDOserver_init>:
                                   CO_CANmodule_t *CANdevRx,
                                   uint16_t CANdevRxIdx,
                                   CO_CANmodule_t *CANdevTx,
                                   uint16_t CANdevTxIdx,
                                   uint32_t *errInfo)
{
 8003868:	b5f0      	push	{r4, r5, r6, r7, lr}
 800386a:	b08d      	sub	sp, #52	; 0x34
 800386c:	af02      	add	r7, sp, #8
 800386e:	60f8      	str	r0, [r7, #12]
 8003870:	60b9      	str	r1, [r7, #8]
 8003872:	607a      	str	r2, [r7, #4]
 8003874:	001a      	movs	r2, r3
 8003876:	1cfb      	adds	r3, r7, #3
 8003878:	701a      	strb	r2, [r3, #0]
    /* verify arguments */
    if (SDO == NULL || OD == NULL || CANdevRx == NULL || CANdevTx == NULL) {
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d008      	beq.n	8003892 <CO_SDOserver_init+0x2a>
 8003880:	68bb      	ldr	r3, [r7, #8]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d005      	beq.n	8003892 <CO_SDOserver_init+0x2a>
 8003886:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003888:	2b00      	cmp	r3, #0
 800388a:	d002      	beq.n	8003892 <CO_SDOserver_init+0x2a>
 800388c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800388e:	2b00      	cmp	r3, #0
 8003890:	d102      	bne.n	8003898 <CO_SDOserver_init+0x30>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8003892:	2301      	movs	r3, #1
 8003894:	425b      	negs	r3, r3
 8003896:	e14a      	b.n	8003b2e <CO_SDOserver_init+0x2c6>
    }

    /* Configure object variables */
    SDO->OD = OD;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	68ba      	ldr	r2, [r7, #8]
 800389c:	609a      	str	r2, [r3, #8]
    SDO->nodeId = nodeId;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	1cfa      	adds	r2, r7, #3
 80038a2:	7812      	ldrb	r2, [r2, #0]
 80038a4:	731a      	strb	r2, [r3, #12]
#if ((CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED)
    SDO->SDOtimeoutTime_us = (uint32_t)SDOtimeoutTime_ms * 1000;
 80038a6:	2338      	movs	r3, #56	; 0x38
 80038a8:	2208      	movs	r2, #8
 80038aa:	4694      	mov	ip, r2
 80038ac:	44bc      	add	ip, r7
 80038ae:	4463      	add	r3, ip
 80038b0:	881a      	ldrh	r2, [r3, #0]
 80038b2:	0013      	movs	r3, r2
 80038b4:	015b      	lsls	r3, r3, #5
 80038b6:	1a9b      	subs	r3, r3, r2
 80038b8:	009b      	lsls	r3, r3, #2
 80038ba:	189b      	adds	r3, r3, r2
 80038bc:	00db      	lsls	r3, r3, #3
 80038be:	001a      	movs	r2, r3
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	675a      	str	r2, [r3, #116]	; 0x74
#endif
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK
    SDO->block_SDOtimeoutTime_us = (uint32_t)SDOtimeoutTime_ms * 700;
#endif
    SDO->state = CO_SDO_ST_IDLE;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	751a      	strb	r2, [r3, #20]
#endif

    /* configure CAN identifiers and SDO server parameters if available */
    uint16_t CanId_ClientToServer, CanId_ServerToClient;

    if (OD_1200_SDOsrvPar == NULL) {
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d123      	bne.n	8003918 <CO_SDOserver_init+0xb0>
        /* configure default SDO channel */
        if (nodeId < 1 || nodeId > 127) return CO_ERROR_ILLEGAL_ARGUMENT;
 80038d0:	1cfb      	adds	r3, r7, #3
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d004      	beq.n	80038e2 <CO_SDOserver_init+0x7a>
 80038d8:	1cfb      	adds	r3, r7, #3
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	b25b      	sxtb	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	da02      	bge.n	80038e8 <CO_SDOserver_init+0x80>
 80038e2:	2301      	movs	r3, #1
 80038e4:	425b      	negs	r3, r3
 80038e6:	e122      	b.n	8003b2e <CO_SDOserver_init+0x2c6>

        CanId_ClientToServer = CO_CAN_ID_SDO_CLI + nodeId;
 80038e8:	1cfb      	adds	r3, r7, #3
 80038ea:	781b      	ldrb	r3, [r3, #0]
 80038ec:	b29a      	uxth	r2, r3
 80038ee:	2326      	movs	r3, #38	; 0x26
 80038f0:	18fb      	adds	r3, r7, r3
 80038f2:	21c0      	movs	r1, #192	; 0xc0
 80038f4:	00c9      	lsls	r1, r1, #3
 80038f6:	468c      	mov	ip, r1
 80038f8:	4462      	add	r2, ip
 80038fa:	801a      	strh	r2, [r3, #0]
        CanId_ServerToClient = CO_CAN_ID_SDO_SRV + nodeId;
 80038fc:	1cfb      	adds	r3, r7, #3
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	b29a      	uxth	r2, r3
 8003902:	2324      	movs	r3, #36	; 0x24
 8003904:	18fb      	adds	r3, r7, r3
 8003906:	21b0      	movs	r1, #176	; 0xb0
 8003908:	00c9      	lsls	r1, r1, #3
 800390a:	468c      	mov	ip, r1
 800390c:	4462      	add	r2, ip
 800390e:	801a      	strh	r2, [r3, #0]
        SDO->valid = true;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2201      	movs	r2, #1
 8003914:	611a      	str	r2, [r3, #16]
 8003916:	e0d6      	b.n	8003ac6 <CO_SDOserver_init+0x25e>
    }
    else {
        uint16_t OD_SDOsrvParIdx = OD_getIndex(OD_1200_SDOsrvPar);
 8003918:	2522      	movs	r5, #34	; 0x22
 800391a:	197c      	adds	r4, r7, r5
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	0018      	movs	r0, r3
 8003920:	f7ff fd1c 	bl	800335c <OD_getIndex>
 8003924:	0003      	movs	r3, r0
 8003926:	8023      	strh	r3, [r4, #0]

        if (OD_SDOsrvParIdx == OD_H1200_SDO_SERVER_1_PARAM) {
 8003928:	197b      	adds	r3, r7, r5
 800392a:	881a      	ldrh	r2, [r3, #0]
 800392c:	2390      	movs	r3, #144	; 0x90
 800392e:	015b      	lsls	r3, r3, #5
 8003930:	429a      	cmp	r2, r3
 8003932:	d131      	bne.n	8003998 <CO_SDOserver_init+0x130>
            /* configure default SDO channel and SDO server parameters for it */
            if (nodeId < 1 || nodeId > 127) return CO_ERROR_ILLEGAL_ARGUMENT;
 8003934:	1cfb      	adds	r3, r7, #3
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d004      	beq.n	8003946 <CO_SDOserver_init+0xde>
 800393c:	1cfb      	adds	r3, r7, #3
 800393e:	781b      	ldrb	r3, [r3, #0]
 8003940:	b25b      	sxtb	r3, r3
 8003942:	2b00      	cmp	r3, #0
 8003944:	da02      	bge.n	800394c <CO_SDOserver_init+0xe4>
 8003946:	2301      	movs	r3, #1
 8003948:	425b      	negs	r3, r3
 800394a:	e0f0      	b.n	8003b2e <CO_SDOserver_init+0x2c6>

            CanId_ClientToServer = CO_CAN_ID_SDO_CLI + nodeId;
 800394c:	1cfb      	adds	r3, r7, #3
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	b29a      	uxth	r2, r3
 8003952:	2126      	movs	r1, #38	; 0x26
 8003954:	187b      	adds	r3, r7, r1
 8003956:	20c0      	movs	r0, #192	; 0xc0
 8003958:	00c0      	lsls	r0, r0, #3
 800395a:	4684      	mov	ip, r0
 800395c:	4462      	add	r2, ip
 800395e:	801a      	strh	r2, [r3, #0]
            CanId_ServerToClient = CO_CAN_ID_SDO_SRV + nodeId;
 8003960:	1cfb      	adds	r3, r7, #3
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	b29a      	uxth	r2, r3
 8003966:	2424      	movs	r4, #36	; 0x24
 8003968:	193b      	adds	r3, r7, r4
 800396a:	20b0      	movs	r0, #176	; 0xb0
 800396c:	00c0      	lsls	r0, r0, #3
 800396e:	4684      	mov	ip, r0
 8003970:	4462      	add	r2, ip
 8003972:	801a      	strh	r2, [r3, #0]
            SDO->valid = true;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2201      	movs	r2, #1
 8003978:	611a      	str	r2, [r3, #16]

            OD_set_u32(OD_1200_SDOsrvPar, 1, CanId_ClientToServer, true);
 800397a:	187b      	adds	r3, r7, r1
 800397c:	881a      	ldrh	r2, [r3, #0]
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	2301      	movs	r3, #1
 8003982:	2101      	movs	r1, #1
 8003984:	f7ff fd4f 	bl	8003426 <OD_set_u32>
            OD_set_u32(OD_1200_SDOsrvPar, 2, CanId_ServerToClient, true);
 8003988:	193b      	adds	r3, r7, r4
 800398a:	881a      	ldrh	r2, [r3, #0]
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	2301      	movs	r3, #1
 8003990:	2102      	movs	r1, #2
 8003992:	f7ff fd48 	bl	8003426 <OD_set_u32>
 8003996:	e096      	b.n	8003ac6 <CO_SDOserver_init+0x25e>
        }
        else if (OD_SDOsrvParIdx > OD_H1200_SDO_SERVER_1_PARAM
 8003998:	2122      	movs	r1, #34	; 0x22
 800399a:	187b      	adds	r3, r7, r1
 800399c:	881a      	ldrh	r2, [r3, #0]
 800399e:	2390      	movs	r3, #144	; 0x90
 80039a0:	015b      	lsls	r3, r3, #5
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d800      	bhi.n	80039a8 <CO_SDOserver_init+0x140>
 80039a6:	e08a      	b.n	8003abe <CO_SDOserver_init+0x256>
                && OD_SDOsrvParIdx <= (OD_H1200_SDO_SERVER_1_PARAM + 0x7F)
 80039a8:	187b      	adds	r3, r7, r1
 80039aa:	881a      	ldrh	r2, [r3, #0]
 80039ac:	2394      	movs	r3, #148	; 0x94
 80039ae:	015b      	lsls	r3, r3, #5
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d300      	bcc.n	80039b6 <CO_SDOserver_init+0x14e>
 80039b4:	e083      	b.n	8003abe <CO_SDOserver_init+0x256>
            /* configure additional SDO channel and SDO server parameters for it */
            uint8_t maxSubIndex;
            uint32_t COB_IDClientToServer32, COB_IDServerToClient32;

            /* get and verify parameters from Object Dictionary (initial values) */
            ODR_t odRet0 = OD_get_u8(OD_1200_SDOsrvPar, 0, &maxSubIndex, true);
 80039b6:	2621      	movs	r6, #33	; 0x21
 80039b8:	19bc      	adds	r4, r7, r6
 80039ba:	251d      	movs	r5, #29
 80039bc:	197a      	adds	r2, r7, r5
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	2301      	movs	r3, #1
 80039c2:	2100      	movs	r1, #0
 80039c4:	f7ff fcff 	bl	80033c6 <OD_get_u8>
 80039c8:	0003      	movs	r3, r0
 80039ca:	7023      	strb	r3, [r4, #0]
            ODR_t odRet1 = OD_get_u32(OD_1200_SDOsrvPar, 1,
 80039cc:	2320      	movs	r3, #32
 80039ce:	18fc      	adds	r4, r7, r3
 80039d0:	2318      	movs	r3, #24
 80039d2:	18fa      	adds	r2, r7, r3
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	2301      	movs	r3, #1
 80039d8:	2101      	movs	r1, #1
 80039da:	f7ff fd0c 	bl	80033f6 <OD_get_u32>
 80039de:	0003      	movs	r3, r0
 80039e0:	7023      	strb	r3, [r4, #0]
                                    &COB_IDClientToServer32, true);
            ODR_t odRet2 = OD_get_u32(OD_1200_SDOsrvPar, 2,
 80039e2:	231f      	movs	r3, #31
 80039e4:	18fc      	adds	r4, r7, r3
 80039e6:	2314      	movs	r3, #20
 80039e8:	18fa      	adds	r2, r7, r3
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	2301      	movs	r3, #1
 80039ee:	2102      	movs	r1, #2
 80039f0:	f7ff fd01 	bl	80033f6 <OD_get_u32>
 80039f4:	0003      	movs	r3, r0
 80039f6:	7023      	strb	r3, [r4, #0]
                                    &COB_IDServerToClient32, true);

            if (odRet0 != ODR_OK || (maxSubIndex != 2 && maxSubIndex != 3)
 80039f8:	19bb      	adds	r3, r7, r6
 80039fa:	781b      	ldrb	r3, [r3, #0]
 80039fc:	b25b      	sxtb	r3, r3
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d113      	bne.n	8003a2a <CO_SDOserver_init+0x1c2>
 8003a02:	197b      	adds	r3, r7, r5
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d003      	beq.n	8003a12 <CO_SDOserver_init+0x1aa>
 8003a0a:	197b      	adds	r3, r7, r5
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	2b03      	cmp	r3, #3
 8003a10:	d10b      	bne.n	8003a2a <CO_SDOserver_init+0x1c2>
                || odRet1 != ODR_OK || odRet2 != ODR_OK
 8003a12:	2320      	movs	r3, #32
 8003a14:	18fb      	adds	r3, r7, r3
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	b25b      	sxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d105      	bne.n	8003a2a <CO_SDOserver_init+0x1c2>
 8003a1e:	231f      	movs	r3, #31
 8003a20:	18fb      	adds	r3, r7, r3
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	b25b      	sxtb	r3, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d00a      	beq.n	8003a40 <CO_SDOserver_init+0x1d8>
            ) {
                if (errInfo != NULL) *errInfo = OD_SDOsrvParIdx;
 8003a2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d004      	beq.n	8003a3a <CO_SDOserver_init+0x1d2>
 8003a30:	2322      	movs	r3, #34	; 0x22
 8003a32:	18fb      	adds	r3, r7, r3
 8003a34:	881a      	ldrh	r2, [r3, #0]
 8003a36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a38:	601a      	str	r2, [r3, #0]
                return CO_ERROR_OD_PARAMETERS;
 8003a3a:	230c      	movs	r3, #12
 8003a3c:	425b      	negs	r3, r3
 8003a3e:	e076      	b.n	8003b2e <CO_SDOserver_init+0x2c6>
            }


            CanId_ClientToServer = ((COB_IDClientToServer32 & 0x80000000) == 0)
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	db05      	blt.n	8003a52 <CO_SDOserver_init+0x1ea>
                                ? (uint16_t)(COB_IDClientToServer32 & 0x7FF) : 0;
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	b29b      	uxth	r3, r3
            CanId_ClientToServer = ((COB_IDClientToServer32 & 0x80000000) == 0)
 8003a4a:	055b      	lsls	r3, r3, #21
 8003a4c:	0d5b      	lsrs	r3, r3, #21
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	e000      	b.n	8003a54 <CO_SDOserver_init+0x1ec>
 8003a52:	2200      	movs	r2, #0
 8003a54:	2326      	movs	r3, #38	; 0x26
 8003a56:	18fb      	adds	r3, r7, r3
 8003a58:	801a      	strh	r2, [r3, #0]
            CanId_ServerToClient = ((COB_IDServerToClient32 & 0x80000000) == 0)
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	db05      	blt.n	8003a6c <CO_SDOserver_init+0x204>
                                ? (uint16_t)(COB_IDServerToClient32 & 0x7FF) : 0;
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	b29b      	uxth	r3, r3
            CanId_ServerToClient = ((COB_IDServerToClient32 & 0x80000000) == 0)
 8003a64:	055b      	lsls	r3, r3, #21
 8003a66:	0d5b      	lsrs	r3, r3, #21
 8003a68:	b29a      	uxth	r2, r3
 8003a6a:	e000      	b.n	8003a6e <CO_SDOserver_init+0x206>
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	2324      	movs	r3, #36	; 0x24
 8003a70:	18fb      	adds	r3, r7, r3
 8003a72:	801a      	strh	r2, [r3, #0]

    #if (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC
            SDO->OD_1200_extension.object = SDO;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	655a      	str	r2, [r3, #84]	; 0x54
            SDO->OD_1200_extension.read = OD_readOriginal;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	4a2e      	ldr	r2, [pc, #184]	; (8003b38 <CO_SDOserver_init+0x2d0>)
 8003a7e:	659a      	str	r2, [r3, #88]	; 0x58
            SDO->OD_1200_extension.write = OD_write_1201_additional;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	4a2e      	ldr	r2, [pc, #184]	; (8003b3c <CO_SDOserver_init+0x2d4>)
 8003a84:	65da      	str	r2, [r3, #92]	; 0x5c
            ODR_t odRetE = OD_extension_init(OD_1200_SDOsrvPar,
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	3354      	adds	r3, #84	; 0x54
 8003a8a:	001a      	movs	r2, r3
 8003a8c:	251e      	movs	r5, #30
 8003a8e:	197c      	adds	r4, r7, r5
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	0011      	movs	r1, r2
 8003a94:	0018      	movs	r0, r3
 8003a96:	f7ff fc84 	bl	80033a2 <OD_extension_init>
 8003a9a:	0003      	movs	r3, r0
 8003a9c:	7023      	strb	r3, [r4, #0]
                                            &SDO->OD_1200_extension);
            if (odRetE != ODR_OK) {
 8003a9e:	197b      	adds	r3, r7, r5
 8003aa0:	781b      	ldrb	r3, [r3, #0]
 8003aa2:	b25b      	sxtb	r3, r3
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00d      	beq.n	8003ac4 <CO_SDOserver_init+0x25c>
                if (errInfo != NULL) *errInfo = OD_SDOsrvParIdx;
 8003aa8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d004      	beq.n	8003ab8 <CO_SDOserver_init+0x250>
 8003aae:	2322      	movs	r3, #34	; 0x22
 8003ab0:	18fb      	adds	r3, r7, r3
 8003ab2:	881a      	ldrh	r2, [r3, #0]
 8003ab4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ab6:	601a      	str	r2, [r3, #0]
                return CO_ERROR_OD_PARAMETERS;
 8003ab8:	230c      	movs	r3, #12
 8003aba:	425b      	negs	r3, r3
 8003abc:	e037      	b.n	8003b2e <CO_SDOserver_init+0x2c6>
            }
    #endif
        }
        else {
            return CO_ERROR_ILLEGAL_ARGUMENT;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	425b      	negs	r3, r3
 8003ac2:	e034      	b.n	8003b2e <CO_SDOserver_init+0x2c6>
        ) {
 8003ac4:	46c0      	nop			; (mov r8, r8)
        }
    }
    CO_FLAG_CLEAR(SDO->CANrxNew);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	639a      	str	r2, [r3, #56]	; 0x38

    /* store the parameters and configure CANrx and CANtx */
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_FLAG_OD_DYNAMIC
    SDO->CANdevRx = CANdevRx;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ad0:	645a      	str	r2, [r3, #68]	; 0x44
    SDO->CANdevRxIdx = CANdevRxIdx;
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	2040      	movs	r0, #64	; 0x40
 8003ad6:	2508      	movs	r5, #8
 8003ad8:	197a      	adds	r2, r7, r5
 8003ada:	1812      	adds	r2, r2, r0
 8003adc:	2148      	movs	r1, #72	; 0x48
 8003ade:	8812      	ldrh	r2, [r2, #0]
 8003ae0:	525a      	strh	r2, [r3, r1]
    SDO->CANdevTxIdx = CANdevTxIdx;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	2448      	movs	r4, #72	; 0x48
 8003ae6:	197a      	adds	r2, r7, r5
 8003ae8:	1912      	adds	r2, r2, r4
 8003aea:	214a      	movs	r1, #74	; 0x4a
 8003aec:	8812      	ldrh	r2, [r2, #0]
 8003aee:	525a      	strh	r2, [r3, r1]
    /* set to zero to make sure CO_SDOserver_init_canRxTx() will reconfig CAN */
    SDO->COB_IDClientToServer = 0;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2200      	movs	r2, #0
 8003af4:	64da      	str	r2, [r3, #76]	; 0x4c
    SDO->COB_IDServerToClient = 0;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2200      	movs	r2, #0
 8003afa:	651a      	str	r2, [r3, #80]	; 0x50
#endif
    SDO->CANdevTx = CANdevTx;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b00:	601a      	str	r2, [r3, #0]

    return CO_SDOserver_init_canRxTx(SDO,
 8003b02:	2326      	movs	r3, #38	; 0x26
 8003b04:	18fb      	adds	r3, r7, r3
 8003b06:	881b      	ldrh	r3, [r3, #0]
 8003b08:	2224      	movs	r2, #36	; 0x24
 8003b0a:	18ba      	adds	r2, r7, r2
 8003b0c:	8812      	ldrh	r2, [r2, #0]
 8003b0e:	002e      	movs	r6, r5
 8003b10:	1979      	adds	r1, r7, r5
 8003b12:	1909      	adds	r1, r1, r4
 8003b14:	880d      	ldrh	r5, [r1, #0]
 8003b16:	19b9      	adds	r1, r7, r6
 8003b18:	1809      	adds	r1, r1, r0
 8003b1a:	880c      	ldrh	r4, [r1, #0]
 8003b1c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8003b1e:	68f8      	ldr	r0, [r7, #12]
 8003b20:	9201      	str	r2, [sp, #4]
 8003b22:	9300      	str	r3, [sp, #0]
 8003b24:	002b      	movs	r3, r5
 8003b26:	0022      	movs	r2, r4
 8003b28:	f7ff fcc6 	bl	80034b8 <CO_SDOserver_init_canRxTx>
 8003b2c:	0003      	movs	r3, r0
                                     CANdevRx,
                                     CANdevRxIdx,
                                     CANdevTxIdx,
                                     CanId_ClientToServer,
                                     CanId_ServerToClient);
}
 8003b2e:	0018      	movs	r0, r3
 8003b30:	46bd      	mov	sp, r7
 8003b32:	b00b      	add	sp, #44	; 0x2c
 8003b34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b36:	46c0      	nop			; (mov r8, r8)
 8003b38:	08001807 	.word	0x08001807
 8003b3c:	080035c1 	.word	0x080035c1

08003b40 <validateAndWriteToOD>:
 * CO_SDO_ST_ABORT */
static bool_t validateAndWriteToOD(CO_SDOserver_t *SDO,
                                   CO_SDO_abortCode_t *abortCode,
                                   uint8_t crcOperation,
                                   uint16_t crcClient)
{
 8003b40:	b5b0      	push	{r4, r5, r7, lr}
 8003b42:	b08c      	sub	sp, #48	; 0x30
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	0019      	movs	r1, r3
 8003b4c:	1dfb      	adds	r3, r7, #7
 8003b4e:	701a      	strb	r2, [r3, #0]
 8003b50:	1d3b      	adds	r3, r7, #4
 8003b52:	1c0a      	adds	r2, r1, #0
 8003b54:	801a      	strh	r2, [r3, #0]
    OD_size_t bufOffsetWrOrig = SDO->bufOffsetWr;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	22a0      	movs	r2, #160	; 0xa0
 8003b5a:	589b      	ldr	r3, [r3, r2]
 8003b5c:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (SDO->finished) {
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d100      	bne.n	8003b68 <validateAndWriteToOD+0x28>
 8003b66:	e07d      	b.n	8003c64 <validateAndWriteToOD+0x124>
        /* Verify if size of data downloaded matches size indicated. */
        if (SDO->sizeInd > 0 && SDO->sizeTran != SDO->sizeInd) {
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d015      	beq.n	8003b9c <validateAndWriteToOD+0x5c>
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d00f      	beq.n	8003b9c <validateAndWriteToOD+0x5c>
            *abortCode = (SDO->sizeTran > SDO->sizeInd) ?
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                         CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 8003b84:	429a      	cmp	r2, r3
 8003b86:	d901      	bls.n	8003b8c <validateAndWriteToOD+0x4c>
 8003b88:	4a7b      	ldr	r2, [pc, #492]	; (8003d78 <validateAndWriteToOD+0x238>)
 8003b8a:	e000      	b.n	8003b8e <validateAndWriteToOD+0x4e>
 8003b8c:	4a7b      	ldr	r2, [pc, #492]	; (8003d7c <validateAndWriteToOD+0x23c>)
            *abortCode = (SDO->sizeTran > SDO->sizeInd) ?
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2201      	movs	r2, #1
 8003b96:	751a      	strb	r2, [r3, #20]
            return false;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	e0e9      	b.n	8003d70 <validateAndWriteToOD+0x230>
        if ((SDO->OD_IO.stream.attribute & ODA_MB) != 0) {
            reverseBytes(SDO->buf, SDO->bufOffsetWr);
        }
#endif

        OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6a1b      	ldr	r3, [r3, #32]
 8003ba0:	62bb      	str	r3, [r7, #40]	; 0x28

        /* If dataType is string, then size of data downloaded may be
         * shorter than size of OD data buffer. If so, add two zero bytes
         * to terminate (unicode) string. Shorten also OD data size,
         * (temporary, send information about EOF into OD_IO.write) */
        if ((SDO->OD_IO.stream.attribute & ODA_STR) != 0
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	2228      	movs	r2, #40	; 0x28
 8003ba6:	5c9b      	ldrb	r3, [r3, r2]
 8003ba8:	b25b      	sxtb	r3, r3
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	da3e      	bge.n	8003c2c <validateAndWriteToOD+0xec>
            && (sizeInOd == 0 || SDO->sizeTran < sizeInOd)
 8003bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d004      	beq.n	8003bbe <validateAndWriteToOD+0x7e>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003bb8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d936      	bls.n	8003c2c <validateAndWriteToOD+0xec>
            && (SDO->bufOffsetWr + 2) <= CO_CONFIG_SDO_SRV_BUFFER_SIZE
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	22a0      	movs	r2, #160	; 0xa0
 8003bc2:	589b      	ldr	r3, [r3, r2]
 8003bc4:	3302      	adds	r3, #2
 8003bc6:	2b20      	cmp	r3, #32
 8003bc8:	d830      	bhi.n	8003c2c <validateAndWriteToOD+0xec>
        ) {
            SDO->buf[SDO->bufOffsetWr++] = 0;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	22a0      	movs	r2, #160	; 0xa0
 8003bce:	589b      	ldr	r3, [r3, r2]
 8003bd0:	1c59      	adds	r1, r3, #1
 8003bd2:	68fa      	ldr	r2, [r7, #12]
 8003bd4:	20a0      	movs	r0, #160	; 0xa0
 8003bd6:	5011      	str	r1, [r2, r0]
 8003bd8:	68fa      	ldr	r2, [r7, #12]
 8003bda:	217c      	movs	r1, #124	; 0x7c
 8003bdc:	18d3      	adds	r3, r2, r3
 8003bde:	185b      	adds	r3, r3, r1
 8003be0:	2200      	movs	r2, #0
 8003be2:	701a      	strb	r2, [r3, #0]
            SDO->sizeTran++;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003be8:	1c5a      	adds	r2, r3, #1
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	669a      	str	r2, [r3, #104]	; 0x68
            if (sizeInOd == 0 || SDO->sizeTran < sizeInOd) {
 8003bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d004      	beq.n	8003bfe <validateAndWriteToOD+0xbe>
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003bf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003bfa:	429a      	cmp	r2, r3
 8003bfc:	d911      	bls.n	8003c22 <validateAndWriteToOD+0xe2>
                SDO->buf[SDO->bufOffsetWr++] = 0;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	22a0      	movs	r2, #160	; 0xa0
 8003c02:	589b      	ldr	r3, [r3, r2]
 8003c04:	1c59      	adds	r1, r3, #1
 8003c06:	68fa      	ldr	r2, [r7, #12]
 8003c08:	20a0      	movs	r0, #160	; 0xa0
 8003c0a:	5011      	str	r1, [r2, r0]
 8003c0c:	68fa      	ldr	r2, [r7, #12]
 8003c0e:	217c      	movs	r1, #124	; 0x7c
 8003c10:	18d3      	adds	r3, r2, r3
 8003c12:	185b      	adds	r3, r3, r1
 8003c14:	2200      	movs	r2, #0
 8003c16:	701a      	strb	r2, [r3, #0]
                SDO->sizeTran++;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c1c:	1c5a      	adds	r2, r3, #1
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	669a      	str	r2, [r3, #104]	; 0x68
            }
            SDO->OD_IO.stream.dataLength = SDO->sizeTran;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	621a      	str	r2, [r3, #32]
 8003c2a:	e02d      	b.n	8003c88 <validateAndWriteToOD+0x148>
        }
        /* Indicate OD data size, if not indicated. Can be used for EOF check.*/
        else if (sizeInOd == 0) {
 8003c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d104      	bne.n	8003c3c <validateAndWriteToOD+0xfc>
            SDO->OD_IO.stream.dataLength = SDO->sizeTran;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	621a      	str	r2, [r3, #32]
 8003c3a:	e025      	b.n	8003c88 <validateAndWriteToOD+0x148>
        }
        /* Verify if size of data downloaded matches data size in OD. */
        else if (SDO->sizeTran != sizeInOd) {
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d020      	beq.n	8003c88 <validateAndWriteToOD+0x148>
            *abortCode = (SDO->sizeTran > sizeInOd) ?
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                         CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 8003c4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d201      	bcs.n	8003c54 <validateAndWriteToOD+0x114>
 8003c50:	4a49      	ldr	r2, [pc, #292]	; (8003d78 <validateAndWriteToOD+0x238>)
 8003c52:	e000      	b.n	8003c56 <validateAndWriteToOD+0x116>
 8003c54:	4a49      	ldr	r2, [pc, #292]	; (8003d7c <validateAndWriteToOD+0x23c>)
            *abortCode = (SDO->sizeTran > sizeInOd) ?
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2201      	movs	r2, #1
 8003c5e:	751a      	strb	r2, [r3, #20]
            return false;
 8003c60:	2300      	movs	r3, #0
 8003c62:	e085      	b.n	8003d70 <validateAndWriteToOD+0x230>
        }
    }
    else {
        /* Verify if size of data downloaded is not too large. */
        if (SDO->sizeInd > 0 && SDO->sizeTran > SDO->sizeInd) {
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d00d      	beq.n	8003c88 <validateAndWriteToOD+0x148>
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d907      	bls.n	8003c88 <validateAndWriteToOD+0x148>
            *abortCode = CO_SDO_AB_DATA_LONG;
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	4a3f      	ldr	r2, [pc, #252]	; (8003d78 <validateAndWriteToOD+0x238>)
 8003c7c:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2201      	movs	r2, #1
 8003c82:	751a      	strb	r2, [r3, #20]
            return false;
 8003c84:	2300      	movs	r3, #0
 8003c86:	e073      	b.n	8003d70 <validateAndWriteToOD+0x230>
#endif
    /* may be unused */
    (void) crcOperation; (void) crcClient; (void) bufOffsetWrOrig;

    /* write data */
    OD_size_t countWritten = 0;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	617b      	str	r3, [r7, #20]
    bool_t lock = OD_mappable(&SDO->OD_IO.stream);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	3318      	adds	r3, #24
 8003c90:	0018      	movs	r0, r3
 8003c92:	f7ff fb72 	bl	800337a <OD_mappable>
 8003c96:	0003      	movs	r3, r0
 8003c98:	627b      	str	r3, [r7, #36]	; 0x24

    if (lock) { CO_LOCK_OD(SDO->CANdevTx); }
 8003c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d008      	beq.n	8003cb2 <validateAndWriteToOD+0x172>
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ca4:	f3ef 8210 	mrs	r2, PRIMASK
 8003ca8:	61fa      	str	r2, [r7, #28]
  return(result);
 8003caa:	69fa      	ldr	r2, [r7, #28]
 8003cac:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8003cae:	b672      	cpsid	i
}
 8003cb0:	46c0      	nop			; (mov r8, r8)
    ODR_t odRet = SDO->OD_IO.write(&SDO->OD_IO.stream, SDO->buf,
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	6b1d      	ldr	r5, [r3, #48]	; 0x30
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	3318      	adds	r3, #24
 8003cba:	0018      	movs	r0, r3
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	337c      	adds	r3, #124	; 0x7c
 8003cc0:	0019      	movs	r1, r3
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	22a0      	movs	r2, #160	; 0xa0
 8003cc6:	589a      	ldr	r2, [r3, r2]
 8003cc8:	2323      	movs	r3, #35	; 0x23
 8003cca:	18fc      	adds	r4, r7, r3
 8003ccc:	2314      	movs	r3, #20
 8003cce:	18fb      	adds	r3, r7, r3
 8003cd0:	47a8      	blx	r5
 8003cd2:	0003      	movs	r3, r0
 8003cd4:	7023      	strb	r3, [r4, #0]
                                   SDO->bufOffsetWr, &countWritten);
    if (lock) { CO_UNLOCK_OD(SDO->CANdevTx); }
 8003cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d007      	beq.n	8003cec <validateAndWriteToOD+0x1ac>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ce2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	f383 8810 	msr	PRIMASK, r3
}
 8003cea:	46c0      	nop			; (mov r8, r8)

    SDO->bufOffsetWr = 0;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	22a0      	movs	r2, #160	; 0xa0
 8003cf0:	2100      	movs	r1, #0
 8003cf2:	5099      	str	r1, [r3, r2]

    /* verify write error value */
    if (odRet != ODR_OK && odRet != ODR_PARTIAL) {
 8003cf4:	2223      	movs	r2, #35	; 0x23
 8003cf6:	18bb      	adds	r3, r7, r2
 8003cf8:	781b      	ldrb	r3, [r3, #0]
 8003cfa:	b25b      	sxtb	r3, r3
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d012      	beq.n	8003d26 <validateAndWriteToOD+0x1e6>
 8003d00:	18bb      	adds	r3, r7, r2
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	b25b      	sxtb	r3, r3
 8003d06:	3301      	adds	r3, #1
 8003d08:	d00d      	beq.n	8003d26 <validateAndWriteToOD+0x1e6>
        *abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8003d0a:	18bb      	adds	r3, r7, r2
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	b25b      	sxtb	r3, r3
 8003d10:	0018      	movs	r0, r3
 8003d12:	f7fd ffd1 	bl	8001cb8 <OD_getSDOabCode>
 8003d16:	0002      	movs	r2, r0
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	2201      	movs	r2, #1
 8003d20:	751a      	strb	r2, [r3, #20]
        return false;
 8003d22:	2300      	movs	r3, #0
 8003d24:	e024      	b.n	8003d70 <validateAndWriteToOD+0x230>
    }
    else if (SDO->finished && odRet == ODR_PARTIAL) {
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d00d      	beq.n	8003d4a <validateAndWriteToOD+0x20a>
 8003d2e:	2323      	movs	r3, #35	; 0x23
 8003d30:	18fb      	adds	r3, r7, r3
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	b25b      	sxtb	r3, r3
 8003d36:	3301      	adds	r3, #1
 8003d38:	d107      	bne.n	8003d4a <validateAndWriteToOD+0x20a>
        /* OD variable was not written completely, but SDO download finished */
        *abortCode = CO_SDO_AB_DATA_SHORT;
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	4a0f      	ldr	r2, [pc, #60]	; (8003d7c <validateAndWriteToOD+0x23c>)
 8003d3e:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2201      	movs	r2, #1
 8003d44:	751a      	strb	r2, [r3, #20]
        return false;
 8003d46:	2300      	movs	r3, #0
 8003d48:	e012      	b.n	8003d70 <validateAndWriteToOD+0x230>
    }
    else if (!SDO->finished && odRet == ODR_OK) {
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d10d      	bne.n	8003d6e <validateAndWriteToOD+0x22e>
 8003d52:	2323      	movs	r3, #35	; 0x23
 8003d54:	18fb      	adds	r3, r7, r3
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	b25b      	sxtb	r3, r3
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d107      	bne.n	8003d6e <validateAndWriteToOD+0x22e>
        /* OD variable was written completely, but SDO download still has data*/
        *abortCode = CO_SDO_AB_DATA_LONG;
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	4a05      	ldr	r2, [pc, #20]	; (8003d78 <validateAndWriteToOD+0x238>)
 8003d62:	601a      	str	r2, [r3, #0]
        SDO->state = CO_SDO_ST_ABORT;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2201      	movs	r2, #1
 8003d68:	751a      	strb	r2, [r3, #20]
        return false;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	e000      	b.n	8003d70 <validateAndWriteToOD+0x230>
    }

    return true;
 8003d6e:	2301      	movs	r3, #1
}
 8003d70:	0018      	movs	r0, r3
 8003d72:	46bd      	mov	sp, r7
 8003d74:	b00c      	add	sp, #48	; 0x30
 8003d76:	bdb0      	pop	{r4, r5, r7, pc}
 8003d78:	06070012 	.word	0x06070012
 8003d7c:	06070013 	.word	0x06070013

08003d80 <readFromOd>:
 * CO_SDO_ST_ABORT */
static bool_t readFromOd(CO_SDOserver_t *SDO,
                         CO_SDO_abortCode_t *abortCode,
                         OD_size_t countMinimum,
                         bool_t calculateCrc)
{
 8003d80:	b5b0      	push	{r4, r5, r7, lr}
 8003d82:	b08e      	sub	sp, #56	; 0x38
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
 8003d8c:	603b      	str	r3, [r7, #0]
    OD_size_t countRemain = SDO->bufOffsetWr - SDO->bufOffsetRd;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	22a0      	movs	r2, #160	; 0xa0
 8003d92:	589a      	ldr	r2, [r3, r2]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	21a4      	movs	r1, #164	; 0xa4
 8003d98:	585b      	ldr	r3, [r3, r1]
 8003d9a:	1ad3      	subs	r3, r2, r3
 8003d9c:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (!SDO->finished && countRemain < countMinimum) {
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d000      	beq.n	8003da8 <readFromOd+0x28>
 8003da6:	e0b9      	b.n	8003f1c <readFromOd+0x19c>
 8003da8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d300      	bcc.n	8003db2 <readFromOd+0x32>
 8003db0:	e0b4      	b.n	8003f1c <readFromOd+0x19c>
        /* first move remaining data to the start of the buffer */
        memmove(SDO->buf, SDO->buf + SDO->bufOffsetRd, countRemain);
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	337c      	adds	r3, #124	; 0x7c
 8003db6:	0018      	movs	r0, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	337c      	adds	r3, #124	; 0x7c
 8003dbc:	001a      	movs	r2, r3
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	21a4      	movs	r1, #164	; 0xa4
 8003dc2:	585b      	ldr	r3, [r3, r1]
 8003dc4:	18d3      	adds	r3, r2, r3
 8003dc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003dc8:	0019      	movs	r1, r3
 8003dca:	f009 fd9a 	bl	800d902 <memmove>
        SDO->bufOffsetRd = 0;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	22a4      	movs	r2, #164	; 0xa4
 8003dd2:	2100      	movs	r1, #0
 8003dd4:	5099      	str	r1, [r3, r2]
        SDO->bufOffsetWr = countRemain;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	21a0      	movs	r1, #160	; 0xa0
 8003dda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003ddc:	505a      	str	r2, [r3, r1]

        /* Get size of free data buffer */
        OD_size_t countRdRequest = CO_CONFIG_SDO_SRV_BUFFER_SIZE - countRemain;
 8003dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003de0:	2220      	movs	r2, #32
 8003de2:	1ad3      	subs	r3, r2, r3
 8003de4:	62bb      	str	r3, [r7, #40]	; 0x28

        /* load data from OD variable into the buffer */
        OD_size_t countRd = 0;
 8003de6:	2300      	movs	r3, #0
 8003de8:	617b      	str	r3, [r7, #20]
        uint8_t *bufShifted = SDO->buf + countRemain;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	337c      	adds	r3, #124	; 0x7c
 8003dee:	001a      	movs	r2, r3
 8003df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003df2:	18d3      	adds	r3, r2, r3
 8003df4:	627b      	str	r3, [r7, #36]	; 0x24
        bool_t lock = OD_mappable(&SDO->OD_IO.stream);
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	3318      	adds	r3, #24
 8003dfa:	0018      	movs	r0, r3
 8003dfc:	f7ff fabd 	bl	800337a <OD_mappable>
 8003e00:	0003      	movs	r3, r0
 8003e02:	623b      	str	r3, [r7, #32]

        if (lock) { CO_LOCK_OD(SDO->CANdevTx); }
 8003e04:	6a3b      	ldr	r3, [r7, #32]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d008      	beq.n	8003e1c <readFromOd+0x9c>
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e0e:	f3ef 8210 	mrs	r2, PRIMASK
 8003e12:	61fa      	str	r2, [r7, #28]
  return(result);
 8003e14:	69fa      	ldr	r2, [r7, #28]
 8003e16:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8003e18:	b672      	cpsid	i
}
 8003e1a:	46c0      	nop			; (mov r8, r8)
        ODR_t odRet = SDO->OD_IO.read(&SDO->OD_IO.stream, bufShifted,
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	3318      	adds	r3, #24
 8003e24:	0018      	movs	r0, r3
 8003e26:	2337      	movs	r3, #55	; 0x37
 8003e28:	18fc      	adds	r4, r7, r3
 8003e2a:	2314      	movs	r3, #20
 8003e2c:	18fb      	adds	r3, r7, r3
 8003e2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003e32:	47a8      	blx	r5
 8003e34:	0003      	movs	r3, r0
 8003e36:	7023      	strb	r3, [r4, #0]
                                      countRdRequest, &countRd);
        if (lock) { CO_UNLOCK_OD(SDO->CANdevTx); }
 8003e38:	6a3b      	ldr	r3, [r7, #32]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d007      	beq.n	8003e4e <readFromOd+0xce>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e44:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e46:	69bb      	ldr	r3, [r7, #24]
 8003e48:	f383 8810 	msr	PRIMASK, r3
}
 8003e4c:	46c0      	nop			; (mov r8, r8)

        if (odRet != ODR_OK && odRet != ODR_PARTIAL) {
 8003e4e:	2237      	movs	r2, #55	; 0x37
 8003e50:	18bb      	adds	r3, r7, r2
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	b25b      	sxtb	r3, r3
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d012      	beq.n	8003e80 <readFromOd+0x100>
 8003e5a:	18bb      	adds	r3, r7, r2
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	b25b      	sxtb	r3, r3
 8003e60:	3301      	adds	r3, #1
 8003e62:	d00d      	beq.n	8003e80 <readFromOd+0x100>
            *abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8003e64:	18bb      	adds	r3, r7, r2
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	b25b      	sxtb	r3, r3
 8003e6a:	0018      	movs	r0, r3
 8003e6c:	f7fd ff24 	bl	8001cb8 <OD_getSDOabCode>
 8003e70:	0002      	movs	r2, r0
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	601a      	str	r2, [r3, #0]
            SDO->state = CO_SDO_ST_ABORT;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2201      	movs	r2, #1
 8003e7a:	751a      	strb	r2, [r3, #20]
            return false;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	e04e      	b.n	8003f1e <readFromOd+0x19e>
        }

        /* if data is string, send only data up to null termination */
        if (countRd > 0 && (SDO->OD_IO.stream.attribute & ODA_STR) != 0) {
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d025      	beq.n	8003ed2 <readFromOd+0x152>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2228      	movs	r2, #40	; 0x28
 8003e8a:	5c9b      	ldrb	r3, [r3, r2]
 8003e8c:	b25b      	sxtb	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	da1f      	bge.n	8003ed2 <readFromOd+0x152>
            bufShifted[countRd] = 0; /* (SDO->buf is one byte larger) */
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e96:	18d3      	adds	r3, r2, r3
 8003e98:	2200      	movs	r2, #0
 8003e9a:	701a      	strb	r2, [r3, #0]
            OD_size_t countStr = (OD_size_t)strlen((char *)bufShifted);
 8003e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9e:	0018      	movs	r0, r3
 8003ea0:	f7fc f932 	bl	8000108 <strlen>
 8003ea4:	0003      	movs	r3, r0
 8003ea6:	633b      	str	r3, [r7, #48]	; 0x30
            if (countStr == 0) countStr = 1; /* zero length is not allowed */
 8003ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <readFromOd+0x132>
 8003eae:	2301      	movs	r3, #1
 8003eb0:	633b      	str	r3, [r7, #48]	; 0x30
            if (countStr < countRd) {
 8003eb2:	697b      	ldr	r3, [r7, #20]
 8003eb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d20b      	bcs.n	8003ed2 <readFromOd+0x152>
                /* string terminator found, read is finished, shorten data */
                countRd = countStr;
 8003eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ebc:	617b      	str	r3, [r7, #20]
                odRet = ODR_OK;
 8003ebe:	2337      	movs	r3, #55	; 0x37
 8003ec0:	18fb      	adds	r3, r7, r3
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	701a      	strb	r2, [r3, #0]
                SDO->OD_IO.stream.dataLength = SDO->sizeTran + countRd;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	18d2      	adds	r2, r2, r3
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	621a      	str	r2, [r3, #32]
            }
        }

        /* partial or finished read */
        SDO->bufOffsetWr = countRemain + countRd;
 8003ed2:	697a      	ldr	r2, [r7, #20]
 8003ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ed6:	18d2      	adds	r2, r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	21a0      	movs	r1, #160	; 0xa0
 8003edc:	505a      	str	r2, [r3, r1]
        if (SDO->bufOffsetWr == 0 || odRet == ODR_PARTIAL) {
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	22a0      	movs	r2, #160	; 0xa0
 8003ee2:	589b      	ldr	r3, [r3, r2]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d005      	beq.n	8003ef4 <readFromOd+0x174>
 8003ee8:	2337      	movs	r3, #55	; 0x37
 8003eea:	18fb      	adds	r3, r7, r3
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	b25b      	sxtb	r3, r3
 8003ef0:	3301      	adds	r3, #1
 8003ef2:	d110      	bne.n	8003f16 <readFromOd+0x196>
            SDO->finished = false;
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	671a      	str	r2, [r3, #112]	; 0x70
            if (SDO->bufOffsetWr < countMinimum) {
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	22a0      	movs	r2, #160	; 0xa0
 8003efe:	589b      	ldr	r3, [r3, r2]
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d90a      	bls.n	8003f1c <readFromOd+0x19c>
                *abortCode = CO_SDO_AB_DEVICE_INCOMPAT;
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	4a07      	ldr	r2, [pc, #28]	; (8003f28 <readFromOd+0x1a8>)
 8003f0a:	601a      	str	r2, [r3, #0]
                SDO->state = CO_SDO_ST_ABORT;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	751a      	strb	r2, [r3, #20]
                return false;
 8003f12:	2300      	movs	r3, #0
 8003f14:	e003      	b.n	8003f1e <readFromOd+0x19e>
            }
        }
        else {
            SDO->finished = true;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2201      	movs	r2, #1
 8003f1a:	671a      	str	r2, [r3, #112]	; 0x70
            SDO->block_crc = crc16_ccitt(bufShifted, countRd, SDO->block_crc);
        }
#endif

    }
    return true;
 8003f1c:	2301      	movs	r3, #1
}
 8003f1e:	0018      	movs	r0, r3
 8003f20:	46bd      	mov	sp, r7
 8003f22:	b00e      	add	sp, #56	; 0x38
 8003f24:	bdb0      	pop	{r4, r5, r7, pc}
 8003f26:	46c0      	nop			; (mov r8, r8)
 8003f28:	06040047 	.word	0x06040047

08003f2c <CO_SDOserver_process>:
/******************************************************************************/
CO_SDO_return_t CO_SDOserver_process(CO_SDOserver_t *SDO,
                                     bool_t NMTisPreOrOperational,
                                     uint32_t timeDifference_us,
                                     uint32_t *timerNext_us)
{
 8003f2c:	b5b0      	push	{r4, r5, r7, lr}
 8003f2e:	b09a      	sub	sp, #104	; 0x68
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	60f8      	str	r0, [r7, #12]
 8003f34:	60b9      	str	r1, [r7, #8]
 8003f36:	607a      	str	r2, [r7, #4]
 8003f38:	603b      	str	r3, [r7, #0]
    if (SDO == NULL) {
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d103      	bne.n	8003f48 <CO_SDOserver_process+0x1c>
        return CO_SDO_RT_wrongArguments;
 8003f40:	2302      	movs	r3, #2
 8003f42:	425b      	negs	r3, r3
 8003f44:	f000 fcec 	bl	8004920 <CO_SDOserver_process+0x9f4>
    }

    (void)timerNext_us; /* may be unused */

    CO_SDO_return_t ret = CO_SDO_RT_waitingResponse;
 8003f48:	2167      	movs	r1, #103	; 0x67
 8003f4a:	187b      	adds	r3, r7, r1
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	701a      	strb	r2, [r3, #0]
    CO_SDO_abortCode_t abortCode = CO_SDO_AB_NONE;
 8003f50:	2300      	movs	r3, #0
 8003f52:	62bb      	str	r3, [r7, #40]	; 0x28
    bool_t isNew = CO_FLAG_READ(SDO->CANrxNew);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f58:	1e5a      	subs	r2, r3, #1
 8003f5a:	4193      	sbcs	r3, r2
 8003f5c:	b2db      	uxtb	r3, r3
 8003f5e:	657b      	str	r3, [r7, #84]	; 0x54


    if (SDO->valid && SDO->state == CO_SDO_ST_IDLE && !isNew) {
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d00b      	beq.n	8003f80 <CO_SDOserver_process+0x54>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	7d1b      	ldrb	r3, [r3, #20]
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d106      	bne.n	8003f80 <CO_SDOserver_process+0x54>
 8003f72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d103      	bne.n	8003f80 <CO_SDOserver_process+0x54>
        /* Idle and nothing new */
        ret = CO_SDO_RT_ok_communicationEnd;
 8003f78:	187b      	adds	r3, r7, r1
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	701a      	strb	r2, [r3, #0]
 8003f7e:	e2c3      	b.n	8004508 <CO_SDOserver_process+0x5dc>
    }
    else if (!NMTisPreOrOperational || !SDO->valid) {
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d003      	beq.n	8003f8e <CO_SDOserver_process+0x62>
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	691b      	ldr	r3, [r3, #16]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10a      	bne.n	8003fa4 <CO_SDOserver_process+0x78>
        /* SDO is allowed only in operational or pre-operational NMT state
         * and must be valid */
        SDO->state = CO_SDO_ST_IDLE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	751a      	strb	r2, [r3, #20]
        CO_FLAG_CLEAR(SDO->CANrxNew);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	639a      	str	r2, [r3, #56]	; 0x38
        ret = CO_SDO_RT_ok_communicationEnd;
 8003f9a:	2367      	movs	r3, #103	; 0x67
 8003f9c:	18fb      	adds	r3, r7, r3
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	701a      	strb	r2, [r3, #0]
 8003fa2:	e2b1      	b.n	8004508 <CO_SDOserver_process+0x5dc>
    }
    /* CAN data received ******************************************************/
    else if (isNew) {
 8003fa4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d100      	bne.n	8003fac <CO_SDOserver_process+0x80>
 8003faa:	e2ad      	b.n	8004508 <CO_SDOserver_process+0x5dc>
        if (SDO->state == CO_SDO_ST_IDLE) { /* new SDO communication? */
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	7d1b      	ldrb	r3, [r3, #20]
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d000      	beq.n	8003fb8 <CO_SDOserver_process+0x8c>
 8003fb6:	e0d0      	b.n	800415a <CO_SDOserver_process+0x22e>
            bool_t upload = false;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	663b      	str	r3, [r7, #96]	; 0x60

            if ((SDO->CANrxData[0] & 0xF0) == 0x20) {
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	223c      	movs	r2, #60	; 0x3c
 8003fc0:	5c9b      	ldrb	r3, [r3, r2]
 8003fc2:	001a      	movs	r2, r3
 8003fc4:	23f0      	movs	r3, #240	; 0xf0
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	2b20      	cmp	r3, #32
 8003fca:	d103      	bne.n	8003fd4 <CO_SDOserver_process+0xa8>
                SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_REQ;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2211      	movs	r2, #17
 8003fd0:	751a      	strb	r2, [r3, #20]
 8003fd2:	e00f      	b.n	8003ff4 <CO_SDOserver_process+0xc8>
            }
            else if (SDO->CANrxData[0] == 0x40) {
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	223c      	movs	r2, #60	; 0x3c
 8003fd8:	5c9b      	ldrb	r3, [r3, r2]
 8003fda:	2b40      	cmp	r3, #64	; 0x40
 8003fdc:	d105      	bne.n	8003fea <CO_SDOserver_process+0xbe>
                upload = true;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	663b      	str	r3, [r7, #96]	; 0x60
                SDO->state = CO_SDO_ST_UPLOAD_INITIATE_REQ;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2221      	movs	r2, #33	; 0x21
 8003fe6:	751a      	strb	r2, [r3, #20]
 8003fe8:	e004      	b.n	8003ff4 <CO_SDOserver_process+0xc8>
                upload = true;
                SDO->state = CO_SDO_ST_UPLOAD_BLK_INITIATE_REQ;
            }
#endif
            else {
                abortCode = CO_SDO_AB_CMD;
 8003fea:	4bc5      	ldr	r3, [pc, #788]	; (8004300 <CO_SDOserver_process+0x3d4>)
 8003fec:	62bb      	str	r3, [r7, #40]	; 0x28
                SDO->state = CO_SDO_ST_ABORT;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	751a      	strb	r2, [r3, #20]
            }

            /* if no error search object dictionary for new SDO request */
            if (abortCode == CO_SDO_AB_NONE) {
 8003ff4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d165      	bne.n	80040c6 <CO_SDOserver_process+0x19a>
                ODR_t odRet;
                SDO->index = ((uint16_t)SDO->CANrxData[2]) << 8
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	223e      	movs	r2, #62	; 0x3e
 8003ffe:	5c9b      	ldrb	r3, [r3, r2]
 8004000:	021b      	lsls	r3, r3, #8
                             | SDO->CANrxData[1];
 8004002:	b21a      	sxth	r2, r3
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	213d      	movs	r1, #61	; 0x3d
 8004008:	5c5b      	ldrb	r3, [r3, r1]
 800400a:	b21b      	sxth	r3, r3
 800400c:	4313      	orrs	r3, r2
 800400e:	b21b      	sxth	r3, r3
 8004010:	b29a      	uxth	r2, r3
                SDO->index = ((uint16_t)SDO->CANrxData[2]) << 8
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	869a      	strh	r2, [r3, #52]	; 0x34
                SDO->subIndex = SDO->CANrxData[3];
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	223f      	movs	r2, #63	; 0x3f
 800401a:	5c99      	ldrb	r1, [r3, r2]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	2236      	movs	r2, #54	; 0x36
 8004020:	5499      	strb	r1, [r3, r2]
                odRet = OD_getSub(OD_find(SDO->OD, SDO->index), SDO->subIndex,
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	689a      	ldr	r2, [r3, #8]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800402a:	0019      	movs	r1, r3
 800402c:	0010      	movs	r0, r2
 800402e:	f7fd fcc6 	bl	80019be <OD_find>
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	2236      	movs	r2, #54	; 0x36
 8004036:	5c99      	ldrb	r1, [r3, r2]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	3318      	adds	r3, #24
 800403c:	001a      	movs	r2, r3
 800403e:	2553      	movs	r5, #83	; 0x53
 8004040:	197c      	adds	r4, r7, r5
 8004042:	2300      	movs	r3, #0
 8004044:	f7fd fd36 	bl	8001ab4 <OD_getSub>
 8004048:	0003      	movs	r3, r0
 800404a:	7023      	strb	r3, [r4, #0]
                                  &SDO->OD_IO, false);
                if (odRet != ODR_OK) {
 800404c:	197b      	adds	r3, r7, r5
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	b25b      	sxtb	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00b      	beq.n	800406e <CO_SDOserver_process+0x142>
                    abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 8004056:	197b      	adds	r3, r7, r5
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	b25b      	sxtb	r3, r3
 800405c:	0018      	movs	r0, r3
 800405e:	f7fd fe2b 	bl	8001cb8 <OD_getSDOabCode>
 8004062:	0003      	movs	r3, r0
 8004064:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2201      	movs	r2, #1
 800406a:	751a      	strb	r2, [r3, #20]
 800406c:	e02b      	b.n	80040c6 <CO_SDOserver_process+0x19a>
                }
                else {
                    /* verify read/write attributes */
                    if ((SDO->OD_IO.stream.attribute & ODA_SDO_RW) == 0) {
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2228      	movs	r2, #40	; 0x28
 8004072:	5c9b      	ldrb	r3, [r3, r2]
 8004074:	001a      	movs	r2, r3
 8004076:	2303      	movs	r3, #3
 8004078:	4013      	ands	r3, r2
 800407a:	d105      	bne.n	8004088 <CO_SDOserver_process+0x15c>
                        abortCode = CO_SDO_AB_UNSUPPORTED_ACCESS;
 800407c:	4ba1      	ldr	r3, [pc, #644]	; (8004304 <CO_SDOserver_process+0x3d8>)
 800407e:	62bb      	str	r3, [r7, #40]	; 0x28
                        SDO->state = CO_SDO_ST_ABORT;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2201      	movs	r2, #1
 8004084:	751a      	strb	r2, [r3, #20]
 8004086:	e01e      	b.n	80040c6 <CO_SDOserver_process+0x19a>
                    }
                    else if (upload
 8004088:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00c      	beq.n	80040a8 <CO_SDOserver_process+0x17c>
                             && (SDO->OD_IO.stream.attribute & ODA_SDO_R) == 0
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2228      	movs	r2, #40	; 0x28
 8004092:	5c9b      	ldrb	r3, [r3, r2]
 8004094:	001a      	movs	r2, r3
 8004096:	2301      	movs	r3, #1
 8004098:	4013      	ands	r3, r2
 800409a:	d105      	bne.n	80040a8 <CO_SDOserver_process+0x17c>
                    ) {
                        abortCode = CO_SDO_AB_WRITEONLY;
 800409c:	4b9a      	ldr	r3, [pc, #616]	; (8004308 <CO_SDOserver_process+0x3dc>)
 800409e:	62bb      	str	r3, [r7, #40]	; 0x28
                        SDO->state = CO_SDO_ST_ABORT;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2201      	movs	r2, #1
 80040a4:	751a      	strb	r2, [r3, #20]
 80040a6:	e00e      	b.n	80040c6 <CO_SDOserver_process+0x19a>
                    }
                    else if (!upload
 80040a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d10b      	bne.n	80040c6 <CO_SDOserver_process+0x19a>
                             && (SDO->OD_IO.stream.attribute & ODA_SDO_W) == 0
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2228      	movs	r2, #40	; 0x28
 80040b2:	5c9b      	ldrb	r3, [r3, r2]
 80040b4:	001a      	movs	r2, r3
 80040b6:	2302      	movs	r3, #2
 80040b8:	4013      	ands	r3, r2
 80040ba:	d104      	bne.n	80040c6 <CO_SDOserver_process+0x19a>
                    ) {
                        abortCode = CO_SDO_AB_READONLY;
 80040bc:	4b93      	ldr	r3, [pc, #588]	; (800430c <CO_SDOserver_process+0x3e0>)
 80040be:	62bb      	str	r3, [r7, #40]	; 0x28
                        SDO->state = CO_SDO_ST_ABORT;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2201      	movs	r2, #1
 80040c4:	751a      	strb	r2, [r3, #20]
                }
            }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
            /* load data from object dictionary, if upload and no error */
            if (upload && abortCode == CO_SDO_AB_NONE) {
 80040c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d046      	beq.n	800415a <CO_SDOserver_process+0x22e>
 80040cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d143      	bne.n	800415a <CO_SDOserver_process+0x22e>
                SDO->bufOffsetRd = SDO->bufOffsetWr = 0;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	22a0      	movs	r2, #160	; 0xa0
 80040d6:	2100      	movs	r1, #0
 80040d8:	5099      	str	r1, [r3, r2]
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	22a0      	movs	r2, #160	; 0xa0
 80040de:	589a      	ldr	r2, [r3, r2]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	21a4      	movs	r1, #164	; 0xa4
 80040e4:	505a      	str	r2, [r3, r1]
                SDO->sizeTran = 0;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2200      	movs	r2, #0
 80040ea:	669a      	str	r2, [r3, #104]	; 0x68
                SDO->finished = false;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	671a      	str	r2, [r3, #112]	; 0x70

                if (readFromOd(SDO, &abortCode, 7, false)) {
 80040f2:	2328      	movs	r3, #40	; 0x28
 80040f4:	18f9      	adds	r1, r7, r3
 80040f6:	68f8      	ldr	r0, [r7, #12]
 80040f8:	2300      	movs	r3, #0
 80040fa:	2207      	movs	r2, #7
 80040fc:	f7ff fe40 	bl	8003d80 <readFromOd>
 8004100:	1e03      	subs	r3, r0, #0
 8004102:	d02a      	beq.n	800415a <CO_SDOserver_process+0x22e>
                    /* Size of variable in OD (may not be known yet) */
                    if (SDO->finished) {
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004108:	2b00      	cmp	r3, #0
 800410a:	d01a      	beq.n	8004142 <CO_SDOserver_process+0x216>
                        /* OD variable was completely read, its size is known */

                        SDO->sizeInd = SDO->OD_IO.stream.dataLength;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6a1a      	ldr	r2, [r3, #32]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	665a      	str	r2, [r3, #100]	; 0x64

                        if (SDO->sizeInd == 0) {
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004118:	2b00      	cmp	r3, #0
 800411a:	d105      	bne.n	8004128 <CO_SDOserver_process+0x1fc>
                            SDO->sizeInd = SDO->bufOffsetWr;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	22a0      	movs	r2, #160	; 0xa0
 8004120:	589a      	ldr	r2, [r3, r2]
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	665a      	str	r2, [r3, #100]	; 0x64
 8004126:	e018      	b.n	800415a <CO_SDOserver_process+0x22e>
                        }
                        else if (SDO->sizeInd != SDO->bufOffsetWr) {
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	21a0      	movs	r1, #160	; 0xa0
 8004130:	585b      	ldr	r3, [r3, r1]
 8004132:	429a      	cmp	r2, r3
 8004134:	d011      	beq.n	800415a <CO_SDOserver_process+0x22e>
                            abortCode = CO_SDO_AB_DEVICE_INCOMPAT;
 8004136:	4b76      	ldr	r3, [pc, #472]	; (8004310 <CO_SDOserver_process+0x3e4>)
 8004138:	62bb      	str	r3, [r7, #40]	; 0x28
                            SDO->state = CO_SDO_ST_ABORT;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2201      	movs	r2, #1
 800413e:	751a      	strb	r2, [r3, #20]
 8004140:	e00b      	b.n	800415a <CO_SDOserver_process+0x22e>
                        }
                    }
                    else {
                        /* If data type is string, size is not known */
                        SDO->sizeInd = (SDO->OD_IO.stream.attribute&ODA_STR)==0
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2228      	movs	r2, #40	; 0x28
 8004146:	5c9b      	ldrb	r3, [r3, r2]
 8004148:	b25b      	sxtb	r3, r3
                                     ? SDO->OD_IO.stream.dataLength
                                     : 0;
 800414a:	2b00      	cmp	r3, #0
 800414c:	db02      	blt.n	8004154 <CO_SDOserver_process+0x228>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6a1a      	ldr	r2, [r3, #32]
 8004152:	e000      	b.n	8004156 <CO_SDOserver_process+0x22a>
 8004154:	2200      	movs	r2, #0
                        SDO->sizeInd = (SDO->OD_IO.stream.attribute&ODA_STR)==0
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	665a      	str	r2, [r3, #100]	; 0x64
                }
            }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */
        } /* (SDO->state == CO_SDO_ST_IDLE) */

        if (SDO->state != CO_SDO_ST_IDLE && SDO->state != CO_SDO_ST_ABORT)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	7d1b      	ldrb	r3, [r3, #20]
 800415e:	b2db      	uxtb	r3, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	d100      	bne.n	8004166 <CO_SDOserver_process+0x23a>
 8004164:	e1c5      	b.n	80044f2 <CO_SDOserver_process+0x5c6>
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	7d1b      	ldrb	r3, [r3, #20]
 800416a:	b2db      	uxtb	r3, r3
 800416c:	2b01      	cmp	r3, #1
 800416e:	d100      	bne.n	8004172 <CO_SDOserver_process+0x246>
 8004170:	e1bf      	b.n	80044f2 <CO_SDOserver_process+0x5c6>
        switch (SDO->state) {
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	7d1b      	ldrb	r3, [r3, #20]
 8004176:	b2db      	uxtb	r3, r3
 8004178:	2b23      	cmp	r3, #35	; 0x23
 800417a:	d100      	bne.n	800417e <CO_SDOserver_process+0x252>
 800417c:	e18c      	b.n	8004498 <CO_SDOserver_process+0x56c>
 800417e:	dd00      	ble.n	8004182 <CO_SDOserver_process+0x256>
 8004180:	e1b1      	b.n	80044e6 <CO_SDOserver_process+0x5ba>
 8004182:	2b21      	cmp	r3, #33	; 0x21
 8004184:	d100      	bne.n	8004188 <CO_SDOserver_process+0x25c>
 8004186:	e183      	b.n	8004490 <CO_SDOserver_process+0x564>
 8004188:	dd00      	ble.n	800418c <CO_SDOserver_process+0x260>
 800418a:	e1ac      	b.n	80044e6 <CO_SDOserver_process+0x5ba>
 800418c:	2b11      	cmp	r3, #17
 800418e:	d003      	beq.n	8004198 <CO_SDOserver_process+0x26c>
 8004190:	2b13      	cmp	r3, #19
 8004192:	d100      	bne.n	8004196 <CO_SDOserver_process+0x26a>
 8004194:	e101      	b.n	800439a <CO_SDOserver_process+0x46e>
 8004196:	e1a6      	b.n	80044e6 <CO_SDOserver_process+0x5ba>
        case CO_SDO_ST_DOWNLOAD_INITIATE_REQ: {
            if (SDO->CANrxData[0] & 0x02) {
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	223c      	movs	r2, #60	; 0x3c
 800419c:	5c9b      	ldrb	r3, [r3, r2]
 800419e:	001a      	movs	r2, r3
 80041a0:	2302      	movs	r3, #2
 80041a2:	4013      	ands	r3, r2
 80041a4:	d100      	bne.n	80041a8 <CO_SDOserver_process+0x27c>
 80041a6:	e0b9      	b.n	800431c <CO_SDOserver_process+0x3f0>
                /* Expedited transfer, max 4 bytes of data */

                /* Size of OD variable (>0 if indicated) */
                OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6a1b      	ldr	r3, [r3, #32]
 80041ac:	647b      	str	r3, [r7, #68]	; 0x44

                /* Get SDO data size (indicated by SDO client or get from OD) */
                OD_size_t dataSizeToWrite = 4;
 80041ae:	2304      	movs	r3, #4
 80041b0:	65fb      	str	r3, [r7, #92]	; 0x5c
                if (SDO->CANrxData[0] & 0x01)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	223c      	movs	r2, #60	; 0x3c
 80041b6:	5c9b      	ldrb	r3, [r3, r2]
 80041b8:	001a      	movs	r2, r3
 80041ba:	2301      	movs	r3, #1
 80041bc:	4013      	ands	r3, r2
 80041be:	d00b      	beq.n	80041d8 <CO_SDOserver_process+0x2ac>
                    dataSizeToWrite -= (SDO->CANrxData[0] >> 2) & 0x03;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	223c      	movs	r2, #60	; 0x3c
 80041c4:	5c9b      	ldrb	r3, [r3, r2]
 80041c6:	089b      	lsrs	r3, r3, #2
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	001a      	movs	r2, r3
 80041cc:	2303      	movs	r3, #3
 80041ce:	4013      	ands	r3, r2
 80041d0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80041d2:	1ad3      	subs	r3, r2, r3
 80041d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80041d6:	e007      	b.n	80041e8 <CO_SDOserver_process+0x2bc>
                else if (sizeInOd > 0 && sizeInOd < 4)
 80041d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d004      	beq.n	80041e8 <CO_SDOserver_process+0x2bc>
 80041de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041e0:	2b03      	cmp	r3, #3
 80041e2:	d801      	bhi.n	80041e8 <CO_SDOserver_process+0x2bc>
                    dataSizeToWrite = sizeInOd;
 80041e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041e6:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* copy data to the temp buffer, swap data if necessary */
                uint8_t buf[6] = {0};
 80041e8:	2020      	movs	r0, #32
 80041ea:	183b      	adds	r3, r7, r0
 80041ec:	2200      	movs	r2, #0
 80041ee:	601a      	str	r2, [r3, #0]
 80041f0:	2200      	movs	r2, #0
 80041f2:	809a      	strh	r2, [r3, #4]
                memcpy(buf, &SDO->CANrxData[4], dataSizeToWrite);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	3340      	adds	r3, #64	; 0x40
 80041f8:	0019      	movs	r1, r3
 80041fa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80041fc:	183b      	adds	r3, r7, r0
 80041fe:	0018      	movs	r0, r3
 8004200:	f009 fb76 	bl	800d8f0 <memcpy>

                /* If dataType is string, then size of data downloaded may be
                 * shorter as size of OD data buffer. If so, add two zero bytes
                 * to terminate (unicode) string. Shorten also OD data size,
                 * (temporary, send information about EOF into OD_IO.write) */
                if ((SDO->OD_IO.stream.attribute & ODA_STR) != 0
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2228      	movs	r2, #40	; 0x28
 8004208:	5c9b      	ldrb	r3, [r3, r2]
 800420a:	b25b      	sxtb	r3, r3
 800420c:	2b00      	cmp	r3, #0
 800420e:	da17      	bge.n	8004240 <CO_SDOserver_process+0x314>
                    && (sizeInOd == 0 || dataSizeToWrite < sizeInOd)
 8004210:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004212:	2b00      	cmp	r3, #0
 8004214:	d003      	beq.n	800421e <CO_SDOserver_process+0x2f2>
 8004216:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004218:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800421a:	429a      	cmp	r2, r3
 800421c:	d210      	bcs.n	8004240 <CO_SDOserver_process+0x314>
                ) {
                    OD_size_t delta = sizeInOd - dataSizeToWrite;
 800421e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004220:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004222:	1ad3      	subs	r3, r2, r3
 8004224:	643b      	str	r3, [r7, #64]	; 0x40
                    dataSizeToWrite += delta == 1 ? 1 : 2;
 8004226:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004228:	2b01      	cmp	r3, #1
 800422a:	d101      	bne.n	8004230 <CO_SDOserver_process+0x304>
 800422c:	2301      	movs	r3, #1
 800422e:	e000      	b.n	8004232 <CO_SDOserver_process+0x306>
 8004230:	2302      	movs	r3, #2
 8004232:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004234:	18d3      	adds	r3, r2, r3
 8004236:	65fb      	str	r3, [r7, #92]	; 0x5c
                    SDO->OD_IO.stream.dataLength = dataSizeToWrite;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800423c:	621a      	str	r2, [r3, #32]
                ) {
 800423e:	e016      	b.n	800426e <CO_SDOserver_process+0x342>
                }
                else if (sizeInOd == 0) {
 8004240:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004242:	2b00      	cmp	r3, #0
 8004244:	d103      	bne.n	800424e <CO_SDOserver_process+0x322>
                    SDO->OD_IO.stream.dataLength = dataSizeToWrite;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800424a:	621a      	str	r2, [r3, #32]
 800424c:	e00f      	b.n	800426e <CO_SDOserver_process+0x342>
                }
                /* Verify if size of data downloaded matches data size in OD. */
                else if (dataSizeToWrite != sizeInOd) {
 800424e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004250:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004252:	429a      	cmp	r2, r3
 8004254:	d00b      	beq.n	800426e <CO_SDOserver_process+0x342>
                    abortCode = (dataSizeToWrite > sizeInOd) ?
                                CO_SDO_AB_DATA_LONG : CO_SDO_AB_DATA_SHORT;
 8004256:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004258:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800425a:	429a      	cmp	r2, r3
 800425c:	d901      	bls.n	8004262 <CO_SDOserver_process+0x336>
 800425e:	4b2d      	ldr	r3, [pc, #180]	; (8004314 <CO_SDOserver_process+0x3e8>)
 8004260:	e000      	b.n	8004264 <CO_SDOserver_process+0x338>
 8004262:	4b2d      	ldr	r3, [pc, #180]	; (8004318 <CO_SDOserver_process+0x3ec>)
                    abortCode = (dataSizeToWrite > sizeInOd) ?
 8004264:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2201      	movs	r2, #1
 800426a:	751a      	strb	r2, [r3, #20]
                    break;
 800426c:	e144      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
                }

                /* Copy data */
                OD_size_t countWritten = 0;
 800426e:	2300      	movs	r3, #0
 8004270:	61fb      	str	r3, [r7, #28]
                bool_t lock = OD_mappable(&SDO->OD_IO.stream);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	3318      	adds	r3, #24
 8004276:	0018      	movs	r0, r3
 8004278:	f7ff f87f 	bl	800337a <OD_mappable>
 800427c:	0003      	movs	r3, r0
 800427e:	63fb      	str	r3, [r7, #60]	; 0x3c

                if (lock) { CO_LOCK_OD(SDO->CANdevTx); }
 8004280:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004282:	2b00      	cmp	r3, #0
 8004284:	d008      	beq.n	8004298 <CO_SDOserver_process+0x36c>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800428a:	f3ef 8210 	mrs	r2, PRIMASK
 800428e:	633a      	str	r2, [r7, #48]	; 0x30
  return(result);
 8004290:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004292:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 8004294:	b672      	cpsid	i
}
 8004296:	46c0      	nop			; (mov r8, r8)
                ODR_t odRet = SDO->OD_IO.write(&SDO->OD_IO.stream, buf,
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6b1d      	ldr	r5, [r3, #48]	; 0x30
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	3318      	adds	r3, #24
 80042a0:	0018      	movs	r0, r3
 80042a2:	233b      	movs	r3, #59	; 0x3b
 80042a4:	18fc      	adds	r4, r7, r3
 80042a6:	231c      	movs	r3, #28
 80042a8:	18fb      	adds	r3, r7, r3
 80042aa:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80042ac:	2120      	movs	r1, #32
 80042ae:	1879      	adds	r1, r7, r1
 80042b0:	47a8      	blx	r5
 80042b2:	0003      	movs	r3, r0
 80042b4:	7023      	strb	r3, [r4, #0]
                                               dataSizeToWrite, &countWritten);
                if (lock) { CO_UNLOCK_OD(SDO->CANdevTx); }
 80042b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d007      	beq.n	80042cc <CO_SDOserver_process+0x3a0>
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c6:	f383 8810 	msr	PRIMASK, r3
}
 80042ca:	46c0      	nop			; (mov r8, r8)

                if (odRet != ODR_OK) {
 80042cc:	223b      	movs	r2, #59	; 0x3b
 80042ce:	18bb      	adds	r3, r7, r2
 80042d0:	781b      	ldrb	r3, [r3, #0]
 80042d2:	b25b      	sxtb	r3, r3
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d00b      	beq.n	80042f0 <CO_SDOserver_process+0x3c4>
                    abortCode = (CO_SDO_abortCode_t)OD_getSDOabCode(odRet);
 80042d8:	18bb      	adds	r3, r7, r2
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	b25b      	sxtb	r3, r3
 80042de:	0018      	movs	r0, r3
 80042e0:	f7fd fcea 	bl	8001cb8 <OD_getSDOabCode>
 80042e4:	0003      	movs	r3, r0
 80042e6:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2201      	movs	r2, #1
 80042ec:	751a      	strb	r2, [r3, #20]
                    break;
 80042ee:	e103      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
                }
                else {
                    SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_RSP;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2212      	movs	r2, #18
 80042f4:	751a      	strb	r2, [r3, #20]
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
                    SDO->finished = true;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2201      	movs	r2, #1
 80042fa:	671a      	str	r2, [r3, #112]	; 0x70
#else
                abortCode = CO_SDO_AB_UNSUPPORTED_ACCESS;
                SDO->state = CO_SDO_ST_ABORT;
#endif
            }
            break;
 80042fc:	e0fc      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
 80042fe:	46c0      	nop			; (mov r8, r8)
 8004300:	05040001 	.word	0x05040001
 8004304:	06010000 	.word	0x06010000
 8004308:	06010001 	.word	0x06010001
 800430c:	06010002 	.word	0x06010002
 8004310:	06040047 	.word	0x06040047
 8004314:	06070012 	.word	0x06070012
 8004318:	06070013 	.word	0x06070013
                if (SDO->CANrxData[0] & 0x01) {
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	223c      	movs	r2, #60	; 0x3c
 8004320:	5c9b      	ldrb	r3, [r3, r2]
 8004322:	001a      	movs	r2, r3
 8004324:	2301      	movs	r3, #1
 8004326:	4013      	ands	r3, r2
 8004328:	d02d      	beq.n	8004386 <CO_SDOserver_process+0x45a>
                    OD_size_t sizeInOd = SDO->OD_IO.stream.dataLength;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	64bb      	str	r3, [r7, #72]	; 0x48
                    memcpy(&size, &SDO->CANrxData[4], sizeof(size));
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	3340      	adds	r3, #64	; 0x40
 8004334:	0019      	movs	r1, r3
 8004336:	2318      	movs	r3, #24
 8004338:	18fb      	adds	r3, r7, r3
 800433a:	2204      	movs	r2, #4
 800433c:	0018      	movs	r0, r3
 800433e:	f009 fad7 	bl	800d8f0 <memcpy>
                    SDO->sizeInd = CO_SWAP_32(size);
 8004342:	69ba      	ldr	r2, [r7, #24]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	665a      	str	r2, [r3, #100]	; 0x64
                    if (sizeInOd > 0) {
 8004348:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800434a:	2b00      	cmp	r3, #0
 800434c:	d01e      	beq.n	800438c <CO_SDOserver_process+0x460>
                        if (SDO->sizeInd > sizeInOd) {
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004352:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004354:	429a      	cmp	r2, r3
 8004356:	d205      	bcs.n	8004364 <CO_SDOserver_process+0x438>
                            abortCode = CO_SDO_AB_DATA_LONG;
 8004358:	4bc7      	ldr	r3, [pc, #796]	; (8004678 <CO_SDOserver_process+0x74c>)
 800435a:	62bb      	str	r3, [r7, #40]	; 0x28
                            SDO->state = CO_SDO_ST_ABORT;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2201      	movs	r2, #1
 8004360:	751a      	strb	r2, [r3, #20]
                            break;
 8004362:	e0c9      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
                        else if (SDO->sizeInd < sizeInOd
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004368:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800436a:	429a      	cmp	r2, r3
 800436c:	d90e      	bls.n	800438c <CO_SDOserver_process+0x460>
                                 && (SDO->OD_IO.stream.attribute & ODA_STR) == 0
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2228      	movs	r2, #40	; 0x28
 8004372:	5c9b      	ldrb	r3, [r3, r2]
 8004374:	b25b      	sxtb	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	db08      	blt.n	800438c <CO_SDOserver_process+0x460>
                            abortCode = CO_SDO_AB_DATA_SHORT;
 800437a:	4bc0      	ldr	r3, [pc, #768]	; (800467c <CO_SDOserver_process+0x750>)
 800437c:	62bb      	str	r3, [r7, #40]	; 0x28
                            SDO->state = CO_SDO_ST_ABORT;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2201      	movs	r2, #1
 8004382:	751a      	strb	r2, [r3, #20]
                            break;
 8004384:	e0b8      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
                    SDO->sizeInd = 0;
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	2200      	movs	r2, #0
 800438a:	665a      	str	r2, [r3, #100]	; 0x64
                SDO->state = CO_SDO_ST_DOWNLOAD_INITIATE_RSP;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	2212      	movs	r2, #18
 8004390:	751a      	strb	r2, [r3, #20]
                SDO->finished = false;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	2200      	movs	r2, #0
 8004396:	671a      	str	r2, [r3, #112]	; 0x70
            break;
 8004398:	e0ae      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
        }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        case CO_SDO_ST_DOWNLOAD_SEGMENT_REQ: {
            if ((SDO->CANrxData[0] & 0xE0) == 0x00) {
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	223c      	movs	r2, #60	; 0x3c
 800439e:	5c9b      	ldrb	r3, [r3, r2]
 80043a0:	001a      	movs	r2, r3
 80043a2:	23e0      	movs	r3, #224	; 0xe0
 80043a4:	4013      	ands	r3, r2
 80043a6:	d16d      	bne.n	8004484 <CO_SDOserver_process+0x558>
                SDO->finished = (SDO->CANrxData[0] & 0x01) != 0;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	223c      	movs	r2, #60	; 0x3c
 80043ac:	5c9b      	ldrb	r3, [r3, r2]
 80043ae:	001a      	movs	r2, r3
 80043b0:	2301      	movs	r3, #1
 80043b2:	4013      	ands	r3, r2
 80043b4:	1e5a      	subs	r2, r3, #1
 80043b6:	4193      	sbcs	r3, r2
 80043b8:	b2db      	uxtb	r3, r3
 80043ba:	001a      	movs	r2, r3
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	671a      	str	r2, [r3, #112]	; 0x70

                /* verify and alternate toggle bit */
                uint8_t toggle = SDO->CANrxData[0] & 0x10;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	223c      	movs	r2, #60	; 0x3c
 80043c4:	5c9a      	ldrb	r2, [r3, r2]
 80043c6:	2051      	movs	r0, #81	; 0x51
 80043c8:	183b      	adds	r3, r7, r0
 80043ca:	2110      	movs	r1, #16
 80043cc:	400a      	ands	r2, r1
 80043ce:	701a      	strb	r2, [r3, #0]
                if (toggle != SDO->toggle) {
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	226c      	movs	r2, #108	; 0x6c
 80043d4:	5c9b      	ldrb	r3, [r3, r2]
 80043d6:	183a      	adds	r2, r7, r0
 80043d8:	7812      	ldrb	r2, [r2, #0]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d005      	beq.n	80043ea <CO_SDOserver_process+0x4be>
                    abortCode = CO_SDO_AB_TOGGLE_BIT;
 80043de:	4ba8      	ldr	r3, [pc, #672]	; (8004680 <CO_SDOserver_process+0x754>)
 80043e0:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2201      	movs	r2, #1
 80043e6:	751a      	strb	r2, [r3, #20]
                    break;
 80043e8:	e086      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
                }

                /* get data size and write data to the buffer */
                OD_size_t count = 7 - ((SDO->CANrxData[0] >> 1) & 0x07);
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	223c      	movs	r2, #60	; 0x3c
 80043ee:	5c9b      	ldrb	r3, [r3, r2]
 80043f0:	085b      	lsrs	r3, r3, #1
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	43db      	mvns	r3, r3
 80043f6:	001a      	movs	r2, r3
 80043f8:	2307      	movs	r3, #7
 80043fa:	4013      	ands	r3, r2
 80043fc:	64fb      	str	r3, [r7, #76]	; 0x4c
                memcpy(SDO->buf + SDO->bufOffsetWr, &SDO->CANrxData[1], count);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	337c      	adds	r3, #124	; 0x7c
 8004402:	001a      	movs	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	21a0      	movs	r1, #160	; 0xa0
 8004408:	585b      	ldr	r3, [r3, r1]
 800440a:	18d0      	adds	r0, r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	333d      	adds	r3, #61	; 0x3d
 8004410:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004412:	0019      	movs	r1, r3
 8004414:	f009 fa6c 	bl	800d8f0 <memcpy>
                SDO->bufOffsetWr += count;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	22a0      	movs	r2, #160	; 0xa0
 800441c:	589a      	ldr	r2, [r3, r2]
 800441e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004420:	18d2      	adds	r2, r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	21a0      	movs	r1, #160	; 0xa0
 8004426:	505a      	str	r2, [r3, r1]
                SDO->sizeTran += count;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800442c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800442e:	18d2      	adds	r2, r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	669a      	str	r2, [r3, #104]	; 0x68

                /* if data size exceeds variable size, abort */
                if (SDO->OD_IO.stream.dataLength > 0
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	6a1b      	ldr	r3, [r3, #32]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d00b      	beq.n	8004454 <CO_SDOserver_process+0x528>
                    && SDO->sizeTran > SDO->OD_IO.stream.dataLength
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6a1b      	ldr	r3, [r3, #32]
 8004444:	429a      	cmp	r2, r3
 8004446:	d905      	bls.n	8004454 <CO_SDOserver_process+0x528>
                ) {
                    abortCode = CO_SDO_AB_DATA_LONG;
 8004448:	4b8b      	ldr	r3, [pc, #556]	; (8004678 <CO_SDOserver_process+0x74c>)
 800444a:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2201      	movs	r2, #1
 8004450:	751a      	strb	r2, [r3, #20]
                    break;
 8004452:	e051      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
                }

                /* if necessary, empty the buffer */
                if (SDO->finished
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004458:	2b00      	cmp	r3, #0
 800445a:	d106      	bne.n	800446a <CO_SDOserver_process+0x53e>
                    || (CO_CONFIG_SDO_SRV_BUFFER_SIZE - SDO->bufOffsetWr)<(7+2)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	22a0      	movs	r2, #160	; 0xa0
 8004460:	589b      	ldr	r3, [r3, r2]
 8004462:	2220      	movs	r2, #32
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b08      	cmp	r3, #8
 8004468:	d808      	bhi.n	800447c <CO_SDOserver_process+0x550>
                ) {
                    if (!validateAndWriteToOD(SDO, &abortCode, 0, 0))
 800446a:	2328      	movs	r3, #40	; 0x28
 800446c:	18f9      	adds	r1, r7, r3
 800446e:	68f8      	ldr	r0, [r7, #12]
 8004470:	2300      	movs	r3, #0
 8004472:	2200      	movs	r2, #0
 8004474:	f7ff fb64 	bl	8003b40 <validateAndWriteToOD>
 8004478:	1e03      	subs	r3, r0, #0
 800447a:	d03c      	beq.n	80044f6 <CO_SDOserver_process+0x5ca>
                        break;
                }

                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_RSP;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2214      	movs	r2, #20
 8004480:	751a      	strb	r2, [r3, #20]
            }
            else {
                abortCode = CO_SDO_AB_CMD;
                SDO->state = CO_SDO_ST_ABORT;
            }
            break;
 8004482:	e039      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
                abortCode = CO_SDO_AB_CMD;
 8004484:	4b7f      	ldr	r3, [pc, #508]	; (8004684 <CO_SDOserver_process+0x758>)
 8004486:	62bb      	str	r3, [r7, #40]	; 0x28
                SDO->state = CO_SDO_ST_ABORT;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2201      	movs	r2, #1
 800448c:	751a      	strb	r2, [r3, #20]
            break;
 800448e:	e033      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

        case CO_SDO_ST_UPLOAD_INITIATE_REQ: {
            SDO->state = CO_SDO_ST_UPLOAD_INITIATE_RSP;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2222      	movs	r2, #34	; 0x22
 8004494:	751a      	strb	r2, [r3, #20]
            break;
 8004496:	e02f      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
        }

#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        case CO_SDO_ST_UPLOAD_SEGMENT_REQ: {
            if ((SDO->CANrxData[0] & 0xEF) == 0x60) {
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	223c      	movs	r2, #60	; 0x3c
 800449c:	5c9b      	ldrb	r3, [r3, r2]
 800449e:	001a      	movs	r2, r3
 80044a0:	23ef      	movs	r3, #239	; 0xef
 80044a2:	4013      	ands	r3, r2
 80044a4:	2b60      	cmp	r3, #96	; 0x60
 80044a6:	d118      	bne.n	80044da <CO_SDOserver_process+0x5ae>
                /* verify and alternate toggle bit */
                uint8_t toggle = SDO->CANrxData[0] & 0x10;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	223c      	movs	r2, #60	; 0x3c
 80044ac:	5c9a      	ldrb	r2, [r3, r2]
 80044ae:	2052      	movs	r0, #82	; 0x52
 80044b0:	183b      	adds	r3, r7, r0
 80044b2:	2110      	movs	r1, #16
 80044b4:	400a      	ands	r2, r1
 80044b6:	701a      	strb	r2, [r3, #0]
                if (toggle != SDO->toggle) {
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	226c      	movs	r2, #108	; 0x6c
 80044bc:	5c9b      	ldrb	r3, [r3, r2]
 80044be:	183a      	adds	r2, r7, r0
 80044c0:	7812      	ldrb	r2, [r2, #0]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d005      	beq.n	80044d2 <CO_SDOserver_process+0x5a6>
                    abortCode = CO_SDO_AB_TOGGLE_BIT;
 80044c6:	4b6e      	ldr	r3, [pc, #440]	; (8004680 <CO_SDOserver_process+0x754>)
 80044c8:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2201      	movs	r2, #1
 80044ce:	751a      	strb	r2, [r3, #20]
                    break;
 80044d0:	e012      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
                }
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_RSP;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2224      	movs	r2, #36	; 0x24
 80044d6:	751a      	strb	r2, [r3, #20]
            }
            else {
                abortCode = CO_SDO_AB_CMD;
                SDO->state = CO_SDO_ST_ABORT;
            }
            break;
 80044d8:	e00e      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
                abortCode = CO_SDO_AB_CMD;
 80044da:	4b6a      	ldr	r3, [pc, #424]	; (8004684 <CO_SDOserver_process+0x758>)
 80044dc:	62bb      	str	r3, [r7, #40]	; 0x28
                SDO->state = CO_SDO_ST_ABORT;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2201      	movs	r2, #1
 80044e2:	751a      	strb	r2, [r3, #20]
            break;
 80044e4:	e008      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        default: {
            /* unknown message received */
            abortCode = CO_SDO_AB_CMD;
 80044e6:	4b67      	ldr	r3, [pc, #412]	; (8004684 <CO_SDOserver_process+0x758>)
 80044e8:	62bb      	str	r3, [r7, #40]	; 0x28
            SDO->state = CO_SDO_ST_ABORT;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2201      	movs	r2, #1
 80044ee:	751a      	strb	r2, [r3, #20]
 80044f0:	e002      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
        }
        } /* switch (SDO->state) */
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
        SDO->timeoutTimer = 0;
 80044f2:	46c0      	nop			; (mov r8, r8)
 80044f4:	e000      	b.n	80044f8 <CO_SDOserver_process+0x5cc>
                        break;
 80044f6:	46c0      	nop			; (mov r8, r8)
        SDO->timeoutTimer = 0;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2200      	movs	r2, #0
 80044fc:	679a      	str	r2, [r3, #120]	; 0x78
#endif
        timeDifference_us = 0;
 80044fe:	2300      	movs	r3, #0
 8004500:	607b      	str	r3, [r7, #4]
        CO_FLAG_CLEAR(SDO->CANrxNew);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2200      	movs	r2, #0
 8004506:	639a      	str	r2, [r3, #56]	; 0x38
    } /* if (isNew) */

    /* Timeout timers and transmit bufferFull flag ****************************/
#if (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED
    if (ret == CO_SDO_RT_waitingResponse) {
 8004508:	2367      	movs	r3, #103	; 0x67
 800450a:	18fb      	adds	r3, r7, r3
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	b25b      	sxtb	r3, r3
 8004510:	2b01      	cmp	r3, #1
 8004512:	d11f      	bne.n	8004554 <CO_SDOserver_process+0x628>
        if (SDO->timeoutTimer < SDO->SDOtimeoutTime_us) {
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800451c:	429a      	cmp	r2, r3
 800451e:	d205      	bcs.n	800452c <CO_SDOserver_process+0x600>
            SDO->timeoutTimer += timeDifference_us;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	18d2      	adds	r2, r2, r3
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	679a      	str	r2, [r3, #120]	; 0x78
        }
        if (SDO->timeoutTimer >= SDO->SDOtimeoutTime_us) {
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004534:	429a      	cmp	r2, r3
 8004536:	d304      	bcc.n	8004542 <CO_SDOserver_process+0x616>
            abortCode = CO_SDO_AB_TIMEOUT;
 8004538:	4b53      	ldr	r3, [pc, #332]	; (8004688 <CO_SDOserver_process+0x75c>)
 800453a:	62bb      	str	r3, [r7, #40]	; 0x28
            SDO->state = CO_SDO_ST_ABORT;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2201      	movs	r2, #1
 8004540:	751a      	strb	r2, [r3, #20]
            }
#endif
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        if (SDO->CANtxBuff->bufferFull) {
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	691b      	ldr	r3, [r3, #16]
 8004548:	2b00      	cmp	r3, #0
 800454a:	d003      	beq.n	8004554 <CO_SDOserver_process+0x628>
            ret = CO_SDO_RT_transmittBufferFull;
 800454c:	2367      	movs	r3, #103	; 0x67
 800454e:	18fb      	adds	r3, r7, r3
 8004550:	2204      	movs	r2, #4
 8004552:	701a      	strb	r2, [r3, #0]
        }
    }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_SEGMENTED */

    /* Transmit CAN data ******************************************************/
    if (ret == CO_SDO_RT_waitingResponse) {
 8004554:	2367      	movs	r3, #103	; 0x67
 8004556:	18fb      	adds	r3, r7, r3
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	b25b      	sxtb	r3, r3
 800455c:	2b01      	cmp	r3, #1
 800455e:	d000      	beq.n	8004562 <CO_SDOserver_process+0x636>
 8004560:	e199      	b.n	8004896 <CO_SDOserver_process+0x96a>
        /* clear response buffer */
        memset(SDO->CANtxBuff->data, 0, sizeof(SDO->CANtxBuff->data));
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	3305      	adds	r3, #5
 8004568:	2208      	movs	r2, #8
 800456a:	2100      	movs	r1, #0
 800456c:	0018      	movs	r0, r3
 800456e:	f009 f9db 	bl	800d928 <memset>

        switch (SDO->state) {
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	7d1b      	ldrb	r3, [r3, #20]
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b24      	cmp	r3, #36	; 0x24
 800457a:	d100      	bne.n	800457e <CO_SDOserver_process+0x652>
 800457c:	e0f2      	b.n	8004764 <CO_SDOserver_process+0x838>
 800457e:	dd00      	ble.n	8004582 <CO_SDOserver_process+0x656>
 8004580:	e18b      	b.n	800489a <CO_SDOserver_process+0x96e>
 8004582:	2b22      	cmp	r3, #34	; 0x22
 8004584:	d100      	bne.n	8004588 <CO_SDOserver_process+0x65c>
 8004586:	e081      	b.n	800468c <CO_SDOserver_process+0x760>
 8004588:	dd00      	ble.n	800458c <CO_SDOserver_process+0x660>
 800458a:	e186      	b.n	800489a <CO_SDOserver_process+0x96e>
 800458c:	2b12      	cmp	r3, #18
 800458e:	d002      	beq.n	8004596 <CO_SDOserver_process+0x66a>
 8004590:	2b14      	cmp	r3, #20
 8004592:	d042      	beq.n	800461a <CO_SDOserver_process+0x6ee>
            break;
        }
#endif /* (CO_CONFIG_SDO_SRV) & CO_CONFIG_SDO_SRV_BLOCK */

        default: {
            break;
 8004594:	e181      	b.n	800489a <CO_SDOserver_process+0x96e>
            SDO->CANtxBuff->data[0] = 0x60;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	2260      	movs	r2, #96	; 0x60
 800459c:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	b2d2      	uxtb	r2, r2
 80045a8:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80045ae:	0a1b      	lsrs	r3, r3, #8
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	b2d2      	uxtb	r2, r2
 80045b8:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	68fa      	ldr	r2, [r7, #12]
 80045c0:	2136      	movs	r1, #54	; 0x36
 80045c2:	5c52      	ldrb	r2, [r2, r1]
 80045c4:	721a      	strb	r2, [r3, #8]
            SDO->timeoutTimer = 0;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	679a      	str	r2, [r3, #120]	; 0x78
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	0019      	movs	r1, r3
 80045d6:	0010      	movs	r0, r2
 80045d8:	f003 f882 	bl	80076e0 <CO_CANsend>
            if (SDO->finished) {
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d007      	beq.n	80045f4 <CO_SDOserver_process+0x6c8>
                SDO->state = CO_SDO_ST_IDLE;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 80045ea:	2367      	movs	r3, #103	; 0x67
 80045ec:	18fb      	adds	r3, r7, r3
 80045ee:	2200      	movs	r2, #0
 80045f0:	701a      	strb	r2, [r3, #0]
            break;
 80045f2:	e155      	b.n	80048a0 <CO_SDOserver_process+0x974>
                SDO->toggle = 0x00;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	226c      	movs	r2, #108	; 0x6c
 80045f8:	2100      	movs	r1, #0
 80045fa:	5499      	strb	r1, [r3, r2]
                SDO->sizeTran = 0;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2200      	movs	r2, #0
 8004600:	669a      	str	r2, [r3, #104]	; 0x68
                SDO->bufOffsetWr = 0;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	22a0      	movs	r2, #160	; 0xa0
 8004606:	2100      	movs	r1, #0
 8004608:	5099      	str	r1, [r3, r2]
                SDO->bufOffsetRd = 0;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	22a4      	movs	r2, #164	; 0xa4
 800460e:	2100      	movs	r1, #0
 8004610:	5099      	str	r1, [r3, r2]
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2213      	movs	r2, #19
 8004616:	751a      	strb	r2, [r3, #20]
            break;
 8004618:	e142      	b.n	80048a0 <CO_SDOserver_process+0x974>
            SDO->CANtxBuff->data[0] = 0x20 | SDO->toggle;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	226c      	movs	r2, #108	; 0x6c
 800461e:	5c9a      	ldrb	r2, [r3, r2]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	2120      	movs	r1, #32
 8004626:	430a      	orrs	r2, r1
 8004628:	b2d2      	uxtb	r2, r2
 800462a:	715a      	strb	r2, [r3, #5]
            SDO->toggle = (SDO->toggle == 0x00) ? 0x10 : 0x00;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	226c      	movs	r2, #108	; 0x6c
 8004630:	5c9b      	ldrb	r3, [r3, r2]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <CO_SDOserver_process+0x70e>
 8004636:	2110      	movs	r1, #16
 8004638:	e000      	b.n	800463c <CO_SDOserver_process+0x710>
 800463a:	2100      	movs	r1, #0
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	226c      	movs	r2, #108	; 0x6c
 8004640:	5499      	strb	r1, [r3, r2]
            SDO->timeoutTimer = 0;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	679a      	str	r2, [r3, #120]	; 0x78
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	0019      	movs	r1, r3
 8004652:	0010      	movs	r0, r2
 8004654:	f003 f844 	bl	80076e0 <CO_CANsend>
            if (SDO->finished) {
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800465c:	2b00      	cmp	r3, #0
 800465e:	d007      	beq.n	8004670 <CO_SDOserver_process+0x744>
                SDO->state = CO_SDO_ST_IDLE;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	2200      	movs	r2, #0
 8004664:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 8004666:	2367      	movs	r3, #103	; 0x67
 8004668:	18fb      	adds	r3, r7, r3
 800466a:	2200      	movs	r2, #0
 800466c:	701a      	strb	r2, [r3, #0]
            break;
 800466e:	e117      	b.n	80048a0 <CO_SDOserver_process+0x974>
                SDO->state = CO_SDO_ST_DOWNLOAD_SEGMENT_REQ;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2213      	movs	r2, #19
 8004674:	751a      	strb	r2, [r3, #20]
            break;
 8004676:	e113      	b.n	80048a0 <CO_SDOserver_process+0x974>
 8004678:	06070012 	.word	0x06070012
 800467c:	06070013 	.word	0x06070013
 8004680:	05030000 	.word	0x05030000
 8004684:	05040001 	.word	0x05040001
 8004688:	05040000 	.word	0x05040000
            if (SDO->sizeInd > 0 && SDO->sizeInd <= 4) {
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004690:	2b00      	cmp	r3, #0
 8004692:	d025      	beq.n	80046e0 <CO_SDOserver_process+0x7b4>
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004698:	2b04      	cmp	r3, #4
 800469a:	d821      	bhi.n	80046e0 <CO_SDOserver_process+0x7b4>
                SDO->CANtxBuff->data[0] = (uint8_t)(0x43|((4-SDO->sizeInd)<<2));
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	2204      	movs	r2, #4
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	b2da      	uxtb	r2, r3
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	2143      	movs	r1, #67	; 0x43
 80046b2:	430a      	orrs	r2, r1
 80046b4:	b2d2      	uxtb	r2, r2
 80046b6:	715a      	strb	r2, [r3, #5]
                memcpy(&SDO->CANtxBuff->data[4], &SDO->buf, SDO->sizeInd);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	3309      	adds	r3, #9
 80046be:	0018      	movs	r0, r3
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	337c      	adds	r3, #124	; 0x7c
 80046c4:	0019      	movs	r1, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046ca:	001a      	movs	r2, r3
 80046cc:	f009 f910 	bl	800d8f0 <memcpy>
                SDO->state = CO_SDO_ST_IDLE;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2200      	movs	r2, #0
 80046d4:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 80046d6:	2367      	movs	r3, #103	; 0x67
 80046d8:	18fb      	adds	r3, r7, r3
 80046da:	2200      	movs	r2, #0
 80046dc:	701a      	strb	r2, [r3, #0]
 80046de:	e024      	b.n	800472a <CO_SDOserver_process+0x7fe>
                if (SDO->sizeInd > 0) {
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d012      	beq.n	800470e <CO_SDOserver_process+0x7e2>
                    uint32_t sizeInd = SDO->sizeInd;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046ec:	637b      	str	r3, [r7, #52]	; 0x34
                    uint32_t sizeIndSw = CO_SWAP_32(sizeInd);
 80046ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046f0:	617b      	str	r3, [r7, #20]
                    SDO->CANtxBuff->data[0] = 0x41;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	2241      	movs	r2, #65	; 0x41
 80046f8:	715a      	strb	r2, [r3, #5]
                    memcpy(&SDO->CANtxBuff->data[4],
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	3309      	adds	r3, #9
 8004700:	2214      	movs	r2, #20
 8004702:	18b9      	adds	r1, r7, r2
 8004704:	2204      	movs	r2, #4
 8004706:	0018      	movs	r0, r3
 8004708:	f009 f8f2 	bl	800d8f0 <memcpy>
 800470c:	e003      	b.n	8004716 <CO_SDOserver_process+0x7ea>
                    SDO->CANtxBuff->data[0] = 0x40;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	2240      	movs	r2, #64	; 0x40
 8004714:	715a      	strb	r2, [r3, #5]
                SDO->toggle = 0x00;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	226c      	movs	r2, #108	; 0x6c
 800471a:	2100      	movs	r1, #0
 800471c:	5499      	strb	r1, [r3, r2]
                SDO->timeoutTimer = 0;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	679a      	str	r2, [r3, #120]	; 0x78
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_REQ;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	2223      	movs	r2, #35	; 0x23
 8004728:	751a      	strb	r2, [r3, #20]
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	b2d2      	uxtb	r2, r2
 8004734:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 800473a:	0a1b      	lsrs	r3, r3, #8
 800473c:	b29a      	uxth	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	b2d2      	uxtb	r2, r2
 8004744:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	68fa      	ldr	r2, [r7, #12]
 800474c:	2136      	movs	r1, #54	; 0x36
 800474e:	5c52      	ldrb	r2, [r2, r1]
 8004750:	721a      	strb	r2, [r3, #8]
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	0019      	movs	r1, r3
 800475c:	0010      	movs	r0, r2
 800475e:	f002 ffbf 	bl	80076e0 <CO_CANsend>
            break;
 8004762:	e09d      	b.n	80048a0 <CO_SDOserver_process+0x974>
            if (!readFromOd(SDO, &abortCode, 7, false))
 8004764:	2328      	movs	r3, #40	; 0x28
 8004766:	18f9      	adds	r1, r7, r3
 8004768:	68f8      	ldr	r0, [r7, #12]
 800476a:	2300      	movs	r3, #0
 800476c:	2207      	movs	r2, #7
 800476e:	f7ff fb07 	bl	8003d80 <readFromOd>
 8004772:	1e03      	subs	r3, r0, #0
 8004774:	d100      	bne.n	8004778 <CO_SDOserver_process+0x84c>
 8004776:	e092      	b.n	800489e <CO_SDOserver_process+0x972>
            SDO->CANtxBuff->data[0] = SDO->toggle;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	216c      	movs	r1, #108	; 0x6c
 8004780:	5c52      	ldrb	r2, [r2, r1]
 8004782:	715a      	strb	r2, [r3, #5]
            SDO->toggle = (SDO->toggle == 0x00) ? 0x10 : 0x00;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	226c      	movs	r2, #108	; 0x6c
 8004788:	5c9b      	ldrb	r3, [r3, r2]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d101      	bne.n	8004792 <CO_SDOserver_process+0x866>
 800478e:	2110      	movs	r1, #16
 8004790:	e000      	b.n	8004794 <CO_SDOserver_process+0x868>
 8004792:	2100      	movs	r1, #0
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	226c      	movs	r2, #108	; 0x6c
 8004798:	5499      	strb	r1, [r3, r2]
            OD_size_t count = SDO->bufOffsetWr - SDO->bufOffsetRd;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	22a0      	movs	r2, #160	; 0xa0
 800479e:	589a      	ldr	r2, [r3, r2]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	21a4      	movs	r1, #164	; 0xa4
 80047a4:	585b      	ldr	r3, [r3, r1]
 80047a6:	1ad3      	subs	r3, r2, r3
 80047a8:	65bb      	str	r3, [r7, #88]	; 0x58
            if (count < 7 || (SDO->finished && count == 7)) {
 80047aa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80047ac:	2b06      	cmp	r3, #6
 80047ae:	d906      	bls.n	80047be <CO_SDOserver_process+0x892>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d01c      	beq.n	80047f2 <CO_SDOserver_process+0x8c6>
 80047b8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80047ba:	2b07      	cmp	r3, #7
 80047bc:	d119      	bne.n	80047f2 <CO_SDOserver_process+0x8c6>
                SDO->CANtxBuff->data[0] |= ((7 - count) << 1) | 0x01;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	795a      	ldrb	r2, [r3, #5]
 80047c4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80047c6:	b2db      	uxtb	r3, r3
 80047c8:	2107      	movs	r1, #7
 80047ca:	1acb      	subs	r3, r1, r3
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	18db      	adds	r3, r3, r3
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	4313      	orrs	r3, r2
 80047d4:	b2da      	uxtb	r2, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	685b      	ldr	r3, [r3, #4]
 80047da:	2101      	movs	r1, #1
 80047dc:	430a      	orrs	r2, r1
 80047de:	b2d2      	uxtb	r2, r2
 80047e0:	715a      	strb	r2, [r3, #5]
                SDO->state = CO_SDO_ST_IDLE;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2200      	movs	r2, #0
 80047e6:	751a      	strb	r2, [r3, #20]
                ret = CO_SDO_RT_ok_communicationEnd;
 80047e8:	2367      	movs	r3, #103	; 0x67
 80047ea:	18fb      	adds	r3, r7, r3
 80047ec:	2200      	movs	r2, #0
 80047ee:	701a      	strb	r2, [r3, #0]
 80047f0:	e007      	b.n	8004802 <CO_SDOserver_process+0x8d6>
                SDO->timeoutTimer = 0;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	679a      	str	r2, [r3, #120]	; 0x78
                SDO->state = CO_SDO_ST_UPLOAD_SEGMENT_REQ;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2223      	movs	r2, #35	; 0x23
 80047fc:	751a      	strb	r2, [r3, #20]
                count = 7;
 80047fe:	2307      	movs	r3, #7
 8004800:	65bb      	str	r3, [r7, #88]	; 0x58
            memcpy(&SDO->CANtxBuff->data[1], SDO->buf + SDO->bufOffsetRd,
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	1d98      	adds	r0, r3, #6
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	337c      	adds	r3, #124	; 0x7c
 800480c:	001a      	movs	r2, r3
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	21a4      	movs	r1, #164	; 0xa4
 8004812:	585b      	ldr	r3, [r3, r1]
 8004814:	18d3      	adds	r3, r2, r3
 8004816:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004818:	0019      	movs	r1, r3
 800481a:	f009 f869 	bl	800d8f0 <memcpy>
            SDO->bufOffsetRd += count;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	22a4      	movs	r2, #164	; 0xa4
 8004822:	589a      	ldr	r2, [r3, r2]
 8004824:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004826:	18d2      	adds	r2, r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	21a4      	movs	r1, #164	; 0xa4
 800482c:	505a      	str	r2, [r3, r1]
            SDO->sizeTran += count;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004832:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004834:	18d2      	adds	r2, r2, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	669a      	str	r2, [r3, #104]	; 0x68
            if (SDO->sizeInd > 0) {
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800483e:	2b00      	cmp	r3, #0
 8004840:	d020      	beq.n	8004884 <CO_SDOserver_process+0x958>
                if (SDO->sizeTran > SDO->sizeInd) {
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800484a:	429a      	cmp	r2, r3
 800484c:	d905      	bls.n	800485a <CO_SDOserver_process+0x92e>
                    abortCode = CO_SDO_AB_DATA_LONG;
 800484e:	4b36      	ldr	r3, [pc, #216]	; (8004928 <CO_SDOserver_process+0x9fc>)
 8004850:	62bb      	str	r3, [r7, #40]	; 0x28
                    SDO->state = CO_SDO_ST_ABORT;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2201      	movs	r2, #1
 8004856:	751a      	strb	r2, [r3, #20]
                    break;
 8004858:	e022      	b.n	80048a0 <CO_SDOserver_process+0x974>
                else if (ret == CO_SDO_RT_ok_communicationEnd
 800485a:	2167      	movs	r1, #103	; 0x67
 800485c:	187b      	adds	r3, r7, r1
 800485e:	781b      	ldrb	r3, [r3, #0]
 8004860:	b25b      	sxtb	r3, r3
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10e      	bne.n	8004884 <CO_SDOserver_process+0x958>
                         && SDO->sizeTran < SDO->sizeInd
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800486e:	429a      	cmp	r2, r3
 8004870:	d208      	bcs.n	8004884 <CO_SDOserver_process+0x958>
                    abortCode = CO_SDO_AB_DATA_SHORT;
 8004872:	4b2e      	ldr	r3, [pc, #184]	; (800492c <CO_SDOserver_process+0xa00>)
 8004874:	62bb      	str	r3, [r7, #40]	; 0x28
                    ret = CO_SDO_RT_waitingResponse;
 8004876:	187b      	adds	r3, r7, r1
 8004878:	2201      	movs	r2, #1
 800487a:	701a      	strb	r2, [r3, #0]
                    SDO->state = CO_SDO_ST_ABORT;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2201      	movs	r2, #1
 8004880:	751a      	strb	r2, [r3, #20]
                    break;
 8004882:	e00d      	b.n	80048a0 <CO_SDOserver_process+0x974>
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	685b      	ldr	r3, [r3, #4]
 800488c:	0019      	movs	r1, r3
 800488e:	0010      	movs	r0, r2
 8004890:	f002 ff26 	bl	80076e0 <CO_CANsend>
            break;
 8004894:	e004      	b.n	80048a0 <CO_SDOserver_process+0x974>
        }
        } /* switch (SDO->state) */
    }
 8004896:	46c0      	nop			; (mov r8, r8)
 8004898:	e002      	b.n	80048a0 <CO_SDOserver_process+0x974>
            break;
 800489a:	46c0      	nop			; (mov r8, r8)
 800489c:	e000      	b.n	80048a0 <CO_SDOserver_process+0x974>
                break;
 800489e:	46c0      	nop			; (mov r8, r8)

    if (ret == CO_SDO_RT_waitingResponse) {
 80048a0:	2467      	movs	r4, #103	; 0x67
 80048a2:	193b      	adds	r3, r7, r4
 80048a4:	781b      	ldrb	r3, [r3, #0]
 80048a6:	b25b      	sxtb	r3, r3
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d135      	bne.n	8004918 <CO_SDOserver_process+0x9ec>
        if (SDO->state == CO_SDO_ST_ABORT) {
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	7d1b      	ldrb	r3, [r3, #20]
 80048b0:	b2db      	uxtb	r3, r3
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d130      	bne.n	8004918 <CO_SDOserver_process+0x9ec>
            uint32_t code = CO_SWAP_32((uint32_t)abortCode);
 80048b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048b8:	613b      	str	r3, [r7, #16]
            /* Send SDO abort message */
            SDO->CANtxBuff->data[0] = 0x80;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	685b      	ldr	r3, [r3, #4]
 80048be:	2280      	movs	r2, #128	; 0x80
 80048c0:	715a      	strb	r2, [r3, #5]
            SDO->CANtxBuff->data[1] = (uint8_t)SDO->index;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	b2d2      	uxtb	r2, r2
 80048cc:	719a      	strb	r2, [r3, #6]
            SDO->CANtxBuff->data[2] = (uint8_t)(SDO->index >> 8);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 80048d2:	0a1b      	lsrs	r3, r3, #8
 80048d4:	b29a      	uxth	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	b2d2      	uxtb	r2, r2
 80048dc:	71da      	strb	r2, [r3, #7]
            SDO->CANtxBuff->data[3] = SDO->subIndex;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	68fa      	ldr	r2, [r7, #12]
 80048e4:	2136      	movs	r1, #54	; 0x36
 80048e6:	5c52      	ldrb	r2, [r2, r1]
 80048e8:	721a      	strb	r2, [r3, #8]

            memcpy(&SDO->CANtxBuff->data[4], &code, sizeof(code));
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	685b      	ldr	r3, [r3, #4]
 80048ee:	3309      	adds	r3, #9
 80048f0:	2210      	movs	r2, #16
 80048f2:	18b9      	adds	r1, r7, r2
 80048f4:	2204      	movs	r2, #4
 80048f6:	0018      	movs	r0, r3
 80048f8:	f008 fffa 	bl	800d8f0 <memcpy>
            CO_CANsend(SDO->CANdevTx, SDO->CANtxBuff);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681a      	ldr	r2, [r3, #0]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	0019      	movs	r1, r3
 8004906:	0010      	movs	r0, r2
 8004908:	f002 feea 	bl	80076e0 <CO_CANsend>
            SDO->state = CO_SDO_ST_IDLE;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2200      	movs	r2, #0
 8004910:	751a      	strb	r2, [r3, #20]
            ret = CO_SDO_RT_endedWithServerAbort;
 8004912:	193b      	adds	r3, r7, r4
 8004914:	22f6      	movs	r2, #246	; 0xf6
 8004916:	701a      	strb	r2, [r3, #0]
            ret = CO_SDO_RT_blockUploadInProgress;
        }
#endif
    }

    return ret;
 8004918:	2367      	movs	r3, #103	; 0x67
 800491a:	18fb      	adds	r3, r7, r3
 800491c:	781b      	ldrb	r3, [r3, #0]
 800491e:	b25b      	sxtb	r3, r3
}
 8004920:	0018      	movs	r0, r3
 8004922:	46bd      	mov	sp, r7
 8004924:	b01a      	add	sp, #104	; 0x68
 8004926:	bdb0      	pop	{r4, r5, r7, pc}
 8004928:	06070012 	.word	0x06070012
 800492c:	06070013 	.word	0x06070013

08004930 <CO_getUint8>:
static inline uint8_t CO_getUint8(const void *buf) {
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	781a      	ldrb	r2, [r3, #0]
    uint8_t value; memmove(&value, buf, sizeof(value)); return value;
 800493c:	210f      	movs	r1, #15
 800493e:	187b      	adds	r3, r7, r1
 8004940:	701a      	strb	r2, [r3, #0]
 8004942:	187b      	adds	r3, r7, r1
 8004944:	781b      	ldrb	r3, [r3, #0]
}
 8004946:	0018      	movs	r0, r3
 8004948:	46bd      	mov	sp, r7
 800494a:	b004      	add	sp, #16
 800494c:	bd80      	pop	{r7, pc}

0800494e <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 800494e:	b580      	push	{r7, lr}
 8004950:	b084      	sub	sp, #16
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8004956:	6879      	ldr	r1, [r7, #4]
 8004958:	230c      	movs	r3, #12
 800495a:	18fb      	adds	r3, r7, r3
 800495c:	2204      	movs	r2, #4
 800495e:	0018      	movs	r0, r3
 8004960:	f008 ffcf 	bl	800d902 <memmove>
 8004964:	68fb      	ldr	r3, [r7, #12]
}
 8004966:	0018      	movs	r0, r3
 8004968:	46bd      	mov	sp, r7
 800496a:	b004      	add	sp, #16
 800496c:	bd80      	pop	{r7, pc}

0800496e <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 800496e:	b580      	push	{r7, lr}
 8004970:	b082      	sub	sp, #8
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d002      	beq.n	8004982 <OD_getIndex+0x14>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	881b      	ldrh	r3, [r3, #0]
 8004980:	e000      	b.n	8004984 <OD_getIndex+0x16>
 8004982:	2300      	movs	r3, #0
}
 8004984:	0018      	movs	r0, r3
 8004986:	46bd      	mov	sp, r7
 8004988:	b002      	add	sp, #8
 800498a:	bd80      	pop	{r7, pc}

0800498c <OD_extension_init>:
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d101      	bne.n	80049a0 <OD_extension_init+0x14>
 800499c:	2305      	movs	r3, #5
 800499e:	e003      	b.n	80049a8 <OD_extension_init+0x1c>
    entry->extension = extension;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	683a      	ldr	r2, [r7, #0]
 80049a4:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 80049a6:	2300      	movs	r3, #0
}
 80049a8:	0018      	movs	r0, r3
 80049aa:	46bd      	mov	sp, r7
 80049ac:	b002      	add	sp, #8
 80049ae:	bd80      	pop	{r7, pc}

080049b0 <OD_get_u8>:
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b086      	sub	sp, #24
 80049b4:	af02      	add	r7, sp, #8
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	607a      	str	r2, [r7, #4]
 80049ba:	603b      	str	r3, [r7, #0]
 80049bc:	200b      	movs	r0, #11
 80049be:	183b      	adds	r3, r7, r0
 80049c0:	1c0a      	adds	r2, r1, #0
 80049c2:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	183b      	adds	r3, r7, r0
 80049c8:	7819      	ldrb	r1, [r3, #0]
 80049ca:	68f8      	ldr	r0, [r7, #12]
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	9300      	str	r3, [sp, #0]
 80049d0:	2301      	movs	r3, #1
 80049d2:	f7fd f98f 	bl	8001cf4 <OD_get_value>
 80049d6:	0003      	movs	r3, r0
}
 80049d8:	0018      	movs	r0, r3
 80049da:	46bd      	mov	sp, r7
 80049dc:	b004      	add	sp, #16
 80049de:	bd80      	pop	{r7, pc}

080049e0 <OD_get_u32>:
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b086      	sub	sp, #24
 80049e4:	af02      	add	r7, sp, #8
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	607a      	str	r2, [r7, #4]
 80049ea:	603b      	str	r3, [r7, #0]
 80049ec:	200b      	movs	r0, #11
 80049ee:	183b      	adds	r3, r7, r0
 80049f0:	1c0a      	adds	r2, r1, #0
 80049f2:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	183b      	adds	r3, r7, r0
 80049f8:	7819      	ldrb	r1, [r3, #0]
 80049fa:	68f8      	ldr	r0, [r7, #12]
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	9300      	str	r3, [sp, #0]
 8004a00:	2304      	movs	r3, #4
 8004a02:	f7fd f977 	bl	8001cf4 <OD_get_value>
 8004a06:	0003      	movs	r3, r0
}
 8004a08:	0018      	movs	r0, r3
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	b004      	add	sp, #16
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <CO_SYNCsend>:
 *
 * @param SYNC SYNC object.
 *
 * @return Same as CO_CANsend().
 */
static inline CO_ReturnError_t CO_SYNCsend(CO_SYNC_t *SYNC) {
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
    if (++SYNC->counter > SYNC->counterOverflowValue) SYNC->counter = 1;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	7c9b      	ldrb	r3, [r3, #18]
 8004a1c:	3301      	adds	r3, #1
 8004a1e:	b2da      	uxtb	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	749a      	strb	r2, [r3, #18]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	7c9a      	ldrb	r2, [r3, #18]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	7c5b      	ldrb	r3, [r3, #17]
 8004a2c:	429a      	cmp	r2, r3
 8004a2e:	d902      	bls.n	8004a36 <CO_SYNCsend+0x26>
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	749a      	strb	r2, [r3, #18]
    SYNC->timer = 0;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	619a      	str	r2, [r3, #24]
    SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	425a      	negs	r2, r3
 8004a42:	4153      	adcs	r3, r2
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	001a      	movs	r2, r3
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	60da      	str	r2, [r3, #12]
    SYNC->CANtxBuff->data[0] = SYNC->counter;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a50:	687a      	ldr	r2, [r7, #4]
 8004a52:	7c92      	ldrb	r2, [r2, #18]
 8004a54:	715a      	strb	r2, [r3, #5]
    return CO_CANsend(SYNC->CANdevTx, SYNC->CANtxBuff);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a5e:	0019      	movs	r1, r3
 8004a60:	0010      	movs	r0, r2
 8004a62:	f002 fe3d 	bl	80076e0 <CO_CANsend>
 8004a66:	0003      	movs	r3, r0
}
 8004a68:	0018      	movs	r0, r3
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	b002      	add	sp, #8
 8004a6e:	bd80      	pop	{r7, pc}

08004a70 <CO_SYNC_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_SYNC_receive(void *object, void *msg) {
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b086      	sub	sp, #24
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
    CO_SYNC_t *SYNC = object;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	613b      	str	r3, [r7, #16]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8004a7e:	210f      	movs	r1, #15
 8004a80:	187b      	adds	r3, r7, r1
 8004a82:	683a      	ldr	r2, [r7, #0]
 8004a84:	7912      	ldrb	r2, [r2, #4]
 8004a86:	701a      	strb	r2, [r3, #0]
    bool_t syncReceived = false;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	617b      	str	r3, [r7, #20]

    if (SYNC->counterOverflowValue == 0) {
 8004a8c:	693b      	ldr	r3, [r7, #16]
 8004a8e:	7c5b      	ldrb	r3, [r3, #17]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d10f      	bne.n	8004ab4 <CO_SYNC_receive+0x44>
        if (DLC == 0) {
 8004a94:	187b      	adds	r3, r7, r1
 8004a96:	781b      	ldrb	r3, [r3, #0]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d102      	bne.n	8004aa2 <CO_SYNC_receive+0x32>
            syncReceived = true;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	617b      	str	r3, [r7, #20]
 8004aa0:	e020      	b.n	8004ae4 <CO_SYNC_receive+0x74>
        }
        else {
            SYNC->receiveError = DLC | 0x40;
 8004aa2:	230f      	movs	r3, #15
 8004aa4:	18fb      	adds	r3, r7, r3
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	2240      	movs	r2, #64	; 0x40
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	b2da      	uxtb	r2, r3
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	721a      	strb	r2, [r3, #8]
 8004ab2:	e017      	b.n	8004ae4 <CO_SYNC_receive+0x74>
        }
    }
    else {
        if (DLC == 1) {
 8004ab4:	230f      	movs	r3, #15
 8004ab6:	18fb      	adds	r3, r7, r3
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d109      	bne.n	8004ad2 <CO_SYNC_receive+0x62>
            uint8_t *data = CO_CANrxMsg_readData(msg);
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	3305      	adds	r3, #5
 8004ac2:	60bb      	str	r3, [r7, #8]
            SYNC->counter = data[0];
 8004ac4:	68bb      	ldr	r3, [r7, #8]
 8004ac6:	781a      	ldrb	r2, [r3, #0]
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	749a      	strb	r2, [r3, #18]
            syncReceived = true;
 8004acc:	2301      	movs	r3, #1
 8004ace:	617b      	str	r3, [r7, #20]
 8004ad0:	e008      	b.n	8004ae4 <CO_SYNC_receive+0x74>
        }
        else {
            SYNC->receiveError = DLC | 0x80;
 8004ad2:	230f      	movs	r3, #15
 8004ad4:	18fb      	adds	r3, r7, r3
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	2280      	movs	r2, #128	; 0x80
 8004ada:	4252      	negs	r2, r2
 8004adc:	4313      	orrs	r3, r2
 8004ade:	b2da      	uxtb	r2, r3
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	721a      	strb	r2, [r3, #8]
        }
    }

    if (syncReceived) {
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d00a      	beq.n	8004b00 <CO_SYNC_receive+0x90>
        /* toggle PDO receive buffer */
        SYNC->CANrxToggle = SYNC->CANrxToggle ? false : true;
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	425a      	negs	r2, r3
 8004af0:	4153      	adcs	r3, r2
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	001a      	movs	r2, r3
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	60da      	str	r2, [r3, #12]

        CO_FLAG_SET(SYNC->CANrxNew);
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	2201      	movs	r2, #1
 8004afe:	605a      	str	r2, [r3, #4]
        if (SYNC->pFunctSignalPre != NULL) {
            SYNC->pFunctSignalPre(SYNC->functSignalObjectPre);
        }
#endif
    }
}
 8004b00:	46c0      	nop			; (mov r8, r8)
 8004b02:	46bd      	mov	sp, r7
 8004b04:	b006      	add	sp, #24
 8004b06:	bd80      	pop	{r7, pc}

08004b08 <OD_write_1005>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1005(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8004b08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b0a:	b08f      	sub	sp, #60	; 0x3c
 8004b0c:	af04      	add	r7, sp, #16
 8004b0e:	60f8      	str	r0, [r7, #12]
 8004b10:	60b9      	str	r1, [r7, #8]
 8004b12:	607a      	str	r2, [r7, #4]
 8004b14:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d00c      	beq.n	8004b36 <OD_write_1005+0x2e>
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	7c5b      	ldrb	r3, [r3, #17]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d108      	bne.n	8004b36 <OD_write_1005+0x2e>
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d005      	beq.n	8004b36 <OD_write_1005+0x2e>
        || count != sizeof(uint32_t) || countWritten == NULL
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2b04      	cmp	r3, #4
 8004b2e:	d102      	bne.n	8004b36 <OD_write_1005+0x2e>
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d101      	bne.n	8004b3a <OD_write_1005+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 8004b36:	2309      	movs	r3, #9
 8004b38:	e0c6      	b.n	8004cc8 <OD_write_1005+0x1c0>
    }

    CO_SYNC_t *SYNC = stream->object;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t cobIdSync = CO_getUint32(buf);
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	0018      	movs	r0, r3
 8004b44:	f7ff ff03 	bl	800494e <CO_getUint32>
 8004b48:	0003      	movs	r3, r0
 8004b4a:	623b      	str	r3, [r7, #32]
    uint16_t CAN_ID = (uint16_t)(cobIdSync & 0x7FF);
 8004b4c:	6a3b      	ldr	r3, [r7, #32]
 8004b4e:	b29a      	uxth	r2, r3
 8004b50:	211e      	movs	r1, #30
 8004b52:	187b      	adds	r3, r7, r1
 8004b54:	0552      	lsls	r2, r2, #21
 8004b56:	0d52      	lsrs	r2, r2, #21
 8004b58:	801a      	strh	r2, [r3, #0]

    /* verify written value */
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    bool_t isProducer = (cobIdSync & 0x40000000) != 0;
 8004b5a:	6a3a      	ldr	r2, [r7, #32]
 8004b5c:	2380      	movs	r3, #128	; 0x80
 8004b5e:	05db      	lsls	r3, r3, #23
 8004b60:	4013      	ands	r3, r2
 8004b62:	1e5a      	subs	r2, r3, #1
 8004b64:	4193      	sbcs	r3, r2
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	61bb      	str	r3, [r7, #24]
    if ((cobIdSync & 0xBFFFF800) != 0 || CO_IS_RESTRICTED_CAN_ID(CAN_ID)
 8004b6a:	6a3b      	ldr	r3, [r7, #32]
 8004b6c:	4a58      	ldr	r2, [pc, #352]	; (8004cd0 <OD_write_1005+0x1c8>)
 8004b6e:	4013      	ands	r3, r2
 8004b70:	d14b      	bne.n	8004c0a <OD_write_1005+0x102>
 8004b72:	187b      	adds	r3, r7, r1
 8004b74:	881b      	ldrh	r3, [r3, #0]
 8004b76:	2b7f      	cmp	r3, #127	; 0x7f
 8004b78:	d947      	bls.n	8004c0a <OD_write_1005+0x102>
 8004b7a:	187b      	adds	r3, r7, r1
 8004b7c:	881a      	ldrh	r2, [r3, #0]
 8004b7e:	2380      	movs	r3, #128	; 0x80
 8004b80:	005b      	lsls	r3, r3, #1
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d905      	bls.n	8004b92 <OD_write_1005+0x8a>
 8004b86:	187b      	adds	r3, r7, r1
 8004b88:	881a      	ldrh	r2, [r3, #0]
 8004b8a:	23c0      	movs	r3, #192	; 0xc0
 8004b8c:	005b      	lsls	r3, r3, #1
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d93b      	bls.n	8004c0a <OD_write_1005+0x102>
 8004b92:	211e      	movs	r1, #30
 8004b94:	187b      	adds	r3, r7, r1
 8004b96:	881a      	ldrh	r2, [r3, #0]
 8004b98:	23b0      	movs	r3, #176	; 0xb0
 8004b9a:	00db      	lsls	r3, r3, #3
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d905      	bls.n	8004bac <OD_write_1005+0xa4>
 8004ba0:	187b      	adds	r3, r7, r1
 8004ba2:	881a      	ldrh	r2, [r3, #0]
 8004ba4:	23c0      	movs	r3, #192	; 0xc0
 8004ba6:	00db      	lsls	r3, r3, #3
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d32e      	bcc.n	8004c0a <OD_write_1005+0x102>
 8004bac:	211e      	movs	r1, #30
 8004bae:	187b      	adds	r3, r7, r1
 8004bb0:	881a      	ldrh	r2, [r3, #0]
 8004bb2:	23c0      	movs	r3, #192	; 0xc0
 8004bb4:	00db      	lsls	r3, r3, #3
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d905      	bls.n	8004bc6 <OD_write_1005+0xbe>
 8004bba:	187b      	adds	r3, r7, r1
 8004bbc:	881a      	ldrh	r2, [r3, #0]
 8004bbe:	23d0      	movs	r3, #208	; 0xd0
 8004bc0:	00db      	lsls	r3, r3, #3
 8004bc2:	429a      	cmp	r2, r3
 8004bc4:	d321      	bcc.n	8004c0a <OD_write_1005+0x102>
 8004bc6:	211e      	movs	r1, #30
 8004bc8:	187b      	adds	r3, r7, r1
 8004bca:	881a      	ldrh	r2, [r3, #0]
 8004bcc:	23dc      	movs	r3, #220	; 0xdc
 8004bce:	00db      	lsls	r3, r3, #3
 8004bd0:	429a      	cmp	r2, r3
 8004bd2:	d305      	bcc.n	8004be0 <OD_write_1005+0xd8>
 8004bd4:	187b      	adds	r3, r7, r1
 8004bd6:	881a      	ldrh	r2, [r3, #0]
 8004bd8:	23e0      	movs	r3, #224	; 0xe0
 8004bda:	00db      	lsls	r3, r3, #3
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d314      	bcc.n	8004c0a <OD_write_1005+0x102>
 8004be0:	211e      	movs	r1, #30
 8004be2:	187b      	adds	r3, r7, r1
 8004be4:	881a      	ldrh	r2, [r3, #0]
 8004be6:	23e0      	movs	r3, #224	; 0xe0
 8004be8:	00db      	lsls	r3, r3, #3
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d80d      	bhi.n	8004c0a <OD_write_1005+0x102>
        || (SYNC->isProducer && isProducer && CAN_ID != SYNC->CAN_ID)
 8004bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00b      	beq.n	8004c0e <OD_write_1005+0x106>
 8004bf6:	69bb      	ldr	r3, [r7, #24]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d008      	beq.n	8004c0e <OD_write_1005+0x106>
 8004bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bfe:	2244      	movs	r2, #68	; 0x44
 8004c00:	5a9b      	ldrh	r3, [r3, r2]
 8004c02:	187a      	adds	r2, r7, r1
 8004c04:	8812      	ldrh	r2, [r2, #0]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d001      	beq.n	8004c0e <OD_write_1005+0x106>
    ) {
        return ODR_INVALID_VALUE;
 8004c0a:	230f      	movs	r3, #15
 8004c0c:	e05c      	b.n	8004cc8 <OD_write_1005+0x1c0>
        return ODR_INVALID_VALUE;
    }
#endif

    /* Configure CAN receive and transmit buffers */
    if (CAN_ID != SYNC->CAN_ID) {
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c10:	2244      	movs	r2, #68	; 0x44
 8004c12:	5a9b      	ldrh	r3, [r3, r2]
 8004c14:	261e      	movs	r6, #30
 8004c16:	19ba      	adds	r2, r7, r6
 8004c18:	8812      	ldrh	r2, [r2, #0]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d041      	beq.n	8004ca2 <OD_write_1005+0x19a>
        CO_ReturnError_t CANret = CO_CANrxBufferInit(
 8004c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c20:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c24:	8e19      	ldrh	r1, [r3, #48]	; 0x30
 8004c26:	2317      	movs	r3, #23
 8004c28:	18fc      	adds	r4, r7, r3
 8004c2a:	4d2a      	ldr	r5, [pc, #168]	; (8004cd4 <OD_write_1005+0x1cc>)
 8004c2c:	19bb      	adds	r3, r7, r6
 8004c2e:	881a      	ldrh	r2, [r3, #0]
 8004c30:	4b29      	ldr	r3, [pc, #164]	; (8004cd8 <OD_write_1005+0x1d0>)
 8004c32:	9302      	str	r3, [sp, #8]
 8004c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c36:	9301      	str	r3, [sp, #4]
 8004c38:	2300      	movs	r3, #0
 8004c3a:	9300      	str	r3, [sp, #0]
 8004c3c:	002b      	movs	r3, r5
 8004c3e:	f002 fc1f 	bl	8007480 <CO_CANrxBufferInit>
 8004c42:	0003      	movs	r3, r0
 8004c44:	7023      	strb	r3, [r4, #0]
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)SYNC,        /* object passed to receive function */
            CO_SYNC_receive);   /* this function will process received message*/

        if (CANret != CO_ERROR_NO) {
 8004c46:	2317      	movs	r3, #23
 8004c48:	18fb      	adds	r3, r7, r3
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	b25b      	sxtb	r3, r3
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d001      	beq.n	8004c56 <OD_write_1005+0x14e>
            return ODR_DEV_INCOMPAT;
 8004c52:	2309      	movs	r3, #9
 8004c54:	e038      	b.n	8004cc8 <OD_write_1005+0x1c0>
        }

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
        SYNC->CANtxBuff = CO_CANtxBufferInit(
 8004c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c58:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c5c:	224c      	movs	r2, #76	; 0x4c
 8004c5e:	5a99      	ldrh	r1, [r3, r2]
            SYNC->CANdevTx,     /* CAN device */
            SYNC->CANdevTxIdx,  /* index of specific buffer inside CAN module */
            CAN_ID,             /* CAN identifier */
            0,                  /* rtr */
            SYNC->counterOverflowValue != 0 ? 1 : 0, /* number of data bytes */
 8004c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c62:	7c5b      	ldrb	r3, [r3, #17]
        SYNC->CANtxBuff = CO_CANtxBufferInit(
 8004c64:	1e5a      	subs	r2, r3, #1
 8004c66:	4193      	sbcs	r3, r2
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	001c      	movs	r4, r3
 8004c6c:	231e      	movs	r3, #30
 8004c6e:	18fb      	adds	r3, r7, r3
 8004c70:	881a      	ldrh	r2, [r3, #0]
 8004c72:	2300      	movs	r3, #0
 8004c74:	9301      	str	r3, [sp, #4]
 8004c76:	9400      	str	r4, [sp, #0]
 8004c78:	2300      	movs	r3, #0
 8004c7a:	f002 fc69 	bl	8007550 <CO_CANtxBufferInit>
 8004c7e:	0002      	movs	r2, r0
 8004c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c82:	629a      	str	r2, [r3, #40]	; 0x28
            0);                 /* synchronous message flag bit */

        if (SYNC->CANtxBuff == NULL) {
 8004c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d104      	bne.n	8004c96 <OD_write_1005+0x18e>
            SYNC->isProducer = false;
 8004c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8e:	2200      	movs	r2, #0
 8004c90:	625a      	str	r2, [r3, #36]	; 0x24
            return ODR_DEV_INCOMPAT;
 8004c92:	2309      	movs	r3, #9
 8004c94:	e018      	b.n	8004cc8 <OD_write_1005+0x1c0>
        }
#endif

        SYNC->CAN_ID = CAN_ID;
 8004c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c98:	221e      	movs	r2, #30
 8004c9a:	18ba      	adds	r2, r7, r2
 8004c9c:	2144      	movs	r1, #68	; 0x44
 8004c9e:	8812      	ldrh	r2, [r2, #0]
 8004ca0:	525a      	strh	r2, [r3, r1]
    }

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->isProducer = isProducer;
 8004ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca4:	69ba      	ldr	r2, [r7, #24]
 8004ca6:	625a      	str	r2, [r3, #36]	; 0x24
    if (isProducer) {
 8004ca8:	69bb      	ldr	r3, [r7, #24]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d005      	beq.n	8004cba <OD_write_1005+0x1b2>
        SYNC->counter = 0;
 8004cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	749a      	strb	r2, [r3, #18]
        SYNC->timer = 0;
 8004cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	619a      	str	r2, [r3, #24]
    }
#endif /* CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER */

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	68b9      	ldr	r1, [r7, #8]
 8004cc0:	68f8      	ldr	r0, [r7, #12]
 8004cc2:	f7fc fdff 	bl	80018c4 <OD_writeOriginal>
 8004cc6:	0003      	movs	r3, r0
}
 8004cc8:	0018      	movs	r0, r3
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	b00b      	add	sp, #44	; 0x2c
 8004cce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cd0:	bffff800 	.word	0xbffff800
 8004cd4:	000007ff 	.word	0x000007ff
 8004cd8:	08004a71 	.word	0x08004a71

08004cdc <OD_write_1019>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1019(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 8004cdc:	b5b0      	push	{r4, r5, r7, lr}
 8004cde:	b088      	sub	sp, #32
 8004ce0:	af02      	add	r7, sp, #8
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
 8004ce8:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00c      	beq.n	8004d0a <OD_write_1019+0x2e>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	7c5b      	ldrb	r3, [r3, #17]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d108      	bne.n	8004d0a <OD_write_1019+0x2e>
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d005      	beq.n	8004d0a <OD_write_1019+0x2e>
        || count != sizeof(uint8_t) || countWritten == NULL
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2b01      	cmp	r3, #1
 8004d02:	d102      	bne.n	8004d0a <OD_write_1019+0x2e>
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d101      	bne.n	8004d0e <OD_write_1019+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 8004d0a:	2309      	movs	r3, #9
 8004d0c:	e048      	b.n	8004da0 <OD_write_1019+0xc4>
    }

    CO_SYNC_t *SYNC = stream->object;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	617b      	str	r3, [r7, #20]
    uint8_t syncCounterOvf = CO_getUint8(buf);
 8004d14:	2513      	movs	r5, #19
 8004d16:	197c      	adds	r4, r7, r5
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	0018      	movs	r0, r3
 8004d1c:	f7ff fe08 	bl	8004930 <CO_getUint8>
 8004d20:	0003      	movs	r3, r0
 8004d22:	7023      	strb	r3, [r4, #0]

    /* verify written value */
    if (syncCounterOvf == 1 || syncCounterOvf > 240) {
 8004d24:	197b      	adds	r3, r7, r5
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	d003      	beq.n	8004d34 <OD_write_1019+0x58>
 8004d2c:	197b      	adds	r3, r7, r5
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	2bf0      	cmp	r3, #240	; 0xf0
 8004d32:	d901      	bls.n	8004d38 <OD_write_1019+0x5c>
        return ODR_INVALID_VALUE;
 8004d34:	230f      	movs	r3, #15
 8004d36:	e033      	b.n	8004da0 <OD_write_1019+0xc4>
    }
    if (*SYNC->OD_1006_period != 0) {
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	69db      	ldr	r3, [r3, #28]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d001      	beq.n	8004d46 <OD_write_1019+0x6a>
        return ODR_DATA_DEV_STATE;
 8004d42:	2317      	movs	r3, #23
 8004d44:	e02c      	b.n	8004da0 <OD_write_1019+0xc4>
    }

    /* Configure CAN transmit buffer */
    SYNC->CANtxBuff = CO_CANtxBufferInit(
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004d4a:	697b      	ldr	r3, [r7, #20]
 8004d4c:	224c      	movs	r2, #76	; 0x4c
 8004d4e:	5a99      	ldrh	r1, [r3, r2]
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	2244      	movs	r2, #68	; 0x44
 8004d54:	5a9a      	ldrh	r2, [r3, r2]
 8004d56:	2313      	movs	r3, #19
 8004d58:	18fb      	adds	r3, r7, r3
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	1e5c      	subs	r4, r3, #1
 8004d5e:	41a3      	sbcs	r3, r4
 8004d60:	b2db      	uxtb	r3, r3
 8004d62:	001c      	movs	r4, r3
 8004d64:	2300      	movs	r3, #0
 8004d66:	9301      	str	r3, [sp, #4]
 8004d68:	9400      	str	r4, [sp, #0]
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	f002 fbf0 	bl	8007550 <CO_CANtxBufferInit>
 8004d70:	0002      	movs	r2, r0
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	629a      	str	r2, [r3, #40]	; 0x28
        SYNC->CAN_ID,       /* CAN identifier */
        0,                  /* rtr */
        syncCounterOvf != 0 ? 1 : 0, /* number of data bytes */
        0);                 /* synchronous message flag bit */

    if (SYNC->CANtxBuff == NULL) {
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d104      	bne.n	8004d88 <OD_write_1019+0xac>
        SYNC->isProducer = false;
 8004d7e:	697b      	ldr	r3, [r7, #20]
 8004d80:	2200      	movs	r2, #0
 8004d82:	625a      	str	r2, [r3, #36]	; 0x24
        return ODR_DEV_INCOMPAT;
 8004d84:	2309      	movs	r3, #9
 8004d86:	e00b      	b.n	8004da0 <OD_write_1019+0xc4>
    }

    SYNC->counterOverflowValue = syncCounterOvf;
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	2213      	movs	r2, #19
 8004d8c:	18ba      	adds	r2, r7, r2
 8004d8e:	7812      	ldrb	r2, [r2, #0]
 8004d90:	745a      	strb	r2, [r3, #17]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	68b9      	ldr	r1, [r7, #8]
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f7fc fd93 	bl	80018c4 <OD_writeOriginal>
 8004d9e:	0003      	movs	r3, r0
}
 8004da0:	0018      	movs	r0, r3
 8004da2:	46bd      	mov	sp, r7
 8004da4:	b006      	add	sp, #24
 8004da6:	bdb0      	pop	{r4, r5, r7, pc}

08004da8 <CO_SYNC_init>:
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
                              CO_CANmodule_t *CANdevTx,
                              uint16_t CANdevTxIdx,
#endif
                              uint32_t *errInfo)
{
 8004da8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004daa:	b08d      	sub	sp, #52	; 0x34
 8004dac:	af04      	add	r7, sp, #16
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	60b9      	str	r1, [r7, #8]
 8004db2:	607a      	str	r2, [r7, #4]
 8004db4:	603b      	str	r3, [r7, #0]
    ODR_t odRet;

    /* verify arguments */
    if (SYNC == NULL || em == NULL || OD_1005_cobIdSync == NULL
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d00e      	beq.n	8004dda <CO_SYNC_init+0x32>
 8004dbc:	68bb      	ldr	r3, [r7, #8]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d00b      	beq.n	8004dda <CO_SYNC_init+0x32>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d008      	beq.n	8004dda <CO_SYNC_init+0x32>
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
        || OD_1006_commCyclePeriod == NULL || CANdevTx == NULL
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d005      	beq.n	8004dda <CO_SYNC_init+0x32>
 8004dce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d002      	beq.n	8004dda <CO_SYNC_init+0x32>
#endif
        || CANdevRx == NULL
 8004dd4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d102      	bne.n	8004de0 <CO_SYNC_init+0x38>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	425b      	negs	r3, r3
 8004dde:	e12a      	b.n	8005036 <CO_SYNC_init+0x28e>
    }

    /* clear object */
    memset(SYNC, 0, sizeof(CO_SYNC_t));
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	2260      	movs	r2, #96	; 0x60
 8004de4:	2100      	movs	r1, #0
 8004de6:	0018      	movs	r0, r3
 8004de8:	f008 fd9e 	bl	800d928 <memset>

    /* get and verify "COB-ID SYNC message" from OD and configure extension */
    uint32_t cobIdSync = 0x00000080;
 8004dec:	2380      	movs	r3, #128	; 0x80
 8004dee:	61bb      	str	r3, [r7, #24]

    odRet = OD_get_u32(OD_1005_cobIdSync, 0, &cobIdSync, true);
 8004df0:	251f      	movs	r5, #31
 8004df2:	197c      	adds	r4, r7, r5
 8004df4:	2318      	movs	r3, #24
 8004df6:	18fa      	adds	r2, r7, r3
 8004df8:	6878      	ldr	r0, [r7, #4]
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	2100      	movs	r1, #0
 8004dfe:	f7ff fdef 	bl	80049e0 <OD_get_u32>
 8004e02:	0003      	movs	r3, r0
 8004e04:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 8004e06:	197b      	adds	r3, r7, r5
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	b25b      	sxtb	r3, r3
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d00d      	beq.n	8004e2c <CO_SYNC_init+0x84>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1005_cobIdSync);
 8004e10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d007      	beq.n	8004e26 <CO_SYNC_init+0x7e>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	0018      	movs	r0, r3
 8004e1a:	f7ff fda8 	bl	800496e <OD_getIndex>
 8004e1e:	0003      	movs	r3, r0
 8004e20:	001a      	movs	r2, r3
 8004e22:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e24:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8004e26:	230c      	movs	r3, #12
 8004e28:	425b      	negs	r3, r3
 8004e2a:	e104      	b.n	8005036 <CO_SYNC_init+0x28e>
    }
#if (CO_CONFIG_SYNC) & CO_CONFIG_FLAG_OD_DYNAMIC
    SYNC->OD_1005_extension.object = SYNC;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	68fa      	ldr	r2, [r7, #12]
 8004e30:	635a      	str	r2, [r3, #52]	; 0x34
    SYNC->OD_1005_extension.read = OD_readOriginal;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	4a82      	ldr	r2, [pc, #520]	; (8005040 <CO_SYNC_init+0x298>)
 8004e36:	639a      	str	r2, [r3, #56]	; 0x38
    SYNC->OD_1005_extension.write = OD_write_1005;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	4a82      	ldr	r2, [pc, #520]	; (8005044 <CO_SYNC_init+0x29c>)
 8004e3c:	63da      	str	r2, [r3, #60]	; 0x3c
    OD_extension_init(OD_1005_cobIdSync, &SYNC->OD_1005_extension);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	3334      	adds	r3, #52	; 0x34
 8004e42:	001a      	movs	r2, r3
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	0011      	movs	r1, r2
 8004e48:	0018      	movs	r0, r3
 8004e4a:	f7ff fd9f 	bl	800498c <OD_extension_init>
#endif

    /* get and verify "Communication cycle period" from OD */
    SYNC->OD_1006_period = OD_getPtr(OD_1006_commCyclePeriod, 0,
 8004e4e:	6838      	ldr	r0, [r7, #0]
 8004e50:	2300      	movs	r3, #0
 8004e52:	2204      	movs	r2, #4
 8004e54:	2100      	movs	r1, #0
 8004e56:	f7fc ffc5 	bl	8001de4 <OD_getPtr>
 8004e5a:	0002      	movs	r2, r0
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	61da      	str	r2, [r3, #28]
                                     sizeof(uint32_t), NULL);
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    if (SYNC->OD_1006_period == NULL) {
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	69db      	ldr	r3, [r3, #28]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d10d      	bne.n	8004e84 <CO_SYNC_init+0xdc>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1006_commCyclePeriod);
 8004e68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d007      	beq.n	8004e7e <CO_SYNC_init+0xd6>
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	0018      	movs	r0, r3
 8004e72:	f7ff fd7c 	bl	800496e <OD_getIndex>
 8004e76:	0003      	movs	r3, r0
 8004e78:	001a      	movs	r2, r3
 8004e7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e7c:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8004e7e:	230c      	movs	r3, #12
 8004e80:	425b      	negs	r3, r3
 8004e82:	e0d8      	b.n	8005036 <CO_SYNC_init+0x28e>
        return CO_ERROR_OD_PARAMETERS;
    }
#endif

    /* get "Synchronous window length" from OD (optional parameter) */
    SYNC->OD_1007_window = OD_getPtr(OD_1007_syncWindowLen, 0,
 8004e84:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004e86:	2300      	movs	r3, #0
 8004e88:	2204      	movs	r2, #4
 8004e8a:	2100      	movs	r1, #0
 8004e8c:	f7fc ffaa 	bl	8001de4 <OD_getPtr>
 8004e90:	0002      	movs	r2, r0
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	621a      	str	r2, [r3, #32]
                                     sizeof(uint32_t), NULL);
    if (OD_1007_syncWindowLen != NULL && SYNC->OD_1007_window == NULL) {
 8004e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d011      	beq.n	8004ec0 <CO_SYNC_init+0x118>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	6a1b      	ldr	r3, [r3, #32]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d10d      	bne.n	8004ec0 <CO_SYNC_init+0x118>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1007_syncWindowLen);
 8004ea4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d007      	beq.n	8004eba <CO_SYNC_init+0x112>
 8004eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eac:	0018      	movs	r0, r3
 8004eae:	f7ff fd5e 	bl	800496e <OD_getIndex>
 8004eb2:	0003      	movs	r3, r0
 8004eb4:	001a      	movs	r2, r3
 8004eb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004eb8:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 8004eba:	230c      	movs	r3, #12
 8004ebc:	425b      	negs	r3, r3
 8004ebe:	e0ba      	b.n	8005036 <CO_SYNC_init+0x28e>
    }

    /* get and verify optional "Synchronous counter overflow value" from OD and
     * configure extension */
    uint8_t syncCounterOvf = 0;
 8004ec0:	2117      	movs	r1, #23
 8004ec2:	187b      	adds	r3, r7, r1
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	701a      	strb	r2, [r3, #0]

    if (OD_1019_syncCounterOvf != NULL) {
 8004ec8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d03e      	beq.n	8004f4c <CO_SYNC_init+0x1a4>
        odRet = OD_get_u8(OD_1019_syncCounterOvf, 0, &syncCounterOvf, true);
 8004ece:	251f      	movs	r5, #31
 8004ed0:	197c      	adds	r4, r7, r5
 8004ed2:	187a      	adds	r2, r7, r1
 8004ed4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	2100      	movs	r1, #0
 8004eda:	f7ff fd69 	bl	80049b0 <OD_get_u8>
 8004ede:	0003      	movs	r3, r0
 8004ee0:	7023      	strb	r3, [r4, #0]
        if (odRet != ODR_OK) {
 8004ee2:	197b      	adds	r3, r7, r5
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	b25b      	sxtb	r3, r3
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d00d      	beq.n	8004f08 <CO_SYNC_init+0x160>
            if (errInfo != NULL) *errInfo = OD_getIndex(OD_1019_syncCounterOvf);
 8004eec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d007      	beq.n	8004f02 <CO_SYNC_init+0x15a>
 8004ef2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ef4:	0018      	movs	r0, r3
 8004ef6:	f7ff fd3a 	bl	800496e <OD_getIndex>
 8004efa:	0003      	movs	r3, r0
 8004efc:	001a      	movs	r2, r3
 8004efe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004f00:	601a      	str	r2, [r3, #0]
            return CO_ERROR_OD_PARAMETERS;
 8004f02:	230c      	movs	r3, #12
 8004f04:	425b      	negs	r3, r3
 8004f06:	e096      	b.n	8005036 <CO_SYNC_init+0x28e>
        }
        if (syncCounterOvf == 1) syncCounterOvf = 2;
 8004f08:	2217      	movs	r2, #23
 8004f0a:	18bb      	adds	r3, r7, r2
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d103      	bne.n	8004f1a <CO_SYNC_init+0x172>
 8004f12:	18bb      	adds	r3, r7, r2
 8004f14:	2202      	movs	r2, #2
 8004f16:	701a      	strb	r2, [r3, #0]
 8004f18:	e007      	b.n	8004f2a <CO_SYNC_init+0x182>
        else if (syncCounterOvf > 240) syncCounterOvf = 240;
 8004f1a:	2217      	movs	r2, #23
 8004f1c:	18bb      	adds	r3, r7, r2
 8004f1e:	781b      	ldrb	r3, [r3, #0]
 8004f20:	2bf0      	cmp	r3, #240	; 0xf0
 8004f22:	d902      	bls.n	8004f2a <CO_SYNC_init+0x182>
 8004f24:	18bb      	adds	r3, r7, r2
 8004f26:	22f0      	movs	r2, #240	; 0xf0
 8004f28:	701a      	strb	r2, [r3, #0]

#if (CO_CONFIG_SYNC) & CO_CONFIG_FLAG_OD_DYNAMIC
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
        SYNC->OD_1019_extension.object = SYNC;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	68fa      	ldr	r2, [r7, #12]
 8004f2e:	651a      	str	r2, [r3, #80]	; 0x50
        SYNC->OD_1019_extension.read = OD_readOriginal;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	4a43      	ldr	r2, [pc, #268]	; (8005040 <CO_SYNC_init+0x298>)
 8004f34:	655a      	str	r2, [r3, #84]	; 0x54
        SYNC->OD_1019_extension.write = OD_write_1019;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	4a43      	ldr	r2, [pc, #268]	; (8005048 <CO_SYNC_init+0x2a0>)
 8004f3a:	659a      	str	r2, [r3, #88]	; 0x58
        OD_extension_init(OD_1019_syncCounterOvf, &SYNC->OD_1019_extension);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	3350      	adds	r3, #80	; 0x50
 8004f40:	001a      	movs	r2, r3
 8004f42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f44:	0011      	movs	r1, r2
 8004f46:	0018      	movs	r0, r3
 8004f48:	f7ff fd20 	bl	800498c <OD_extension_init>
#endif
#endif
    }
    SYNC->counterOverflowValue = syncCounterOvf;
 8004f4c:	2317      	movs	r3, #23
 8004f4e:	18fb      	adds	r3, r7, r3
 8004f50:	781a      	ldrb	r2, [r3, #0]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	745a      	strb	r2, [r3, #17]

    /* Configure object variables */
    SYNC->em = em;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	68ba      	ldr	r2, [r7, #8]
 8004f5a:	601a      	str	r2, [r3, #0]
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->isProducer = (cobIdSync & 0x40000000) != 0;
 8004f5c:	69ba      	ldr	r2, [r7, #24]
 8004f5e:	2380      	movs	r3, #128	; 0x80
 8004f60:	05db      	lsls	r3, r3, #23
 8004f62:	4013      	ands	r3, r2
 8004f64:	1e5a      	subs	r2, r3, #1
 8004f66:	4193      	sbcs	r3, r2
 8004f68:	b2db      	uxtb	r3, r3
 8004f6a:	001a      	movs	r2, r3
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	625a      	str	r2, [r3, #36]	; 0x24
#endif
#if (CO_CONFIG_SYNC) & CO_CONFIG_FLAG_OD_DYNAMIC
    SYNC->CAN_ID = cobIdSync & 0x7FF;
 8004f70:	69bb      	ldr	r3, [r7, #24]
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	055b      	lsls	r3, r3, #21
 8004f76:	0d5b      	lsrs	r3, r3, #21
 8004f78:	b299      	uxth	r1, r3
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2244      	movs	r2, #68	; 0x44
 8004f7e:	5299      	strh	r1, [r3, r2]
    SYNC->CANdevRx = CANdevRx;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004f84:	62da      	str	r2, [r3, #44]	; 0x2c
    SYNC->CANdevRxIdx = CANdevRxIdx;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	203c      	movs	r0, #60	; 0x3c
 8004f8a:	2208      	movs	r2, #8
 8004f8c:	18b9      	adds	r1, r7, r2
 8004f8e:	180a      	adds	r2, r1, r0
 8004f90:	8812      	ldrh	r2, [r2, #0]
 8004f92:	861a      	strh	r2, [r3, #48]	; 0x30
 #if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->CANdevTx = CANdevTx;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f98:	649a      	str	r2, [r3, #72]	; 0x48
    SYNC->CANdevTxIdx = CANdevTxIdx;
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2244      	movs	r2, #68	; 0x44
 8004f9e:	2108      	movs	r1, #8
 8004fa0:	468c      	mov	ip, r1
 8004fa2:	44bc      	add	ip, r7
 8004fa4:	4462      	add	r2, ip
 8004fa6:	214c      	movs	r1, #76	; 0x4c
 8004fa8:	8812      	ldrh	r2, [r2, #0]
 8004faa:	525a      	strh	r2, [r3, r1]
 #endif
#endif

    /* configure SYNC CAN reception and transmission */
    CO_ReturnError_t ret = CO_CANrxBufferInit(
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	055b      	lsls	r3, r3, #21
 8004fb2:	0d5b      	lsrs	r3, r3, #21
 8004fb4:	b29a      	uxth	r2, r3
 8004fb6:	261e      	movs	r6, #30
 8004fb8:	19bc      	adds	r4, r7, r6
 8004fba:	4d24      	ldr	r5, [pc, #144]	; (800504c <CO_SYNC_init+0x2a4>)
 8004fbc:	2308      	movs	r3, #8
 8004fbe:	18fb      	adds	r3, r7, r3
 8004fc0:	181b      	adds	r3, r3, r0
 8004fc2:	8819      	ldrh	r1, [r3, #0]
 8004fc4:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004fc6:	4b22      	ldr	r3, [pc, #136]	; (8005050 <CO_SYNC_init+0x2a8>)
 8004fc8:	9302      	str	r3, [sp, #8]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	9301      	str	r3, [sp, #4]
 8004fce:	2300      	movs	r3, #0
 8004fd0:	9300      	str	r3, [sp, #0]
 8004fd2:	002b      	movs	r3, r5
 8004fd4:	f002 fa54 	bl	8007480 <CO_CANrxBufferInit>
 8004fd8:	0003      	movs	r3, r0
 8004fda:	7023      	strb	r3, [r4, #0]
            cobIdSync & 0x7FF,  /* CAN identifier */
            0x7FF,              /* mask */
            0,                  /* rtr */
            (void*)SYNC,        /* object passed to receive function */
            CO_SYNC_receive);   /* this function will process received message*/
    if (ret != CO_ERROR_NO)
 8004fdc:	19bb      	adds	r3, r7, r6
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	b25b      	sxtb	r3, r3
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d003      	beq.n	8004fee <CO_SYNC_init+0x246>
        return ret;
 8004fe6:	19bb      	adds	r3, r7, r6
 8004fe8:	781b      	ldrb	r3, [r3, #0]
 8004fea:	b25b      	sxtb	r3, r3
 8004fec:	e023      	b.n	8005036 <CO_SYNC_init+0x28e>

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
    SYNC->CANtxBuff = CO_CANtxBufferInit(
 8004fee:	69bb      	ldr	r3, [r7, #24]
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	055b      	lsls	r3, r3, #21
 8004ff4:	0d5b      	lsrs	r3, r3, #21
 8004ff6:	b29a      	uxth	r2, r3
 8004ff8:	2317      	movs	r3, #23
 8004ffa:	18fb      	adds	r3, r7, r3
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	1e59      	subs	r1, r3, #1
 8005000:	418b      	sbcs	r3, r1
 8005002:	b2db      	uxtb	r3, r3
 8005004:	001c      	movs	r4, r3
 8005006:	2344      	movs	r3, #68	; 0x44
 8005008:	2108      	movs	r1, #8
 800500a:	468c      	mov	ip, r1
 800500c:	44bc      	add	ip, r7
 800500e:	4463      	add	r3, ip
 8005010:	8819      	ldrh	r1, [r3, #0]
 8005012:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8005014:	2300      	movs	r3, #0
 8005016:	9301      	str	r3, [sp, #4]
 8005018:	9400      	str	r4, [sp, #0]
 800501a:	2300      	movs	r3, #0
 800501c:	f002 fa98 	bl	8007550 <CO_CANtxBufferInit>
 8005020:	0002      	movs	r2, r0
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	629a      	str	r2, [r3, #40]	; 0x28
            cobIdSync & 0x7FF,  /* CAN identifier */
            0,                  /* rtr */
            syncCounterOvf != 0 ? 1 : 0, /* number of data bytes */
            0);                 /* synchronous message flag bit */

    if (SYNC->CANtxBuff == NULL)
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800502a:	2b00      	cmp	r3, #0
 800502c:	d102      	bne.n	8005034 <CO_SYNC_init+0x28c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800502e:	2301      	movs	r3, #1
 8005030:	425b      	negs	r3, r3
 8005032:	e000      	b.n	8005036 <CO_SYNC_init+0x28e>
#endif

    return CO_ERROR_NO;
 8005034:	2300      	movs	r3, #0
}
 8005036:	0018      	movs	r0, r3
 8005038:	46bd      	mov	sp, r7
 800503a:	b009      	add	sp, #36	; 0x24
 800503c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800503e:	46c0      	nop			; (mov r8, r8)
 8005040:	08001807 	.word	0x08001807
 8005044:	08004b09 	.word	0x08004b09
 8005048:	08004cdd 	.word	0x08004cdd
 800504c:	000007ff 	.word	0x000007ff
 8005050:	08004a71 	.word	0x08004a71

08005054 <CO_SYNC_process>:
/******************************************************************************/
CO_SYNC_status_t CO_SYNC_process(CO_SYNC_t *SYNC,
                                 bool_t NMTisPreOrOperational,
                                 uint32_t timeDifference_us,
                                 uint32_t *timerNext_us)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b08a      	sub	sp, #40	; 0x28
 8005058:	af02      	add	r7, sp, #8
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
 8005060:	603b      	str	r3, [r7, #0]
    (void)timerNext_us; /* may be unused */

    CO_SYNC_status_t syncStatus = CO_SYNC_NONE;
 8005062:	231f      	movs	r3, #31
 8005064:	18fb      	adds	r3, r7, r3
 8005066:	2200      	movs	r2, #0
 8005068:	701a      	strb	r2, [r3, #0]

    if (NMTisPreOrOperational) {
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d100      	bne.n	8005072 <CO_SYNC_process+0x1e>
 8005070:	e08f      	b.n	8005192 <CO_SYNC_process+0x13e>
        /* update sync timer, no overflow */
        uint32_t timerNew = SYNC->timer + timeDifference_us;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	687a      	ldr	r2, [r7, #4]
 8005078:	18d3      	adds	r3, r2, r3
 800507a:	617b      	str	r3, [r7, #20]
        if (timerNew > SYNC->timer) SYNC->timer = timerNew;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	699b      	ldr	r3, [r3, #24]
 8005080:	697a      	ldr	r2, [r7, #20]
 8005082:	429a      	cmp	r2, r3
 8005084:	d902      	bls.n	800508c <CO_SYNC_process+0x38>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	697a      	ldr	r2, [r7, #20]
 800508a:	619a      	str	r2, [r3, #24]

        /* was SYNC just received */
        if (CO_FLAG_READ(SYNC->CANrxNew)) {
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d009      	beq.n	80050a8 <CO_SYNC_process+0x54>
            SYNC->timer = 0;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	2200      	movs	r2, #0
 8005098:	619a      	str	r2, [r3, #24]
            syncStatus = CO_SYNC_RX_TX;
 800509a:	231f      	movs	r3, #31
 800509c:	18fb      	adds	r3, r7, r3
 800509e:	2201      	movs	r2, #1
 80050a0:	701a      	strb	r2, [r3, #0]
            CO_FLAG_CLEAR(SYNC->CANrxNew);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2200      	movs	r2, #0
 80050a6:	605a      	str	r2, [r3, #4]
        }

        uint32_t OD_1006_period = SYNC->OD_1006_period != NULL
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	69db      	ldr	r3, [r3, #28]
                                ? *SYNC->OD_1006_period : 0;
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d003      	beq.n	80050b8 <CO_SYNC_process+0x64>
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	69db      	ldr	r3, [r3, #28]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	e000      	b.n	80050ba <CO_SYNC_process+0x66>
 80050b8:	2300      	movs	r3, #0
        uint32_t OD_1006_period = SYNC->OD_1006_period != NULL
 80050ba:	613b      	str	r3, [r7, #16]

        if (OD_1006_period > 0) {
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d035      	beq.n	800512e <CO_SYNC_process+0xda>
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
            if (SYNC->isProducer) {
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d00d      	beq.n	80050e6 <CO_SYNC_process+0x92>
                if (SYNC->timer >= OD_1006_period) {
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	699b      	ldr	r3, [r3, #24]
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d82c      	bhi.n	800512e <CO_SYNC_process+0xda>
                    syncStatus = CO_SYNC_RX_TX;
 80050d4:	231f      	movs	r3, #31
 80050d6:	18fb      	adds	r3, r7, r3
 80050d8:	2201      	movs	r2, #1
 80050da:	701a      	strb	r2, [r3, #0]
                    CO_SYNCsend(SYNC);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	0018      	movs	r0, r3
 80050e0:	f7ff fc96 	bl	8004a10 <CO_SYNCsend>
 80050e4:	e023      	b.n	800512e <CO_SYNC_process+0xda>
            }
            else
#endif /* (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER */

            /* Verify timeout of SYNC */
            if (SYNC->timeoutError == 1) {
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	7c1b      	ldrb	r3, [r3, #16]
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d11f      	bne.n	800512e <CO_SYNC_process+0xda>
                /* periodTimeout is 1,5 * OD_1006_period, no overflow */
                uint32_t periodTimeout = OD_1006_period + (OD_1006_period >> 1);
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	085b      	lsrs	r3, r3, #1
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	18d3      	adds	r3, r2, r3
 80050f6:	61bb      	str	r3, [r7, #24]
                if (periodTimeout < OD_1006_period) periodTimeout = 0xFFFFFFFF;
 80050f8:	69ba      	ldr	r2, [r7, #24]
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d202      	bcs.n	8005106 <CO_SYNC_process+0xb2>
 8005100:	2301      	movs	r3, #1
 8005102:	425b      	negs	r3, r3
 8005104:	61bb      	str	r3, [r7, #24]

                if (SYNC->timer > periodTimeout) {
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	699b      	ldr	r3, [r3, #24]
 800510a:	69ba      	ldr	r2, [r7, #24]
 800510c:	429a      	cmp	r2, r3
 800510e:	d20e      	bcs.n	800512e <CO_SYNC_process+0xda>
                    CO_errorReport(SYNC->em, CO_EM_SYNC_TIME_OUT,
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6818      	ldr	r0, [r3, #0]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	2281      	movs	r2, #129	; 0x81
 800511a:	0212      	lsls	r2, r2, #8
 800511c:	9300      	str	r3, [sp, #0]
 800511e:	0013      	movs	r3, r2
 8005120:	2218      	movs	r2, #24
 8005122:	2101      	movs	r1, #1
 8005124:	f7fb fc56 	bl	80009d4 <CO_error>
                                   CO_EMC_COMMUNICATION, SYNC->timer);
                    SYNC->timeoutError = 2;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2202      	movs	r2, #2
 800512c:	741a      	strb	r2, [r3, #16]
#endif
            }
        } /* if (OD_1006_period > 0) */

        /* Synchronous PDOs are allowed only inside time window */
        if (SYNC->OD_1007_window != NULL && *SYNC->OD_1007_window > 0
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6a1b      	ldr	r3, [r3, #32]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d017      	beq.n	8005166 <CO_SYNC_process+0x112>
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6a1b      	ldr	r3, [r3, #32]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d012      	beq.n	8005166 <CO_SYNC_process+0x112>
            && SYNC->timer > *SYNC->OD_1007_window
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	699a      	ldr	r2, [r3, #24]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	6a1b      	ldr	r3, [r3, #32]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	429a      	cmp	r2, r3
 800514c:	d90b      	bls.n	8005166 <CO_SYNC_process+0x112>
        ) {
            if (!SYNC->syncIsOutsideWindow) {
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d103      	bne.n	800515e <CO_SYNC_process+0x10a>
                syncStatus = CO_SYNC_PASSED_WINDOW;
 8005156:	231f      	movs	r3, #31
 8005158:	18fb      	adds	r3, r7, r3
 800515a:	2202      	movs	r2, #2
 800515c:	701a      	strb	r2, [r3, #0]
            }
            SYNC->syncIsOutsideWindow = true;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2201      	movs	r2, #1
 8005162:	615a      	str	r2, [r3, #20]
 8005164:	e002      	b.n	800516c <CO_SYNC_process+0x118>
        }
        else {
            SYNC->syncIsOutsideWindow = false;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2200      	movs	r2, #0
 800516a:	615a      	str	r2, [r3, #20]
        }

        /* verify error from receive function */
        if (SYNC->receiveError != 0) {
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	7a1b      	ldrb	r3, [r3, #8]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d01a      	beq.n	80051aa <CO_SYNC_process+0x156>
            CO_errorReport(SYNC->em, CO_EM_SYNC_LENGTH,
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	6818      	ldr	r0, [r3, #0]
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	7a1b      	ldrb	r3, [r3, #8]
 800517c:	001a      	movs	r2, r3
 800517e:	4b19      	ldr	r3, [pc, #100]	; (80051e4 <CO_SYNC_process+0x190>)
 8005180:	9200      	str	r2, [sp, #0]
 8005182:	2219      	movs	r2, #25
 8005184:	2101      	movs	r1, #1
 8005186:	f7fb fc25 	bl	80009d4 <CO_error>
                           CO_EMC_SYNC_DATA_LENGTH, SYNC->receiveError);
            SYNC->receiveError = 0;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	2200      	movs	r2, #0
 800518e:	721a      	strb	r2, [r3, #8]
 8005190:	e00b      	b.n	80051aa <CO_SYNC_process+0x156>
        }
    } /* if (NMTisPreOrOperational) */
    else {
        CO_FLAG_CLEAR(SYNC->CANrxNew);
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2200      	movs	r2, #0
 8005196:	605a      	str	r2, [r3, #4]
        SYNC->receiveError = 0;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	2200      	movs	r2, #0
 800519c:	721a      	strb	r2, [r3, #8]
        SYNC->counter = 0;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	2200      	movs	r2, #0
 80051a2:	749a      	strb	r2, [r3, #18]
        SYNC->timer = 0;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2200      	movs	r2, #0
 80051a8:	619a      	str	r2, [r3, #24]
    }

    if (syncStatus == CO_SYNC_RX_TX) {
 80051aa:	231f      	movs	r3, #31
 80051ac:	18fb      	adds	r3, r7, r3
 80051ae:	781b      	ldrb	r3, [r3, #0]
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d10f      	bne.n	80051d4 <CO_SYNC_process+0x180>
        if (SYNC->timeoutError == 2) {
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	7c1b      	ldrb	r3, [r3, #16]
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d108      	bne.n	80051ce <CO_SYNC_process+0x17a>
            CO_errorReset(SYNC->em, CO_EM_SYNC_TIME_OUT, 0);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	6818      	ldr	r0, [r3, #0]
 80051c0:	2300      	movs	r3, #0
 80051c2:	9300      	str	r3, [sp, #0]
 80051c4:	2300      	movs	r3, #0
 80051c6:	2218      	movs	r2, #24
 80051c8:	2100      	movs	r1, #0
 80051ca:	f7fb fc03 	bl	80009d4 <CO_error>
        }
        SYNC->timeoutError = 1;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	2201      	movs	r2, #1
 80051d2:	741a      	strb	r2, [r3, #16]
    }

    return syncStatus;
 80051d4:	231f      	movs	r3, #31
 80051d6:	18fb      	adds	r3, r7, r3
 80051d8:	781b      	ldrb	r3, [r3, #0]
}
 80051da:	0018      	movs	r0, r3
 80051dc:	46bd      	mov	sp, r7
 80051de:	b008      	add	sp, #32
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	46c0      	nop			; (mov r8, r8)
 80051e4:	00008240 	.word	0x00008240

080051e8 <CO_getUint16>:
static inline uint16_t CO_getUint16(const void *buf) {
 80051e8:	b590      	push	{r4, r7, lr}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
    uint16_t value; memmove(&value, buf, sizeof(value)); return value;
 80051f0:	6879      	ldr	r1, [r7, #4]
 80051f2:	240e      	movs	r4, #14
 80051f4:	193b      	adds	r3, r7, r4
 80051f6:	2202      	movs	r2, #2
 80051f8:	0018      	movs	r0, r3
 80051fa:	f008 fb82 	bl	800d902 <memmove>
 80051fe:	193b      	adds	r3, r7, r4
 8005200:	881b      	ldrh	r3, [r3, #0]
}
 8005202:	0018      	movs	r0, r3
 8005204:	46bd      	mov	sp, r7
 8005206:	b005      	add	sp, #20
 8005208:	bd90      	pop	{r4, r7, pc}

0800520a <CO_getUint32>:
static inline uint32_t CO_getUint32(const void *buf) {
 800520a:	b580      	push	{r7, lr}
 800520c:	b084      	sub	sp, #16
 800520e:	af00      	add	r7, sp, #0
 8005210:	6078      	str	r0, [r7, #4]
    uint32_t value; memmove(&value, buf, sizeof(value)); return value;
 8005212:	6879      	ldr	r1, [r7, #4]
 8005214:	230c      	movs	r3, #12
 8005216:	18fb      	adds	r3, r7, r3
 8005218:	2204      	movs	r2, #4
 800521a:	0018      	movs	r0, r3
 800521c:	f008 fb71 	bl	800d902 <memmove>
 8005220:	68fb      	ldr	r3, [r7, #12]
}
 8005222:	0018      	movs	r0, r3
 8005224:	46bd      	mov	sp, r7
 8005226:	b004      	add	sp, #16
 8005228:	bd80      	pop	{r7, pc}

0800522a <OD_getIndex>:
static inline uint16_t OD_getIndex(const OD_entry_t *entry) {
 800522a:	b580      	push	{r7, lr}
 800522c:	b082      	sub	sp, #8
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
    return (entry != NULL) ? entry->index : 0;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d002      	beq.n	800523e <OD_getIndex+0x14>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	881b      	ldrh	r3, [r3, #0]
 800523c:	e000      	b.n	8005240 <OD_getIndex+0x16>
 800523e:	2300      	movs	r3, #0
}
 8005240:	0018      	movs	r0, r3
 8005242:	46bd      	mov	sp, r7
 8005244:	b002      	add	sp, #8
 8005246:	bd80      	pop	{r7, pc}

08005248 <OD_extension_init>:
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b082      	sub	sp, #8
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
    if (entry == NULL) return ODR_IDX_NOT_EXIST;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d101      	bne.n	800525c <OD_extension_init+0x14>
 8005258:	2305      	movs	r3, #5
 800525a:	e003      	b.n	8005264 <OD_extension_init+0x1c>
    entry->extension = extension;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	609a      	str	r2, [r3, #8]
    return ODR_OK;
 8005262:	2300      	movs	r3, #0
}
 8005264:	0018      	movs	r0, r3
 8005266:	46bd      	mov	sp, r7
 8005268:	b002      	add	sp, #8
 800526a:	bd80      	pop	{r7, pc}

0800526c <OD_get_u32>:
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b086      	sub	sp, #24
 8005270:	af02      	add	r7, sp, #8
 8005272:	60f8      	str	r0, [r7, #12]
 8005274:	607a      	str	r2, [r7, #4]
 8005276:	603b      	str	r3, [r7, #0]
 8005278:	200b      	movs	r0, #11
 800527a:	183b      	adds	r3, r7, r0
 800527c:	1c0a      	adds	r2, r1, #0
 800527e:	701a      	strb	r2, [r3, #0]
    return OD_get_value(entry, subIndex, val, sizeof(*val), odOrig);
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	183b      	adds	r3, r7, r0
 8005284:	7819      	ldrb	r1, [r3, #0]
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	9300      	str	r3, [sp, #0]
 800528c:	2304      	movs	r3, #4
 800528e:	f7fc fd31 	bl	8001cf4 <OD_get_value>
 8005292:	0003      	movs	r3, r0
}
 8005294:	0018      	movs	r0, r3
 8005296:	46bd      	mov	sp, r7
 8005298:	b004      	add	sp, #16
 800529a:	bd80      	pop	{r7, pc}

0800529c <CO_TIME_receive>:
 *
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_TIME_receive(void *object, void *msg) {
 800529c:	b580      	push	{r7, lr}
 800529e:	b086      	sub	sp, #24
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
    CO_TIME_t *TIME = object;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	617b      	str	r3, [r7, #20]
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 80052aa:	2113      	movs	r1, #19
 80052ac:	187b      	adds	r3, r7, r1
 80052ae:	683a      	ldr	r2, [r7, #0]
 80052b0:	7912      	ldrb	r2, [r2, #4]
 80052b2:	701a      	strb	r2, [r3, #0]
    uint8_t *data = CO_CANrxMsg_readData(msg);
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	3305      	adds	r3, #5
 80052b8:	60fb      	str	r3, [r7, #12]

    if (DLC == CO_TIME_MSG_LENGTH) {
 80052ba:	187b      	adds	r3, r7, r1
 80052bc:	781b      	ldrb	r3, [r3, #0]
 80052be:	2b06      	cmp	r3, #6
 80052c0:	d108      	bne.n	80052d4 <CO_TIME_receive+0x38>
        memcpy(TIME->timeStamp, data, sizeof(TIME->timeStamp));
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	68f9      	ldr	r1, [r7, #12]
 80052c6:	2206      	movs	r2, #6
 80052c8:	0018      	movs	r0, r3
 80052ca:	f008 fb11 	bl	800d8f0 <memcpy>
        CO_FLAG_SET(TIME->CANrxNew);
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	2201      	movs	r2, #1
 80052d2:	619a      	str	r2, [r3, #24]
        if (TIME->pFunctSignalPre != NULL) {
            TIME->pFunctSignalPre(TIME->functSignalObjectPre);
        }
#endif
    }
}
 80052d4:	46c0      	nop			; (mov r8, r8)
 80052d6:	46bd      	mov	sp, r7
 80052d8:	b006      	add	sp, #24
 80052da:	bd80      	pop	{r7, pc}

080052dc <OD_write_1012>:
 *
 * For more information see file CO_ODinterface.h, OD_IO_t.
 */
static ODR_t OD_write_1012(OD_stream_t *stream, const void *buf,
                           OD_size_t count, OD_size_t *countWritten)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b088      	sub	sp, #32
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	60b9      	str	r1, [r7, #8]
 80052e6:	607a      	str	r2, [r7, #4]
 80052e8:	603b      	str	r3, [r7, #0]
    if (stream == NULL || stream->subIndex != 0 || buf == NULL
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d00c      	beq.n	800530a <OD_write_1012+0x2e>
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	7c5b      	ldrb	r3, [r3, #17]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d108      	bne.n	800530a <OD_write_1012+0x2e>
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d005      	beq.n	800530a <OD_write_1012+0x2e>
        || count != sizeof(uint32_t) || countWritten == NULL
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2b04      	cmp	r3, #4
 8005302:	d102      	bne.n	800530a <OD_write_1012+0x2e>
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d101      	bne.n	800530e <OD_write_1012+0x32>
    ) {
        return ODR_DEV_INCOMPAT;
 800530a:	2309      	movs	r3, #9
 800530c:	e06a      	b.n	80053e4 <OD_write_1012+0x108>
    }

    CO_TIME_t *TIME = stream->object;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	61fb      	str	r3, [r7, #28]

    /* verify written value */
    uint32_t cobIdTimeStamp = CO_getUint32(buf);
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	0018      	movs	r0, r3
 8005318:	f7ff ff77 	bl	800520a <CO_getUint32>
 800531c:	0003      	movs	r3, r0
 800531e:	61bb      	str	r3, [r7, #24]
    uint16_t CAN_ID = cobIdTimeStamp & 0x7FF;
 8005320:	69bb      	ldr	r3, [r7, #24]
 8005322:	b29a      	uxth	r2, r3
 8005324:	2116      	movs	r1, #22
 8005326:	187b      	adds	r3, r7, r1
 8005328:	0552      	lsls	r2, r2, #21
 800532a:	0d52      	lsrs	r2, r2, #21
 800532c:	801a      	strh	r2, [r3, #0]
    if ((cobIdTimeStamp & 0x3FFFF800) != 0 || CO_IS_RESTRICTED_CAN_ID(CAN_ID)) {
 800532e:	69bb      	ldr	r3, [r7, #24]
 8005330:	4a2e      	ldr	r2, [pc, #184]	; (80053ec <OD_write_1012+0x110>)
 8005332:	4013      	ands	r3, r2
 8005334:	d13d      	bne.n	80053b2 <OD_write_1012+0xd6>
 8005336:	187b      	adds	r3, r7, r1
 8005338:	881b      	ldrh	r3, [r3, #0]
 800533a:	2b7f      	cmp	r3, #127	; 0x7f
 800533c:	d939      	bls.n	80053b2 <OD_write_1012+0xd6>
 800533e:	187b      	adds	r3, r7, r1
 8005340:	881a      	ldrh	r2, [r3, #0]
 8005342:	2380      	movs	r3, #128	; 0x80
 8005344:	005b      	lsls	r3, r3, #1
 8005346:	429a      	cmp	r2, r3
 8005348:	d905      	bls.n	8005356 <OD_write_1012+0x7a>
 800534a:	187b      	adds	r3, r7, r1
 800534c:	881a      	ldrh	r2, [r3, #0]
 800534e:	23c0      	movs	r3, #192	; 0xc0
 8005350:	005b      	lsls	r3, r3, #1
 8005352:	429a      	cmp	r2, r3
 8005354:	d92d      	bls.n	80053b2 <OD_write_1012+0xd6>
 8005356:	2116      	movs	r1, #22
 8005358:	187b      	adds	r3, r7, r1
 800535a:	881a      	ldrh	r2, [r3, #0]
 800535c:	23b0      	movs	r3, #176	; 0xb0
 800535e:	00db      	lsls	r3, r3, #3
 8005360:	429a      	cmp	r2, r3
 8005362:	d905      	bls.n	8005370 <OD_write_1012+0x94>
 8005364:	187b      	adds	r3, r7, r1
 8005366:	881a      	ldrh	r2, [r3, #0]
 8005368:	23c0      	movs	r3, #192	; 0xc0
 800536a:	00db      	lsls	r3, r3, #3
 800536c:	429a      	cmp	r2, r3
 800536e:	d320      	bcc.n	80053b2 <OD_write_1012+0xd6>
 8005370:	2116      	movs	r1, #22
 8005372:	187b      	adds	r3, r7, r1
 8005374:	881a      	ldrh	r2, [r3, #0]
 8005376:	23c0      	movs	r3, #192	; 0xc0
 8005378:	00db      	lsls	r3, r3, #3
 800537a:	429a      	cmp	r2, r3
 800537c:	d905      	bls.n	800538a <OD_write_1012+0xae>
 800537e:	187b      	adds	r3, r7, r1
 8005380:	881a      	ldrh	r2, [r3, #0]
 8005382:	23d0      	movs	r3, #208	; 0xd0
 8005384:	00db      	lsls	r3, r3, #3
 8005386:	429a      	cmp	r2, r3
 8005388:	d313      	bcc.n	80053b2 <OD_write_1012+0xd6>
 800538a:	2116      	movs	r1, #22
 800538c:	187b      	adds	r3, r7, r1
 800538e:	881a      	ldrh	r2, [r3, #0]
 8005390:	23dc      	movs	r3, #220	; 0xdc
 8005392:	00db      	lsls	r3, r3, #3
 8005394:	429a      	cmp	r2, r3
 8005396:	d305      	bcc.n	80053a4 <OD_write_1012+0xc8>
 8005398:	187b      	adds	r3, r7, r1
 800539a:	881a      	ldrh	r2, [r3, #0]
 800539c:	23e0      	movs	r3, #224	; 0xe0
 800539e:	00db      	lsls	r3, r3, #3
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d306      	bcc.n	80053b2 <OD_write_1012+0xd6>
 80053a4:	2316      	movs	r3, #22
 80053a6:	18fb      	adds	r3, r7, r3
 80053a8:	881a      	ldrh	r2, [r3, #0]
 80053aa:	23e0      	movs	r3, #224	; 0xe0
 80053ac:	00db      	lsls	r3, r3, #3
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d901      	bls.n	80053b6 <OD_write_1012+0xda>
        return ODR_INVALID_VALUE;
 80053b2:	230f      	movs	r3, #15
 80053b4:	e016      	b.n	80053e4 <OD_write_1012+0x108>
    }

    /* update object */
    TIME->isConsumer = (cobIdTimeStamp & 0x80000000L) != 0;
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	0fdb      	lsrs	r3, r3, #31
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	001a      	movs	r2, r3
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	611a      	str	r2, [r3, #16]
    TIME->isProducer = (cobIdTimeStamp & 0x40000000L) != 0;
 80053c2:	69ba      	ldr	r2, [r7, #24]
 80053c4:	2380      	movs	r3, #128	; 0x80
 80053c6:	05db      	lsls	r3, r3, #23
 80053c8:	4013      	ands	r3, r2
 80053ca:	1e5a      	subs	r2, r3, #1
 80053cc:	4193      	sbcs	r3, r2
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	001a      	movs	r2, r3
 80053d2:	69fb      	ldr	r3, [r7, #28]
 80053d4:	615a      	str	r2, [r3, #20]

    /* write value to the original location in the Object Dictionary */
    return OD_writeOriginal(stream, buf, count, countWritten);
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	687a      	ldr	r2, [r7, #4]
 80053da:	68b9      	ldr	r1, [r7, #8]
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f7fc fa71 	bl	80018c4 <OD_writeOriginal>
 80053e2:	0003      	movs	r3, r0
}
 80053e4:	0018      	movs	r0, r3
 80053e6:	46bd      	mov	sp, r7
 80053e8:	b008      	add	sp, #32
 80053ea:	bd80      	pop	{r7, pc}
 80053ec:	3ffff800 	.word	0x3ffff800

080053f0 <CO_TIME_init>:
#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_PRODUCER
                              CO_CANmodule_t *CANdevTx,
                              uint16_t CANdevTxIdx,
#endif
                              uint32_t *errInfo)
{
 80053f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053f2:	b08d      	sub	sp, #52	; 0x34
 80053f4:	af04      	add	r7, sp, #16
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	607a      	str	r2, [r7, #4]
 80053fc:	001a      	movs	r2, r3
 80053fe:	1cbb      	adds	r3, r7, #2
 8005400:	801a      	strh	r2, [r3, #0]
    /* verify arguments */
    if (TIME == NULL || OD_1012_cobIdTimeStamp == NULL || CANdevRx == NULL
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d005      	beq.n	8005414 <CO_TIME_init+0x24>
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d002      	beq.n	8005414 <CO_TIME_init+0x24>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d102      	bne.n	800541a <CO_TIME_init+0x2a>
#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_PRODUCER
        || CANdevTx == NULL
#endif
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005414:	2301      	movs	r3, #1
 8005416:	425b      	negs	r3, r3
 8005418:	e06f      	b.n	80054fa <CO_TIME_init+0x10a>
    }

    memset(TIME, 0, sizeof(CO_TIME_t));
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	222c      	movs	r2, #44	; 0x2c
 800541e:	2100      	movs	r1, #0
 8005420:	0018      	movs	r0, r3
 8005422:	f008 fa81 	bl	800d928 <memset>

    /* get parameters from object dictionary and configure extension */
    uint32_t cobIdTimeStamp;
    ODR_t odRet = OD_get_u32(OD_1012_cobIdTimeStamp, 0, &cobIdTimeStamp, true);
 8005426:	251f      	movs	r5, #31
 8005428:	197c      	adds	r4, r7, r5
 800542a:	2314      	movs	r3, #20
 800542c:	18fa      	adds	r2, r7, r3
 800542e:	68b8      	ldr	r0, [r7, #8]
 8005430:	2301      	movs	r3, #1
 8005432:	2100      	movs	r1, #0
 8005434:	f7ff ff1a 	bl	800526c <OD_get_u32>
 8005438:	0003      	movs	r3, r0
 800543a:	7023      	strb	r3, [r4, #0]
    if (odRet != ODR_OK) {
 800543c:	197b      	adds	r3, r7, r5
 800543e:	781b      	ldrb	r3, [r3, #0]
 8005440:	b25b      	sxtb	r3, r3
 8005442:	2b00      	cmp	r3, #0
 8005444:	d00d      	beq.n	8005462 <CO_TIME_init+0x72>
        if (errInfo != NULL) *errInfo = OD_getIndex(OD_1012_cobIdTimeStamp);
 8005446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005448:	2b00      	cmp	r3, #0
 800544a:	d007      	beq.n	800545c <CO_TIME_init+0x6c>
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	0018      	movs	r0, r3
 8005450:	f7ff feeb 	bl	800522a <OD_getIndex>
 8005454:	0003      	movs	r3, r0
 8005456:	001a      	movs	r2, r3
 8005458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800545a:	601a      	str	r2, [r3, #0]
        return CO_ERROR_OD_PARAMETERS;
 800545c:	230c      	movs	r3, #12
 800545e:	425b      	negs	r3, r3
 8005460:	e04b      	b.n	80054fa <CO_TIME_init+0x10a>
    }
#if (CO_CONFIG_TIME) & CO_CONFIG_FLAG_OD_DYNAMIC
    TIME->OD_1012_extension.object = TIME;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	68fa      	ldr	r2, [r7, #12]
 8005466:	61da      	str	r2, [r3, #28]
    TIME->OD_1012_extension.read = OD_readOriginal;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	4a26      	ldr	r2, [pc, #152]	; (8005504 <CO_TIME_init+0x114>)
 800546c:	621a      	str	r2, [r3, #32]
    TIME->OD_1012_extension.write = OD_write_1012;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	4a25      	ldr	r2, [pc, #148]	; (8005508 <CO_TIME_init+0x118>)
 8005472:	625a      	str	r2, [r3, #36]	; 0x24
    OD_extension_init(OD_1012_cobIdTimeStamp, &TIME->OD_1012_extension);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	331c      	adds	r3, #28
 8005478:	001a      	movs	r2, r3
 800547a:	68bb      	ldr	r3, [r7, #8]
 800547c:	0011      	movs	r1, r2
 800547e:	0018      	movs	r0, r3
 8005480:	f7ff fee2 	bl	8005248 <OD_extension_init>
#endif

    /* Configure object variables */
    uint16_t cobId = cobIdTimeStamp & 0x7FF;
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	b29a      	uxth	r2, r3
 8005488:	211c      	movs	r1, #28
 800548a:	187b      	adds	r3, r7, r1
 800548c:	0552      	lsls	r2, r2, #21
 800548e:	0d52      	lsrs	r2, r2, #21
 8005490:	801a      	strh	r2, [r3, #0]
    TIME->isConsumer = (cobIdTimeStamp & 0x80000000L) != 0;
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	0fdb      	lsrs	r3, r3, #31
 8005496:	b2db      	uxtb	r3, r3
 8005498:	001a      	movs	r2, r3
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	611a      	str	r2, [r3, #16]
    TIME->isProducer = (cobIdTimeStamp & 0x40000000L) != 0;
 800549e:	697a      	ldr	r2, [r7, #20]
 80054a0:	2380      	movs	r3, #128	; 0x80
 80054a2:	05db      	lsls	r3, r3, #23
 80054a4:	4013      	ands	r3, r2
 80054a6:	1e5a      	subs	r2, r3, #1
 80054a8:	4193      	sbcs	r3, r2
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	001a      	movs	r2, r3
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	615a      	str	r2, [r3, #20]
    CO_FLAG_CLEAR(TIME->CANrxNew);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2200      	movs	r2, #0
 80054b6:	619a      	str	r2, [r3, #24]

    /* configure TIME consumer message reception */
	if (TIME->isConsumer) {
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	691b      	ldr	r3, [r3, #16]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d01b      	beq.n	80054f8 <CO_TIME_init+0x108>
        CO_ReturnError_t ret = CO_CANrxBufferInit(
 80054c0:	261b      	movs	r6, #27
 80054c2:	19bc      	adds	r4, r7, r6
 80054c4:	4d11      	ldr	r5, [pc, #68]	; (800550c <CO_TIME_init+0x11c>)
 80054c6:	187b      	adds	r3, r7, r1
 80054c8:	881a      	ldrh	r2, [r3, #0]
 80054ca:	1cbb      	adds	r3, r7, #2
 80054cc:	8819      	ldrh	r1, [r3, #0]
 80054ce:	6878      	ldr	r0, [r7, #4]
 80054d0:	4b0f      	ldr	r3, [pc, #60]	; (8005510 <CO_TIME_init+0x120>)
 80054d2:	9302      	str	r3, [sp, #8]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	9301      	str	r3, [sp, #4]
 80054d8:	2300      	movs	r3, #0
 80054da:	9300      	str	r3, [sp, #0]
 80054dc:	002b      	movs	r3, r5
 80054de:	f001 ffcf 	bl	8007480 <CO_CANrxBufferInit>
 80054e2:	0003      	movs	r3, r0
 80054e4:	7023      	strb	r3, [r4, #0]
                cobId,          /* CAN identifier */
                0x7FF,          /* mask */
                0,              /* rtr */
                (void*)TIME,    /* object passed to receive function */
                CO_TIME_receive);/*this function will process received message*/
        if (ret != CO_ERROR_NO)
 80054e6:	19bb      	adds	r3, r7, r6
 80054e8:	781b      	ldrb	r3, [r3, #0]
 80054ea:	b25b      	sxtb	r3, r3
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d003      	beq.n	80054f8 <CO_TIME_init+0x108>
            return ret;
 80054f0:	19bb      	adds	r3, r7, r6
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	b25b      	sxtb	r3, r3
 80054f6:	e000      	b.n	80054fa <CO_TIME_init+0x10a>
    if (TIME->CANtxBuff == NULL) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    return CO_ERROR_NO;
 80054f8:	2300      	movs	r3, #0
}
 80054fa:	0018      	movs	r0, r3
 80054fc:	46bd      	mov	sp, r7
 80054fe:	b009      	add	sp, #36	; 0x24
 8005500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005502:	46c0      	nop			; (mov r8, r8)
 8005504:	08001807 	.word	0x08001807
 8005508:	080052dd 	.word	0x080052dd
 800550c:	000007ff 	.word	0x000007ff
 8005510:	0800529d 	.word	0x0800529d

08005514 <CO_TIME_process>:


bool_t CO_TIME_process(CO_TIME_t *TIME,
                       bool_t NMTisPreOrOperational,
                       uint32_t timeDifference_us)
{
 8005514:	b5b0      	push	{r4, r5, r7, lr}
 8005516:	b08a      	sub	sp, #40	; 0x28
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
    bool_t timestampReceived = false;
 8005520:	2300      	movs	r3, #0
 8005522:	627b      	str	r3, [r7, #36]	; 0x24

    /* Was TIME stamp message just received */
    if (NMTisPreOrOperational && TIME->isConsumer) {
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d028      	beq.n	800557c <CO_TIME_process+0x68>
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	691b      	ldr	r3, [r3, #16]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d024      	beq.n	800557c <CO_TIME_process+0x68>
        if(CO_FLAG_READ(TIME->CANrxNew)) {
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	699b      	ldr	r3, [r3, #24]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d023      	beq.n	8005582 <CO_TIME_process+0x6e>
            uint32_t ms_swapped = CO_getUint32(&TIME->timeStamp[0]);
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	0018      	movs	r0, r3
 800553e:	f7ff fe64 	bl	800520a <CO_getUint32>
 8005542:	0003      	movs	r3, r0
 8005544:	623b      	str	r3, [r7, #32]
            uint16_t days_swapped = CO_getUint16(&TIME->timeStamp[4]);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	3304      	adds	r3, #4
 800554a:	251e      	movs	r5, #30
 800554c:	197c      	adds	r4, r7, r5
 800554e:	0018      	movs	r0, r3
 8005550:	f7ff fe4a 	bl	80051e8 <CO_getUint16>
 8005554:	0003      	movs	r3, r0
 8005556:	8023      	strh	r3, [r4, #0]
            TIME->ms = CO_SWAP_32(ms_swapped) & 0x0FFFFFFF;
 8005558:	6a3b      	ldr	r3, [r7, #32]
 800555a:	011b      	lsls	r3, r3, #4
 800555c:	091a      	lsrs	r2, r3, #4
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	609a      	str	r2, [r3, #8]
            TIME->days = CO_SWAP_16(days_swapped);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	197a      	adds	r2, r7, r5
 8005566:	8812      	ldrh	r2, [r2, #0]
 8005568:	819a      	strh	r2, [r3, #12]
            TIME->residual_us = 0;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	2200      	movs	r2, #0
 800556e:	81da      	strh	r2, [r3, #14]
            timestampReceived = true;
 8005570:	2301      	movs	r3, #1
 8005572:	627b      	str	r3, [r7, #36]	; 0x24

            CO_FLAG_CLEAR(TIME->CANrxNew);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2200      	movs	r2, #0
 8005578:	619a      	str	r2, [r3, #24]
        if(CO_FLAG_READ(TIME->CANrxNew)) {
 800557a:	e002      	b.n	8005582 <CO_TIME_process+0x6e>
        }
    }
    else {
        CO_FLAG_CLEAR(TIME->CANrxNew);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	619a      	str	r2, [r3, #24]
    }

    /* Update time */
    uint32_t ms = 0;
 8005582:	2300      	movs	r3, #0
 8005584:	61bb      	str	r3, [r7, #24]
    if (!timestampReceived && timeDifference_us > 0) {
 8005586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005588:	2b00      	cmp	r3, #0
 800558a:	d131      	bne.n	80055f0 <CO_TIME_process+0xdc>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d02e      	beq.n	80055f0 <CO_TIME_process+0xdc>
        uint32_t us = timeDifference_us + TIME->residual_us;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	89db      	ldrh	r3, [r3, #14]
 8005596:	001a      	movs	r2, r3
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	189b      	adds	r3, r3, r2
 800559c:	617b      	str	r3, [r7, #20]
        ms = us / 1000;
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	22fa      	movs	r2, #250	; 0xfa
 80055a2:	0091      	lsls	r1, r2, #2
 80055a4:	0018      	movs	r0, r3
 80055a6:	f7fa fdc1 	bl	800012c <__udivsi3>
 80055aa:	0003      	movs	r3, r0
 80055ac:	61bb      	str	r3, [r7, #24]
        TIME->residual_us = us % 1000;
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	22fa      	movs	r2, #250	; 0xfa
 80055b2:	0091      	lsls	r1, r2, #2
 80055b4:	0018      	movs	r0, r3
 80055b6:	f7fa fe3f 	bl	8000238 <__aeabi_uidivmod>
 80055ba:	000b      	movs	r3, r1
 80055bc:	b29a      	uxth	r2, r3
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	81da      	strh	r2, [r3, #14]
        TIME->ms += ms;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	689a      	ldr	r2, [r3, #8]
 80055c6:	69bb      	ldr	r3, [r7, #24]
 80055c8:	18d2      	adds	r2, r2, r3
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	609a      	str	r2, [r3, #8]
        if (TIME->ms >= ((uint32_t)1000*60*60*24)) {
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	4a0a      	ldr	r2, [pc, #40]	; (80055fc <CO_TIME_process+0xe8>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d90b      	bls.n	80055f0 <CO_TIME_process+0xdc>
            TIME->ms -= ((uint32_t)1000*60*60*24);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	4a08      	ldr	r2, [pc, #32]	; (8005600 <CO_TIME_process+0xec>)
 80055de:	189a      	adds	r2, r3, r2
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	609a      	str	r2, [r3, #8]
            TIME->days += 1;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	899b      	ldrh	r3, [r3, #12]
 80055e8:	3301      	adds	r3, #1
 80055ea:	b29a      	uxth	r2, r3
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	819a      	strh	r2, [r3, #12]
    else {
        TIME->producerTimer_ms = TIME->producerInterval_ms;
    }
#endif

    return timestampReceived;
 80055f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80055f2:	0018      	movs	r0, r3
 80055f4:	46bd      	mov	sp, r7
 80055f6:	b00a      	add	sp, #40	; 0x28
 80055f8:	bdb0      	pop	{r4, r5, r7, pc}
 80055fa:	46c0      	nop			; (mov r8, r8)
 80055fc:	05265bff 	.word	0x05265bff
 8005600:	fad9a400 	.word	0xfad9a400

08005604 <CO_LEDs_init>:
#include "303/CO_LEDs.h"

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE

/******************************************************************************/
CO_ReturnError_t CO_LEDs_init(CO_LEDs_t *LEDs) {
 8005604:	b580      	push	{r7, lr}
 8005606:	b084      	sub	sp, #16
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
    CO_ReturnError_t ret = CO_ERROR_NO;
 800560c:	230f      	movs	r3, #15
 800560e:	18fb      	adds	r3, r7, r3
 8005610:	2200      	movs	r2, #0
 8005612:	701a      	strb	r2, [r3, #0]

    /* verify arguments */
    if (LEDs == NULL) {
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d102      	bne.n	8005620 <CO_LEDs_init+0x1c>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800561a:	2301      	movs	r3, #1
 800561c:	425b      	negs	r3, r3
 800561e:	e009      	b.n	8005634 <CO_LEDs_init+0x30>
    }

    /* clear the object */
    memset(LEDs, 0, sizeof(CO_LEDs_t));
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	220c      	movs	r2, #12
 8005624:	2100      	movs	r1, #0
 8005626:	0018      	movs	r0, r3
 8005628:	f008 f97e 	bl	800d928 <memset>

    return ret;
 800562c:	230f      	movs	r3, #15
 800562e:	18fb      	adds	r3, r7, r3
 8005630:	781b      	ldrb	r3, [r3, #0]
 8005632:	b25b      	sxtb	r3, r3
}
 8005634:	0018      	movs	r0, r3
 8005636:	46bd      	mov	sp, r7
 8005638:	b004      	add	sp, #16
 800563a:	bd80      	pop	{r7, pc}

0800563c <CO_LEDs_process>:
                     bool_t ErrSync,
                     bool_t ErrHbCons,
                     bool_t ErrOther,
                     bool_t firmwareDownload,
                     uint32_t *timerNext_us)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b088      	sub	sp, #32
 8005640:	af00      	add	r7, sp, #0
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	603b      	str	r3, [r7, #0]
 8005648:	1dfb      	adds	r3, r7, #7
 800564a:	701a      	strb	r2, [r3, #0]
    (void)timerNext_us; /* may be unused */

    uint8_t rd = 0;
 800564c:	231f      	movs	r3, #31
 800564e:	18fb      	adds	r3, r7, r3
 8005650:	2200      	movs	r2, #0
 8005652:	701a      	strb	r2, [r3, #0]
    uint8_t gr = 0;
 8005654:	231e      	movs	r3, #30
 8005656:	18fb      	adds	r3, r7, r3
 8005658:	2200      	movs	r2, #0
 800565a:	701a      	strb	r2, [r3, #0]
    bool_t tick = false;
 800565c:	2300      	movs	r3, #0
 800565e:	61bb      	str	r3, [r7, #24]

    LEDs->LEDtmr50ms += timeDifference_us;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	18d2      	adds	r2, r2, r3
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	601a      	str	r2, [r3, #0]
    while (LEDs->LEDtmr50ms >= 50000) {
 800566c:	e0ed      	b.n	800584a <CO_LEDs_process+0x20e>
        bool_t rdFlickerNext = (LEDs->LEDred & CO_LED_flicker) == 0;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	7a5b      	ldrb	r3, [r3, #9]
 8005672:	001a      	movs	r2, r3
 8005674:	2301      	movs	r3, #1
 8005676:	4013      	ands	r3, r2
 8005678:	425a      	negs	r2, r3
 800567a:	4153      	adcs	r3, r2
 800567c:	b2db      	uxtb	r3, r3
 800567e:	613b      	str	r3, [r7, #16]

        tick = true;
 8005680:	2301      	movs	r3, #1
 8005682:	61bb      	str	r3, [r7, #24]
        LEDs->LEDtmr50ms -= 50000;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4abf      	ldr	r2, [pc, #764]	; (8005988 <CO_LEDs_process+0x34c>)
 800568a:	189a      	adds	r2, r3, r2
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	601a      	str	r2, [r3, #0]

        if (++LEDs->LEDtmr200ms > 3) {
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	791b      	ldrb	r3, [r3, #4]
 8005694:	3301      	adds	r3, #1
 8005696:	b2da      	uxtb	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	711a      	strb	r2, [r3, #4]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	791b      	ldrb	r3, [r3, #4]
 80056a0:	2b03      	cmp	r3, #3
 80056a2:	d800      	bhi.n	80056a6 <CO_LEDs_process+0x6a>
 80056a4:	e0af      	b.n	8005806 <CO_LEDs_process+0x1ca>
            /* calculate 2,5Hz blinking and flashing */
            LEDs->LEDtmr200ms = 0;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	711a      	strb	r2, [r3, #4]
            rd = gr = 0;
 80056ac:	201e      	movs	r0, #30
 80056ae:	183b      	adds	r3, r7, r0
 80056b0:	2200      	movs	r2, #0
 80056b2:	701a      	strb	r2, [r3, #0]
 80056b4:	211f      	movs	r1, #31
 80056b6:	187b      	adds	r3, r7, r1
 80056b8:	183a      	adds	r2, r7, r0
 80056ba:	7812      	ldrb	r2, [r2, #0]
 80056bc:	701a      	strb	r2, [r3, #0]

            if ((LEDs->LEDred & CO_LED_blink) == 0) rd |= CO_LED_blink;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	7a5b      	ldrb	r3, [r3, #9]
 80056c2:	001a      	movs	r2, r3
 80056c4:	2302      	movs	r3, #2
 80056c6:	4013      	ands	r3, r2
 80056c8:	d106      	bne.n	80056d8 <CO_LEDs_process+0x9c>
 80056ca:	187b      	adds	r3, r7, r1
 80056cc:	187a      	adds	r2, r7, r1
 80056ce:	7812      	ldrb	r2, [r2, #0]
 80056d0:	2102      	movs	r1, #2
 80056d2:	430a      	orrs	r2, r1
 80056d4:	701a      	strb	r2, [r3, #0]
 80056d6:	e006      	b.n	80056e6 <CO_LEDs_process+0xaa>
            else                                    gr |= CO_LED_blink;
 80056d8:	221e      	movs	r2, #30
 80056da:	18bb      	adds	r3, r7, r2
 80056dc:	18ba      	adds	r2, r7, r2
 80056de:	7812      	ldrb	r2, [r2, #0]
 80056e0:	2102      	movs	r1, #2
 80056e2:	430a      	orrs	r2, r1
 80056e4:	701a      	strb	r2, [r3, #0]

            switch (++LEDs->LEDtmrflash_1) {
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	795b      	ldrb	r3, [r3, #5]
 80056ea:	3301      	adds	r3, #1
 80056ec:	b2da      	uxtb	r2, r3
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	715a      	strb	r2, [r3, #5]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	795b      	ldrb	r3, [r3, #5]
 80056f6:	2b06      	cmp	r3, #6
 80056f8:	d015      	beq.n	8005726 <CO_LEDs_process+0xea>
 80056fa:	dc18      	bgt.n	800572e <CO_LEDs_process+0xf2>
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d002      	beq.n	8005706 <CO_LEDs_process+0xca>
 8005700:	2b02      	cmp	r3, #2
 8005702:	d008      	beq.n	8005716 <CO_LEDs_process+0xda>
                case 1: rd |= CO_LED_flash_1; break;
                case 2: gr |= CO_LED_flash_1; break;
                case 6: LEDs->LEDtmrflash_1 = 0; break;
                default: break;
 8005704:	e013      	b.n	800572e <CO_LEDs_process+0xf2>
                case 1: rd |= CO_LED_flash_1; break;
 8005706:	221f      	movs	r2, #31
 8005708:	18bb      	adds	r3, r7, r2
 800570a:	18ba      	adds	r2, r7, r2
 800570c:	7812      	ldrb	r2, [r2, #0]
 800570e:	2104      	movs	r1, #4
 8005710:	430a      	orrs	r2, r1
 8005712:	701a      	strb	r2, [r3, #0]
 8005714:	e00c      	b.n	8005730 <CO_LEDs_process+0xf4>
                case 2: gr |= CO_LED_flash_1; break;
 8005716:	221e      	movs	r2, #30
 8005718:	18bb      	adds	r3, r7, r2
 800571a:	18ba      	adds	r2, r7, r2
 800571c:	7812      	ldrb	r2, [r2, #0]
 800571e:	2104      	movs	r1, #4
 8005720:	430a      	orrs	r2, r1
 8005722:	701a      	strb	r2, [r3, #0]
 8005724:	e004      	b.n	8005730 <CO_LEDs_process+0xf4>
                case 6: LEDs->LEDtmrflash_1 = 0; break;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	715a      	strb	r2, [r3, #5]
 800572c:	e000      	b.n	8005730 <CO_LEDs_process+0xf4>
                default: break;
 800572e:	46c0      	nop			; (mov r8, r8)
            }
            switch (++LEDs->LEDtmrflash_2) {
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	799b      	ldrb	r3, [r3, #6]
 8005734:	3301      	adds	r3, #1
 8005736:	b2da      	uxtb	r2, r3
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	719a      	strb	r2, [r3, #6]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	799b      	ldrb	r3, [r3, #6]
 8005740:	2b08      	cmp	r3, #8
 8005742:	d818      	bhi.n	8005776 <CO_LEDs_process+0x13a>
 8005744:	009a      	lsls	r2, r3, #2
 8005746:	4b91      	ldr	r3, [pc, #580]	; (800598c <CO_LEDs_process+0x350>)
 8005748:	18d3      	adds	r3, r2, r3
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	469f      	mov	pc, r3
                case 1: case 3: rd |= CO_LED_flash_2; break;
 800574e:	221f      	movs	r2, #31
 8005750:	18bb      	adds	r3, r7, r2
 8005752:	18ba      	adds	r2, r7, r2
 8005754:	7812      	ldrb	r2, [r2, #0]
 8005756:	2108      	movs	r1, #8
 8005758:	430a      	orrs	r2, r1
 800575a:	701a      	strb	r2, [r3, #0]
 800575c:	e00c      	b.n	8005778 <CO_LEDs_process+0x13c>
                case 2: case 4: gr |= CO_LED_flash_2; break;
 800575e:	221e      	movs	r2, #30
 8005760:	18bb      	adds	r3, r7, r2
 8005762:	18ba      	adds	r2, r7, r2
 8005764:	7812      	ldrb	r2, [r2, #0]
 8005766:	2108      	movs	r1, #8
 8005768:	430a      	orrs	r2, r1
 800576a:	701a      	strb	r2, [r3, #0]
 800576c:	e004      	b.n	8005778 <CO_LEDs_process+0x13c>
                case 8: LEDs->LEDtmrflash_2 = 0; break;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	719a      	strb	r2, [r3, #6]
 8005774:	e000      	b.n	8005778 <CO_LEDs_process+0x13c>
                default: break;
 8005776:	46c0      	nop			; (mov r8, r8)
            }
            switch (++LEDs->LEDtmrflash_3) {
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	79db      	ldrb	r3, [r3, #7]
 800577c:	3301      	adds	r3, #1
 800577e:	b2da      	uxtb	r2, r3
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	71da      	strb	r2, [r3, #7]
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	79db      	ldrb	r3, [r3, #7]
 8005788:	2b0a      	cmp	r3, #10
 800578a:	d818      	bhi.n	80057be <CO_LEDs_process+0x182>
 800578c:	009a      	lsls	r2, r3, #2
 800578e:	4b80      	ldr	r3, [pc, #512]	; (8005990 <CO_LEDs_process+0x354>)
 8005790:	18d3      	adds	r3, r2, r3
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	469f      	mov	pc, r3
                case 1: case 3: case 5: rd |= CO_LED_flash_3; break;
 8005796:	221f      	movs	r2, #31
 8005798:	18bb      	adds	r3, r7, r2
 800579a:	18ba      	adds	r2, r7, r2
 800579c:	7812      	ldrb	r2, [r2, #0]
 800579e:	2110      	movs	r1, #16
 80057a0:	430a      	orrs	r2, r1
 80057a2:	701a      	strb	r2, [r3, #0]
 80057a4:	e00c      	b.n	80057c0 <CO_LEDs_process+0x184>
                case 2: case 4: case 6: gr |= CO_LED_flash_3; break;
 80057a6:	221e      	movs	r2, #30
 80057a8:	18bb      	adds	r3, r7, r2
 80057aa:	18ba      	adds	r2, r7, r2
 80057ac:	7812      	ldrb	r2, [r2, #0]
 80057ae:	2110      	movs	r1, #16
 80057b0:	430a      	orrs	r2, r1
 80057b2:	701a      	strb	r2, [r3, #0]
 80057b4:	e004      	b.n	80057c0 <CO_LEDs_process+0x184>
                case 10: LEDs->LEDtmrflash_3 = 0; break;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2200      	movs	r2, #0
 80057ba:	71da      	strb	r2, [r3, #7]
 80057bc:	e000      	b.n	80057c0 <CO_LEDs_process+0x184>
                default: break;
 80057be:	46c0      	nop			; (mov r8, r8)
            }
            switch (++LEDs->LEDtmrflash_4) {
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	7a1b      	ldrb	r3, [r3, #8]
 80057c4:	3301      	adds	r3, #1
 80057c6:	b2da      	uxtb	r2, r3
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	721a      	strb	r2, [r3, #8]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	7a1b      	ldrb	r3, [r3, #8]
 80057d0:	2b0c      	cmp	r3, #12
 80057d2:	d827      	bhi.n	8005824 <CO_LEDs_process+0x1e8>
 80057d4:	009a      	lsls	r2, r3, #2
 80057d6:	4b6f      	ldr	r3, [pc, #444]	; (8005994 <CO_LEDs_process+0x358>)
 80057d8:	18d3      	adds	r3, r2, r3
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	469f      	mov	pc, r3
                case 1: case 3: case 5: case 7: rd |= CO_LED_flash_4; break;
 80057de:	221f      	movs	r2, #31
 80057e0:	18bb      	adds	r3, r7, r2
 80057e2:	18ba      	adds	r2, r7, r2
 80057e4:	7812      	ldrb	r2, [r2, #0]
 80057e6:	2120      	movs	r1, #32
 80057e8:	430a      	orrs	r2, r1
 80057ea:	701a      	strb	r2, [r3, #0]
 80057ec:	e01b      	b.n	8005826 <CO_LEDs_process+0x1ea>
                case 2: case 4: case 6: case 8: gr |= CO_LED_flash_4; break;
 80057ee:	221e      	movs	r2, #30
 80057f0:	18bb      	adds	r3, r7, r2
 80057f2:	18ba      	adds	r2, r7, r2
 80057f4:	7812      	ldrb	r2, [r2, #0]
 80057f6:	2120      	movs	r1, #32
 80057f8:	430a      	orrs	r2, r1
 80057fa:	701a      	strb	r2, [r3, #0]
 80057fc:	e013      	b.n	8005826 <CO_LEDs_process+0x1ea>
                case 12: LEDs->LEDtmrflash_4 = 0; break;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	721a      	strb	r2, [r3, #8]
 8005804:	e00f      	b.n	8005826 <CO_LEDs_process+0x1ea>
                default: break;
            }
        }
        else {
            /* clear flicker and CANopen bits, keep others */
            rd = LEDs->LEDred & (0xFF ^ (CO_LED_flicker | CO_LED_CANopen));
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	7a5a      	ldrb	r2, [r3, #9]
 800580a:	231f      	movs	r3, #31
 800580c:	18fb      	adds	r3, r7, r3
 800580e:	217e      	movs	r1, #126	; 0x7e
 8005810:	400a      	ands	r2, r1
 8005812:	701a      	strb	r2, [r3, #0]
            gr = LEDs->LEDgreen & (0xFF ^ (CO_LED_flicker | CO_LED_CANopen));
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	7a9a      	ldrb	r2, [r3, #10]
 8005818:	231e      	movs	r3, #30
 800581a:	18fb      	adds	r3, r7, r3
 800581c:	217e      	movs	r1, #126	; 0x7e
 800581e:	400a      	ands	r2, r1
 8005820:	701a      	strb	r2, [r3, #0]
 8005822:	e000      	b.n	8005826 <CO_LEDs_process+0x1ea>
                default: break;
 8005824:	46c0      	nop			; (mov r8, r8)
        }

        /* calculate 10Hz flickering */
        if (rdFlickerNext) rd |= CO_LED_flicker;
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d007      	beq.n	800583c <CO_LEDs_process+0x200>
 800582c:	221f      	movs	r2, #31
 800582e:	18bb      	adds	r3, r7, r2
 8005830:	18ba      	adds	r2, r7, r2
 8005832:	7812      	ldrb	r2, [r2, #0]
 8005834:	2101      	movs	r1, #1
 8005836:	430a      	orrs	r2, r1
 8005838:	701a      	strb	r2, [r3, #0]
 800583a:	e006      	b.n	800584a <CO_LEDs_process+0x20e>
        else               gr |= CO_LED_flicker;
 800583c:	221e      	movs	r2, #30
 800583e:	18bb      	adds	r3, r7, r2
 8005840:	18ba      	adds	r2, r7, r2
 8005842:	7812      	ldrb	r2, [r2, #0]
 8005844:	2101      	movs	r1, #1
 8005846:	430a      	orrs	r2, r1
 8005848:	701a      	strb	r2, [r3, #0]
    while (LEDs->LEDtmr50ms >= 50000) {
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a52      	ldr	r2, [pc, #328]	; (8005998 <CO_LEDs_process+0x35c>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d900      	bls.n	8005856 <CO_LEDs_process+0x21a>
 8005854:	e70b      	b.n	800566e <CO_LEDs_process+0x32>

    } /* while (LEDs->LEDtmr50ms >= 50000) */

    if (tick) {
 8005856:	69bb      	ldr	r3, [r7, #24]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d100      	bne.n	800585e <CO_LEDs_process+0x222>
 800585c:	e0c6      	b.n	80059ec <CO_LEDs_process+0x3b0>
        uint8_t rd_co, gr_co;

        /* CANopen red ERROR LED */
        if      (ErrCANbusOff)                      rd_co = 1;
 800585e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005860:	2b00      	cmp	r3, #0
 8005862:	d004      	beq.n	800586e <CO_LEDs_process+0x232>
 8005864:	2317      	movs	r3, #23
 8005866:	18fb      	adds	r3, r7, r3
 8005868:	2201      	movs	r2, #1
 800586a:	701a      	strb	r2, [r3, #0]
 800586c:	e04d      	b.n	800590a <CO_LEDs_process+0x2ce>
        else if (NMTstate == CO_NMT_INITIALIZING)   rd_co = rd & CO_LED_flicker;
 800586e:	1dfb      	adds	r3, r7, #7
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	b25b      	sxtb	r3, r3
 8005874:	2b00      	cmp	r3, #0
 8005876:	d108      	bne.n	800588a <CO_LEDs_process+0x24e>
 8005878:	2317      	movs	r3, #23
 800587a:	18fb      	adds	r3, r7, r3
 800587c:	221f      	movs	r2, #31
 800587e:	18ba      	adds	r2, r7, r2
 8005880:	7812      	ldrb	r2, [r2, #0]
 8005882:	2101      	movs	r1, #1
 8005884:	400a      	ands	r2, r1
 8005886:	701a      	strb	r2, [r3, #0]
 8005888:	e03f      	b.n	800590a <CO_LEDs_process+0x2ce>
        else if (ErrRpdo)                           rd_co = rd & CO_LED_flash_4;
 800588a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800588c:	2b00      	cmp	r3, #0
 800588e:	d008      	beq.n	80058a2 <CO_LEDs_process+0x266>
 8005890:	2317      	movs	r3, #23
 8005892:	18fb      	adds	r3, r7, r3
 8005894:	221f      	movs	r2, #31
 8005896:	18ba      	adds	r2, r7, r2
 8005898:	7812      	ldrb	r2, [r2, #0]
 800589a:	2120      	movs	r1, #32
 800589c:	400a      	ands	r2, r1
 800589e:	701a      	strb	r2, [r3, #0]
 80058a0:	e033      	b.n	800590a <CO_LEDs_process+0x2ce>
        else if (ErrSync)                           rd_co = rd & CO_LED_flash_3;
 80058a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d008      	beq.n	80058ba <CO_LEDs_process+0x27e>
 80058a8:	2317      	movs	r3, #23
 80058aa:	18fb      	adds	r3, r7, r3
 80058ac:	221f      	movs	r2, #31
 80058ae:	18ba      	adds	r2, r7, r2
 80058b0:	7812      	ldrb	r2, [r2, #0]
 80058b2:	2110      	movs	r1, #16
 80058b4:	400a      	ands	r2, r1
 80058b6:	701a      	strb	r2, [r3, #0]
 80058b8:	e027      	b.n	800590a <CO_LEDs_process+0x2ce>
        else if (ErrHbCons)                         rd_co = rd & CO_LED_flash_2;
 80058ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d008      	beq.n	80058d2 <CO_LEDs_process+0x296>
 80058c0:	2317      	movs	r3, #23
 80058c2:	18fb      	adds	r3, r7, r3
 80058c4:	221f      	movs	r2, #31
 80058c6:	18ba      	adds	r2, r7, r2
 80058c8:	7812      	ldrb	r2, [r2, #0]
 80058ca:	2108      	movs	r1, #8
 80058cc:	400a      	ands	r2, r1
 80058ce:	701a      	strb	r2, [r3, #0]
 80058d0:	e01b      	b.n	800590a <CO_LEDs_process+0x2ce>
        else if (ErrCANbusWarn)                     rd_co = rd & CO_LED_flash_1;
 80058d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d008      	beq.n	80058ea <CO_LEDs_process+0x2ae>
 80058d8:	2317      	movs	r3, #23
 80058da:	18fb      	adds	r3, r7, r3
 80058dc:	221f      	movs	r2, #31
 80058de:	18ba      	adds	r2, r7, r2
 80058e0:	7812      	ldrb	r2, [r2, #0]
 80058e2:	2104      	movs	r1, #4
 80058e4:	400a      	ands	r2, r1
 80058e6:	701a      	strb	r2, [r3, #0]
 80058e8:	e00f      	b.n	800590a <CO_LEDs_process+0x2ce>
        else if (ErrOther)                          rd_co = rd & CO_LED_blink;
 80058ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d008      	beq.n	8005902 <CO_LEDs_process+0x2c6>
 80058f0:	2317      	movs	r3, #23
 80058f2:	18fb      	adds	r3, r7, r3
 80058f4:	221f      	movs	r2, #31
 80058f6:	18ba      	adds	r2, r7, r2
 80058f8:	7812      	ldrb	r2, [r2, #0]
 80058fa:	2102      	movs	r1, #2
 80058fc:	400a      	ands	r2, r1
 80058fe:	701a      	strb	r2, [r3, #0]
 8005900:	e003      	b.n	800590a <CO_LEDs_process+0x2ce>
        else                                        rd_co = 0;
 8005902:	2317      	movs	r3, #23
 8005904:	18fb      	adds	r3, r7, r3
 8005906:	2200      	movs	r2, #0
 8005908:	701a      	strb	r2, [r3, #0]

        /* CANopen green RUN LED */
        if      (LSSconfig)                         gr_co = gr & CO_LED_flicker;
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d008      	beq.n	8005922 <CO_LEDs_process+0x2e6>
 8005910:	2316      	movs	r3, #22
 8005912:	18fb      	adds	r3, r7, r3
 8005914:	221e      	movs	r2, #30
 8005916:	18ba      	adds	r2, r7, r2
 8005918:	7812      	ldrb	r2, [r2, #0]
 800591a:	2101      	movs	r1, #1
 800591c:	400a      	ands	r2, r1
 800591e:	701a      	strb	r2, [r3, #0]
 8005920:	e040      	b.n	80059a4 <CO_LEDs_process+0x368>
        else if (firmwareDownload)                  gr_co = gr & CO_LED_flash_3;
 8005922:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005924:	2b00      	cmp	r3, #0
 8005926:	d008      	beq.n	800593a <CO_LEDs_process+0x2fe>
 8005928:	2316      	movs	r3, #22
 800592a:	18fb      	adds	r3, r7, r3
 800592c:	221e      	movs	r2, #30
 800592e:	18ba      	adds	r2, r7, r2
 8005930:	7812      	ldrb	r2, [r2, #0]
 8005932:	2110      	movs	r1, #16
 8005934:	400a      	ands	r2, r1
 8005936:	701a      	strb	r2, [r3, #0]
 8005938:	e034      	b.n	80059a4 <CO_LEDs_process+0x368>
        else if (NMTstate == CO_NMT_STOPPED)        gr_co = gr & CO_LED_flash_1;
 800593a:	1dfb      	adds	r3, r7, #7
 800593c:	781b      	ldrb	r3, [r3, #0]
 800593e:	b25b      	sxtb	r3, r3
 8005940:	2b04      	cmp	r3, #4
 8005942:	d108      	bne.n	8005956 <CO_LEDs_process+0x31a>
 8005944:	2316      	movs	r3, #22
 8005946:	18fb      	adds	r3, r7, r3
 8005948:	221e      	movs	r2, #30
 800594a:	18ba      	adds	r2, r7, r2
 800594c:	7812      	ldrb	r2, [r2, #0]
 800594e:	2104      	movs	r1, #4
 8005950:	400a      	ands	r2, r1
 8005952:	701a      	strb	r2, [r3, #0]
 8005954:	e026      	b.n	80059a4 <CO_LEDs_process+0x368>
        else if (NMTstate == CO_NMT_PRE_OPERATIONAL)gr_co = gr & CO_LED_blink;
 8005956:	1dfb      	adds	r3, r7, #7
 8005958:	781b      	ldrb	r3, [r3, #0]
 800595a:	b25b      	sxtb	r3, r3
 800595c:	2b7f      	cmp	r3, #127	; 0x7f
 800595e:	d108      	bne.n	8005972 <CO_LEDs_process+0x336>
 8005960:	2316      	movs	r3, #22
 8005962:	18fb      	adds	r3, r7, r3
 8005964:	221e      	movs	r2, #30
 8005966:	18ba      	adds	r2, r7, r2
 8005968:	7812      	ldrb	r2, [r2, #0]
 800596a:	2102      	movs	r1, #2
 800596c:	400a      	ands	r2, r1
 800596e:	701a      	strb	r2, [r3, #0]
 8005970:	e018      	b.n	80059a4 <CO_LEDs_process+0x368>
        else if (NMTstate == CO_NMT_OPERATIONAL)    gr_co = 1;
 8005972:	1dfb      	adds	r3, r7, #7
 8005974:	781b      	ldrb	r3, [r3, #0]
 8005976:	b25b      	sxtb	r3, r3
 8005978:	2b05      	cmp	r3, #5
 800597a:	d10f      	bne.n	800599c <CO_LEDs_process+0x360>
 800597c:	2316      	movs	r3, #22
 800597e:	18fb      	adds	r3, r7, r3
 8005980:	2201      	movs	r2, #1
 8005982:	701a      	strb	r2, [r3, #0]
 8005984:	e00e      	b.n	80059a4 <CO_LEDs_process+0x368>
 8005986:	46c0      	nop			; (mov r8, r8)
 8005988:	ffff3cb0 	.word	0xffff3cb0
 800598c:	0800e87c 	.word	0x0800e87c
 8005990:	0800e8a0 	.word	0x0800e8a0
 8005994:	0800e8cc 	.word	0x0800e8cc
 8005998:	0000c34f 	.word	0x0000c34f
        else                                        gr_co = 0;
 800599c:	2316      	movs	r3, #22
 800599e:	18fb      	adds	r3, r7, r3
 80059a0:	2200      	movs	r2, #0
 80059a2:	701a      	strb	r2, [r3, #0]

        if (rd_co != 0) rd |= CO_LED_CANopen;
 80059a4:	2317      	movs	r3, #23
 80059a6:	18fb      	adds	r3, r7, r3
 80059a8:	781b      	ldrb	r3, [r3, #0]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d007      	beq.n	80059be <CO_LEDs_process+0x382>
 80059ae:	221f      	movs	r2, #31
 80059b0:	18bb      	adds	r3, r7, r2
 80059b2:	18ba      	adds	r2, r7, r2
 80059b4:	7812      	ldrb	r2, [r2, #0]
 80059b6:	2180      	movs	r1, #128	; 0x80
 80059b8:	4249      	negs	r1, r1
 80059ba:	430a      	orrs	r2, r1
 80059bc:	701a      	strb	r2, [r3, #0]
        if (gr_co != 0) gr |= CO_LED_CANopen;
 80059be:	2316      	movs	r3, #22
 80059c0:	18fb      	adds	r3, r7, r3
 80059c2:	781b      	ldrb	r3, [r3, #0]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d007      	beq.n	80059d8 <CO_LEDs_process+0x39c>
 80059c8:	221e      	movs	r2, #30
 80059ca:	18bb      	adds	r3, r7, r2
 80059cc:	18ba      	adds	r2, r7, r2
 80059ce:	7812      	ldrb	r2, [r2, #0]
 80059d0:	2180      	movs	r1, #128	; 0x80
 80059d2:	4249      	negs	r1, r1
 80059d4:	430a      	orrs	r2, r1
 80059d6:	701a      	strb	r2, [r3, #0]
        LEDs->LEDred = rd;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	221f      	movs	r2, #31
 80059dc:	18ba      	adds	r2, r7, r2
 80059de:	7812      	ldrb	r2, [r2, #0]
 80059e0:	725a      	strb	r2, [r3, #9]
        LEDs->LEDgreen = gr;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	221e      	movs	r2, #30
 80059e6:	18ba      	adds	r2, r7, r2
 80059e8:	7812      	ldrb	r2, [r2, #0]
 80059ea:	729a      	strb	r2, [r3, #10]
        if (*timerNext_us > diff) {
            *timerNext_us = diff;
        }
    }
#endif
}
 80059ec:	46c0      	nop			; (mov r8, r8)
 80059ee:	46bd      	mov	sp, r7
 80059f0:	b008      	add	sp, #32
 80059f2:	bd80      	pop	{r7, pc}

080059f4 <CO_LSSslave_receive>:
 * Function will be called (by CAN receive interrupt) every time, when CAN
 * message with correct identifier will be received. For more information and
 * description of parameters see file CO_driver.h.
 */
static void CO_LSSslave_receive(void *object, void *msg)
{
 80059f4:	b5b0      	push	{r4, r5, r7, lr}
 80059f6:	b090      	sub	sp, #64	; 0x40
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
 80059fc:	6039      	str	r1, [r7, #0]
    CO_LSSslave_t *LSSslave = (CO_LSSslave_t*)object;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	637b      	str	r3, [r7, #52]	; 0x34
    uint8_t DLC = CO_CANrxMsg_readDLC(msg);
 8005a02:	2133      	movs	r1, #51	; 0x33
 8005a04:	187b      	adds	r3, r7, r1
 8005a06:	683a      	ldr	r2, [r7, #0]
 8005a08:	7912      	ldrb	r2, [r2, #4]
 8005a0a:	701a      	strb	r2, [r3, #0]

    if(DLC == 8U && !CO_FLAG_READ(LSSslave->sendResponse)) {
 8005a0c:	187b      	adds	r3, r7, r1
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	2b08      	cmp	r3, #8
 8005a12:	d000      	beq.n	8005a16 <CO_LSSslave_receive+0x22>
 8005a14:	e150      	b.n	8005cb8 <CO_LSSslave_receive+0x2c4>
 8005a16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d000      	beq.n	8005a20 <CO_LSSslave_receive+0x2c>
 8005a1e:	e14b      	b.n	8005cb8 <CO_LSSslave_receive+0x2c4>
        bool_t request_LSSslave_process = false;
 8005a20:	2300      	movs	r3, #0
 8005a22:	63fb      	str	r3, [r7, #60]	; 0x3c
        uint8_t *data = CO_CANrxMsg_readData(msg);
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	3305      	adds	r3, #5
 8005a28:	62fb      	str	r3, [r7, #44]	; 0x2c
        CO_LSS_cs_t cs = (CO_LSS_cs_t) data[0];
 8005a2a:	212b      	movs	r1, #43	; 0x2b
 8005a2c:	187b      	adds	r3, r7, r1
 8005a2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a30:	7812      	ldrb	r2, [r2, #0]
 8005a32:	701a      	strb	r2, [r3, #0]

        if (cs == CO_LSS_SWITCH_STATE_GLOBAL) {
 8005a34:	187b      	adds	r3, r7, r1
 8005a36:	781b      	ldrb	r3, [r3, #0]
 8005a38:	2b04      	cmp	r3, #4
 8005a3a:	d130      	bne.n	8005a9e <CO_LSSslave_receive+0xaa>
            uint8_t mode = data[1];
 8005a3c:	211f      	movs	r1, #31
 8005a3e:	187b      	adds	r3, r7, r1
 8005a40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a42:	7852      	ldrb	r2, [r2, #1]
 8005a44:	701a      	strb	r2, [r3, #0]

            switch (mode) {
 8005a46:	187b      	adds	r3, r7, r1
 8005a48:	781b      	ldrb	r3, [r3, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d002      	beq.n	8005a54 <CO_LSSslave_receive+0x60>
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d021      	beq.n	8005a96 <CO_LSSslave_receive+0xa2>
                    break;
                case CO_LSS_STATE_CONFIGURATION:
                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
                    break;
                default:
                    break;
 8005a52:	e12b      	b.n	8005cac <CO_LSSslave_receive+0x2b8>
                    if (LSSslave->lssState == CO_LSS_STATE_CONFIGURATION &&
 8005a54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a56:	7c1b      	ldrb	r3, [r3, #16]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d111      	bne.n	8005a80 <CO_LSSslave_receive+0x8c>
                        LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 8005a5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a5e:	2240      	movs	r2, #64	; 0x40
 8005a60:	5c9b      	ldrb	r3, [r3, r2]
                    if (LSSslave->lssState == CO_LSS_STATE_CONFIGURATION &&
 8005a62:	2bff      	cmp	r3, #255	; 0xff
 8005a64:	d10c      	bne.n	8005a80 <CO_LSSslave_receive+0x8c>
                        *LSSslave->pendingNodeID != CO_LSS_NODE_ID_ASSIGNMENT)
 8005a66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a6a:	781b      	ldrb	r3, [r3, #0]
                        LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 8005a6c:	2bff      	cmp	r3, #255	; 0xff
 8005a6e:	d007      	beq.n	8005a80 <CO_LSSslave_receive+0x8c>
                        LSSslave->service = cs;
 8005a70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a72:	222b      	movs	r2, #43	; 0x2b
 8005a74:	18ba      	adds	r2, r7, r2
 8005a76:	2148      	movs	r1, #72	; 0x48
 8005a78:	7812      	ldrb	r2, [r2, #0]
 8005a7a:	545a      	strb	r2, [r3, r1]
                        request_LSSslave_process = true;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
                    LSSslave->lssState = CO_LSS_STATE_WAITING;
 8005a80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a82:	2200      	movs	r2, #0
 8005a84:	741a      	strb	r2, [r3, #16]
                    memset(&LSSslave->lssSelect, 0,
 8005a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a88:	3314      	adds	r3, #20
 8005a8a:	2210      	movs	r2, #16
 8005a8c:	2100      	movs	r1, #0
 8005a8e:	0018      	movs	r0, r3
 8005a90:	f007 ff4a 	bl	800d928 <memset>
                    break;
 8005a94:	e10a      	b.n	8005cac <CO_LSSslave_receive+0x2b8>
                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 8005a96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a98:	2201      	movs	r2, #1
 8005a9a:	741a      	strb	r2, [r3, #16]
                    break;
 8005a9c:	e106      	b.n	8005cac <CO_LSSslave_receive+0x2b8>
            }
        }
        else if(LSSslave->lssState == CO_LSS_STATE_WAITING) {
 8005a9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aa0:	7c1b      	ldrb	r3, [r3, #16]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d000      	beq.n	8005aa8 <CO_LSSslave_receive+0xb4>
 8005aa6:	e0ec      	b.n	8005c82 <CO_LSSslave_receive+0x28e>
            switch (cs) {
 8005aa8:	232b      	movs	r3, #43	; 0x2b
 8005aaa:	18fb      	adds	r3, r7, r3
 8005aac:	781b      	ldrb	r3, [r3, #0]
 8005aae:	3b40      	subs	r3, #64	; 0x40
 8005ab0:	2b11      	cmp	r3, #17
 8005ab2:	d900      	bls.n	8005ab6 <CO_LSSslave_receive+0xc2>
 8005ab4:	e0f5      	b.n	8005ca2 <CO_LSSslave_receive+0x2ae>
 8005ab6:	009a      	lsls	r2, r3, #2
 8005ab8:	4b81      	ldr	r3, [pc, #516]	; (8005cc0 <CO_LSSslave_receive+0x2cc>)
 8005aba:	18d3      	adds	r3, r2, r3
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	469f      	mov	pc, r3
            case CO_LSS_SWITCH_STATE_SEL_VENDOR: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8005ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ac2:	1c59      	adds	r1, r3, #1
 8005ac4:	2318      	movs	r3, #24
 8005ac6:	18fb      	adds	r3, r7, r3
 8005ac8:	2204      	movs	r2, #4
 8005aca:	0018      	movs	r0, r3
 8005acc:	f007 ff10 	bl	800d8f0 <memcpy>
                LSSslave->lssSelect.identity.vendorID = CO_SWAP_32(valSw);
 8005ad0:	69ba      	ldr	r2, [r7, #24]
 8005ad2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ad4:	615a      	str	r2, [r3, #20]
                break;
 8005ad6:	e0e9      	b.n	8005cac <CO_LSSslave_receive+0x2b8>
            }
            case CO_LSS_SWITCH_STATE_SEL_PRODUCT: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8005ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ada:	1c59      	adds	r1, r3, #1
 8005adc:	2314      	movs	r3, #20
 8005ade:	18fb      	adds	r3, r7, r3
 8005ae0:	2204      	movs	r2, #4
 8005ae2:	0018      	movs	r0, r3
 8005ae4:	f007 ff04 	bl	800d8f0 <memcpy>
                LSSslave->lssSelect.identity.productCode = CO_SWAP_32(valSw);
 8005ae8:	697a      	ldr	r2, [r7, #20]
 8005aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aec:	619a      	str	r2, [r3, #24]
                break;
 8005aee:	e0dd      	b.n	8005cac <CO_LSSslave_receive+0x2b8>
            }
            case CO_LSS_SWITCH_STATE_SEL_REV: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8005af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005af2:	1c59      	adds	r1, r3, #1
 8005af4:	2310      	movs	r3, #16
 8005af6:	18fb      	adds	r3, r7, r3
 8005af8:	2204      	movs	r2, #4
 8005afa:	0018      	movs	r0, r3
 8005afc:	f007 fef8 	bl	800d8f0 <memcpy>
                LSSslave->lssSelect.identity.revisionNumber = CO_SWAP_32(valSw);
 8005b00:	693a      	ldr	r2, [r7, #16]
 8005b02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b04:	61da      	str	r2, [r3, #28]
                break;
 8005b06:	e0d1      	b.n	8005cac <CO_LSSslave_receive+0x2b8>
            }
            case CO_LSS_SWITCH_STATE_SEL_SERIAL: {
                uint32_t valSw;
                memcpy(&valSw, &data[1], sizeof(valSw));
 8005b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b0a:	1c59      	adds	r1, r3, #1
 8005b0c:	230c      	movs	r3, #12
 8005b0e:	18fb      	adds	r3, r7, r3
 8005b10:	2204      	movs	r2, #4
 8005b12:	0018      	movs	r0, r3
 8005b14:	f007 feec 	bl	800d8f0 <memcpy>
                LSSslave->lssSelect.identity.serialNumber = CO_SWAP_32(valSw);
 8005b18:	68fa      	ldr	r2, [r7, #12]
 8005b1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b1c:	621a      	str	r2, [r3, #32]

                if (CO_LSS_ADDRESS_EQUAL(LSSslave->lssAddress,
 8005b1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b20:	685a      	ldr	r2, [r3, #4]
 8005b22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	429a      	cmp	r2, r3
 8005b28:	d000      	beq.n	8005b2c <CO_LSSslave_receive+0x138>
 8005b2a:	e0bc      	b.n	8005ca6 <CO_LSSslave_receive+0x2b2>
 8005b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b32:	69db      	ldr	r3, [r3, #28]
 8005b34:	429a      	cmp	r2, r3
 8005b36:	d000      	beq.n	8005b3a <CO_LSSslave_receive+0x146>
 8005b38:	e0b5      	b.n	8005ca6 <CO_LSSslave_receive+0x2b2>
 8005b3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b3c:	68da      	ldr	r2, [r3, #12]
 8005b3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b40:	6a1b      	ldr	r3, [r3, #32]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d000      	beq.n	8005b48 <CO_LSSslave_receive+0x154>
 8005b46:	e0ae      	b.n	8005ca6 <CO_LSSslave_receive+0x2b2>
 8005b48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b4e:	695b      	ldr	r3, [r3, #20]
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d000      	beq.n	8005b56 <CO_LSSslave_receive+0x162>
 8005b54:	e0a7      	b.n	8005ca6 <CO_LSSslave_receive+0x2b2>
                                         LSSslave->lssSelect)
                ) {
                    LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 8005b56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b58:	2201      	movs	r2, #1
 8005b5a:	741a      	strb	r2, [r3, #16]
                    LSSslave->service = cs;
 8005b5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b5e:	222b      	movs	r2, #43	; 0x2b
 8005b60:	18ba      	adds	r2, r7, r2
 8005b62:	2148      	movs	r1, #72	; 0x48
 8005b64:	7812      	ldrb	r2, [r2, #0]
 8005b66:	545a      	strb	r2, [r3, r1]
                    request_LSSslave_process = true;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	63fb      	str	r3, [r7, #60]	; 0x3c
                }
                break;
 8005b6c:	e09b      	b.n	8005ca6 <CO_LSSslave_receive+0x2b2>
            }
            case CO_LSS_IDENT_FASTSCAN: {
                /* fastscan is only active on unconfigured nodes */
                if (*LSSslave->pendingNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 8005b6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b72:	781b      	ldrb	r3, [r3, #0]
 8005b74:	2bff      	cmp	r3, #255	; 0xff
 8005b76:	d000      	beq.n	8005b7a <CO_LSSslave_receive+0x186>
 8005b78:	e097      	b.n	8005caa <CO_LSSslave_receive+0x2b6>
                    LSSslave->activeNodeID == CO_LSS_NODE_ID_ASSIGNMENT)
 8005b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b7c:	2240      	movs	r2, #64	; 0x40
 8005b7e:	5c9b      	ldrb	r3, [r3, r2]
                if (*LSSslave->pendingNodeID == CO_LSS_NODE_ID_ASSIGNMENT &&
 8005b80:	2bff      	cmp	r3, #255	; 0xff
 8005b82:	d000      	beq.n	8005b86 <CO_LSSslave_receive+0x192>
 8005b84:	e091      	b.n	8005caa <CO_LSSslave_receive+0x2b6>
                {
                    uint8_t bitCheck = data[5];
 8005b86:	212a      	movs	r1, #42	; 0x2a
 8005b88:	187b      	adds	r3, r7, r1
 8005b8a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b8c:	7952      	ldrb	r2, [r2, #5]
 8005b8e:	701a      	strb	r2, [r3, #0]
                    uint8_t lssSub = data[6];
 8005b90:	2329      	movs	r3, #41	; 0x29
 8005b92:	18fb      	adds	r3, r7, r3
 8005b94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b96:	7992      	ldrb	r2, [r2, #6]
 8005b98:	701a      	strb	r2, [r3, #0]
                    uint8_t lssNext = data[7];
 8005b9a:	2328      	movs	r3, #40	; 0x28
 8005b9c:	18fb      	adds	r3, r7, r3
 8005b9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ba0:	79d2      	ldrb	r2, [r2, #7]
 8005ba2:	701a      	strb	r2, [r3, #0]
                    uint32_t valSw;
                    uint32_t idNumber;
                    bool_t ack;

                    if (!CO_LSS_FASTSCAN_BITCHECK_VALID(bitCheck) ||
 8005ba4:	187b      	adds	r3, r7, r1
 8005ba6:	781b      	ldrb	r3, [r3, #0]
 8005ba8:	2b1f      	cmp	r3, #31
 8005baa:	d904      	bls.n	8005bb6 <CO_LSSslave_receive+0x1c2>
 8005bac:	187b      	adds	r3, r7, r1
 8005bae:	781b      	ldrb	r3, [r3, #0]
 8005bb0:	2b80      	cmp	r3, #128	; 0x80
 8005bb2:	d000      	beq.n	8005bb6 <CO_LSSslave_receive+0x1c2>
 8005bb4:	e07a      	b.n	8005cac <CO_LSSslave_receive+0x2b8>
 8005bb6:	2329      	movs	r3, #41	; 0x29
 8005bb8:	18fb      	adds	r3, r7, r3
 8005bba:	781b      	ldrb	r3, [r3, #0]
 8005bbc:	2b03      	cmp	r3, #3
 8005bbe:	d900      	bls.n	8005bc2 <CO_LSSslave_receive+0x1ce>
 8005bc0:	e074      	b.n	8005cac <CO_LSSslave_receive+0x2b8>
                        !CO_LSS_FASTSCAN_LSS_SUB_NEXT_VALID(lssSub) ||
 8005bc2:	2328      	movs	r3, #40	; 0x28
 8005bc4:	18fb      	adds	r3, r7, r3
 8005bc6:	781b      	ldrb	r3, [r3, #0]
 8005bc8:	2b03      	cmp	r3, #3
 8005bca:	d900      	bls.n	8005bce <CO_LSSslave_receive+0x1da>
 8005bcc:	e06e      	b.n	8005cac <CO_LSSslave_receive+0x2b8>
                        !CO_LSS_FASTSCAN_LSS_SUB_NEXT_VALID(lssNext)) {
                        /* Invalid request */
                        break;
                    }

                    memcpy(&valSw, &data[1], sizeof(valSw));
 8005bce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bd0:	1c59      	adds	r1, r3, #1
 8005bd2:	2308      	movs	r3, #8
 8005bd4:	18fb      	adds	r3, r7, r3
 8005bd6:	2204      	movs	r2, #4
 8005bd8:	0018      	movs	r0, r3
 8005bda:	f007 fe89 	bl	800d8f0 <memcpy>
                    idNumber = CO_SWAP_32(valSw);
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	627b      	str	r3, [r7, #36]	; 0x24
                    ack = false;
 8005be2:	2300      	movs	r3, #0
 8005be4:	63bb      	str	r3, [r7, #56]	; 0x38

                    if (bitCheck == CO_LSS_FASTSCAN_CONFIRM) {
 8005be6:	232a      	movs	r3, #42	; 0x2a
 8005be8:	18fb      	adds	r3, r7, r3
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	2b80      	cmp	r3, #128	; 0x80
 8005bee:	d10d      	bne.n	8005c0c <CO_LSSslave_receive+0x218>
                        /* Confirm, Reset */
                        ack = true;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	63bb      	str	r3, [r7, #56]	; 0x38
                        LSSslave->fastscanPos = CO_LSS_FASTSCAN_VENDOR_ID;
 8005bf4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bf6:	2234      	movs	r2, #52	; 0x34
 8005bf8:	2100      	movs	r1, #0
 8005bfa:	5499      	strb	r1, [r3, r2]
                        memset(&LSSslave->lssFastscan, 0,
 8005bfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bfe:	3324      	adds	r3, #36	; 0x24
 8005c00:	2210      	movs	r2, #16
 8005c02:	2100      	movs	r1, #0
 8005c04:	0018      	movs	r0, r3
 8005c06:	f007 fe8f 	bl	800d928 <memset>
 8005c0a:	e02e      	b.n	8005c6a <CO_LSSslave_receive+0x276>
                                sizeof(LSSslave->lssFastscan));
                    }
                    else if (LSSslave->fastscanPos == lssSub) {
 8005c0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c0e:	2234      	movs	r2, #52	; 0x34
 8005c10:	5c9b      	ldrb	r3, [r3, r2]
 8005c12:	2029      	movs	r0, #41	; 0x29
 8005c14:	183a      	adds	r2, r7, r0
 8005c16:	7812      	ldrb	r2, [r2, #0]
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d126      	bne.n	8005c6a <CO_LSSslave_receive+0x276>
                        uint32_t mask = 0xFFFFFFFF << bitCheck;
 8005c1c:	242a      	movs	r4, #42	; 0x2a
 8005c1e:	193b      	adds	r3, r7, r4
 8005c20:	781b      	ldrb	r3, [r3, #0]
 8005c22:	2201      	movs	r2, #1
 8005c24:	4252      	negs	r2, r2
 8005c26:	409a      	lsls	r2, r3
 8005c28:	0013      	movs	r3, r2
 8005c2a:	623b      	str	r3, [r7, #32]

                        if ((LSSslave->lssAddress.addr[lssSub] & mask)
 8005c2c:	183b      	adds	r3, r7, r0
 8005c2e:	781a      	ldrb	r2, [r3, #0]
 8005c30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c32:	0092      	lsls	r2, r2, #2
 8005c34:	58d2      	ldr	r2, [r2, r3]
                            == (idNumber & mask))
 8005c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c38:	4053      	eors	r3, r2
 8005c3a:	6a3a      	ldr	r2, [r7, #32]
 8005c3c:	4013      	ands	r3, r2
                        if ((LSSslave->lssAddress.addr[lssSub] & mask)
 8005c3e:	d114      	bne.n	8005c6a <CO_LSSslave_receive+0x276>
                        {
                            /* all requested bits match */
                            ack = true;
 8005c40:	2301      	movs	r3, #1
 8005c42:	63bb      	str	r3, [r7, #56]	; 0x38
                            LSSslave->fastscanPos = lssNext;
 8005c44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c46:	2528      	movs	r5, #40	; 0x28
 8005c48:	197a      	adds	r2, r7, r5
 8005c4a:	2134      	movs	r1, #52	; 0x34
 8005c4c:	7812      	ldrb	r2, [r2, #0]
 8005c4e:	545a      	strb	r2, [r3, r1]

                            if (bitCheck == 0 && lssNext < lssSub) {
 8005c50:	193b      	adds	r3, r7, r4
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d108      	bne.n	8005c6a <CO_LSSslave_receive+0x276>
 8005c58:	197a      	adds	r2, r7, r5
 8005c5a:	183b      	adds	r3, r7, r0
 8005c5c:	7812      	ldrb	r2, [r2, #0]
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d202      	bcs.n	8005c6a <CO_LSSslave_receive+0x276>
                                /* complete match, enter configuration state */
                                LSSslave->lssState = CO_LSS_STATE_CONFIGURATION;
 8005c64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c66:	2201      	movs	r2, #1
 8005c68:	741a      	strb	r2, [r3, #16]
                            }
                        }
                    }
                    if (ack) {
 8005c6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d01c      	beq.n	8005caa <CO_LSSslave_receive+0x2b6>
                        LSSslave->TXbuff->data[0] = CO_LSS_IDENT_SLAVE;
                        memset(&LSSslave->TXbuff->data[1], 0,
                               sizeof(LSSslave->TXbuff->data) - 1);
                        CO_CANsend(LSSslave->CANdevTx, LSSslave->TXbuff);
#else
                        LSSslave->service = cs;
 8005c70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c72:	222b      	movs	r2, #43	; 0x2b
 8005c74:	18ba      	adds	r2, r7, r2
 8005c76:	2148      	movs	r1, #72	; 0x48
 8005c78:	7812      	ldrb	r2, [r2, #0]
 8005c7a:	545a      	strb	r2, [r3, r1]
                        request_LSSslave_process = true;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	63fb      	str	r3, [r7, #60]	; 0x3c
#endif
                    }
                }
                break;
 8005c80:	e013      	b.n	8005caa <CO_LSSslave_receive+0x2b6>
                break;
            }
            }
        }
        else { /* LSSslave->lssState == CO_LSS_STATE_CONFIGURATION */
            memcpy(&LSSslave->CANdata, &data[0], sizeof(LSSslave->CANdata));
 8005c82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c84:	3349      	adds	r3, #73	; 0x49
 8005c86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c88:	2208      	movs	r2, #8
 8005c8a:	0018      	movs	r0, r3
 8005c8c:	f007 fe30 	bl	800d8f0 <memcpy>
            LSSslave->service = cs;
 8005c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c92:	222b      	movs	r2, #43	; 0x2b
 8005c94:	18ba      	adds	r2, r7, r2
 8005c96:	2148      	movs	r1, #72	; 0x48
 8005c98:	7812      	ldrb	r2, [r2, #0]
 8005c9a:	545a      	strb	r2, [r3, r1]
            request_LSSslave_process = true;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ca0:	e004      	b.n	8005cac <CO_LSSslave_receive+0x2b8>
                break;
 8005ca2:	46c0      	nop			; (mov r8, r8)
 8005ca4:	e002      	b.n	8005cac <CO_LSSslave_receive+0x2b8>
                break;
 8005ca6:	46c0      	nop			; (mov r8, r8)
 8005ca8:	e000      	b.n	8005cac <CO_LSSslave_receive+0x2b8>
                break;
 8005caa:	46c0      	nop			; (mov r8, r8)
        }

        if (request_LSSslave_process) {
 8005cac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d002      	beq.n	8005cb8 <CO_LSSslave_receive+0x2c4>
            CO_FLAG_SET(LSSslave->sendResponse);
 8005cb2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	645a      	str	r2, [r3, #68]	; 0x44
                LSSslave->pFunctSignalPre(LSSslave->functSignalObjectPre);
            }
#endif
        }
    }
}
 8005cb8:	46c0      	nop			; (mov r8, r8)
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	b010      	add	sp, #64	; 0x40
 8005cbe:	bdb0      	pop	{r4, r5, r7, pc}
 8005cc0:	0800e914 	.word	0x0800e914

08005cc4 <CO_LSSslave_init>:
        uint16_t                CANdevRxIdx,
        uint16_t                CANidLssMaster,
        CO_CANmodule_t         *CANdevTx,
        uint16_t                CANdevTxIdx,
        uint16_t                CANidLssSlave)
{
 8005cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cc6:	b08b      	sub	sp, #44	; 0x2c
 8005cc8:	af04      	add	r7, sp, #16
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	60b9      	str	r1, [r7, #8]
 8005cce:	607a      	str	r2, [r7, #4]
 8005cd0:	603b      	str	r3, [r7, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 8005cd2:	2317      	movs	r3, #23
 8005cd4:	18fb      	adds	r3, r7, r3
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	701a      	strb	r2, [r3, #0]

    /* verify arguments */
    if (LSSslave==NULL || pendingBitRate == NULL || pendingNodeID == NULL ||
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d018      	beq.n	8005d12 <CO_LSSslave_init+0x4e>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d015      	beq.n	8005d12 <CO_LSSslave_init+0x4e>
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d012      	beq.n	8005d12 <CO_LSSslave_init+0x4e>
 8005cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00f      	beq.n	8005d12 <CO_LSSslave_init+0x4e>
        CANdevRx==NULL || CANdevTx==NULL ||
 8005cf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00c      	beq.n	8005d12 <CO_LSSslave_init+0x4e>
        !CO_LSS_NODE_ID_VALID(*pendingNodeID)
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	781b      	ldrb	r3, [r3, #0]
        CANdevRx==NULL || CANdevTx==NULL ||
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d004      	beq.n	8005d0a <CO_LSSslave_init+0x46>
        !CO_LSS_NODE_ID_VALID(*pendingNodeID)
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	b25b      	sxtb	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	da06      	bge.n	8005d18 <CO_LSSslave_init+0x54>
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	781b      	ldrb	r3, [r3, #0]
 8005d0e:	2bff      	cmp	r3, #255	; 0xff
 8005d10:	d002      	beq.n	8005d18 <CO_LSSslave_init+0x54>
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8005d12:	2301      	movs	r3, #1
 8005d14:	425b      	negs	r3, r3
 8005d16:	e060      	b.n	8005dda <CO_LSSslave_init+0x116>
    }

    /* Application must make sure that lssAddress is filled with data. */

    /* clear the object */
    memset(LSSslave, 0, sizeof(CO_LSSslave_t));
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	2274      	movs	r2, #116	; 0x74
 8005d1c:	2100      	movs	r1, #0
 8005d1e:	0018      	movs	r0, r3
 8005d20:	f007 fe02 	bl	800d928 <memset>

    /* Configure object variables */
    memcpy(&LSSslave->lssAddress, lssAddress, sizeof(LSSslave->lssAddress));
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	68b9      	ldr	r1, [r7, #8]
 8005d28:	2210      	movs	r2, #16
 8005d2a:	0018      	movs	r0, r3
 8005d2c:	f007 fde0 	bl	800d8f0 <memcpy>
    LSSslave->lssState = CO_LSS_STATE_WAITING;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	2200      	movs	r2, #0
 8005d34:	741a      	strb	r2, [r3, #16]
    LSSslave->fastscanPos = CO_LSS_FASTSCAN_VENDOR_ID;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	2234      	movs	r2, #52	; 0x34
 8005d3a:	2100      	movs	r1, #0
 8005d3c:	5499      	strb	r1, [r3, r2]

    LSSslave->pendingBitRate = pendingBitRate;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	639a      	str	r2, [r3, #56]	; 0x38
    LSSslave->pendingNodeID = pendingNodeID;
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	683a      	ldr	r2, [r7, #0]
 8005d48:	63da      	str	r2, [r3, #60]	; 0x3c
    LSSslave->activeNodeID = *pendingNodeID;
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	7819      	ldrb	r1, [r3, #0]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2240      	movs	r2, #64	; 0x40
 8005d52:	5499      	strb	r1, [r3, r2]
    CO_FLAG_CLEAR(LSSslave->sendResponse);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2200      	movs	r2, #0
 8005d58:	645a      	str	r2, [r3, #68]	; 0x44

    /* configure LSS CAN Master message reception */
    ret = CO_CANrxBufferInit(
 8005d5a:	2617      	movs	r6, #23
 8005d5c:	19bc      	adds	r4, r7, r6
 8005d5e:	4d21      	ldr	r5, [pc, #132]	; (8005de4 <CO_LSSslave_init+0x120>)
 8005d60:	2330      	movs	r3, #48	; 0x30
 8005d62:	2208      	movs	r2, #8
 8005d64:	4694      	mov	ip, r2
 8005d66:	44bc      	add	ip, r7
 8005d68:	4463      	add	r3, ip
 8005d6a:	881a      	ldrh	r2, [r3, #0]
 8005d6c:	232c      	movs	r3, #44	; 0x2c
 8005d6e:	2108      	movs	r1, #8
 8005d70:	468c      	mov	ip, r1
 8005d72:	44bc      	add	ip, r7
 8005d74:	4463      	add	r3, ip
 8005d76:	8819      	ldrh	r1, [r3, #0]
 8005d78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005d7a:	4b1b      	ldr	r3, [pc, #108]	; (8005de8 <CO_LSSslave_init+0x124>)
 8005d7c:	9302      	str	r3, [sp, #8]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	9301      	str	r3, [sp, #4]
 8005d82:	2300      	movs	r3, #0
 8005d84:	9300      	str	r3, [sp, #0]
 8005d86:	002b      	movs	r3, r5
 8005d88:	f001 fb7a 	bl	8007480 <CO_CANrxBufferInit>
 8005d8c:	0003      	movs	r3, r0
 8005d8e:	7023      	strb	r3, [r4, #0]
            0,                    /* rtr */
            (void*)LSSslave,      /* object passed to receive function */
            CO_LSSslave_receive); /* this function will process received message */

    /* configure LSS CAN Slave response message transmission */
    LSSslave->CANdevTx = CANdevTx;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005d94:	66da      	str	r2, [r3, #108]	; 0x6c
    LSSslave->TXbuff = CO_CANtxBufferInit(
 8005d96:	233c      	movs	r3, #60	; 0x3c
 8005d98:	2208      	movs	r2, #8
 8005d9a:	4694      	mov	ip, r2
 8005d9c:	44bc      	add	ip, r7
 8005d9e:	4463      	add	r3, ip
 8005da0:	881a      	ldrh	r2, [r3, #0]
 8005da2:	2338      	movs	r3, #56	; 0x38
 8005da4:	2108      	movs	r1, #8
 8005da6:	468c      	mov	ip, r1
 8005da8:	44bc      	add	ip, r7
 8005daa:	4463      	add	r3, ip
 8005dac:	8819      	ldrh	r1, [r3, #0]
 8005dae:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005db0:	2300      	movs	r3, #0
 8005db2:	9301      	str	r3, [sp, #4]
 8005db4:	2308      	movs	r3, #8
 8005db6:	9300      	str	r3, [sp, #0]
 8005db8:	2300      	movs	r3, #0
 8005dba:	f001 fbc9 	bl	8007550 <CO_CANtxBufferInit>
 8005dbe:	0002      	movs	r2, r0
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	671a      	str	r2, [r3, #112]	; 0x70
            CANidLssSlave,        /* CAN identifier */
            0,                    /* rtr */
            8,                    /* number of data bytes */
            0);                   /* synchronous message flag bit */

    if (LSSslave->TXbuff == NULL) {
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d102      	bne.n	8005dd2 <CO_LSSslave_init+0x10e>
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8005dcc:	19bb      	adds	r3, r7, r6
 8005dce:	22ff      	movs	r2, #255	; 0xff
 8005dd0:	701a      	strb	r2, [r3, #0]
    }

    return ret;
 8005dd2:	2317      	movs	r3, #23
 8005dd4:	18fb      	adds	r3, r7, r3
 8005dd6:	781b      	ldrb	r3, [r3, #0]
 8005dd8:	b25b      	sxtb	r3, r3
}
 8005dda:	0018      	movs	r0, r3
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	b007      	add	sp, #28
 8005de0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005de2:	46c0      	nop			; (mov r8, r8)
 8005de4:	000007ff 	.word	0x000007ff
 8005de8:	080059f5 	.word	0x080059f5

08005dec <CO_LSSslave_process>:
    }
}


/******************************************************************************/
bool_t CO_LSSslave_process(CO_LSSslave_t *LSSslave) {
 8005dec:	b590      	push	{r4, r7, lr}
 8005dee:	b08d      	sub	sp, #52	; 0x34
 8005df0:	af00      	add	r7, sp, #0
 8005df2:	6078      	str	r0, [r7, #4]
    bool_t resetCommunication = false;
 8005df4:	2300      	movs	r3, #0
 8005df6:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (CO_FLAG_READ(LSSslave->sendResponse)) {
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d100      	bne.n	8005e02 <CO_LSSslave_process+0x16>
 8005e00:	e186      	b.n	8006110 <CO_LSSslave_process+0x324>
        uint8_t nid;
        uint8_t errorCode;
        uint8_t errorCodeManuf;
        uint8_t tableSelector;
        uint8_t tableIndex;
        bool_t CANsend = false;
 8005e02:	2300      	movs	r3, #0
 8005e04:	627b      	str	r3, [r7, #36]	; 0x24
        uint32_t valSw;

        memset(&LSSslave->TXbuff->data[0], 0, sizeof(LSSslave->TXbuff->data));
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e0a:	3305      	adds	r3, #5
 8005e0c:	2208      	movs	r2, #8
 8005e0e:	2100      	movs	r1, #0
 8005e10:	0018      	movs	r0, r3
 8005e12:	f007 fd89 	bl	800d928 <memset>

        switch (LSSslave->service) {
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2248      	movs	r2, #72	; 0x48
 8005e1a:	5c9b      	ldrb	r3, [r3, r2]
 8005e1c:	3b04      	subs	r3, #4
 8005e1e:	2b5a      	cmp	r3, #90	; 0x5a
 8005e20:	d900      	bls.n	8005e24 <CO_LSSslave_process+0x38>
 8005e22:	e160      	b.n	80060e6 <CO_LSSslave_process+0x2fa>
 8005e24:	009a      	lsls	r2, r3, #2
 8005e26:	4bbd      	ldr	r3, [pc, #756]	; (800611c <CO_LSSslave_process+0x330>)
 8005e28:	18d3      	adds	r3, r2, r3
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	469f      	mov	pc, r3
        case CO_LSS_SWITCH_STATE_GLOBAL: {
            /* Node-Id was unconfigured before, now it is configured,
             * enter the NMT Reset communication autonomously. */
            resetCommunication = true;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	62fb      	str	r3, [r7, #44]	; 0x2c
            break;
 8005e32:	e15f      	b.n	80060f4 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_SWITCH_STATE_SEL_SERIAL: {
            LSSslave->TXbuff->data[0] = CO_LSS_SWITCH_STATE_SEL;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e38:	2244      	movs	r2, #68	; 0x44
 8005e3a:	715a      	strb	r2, [r3, #5]
            CANsend = true;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005e40:	e158      	b.n	80060f4 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_CFG_NODE_ID: {
            nid = LSSslave->CANdata[1];
 8005e42:	2013      	movs	r0, #19
 8005e44:	183b      	adds	r3, r7, r0
 8005e46:	687a      	ldr	r2, [r7, #4]
 8005e48:	214a      	movs	r1, #74	; 0x4a
 8005e4a:	5c52      	ldrb	r2, [r2, r1]
 8005e4c:	701a      	strb	r2, [r3, #0]
            errorCode = CO_LSS_CFG_NODE_ID_OK;
 8005e4e:	232b      	movs	r3, #43	; 0x2b
 8005e50:	18fb      	adds	r3, r7, r3
 8005e52:	2200      	movs	r2, #0
 8005e54:	701a      	strb	r2, [r3, #0]

            if (CO_LSS_NODE_ID_VALID(nid)) {
 8005e56:	183b      	adds	r3, r7, r0
 8005e58:	781b      	ldrb	r3, [r3, #0]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d004      	beq.n	8005e68 <CO_LSSslave_process+0x7c>
 8005e5e:	183b      	adds	r3, r7, r0
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	b25b      	sxtb	r3, r3
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	da04      	bge.n	8005e72 <CO_LSSslave_process+0x86>
 8005e68:	2313      	movs	r3, #19
 8005e6a:	18fb      	adds	r3, r7, r3
 8005e6c:	781b      	ldrb	r3, [r3, #0]
 8005e6e:	2bff      	cmp	r3, #255	; 0xff
 8005e70:	d106      	bne.n	8005e80 <CO_LSSslave_process+0x94>
                *LSSslave->pendingNodeID = nid;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e76:	2213      	movs	r2, #19
 8005e78:	18ba      	adds	r2, r7, r2
 8005e7a:	7812      	ldrb	r2, [r2, #0]
 8005e7c:	701a      	strb	r2, [r3, #0]
 8005e7e:	e003      	b.n	8005e88 <CO_LSSslave_process+0x9c>
            }
            else {
                errorCode = CO_LSS_CFG_NODE_ID_OUT_OF_RANGE;
 8005e80:	232b      	movs	r3, #43	; 0x2b
 8005e82:	18fb      	adds	r3, r7, r3
 8005e84:	2201      	movs	r2, #1
 8005e86:	701a      	strb	r2, [r3, #0]
            }

            /* send confirmation */
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e8c:	687a      	ldr	r2, [r7, #4]
 8005e8e:	2148      	movs	r1, #72	; 0x48
 8005e90:	5c52      	ldrb	r2, [r2, r1]
 8005e92:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = errorCode;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e98:	222b      	movs	r2, #43	; 0x2b
 8005e9a:	18ba      	adds	r2, r7, r2
 8005e9c:	7812      	ldrb	r2, [r2, #0]
 8005e9e:	719a      	strb	r2, [r3, #6]
            /* we do not use spec-error, always 0 */
            CANsend = true;
 8005ea0:	2301      	movs	r3, #1
 8005ea2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005ea4:	e126      	b.n	80060f4 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_CFG_BIT_TIMING: {
            if (LSSslave->pFunctLSScheckBitRate == NULL) {
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d100      	bne.n	8005eb0 <CO_LSSslave_process+0xc4>
 8005eae:	e11c      	b.n	80060ea <CO_LSSslave_process+0x2fe>
                /* setting bit timing is not supported. Drop request */
                break;
            }

            tableSelector = LSSslave->CANdata[1];
 8005eb0:	241d      	movs	r4, #29
 8005eb2:	193b      	adds	r3, r7, r4
 8005eb4:	687a      	ldr	r2, [r7, #4]
 8005eb6:	214a      	movs	r1, #74	; 0x4a
 8005eb8:	5c52      	ldrb	r2, [r2, r1]
 8005eba:	701a      	strb	r2, [r3, #0]
            tableIndex = LSSslave->CANdata[2];
 8005ebc:	201c      	movs	r0, #28
 8005ebe:	183b      	adds	r3, r7, r0
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	214b      	movs	r1, #75	; 0x4b
 8005ec4:	5c52      	ldrb	r2, [r2, r1]
 8005ec6:	701a      	strb	r2, [r3, #0]
            errorCode = CO_LSS_CFG_BIT_TIMING_OK;
 8005ec8:	232b      	movs	r3, #43	; 0x2b
 8005eca:	18fb      	adds	r3, r7, r3
 8005ecc:	2200      	movs	r2, #0
 8005ece:	701a      	strb	r2, [r3, #0]
            errorCodeManuf = CO_LSS_CFG_BIT_TIMING_OK;
 8005ed0:	232a      	movs	r3, #42	; 0x2a
 8005ed2:	18fb      	adds	r3, r7, r3
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	701a      	strb	r2, [r3, #0]

            if (tableSelector == 0 && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 8005ed8:	193b      	adds	r3, r7, r4
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d12b      	bne.n	8005f38 <CO_LSSslave_process+0x14c>
 8005ee0:	183b      	adds	r3, r7, r0
 8005ee2:	781b      	ldrb	r3, [r3, #0]
 8005ee4:	2b05      	cmp	r3, #5
 8005ee6:	d027      	beq.n	8005f38 <CO_LSSslave_process+0x14c>
 8005ee8:	183b      	adds	r3, r7, r0
 8005eea:	781b      	ldrb	r3, [r3, #0]
 8005eec:	2b09      	cmp	r3, #9
 8005eee:	d823      	bhi.n	8005f38 <CO_LSSslave_process+0x14c>
                uint16_t bit = CO_LSS_bitTimingTableLookup[tableIndex];
 8005ef0:	183b      	adds	r3, r7, r0
 8005ef2:	7819      	ldrb	r1, [r3, #0]
 8005ef4:	241a      	movs	r4, #26
 8005ef6:	193b      	adds	r3, r7, r4
 8005ef8:	4a89      	ldr	r2, [pc, #548]	; (8006120 <CO_LSSslave_process+0x334>)
 8005efa:	0049      	lsls	r1, r1, #1
 8005efc:	5a8a      	ldrh	r2, [r1, r2]
 8005efe:	801a      	strh	r2, [r3, #0]
                bool_t bit_rate_supported = LSSslave->pFunctLSScheckBitRate(
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8005f08:	193b      	adds	r3, r7, r4
 8005f0a:	881b      	ldrh	r3, [r3, #0]
 8005f0c:	0019      	movs	r1, r3
 8005f0e:	4790      	blx	r2
 8005f10:	0003      	movs	r3, r0
 8005f12:	617b      	str	r3, [r7, #20]
                    LSSslave->functLSScheckBitRateObject, bit);

                if (bit_rate_supported) {
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d005      	beq.n	8005f26 <CO_LSSslave_process+0x13a>
                    *LSSslave->pendingBitRate = bit;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f1e:	193a      	adds	r2, r7, r4
 8005f20:	8812      	ldrh	r2, [r2, #0]
 8005f22:	801a      	strh	r2, [r3, #0]
            if (tableSelector == 0 && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 8005f24:	e00c      	b.n	8005f40 <CO_LSSslave_process+0x154>
                }
                else {
                    errorCode = CO_LSS_CFG_BIT_TIMING_MANUFACTURER;
 8005f26:	232b      	movs	r3, #43	; 0x2b
 8005f28:	18fb      	adds	r3, r7, r3
 8005f2a:	22ff      	movs	r2, #255	; 0xff
 8005f2c:	701a      	strb	r2, [r3, #0]
                    errorCodeManuf = CO_LSS_CFG_BIT_TIMING_OUT_OF_RANGE;
 8005f2e:	232a      	movs	r3, #42	; 0x2a
 8005f30:	18fb      	adds	r3, r7, r3
 8005f32:	2201      	movs	r2, #1
 8005f34:	701a      	strb	r2, [r3, #0]
            if (tableSelector == 0 && CO_LSS_BIT_TIMING_VALID(tableIndex)) {
 8005f36:	e003      	b.n	8005f40 <CO_LSSslave_process+0x154>
                }
            }
            else {
                /* we currently only support CiA301 bit timing table */
                errorCode = CO_LSS_CFG_BIT_TIMING_OUT_OF_RANGE;
 8005f38:	232b      	movs	r3, #43	; 0x2b
 8005f3a:	18fb      	adds	r3, r7, r3
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	701a      	strb	r2, [r3, #0]
            }

            /* send confirmation */
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f44:	687a      	ldr	r2, [r7, #4]
 8005f46:	2148      	movs	r1, #72	; 0x48
 8005f48:	5c52      	ldrb	r2, [r2, r1]
 8005f4a:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = errorCode;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f50:	222b      	movs	r2, #43	; 0x2b
 8005f52:	18ba      	adds	r2, r7, r2
 8005f54:	7812      	ldrb	r2, [r2, #0]
 8005f56:	719a      	strb	r2, [r3, #6]
            LSSslave->TXbuff->data[2] = errorCodeManuf;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f5c:	222a      	movs	r2, #42	; 0x2a
 8005f5e:	18ba      	adds	r2, r7, r2
 8005f60:	7812      	ldrb	r2, [r2, #0]
 8005f62:	71da      	strb	r2, [r3, #7]
            CANsend = true;
 8005f64:	2301      	movs	r3, #1
 8005f66:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005f68:	e0c4      	b.n	80060f4 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_CFG_ACTIVATE_BIT_TIMING: {
            if (LSSslave->pFunctLSScheckBitRate == NULL) {
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d100      	bne.n	8005f74 <CO_LSSslave_process+0x188>
 8005f72:	e0bc      	b.n	80060ee <CO_LSSslave_process+0x302>
                /* setting bit timing is not supported. Drop request */
                break;
            }

            /* notify application */
            if (LSSslave->pFunctLSSactivateBitRate != NULL) {
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d100      	bne.n	8005f7e <CO_LSSslave_process+0x192>
 8005f7c:	e0b9      	b.n	80060f2 <CO_LSSslave_process+0x306>
                uint16_t delay = ((uint16_t) LSSslave->CANdata[2]) << 8;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	224b      	movs	r2, #75	; 0x4b
 8005f82:	5c9b      	ldrb	r3, [r3, r2]
 8005f84:	b29a      	uxth	r2, r3
 8005f86:	241e      	movs	r4, #30
 8005f88:	193b      	adds	r3, r7, r4
 8005f8a:	0212      	lsls	r2, r2, #8
 8005f8c:	801a      	strh	r2, [r3, #0]
                delay |= LSSslave->CANdata[1];
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	224a      	movs	r2, #74	; 0x4a
 8005f92:	5c9b      	ldrb	r3, [r3, r2]
 8005f94:	b299      	uxth	r1, r3
 8005f96:	193b      	adds	r3, r7, r4
 8005f98:	193a      	adds	r2, r7, r4
 8005f9a:	8812      	ldrh	r2, [r2, #0]
 8005f9c:	430a      	orrs	r2, r1
 8005f9e:	801a      	strh	r2, [r3, #0]
                LSSslave->pFunctLSSactivateBitRate(
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6e18      	ldr	r0, [r3, #96]	; 0x60
 8005fa8:	193b      	adds	r3, r7, r4
 8005faa:	881b      	ldrh	r3, [r3, #0]
 8005fac:	0019      	movs	r1, r3
 8005fae:	4790      	blx	r2
                    LSSslave->functLSSactivateBitRateObject, delay);
            }
            break;
 8005fb0:	e09f      	b.n	80060f2 <CO_LSSslave_process+0x306>
        }
        case CO_LSS_CFG_STORE: {
            errorCode = CO_LSS_CFG_STORE_OK;
 8005fb2:	212b      	movs	r1, #43	; 0x2b
 8005fb4:	187b      	adds	r3, r7, r1
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	701a      	strb	r2, [r3, #0]

            if (LSSslave->pFunctLSScfgStore == NULL) {
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d103      	bne.n	8005fca <CO_LSSslave_process+0x1de>
                /* storing is not supported. Reply error */
                errorCode = CO_LSS_CFG_STORE_NOT_SUPPORTED;
 8005fc2:	187b      	adds	r3, r7, r1
 8005fc4:	2201      	movs	r2, #1
 8005fc6:	701a      	strb	r2, [r3, #0]
 8005fc8:	e014      	b.n	8005ff4 <CO_LSSslave_process+0x208>
            }
            else {
                bool_t result;
                /* Store "pending" to "persistent" */
                result =
                   LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject,
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6e98      	ldr	r0, [r3, #104]	; 0x68
                                               *LSSslave->pendingNodeID,
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                   LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject,
 8005fd6:	7819      	ldrb	r1, [r3, #0]
                                               *LSSslave->pendingBitRate);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                   LSSslave->pFunctLSScfgStore(LSSslave->functLSScfgStoreObject,
 8005fdc:	881b      	ldrh	r3, [r3, #0]
 8005fde:	001a      	movs	r2, r3
 8005fe0:	47a0      	blx	r4
 8005fe2:	0003      	movs	r3, r0
 8005fe4:	623b      	str	r3, [r7, #32]
                if (!result) {
 8005fe6:	6a3b      	ldr	r3, [r7, #32]
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d103      	bne.n	8005ff4 <CO_LSSslave_process+0x208>
                    errorCode = CO_LSS_CFG_STORE_FAILED;
 8005fec:	232b      	movs	r3, #43	; 0x2b
 8005fee:	18fb      	adds	r3, r7, r3
 8005ff0:	2202      	movs	r2, #2
 8005ff2:	701a      	strb	r2, [r3, #0]
                }
            }

            /* send confirmation */
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff8:	687a      	ldr	r2, [r7, #4]
 8005ffa:	2148      	movs	r1, #72	; 0x48
 8005ffc:	5c52      	ldrb	r2, [r2, r1]
 8005ffe:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = errorCode;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006004:	222b      	movs	r2, #43	; 0x2b
 8006006:	18ba      	adds	r2, r7, r2
 8006008:	7812      	ldrb	r2, [r2, #0]
 800600a:	719a      	strb	r2, [r3, #6]
            /* we do not use spec-error, always 0 */
            CANsend = true;
 800600c:	2301      	movs	r3, #1
 800600e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006010:	e070      	b.n	80060f4 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_VENDOR: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	2148      	movs	r1, #72	; 0x48
 800601a:	5c52      	ldrb	r2, [r2, r1]
 800601c:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.vendorID);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006028:	3306      	adds	r3, #6
 800602a:	220c      	movs	r2, #12
 800602c:	18b9      	adds	r1, r7, r2
 800602e:	2204      	movs	r2, #4
 8006030:	0018      	movs	r0, r3
 8006032:	f007 fc5d 	bl	800d8f0 <memcpy>
            CANsend = true;
 8006036:	2301      	movs	r3, #1
 8006038:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800603a:	e05b      	b.n	80060f4 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_PRODUCT: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006040:	687a      	ldr	r2, [r7, #4]
 8006042:	2148      	movs	r1, #72	; 0x48
 8006044:	5c52      	ldrb	r2, [r2, r1]
 8006046:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.productCode);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006052:	3306      	adds	r3, #6
 8006054:	220c      	movs	r2, #12
 8006056:	18b9      	adds	r1, r7, r2
 8006058:	2204      	movs	r2, #4
 800605a:	0018      	movs	r0, r3
 800605c:	f007 fc48 	bl	800d8f0 <memcpy>
            CANsend = true;
 8006060:	2301      	movs	r3, #1
 8006062:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006064:	e046      	b.n	80060f4 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_REV: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800606a:	687a      	ldr	r2, [r7, #4]
 800606c:	2148      	movs	r1, #72	; 0x48
 800606e:	5c52      	ldrb	r2, [r2, r1]
 8006070:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.revisionNumber);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800607c:	3306      	adds	r3, #6
 800607e:	220c      	movs	r2, #12
 8006080:	18b9      	adds	r1, r7, r2
 8006082:	2204      	movs	r2, #4
 8006084:	0018      	movs	r0, r3
 8006086:	f007 fc33 	bl	800d8f0 <memcpy>
            CANsend = true;
 800608a:	2301      	movs	r3, #1
 800608c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800608e:	e031      	b.n	80060f4 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_SERIAL: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	2148      	movs	r1, #72	; 0x48
 8006098:	5c52      	ldrb	r2, [r2, r1]
 800609a:	715a      	strb	r2, [r3, #5]
            valSw = CO_SWAP_32(LSSslave->lssAddress.identity.serialNumber);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	68db      	ldr	r3, [r3, #12]
 80060a0:	60fb      	str	r3, [r7, #12]
            memcpy(&LSSslave->TXbuff->data[1], &valSw, sizeof(valSw));
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060a6:	3306      	adds	r3, #6
 80060a8:	220c      	movs	r2, #12
 80060aa:	18b9      	adds	r1, r7, r2
 80060ac:	2204      	movs	r2, #4
 80060ae:	0018      	movs	r0, r3
 80060b0:	f007 fc1e 	bl	800d8f0 <memcpy>
            CANsend = true;
 80060b4:	2301      	movs	r3, #1
 80060b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80060b8:	e01c      	b.n	80060f4 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_INQUIRE_NODE_ID: {
            LSSslave->TXbuff->data[0] = LSSslave->service;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060be:	687a      	ldr	r2, [r7, #4]
 80060c0:	2148      	movs	r1, #72	; 0x48
 80060c2:	5c52      	ldrb	r2, [r2, r1]
 80060c4:	715a      	strb	r2, [r3, #5]
            LSSslave->TXbuff->data[1] = LSSslave->activeNodeID;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	2140      	movs	r1, #64	; 0x40
 80060ce:	5c52      	ldrb	r2, [r2, r1]
 80060d0:	719a      	strb	r2, [r3, #6]
            CANsend = true;
 80060d2:	2301      	movs	r3, #1
 80060d4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80060d6:	e00d      	b.n	80060f4 <CO_LSSslave_process+0x308>
        }
        case CO_LSS_IDENT_FASTSCAN: {
            LSSslave->TXbuff->data[0] = CO_LSS_IDENT_SLAVE;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060dc:	224f      	movs	r2, #79	; 0x4f
 80060de:	715a      	strb	r2, [r3, #5]
            CANsend = true;
 80060e0:	2301      	movs	r3, #1
 80060e2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80060e4:	e006      	b.n	80060f4 <CO_LSSslave_process+0x308>
        }
        default: {
            break;
 80060e6:	46c0      	nop			; (mov r8, r8)
 80060e8:	e004      	b.n	80060f4 <CO_LSSslave_process+0x308>
                break;
 80060ea:	46c0      	nop			; (mov r8, r8)
 80060ec:	e002      	b.n	80060f4 <CO_LSSslave_process+0x308>
                break;
 80060ee:	46c0      	nop			; (mov r8, r8)
 80060f0:	e000      	b.n	80060f4 <CO_LSSslave_process+0x308>
            break;
 80060f2:	46c0      	nop			; (mov r8, r8)
        }
        }

        if(CANsend) {
 80060f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d007      	beq.n	800610a <CO_LSSslave_process+0x31e>
            CO_CANsend(LSSslave->CANdevTx, LSSslave->TXbuff);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006102:	0019      	movs	r1, r3
 8006104:	0010      	movs	r0, r2
 8006106:	f001 faeb 	bl	80076e0 <CO_CANsend>
        }

        CO_FLAG_CLEAR(LSSslave->sendResponse);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	645a      	str	r2, [r3, #68]	; 0x44
    }

    return resetCommunication;
 8006110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8006112:	0018      	movs	r0, r3
 8006114:	46bd      	mov	sp, r7
 8006116:	b00d      	add	sp, #52	; 0x34
 8006118:	bd90      	pop	{r4, r7, pc}
 800611a:	46c0      	nop			; (mov r8, r8)
 800611c:	0800e95c 	.word	0x0800e95c
 8006120:	0800e900 	.word	0x0800e900

08006124 <CO_isError>:
static inline bool_t CO_isError(CO_EM_t *em, const uint8_t errorBit) {
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
 800612c:	000a      	movs	r2, r1
 800612e:	1cfb      	adds	r3, r7, #3
 8006130:	701a      	strb	r2, [r3, #0]
    uint8_t index = errorBit >> 3;
 8006132:	210f      	movs	r1, #15
 8006134:	187b      	adds	r3, r7, r1
 8006136:	1cfa      	adds	r2, r7, #3
 8006138:	7812      	ldrb	r2, [r2, #0]
 800613a:	08d2      	lsrs	r2, r2, #3
 800613c:	701a      	strb	r2, [r3, #0]
    uint8_t bitmask = 1 << (errorBit & 0x7);
 800613e:	1cfb      	adds	r3, r7, #3
 8006140:	781b      	ldrb	r3, [r3, #0]
 8006142:	2207      	movs	r2, #7
 8006144:	4013      	ands	r3, r2
 8006146:	2201      	movs	r2, #1
 8006148:	409a      	lsls	r2, r3
 800614a:	200e      	movs	r0, #14
 800614c:	183b      	adds	r3, r7, r0
 800614e:	701a      	strb	r2, [r3, #0]
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00d      	beq.n	8006172 <CO_isError+0x4e>
    return (em == NULL || index >= (CO_CONFIG_EM_ERR_STATUS_BITS_COUNT / 8)
 8006156:	187b      	adds	r3, r7, r1
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	2b09      	cmp	r3, #9
 800615c:	d809      	bhi.n	8006172 <CO_isError+0x4e>
            || (em->errorStatusBits[index] & bitmask) != 0) ? true : false;
 800615e:	187b      	adds	r3, r7, r1
 8006160:	781b      	ldrb	r3, [r3, #0]
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	5cd3      	ldrb	r3, [r2, r3]
 8006166:	183a      	adds	r2, r7, r0
 8006168:	7812      	ldrb	r2, [r2, #0]
 800616a:	4013      	ands	r3, r2
 800616c:	b2db      	uxtb	r3, r3
 800616e:	2b00      	cmp	r3, #0
 8006170:	d001      	beq.n	8006176 <CO_isError+0x52>
 8006172:	2301      	movs	r3, #1
 8006174:	e000      	b.n	8006178 <CO_isError+0x54>
 8006176:	2300      	movs	r3, #0
}
 8006178:	0018      	movs	r0, r3
 800617a:	46bd      	mov	sp, r7
 800617c:	b004      	add	sp, #16
 800617e:	bd80      	pop	{r7, pc}

08006180 <CO_getErrorRegister>:
static inline uint8_t CO_getErrorRegister(CO_EM_t *em) {
 8006180:	b580      	push	{r7, lr}
 8006182:	b082      	sub	sp, #8
 8006184:	af00      	add	r7, sp, #0
 8006186:	6078      	str	r0, [r7, #4]
    return (em == NULL || em->errorRegister == NULL) ? 0 : *em->errorRegister;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d007      	beq.n	800619e <CO_getErrorRegister+0x1e>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d003      	beq.n	800619e <CO_getErrorRegister+0x1e>
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	781b      	ldrb	r3, [r3, #0]
 800619c:	e000      	b.n	80061a0 <CO_getErrorRegister+0x20>
 800619e:	2300      	movs	r3, #0
}
 80061a0:	0018      	movs	r0, r3
 80061a2:	46bd      	mov	sp, r7
 80061a4:	b002      	add	sp, #8
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <CO_NMT_getInternalState>:
 *
 * @param NMT This object.
 *
 * @return @ref CO_NMT_internalState_t
 */
static inline CO_NMT_internalState_t CO_NMT_getInternalState(CO_NMT_t *NMT) {
 80061a8:	b580      	push	{r7, lr}
 80061aa:	b082      	sub	sp, #8
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
    return (NMT == NULL) ? CO_NMT_INITIALIZING : NMT->operatingState;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d003      	beq.n	80061be <CO_NMT_getInternalState+0x16>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	b25b      	sxtb	r3, r3
 80061bc:	e000      	b.n	80061c0 <CO_NMT_getInternalState+0x18>
 80061be:	2300      	movs	r3, #0
}
 80061c0:	0018      	movs	r0, r3
 80061c2:	46bd      	mov	sp, r7
 80061c4:	b002      	add	sp, #8
 80061c6:	bd80      	pop	{r7, pc}

080061c8 <CO_LSSslave_getState>:
 * Get current LSS state
 *
 * @param LSSslave This object.
 * @return #CO_LSS_state_t
 */
static inline CO_LSS_state_t CO_LSSslave_getState(CO_LSSslave_t *LSSslave) {
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b082      	sub	sp, #8
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
    return (LSSslave == NULL) ? CO_LSS_STATE_WAITING : LSSslave->lssState;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d002      	beq.n	80061dc <CO_LSSslave_getState+0x14>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	7c1b      	ldrb	r3, [r3, #16]
 80061da:	e000      	b.n	80061de <CO_LSSslave_getState+0x16>
 80061dc:	2300      	movs	r3, #0
}
 80061de:	0018      	movs	r0, r3
 80061e0:	46bd      	mov	sp, r7
 80061e2:	b002      	add	sp, #8
 80061e4:	bd80      	pop	{r7, pc}

080061e6 <CO_new>:
#define ON_MULTI_OD(sentence) sentence
#else
#define ON_MULTI_OD(sentence)
#endif

CO_t *CO_new(CO_config_t *config, uint32_t *heapMemoryUsed) {
 80061e6:	b590      	push	{r4, r7, lr}
 80061e8:	b087      	sub	sp, #28
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
 80061ee:	6039      	str	r1, [r7, #0]
    CO_t *co = NULL;
 80061f0:	2300      	movs	r3, #0
 80061f2:	60fb      	str	r3, [r7, #12]
    /* return values */
    CO_t *coFinal = NULL;
 80061f4:	2300      	movs	r3, #0
 80061f6:	617b      	str	r3, [r7, #20]
    uint32_t mem = 0;
 80061f8:	2300      	movs	r3, #0
 80061fa:	613b      	str	r3, [r7, #16]
#else
        (void) config;
#endif

        /* CANopen object */
        CO_alloc_break_on_fail(co, 1, sizeof(*co));
 80061fc:	2140      	movs	r1, #64	; 0x40
 80061fe:	2001      	movs	r0, #1
 8006200:	f007 f950 	bl	800d4a4 <calloc>
 8006204:	0003      	movs	r3, r0
 8006206:	60fb      	str	r3, [r7, #12]
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d100      	bne.n	8006210 <CO_new+0x2a>
 800620e:	e0fd      	b.n	800640c <CO_new+0x226>
 8006210:	693b      	ldr	r3, [r7, #16]
 8006212:	3340      	adds	r3, #64	; 0x40
 8006214:	613b      	str	r3, [r7, #16]
        /* NMT_Heartbeat */
        ON_MULTI_OD(uint8_t RX_CNT_NMT_SLV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_NMT_MST = 0);
        ON_MULTI_OD(uint8_t TX_CNT_HB_PROD = 0);
        if (CO_GET_CNT(NMT) == 1) {
            CO_alloc_break_on_fail(co->NMT, CO_GET_CNT(NMT), sizeof(*co->NMT));
 8006216:	212c      	movs	r1, #44	; 0x2c
 8006218:	2001      	movs	r0, #1
 800621a:	f007 f943 	bl	800d4a4 <calloc>
 800621e:	0003      	movs	r3, r0
 8006220:	001a      	movs	r2, r3
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	611a      	str	r2, [r3, #16]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	691b      	ldr	r3, [r3, #16]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d100      	bne.n	8006230 <CO_new+0x4a>
 800622e:	e0ef      	b.n	8006410 <CO_new+0x22a>
 8006230:	693b      	ldr	r3, [r7, #16]
 8006232:	332c      	adds	r3, #44	; 0x2c
 8006234:	613b      	str	r3, [r7, #16]
        }

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
        ON_MULTI_OD(uint8_t RX_CNT_HB_CONS = 0);
        if (CO_GET_CNT(HB_CONS) == 1) {
            uint8_t countOfMonitoredNodes = CO_GET_CNT(ARR_1016);
 8006236:	240b      	movs	r4, #11
 8006238:	193b      	adds	r3, r7, r4
 800623a:	2208      	movs	r2, #8
 800623c:	701a      	strb	r2, [r3, #0]
            CO_alloc_break_on_fail(co->HBcons, CO_GET_CNT(HB_CONS), sizeof(*co->HBcons));
 800623e:	2130      	movs	r1, #48	; 0x30
 8006240:	2001      	movs	r0, #1
 8006242:	f007 f92f 	bl	800d4a4 <calloc>
 8006246:	0003      	movs	r3, r0
 8006248:	001a      	movs	r2, r3
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	615a      	str	r2, [r3, #20]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d100      	bne.n	8006258 <CO_new+0x72>
 8006256:	e0dd      	b.n	8006414 <CO_new+0x22e>
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	3330      	adds	r3, #48	; 0x30
 800625c:	613b      	str	r3, [r7, #16]
            CO_alloc_break_on_fail(co->HBconsMonitoredNodes, countOfMonitoredNodes, sizeof(*co->HBconsMonitoredNodes));
 800625e:	193b      	adds	r3, r7, r4
 8006260:	781b      	ldrb	r3, [r3, #0]
 8006262:	2110      	movs	r1, #16
 8006264:	0018      	movs	r0, r3
 8006266:	f007 f91d 	bl	800d4a4 <calloc>
 800626a:	0003      	movs	r3, r0
 800626c:	001a      	movs	r2, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	619a      	str	r2, [r3, #24]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	699b      	ldr	r3, [r3, #24]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d100      	bne.n	800627c <CO_new+0x96>
 800627a:	e0cd      	b.n	8006418 <CO_new+0x232>
 800627c:	193b      	adds	r3, r7, r4
 800627e:	781b      	ldrb	r3, [r3, #0]
 8006280:	011b      	lsls	r3, r3, #4
 8006282:	693a      	ldr	r2, [r7, #16]
 8006284:	18d3      	adds	r3, r2, r3
 8006286:	613b      	str	r3, [r7, #16]

        /* Emergency */
        ON_MULTI_OD(uint8_t RX_CNT_EM_CONS = 0);
        ON_MULTI_OD(uint8_t TX_CNT_EM_PROD = 0);
        if (CO_GET_CNT(EM) == 1) {
            CO_alloc_break_on_fail(co->em, CO_GET_CNT(EM), sizeof(*co->em));
 8006288:	2150      	movs	r1, #80	; 0x50
 800628a:	2001      	movs	r0, #1
 800628c:	f007 f90a 	bl	800d4a4 <calloc>
 8006290:	0003      	movs	r3, r0
 8006292:	001a      	movs	r2, r3
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	61da      	str	r2, [r3, #28]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	69db      	ldr	r3, [r3, #28]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d100      	bne.n	80062a2 <CO_new+0xbc>
 80062a0:	e0bc      	b.n	800641c <CO_new+0x236>
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	3350      	adds	r3, #80	; 0x50
 80062a6:	613b      	str	r3, [r7, #16]
 #endif
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
            ON_MULTI_OD(TX_CNT_EM_PROD = 1);
 #endif
 #if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
            uint8_t fifoSize = CO_GET_CNT(ARR_1003) + 1;
 80062a8:	240a      	movs	r4, #10
 80062aa:	193b      	adds	r3, r7, r4
 80062ac:	2211      	movs	r2, #17
 80062ae:	701a      	strb	r2, [r3, #0]
            if (fifoSize >= 2) {
 80062b0:	193b      	adds	r3, r7, r4
 80062b2:	781b      	ldrb	r3, [r3, #0]
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d914      	bls.n	80062e2 <CO_new+0xfc>
                CO_alloc_break_on_fail(co->em_fifo, fifoSize, sizeof(*co->em_fifo));
 80062b8:	193b      	adds	r3, r7, r4
 80062ba:	781b      	ldrb	r3, [r3, #0]
 80062bc:	2108      	movs	r1, #8
 80062be:	0018      	movs	r0, r3
 80062c0:	f007 f8f0 	bl	800d4a4 <calloc>
 80062c4:	0003      	movs	r3, r0
 80062c6:	001a      	movs	r2, r3
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	621a      	str	r2, [r3, #32]
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	6a1b      	ldr	r3, [r3, #32]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d100      	bne.n	80062d6 <CO_new+0xf0>
 80062d4:	e0a4      	b.n	8006420 <CO_new+0x23a>
 80062d6:	193b      	adds	r3, r7, r4
 80062d8:	781b      	ldrb	r3, [r3, #0]
 80062da:	00db      	lsls	r3, r3, #3
 80062dc:	693a      	ldr	r2, [r7, #16]
 80062de:	18d3      	adds	r3, r2, r3
 80062e0:	613b      	str	r3, [r7, #16]

        /* SDOserver */
        ON_MULTI_OD(uint8_t RX_CNT_SDO_SRV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_SDO_SRV = 0);
        if (CO_GET_CNT(SDO_SRV) > 0) {
            CO_alloc_break_on_fail(co->SDOserver, CO_GET_CNT(SDO_SRV), sizeof(*co->SDOserver));
 80062e2:	21a8      	movs	r1, #168	; 0xa8
 80062e4:	2001      	movs	r0, #1
 80062e6:	f007 f8dd 	bl	800d4a4 <calloc>
 80062ea:	0003      	movs	r3, r0
 80062ec:	001a      	movs	r2, r3
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	625a      	str	r2, [r3, #36]	; 0x24
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d100      	bne.n	80062fc <CO_new+0x116>
 80062fa:	e093      	b.n	8006424 <CO_new+0x23e>
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	33a8      	adds	r3, #168	; 0xa8
 8006300:	613b      	str	r3, [r7, #16]

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
        ON_MULTI_OD(uint8_t RX_CNT_TIME = 0);
        ON_MULTI_OD(uint8_t TX_CNT_TIME = 0);
        if (CO_GET_CNT(TIME) == 1) {
            CO_alloc_break_on_fail(co->TIME, CO_GET_CNT(TIME), sizeof(*co->TIME));
 8006302:	212c      	movs	r1, #44	; 0x2c
 8006304:	2001      	movs	r0, #1
 8006306:	f007 f8cd 	bl	800d4a4 <calloc>
 800630a:	0003      	movs	r3, r0
 800630c:	001a      	movs	r2, r3
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	629a      	str	r2, [r3, #40]	; 0x28
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006316:	2b00      	cmp	r3, #0
 8006318:	d100      	bne.n	800631c <CO_new+0x136>
 800631a:	e085      	b.n	8006428 <CO_new+0x242>
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	332c      	adds	r3, #44	; 0x2c
 8006320:	613b      	str	r3, [r7, #16]

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
        ON_MULTI_OD(uint8_t RX_CNT_SYNC = 0);
        ON_MULTI_OD(uint8_t TX_CNT_SYNC = 0);
        if (CO_GET_CNT(SYNC) == 1) {
            CO_alloc_break_on_fail(co->SYNC, CO_GET_CNT(SYNC), sizeof(*co->SYNC));
 8006322:	2160      	movs	r1, #96	; 0x60
 8006324:	2001      	movs	r0, #1
 8006326:	f007 f8bd 	bl	800d4a4 <calloc>
 800632a:	0003      	movs	r3, r0
 800632c:	001a      	movs	r2, r3
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	62da      	str	r2, [r3, #44]	; 0x2c
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006336:	2b00      	cmp	r3, #0
 8006338:	d100      	bne.n	800633c <CO_new+0x156>
 800633a:	e077      	b.n	800642c <CO_new+0x246>
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	3360      	adds	r3, #96	; 0x60
 8006340:	613b      	str	r3, [r7, #16]
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
        ON_MULTI_OD(uint16_t TX_CNT_TPDO = 0);
        if (CO_GET_CNT(TPDO) > 0) {
            CO_alloc_break_on_fail(co->TPDO, CO_GET_CNT(TPDO), sizeof(*co->TPDO));
 8006342:	23b6      	movs	r3, #182	; 0xb6
 8006344:	005b      	lsls	r3, r3, #1
 8006346:	0019      	movs	r1, r3
 8006348:	2002      	movs	r0, #2
 800634a:	f007 f8ab 	bl	800d4a4 <calloc>
 800634e:	0003      	movs	r3, r0
 8006350:	001a      	movs	r2, r3
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	635a      	str	r2, [r3, #52]	; 0x34
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800635a:	2b00      	cmp	r3, #0
 800635c:	d068      	beq.n	8006430 <CO_new+0x24a>
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	22b6      	movs	r2, #182	; 0xb6
 8006362:	0092      	lsls	r2, r2, #2
 8006364:	4694      	mov	ip, r2
 8006366:	4463      	add	r3, ip
 8006368:	613b      	str	r3, [r7, #16]
        }
#endif

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
        if (CO_GET_CNT(LEDS) == 1) {
            CO_alloc_break_on_fail(co->LEDs, CO_GET_CNT(LEDS), sizeof(*co->LEDs));
 800636a:	210c      	movs	r1, #12
 800636c:	2001      	movs	r0, #1
 800636e:	f007 f899 	bl	800d4a4 <calloc>
 8006372:	0003      	movs	r3, r0
 8006374:	001a      	movs	r2, r3
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	639a      	str	r2, [r3, #56]	; 0x38
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800637e:	2b00      	cmp	r3, #0
 8006380:	d058      	beq.n	8006434 <CO_new+0x24e>
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	330c      	adds	r3, #12
 8006386:	613b      	str	r3, [r7, #16]

#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
        ON_MULTI_OD(uint8_t RX_CNT_LSS_SLV = 0);
        ON_MULTI_OD(uint8_t TX_CNT_LSS_SLV = 0);
        if (CO_GET_CNT(LSS_SLV) == 1) {
            CO_alloc_break_on_fail(co->LSSslave, CO_GET_CNT(LSS_SLV), sizeof(*co->LSSslave));
 8006388:	2174      	movs	r1, #116	; 0x74
 800638a:	2001      	movs	r0, #1
 800638c:	f007 f88a 	bl	800d4a4 <calloc>
 8006390:	0003      	movs	r3, r0
 8006392:	001a      	movs	r2, r3
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	63da      	str	r2, [r3, #60]	; 0x3c
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800639c:	2b00      	cmp	r3, #0
 800639e:	d04b      	beq.n	8006438 <CO_new+0x252>
 80063a0:	693b      	ldr	r3, [r7, #16]
 80063a2:	3374      	adds	r3, #116	; 0x74
 80063a4:	613b      	str	r3, [r7, #16]
#endif
        co->CNT_ALL_TX_MSGS = idxTx;
#endif /* #ifdef CO_MULTIPLE_OD */

        /* CANmodule */
        CO_alloc_break_on_fail(co->CANmodule, 1, sizeof(*co->CANmodule));
 80063a6:	2138      	movs	r1, #56	; 0x38
 80063a8:	2001      	movs	r0, #1
 80063aa:	f007 f87b 	bl	800d4a4 <calloc>
 80063ae:	0003      	movs	r3, r0
 80063b0:	001a      	movs	r2, r3
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	605a      	str	r2, [r3, #4]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d03e      	beq.n	800643c <CO_new+0x256>
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	3338      	adds	r3, #56	; 0x38
 80063c2:	613b      	str	r3, [r7, #16]

        /* CAN RX blocks */
        CO_alloc_break_on_fail(co->CANrx, CO_GET_CO(CNT_ALL_RX_MSGS), sizeof(*co->CANrx));
 80063c4:	210c      	movs	r1, #12
 80063c6:	200d      	movs	r0, #13
 80063c8:	f007 f86c 	bl	800d4a4 <calloc>
 80063cc:	0003      	movs	r3, r0
 80063ce:	001a      	movs	r2, r3
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	609a      	str	r2, [r3, #8]
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d031      	beq.n	8006440 <CO_new+0x25a>
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	339c      	adds	r3, #156	; 0x9c
 80063e0:	613b      	str	r3, [r7, #16]

        /* CAN TX blocks */
        CO_alloc_break_on_fail(co->CANtx, CO_GET_CO(CNT_ALL_TX_MSGS), sizeof(*co->CANtx));
 80063e2:	2118      	movs	r1, #24
 80063e4:	2007      	movs	r0, #7
 80063e6:	f007 f85d 	bl	800d4a4 <calloc>
 80063ea:	0003      	movs	r3, r0
 80063ec:	001a      	movs	r2, r3
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	60da      	str	r2, [r3, #12]
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d024      	beq.n	8006444 <CO_new+0x25e>
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	33a8      	adds	r3, #168	; 0xa8
 80063fe:	613b      	str	r3, [r7, #16]

        /* finish successfully, set other parameters */
        co->nodeIdUnconfigured = true;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2201      	movs	r2, #1
 8006404:	601a      	str	r2, [r3, #0]
        coFinal = co;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	617b      	str	r3, [r7, #20]
 800640a:	e01c      	b.n	8006446 <CO_new+0x260>
        CO_alloc_break_on_fail(co, 1, sizeof(*co));
 800640c:	46c0      	nop			; (mov r8, r8)
 800640e:	e01a      	b.n	8006446 <CO_new+0x260>
            CO_alloc_break_on_fail(co->NMT, CO_GET_CNT(NMT), sizeof(*co->NMT));
 8006410:	46c0      	nop			; (mov r8, r8)
 8006412:	e018      	b.n	8006446 <CO_new+0x260>
            CO_alloc_break_on_fail(co->HBcons, CO_GET_CNT(HB_CONS), sizeof(*co->HBcons));
 8006414:	46c0      	nop			; (mov r8, r8)
 8006416:	e016      	b.n	8006446 <CO_new+0x260>
            CO_alloc_break_on_fail(co->HBconsMonitoredNodes, countOfMonitoredNodes, sizeof(*co->HBconsMonitoredNodes));
 8006418:	46c0      	nop			; (mov r8, r8)
 800641a:	e014      	b.n	8006446 <CO_new+0x260>
            CO_alloc_break_on_fail(co->em, CO_GET_CNT(EM), sizeof(*co->em));
 800641c:	46c0      	nop			; (mov r8, r8)
 800641e:	e012      	b.n	8006446 <CO_new+0x260>
                CO_alloc_break_on_fail(co->em_fifo, fifoSize, sizeof(*co->em_fifo));
 8006420:	46c0      	nop			; (mov r8, r8)
 8006422:	e010      	b.n	8006446 <CO_new+0x260>
            CO_alloc_break_on_fail(co->SDOserver, CO_GET_CNT(SDO_SRV), sizeof(*co->SDOserver));
 8006424:	46c0      	nop			; (mov r8, r8)
 8006426:	e00e      	b.n	8006446 <CO_new+0x260>
            CO_alloc_break_on_fail(co->TIME, CO_GET_CNT(TIME), sizeof(*co->TIME));
 8006428:	46c0      	nop			; (mov r8, r8)
 800642a:	e00c      	b.n	8006446 <CO_new+0x260>
            CO_alloc_break_on_fail(co->SYNC, CO_GET_CNT(SYNC), sizeof(*co->SYNC));
 800642c:	46c0      	nop			; (mov r8, r8)
 800642e:	e00a      	b.n	8006446 <CO_new+0x260>
            CO_alloc_break_on_fail(co->TPDO, CO_GET_CNT(TPDO), sizeof(*co->TPDO));
 8006430:	46c0      	nop			; (mov r8, r8)
 8006432:	e008      	b.n	8006446 <CO_new+0x260>
            CO_alloc_break_on_fail(co->LEDs, CO_GET_CNT(LEDS), sizeof(*co->LEDs));
 8006434:	46c0      	nop			; (mov r8, r8)
 8006436:	e006      	b.n	8006446 <CO_new+0x260>
            CO_alloc_break_on_fail(co->LSSslave, CO_GET_CNT(LSS_SLV), sizeof(*co->LSSslave));
 8006438:	46c0      	nop			; (mov r8, r8)
 800643a:	e004      	b.n	8006446 <CO_new+0x260>
        CO_alloc_break_on_fail(co->CANmodule, 1, sizeof(*co->CANmodule));
 800643c:	46c0      	nop			; (mov r8, r8)
 800643e:	e002      	b.n	8006446 <CO_new+0x260>
        CO_alloc_break_on_fail(co->CANrx, CO_GET_CO(CNT_ALL_RX_MSGS), sizeof(*co->CANrx));
 8006440:	46c0      	nop			; (mov r8, r8)
 8006442:	e000      	b.n	8006446 <CO_new+0x260>
        CO_alloc_break_on_fail(co->CANtx, CO_GET_CO(CNT_ALL_TX_MSGS), sizeof(*co->CANtx));
 8006444:	46c0      	nop			; (mov r8, r8)
    } while (false);

    if (coFinal == NULL) {
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d103      	bne.n	8006454 <CO_new+0x26e>
        CO_delete(co);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	0018      	movs	r0, r3
 8006450:	f000 f80b 	bl	800646a <CO_delete>
    }
    if (heapMemoryUsed != NULL) {
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d002      	beq.n	8006460 <CO_new+0x27a>
        *heapMemoryUsed = mem;
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	693a      	ldr	r2, [r7, #16]
 800645e:	601a      	str	r2, [r3, #0]
    }
    return coFinal;
 8006460:	697b      	ldr	r3, [r7, #20]
}
 8006462:	0018      	movs	r0, r3
 8006464:	46bd      	mov	sp, r7
 8006466:	b007      	add	sp, #28
 8006468:	bd90      	pop	{r4, r7, pc}

0800646a <CO_delete>:

void CO_delete(CO_t *co) {
 800646a:	b580      	push	{r7, lr}
 800646c:	b082      	sub	sp, #8
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
    if (co == NULL) {
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d054      	beq.n	8006522 <CO_delete+0xb8>
        return;
    }

    CO_CANmodule_disable(co->CANmodule);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	0018      	movs	r0, r3
 800647e:	f000 ffe9 	bl	8007454 <CO_CANmodule_disable>

    /* CANmodule */
    CO_free(co->CANtx);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	68db      	ldr	r3, [r3, #12]
 8006486:	0018      	movs	r0, r3
 8006488:	f007 fa28 	bl	800d8dc <free>
    CO_free(co->CANrx);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	689b      	ldr	r3, [r3, #8]
 8006490:	0018      	movs	r0, r3
 8006492:	f007 fa23 	bl	800d8dc <free>
    CO_free(co->CANmodule);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	0018      	movs	r0, r3
 800649c:	f007 fa1e 	bl	800d8dc <free>
#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_MASTER
    CO_free(co->LSSmaster);
#endif

#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    CO_free(co->LSSslave);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064a4:	0018      	movs	r0, r3
 80064a6:	f007 fa19 	bl	800d8dc <free>
#if (CO_CONFIG_GFC) & CO_CONFIG_GFC_ENABLE
    CO_free(co->GFC);
#endif

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
    CO_free(co->LEDs);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ae:	0018      	movs	r0, r3
 80064b0:	f007 fa14 	bl	800d8dc <free>
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
    CO_free(co->TPDO);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064b8:	0018      	movs	r0, r3
 80064ba:	f007 fa0f 	bl	800d8dc <free>
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
    CO_free(co->RPDO);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064c2:	0018      	movs	r0, r3
 80064c4:	f007 fa0a 	bl	800d8dc <free>
#endif

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
    CO_free(co->SYNC);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064cc:	0018      	movs	r0, r3
 80064ce:	f007 fa05 	bl	800d8dc <free>
#endif

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
    CO_free(co->TIME);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064d6:	0018      	movs	r0, r3
 80064d8:	f007 fa00 	bl	800d8dc <free>
#if (CO_CONFIG_SDO_CLI) & CO_CONFIG_SDO_CLI_ENABLE
    free(co->SDOclient);
#endif

    /* SDOserver */
    CO_free(co->SDOserver);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e0:	0018      	movs	r0, r3
 80064e2:	f007 f9fb 	bl	800d8dc <free>

    /* Emergency */
    CO_free(co->em);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	69db      	ldr	r3, [r3, #28]
 80064ea:	0018      	movs	r0, r3
 80064ec:	f007 f9f6 	bl	800d8dc <free>
#if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
    CO_free(co->em_fifo);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6a1b      	ldr	r3, [r3, #32]
 80064f4:	0018      	movs	r0, r3
 80064f6:	f007 f9f1 	bl	800d8dc <free>
#endif

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
    CO_free(co->HBconsMonitoredNodes);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	0018      	movs	r0, r3
 8006500:	f007 f9ec 	bl	800d8dc <free>
    CO_free(co->HBcons);
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	695b      	ldr	r3, [r3, #20]
 8006508:	0018      	movs	r0, r3
 800650a:	f007 f9e7 	bl	800d8dc <free>
#endif

    /* NMT_Heartbeat */
    CO_free(co->NMT);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	691b      	ldr	r3, [r3, #16]
 8006512:	0018      	movs	r0, r3
 8006514:	f007 f9e2 	bl	800d8dc <free>

    /* CANopen object */
    CO_free(co);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	0018      	movs	r0, r3
 800651c:	f007 f9de 	bl	800d8dc <free>
 8006520:	e000      	b.n	8006524 <CO_delete+0xba>
        return;
 8006522:	46c0      	nop			; (mov r8, r8)
}
 8006524:	46bd      	mov	sp, r7
 8006526:	b002      	add	sp, #8
 8006528:	bd80      	pop	{r7, pc}

0800652a <CO_CANinit>:
#endif
    return en;
}

/******************************************************************************/
CO_ReturnError_t CO_CANinit(CO_t *co, void *CANptr, uint16_t bitRate) {
 800652a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800652c:	b08b      	sub	sp, #44	; 0x2c
 800652e:	af04      	add	r7, sp, #16
 8006530:	60f8      	str	r0, [r7, #12]
 8006532:	60b9      	str	r1, [r7, #8]
 8006534:	1dbb      	adds	r3, r7, #6
 8006536:	801a      	strh	r2, [r3, #0]
    CO_ReturnError_t err;

    if (co == NULL) return CO_ERROR_ILLEGAL_ARGUMENT;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d102      	bne.n	8006544 <CO_CANinit+0x1a>
 800653e:	2301      	movs	r3, #1
 8006540:	425b      	negs	r3, r3
 8006542:	e01f      	b.n	8006584 <CO_CANinit+0x5a>

    co->CANmodule->CANnormal = false;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	615a      	str	r2, [r3, #20]
    CO_CANsetConfigurationMode(CANptr);
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	0018      	movs	r0, r3
 8006550:	f000 fe94 	bl	800727c <CO_CANsetConfigurationMode>

    /* CANmodule */
    err = CO_CANmodule_init(co->CANmodule,
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6858      	ldr	r0, [r3, #4]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	689d      	ldr	r5, [r3, #8]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	2617      	movs	r6, #23
 8006562:	19bc      	adds	r4, r7, r6
 8006564:	68b9      	ldr	r1, [r7, #8]
 8006566:	1dba      	adds	r2, r7, #6
 8006568:	8812      	ldrh	r2, [r2, #0]
 800656a:	9202      	str	r2, [sp, #8]
 800656c:	2207      	movs	r2, #7
 800656e:	9201      	str	r2, [sp, #4]
 8006570:	9300      	str	r3, [sp, #0]
 8006572:	230d      	movs	r3, #13
 8006574:	002a      	movs	r2, r5
 8006576:	f000 fea9 	bl	80072cc <CO_CANmodule_init>
 800657a:	0003      	movs	r3, r0
 800657c:	7023      	strb	r3, [r4, #0]
                            CO_GET_CO(CNT_ALL_RX_MSGS),
                            co->CANtx,
                            CO_GET_CO(CNT_ALL_TX_MSGS),
                            bitRate);

    return err;
 800657e:	19bb      	adds	r3, r7, r6
 8006580:	781b      	ldrb	r3, [r3, #0]
 8006582:	b25b      	sxtb	r3, r3
}
 8006584:	0018      	movs	r0, r3
 8006586:	46bd      	mov	sp, r7
 8006588:	b007      	add	sp, #28
 800658a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800658c <CO_LSSinit>:
#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
CO_ReturnError_t CO_LSSinit(CO_t *co,
                            CO_LSS_address_t *lssAddress,
                            uint8_t *pendingNodeID,
                            uint16_t *pendingBitRate)
{
 800658c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800658e:	46c6      	mov	lr, r8
 8006590:	b500      	push	{lr}
 8006592:	b08c      	sub	sp, #48	; 0x30
 8006594:	af06      	add	r7, sp, #24
 8006596:	60f8      	str	r0, [r7, #12]
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	607a      	str	r2, [r7, #4]
 800659c:	603b      	str	r3, [r7, #0]
    CO_ReturnError_t err;

    if (co == NULL || CO_GET_CNT(LSS_SLV) != 1) {
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d102      	bne.n	80065aa <CO_LSSinit+0x1e>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80065a4:	2301      	movs	r3, #1
 80065a6:	425b      	negs	r3, r3
 80065a8:	e024      	b.n	80065f4 <CO_LSSinit+0x68>
    }

    /* LSSslave */
    err = CO_LSSslave_init(co->LSSslave,
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	685a      	ldr	r2, [r3, #4]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	4698      	mov	r8, r3
 80065b8:	2117      	movs	r1, #23
 80065ba:	187c      	adds	r4, r7, r1
 80065bc:	687e      	ldr	r6, [r7, #4]
 80065be:	683d      	ldr	r5, [r7, #0]
 80065c0:	68b9      	ldr	r1, [r7, #8]
 80065c2:	4b0f      	ldr	r3, [pc, #60]	; (8006600 <CO_LSSinit+0x74>)
 80065c4:	469c      	mov	ip, r3
 80065c6:	4663      	mov	r3, ip
 80065c8:	9305      	str	r3, [sp, #20]
 80065ca:	2306      	movs	r3, #6
 80065cc:	469c      	mov	ip, r3
 80065ce:	4663      	mov	r3, ip
 80065d0:	9304      	str	r3, [sp, #16]
 80065d2:	4643      	mov	r3, r8
 80065d4:	9303      	str	r3, [sp, #12]
 80065d6:	4b0b      	ldr	r3, [pc, #44]	; (8006604 <CO_LSSinit+0x78>)
 80065d8:	9302      	str	r3, [sp, #8]
 80065da:	230c      	movs	r3, #12
 80065dc:	9301      	str	r3, [sp, #4]
 80065de:	9200      	str	r2, [sp, #0]
 80065e0:	0033      	movs	r3, r6
 80065e2:	002a      	movs	r2, r5
 80065e4:	f7ff fb6e 	bl	8005cc4 <CO_LSSslave_init>
 80065e8:	0003      	movs	r3, r0
 80065ea:	7023      	strb	r3, [r4, #0]
                           CO_CAN_ID_LSS_MST,
                           co->CANmodule,
                           CO_GET_CO(TX_IDX_LSS_SLV),
                           CO_CAN_ID_LSS_SLV);

    return err;
 80065ec:	2117      	movs	r1, #23
 80065ee:	187b      	adds	r3, r7, r1
 80065f0:	781b      	ldrb	r3, [r3, #0]
 80065f2:	b25b      	sxtb	r3, r3
}
 80065f4:	0018      	movs	r0, r3
 80065f6:	46bd      	mov	sp, r7
 80065f8:	b006      	add	sp, #24
 80065fa:	bc80      	pop	{r7}
 80065fc:	46b8      	mov	r8, r7
 80065fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006600:	000007e4 	.word	0x000007e4
 8006604:	000007e5 	.word	0x000007e5

08006608 <CO_CANopenInit>:
                                uint16_t SDOserverTimeoutTime_ms,
                                uint16_t SDOclientTimeoutTime_ms,
                                bool_t SDOclientBlockTransfer,
                                uint8_t nodeId,
                                uint32_t *errInfo)
{
 8006608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800660a:	46ce      	mov	lr, r9
 800660c:	4647      	mov	r7, r8
 800660e:	b580      	push	{r7, lr}
 8006610:	b091      	sub	sp, #68	; 0x44
 8006612:	af0a      	add	r7, sp, #40	; 0x28
 8006614:	60f8      	str	r0, [r7, #12]
 8006616:	60b9      	str	r1, [r7, #8]
 8006618:	607a      	str	r2, [r7, #4]
 800661a:	603b      	str	r3, [r7, #0]
    (void)SDOclientTimeoutTime_ms; (void)SDOclientBlockTransfer;
    CO_ReturnError_t err;

    if (co == NULL
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d102      	bne.n	8006628 <CO_CANopenInit+0x20>
        || (CO_GET_CNT(NMT) == 0 && NMT == NULL)
        || (CO_GET_CNT(EM) == 0 && em == NULL)
    ) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006622:	2301      	movs	r3, #1
 8006624:	425b      	negs	r3, r3
 8006626:	e180      	b.n	800692a <CO_CANopenInit+0x322>

    /* alternatives */
    if (CO_GET_CNT(NMT) == 0) {
        co->NMT = NMT;
    }
    if (em == NULL) {
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d102      	bne.n	8006634 <CO_CANopenInit+0x2c>
        em = co->em;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	69db      	ldr	r3, [r3, #28]
 8006632:	607b      	str	r3, [r7, #4]
    }

    /* Verify CANopen Node-ID */
    co->nodeIdUnconfigured = false;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2200      	movs	r2, #0
 8006638:	601a      	str	r2, [r3, #0]
#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    if (CO_GET_CNT(LSS_SLV) == 1 && nodeId == CO_LSS_NODE_ID_ASSIGNMENT) {
 800663a:	2350      	movs	r3, #80	; 0x50
 800663c:	18fb      	adds	r3, r7, r3
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	2bff      	cmp	r3, #255	; 0xff
 8006642:	d103      	bne.n	800664c <CO_CANopenInit+0x44>
        co->nodeIdUnconfigured = true;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	2201      	movs	r2, #1
 8006648:	601a      	str	r2, [r3, #0]
 800664a:	e00c      	b.n	8006666 <CO_CANopenInit+0x5e>
    }
    else
#endif
    if (nodeId < 1 || nodeId > 127) {
 800664c:	2250      	movs	r2, #80	; 0x50
 800664e:	18bb      	adds	r3, r7, r2
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d004      	beq.n	8006660 <CO_CANopenInit+0x58>
 8006656:	18bb      	adds	r3, r7, r2
 8006658:	781b      	ldrb	r3, [r3, #0]
 800665a:	b25b      	sxtb	r3, r3
 800665c:	2b00      	cmp	r3, #0
 800665e:	da02      	bge.n	8006666 <CO_CANopenInit+0x5e>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8006660:	2301      	movs	r3, #1
 8006662:	425b      	negs	r3, r3
 8006664:	e161      	b.n	800692a <CO_CANopenInit+0x322>
    }

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
    if (CO_GET_CNT(LEDS) == 1) {
        err = CO_LEDs_init(co->LEDs);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800666a:	2511      	movs	r5, #17
 800666c:	197c      	adds	r4, r7, r5
 800666e:	0018      	movs	r0, r3
 8006670:	f7fe ffc8 	bl	8005604 <CO_LEDs_init>
 8006674:	0003      	movs	r3, r0
 8006676:	7023      	strb	r3, [r4, #0]
        if (err) return err;
 8006678:	197b      	adds	r3, r7, r5
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	b25b      	sxtb	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d003      	beq.n	800668a <CO_CANopenInit+0x82>
 8006682:	197b      	adds	r3, r7, r5
 8006684:	781b      	ldrb	r3, [r3, #0]
 8006686:	b25b      	sxtb	r3, r3
 8006688:	e14f      	b.n	800692a <CO_CANopenInit+0x322>
    }
#endif

    /* CANopen Node ID is unconfigured, stop initialization here */
    if (co->nodeIdUnconfigured) {
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d002      	beq.n	8006698 <CO_CANopenInit+0x90>
        return CO_ERROR_NODE_ID_UNCONFIGURED_LSS;
 8006692:	2313      	movs	r3, #19
 8006694:	425b      	negs	r3, r3
 8006696:	e148      	b.n	800692a <CO_CANopenInit+0x322>
    }

    /* Emergency */
    if (CO_GET_CNT(EM) == 1) {
        err = CO_EM_init(co->em,
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	69d8      	ldr	r0, [r3, #28]
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	685d      	ldr	r5, [r3, #4]
                         co->CANmodule,
                         OD_GET(H1001, OD_H1001_ERR_REG),
 80066a0:	4ba5      	ldr	r3, [pc, #660]	; (8006938 <CO_CANopenInit+0x330>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	330c      	adds	r3, #12
 80066a8:	001e      	movs	r6, r3
        err = CO_EM_init(co->em,
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	469c      	mov	ip, r3
 #if (CO_CONFIG_EM) & (CO_CONFIG_EM_PRODUCER | CO_CONFIG_EM_HISTORY)
                         co->em_fifo,
                         (CO_GET_CNT(ARR_1003) + 1),
 #endif
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_PRODUCER
                         OD_GET(H1014, OD_H1014_COBID_EMERGENCY),
 80066b0:	4ba1      	ldr	r3, [pc, #644]	; (8006938 <CO_CANopenInit+0x330>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	685b      	ldr	r3, [r3, #4]
        err = CO_EM_init(co->em,
 80066b6:	336c      	adds	r3, #108	; 0x6c
 80066b8:	001a      	movs	r2, r3
  #if (CO_CONFIG_EM) & CO_CONFIG_EM_PROD_INHIBIT
                         OD_GET(H1015, OD_H1015_INHIBIT_TIME_EMCY),
  #endif
 #endif
 #if (CO_CONFIG_EM) & CO_CONFIG_EM_HISTORY
                         OD_GET(H1003, OD_H1003_PREDEF_ERR_FIELD),
 80066ba:	4b9f      	ldr	r3, [pc, #636]	; (8006938 <CO_CANopenInit+0x330>)
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	685b      	ldr	r3, [r3, #4]
        err = CO_EM_init(co->em,
 80066c0:	3318      	adds	r3, #24
 80066c2:	2111      	movs	r1, #17
 80066c4:	187c      	adds	r4, r7, r1
 80066c6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80066c8:	9105      	str	r1, [sp, #20]
 80066ca:	2150      	movs	r1, #80	; 0x50
 80066cc:	1879      	adds	r1, r7, r1
 80066ce:	7809      	ldrb	r1, [r1, #0]
 80066d0:	9104      	str	r1, [sp, #16]
 80066d2:	9303      	str	r3, [sp, #12]
 80066d4:	2301      	movs	r3, #1
 80066d6:	9302      	str	r3, [sp, #8]
 80066d8:	9201      	str	r2, [sp, #4]
 80066da:	2311      	movs	r3, #17
 80066dc:	9300      	str	r3, [sp, #0]
 80066de:	4663      	mov	r3, ip
 80066e0:	0032      	movs	r2, r6
 80066e2:	0029      	movs	r1, r5
 80066e4:	f7f9 fefa 	bl	80004dc <CO_EM_init>
 80066e8:	0003      	movs	r3, r0
 80066ea:	7023      	strb	r3, [r4, #0]
                         co->CANmodule,
                         CO_GET_CO(RX_IDX_EM_CONS),
 #endif
                         nodeId,
                         errInfo);
        if (err) return err;
 80066ec:	2211      	movs	r2, #17
 80066ee:	18bb      	adds	r3, r7, r2
 80066f0:	781b      	ldrb	r3, [r3, #0]
 80066f2:	b25b      	sxtb	r3, r3
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d003      	beq.n	8006700 <CO_CANopenInit+0xf8>
 80066f8:	18bb      	adds	r3, r7, r2
 80066fa:	781b      	ldrb	r3, [r3, #0]
 80066fc:	b25b      	sxtb	r3, r3
 80066fe:	e114      	b.n	800692a <CO_CANopenInit+0x322>
    }

    /* NMT_Heartbeat */
    if (CO_GET_CNT(NMT) == 1) {
        err = CO_NMT_init(co->NMT,
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	691d      	ldr	r5, [r3, #16]
                          OD_GET(H1017, OD_H1017_PRODUCER_HB_TIME),
 8006704:	4b8c      	ldr	r3, [pc, #560]	; (8006938 <CO_CANopenInit+0x330>)
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	685b      	ldr	r3, [r3, #4]
        err = CO_NMT_init(co->NMT,
 800670a:	3390      	adds	r3, #144	; 0x90
 800670c:	001e      	movs	r6, r3
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	685a      	ldr	r2, [r3, #4]
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	2150      	movs	r1, #80	; 0x50
 8006718:	1879      	adds	r1, r7, r1
 800671a:	7809      	ldrb	r1, [r1, #0]
 800671c:	b289      	uxth	r1, r1
 800671e:	24e0      	movs	r4, #224	; 0xe0
 8006720:	00e4      	lsls	r4, r4, #3
 8006722:	46a4      	mov	ip, r4
 8006724:	4461      	add	r1, ip
 8006726:	b289      	uxth	r1, r1
 8006728:	2011      	movs	r0, #17
 800672a:	183c      	adds	r4, r7, r0
 800672c:	2050      	movs	r0, #80	; 0x50
 800672e:	1838      	adds	r0, r7, r0
 8006730:	7800      	ldrb	r0, [r0, #0]
 8006732:	4680      	mov	r8, r0
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	4684      	mov	ip, r0
 8006738:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800673a:	9008      	str	r0, [sp, #32]
 800673c:	9107      	str	r1, [sp, #28]
 800673e:	2105      	movs	r1, #5
 8006740:	9106      	str	r1, [sp, #24]
 8006742:	9305      	str	r3, [sp, #20]
 8006744:	2300      	movs	r3, #0
 8006746:	9304      	str	r3, [sp, #16]
 8006748:	2300      	movs	r3, #0
 800674a:	9303      	str	r3, [sp, #12]
 800674c:	9202      	str	r2, [sp, #8]
 800674e:	2340      	movs	r3, #64	; 0x40
 8006750:	18fb      	adds	r3, r7, r3
 8006752:	881b      	ldrh	r3, [r3, #0]
 8006754:	9301      	str	r3, [sp, #4]
 8006756:	233c      	movs	r3, #60	; 0x3c
 8006758:	18fb      	adds	r3, r7, r3
 800675a:	881b      	ldrh	r3, [r3, #0]
 800675c:	9300      	str	r3, [sp, #0]
 800675e:	4643      	mov	r3, r8
 8006760:	4662      	mov	r2, ip
 8006762:	0031      	movs	r1, r6
 8006764:	0028      	movs	r0, r5
 8006766:	f7fa fe45 	bl	80013f4 <CO_NMT_init>
 800676a:	0003      	movs	r3, r0
 800676c:	7023      	strb	r3, [r4, #0]
 #endif
                          co->CANmodule,
                          CO_GET_CO(TX_IDX_HB_PROD),
                          CO_CAN_ID_HEARTBEAT + nodeId,
                          errInfo);
        if (err) return err;
 800676e:	2211      	movs	r2, #17
 8006770:	18bb      	adds	r3, r7, r2
 8006772:	781b      	ldrb	r3, [r3, #0]
 8006774:	b25b      	sxtb	r3, r3
 8006776:	2b00      	cmp	r3, #0
 8006778:	d003      	beq.n	8006782 <CO_CANopenInit+0x17a>
 800677a:	18bb      	adds	r3, r7, r2
 800677c:	781b      	ldrb	r3, [r3, #0]
 800677e:	b25b      	sxtb	r3, r3
 8006780:	e0d3      	b.n	800692a <CO_CANopenInit+0x322>
    }

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
    if (CO_GET_CNT(HB_CONS) == 1) {
        err = CO_HBconsumer_init(co->HBcons,
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	6958      	ldr	r0, [r3, #20]
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	699e      	ldr	r6, [r3, #24]
                                 em,
                                 co->HBconsMonitoredNodes,
                                 CO_GET_CNT(ARR_1016),
                                 OD_GET(H1016, OD_H1016_CONSUMER_HB_TIME),
 800678a:	4b6b      	ldr	r3, [pc, #428]	; (8006938 <CO_CANopenInit+0x330>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	685b      	ldr	r3, [r3, #4]
        err = CO_HBconsumer_init(co->HBcons,
 8006790:	3384      	adds	r3, #132	; 0x84
 8006792:	001a      	movs	r2, r3
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	2111      	movs	r1, #17
 800679a:	187c      	adds	r4, r7, r1
 800679c:	687d      	ldr	r5, [r7, #4]
 800679e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80067a0:	9103      	str	r1, [sp, #12]
 80067a2:	2104      	movs	r1, #4
 80067a4:	9102      	str	r1, [sp, #8]
 80067a6:	9301      	str	r3, [sp, #4]
 80067a8:	9200      	str	r2, [sp, #0]
 80067aa:	2308      	movs	r3, #8
 80067ac:	0032      	movs	r2, r6
 80067ae:	0029      	movs	r1, r5
 80067b0:	f7fa faa0 	bl	8000cf4 <CO_HBconsumer_init>
 80067b4:	0003      	movs	r3, r0
 80067b6:	7023      	strb	r3, [r4, #0]
                                 co->CANmodule,
                                 CO_GET_CO(RX_IDX_HB_CONS),
                                 errInfo);
        if (err) return err;
 80067b8:	2211      	movs	r2, #17
 80067ba:	18bb      	adds	r3, r7, r2
 80067bc:	781b      	ldrb	r3, [r3, #0]
 80067be:	b25b      	sxtb	r3, r3
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d003      	beq.n	80067cc <CO_CANopenInit+0x1c4>
 80067c4:	18bb      	adds	r3, r7, r2
 80067c6:	781b      	ldrb	r3, [r3, #0]
 80067c8:	b25b      	sxtb	r3, r3
 80067ca:	e0ae      	b.n	800692a <CO_CANopenInit+0x322>
    }
#endif

    /* SDOserver */
    if (CO_GET_CNT(SDO_SRV) > 0) {
        OD_entry_t *SDOsrvPar = OD_GET(H1200, OD_H1200_SDO_SERVER_1_PARAM);
 80067cc:	4b5a      	ldr	r3, [pc, #360]	; (8006938 <CO_CANopenInit+0x330>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	33b4      	adds	r3, #180	; 0xb4
 80067d4:	617b      	str	r3, [r7, #20]
        for (int16_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 80067d6:	2312      	movs	r3, #18
 80067d8:	18fb      	adds	r3, r7, r3
 80067da:	2200      	movs	r2, #0
 80067dc:	801a      	strh	r2, [r3, #0]
 80067de:	e046      	b.n	800686e <CO_CANopenInit+0x266>
            err = CO_SDOserver_init(&co->SDOserver[i],
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80067e4:	2012      	movs	r0, #18
 80067e6:	183b      	adds	r3, r7, r0
 80067e8:	2100      	movs	r1, #0
 80067ea:	5e5b      	ldrsh	r3, [r3, r1]
 80067ec:	21a8      	movs	r1, #168	; 0xa8
 80067ee:	434b      	muls	r3, r1
 80067f0:	4694      	mov	ip, r2
 80067f2:	449c      	add	ip, r3
 80067f4:	697a      	ldr	r2, [r7, #20]
 80067f6:	0013      	movs	r3, r2
 80067f8:	330c      	adds	r3, #12
 80067fa:	617b      	str	r3, [r7, #20]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6859      	ldr	r1, [r3, #4]
 8006800:	0004      	movs	r4, r0
 8006802:	183b      	adds	r3, r7, r0
 8006804:	881b      	ldrh	r3, [r3, #0]
 8006806:	3303      	adds	r3, #3
 8006808:	b298      	uxth	r0, r3
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	685b      	ldr	r3, [r3, #4]
 800680e:	193c      	adds	r4, r7, r4
 8006810:	8824      	ldrh	r4, [r4, #0]
 8006812:	3404      	adds	r4, #4
 8006814:	b2a5      	uxth	r5, r4
 8006816:	2411      	movs	r4, #17
 8006818:	193c      	adds	r4, r7, r4
 800681a:	2650      	movs	r6, #80	; 0x50
 800681c:	19be      	adds	r6, r7, r6
 800681e:	7836      	ldrb	r6, [r6, #0]
 8006820:	46b1      	mov	r9, r6
 8006822:	683e      	ldr	r6, [r7, #0]
 8006824:	46b0      	mov	r8, r6
 8006826:	6d7e      	ldr	r6, [r7, #84]	; 0x54
 8006828:	9605      	str	r6, [sp, #20]
 800682a:	9504      	str	r5, [sp, #16]
 800682c:	9303      	str	r3, [sp, #12]
 800682e:	9002      	str	r0, [sp, #8]
 8006830:	9101      	str	r1, [sp, #4]
 8006832:	2344      	movs	r3, #68	; 0x44
 8006834:	18fb      	adds	r3, r7, r3
 8006836:	881b      	ldrh	r3, [r3, #0]
 8006838:	9300      	str	r3, [sp, #0]
 800683a:	464b      	mov	r3, r9
 800683c:	4641      	mov	r1, r8
 800683e:	4660      	mov	r0, ip
 8006840:	f7fd f812 	bl	8003868 <CO_SDOserver_init>
 8006844:	0003      	movs	r3, r0
 8006846:	7023      	strb	r3, [r4, #0]
                                    co->CANmodule,
                                    CO_GET_CO(RX_IDX_SDO_SRV) + i,
                                    co->CANmodule,
                                    CO_GET_CO(TX_IDX_SDO_SRV) + i,
                                    errInfo);
            if (err) return err;
 8006848:	2211      	movs	r2, #17
 800684a:	18bb      	adds	r3, r7, r2
 800684c:	781b      	ldrb	r3, [r3, #0]
 800684e:	b25b      	sxtb	r3, r3
 8006850:	2b00      	cmp	r3, #0
 8006852:	d003      	beq.n	800685c <CO_CANopenInit+0x254>
 8006854:	18bb      	adds	r3, r7, r2
 8006856:	781b      	ldrb	r3, [r3, #0]
 8006858:	b25b      	sxtb	r3, r3
 800685a:	e066      	b.n	800692a <CO_CANopenInit+0x322>
        for (int16_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 800685c:	2112      	movs	r1, #18
 800685e:	187b      	adds	r3, r7, r1
 8006860:	2200      	movs	r2, #0
 8006862:	5e9b      	ldrsh	r3, [r3, r2]
 8006864:	b29b      	uxth	r3, r3
 8006866:	3301      	adds	r3, #1
 8006868:	b29a      	uxth	r2, r3
 800686a:	187b      	adds	r3, r7, r1
 800686c:	801a      	strh	r2, [r3, #0]
 800686e:	2312      	movs	r3, #18
 8006870:	18fb      	adds	r3, r7, r3
 8006872:	2200      	movs	r2, #0
 8006874:	5e9b      	ldrsh	r3, [r3, r2]
 8006876:	2b00      	cmp	r3, #0
 8006878:	ddb2      	ble.n	80067e0 <CO_CANopenInit+0x1d8>
    }
#endif

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
    if (CO_GET_CNT(TIME) == 1) {
        err = CO_TIME_init(co->TIME,
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6a98      	ldr	r0, [r3, #40]	; 0x28
                           OD_GET(H1012, OD_H1012_COBID_TIME),
 800687e:	4b2e      	ldr	r3, [pc, #184]	; (8006938 <CO_CANopenInit+0x330>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	685b      	ldr	r3, [r3, #4]
        err = CO_TIME_init(co->TIME,
 8006884:	3360      	adds	r3, #96	; 0x60
 8006886:	0019      	movs	r1, r3
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	685a      	ldr	r2, [r3, #4]
 800688c:	2511      	movs	r5, #17
 800688e:	197c      	adds	r4, r7, r5
 8006890:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006892:	9300      	str	r3, [sp, #0]
 8006894:	2302      	movs	r3, #2
 8006896:	f7fe fdab 	bl	80053f0 <CO_TIME_init>
 800689a:	0003      	movs	r3, r0
 800689c:	7023      	strb	r3, [r4, #0]
#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_PRODUCER
                           co->CANmodule,
                           CO_GET_CO(TX_IDX_TIME),
#endif
                           errInfo);
        if (err) return err;
 800689e:	197b      	adds	r3, r7, r5
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	b25b      	sxtb	r3, r3
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d003      	beq.n	80068b0 <CO_CANopenInit+0x2a8>
 80068a8:	197b      	adds	r3, r7, r5
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	b25b      	sxtb	r3, r3
 80068ae:	e03c      	b.n	800692a <CO_CANopenInit+0x322>
    }
#endif

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
    if (CO_GET_CNT(SYNC) == 1) {
        err = CO_SYNC_init(co->SYNC,
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6ade      	ldr	r6, [r3, #44]	; 0x2c
                           em,
                           OD_GET(H1005, OD_H1005_COBID_SYNC),
 80068b4:	4b20      	ldr	r3, [pc, #128]	; (8006938 <CO_CANopenInit+0x330>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 80068ba:	2224      	movs	r2, #36	; 0x24
 80068bc:	4690      	mov	r8, r2
 80068be:	4498      	add	r8, r3
                           OD_GET(H1006, OD_H1006_COMM_CYCL_PERIOD),
 80068c0:	4b1d      	ldr	r3, [pc, #116]	; (8006938 <CO_CANopenInit+0x330>)
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 80068c6:	2230      	movs	r2, #48	; 0x30
 80068c8:	4691      	mov	r9, r2
 80068ca:	4499      	add	r9, r3
                           OD_GET(H1007, OD_H1007_SYNC_WINDOW_LEN),
 80068cc:	4b1a      	ldr	r3, [pc, #104]	; (8006938 <CO_CANopenInit+0x330>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 80068d2:	333c      	adds	r3, #60	; 0x3c
 80068d4:	001a      	movs	r2, r3
                           OD_GET(H1019, OD_H1019_SYNC_CNT_OVERFLOW),
 80068d6:	4b18      	ldr	r3, [pc, #96]	; (8006938 <CO_CANopenInit+0x330>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	685b      	ldr	r3, [r3, #4]
        err = CO_SYNC_init(co->SYNC,
 80068dc:	33a8      	adds	r3, #168	; 0xa8
 80068de:	0019      	movs	r1, r3
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	6858      	ldr	r0, [r3, #4]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	2411      	movs	r4, #17
 80068ea:	193c      	adds	r4, r7, r4
 80068ec:	687d      	ldr	r5, [r7, #4]
 80068ee:	46ac      	mov	ip, r5
 80068f0:	6d7d      	ldr	r5, [r7, #84]	; 0x54
 80068f2:	9506      	str	r5, [sp, #24]
 80068f4:	2500      	movs	r5, #0
 80068f6:	9505      	str	r5, [sp, #20]
 80068f8:	9304      	str	r3, [sp, #16]
 80068fa:	2301      	movs	r3, #1
 80068fc:	9303      	str	r3, [sp, #12]
 80068fe:	9002      	str	r0, [sp, #8]
 8006900:	9101      	str	r1, [sp, #4]
 8006902:	9200      	str	r2, [sp, #0]
 8006904:	464b      	mov	r3, r9
 8006906:	4642      	mov	r2, r8
 8006908:	4661      	mov	r1, ip
 800690a:	0030      	movs	r0, r6
 800690c:	f7fe fa4c 	bl	8004da8 <CO_SYNC_init>
 8006910:	0003      	movs	r3, r0
 8006912:	7023      	strb	r3, [r4, #0]
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_PRODUCER
                           co->CANmodule,
                           CO_GET_CO(TX_IDX_SYNC),
#endif
                           errInfo);
        if (err) return err;
 8006914:	2211      	movs	r2, #17
 8006916:	18bb      	adds	r3, r7, r2
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	b25b      	sxtb	r3, r3
 800691c:	2b00      	cmp	r3, #0
 800691e:	d003      	beq.n	8006928 <CO_CANopenInit+0x320>
 8006920:	18bb      	adds	r3, r7, r2
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	b25b      	sxtb	r3, r3
 8006926:	e000      	b.n	800692a <CO_CANopenInit+0x322>
            if (err) return err;
        }
    }
#endif

    return CO_ERROR_NO;
 8006928:	2300      	movs	r3, #0
}
 800692a:	0018      	movs	r0, r3
 800692c:	46bd      	mov	sp, r7
 800692e:	b007      	add	sp, #28
 8006930:	bcc0      	pop	{r6, r7}
 8006932:	46b9      	mov	r9, r7
 8006934:	46b0      	mov	r8, r6
 8006936:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006938:	20000234 	.word	0x20000234

0800693c <CO_CANopenInitPDO>:
CO_ReturnError_t CO_CANopenInitPDO(CO_t *co,
                                   CO_EM_t *em,
                                   OD_t *od,
                                   uint8_t nodeId,
                                   uint32_t *errInfo)
{
 800693c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800693e:	46ce      	mov	lr, r9
 8006940:	4647      	mov	r7, r8
 8006942:	b580      	push	{r7, lr}
 8006944:	b08f      	sub	sp, #60	; 0x3c
 8006946:	af06      	add	r7, sp, #24
 8006948:	60f8      	str	r0, [r7, #12]
 800694a:	60b9      	str	r1, [r7, #8]
 800694c:	607a      	str	r2, [r7, #4]
 800694e:	001a      	movs	r2, r3
 8006950:	1cfb      	adds	r3, r7, #3
 8006952:	701a      	strb	r2, [r3, #0]
    if (co == NULL) {
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d102      	bne.n	8006960 <CO_CANopenInitPDO+0x24>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800695a:	2301      	movs	r3, #1
 800695c:	425b      	negs	r3, r3
 800695e:	e089      	b.n	8006a74 <CO_CANopenInitPDO+0x138>
    }
    if (nodeId < 1 || nodeId > 127 || co->nodeIdUnconfigured) {
 8006960:	1cfb      	adds	r3, r7, #3
 8006962:	781b      	ldrb	r3, [r3, #0]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d008      	beq.n	800697a <CO_CANopenInitPDO+0x3e>
 8006968:	1cfb      	adds	r3, r7, #3
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	b25b      	sxtb	r3, r3
 800696e:	2b00      	cmp	r3, #0
 8006970:	db03      	blt.n	800697a <CO_CANopenInitPDO+0x3e>
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d009      	beq.n	800698e <CO_CANopenInitPDO+0x52>
        return (co->nodeIdUnconfigured)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
               ? CO_ERROR_NODE_ID_UNCONFIGURED_LSS : CO_ERROR_ILLEGAL_ARGUMENT;
 800697e:	2b00      	cmp	r3, #0
 8006980:	d002      	beq.n	8006988 <CO_CANopenInitPDO+0x4c>
 8006982:	2313      	movs	r3, #19
 8006984:	425b      	negs	r3, r3
 8006986:	e075      	b.n	8006a74 <CO_CANopenInitPDO+0x138>
 8006988:	2301      	movs	r3, #1
 800698a:	425b      	negs	r3, r3
 800698c:	e072      	b.n	8006a74 <CO_CANopenInitPDO+0x138>
    }
#endif

#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
    if (CO_GET_CNT(TPDO) > 0) {
        OD_entry_t *TPDOcomm = OD_GET(H1800, OD_H1800_TXPDO_1_PARAM);
 800698e:	4b3d      	ldr	r3, [pc, #244]	; (8006a84 <CO_CANopenInitPDO+0x148>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	685b      	ldr	r3, [r3, #4]
 8006994:	33cc      	adds	r3, #204	; 0xcc
 8006996:	61bb      	str	r3, [r7, #24]
        OD_entry_t *TPDOmap = OD_GET(H1A00, OD_H1A00_TXPDO_1_MAPPING);
 8006998:	4b3a      	ldr	r3, [pc, #232]	; (8006a84 <CO_CANopenInitPDO+0x148>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	33e4      	adds	r3, #228	; 0xe4
 80069a0:	617b      	str	r3, [r7, #20]
        for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 80069a2:	231e      	movs	r3, #30
 80069a4:	18fb      	adds	r3, r7, r3
 80069a6:	2200      	movs	r2, #0
 80069a8:	801a      	strh	r2, [r3, #0]
 80069aa:	e05c      	b.n	8006a66 <CO_CANopenInitPDO+0x12a>
            CO_ReturnError_t err;
            uint16_t preDefinedCanId = 0;
 80069ac:	211c      	movs	r1, #28
 80069ae:	187b      	adds	r3, r7, r1
 80069b0:	2200      	movs	r2, #0
 80069b2:	801a      	strh	r2, [r3, #0]
            if (i < CO_TPDO_DEFAULT_CANID_COUNT) {
 80069b4:	221e      	movs	r2, #30
 80069b6:	18bb      	adds	r3, r7, r2
 80069b8:	2000      	movs	r0, #0
 80069ba:	5e1b      	ldrsh	r3, [r3, r0]
 80069bc:	2b03      	cmp	r3, #3
 80069be:	dc0c      	bgt.n	80069da <CO_CANopenInitPDO+0x9e>
#if CO_TPDO_DEFAULT_CANID_COUNT <= 4
                preDefinedCanId = (CO_CAN_ID_TPDO_1 + i * 0x100) + nodeId;
 80069c0:	18bb      	adds	r3, r7, r2
 80069c2:	881b      	ldrh	r3, [r3, #0]
 80069c4:	021b      	lsls	r3, r3, #8
 80069c6:	b29a      	uxth	r2, r3
 80069c8:	1cfb      	adds	r3, r7, #3
 80069ca:	781b      	ldrb	r3, [r3, #0]
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	18d3      	adds	r3, r2, r3
 80069d0:	b29a      	uxth	r2, r3
 80069d2:	187b      	adds	r3, r7, r1
 80069d4:	3281      	adds	r2, #129	; 0x81
 80069d6:	32ff      	adds	r2, #255	; 0xff
 80069d8:	801a      	strh	r2, [r3, #0]
                uint16_t nodeIdOffset = i / 4;
                preDefinedCanId = (CO_CAN_ID_TPDO_1 + pdoOffset * 0x100)
                                + nodeId + nodeIdOffset;
#endif
            }
            err = CO_TPDO_init(&co->TPDO[i],
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80069de:	201e      	movs	r0, #30
 80069e0:	183b      	adds	r3, r7, r0
 80069e2:	2100      	movs	r1, #0
 80069e4:	5e5b      	ldrsh	r3, [r3, r1]
 80069e6:	21b6      	movs	r1, #182	; 0xb6
 80069e8:	0049      	lsls	r1, r1, #1
 80069ea:	434b      	muls	r3, r1
 80069ec:	18d6      	adds	r6, r2, r3
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069f2:	4699      	mov	r9, r3
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	001a      	movs	r2, r3
 80069f8:	320c      	adds	r2, #12
 80069fa:	61ba      	str	r2, [r7, #24]
 80069fc:	697a      	ldr	r2, [r7, #20]
 80069fe:	0011      	movs	r1, r2
 8006a00:	310c      	adds	r1, #12
 8006a02:	6179      	str	r1, [r7, #20]
 8006a04:	68f9      	ldr	r1, [r7, #12]
 8006a06:	6849      	ldr	r1, [r1, #4]
 8006a08:	1838      	adds	r0, r7, r0
 8006a0a:	8800      	ldrh	r0, [r0, #0]
 8006a0c:	3002      	adds	r0, #2
 8006a0e:	b280      	uxth	r0, r0
 8006a10:	2413      	movs	r4, #19
 8006a12:	193c      	adds	r4, r7, r4
 8006a14:	68bd      	ldr	r5, [r7, #8]
 8006a16:	46a8      	mov	r8, r5
 8006a18:	687d      	ldr	r5, [r7, #4]
 8006a1a:	46ac      	mov	ip, r5
 8006a1c:	6c3d      	ldr	r5, [r7, #64]	; 0x40
 8006a1e:	9505      	str	r5, [sp, #20]
 8006a20:	9004      	str	r0, [sp, #16]
 8006a22:	9103      	str	r1, [sp, #12]
 8006a24:	9202      	str	r2, [sp, #8]
 8006a26:	9301      	str	r3, [sp, #4]
 8006a28:	231c      	movs	r3, #28
 8006a2a:	18fb      	adds	r3, r7, r3
 8006a2c:	881b      	ldrh	r3, [r3, #0]
 8006a2e:	9300      	str	r3, [sp, #0]
 8006a30:	464b      	mov	r3, r9
 8006a32:	4642      	mov	r2, r8
 8006a34:	4661      	mov	r1, ip
 8006a36:	0030      	movs	r0, r6
 8006a38:	f7fc f8a6 	bl	8002b88 <CO_TPDO_init>
 8006a3c:	0003      	movs	r3, r0
 8006a3e:	7023      	strb	r3, [r4, #0]
                               TPDOcomm++,
                               TPDOmap++,
                               co->CANmodule,
                               CO_GET_CO(TX_IDX_TPDO) + i,
                               errInfo);
            if (err) return err;
 8006a40:	2213      	movs	r2, #19
 8006a42:	18bb      	adds	r3, r7, r2
 8006a44:	781b      	ldrb	r3, [r3, #0]
 8006a46:	b25b      	sxtb	r3, r3
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d003      	beq.n	8006a54 <CO_CANopenInitPDO+0x118>
 8006a4c:	18bb      	adds	r3, r7, r2
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	b25b      	sxtb	r3, r3
 8006a52:	e00f      	b.n	8006a74 <CO_CANopenInitPDO+0x138>
        for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8006a54:	211e      	movs	r1, #30
 8006a56:	187b      	adds	r3, r7, r1
 8006a58:	2200      	movs	r2, #0
 8006a5a:	5e9b      	ldrsh	r3, [r3, r2]
 8006a5c:	b29b      	uxth	r3, r3
 8006a5e:	3301      	adds	r3, #1
 8006a60:	b29a      	uxth	r2, r3
 8006a62:	187b      	adds	r3, r7, r1
 8006a64:	801a      	strh	r2, [r3, #0]
 8006a66:	231e      	movs	r3, #30
 8006a68:	18fb      	adds	r3, r7, r3
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	5e9b      	ldrsh	r3, [r3, r2]
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	dd9c      	ble.n	80069ac <CO_CANopenInitPDO+0x70>
        }
    }
#endif

    return CO_ERROR_NO;
 8006a72:	2300      	movs	r3, #0
}
 8006a74:	0018      	movs	r0, r3
 8006a76:	46bd      	mov	sp, r7
 8006a78:	b009      	add	sp, #36	; 0x24
 8006a7a:	bcc0      	pop	{r6, r7}
 8006a7c:	46b9      	mov	r9, r7
 8006a7e:	46b0      	mov	r8, r6
 8006a80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a82:	46c0      	nop			; (mov r8, r8)
 8006a84:	20000234 	.word	0x20000234

08006a88 <CO_process>:
/******************************************************************************/
CO_NMT_reset_cmd_t CO_process(CO_t *co,
                              bool_t enableGateway,
                              uint32_t timeDifference_us,
                              uint32_t *timerNext_us)
{
 8006a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a8a:	46d6      	mov	lr, sl
 8006a8c:	464f      	mov	r7, r9
 8006a8e:	4646      	mov	r6, r8
 8006a90:	b5c0      	push	{r6, r7, lr}
 8006a92:	b092      	sub	sp, #72	; 0x48
 8006a94:	af08      	add	r7, sp, #32
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	607a      	str	r2, [r7, #4]
 8006a9c:	603b      	str	r3, [r7, #0]
    (void) enableGateway; /* may be unused */
    CO_NMT_reset_cmd_t reset = CO_RESET_NOT;
 8006a9e:	2327      	movs	r3, #39	; 0x27
 8006aa0:	18fb      	adds	r3, r7, r3
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	701a      	strb	r2, [r3, #0]
    CO_NMT_internalState_t NMTstate = CO_NMT_getInternalState(co->NMT);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	691b      	ldr	r3, [r3, #16]
 8006aaa:	0018      	movs	r0, r3
 8006aac:	f7ff fb7c 	bl	80061a8 <CO_NMT_getInternalState>
 8006ab0:	0003      	movs	r3, r0
 8006ab2:	001a      	movs	r2, r3
 8006ab4:	2111      	movs	r1, #17
 8006ab6:	187b      	adds	r3, r7, r1
 8006ab8:	701a      	strb	r2, [r3, #0]
    bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8006aba:	000a      	movs	r2, r1
 8006abc:	18bb      	adds	r3, r7, r2
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	b25b      	sxtb	r3, r3
                                    || NMTstate == CO_NMT_OPERATIONAL);
 8006ac2:	2b7f      	cmp	r3, #127	; 0x7f
 8006ac4:	d004      	beq.n	8006ad0 <CO_process+0x48>
 8006ac6:	18bb      	adds	r3, r7, r2
 8006ac8:	781b      	ldrb	r3, [r3, #0]
 8006aca:	b25b      	sxtb	r3, r3
 8006acc:	2b05      	cmp	r3, #5
 8006ace:	d101      	bne.n	8006ad4 <CO_process+0x4c>
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e000      	b.n	8006ad6 <CO_process+0x4e>
 8006ad4:	2300      	movs	r3, #0
    bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8006ad6:	61bb      	str	r3, [r7, #24]

    /* CAN module */
    CO_CANmodule_process(co->CANmodule);
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	0018      	movs	r0, r3
 8006ade:	f000 febd 	bl	800785c <CO_CANmodule_process>

#if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    if (CO_GET_CNT(LSS_SLV) == 1) {
        if (CO_LSSslave_process(co->LSSslave)) {
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ae6:	0018      	movs	r0, r3
 8006ae8:	f7ff f980 	bl	8005dec <CO_LSSslave_process>
 8006aec:	1e03      	subs	r3, r0, #0
 8006aee:	d003      	beq.n	8006af8 <CO_process+0x70>
            reset = CO_RESET_COMM;
 8006af0:	2327      	movs	r3, #39	; 0x27
 8006af2:	18fb      	adds	r3, r7, r3
 8006af4:	2201      	movs	r2, #1
 8006af6:	701a      	strb	r2, [r3, #0]
        }
    }
#endif

#if (CO_CONFIG_LEDS) & CO_CONFIG_LEDS_ENABLE
    bool_t unc = co->nodeIdUnconfigured;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	617b      	str	r3, [r7, #20]
    uint16_t CANerrorStatus = co->CANmodule->CANerrorStatus;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	685a      	ldr	r2, [r3, #4]
 8006b02:	2312      	movs	r3, #18
 8006b04:	18fb      	adds	r3, r7, r3
 8006b06:	8a52      	ldrh	r2, [r2, #18]
 8006b08:	801a      	strh	r2, [r3, #0]
    bool_t LSSslave_configuration = false;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	623b      	str	r3, [r7, #32]
 #if (CO_CONFIG_LSS) & CO_CONFIG_LSS_SLAVE
    if (CO_GET_CNT(LSS_SLV) == 1
        && CO_LSSslave_getState(co->LSSslave) == CO_LSS_STATE_CONFIGURATION
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b12:	0018      	movs	r0, r3
 8006b14:	f7ff fb58 	bl	80061c8 <CO_LSSslave_getState>
 8006b18:	0003      	movs	r3, r0
    if (CO_GET_CNT(LSS_SLV) == 1
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d101      	bne.n	8006b22 <CO_process+0x9a>
    ) {
        LSSslave_configuration = true;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	623b      	str	r3, [r7, #32]
 #ifndef CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS
  #define CO_STATUS_FIRMWARE_DOWNLOAD_IN_PROGRESS 0
 #endif

    if (CO_GET_CNT(LEDS) == 1) {
        CO_LEDs_process(co->LEDs,
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d104      	bne.n	8006b36 <CO_process+0xae>
 8006b2c:	2311      	movs	r3, #17
 8006b2e:	18fb      	adds	r3, r7, r3
 8006b30:	2400      	movs	r4, #0
 8006b32:	571c      	ldrsb	r4, [r3, r4]
 8006b34:	e000      	b.n	8006b38 <CO_process+0xb0>
 8006b36:	2400      	movs	r4, #0
            timeDifference_us,
            unc ? CO_NMT_INITIALIZING : NMTstate,
            LSSslave_configuration,
            (CANerrorStatus & CO_CAN_ERRTX_BUS_OFF) != 0,
 8006b38:	2112      	movs	r1, #18
 8006b3a:	187b      	adds	r3, r7, r1
 8006b3c:	881b      	ldrh	r3, [r3, #0]
 8006b3e:	2204      	movs	r2, #4
 8006b40:	4013      	ands	r3, r2
        CO_LEDs_process(co->LEDs,
 8006b42:	1e5a      	subs	r2, r3, #1
 8006b44:	4193      	sbcs	r3, r2
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	4698      	mov	r8, r3
            (CANerrorStatus & CO_CAN_ERR_WARN_PASSIVE) != 0,
 8006b4a:	187b      	adds	r3, r7, r1
 8006b4c:	881b      	ldrh	r3, [r3, #0]
 8006b4e:	4a53      	ldr	r2, [pc, #332]	; (8006c9c <CO_process+0x214>)
 8006b50:	4013      	ands	r3, r2
        CO_LEDs_process(co->LEDs,
 8006b52:	1e5a      	subs	r2, r3, #1
 8006b54:	4193      	sbcs	r3, r2
 8006b56:	b2db      	uxtb	r3, r3
 8006b58:	4699      	mov	r9, r3
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d107      	bne.n	8006b70 <CO_process+0xe8>
            0, /* RPDO event timer timeout */
            unc ? false : CO_isError(co->em, CO_EM_SYNC_TIME_OUT),
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	69db      	ldr	r3, [r3, #28]
 8006b64:	2118      	movs	r1, #24
 8006b66:	0018      	movs	r0, r3
 8006b68:	f7ff fadc 	bl	8006124 <CO_isError>
 8006b6c:	0005      	movs	r5, r0
 8006b6e:	e000      	b.n	8006b72 <CO_process+0xea>
        CO_LEDs_process(co->LEDs,
 8006b70:	2500      	movs	r5, #0
            unc ? false : (CO_isError(co->em, CO_EM_HEARTBEAT_CONSUMER)
 8006b72:	697b      	ldr	r3, [r7, #20]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d111      	bne.n	8006b9c <CO_process+0x114>
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	69db      	ldr	r3, [r3, #28]
 8006b7c:	211b      	movs	r1, #27
 8006b7e:	0018      	movs	r0, r3
 8006b80:	f7ff fad0 	bl	8006124 <CO_isError>
 8006b84:	1e03      	subs	r3, r0, #0
 8006b86:	d107      	bne.n	8006b98 <CO_process+0x110>
                        || CO_isError(co->em, CO_EM_HB_CONSUMER_REMOTE_RESET)),
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	69db      	ldr	r3, [r3, #28]
 8006b8c:	211c      	movs	r1, #28
 8006b8e:	0018      	movs	r0, r3
 8006b90:	f7ff fac8 	bl	8006124 <CO_isError>
 8006b94:	1e03      	subs	r3, r0, #0
 8006b96:	d001      	beq.n	8006b9c <CO_process+0x114>
            unc ? false : (CO_isError(co->em, CO_EM_HEARTBEAT_CONSUMER)
 8006b98:	2301      	movs	r3, #1
 8006b9a:	e000      	b.n	8006b9e <CO_process+0x116>
 8006b9c:	2300      	movs	r3, #0
        CO_LEDs_process(co->LEDs,
 8006b9e:	469a      	mov	sl, r3
            CO_getErrorRegister(co->em) != 0,
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	69db      	ldr	r3, [r3, #28]
 8006ba4:	0018      	movs	r0, r3
 8006ba6:	f7ff faeb 	bl	8006180 <CO_getErrorRegister>
 8006baa:	0003      	movs	r3, r0
        CO_LEDs_process(co->LEDs,
 8006bac:	1e5a      	subs	r2, r3, #1
 8006bae:	4193      	sbcs	r3, r2
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	0018      	movs	r0, r3
 8006bb4:	6a3a      	ldr	r2, [r7, #32]
 8006bb6:	6879      	ldr	r1, [r7, #4]
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	9307      	str	r3, [sp, #28]
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	9306      	str	r3, [sp, #24]
 8006bc0:	9005      	str	r0, [sp, #20]
 8006bc2:	4653      	mov	r3, sl
 8006bc4:	9304      	str	r3, [sp, #16]
 8006bc6:	9503      	str	r5, [sp, #12]
 8006bc8:	2300      	movs	r3, #0
 8006bca:	9302      	str	r3, [sp, #8]
 8006bcc:	464b      	mov	r3, r9
 8006bce:	9301      	str	r3, [sp, #4]
 8006bd0:	4643      	mov	r3, r8
 8006bd2:	9300      	str	r3, [sp, #0]
 8006bd4:	0013      	movs	r3, r2
 8006bd6:	0022      	movs	r2, r4
 8006bd8:	0030      	movs	r0, r6
 8006bda:	f7fe fd2f 	bl	800563c <CO_LEDs_process>
            timerNext_us);
    }
#endif

    /* CANopen Node ID is unconfigured (LSS slave), stop processing here */
    if (co->nodeIdUnconfigured) {
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d003      	beq.n	8006bee <CO_process+0x166>
        return reset;
 8006be6:	2327      	movs	r3, #39	; 0x27
 8006be8:	18fb      	adds	r3, r7, r3
 8006bea:	781b      	ldrb	r3, [r3, #0]
 8006bec:	e04d      	b.n	8006c8a <CO_process+0x202>
    }

    /* Emergency */
    if (CO_GET_CNT(EM) == 1) {
        CO_EM_process(co->em,
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	69d8      	ldr	r0, [r3, #28]
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	69b9      	ldr	r1, [r7, #24]
 8006bf8:	f7f9 fd70 	bl	80006dc <CO_EM_process>
                      timerNext_us);
    }

    /* NMT_Heartbeat */
    if (CO_GET_CNT(NMT) == 1) {
        reset = CO_NMT_process(co->NMT,
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	6918      	ldr	r0, [r3, #16]
 8006c00:	2327      	movs	r3, #39	; 0x27
 8006c02:	18fc      	adds	r4, r7, r3
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	2511      	movs	r5, #17
 8006c0a:	1979      	adds	r1, r7, r5
 8006c0c:	f7fa fcee 	bl	80015ec <CO_NMT_process>
 8006c10:	0003      	movs	r3, r0
 8006c12:	7023      	strb	r3, [r4, #0]
                               &NMTstate,
                               timeDifference_us,
                               timerNext_us);
    }
    NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8006c14:	197b      	adds	r3, r7, r5
 8006c16:	781b      	ldrb	r3, [r3, #0]
 8006c18:	b25b      	sxtb	r3, r3
                             || NMTstate == CO_NMT_OPERATIONAL);
 8006c1a:	2b7f      	cmp	r3, #127	; 0x7f
 8006c1c:	d004      	beq.n	8006c28 <CO_process+0x1a0>
 8006c1e:	197b      	adds	r3, r7, r5
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	b25b      	sxtb	r3, r3
 8006c24:	2b05      	cmp	r3, #5
 8006c26:	d101      	bne.n	8006c2c <CO_process+0x1a4>
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e000      	b.n	8006c2e <CO_process+0x1a6>
 8006c2c:	2300      	movs	r3, #0
    NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8006c2e:	61bb      	str	r3, [r7, #24]

    /* SDOserver */
    for (uint8_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8006c30:	231f      	movs	r3, #31
 8006c32:	18fb      	adds	r3, r7, r3
 8006c34:	2200      	movs	r2, #0
 8006c36:	701a      	strb	r2, [r3, #0]
 8006c38:	e011      	b.n	8006c5e <CO_process+0x1d6>
        CO_SDOserver_process(&co->SDOserver[i],
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006c3e:	241f      	movs	r4, #31
 8006c40:	193b      	adds	r3, r7, r4
 8006c42:	781b      	ldrb	r3, [r3, #0]
 8006c44:	21a8      	movs	r1, #168	; 0xa8
 8006c46:	434b      	muls	r3, r1
 8006c48:	18d0      	adds	r0, r2, r3
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	687a      	ldr	r2, [r7, #4]
 8006c4e:	69b9      	ldr	r1, [r7, #24]
 8006c50:	f7fd f96c 	bl	8003f2c <CO_SDOserver_process>
    for (uint8_t i = 0; i < CO_GET_CNT(SDO_SRV); i++) {
 8006c54:	193b      	adds	r3, r7, r4
 8006c56:	781a      	ldrb	r2, [r3, #0]
 8006c58:	193b      	adds	r3, r7, r4
 8006c5a:	3201      	adds	r2, #1
 8006c5c:	701a      	strb	r2, [r3, #0]
 8006c5e:	231f      	movs	r3, #31
 8006c60:	18fb      	adds	r3, r7, r3
 8006c62:	781b      	ldrb	r3, [r3, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d0e8      	beq.n	8006c3a <CO_process+0x1b2>
                             timerNext_us);
    }

#if (CO_CONFIG_HB_CONS) & CO_CONFIG_HB_CONS_ENABLE
    if (CO_GET_CNT(HB_CONS) == 1) {
        CO_HBconsumer_process(co->HBcons,
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	6958      	ldr	r0, [r3, #20]
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	687a      	ldr	r2, [r7, #4]
 8006c70:	69b9      	ldr	r1, [r7, #24]
 8006c72:	f7fa f9e1 	bl	8001038 <CO_HBconsumer_process>
    }
#endif

#if (CO_CONFIG_TIME) & CO_CONFIG_TIME_ENABLE
    if (CO_GET_CNT(TIME) == 1) {
        CO_TIME_process(co->TIME, NMTisPreOrOperational, timeDifference_us);
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	69b9      	ldr	r1, [r7, #24]
 8006c7e:	0018      	movs	r0, r3
 8006c80:	f7fe fc48 	bl	8005514 <CO_TIME_process>
                        timeDifference_us,
                        timerNext_us);
    }
#endif

    return reset;
 8006c84:	2327      	movs	r3, #39	; 0x27
 8006c86:	18fb      	adds	r3, r7, r3
 8006c88:	781b      	ldrb	r3, [r3, #0]
}
 8006c8a:	0018      	movs	r0, r3
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	b00a      	add	sp, #40	; 0x28
 8006c90:	bce0      	pop	{r5, r6, r7}
 8006c92:	46ba      	mov	sl, r7
 8006c94:	46b1      	mov	r9, r6
 8006c96:	46a8      	mov	r8, r5
 8006c98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c9a:	46c0      	nop			; (mov r8, r8)
 8006c9c:	00000303 	.word	0x00000303

08006ca0 <CO_process_SYNC>:
/******************************************************************************/
#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
bool_t CO_process_SYNC(CO_t *co,
                       uint32_t timeDifference_us,
                       uint32_t *timerNext_us)
{
 8006ca0:	b5b0      	push	{r4, r5, r7, lr}
 8006ca2:	b088      	sub	sp, #32
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	60b9      	str	r1, [r7, #8]
 8006caa:	607a      	str	r2, [r7, #4]
    bool_t syncWas = false;
 8006cac:	2300      	movs	r3, #0
 8006cae:	61fb      	str	r3, [r7, #28]

    if (!co->nodeIdUnconfigured && CO_GET_CNT(SYNC) == 1) {
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d133      	bne.n	8006d20 <CO_process_SYNC+0x80>
        CO_NMT_internalState_t NMTstate = CO_NMT_getInternalState(co->NMT);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	691b      	ldr	r3, [r3, #16]
 8006cbc:	251b      	movs	r5, #27
 8006cbe:	197c      	adds	r4, r7, r5
 8006cc0:	0018      	movs	r0, r3
 8006cc2:	f7ff fa71 	bl	80061a8 <CO_NMT_getInternalState>
 8006cc6:	0003      	movs	r3, r0
 8006cc8:	7023      	strb	r3, [r4, #0]
        bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
                                        || NMTstate == CO_NMT_OPERATIONAL);
 8006cca:	197b      	adds	r3, r7, r5
 8006ccc:	781b      	ldrb	r3, [r3, #0]
 8006cce:	b25b      	sxtb	r3, r3
 8006cd0:	2b7f      	cmp	r3, #127	; 0x7f
 8006cd2:	d004      	beq.n	8006cde <CO_process_SYNC+0x3e>
 8006cd4:	197b      	adds	r3, r7, r5
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	b25b      	sxtb	r3, r3
 8006cda:	2b05      	cmp	r3, #5
 8006cdc:	d101      	bne.n	8006ce2 <CO_process_SYNC+0x42>
 8006cde:	2301      	movs	r3, #1
 8006ce0:	e000      	b.n	8006ce4 <CO_process_SYNC+0x44>
 8006ce2:	2300      	movs	r3, #0
        bool_t NMTisPreOrOperational = (NMTstate == CO_NMT_PRE_OPERATIONAL
 8006ce4:	617b      	str	r3, [r7, #20]

        CO_SYNC_status_t sync_process = CO_SYNC_process(co->SYNC,
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8006cea:	2513      	movs	r5, #19
 8006cec:	197c      	adds	r4, r7, r5
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	68ba      	ldr	r2, [r7, #8]
 8006cf2:	6979      	ldr	r1, [r7, #20]
 8006cf4:	f7fe f9ae 	bl	8005054 <CO_SYNC_process>
 8006cf8:	0003      	movs	r3, r0
 8006cfa:	7023      	strb	r3, [r4, #0]
                                                        NMTisPreOrOperational,
                                                        timeDifference_us,
                                                        timerNext_us);

        switch (sync_process) {
 8006cfc:	197b      	adds	r3, r7, r5
 8006cfe:	781b      	ldrb	r3, [r3, #0]
 8006d00:	2b02      	cmp	r3, #2
 8006d02:	d007      	beq.n	8006d14 <CO_process_SYNC+0x74>
 8006d04:	dc0f      	bgt.n	8006d26 <CO_process_SYNC+0x86>
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00c      	beq.n	8006d24 <CO_process_SYNC+0x84>
 8006d0a:	2b01      	cmp	r3, #1
 8006d0c:	d10b      	bne.n	8006d26 <CO_process_SYNC+0x86>
            case CO_SYNC_NONE:
                break;
            case CO_SYNC_RX_TX:
                syncWas = true;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	61fb      	str	r3, [r7, #28]
                break;
 8006d12:	e008      	b.n	8006d26 <CO_process_SYNC+0x86>
            case CO_SYNC_PASSED_WINDOW:
                CO_CANclearPendingSyncPDOs(co->CANmodule);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	0018      	movs	r0, r3
 8006d1a:	f000 fd2f 	bl	800777c <CO_CANclearPendingSyncPDOs>
                break;
 8006d1e:	e002      	b.n	8006d26 <CO_process_SYNC+0x86>
        }
    }
 8006d20:	46c0      	nop			; (mov r8, r8)
 8006d22:	e000      	b.n	8006d26 <CO_process_SYNC+0x86>
                break;
 8006d24:	46c0      	nop			; (mov r8, r8)

    return syncWas;
 8006d26:	69fb      	ldr	r3, [r7, #28]
}
 8006d28:	0018      	movs	r0, r3
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	b008      	add	sp, #32
 8006d2e:	bdb0      	pop	{r4, r5, r7, pc}

08006d30 <CO_process_RPDO>:
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
void CO_process_RPDO(CO_t *co,
                     bool_t syncWas,
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us)
{
 8006d30:	b5b0      	push	{r4, r5, r7, lr}
 8006d32:	b088      	sub	sp, #32
 8006d34:	af02      	add	r7, sp, #8
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	607a      	str	r2, [r7, #4]
 8006d3c:	603b      	str	r3, [r7, #0]
    (void) timeDifference_us; (void) timerNext_us;
    if (co->nodeIdUnconfigured) {
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d135      	bne.n	8006db2 <CO_process_RPDO+0x82>
        return;
    }

    bool_t NMTisOperational =
        CO_NMT_getInternalState(co->NMT) == CO_NMT_OPERATIONAL;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	691b      	ldr	r3, [r3, #16]
 8006d4a:	0018      	movs	r0, r3
 8006d4c:	f7ff fa2c 	bl	80061a8 <CO_NMT_getInternalState>
 8006d50:	0003      	movs	r3, r0
 8006d52:	3b05      	subs	r3, #5
 8006d54:	425a      	negs	r2, r3
 8006d56:	4153      	adcs	r3, r2
 8006d58:	b2db      	uxtb	r3, r3
    bool_t NMTisOperational =
 8006d5a:	613b      	str	r3, [r7, #16]

    for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8006d5c:	2316      	movs	r3, #22
 8006d5e:	18fb      	adds	r3, r7, r3
 8006d60:	2200      	movs	r2, #0
 8006d62:	801a      	strh	r2, [r3, #0]
 8006d64:	e01e      	b.n	8006da4 <CO_process_RPDO+0x74>
        CO_RPDO_process(&co->RPDO[i],
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006d6a:	2516      	movs	r5, #22
 8006d6c:	197b      	adds	r3, r7, r5
 8006d6e:	2200      	movs	r2, #0
 8006d70:	5e9a      	ldrsh	r2, [r3, r2]
 8006d72:	0013      	movs	r3, r2
 8006d74:	005b      	lsls	r3, r3, #1
 8006d76:	189b      	adds	r3, r3, r2
 8006d78:	015a      	lsls	r2, r3, #5
 8006d7a:	1ad2      	subs	r2, r2, r3
 8006d7c:	0093      	lsls	r3, r2, #2
 8006d7e:	001a      	movs	r2, r3
 8006d80:	0013      	movs	r3, r2
 8006d82:	18c8      	adds	r0, r1, r3
 8006d84:	693c      	ldr	r4, [r7, #16]
 8006d86:	683a      	ldr	r2, [r7, #0]
 8006d88:	6879      	ldr	r1, [r7, #4]
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	9300      	str	r3, [sp, #0]
 8006d8e:	0023      	movs	r3, r4
 8006d90:	f7fb fc0e 	bl	80025b0 <CO_RPDO_process>
    for (int16_t i = 0; i < CO_GET_CNT(RPDO); i++) {
 8006d94:	197b      	adds	r3, r7, r5
 8006d96:	2200      	movs	r2, #0
 8006d98:	5e9b      	ldrsh	r3, [r3, r2]
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	3301      	adds	r3, #1
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	197b      	adds	r3, r7, r5
 8006da2:	801a      	strh	r2, [r3, #0]
 8006da4:	2316      	movs	r3, #22
 8006da6:	18fb      	adds	r3, r7, r3
 8006da8:	2200      	movs	r2, #0
 8006daa:	5e9b      	ldrsh	r3, [r3, r2]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	dbda      	blt.n	8006d66 <CO_process_RPDO+0x36>
 8006db0:	e000      	b.n	8006db4 <CO_process_RPDO+0x84>
        return;
 8006db2:	46c0      	nop			; (mov r8, r8)
                        timerNext_us,
#endif
                        NMTisOperational,
                        syncWas);
    }
}
 8006db4:	46bd      	mov	sp, r7
 8006db6:	b006      	add	sp, #24
 8006db8:	bdb0      	pop	{r4, r5, r7, pc}

08006dba <CO_process_TPDO>:
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
void CO_process_TPDO(CO_t *co,
                     bool_t syncWas,
                     uint32_t timeDifference_us,
                     uint32_t *timerNext_us)
{
 8006dba:	b5b0      	push	{r4, r5, r7, lr}
 8006dbc:	b088      	sub	sp, #32
 8006dbe:	af02      	add	r7, sp, #8
 8006dc0:	60f8      	str	r0, [r7, #12]
 8006dc2:	60b9      	str	r1, [r7, #8]
 8006dc4:	607a      	str	r2, [r7, #4]
 8006dc6:	603b      	str	r3, [r7, #0]
    (void) timeDifference_us; (void) timerNext_us;
    if (co->nodeIdUnconfigured) {
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d130      	bne.n	8006e32 <CO_process_TPDO+0x78>
        return;
    }

    bool_t NMTisOperational =
        CO_NMT_getInternalState(co->NMT) == CO_NMT_OPERATIONAL;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	691b      	ldr	r3, [r3, #16]
 8006dd4:	0018      	movs	r0, r3
 8006dd6:	f7ff f9e7 	bl	80061a8 <CO_NMT_getInternalState>
 8006dda:	0003      	movs	r3, r0
 8006ddc:	3b05      	subs	r3, #5
 8006dde:	425a      	negs	r2, r3
 8006de0:	4153      	adcs	r3, r2
 8006de2:	b2db      	uxtb	r3, r3
    bool_t NMTisOperational =
 8006de4:	613b      	str	r3, [r7, #16]

    for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8006de6:	2316      	movs	r3, #22
 8006de8:	18fb      	adds	r3, r7, r3
 8006dea:	2200      	movs	r2, #0
 8006dec:	801a      	strh	r2, [r3, #0]
 8006dee:	e019      	b.n	8006e24 <CO_process_TPDO+0x6a>
        CO_TPDO_process(&co->TPDO[i],
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006df4:	2516      	movs	r5, #22
 8006df6:	197b      	adds	r3, r7, r5
 8006df8:	2100      	movs	r1, #0
 8006dfa:	5e5b      	ldrsh	r3, [r3, r1]
 8006dfc:	21b6      	movs	r1, #182	; 0xb6
 8006dfe:	0049      	lsls	r1, r1, #1
 8006e00:	434b      	muls	r3, r1
 8006e02:	18d0      	adds	r0, r2, r3
 8006e04:	693c      	ldr	r4, [r7, #16]
 8006e06:	683a      	ldr	r2, [r7, #0]
 8006e08:	6879      	ldr	r1, [r7, #4]
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	9300      	str	r3, [sp, #0]
 8006e0e:	0023      	movs	r3, r4
 8006e10:	f7fc f946 	bl	80030a0 <CO_TPDO_process>
    for (int16_t i = 0; i < CO_GET_CNT(TPDO); i++) {
 8006e14:	197b      	adds	r3, r7, r5
 8006e16:	2200      	movs	r2, #0
 8006e18:	5e9b      	ldrsh	r3, [r3, r2]
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	b29a      	uxth	r2, r3
 8006e20:	197b      	adds	r3, r7, r5
 8006e22:	801a      	strh	r2, [r3, #0]
 8006e24:	2316      	movs	r3, #22
 8006e26:	18fb      	adds	r3, r7, r3
 8006e28:	2200      	movs	r2, #0
 8006e2a:	5e9b      	ldrsh	r3, [r3, r2]
 8006e2c:	2b01      	cmp	r3, #1
 8006e2e:	dddf      	ble.n	8006df0 <CO_process_TPDO+0x36>
 8006e30:	e000      	b.n	8006e34 <CO_process_TPDO+0x7a>
        return;
 8006e32:	46c0      	nop			; (mov r8, r8)
                        timerNext_us,
#endif
                        NMTisOperational,
                        syncWas);
    }
}
 8006e34:	46bd      	mov	sp, r7
 8006e36:	b006      	add	sp, #24
 8006e38:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006e3c <canopen_app_init>:
uint32_t time_old, time_current;
CO_ReturnError_t err;

/* This function will basically setup the CANopen node */
int
canopen_app_init(CANopenNodeSTM32* _canopenNodeSTM32) {
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b084      	sub	sp, #16
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]

    // Keep a copy global reference of canOpenSTM32 Object
    canopenNodeSTM32 = _canopenNodeSTM32;
 8006e44:	4b15      	ldr	r3, [pc, #84]	; (8006e9c <canopen_app_init+0x60>)
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	601a      	str	r2, [r3, #0]
    uint8_t storageEntriesCount = sizeof(storageEntries) / sizeof(storageEntries[0]);
    uint32_t storageInitError = 0;
#endif

    /* Allocate memory */
    CO_config_t* config_ptr = NULL;
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	60fb      	str	r3, [r7, #12]
    co_config.CNT_LSS_SLV = 1;
    config_ptr = &co_config;
#endif /* CO_MULTIPLE_OD */

    uint32_t heapMemoryUsed;
    CO = CO_new(config_ptr, &heapMemoryUsed);
 8006e4e:	2308      	movs	r3, #8
 8006e50:	18fa      	adds	r2, r7, r3
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	0011      	movs	r1, r2
 8006e56:	0018      	movs	r0, r3
 8006e58:	f7ff f9c5 	bl	80061e6 <CO_new>
 8006e5c:	0002      	movs	r2, r0
 8006e5e:	4b10      	ldr	r3, [pc, #64]	; (8006ea0 <canopen_app_init+0x64>)
 8006e60:	601a      	str	r2, [r3, #0]
    if (CO == NULL) {
 8006e62:	4b0f      	ldr	r3, [pc, #60]	; (8006ea0 <canopen_app_init+0x64>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d105      	bne.n	8006e76 <canopen_app_init+0x3a>
        log_printf("Error: Can't allocate memory\n");
 8006e6a:	4b0e      	ldr	r3, [pc, #56]	; (8006ea4 <canopen_app_init+0x68>)
 8006e6c:	0018      	movs	r0, r3
 8006e6e:	f006 fea5 	bl	800dbbc <puts>
        return 1;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e00d      	b.n	8006e92 <canopen_app_init+0x56>
    } else {
        log_printf("Allocated %u bytes for CANopen objects\n", heapMemoryUsed);
 8006e76:	68ba      	ldr	r2, [r7, #8]
 8006e78:	4b0b      	ldr	r3, [pc, #44]	; (8006ea8 <canopen_app_init+0x6c>)
 8006e7a:	0011      	movs	r1, r2
 8006e7c:	0018      	movs	r0, r3
 8006e7e:	f006 fe11 	bl	800daa4 <iprintf>
    }

    canopenNodeSTM32->canOpenStack = CO;
 8006e82:	4b06      	ldr	r3, [pc, #24]	; (8006e9c <canopen_app_init+0x60>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a06      	ldr	r2, [pc, #24]	; (8006ea0 <canopen_app_init+0x64>)
 8006e88:	6812      	ldr	r2, [r2, #0]
 8006e8a:	615a      	str	r2, [r3, #20]
        log_printf("Error: Storage %d\n", storageInitError);
        return 2;
    }
#endif

    canopen_app_resetCommunication();
 8006e8c:	f000 f80e 	bl	8006eac <canopen_app_resetCommunication>
    return 0;
 8006e90:	2300      	movs	r3, #0
}
 8006e92:	0018      	movs	r0, r3
 8006e94:	46bd      	mov	sp, r7
 8006e96:	b004      	add	sp, #16
 8006e98:	bd80      	pop	{r7, pc}
 8006e9a:	46c0      	nop			; (mov r8, r8)
 8006e9c:	20001c38 	.word	0x20001c38
 8006ea0:	200002c8 	.word	0x200002c8
 8006ea4:	0800e5fc 	.word	0x0800e5fc
 8006ea8:	0800e61c 	.word	0x0800e61c

08006eac <canopen_app_resetCommunication>:

int
canopen_app_resetCommunication() {
 8006eac:	b590      	push	{r4, r7, lr}
 8006eae:	b08f      	sub	sp, #60	; 0x3c
 8006eb0:	af08      	add	r7, sp, #32
    /* CANopen communication reset - initialize CANopen objects *******************/
    log_printf("CANopenNode - Reset communication...\n");
 8006eb2:	4b86      	ldr	r3, [pc, #536]	; (80070cc <canopen_app_resetCommunication+0x220>)
 8006eb4:	0018      	movs	r0, r3
 8006eb6:	f006 fe81 	bl	800dbbc <puts>

    /* Wait rt_thread. */
    CO->CANmodule->CANnormal = false;
 8006eba:	4b85      	ldr	r3, [pc, #532]	; (80070d0 <canopen_app_resetCommunication+0x224>)
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	615a      	str	r2, [r3, #20]

    /* Enter CAN configuration. */
    CO_CANsetConfigurationMode((void*)canopenNodeSTM32);
 8006ec4:	4b83      	ldr	r3, [pc, #524]	; (80070d4 <canopen_app_resetCommunication+0x228>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	0018      	movs	r0, r3
 8006eca:	f000 f9d7 	bl	800727c <CO_CANsetConfigurationMode>
    CO_CANmodule_disable(CO->CANmodule);
 8006ece:	4b80      	ldr	r3, [pc, #512]	; (80070d0 <canopen_app_resetCommunication+0x224>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	0018      	movs	r0, r3
 8006ed6:	f000 fabd 	bl	8007454 <CO_CANmodule_disable>

    /* initialize CANopen */
    err = CO_CANinit(CO, canopenNodeSTM32, 0); // Bitrate for STM32 microcontroller is being set in MXCube Settings
 8006eda:	4b7d      	ldr	r3, [pc, #500]	; (80070d0 <canopen_app_resetCommunication+0x224>)
 8006edc:	6818      	ldr	r0, [r3, #0]
 8006ede:	4b7d      	ldr	r3, [pc, #500]	; (80070d4 <canopen_app_resetCommunication+0x228>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	0019      	movs	r1, r3
 8006ee6:	f7ff fb20 	bl	800652a <CO_CANinit>
 8006eea:	0003      	movs	r3, r0
 8006eec:	001a      	movs	r2, r3
 8006eee:	4b7a      	ldr	r3, [pc, #488]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 8006ef0:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 8006ef2:	4b79      	ldr	r3, [pc, #484]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 8006ef4:	781b      	ldrb	r3, [r3, #0]
 8006ef6:	b25b      	sxtb	r3, r3
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d00a      	beq.n	8006f12 <canopen_app_resetCommunication+0x66>
        log_printf("Error: CAN initialization failed: %d\n", err);
 8006efc:	4b76      	ldr	r3, [pc, #472]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 8006efe:	781b      	ldrb	r3, [r3, #0]
 8006f00:	b25b      	sxtb	r3, r3
 8006f02:	001a      	movs	r2, r3
 8006f04:	4b75      	ldr	r3, [pc, #468]	; (80070dc <canopen_app_resetCommunication+0x230>)
 8006f06:	0011      	movs	r1, r2
 8006f08:	0018      	movs	r0, r3
 8006f0a:	f006 fdcb 	bl	800daa4 <iprintf>
        return 1;
 8006f0e:	2301      	movs	r3, #1
 8006f10:	e0d7      	b.n	80070c2 <canopen_app_resetCommunication+0x216>
    }

    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8006f12:	4b73      	ldr	r3, [pc, #460]	; (80070e0 <canopen_app_resetCommunication+0x234>)
 8006f14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f16:	2108      	movs	r1, #8
 8006f18:	187b      	adds	r3, r7, r1
 8006f1a:	601a      	str	r2, [r3, #0]
                                                .productCode = OD_PERSIST_COMM.x1018_identity.productCode,
 8006f1c:	4b70      	ldr	r3, [pc, #448]	; (80070e0 <canopen_app_resetCommunication+0x234>)
 8006f1e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8006f20:	187b      	adds	r3, r7, r1
 8006f22:	605a      	str	r2, [r3, #4]
                                                .revisionNumber = OD_PERSIST_COMM.x1018_identity.revisionNumber,
 8006f24:	4b6e      	ldr	r3, [pc, #440]	; (80070e0 <canopen_app_resetCommunication+0x234>)
 8006f26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8006f28:	187b      	adds	r3, r7, r1
 8006f2a:	609a      	str	r2, [r3, #8]
                                                .serialNumber = OD_PERSIST_COMM.x1018_identity.serialNumber}};
 8006f2c:	4b6c      	ldr	r3, [pc, #432]	; (80070e0 <canopen_app_resetCommunication+0x234>)
 8006f2e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    CO_LSS_address_t lssAddress = {.identity = {.vendorID = OD_PERSIST_COMM.x1018_identity.vendor_ID,
 8006f30:	187b      	adds	r3, r7, r1
 8006f32:	60da      	str	r2, [r3, #12]
    err = CO_LSSinit(CO, &lssAddress, &canopenNodeSTM32->desiredNodeID, &canopenNodeSTM32->baudrate);
 8006f34:	4b66      	ldr	r3, [pc, #408]	; (80070d0 <canopen_app_resetCommunication+0x224>)
 8006f36:	6818      	ldr	r0, [r3, #0]
 8006f38:	4b66      	ldr	r3, [pc, #408]	; (80070d4 <canopen_app_resetCommunication+0x228>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	001a      	movs	r2, r3
 8006f3e:	4b65      	ldr	r3, [pc, #404]	; (80070d4 <canopen_app_resetCommunication+0x228>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	3302      	adds	r3, #2
 8006f44:	1879      	adds	r1, r7, r1
 8006f46:	f7ff fb21 	bl	800658c <CO_LSSinit>
 8006f4a:	0003      	movs	r3, r0
 8006f4c:	001a      	movs	r2, r3
 8006f4e:	4b62      	ldr	r3, [pc, #392]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 8006f50:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO) {
 8006f52:	4b61      	ldr	r3, [pc, #388]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 8006f54:	781b      	ldrb	r3, [r3, #0]
 8006f56:	b25b      	sxtb	r3, r3
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d00a      	beq.n	8006f72 <canopen_app_resetCommunication+0xc6>
        log_printf("Error: LSS slave initialization failed: %d\n", err);
 8006f5c:	4b5e      	ldr	r3, [pc, #376]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	b25b      	sxtb	r3, r3
 8006f62:	001a      	movs	r2, r3
 8006f64:	4b5f      	ldr	r3, [pc, #380]	; (80070e4 <canopen_app_resetCommunication+0x238>)
 8006f66:	0011      	movs	r1, r2
 8006f68:	0018      	movs	r0, r3
 8006f6a:	f006 fd9b 	bl	800daa4 <iprintf>
        return 2;
 8006f6e:	2302      	movs	r3, #2
 8006f70:	e0a7      	b.n	80070c2 <canopen_app_resetCommunication+0x216>
    }

    canopenNodeSTM32->activeNodeID = canopenNodeSTM32->desiredNodeID;
 8006f72:	4b58      	ldr	r3, [pc, #352]	; (80070d4 <canopen_app_resetCommunication+0x228>)
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	4b57      	ldr	r3, [pc, #348]	; (80070d4 <canopen_app_resetCommunication+0x228>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	7812      	ldrb	r2, [r2, #0]
 8006f7c:	705a      	strb	r2, [r3, #1]
    uint32_t errInfo = 0;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	607b      	str	r3, [r7, #4]

    err = CO_CANopenInit(CO,                   /* CANopen object */
 8006f82:	4b53      	ldr	r3, [pc, #332]	; (80070d0 <canopen_app_resetCommunication+0x224>)
 8006f84:	6818      	ldr	r0, [r3, #0]
 8006f86:	4b58      	ldr	r3, [pc, #352]	; (80070e8 <canopen_app_resetCommunication+0x23c>)
 8006f88:	6819      	ldr	r1, [r3, #0]
                         NMT_CONTROL,          /* CO_NMT_control_t */
                         FIRST_HB_TIME,        /* firstHBTime_ms */
                         SDO_SRV_TIMEOUT_TIME, /* SDOserverTimeoutTime_ms */
                         SDO_CLI_TIMEOUT_TIME, /* SDOclientTimeoutTime_ms */
                         SDO_CLI_BLOCK,        /* SDOclientBlockTransfer */
                         canopenNodeSTM32->activeNodeID, &errInfo);
 8006f8a:	4b52      	ldr	r3, [pc, #328]	; (80070d4 <canopen_app_resetCommunication+0x228>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
    err = CO_CANopenInit(CO,                   /* CANopen object */
 8006f8e:	785b      	ldrb	r3, [r3, #1]
 8006f90:	1d3a      	adds	r2, r7, #4
 8006f92:	9207      	str	r2, [sp, #28]
 8006f94:	9306      	str	r3, [sp, #24]
 8006f96:	2300      	movs	r3, #0
 8006f98:	9305      	str	r3, [sp, #20]
 8006f9a:	23fa      	movs	r3, #250	; 0xfa
 8006f9c:	005b      	lsls	r3, r3, #1
 8006f9e:	9304      	str	r3, [sp, #16]
 8006fa0:	23fa      	movs	r3, #250	; 0xfa
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	9303      	str	r3, [sp, #12]
 8006fa6:	23fa      	movs	r3, #250	; 0xfa
 8006fa8:	005b      	lsls	r3, r3, #1
 8006faa:	9302      	str	r3, [sp, #8]
 8006fac:	4b4f      	ldr	r3, [pc, #316]	; (80070ec <canopen_app_resetCommunication+0x240>)
 8006fae:	9301      	str	r3, [sp, #4]
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	9300      	str	r3, [sp, #0]
 8006fb4:	000b      	movs	r3, r1
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	2100      	movs	r1, #0
 8006fba:	f7ff fb25 	bl	8006608 <CO_CANopenInit>
 8006fbe:	0003      	movs	r3, r0
 8006fc0:	001a      	movs	r2, r3
 8006fc2:	4b45      	ldr	r3, [pc, #276]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 8006fc4:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO && err != CO_ERROR_NODE_ID_UNCONFIGURED_LSS) {
 8006fc6:	4b44      	ldr	r3, [pc, #272]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	b25b      	sxtb	r3, r3
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d01b      	beq.n	8007008 <canopen_app_resetCommunication+0x15c>
 8006fd0:	4b41      	ldr	r3, [pc, #260]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 8006fd2:	781b      	ldrb	r3, [r3, #0]
 8006fd4:	b25b      	sxtb	r3, r3
 8006fd6:	3313      	adds	r3, #19
 8006fd8:	d016      	beq.n	8007008 <canopen_app_resetCommunication+0x15c>
        if (err == CO_ERROR_OD_PARAMETERS) {
 8006fda:	4b3f      	ldr	r3, [pc, #252]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 8006fdc:	781b      	ldrb	r3, [r3, #0]
 8006fde:	b25b      	sxtb	r3, r3
 8006fe0:	330c      	adds	r3, #12
 8006fe2:	d106      	bne.n	8006ff2 <canopen_app_resetCommunication+0x146>
            log_printf("Error: Object Dictionary entry 0x%X\n", errInfo);
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	4b42      	ldr	r3, [pc, #264]	; (80070f0 <canopen_app_resetCommunication+0x244>)
 8006fe8:	0011      	movs	r1, r2
 8006fea:	0018      	movs	r0, r3
 8006fec:	f006 fd5a 	bl	800daa4 <iprintf>
 8006ff0:	e008      	b.n	8007004 <canopen_app_resetCommunication+0x158>
        } else {
            log_printf("Error: CANopen initialization failed: %d\n", err);
 8006ff2:	4b39      	ldr	r3, [pc, #228]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 8006ff4:	781b      	ldrb	r3, [r3, #0]
 8006ff6:	b25b      	sxtb	r3, r3
 8006ff8:	001a      	movs	r2, r3
 8006ffa:	4b3e      	ldr	r3, [pc, #248]	; (80070f4 <canopen_app_resetCommunication+0x248>)
 8006ffc:	0011      	movs	r1, r2
 8006ffe:	0018      	movs	r0, r3
 8007000:	f006 fd50 	bl	800daa4 <iprintf>
        }
        return 3;
 8007004:	2303      	movs	r3, #3
 8007006:	e05c      	b.n	80070c2 <canopen_app_resetCommunication+0x216>
    }

    err = CO_CANopenInitPDO(CO, CO->em, OD, canopenNodeSTM32->activeNodeID, &errInfo);
 8007008:	4b31      	ldr	r3, [pc, #196]	; (80070d0 <canopen_app_resetCommunication+0x224>)
 800700a:	6818      	ldr	r0, [r3, #0]
 800700c:	4b30      	ldr	r3, [pc, #192]	; (80070d0 <canopen_app_resetCommunication+0x224>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	69d9      	ldr	r1, [r3, #28]
 8007012:	4b35      	ldr	r3, [pc, #212]	; (80070e8 <canopen_app_resetCommunication+0x23c>)
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	4b2f      	ldr	r3, [pc, #188]	; (80070d4 <canopen_app_resetCommunication+0x228>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	785c      	ldrb	r4, [r3, #1]
 800701c:	1d3b      	adds	r3, r7, #4
 800701e:	9300      	str	r3, [sp, #0]
 8007020:	0023      	movs	r3, r4
 8007022:	f7ff fc8b 	bl	800693c <CO_CANopenInitPDO>
 8007026:	0003      	movs	r3, r0
 8007028:	001a      	movs	r2, r3
 800702a:	4b2b      	ldr	r3, [pc, #172]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 800702c:	701a      	strb	r2, [r3, #0]
    if (err != CO_ERROR_NO && err != CO_ERROR_NODE_ID_UNCONFIGURED_LSS) {
 800702e:	4b2a      	ldr	r3, [pc, #168]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	b25b      	sxtb	r3, r3
 8007034:	2b00      	cmp	r3, #0
 8007036:	d01b      	beq.n	8007070 <canopen_app_resetCommunication+0x1c4>
 8007038:	4b27      	ldr	r3, [pc, #156]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	b25b      	sxtb	r3, r3
 800703e:	3313      	adds	r3, #19
 8007040:	d016      	beq.n	8007070 <canopen_app_resetCommunication+0x1c4>
        if (err == CO_ERROR_OD_PARAMETERS) {
 8007042:	4b25      	ldr	r3, [pc, #148]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 8007044:	781b      	ldrb	r3, [r3, #0]
 8007046:	b25b      	sxtb	r3, r3
 8007048:	330c      	adds	r3, #12
 800704a:	d106      	bne.n	800705a <canopen_app_resetCommunication+0x1ae>
            log_printf("Error: Object Dictionary entry 0x%X\n", errInfo);
 800704c:	687a      	ldr	r2, [r7, #4]
 800704e:	4b28      	ldr	r3, [pc, #160]	; (80070f0 <canopen_app_resetCommunication+0x244>)
 8007050:	0011      	movs	r1, r2
 8007052:	0018      	movs	r0, r3
 8007054:	f006 fd26 	bl	800daa4 <iprintf>
 8007058:	e008      	b.n	800706c <canopen_app_resetCommunication+0x1c0>
        } else {
            log_printf("Error: PDO initialization failed: %d\n", err);
 800705a:	4b1f      	ldr	r3, [pc, #124]	; (80070d8 <canopen_app_resetCommunication+0x22c>)
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	b25b      	sxtb	r3, r3
 8007060:	001a      	movs	r2, r3
 8007062:	4b25      	ldr	r3, [pc, #148]	; (80070f8 <canopen_app_resetCommunication+0x24c>)
 8007064:	0011      	movs	r1, r2
 8007066:	0018      	movs	r0, r3
 8007068:	f006 fd1c 	bl	800daa4 <iprintf>
        }
        return 4;
 800706c:	2304      	movs	r3, #4
 800706e:	e028      	b.n	80070c2 <canopen_app_resetCommunication+0x216>
    }

    /* Configure Timer interrupt function for execution every 1 millisecond */
    HAL_TIM_Base_Start_IT(canopenNodeSTM32->timerHandle); //1ms interrupt
 8007070:	4b18      	ldr	r3, [pc, #96]	; (80070d4 <canopen_app_resetCommunication+0x228>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	685b      	ldr	r3, [r3, #4]
 8007076:	0018      	movs	r0, r3
 8007078:	f003 fccc 	bl	800aa14 <HAL_TIM_Base_Start_IT>

    /* Configure CAN transmit and receive interrupt */

    /* Configure CANopen callbacks, etc */
    if (!CO->nodeIdUnconfigured) {
 800707c:	4b14      	ldr	r3, [pc, #80]	; (80070d0 <canopen_app_resetCommunication+0x224>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d003      	beq.n	800708e <canopen_app_resetCommunication+0x1e2>
        if (storageInitError != 0) {
            CO_errorReport(CO->em, CO_EM_NON_VOLATILE_MEMORY, CO_EMC_HARDWARE, storageInitError);
        }
#endif
    } else {
        log_printf("CANopenNode - Node-id not initialized\n");
 8007086:	4b1d      	ldr	r3, [pc, #116]	; (80070fc <canopen_app_resetCommunication+0x250>)
 8007088:	0018      	movs	r0, r3
 800708a:	f006 fd97 	bl	800dbbc <puts>
    }

    /* start CAN */
    CO_CANsetNormalMode(CO->CANmodule);
 800708e:	4b10      	ldr	r3, [pc, #64]	; (80070d0 <canopen_app_resetCommunication+0x224>)
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	0018      	movs	r0, r3
 8007096:	f000 f901 	bl	800729c <CO_CANsetNormalMode>

    log_printf("CANopenNode - Running...\n");
 800709a:	4b19      	ldr	r3, [pc, #100]	; (8007100 <canopen_app_resetCommunication+0x254>)
 800709c:	0018      	movs	r0, r3
 800709e:	f006 fd8d 	bl	800dbbc <puts>
    fflush(stdout);
 80070a2:	4b18      	ldr	r3, [pc, #96]	; (8007104 <canopen_app_resetCommunication+0x258>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	689b      	ldr	r3, [r3, #8]
 80070a8:	0018      	movs	r0, r3
 80070aa:	f006 fad7 	bl	800d65c <fflush>
    time_old = time_current = HAL_GetTick();
 80070ae:	f001 fb7f 	bl	80087b0 <HAL_GetTick>
 80070b2:	0002      	movs	r2, r0
 80070b4:	4b14      	ldr	r3, [pc, #80]	; (8007108 <canopen_app_resetCommunication+0x25c>)
 80070b6:	601a      	str	r2, [r3, #0]
 80070b8:	4b13      	ldr	r3, [pc, #76]	; (8007108 <canopen_app_resetCommunication+0x25c>)
 80070ba:	681a      	ldr	r2, [r3, #0]
 80070bc:	4b13      	ldr	r3, [pc, #76]	; (800710c <canopen_app_resetCommunication+0x260>)
 80070be:	601a      	str	r2, [r3, #0]
    return 0;
 80070c0:	2300      	movs	r3, #0
}
 80070c2:	0018      	movs	r0, r3
 80070c4:	46bd      	mov	sp, r7
 80070c6:	b007      	add	sp, #28
 80070c8:	bd90      	pop	{r4, r7, pc}
 80070ca:	46c0      	nop			; (mov r8, r8)
 80070cc:	0800e644 	.word	0x0800e644
 80070d0:	200002c8 	.word	0x200002c8
 80070d4:	20001c38 	.word	0x20001c38
 80070d8:	20001c3c 	.word	0x20001c3c
 80070dc:	0800e66c 	.word	0x0800e66c
 80070e0:	20000000 	.word	0x20000000
 80070e4:	0800e694 	.word	0x0800e694
 80070e8:	20000234 	.word	0x20000234
 80070ec:	00002111 	.word	0x00002111
 80070f0:	0800e6c0 	.word	0x0800e6c0
 80070f4:	0800e6e8 	.word	0x0800e6e8
 80070f8:	0800e714 	.word	0x0800e714
 80070fc:	0800e73c 	.word	0x0800e73c
 8007100:	0800e764 	.word	0x0800e764
 8007104:	20000248 	.word	0x20000248
 8007108:	20001c40 	.word	0x20001c40
 800710c:	20001c34 	.word	0x20001c34

08007110 <canopen_app_process>:

void
canopen_app_process() {
 8007110:	b590      	push	{r4, r7, lr}
 8007112:	b083      	sub	sp, #12
 8007114:	af00      	add	r7, sp, #0
    /* loop for normal program execution ******************************************/
    /* get time difference since last function call */
    time_current = HAL_GetTick();
 8007116:	f001 fb4b 	bl	80087b0 <HAL_GetTick>
 800711a:	0002      	movs	r2, r0
 800711c:	4b2f      	ldr	r3, [pc, #188]	; (80071dc <canopen_app_process+0xcc>)
 800711e:	601a      	str	r2, [r3, #0]

    if ((time_current - time_old) > 0) { // Make sure more than 1ms elapsed
 8007120:	4b2e      	ldr	r3, [pc, #184]	; (80071dc <canopen_app_process+0xcc>)
 8007122:	681a      	ldr	r2, [r3, #0]
 8007124:	4b2e      	ldr	r3, [pc, #184]	; (80071e0 <canopen_app_process+0xd0>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	429a      	cmp	r2, r3
 800712a:	d053      	beq.n	80071d4 <canopen_app_process+0xc4>
        /* CANopen process */
        CO_NMT_reset_cmd_t reset_status;
        uint32_t timeDifference_us = (time_current - time_old) * 1000;
 800712c:	4b2b      	ldr	r3, [pc, #172]	; (80071dc <canopen_app_process+0xcc>)
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	4b2b      	ldr	r3, [pc, #172]	; (80071e0 <canopen_app_process+0xd0>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	1ad2      	subs	r2, r2, r3
 8007136:	0013      	movs	r3, r2
 8007138:	015b      	lsls	r3, r3, #5
 800713a:	1a9b      	subs	r3, r3, r2
 800713c:	009b      	lsls	r3, r3, #2
 800713e:	189b      	adds	r3, r3, r2
 8007140:	00db      	lsls	r3, r3, #3
 8007142:	607b      	str	r3, [r7, #4]
        time_old = time_current;
 8007144:	4b25      	ldr	r3, [pc, #148]	; (80071dc <canopen_app_process+0xcc>)
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	4b25      	ldr	r3, [pc, #148]	; (80071e0 <canopen_app_process+0xd0>)
 800714a:	601a      	str	r2, [r3, #0]
        reset_status = CO_process(CO, false, timeDifference_us, NULL);
 800714c:	4b25      	ldr	r3, [pc, #148]	; (80071e4 <canopen_app_process+0xd4>)
 800714e:	6818      	ldr	r0, [r3, #0]
 8007150:	1cfc      	adds	r4, r7, #3
 8007152:	687a      	ldr	r2, [r7, #4]
 8007154:	2300      	movs	r3, #0
 8007156:	2100      	movs	r1, #0
 8007158:	f7ff fc96 	bl	8006a88 <CO_process>
 800715c:	0003      	movs	r3, r0
 800715e:	7023      	strb	r3, [r4, #0]
        canopenNodeSTM32->outStatusLEDRed = CO_LED_RED(CO->LEDs, CO_LED_CANopen);
 8007160:	4b20      	ldr	r3, [pc, #128]	; (80071e4 <canopen_app_process+0xd4>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007166:	7a5a      	ldrb	r2, [r3, #9]
 8007168:	4b1f      	ldr	r3, [pc, #124]	; (80071e8 <canopen_app_process+0xd8>)
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	09d2      	lsrs	r2, r2, #7
 800716e:	b2d2      	uxtb	r2, r2
 8007170:	745a      	strb	r2, [r3, #17]
        canopenNodeSTM32->outStatusLEDGreen = CO_LED_GREEN(CO->LEDs, CO_LED_CANopen);
 8007172:	4b1c      	ldr	r3, [pc, #112]	; (80071e4 <canopen_app_process+0xd4>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007178:	7a9a      	ldrb	r2, [r3, #10]
 800717a:	4b1b      	ldr	r3, [pc, #108]	; (80071e8 <canopen_app_process+0xd8>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	09d2      	lsrs	r2, r2, #7
 8007180:	b2d2      	uxtb	r2, r2
 8007182:	741a      	strb	r2, [r3, #16]

        if (reset_status == CO_RESET_COMM) {
 8007184:	1cfb      	adds	r3, r7, #3
 8007186:	781b      	ldrb	r3, [r3, #0]
 8007188:	2b01      	cmp	r3, #1
 800718a:	d119      	bne.n	80071c0 <canopen_app_process+0xb0>
            /* delete objects from memory */
        	HAL_TIM_Base_Stop_IT(canopenNodeSTM32->timerHandle);
 800718c:	4b16      	ldr	r3, [pc, #88]	; (80071e8 <canopen_app_process+0xd8>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	0018      	movs	r0, r3
 8007194:	f003 fca0 	bl	800aad8 <HAL_TIM_Base_Stop_IT>
            CO_CANsetConfigurationMode((void*)canopenNodeSTM32);
 8007198:	4b13      	ldr	r3, [pc, #76]	; (80071e8 <canopen_app_process+0xd8>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	0018      	movs	r0, r3
 800719e:	f000 f86d 	bl	800727c <CO_CANsetConfigurationMode>
            CO_delete(CO);
 80071a2:	4b10      	ldr	r3, [pc, #64]	; (80071e4 <canopen_app_process+0xd4>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	0018      	movs	r0, r3
 80071a8:	f7ff f95f 	bl	800646a <CO_delete>
            log_printf("CANopenNode Reset Communication request\n");
 80071ac:	4b0f      	ldr	r3, [pc, #60]	; (80071ec <canopen_app_process+0xdc>)
 80071ae:	0018      	movs	r0, r3
 80071b0:	f006 fd04 	bl	800dbbc <puts>
            canopen_app_init(canopenNodeSTM32); // Reset Communication routine
 80071b4:	4b0c      	ldr	r3, [pc, #48]	; (80071e8 <canopen_app_process+0xd8>)
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	0018      	movs	r0, r3
 80071ba:	f7ff fe3f 	bl	8006e3c <canopen_app_init>
        } else if (reset_status == CO_RESET_APP) {
            log_printf("CANopenNode Device Reset\n");
            HAL_NVIC_SystemReset(); // Reset the STM32 Microcontroller
        }
    }
}
 80071be:	e009      	b.n	80071d4 <canopen_app_process+0xc4>
        } else if (reset_status == CO_RESET_APP) {
 80071c0:	1cfb      	adds	r3, r7, #3
 80071c2:	781b      	ldrb	r3, [r3, #0]
 80071c4:	2b02      	cmp	r3, #2
 80071c6:	d105      	bne.n	80071d4 <canopen_app_process+0xc4>
            log_printf("CANopenNode Device Reset\n");
 80071c8:	4b09      	ldr	r3, [pc, #36]	; (80071f0 <canopen_app_process+0xe0>)
 80071ca:	0018      	movs	r0, r3
 80071cc:	f006 fcf6 	bl	800dbbc <puts>
            HAL_NVIC_SystemReset(); // Reset the STM32 Microcontroller
 80071d0:	f001 fbcd 	bl	800896e <HAL_NVIC_SystemReset>
}
 80071d4:	46c0      	nop			; (mov r8, r8)
 80071d6:	46bd      	mov	sp, r7
 80071d8:	b003      	add	sp, #12
 80071da:	bd90      	pop	{r4, r7, pc}
 80071dc:	20001c40 	.word	0x20001c40
 80071e0:	20001c34 	.word	0x20001c34
 80071e4:	200002c8 	.word	0x200002c8
 80071e8:	20001c38 	.word	0x20001c38
 80071ec:	0800e780 	.word	0x0800e780
 80071f0:	0800e7a8 	.word	0x0800e7a8

080071f4 <canopen_app_interrupt>:

/* Thread function executes in constant intervals, this function can be called from FreeRTOS tasks or Timers ********/
void
canopen_app_interrupt(void) {
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b084      	sub	sp, #16
 80071f8:	af00      	add	r7, sp, #0
    CO_LOCK_OD(CO->CANmodule);
 80071fa:	4b1f      	ldr	r3, [pc, #124]	; (8007278 <canopen_app_interrupt+0x84>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	685b      	ldr	r3, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007200:	f3ef 8210 	mrs	r2, PRIMASK
 8007204:	607a      	str	r2, [r7, #4]
  return(result);
 8007206:	687a      	ldr	r2, [r7, #4]
 8007208:	635a      	str	r2, [r3, #52]	; 0x34
  __ASM volatile ("cpsid i" : : : "memory");
 800720a:	b672      	cpsid	i
}
 800720c:	46c0      	nop			; (mov r8, r8)
    if (!CO->nodeIdUnconfigured && CO->CANmodule->CANnormal) {
 800720e:	4b1a      	ldr	r3, [pc, #104]	; (8007278 <canopen_app_interrupt+0x84>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d121      	bne.n	800725c <canopen_app_interrupt+0x68>
 8007218:	4b17      	ldr	r3, [pc, #92]	; (8007278 <canopen_app_interrupt+0x84>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	695b      	ldr	r3, [r3, #20]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d01b      	beq.n	800725c <canopen_app_interrupt+0x68>
        bool_t syncWas = false;
 8007224:	2300      	movs	r3, #0
 8007226:	60fb      	str	r3, [r7, #12]
        /* get time difference since last function call */
        uint32_t timeDifference_us = 1000; // 1ms second
 8007228:	23fa      	movs	r3, #250	; 0xfa
 800722a:	009b      	lsls	r3, r3, #2
 800722c:	60bb      	str	r3, [r7, #8]

#if (CO_CONFIG_SYNC) & CO_CONFIG_SYNC_ENABLE
        syncWas = CO_process_SYNC(CO, timeDifference_us, NULL);
 800722e:	4b12      	ldr	r3, [pc, #72]	; (8007278 <canopen_app_interrupt+0x84>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	68b9      	ldr	r1, [r7, #8]
 8007234:	2200      	movs	r2, #0
 8007236:	0018      	movs	r0, r3
 8007238:	f7ff fd32 	bl	8006ca0 <CO_process_SYNC>
 800723c:	0003      	movs	r3, r0
 800723e:	60fb      	str	r3, [r7, #12]
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_RPDO_ENABLE
        CO_process_RPDO(CO, syncWas, timeDifference_us, NULL);
 8007240:	4b0d      	ldr	r3, [pc, #52]	; (8007278 <canopen_app_interrupt+0x84>)
 8007242:	6818      	ldr	r0, [r3, #0]
 8007244:	68ba      	ldr	r2, [r7, #8]
 8007246:	68f9      	ldr	r1, [r7, #12]
 8007248:	2300      	movs	r3, #0
 800724a:	f7ff fd71 	bl	8006d30 <CO_process_RPDO>
#endif
#if (CO_CONFIG_PDO) & CO_CONFIG_TPDO_ENABLE
        CO_process_TPDO(CO, syncWas, timeDifference_us, NULL);
 800724e:	4b0a      	ldr	r3, [pc, #40]	; (8007278 <canopen_app_interrupt+0x84>)
 8007250:	6818      	ldr	r0, [r3, #0]
 8007252:	68ba      	ldr	r2, [r7, #8]
 8007254:	68f9      	ldr	r1, [r7, #12]
 8007256:	2300      	movs	r3, #0
 8007258:	f7ff fdaf 	bl	8006dba <CO_process_TPDO>
#endif

        /* Further I/O or nonblocking application code may go here. */
    }
    CO_UNLOCK_OD(CO->CANmodule);
 800725c:	4b06      	ldr	r3, [pc, #24]	; (8007278 <canopen_app_interrupt+0x84>)
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007264:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	f383 8810 	msr	PRIMASK, r3
}
 800726c:	46c0      	nop			; (mov r8, r8)
}
 800726e:	46c0      	nop			; (mov r8, r8)
 8007270:	46bd      	mov	sp, r7
 8007272:	b004      	add	sp, #16
 8007274:	bd80      	pop	{r7, pc}
 8007276:	46c0      	nop			; (mov r8, r8)
 8007278:	200002c8 	.word	0x200002c8

0800727c <CO_CANsetConfigurationMode>:
#define CANID_MASK 0x07FF /*!< CAN standard ID mask */
#define FLAG_RTR   0x8000 /*!< RTR flag, part of identifier */

/******************************************************************************/
void
CO_CANsetConfigurationMode(void* CANptr) {
 800727c:	b580      	push	{r7, lr}
 800727e:	b082      	sub	sp, #8
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
    /* Put CAN module in configuration mode */
    if (CANptr != NULL) {
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d004      	beq.n	8007294 <CO_CANsetConfigurationMode+0x18>
#ifdef CO_STM32_FDCAN_Driver
        HAL_FDCAN_Stop(((CANopenNodeSTM32*)CANptr)->CANHandle);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	689b      	ldr	r3, [r3, #8]
 800728e:	0018      	movs	r0, r3
 8007290:	f001 fd2e 	bl	8008cf0 <HAL_FDCAN_Stop>
#else
        HAL_CAN_Stop(((CANopenNodeSTM32*)CANptr)->CANHandle);
#endif
    }
}
 8007294:	46c0      	nop			; (mov r8, r8)
 8007296:	46bd      	mov	sp, r7
 8007298:	b002      	add	sp, #8
 800729a:	bd80      	pop	{r7, pc}

0800729c <CO_CANsetNormalMode>:

/******************************************************************************/
void
CO_CANsetNormalMode(CO_CANmodule_t* CANmodule) {
 800729c:	b580      	push	{r7, lr}
 800729e:	b082      	sub	sp, #8
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
    /* Put CAN module in normal mode */
    if (CANmodule->CANptr != NULL) {
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d00a      	beq.n	80072c2 <CO_CANsetNormalMode+0x26>
#ifdef CO_STM32_FDCAN_Driver
        if (HAL_FDCAN_Start(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) == HAL_OK)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	0018      	movs	r0, r3
 80072b4:	f001 fcf6 	bl	8008ca4 <HAL_FDCAN_Start>
 80072b8:	1e03      	subs	r3, r0, #0
 80072ba:	d102      	bne.n	80072c2 <CO_CANsetNormalMode+0x26>
#else
        if (HAL_CAN_Start(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) == HAL_OK)
#endif
        {
            CANmodule->CANnormal = true;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2201      	movs	r2, #1
 80072c0:	615a      	str	r2, [r3, #20]
        }
    }
}
 80072c2:	46c0      	nop			; (mov r8, r8)
 80072c4:	46bd      	mov	sp, r7
 80072c6:	b002      	add	sp, #8
 80072c8:	bd80      	pop	{r7, pc}
	...

080072cc <CO_CANmodule_init>:

/******************************************************************************/
CO_ReturnError_t
CO_CANmodule_init(CO_CANmodule_t* CANmodule, void* CANptr, CO_CANrx_t rxArray[], uint16_t rxSize, CO_CANtx_t txArray[],
                  uint16_t txSize, uint16_t CANbitRate) {
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b088      	sub	sp, #32
 80072d0:	af02      	add	r7, sp, #8
 80072d2:	60f8      	str	r0, [r7, #12]
 80072d4:	60b9      	str	r1, [r7, #8]
 80072d6:	607a      	str	r2, [r7, #4]
 80072d8:	001a      	movs	r2, r3
 80072da:	1cbb      	adds	r3, r7, #2
 80072dc:	801a      	strh	r2, [r3, #0]

    /* verify arguments */
    if (CANmodule == NULL || rxArray == NULL || txArray == NULL) {
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d005      	beq.n	80072f0 <CO_CANmodule_init+0x24>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d002      	beq.n	80072f0 <CO_CANmodule_init+0x24>
 80072ea:	6a3b      	ldr	r3, [r7, #32]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d102      	bne.n	80072f6 <CO_CANmodule_init+0x2a>
        return CO_ERROR_ILLEGAL_ARGUMENT;
 80072f0:	2301      	movs	r3, #1
 80072f2:	425b      	negs	r3, r3
 80072f4:	e0a5      	b.n	8007442 <CO_CANmodule_init+0x176>
    }

    /* Hold CANModule variable */
    CANmodule->CANptr = CANptr;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	68ba      	ldr	r2, [r7, #8]
 80072fa:	601a      	str	r2, [r3, #0]

    /* Keep a local copy of CANModule */
    CANModule_local = CANmodule;
 80072fc:	4b53      	ldr	r3, [pc, #332]	; (800744c <CO_CANmodule_init+0x180>)
 80072fe:	68fa      	ldr	r2, [r7, #12]
 8007300:	601a      	str	r2, [r3, #0]

    /* Configure object variables */
    CANmodule->rxArray = rxArray;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	605a      	str	r2, [r3, #4]
    CANmodule->rxSize = rxSize;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	1cba      	adds	r2, r7, #2
 800730c:	8812      	ldrh	r2, [r2, #0]
 800730e:	811a      	strh	r2, [r3, #8]
    CANmodule->txArray = txArray;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6a3a      	ldr	r2, [r7, #32]
 8007314:	60da      	str	r2, [r3, #12]
    CANmodule->txSize = txSize;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2224      	movs	r2, #36	; 0x24
 800731a:	18ba      	adds	r2, r7, r2
 800731c:	8812      	ldrh	r2, [r2, #0]
 800731e:	821a      	strh	r2, [r3, #16]
    CANmodule->CANerrorStatus = 0;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	2200      	movs	r2, #0
 8007324:	825a      	strh	r2, [r3, #18]
    CANmodule->CANnormal = false;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	2200      	movs	r2, #0
 800732a:	615a      	str	r2, [r3, #20]
    CANmodule->useCANrxFilters = false; /* Do not use HW filters */
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2200      	movs	r2, #0
 8007330:	619a      	str	r2, [r3, #24]
    CANmodule->bufferInhibitFlag = false;
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	2200      	movs	r2, #0
 8007336:	61da      	str	r2, [r3, #28]
    CANmodule->firstCANtxMessage = true;
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2201      	movs	r2, #1
 800733c:	621a      	str	r2, [r3, #32]
    CANmodule->CANtxCount = 0U;
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2200      	movs	r2, #0
 8007342:	849a      	strh	r2, [r3, #36]	; 0x24
    CANmodule->errOld = 0U;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2200      	movs	r2, #0
 8007348:	629a      	str	r2, [r3, #40]	; 0x28

    /* Reset all variables */
    for (uint16_t i = 0U; i < rxSize; i++) {
 800734a:	2316      	movs	r3, #22
 800734c:	18fb      	adds	r3, r7, r3
 800734e:	2200      	movs	r2, #0
 8007350:	801a      	strh	r2, [r3, #0]
 8007352:	e032      	b.n	80073ba <CO_CANmodule_init+0xee>
        rxArray[i].ident = 0U;
 8007354:	2116      	movs	r1, #22
 8007356:	187b      	adds	r3, r7, r1
 8007358:	881a      	ldrh	r2, [r3, #0]
 800735a:	0013      	movs	r3, r2
 800735c:	005b      	lsls	r3, r3, #1
 800735e:	189b      	adds	r3, r3, r2
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	001a      	movs	r2, r3
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	189b      	adds	r3, r3, r2
 8007368:	2200      	movs	r2, #0
 800736a:	801a      	strh	r2, [r3, #0]
        rxArray[i].mask = 0xFFFFU;
 800736c:	187b      	adds	r3, r7, r1
 800736e:	881a      	ldrh	r2, [r3, #0]
 8007370:	0013      	movs	r3, r2
 8007372:	005b      	lsls	r3, r3, #1
 8007374:	189b      	adds	r3, r3, r2
 8007376:	009b      	lsls	r3, r3, #2
 8007378:	001a      	movs	r2, r3
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	189b      	adds	r3, r3, r2
 800737e:	2201      	movs	r2, #1
 8007380:	4252      	negs	r2, r2
 8007382:	805a      	strh	r2, [r3, #2]
        rxArray[i].object = NULL;
 8007384:	187b      	adds	r3, r7, r1
 8007386:	881a      	ldrh	r2, [r3, #0]
 8007388:	0013      	movs	r3, r2
 800738a:	005b      	lsls	r3, r3, #1
 800738c:	189b      	adds	r3, r3, r2
 800738e:	009b      	lsls	r3, r3, #2
 8007390:	001a      	movs	r2, r3
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	189b      	adds	r3, r3, r2
 8007396:	2200      	movs	r2, #0
 8007398:	605a      	str	r2, [r3, #4]
        rxArray[i].CANrx_callback = NULL;
 800739a:	187b      	adds	r3, r7, r1
 800739c:	881a      	ldrh	r2, [r3, #0]
 800739e:	0013      	movs	r3, r2
 80073a0:	005b      	lsls	r3, r3, #1
 80073a2:	189b      	adds	r3, r3, r2
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	001a      	movs	r2, r3
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	189b      	adds	r3, r3, r2
 80073ac:	2200      	movs	r2, #0
 80073ae:	609a      	str	r2, [r3, #8]
    for (uint16_t i = 0U; i < rxSize; i++) {
 80073b0:	187b      	adds	r3, r7, r1
 80073b2:	881a      	ldrh	r2, [r3, #0]
 80073b4:	187b      	adds	r3, r7, r1
 80073b6:	3201      	adds	r2, #1
 80073b8:	801a      	strh	r2, [r3, #0]
 80073ba:	2316      	movs	r3, #22
 80073bc:	18fa      	adds	r2, r7, r3
 80073be:	1cbb      	adds	r3, r7, #2
 80073c0:	8812      	ldrh	r2, [r2, #0]
 80073c2:	881b      	ldrh	r3, [r3, #0]
 80073c4:	429a      	cmp	r2, r3
 80073c6:	d3c5      	bcc.n	8007354 <CO_CANmodule_init+0x88>
    }
    for (uint16_t i = 0U; i < txSize; i++) {
 80073c8:	2314      	movs	r3, #20
 80073ca:	18fb      	adds	r3, r7, r3
 80073cc:	2200      	movs	r2, #0
 80073ce:	801a      	strh	r2, [r3, #0]
 80073d0:	e010      	b.n	80073f4 <CO_CANmodule_init+0x128>
        txArray[i].bufferFull = false;
 80073d2:	2114      	movs	r1, #20
 80073d4:	187b      	adds	r3, r7, r1
 80073d6:	881a      	ldrh	r2, [r3, #0]
 80073d8:	0013      	movs	r3, r2
 80073da:	005b      	lsls	r3, r3, #1
 80073dc:	189b      	adds	r3, r3, r2
 80073de:	00db      	lsls	r3, r3, #3
 80073e0:	001a      	movs	r2, r3
 80073e2:	6a3b      	ldr	r3, [r7, #32]
 80073e4:	189b      	adds	r3, r3, r2
 80073e6:	2200      	movs	r2, #0
 80073e8:	611a      	str	r2, [r3, #16]
    for (uint16_t i = 0U; i < txSize; i++) {
 80073ea:	187b      	adds	r3, r7, r1
 80073ec:	881a      	ldrh	r2, [r3, #0]
 80073ee:	187b      	adds	r3, r7, r1
 80073f0:	3201      	adds	r2, #1
 80073f2:	801a      	strh	r2, [r3, #0]
 80073f4:	2314      	movs	r3, #20
 80073f6:	18fa      	adds	r2, r7, r3
 80073f8:	2324      	movs	r3, #36	; 0x24
 80073fa:	18fb      	adds	r3, r7, r3
 80073fc:	8812      	ldrh	r2, [r2, #0]
 80073fe:	881b      	ldrh	r3, [r3, #0]
 8007400:	429a      	cmp	r2, r3
 8007402:	d3e6      	bcc.n	80073d2 <CO_CANmodule_init+0x106>
    }

    /***************************************/
    /* STM32 related configuration */
    /***************************************/
    ((CANopenNodeSTM32*)CANptr)->HWInitFunction();
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	4798      	blx	r3
     * Accept non-matching standard ID messages
     * Reject non-matching extended ID messages
     */

#ifdef CO_STM32_FDCAN_Driver
    if (HAL_FDCAN_ConfigGlobalFilter(((CANopenNodeSTM32*)CANptr)->CANHandle, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_REJECT,
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	6898      	ldr	r0, [r3, #8]
 800740e:	2300      	movs	r3, #0
 8007410:	9300      	str	r3, [sp, #0]
 8007412:	2300      	movs	r3, #0
 8007414:	2202      	movs	r2, #2
 8007416:	2100      	movs	r1, #0
 8007418:	f001 fc14 	bl	8008c44 <HAL_FDCAN_ConfigGlobalFilter>
 800741c:	1e03      	subs	r3, r0, #0
 800741e:	d002      	beq.n	8007426 <CO_CANmodule_init+0x15a>
                                     FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE)
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 8007420:	2301      	movs	r3, #1
 8007422:	425b      	negs	r3, r3
 8007424:	e00d      	b.n	8007442 <CO_CANmodule_init+0x176>
    }
#endif
    /* Enable notifications */
    /* Activate the CAN notification interrupts */
#ifdef CO_STM32_FDCAN_Driver
    if (HAL_FDCAN_ActivateNotification(((CANopenNodeSTM32*)CANptr)->CANHandle,
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	689b      	ldr	r3, [r3, #8]
 800742a:	2201      	movs	r2, #1
 800742c:	4252      	negs	r2, r2
 800742e:	4908      	ldr	r1, [pc, #32]	; (8007450 <CO_CANmodule_init+0x184>)
 8007430:	0018      	movs	r0, r3
 8007432:	f001 fe01 	bl	8009038 <HAL_FDCAN_ActivateNotification>
 8007436:	1e03      	subs	r3, r0, #0
 8007438:	d002      	beq.n	8007440 <CO_CANmodule_init+0x174>
                                           | FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_FIFO_EMPTY | FDCAN_IT_BUS_OFF
                                           | FDCAN_IT_ARB_PROTOCOL_ERROR | FDCAN_IT_DATA_PROTOCOL_ERROR
                                           | FDCAN_IT_ERROR_PASSIVE | FDCAN_IT_ERROR_WARNING,
                                       0xFFFFFFFF)
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
 800743a:	2301      	movs	r3, #1
 800743c:	425b      	negs	r3, r3
 800743e:	e000      	b.n	8007442 <CO_CANmodule_init+0x176>
        != HAL_OK) {
        return CO_ERROR_ILLEGAL_ARGUMENT;
    }
#endif

    return CO_ERROR_NO;
 8007440:	2300      	movs	r3, #0
}
 8007442:	0018      	movs	r0, r3
 8007444:	46bd      	mov	sp, r7
 8007446:	b006      	add	sp, #24
 8007448:	bd80      	pop	{r7, pc}
 800744a:	46c0      	nop			; (mov r8, r8)
 800744c:	200002cc 	.word	0x200002cc
 8007450:	006e0289 	.word	0x006e0289

08007454 <CO_CANmodule_disable>:

/******************************************************************************/
void
CO_CANmodule_disable(CO_CANmodule_t* CANmodule) {
 8007454:	b580      	push	{r7, lr}
 8007456:	b082      	sub	sp, #8
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
    if (CANmodule != NULL && CANmodule->CANptr != NULL) {
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d009      	beq.n	8007476 <CO_CANmodule_disable+0x22>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d005      	beq.n	8007476 <CO_CANmodule_disable+0x22>
#ifdef CO_STM32_FDCAN_Driver
        HAL_FDCAN_Stop(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	0018      	movs	r0, r3
 8007472:	f001 fc3d 	bl	8008cf0 <HAL_FDCAN_Stop>

#else
        HAL_CAN_Stop(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle);
#endif
    }
}
 8007476:	46c0      	nop			; (mov r8, r8)
 8007478:	46bd      	mov	sp, r7
 800747a:	b002      	add	sp, #8
 800747c:	bd80      	pop	{r7, pc}
	...

08007480 <CO_CANrxBufferInit>:

/******************************************************************************/
CO_ReturnError_t
CO_CANrxBufferInit(CO_CANmodule_t* CANmodule, uint16_t index, uint16_t ident, uint16_t mask, bool_t rtr, void* object,
                   void (*CANrx_callback)(void* object, void* message)) {
 8007480:	b5b0      	push	{r4, r5, r7, lr}
 8007482:	b086      	sub	sp, #24
 8007484:	af00      	add	r7, sp, #0
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	000c      	movs	r4, r1
 800748a:	0010      	movs	r0, r2
 800748c:	0019      	movs	r1, r3
 800748e:	250a      	movs	r5, #10
 8007490:	197b      	adds	r3, r7, r5
 8007492:	1c22      	adds	r2, r4, #0
 8007494:	801a      	strh	r2, [r3, #0]
 8007496:	2408      	movs	r4, #8
 8007498:	193b      	adds	r3, r7, r4
 800749a:	1c02      	adds	r2, r0, #0
 800749c:	801a      	strh	r2, [r3, #0]
 800749e:	1dbb      	adds	r3, r7, #6
 80074a0:	1c0a      	adds	r2, r1, #0
 80074a2:	801a      	strh	r2, [r3, #0]
    CO_ReturnError_t ret = CO_ERROR_NO;
 80074a4:	2317      	movs	r3, #23
 80074a6:	18fb      	adds	r3, r7, r3
 80074a8:	2200      	movs	r2, #0
 80074aa:	701a      	strb	r2, [r3, #0]

    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d03e      	beq.n	8007530 <CO_CANrxBufferInit+0xb0>
 80074b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d03b      	beq.n	8007530 <CO_CANrxBufferInit+0xb0>
 80074b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d038      	beq.n	8007530 <CO_CANrxBufferInit+0xb0>
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	891b      	ldrh	r3, [r3, #8]
 80074c2:	197a      	adds	r2, r7, r5
 80074c4:	8812      	ldrh	r2, [r2, #0]
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d232      	bcs.n	8007530 <CO_CANrxBufferInit+0xb0>
        CO_CANrx_t* buffer = &CANmodule->rxArray[index];
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	6859      	ldr	r1, [r3, #4]
 80074ce:	197b      	adds	r3, r7, r5
 80074d0:	881a      	ldrh	r2, [r3, #0]
 80074d2:	0013      	movs	r3, r2
 80074d4:	005b      	lsls	r3, r3, #1
 80074d6:	189b      	adds	r3, r3, r2
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	18cb      	adds	r3, r1, r3
 80074dc:	613b      	str	r3, [r7, #16]

        /* Configure object variables */
        buffer->object = object;
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80074e2:	605a      	str	r2, [r3, #4]
        buffer->CANrx_callback = CANrx_callback;
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80074e8:	609a      	str	r2, [r3, #8]
        /*
         * Configure global identifier, including RTR bit
         *
         * This is later used for RX operation match case
         */
        buffer->ident = (ident & CANID_MASK) | (rtr ? FLAG_RTR : 0x00);
 80074ea:	193b      	adds	r3, r7, r4
 80074ec:	2200      	movs	r2, #0
 80074ee:	5e9b      	ldrsh	r3, [r3, r2]
 80074f0:	055b      	lsls	r3, r3, #21
 80074f2:	0d5b      	lsrs	r3, r3, #21
 80074f4:	b21a      	sxth	r2, r3
 80074f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d001      	beq.n	8007500 <CO_CANrxBufferInit+0x80>
 80074fc:	4b13      	ldr	r3, [pc, #76]	; (800754c <CO_CANrxBufferInit+0xcc>)
 80074fe:	e000      	b.n	8007502 <CO_CANrxBufferInit+0x82>
 8007500:	2300      	movs	r3, #0
 8007502:	4313      	orrs	r3, r2
 8007504:	b21b      	sxth	r3, r3
 8007506:	b29a      	uxth	r2, r3
 8007508:	693b      	ldr	r3, [r7, #16]
 800750a:	801a      	strh	r2, [r3, #0]
        buffer->mask = (mask & CANID_MASK) | FLAG_RTR;
 800750c:	1dbb      	adds	r3, r7, #6
 800750e:	2200      	movs	r2, #0
 8007510:	5e9b      	ldrsh	r3, [r3, r2]
 8007512:	055b      	lsls	r3, r3, #21
 8007514:	0d5b      	lsrs	r3, r3, #21
 8007516:	b21b      	sxth	r3, r3
 8007518:	4a0c      	ldr	r2, [pc, #48]	; (800754c <CO_CANrxBufferInit+0xcc>)
 800751a:	4313      	orrs	r3, r2
 800751c:	b21b      	sxth	r3, r3
 800751e:	b29a      	uxth	r2, r3
 8007520:	693b      	ldr	r3, [r7, #16]
 8007522:	805a      	strh	r2, [r3, #2]

        /* Set CAN hardware module filter and mask. */
        if (CANmodule->useCANrxFilters) {
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	699b      	ldr	r3, [r3, #24]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d006      	beq.n	800753a <CO_CANrxBufferInit+0xba>
            __NOP();
 800752c:	46c0      	nop			; (mov r8, r8)
    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 800752e:	e004      	b.n	800753a <CO_CANrxBufferInit+0xba>
        }
    } else {
        ret = CO_ERROR_ILLEGAL_ARGUMENT;
 8007530:	2317      	movs	r3, #23
 8007532:	18fb      	adds	r3, r7, r3
 8007534:	22ff      	movs	r2, #255	; 0xff
 8007536:	701a      	strb	r2, [r3, #0]
 8007538:	e000      	b.n	800753c <CO_CANrxBufferInit+0xbc>
    if (CANmodule != NULL && object != NULL && CANrx_callback != NULL && index < CANmodule->rxSize) {
 800753a:	46c0      	nop			; (mov r8, r8)
    }

    return ret;
 800753c:	2317      	movs	r3, #23
 800753e:	18fb      	adds	r3, r7, r3
 8007540:	781b      	ldrb	r3, [r3, #0]
 8007542:	b25b      	sxtb	r3, r3
}
 8007544:	0018      	movs	r0, r3
 8007546:	46bd      	mov	sp, r7
 8007548:	b006      	add	sp, #24
 800754a:	bdb0      	pop	{r4, r5, r7, pc}
 800754c:	ffff8000 	.word	0xffff8000

08007550 <CO_CANtxBufferInit>:

/******************************************************************************/
CO_CANtx_t*
CO_CANtxBufferInit(CO_CANmodule_t* CANmodule, uint16_t index, uint16_t ident, bool_t rtr, uint8_t noOfBytes,
                   bool_t syncFlag) {
 8007550:	b590      	push	{r4, r7, lr}
 8007552:	b087      	sub	sp, #28
 8007554:	af00      	add	r7, sp, #0
 8007556:	60f8      	str	r0, [r7, #12]
 8007558:	0008      	movs	r0, r1
 800755a:	0011      	movs	r1, r2
 800755c:	607b      	str	r3, [r7, #4]
 800755e:	240a      	movs	r4, #10
 8007560:	193b      	adds	r3, r7, r4
 8007562:	1c02      	adds	r2, r0, #0
 8007564:	801a      	strh	r2, [r3, #0]
 8007566:	2008      	movs	r0, #8
 8007568:	183b      	adds	r3, r7, r0
 800756a:	1c0a      	adds	r2, r1, #0
 800756c:	801a      	strh	r2, [r3, #0]
    CO_CANtx_t* buffer = NULL;
 800756e:	2300      	movs	r3, #0
 8007570:	617b      	str	r3, [r7, #20]

    if (CANmodule != NULL && index < CANmodule->txSize) {
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d02b      	beq.n	80075d0 <CO_CANtxBufferInit+0x80>
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	8a1b      	ldrh	r3, [r3, #16]
 800757c:	193a      	adds	r2, r7, r4
 800757e:	8812      	ldrh	r2, [r2, #0]
 8007580:	429a      	cmp	r2, r3
 8007582:	d225      	bcs.n	80075d0 <CO_CANtxBufferInit+0x80>
        buffer = &CANmodule->txArray[index];
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	68d9      	ldr	r1, [r3, #12]
 8007588:	193b      	adds	r3, r7, r4
 800758a:	881a      	ldrh	r2, [r3, #0]
 800758c:	0013      	movs	r3, r2
 800758e:	005b      	lsls	r3, r3, #1
 8007590:	189b      	adds	r3, r3, r2
 8007592:	00db      	lsls	r3, r3, #3
 8007594:	18cb      	adds	r3, r1, r3
 8007596:	617b      	str	r3, [r7, #20]

        /* CAN identifier, DLC and rtr, bit aligned with CAN module transmit buffer */
        buffer->ident = ((uint32_t)ident & CANID_MASK) | ((uint32_t)(rtr ? FLAG_RTR : 0x00));
 8007598:	183b      	adds	r3, r7, r0
 800759a:	881b      	ldrh	r3, [r3, #0]
 800759c:	055b      	lsls	r3, r3, #21
 800759e:	0d5a      	lsrs	r2, r3, #21
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d002      	beq.n	80075ac <CO_CANtxBufferInit+0x5c>
 80075a6:	2380      	movs	r3, #128	; 0x80
 80075a8:	021b      	lsls	r3, r3, #8
 80075aa:	e000      	b.n	80075ae <CO_CANtxBufferInit+0x5e>
 80075ac:	2300      	movs	r3, #0
 80075ae:	431a      	orrs	r2, r3
 80075b0:	697b      	ldr	r3, [r7, #20]
 80075b2:	601a      	str	r2, [r3, #0]
        buffer->DLC = noOfBytes;
 80075b4:	697a      	ldr	r2, [r7, #20]
 80075b6:	2320      	movs	r3, #32
 80075b8:	2108      	movs	r1, #8
 80075ba:	468c      	mov	ip, r1
 80075bc:	44bc      	add	ip, r7
 80075be:	4463      	add	r3, ip
 80075c0:	781b      	ldrb	r3, [r3, #0]
 80075c2:	7113      	strb	r3, [r2, #4]
        buffer->bufferFull = false;
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	2200      	movs	r2, #0
 80075c8:	611a      	str	r2, [r3, #16]
        buffer->syncFlag = syncFlag;
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80075ce:	615a      	str	r2, [r3, #20]
    }
    return buffer;
 80075d0:	697b      	ldr	r3, [r7, #20]
}
 80075d2:	0018      	movs	r0, r3
 80075d4:	46bd      	mov	sp, r7
 80075d6:	b007      	add	sp, #28
 80075d8:	bd90      	pop	{r4, r7, pc}
	...

080075dc <prv_send_can_message>:
 *
 * \param[in]       CANmodule: CAN module instance
 * \param[in]       buffer: Pointer to buffer to transmit
 */
static uint8_t
prv_send_can_message(CO_CANmodule_t* CANmodule, CO_CANtx_t* buffer) {
 80075dc:	b580      	push	{r7, lr}
 80075de:	b084      	sub	sp, #16
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]

    uint8_t success = 0;
 80075e6:	230f      	movs	r3, #15
 80075e8:	18fb      	adds	r3, r7, r3
 80075ea:	2200      	movs	r2, #0
 80075ec:	701a      	strb	r2, [r3, #0]

    /* Check if TX FIFO is ready to accept more messages */
#ifdef CO_STM32_FDCAN_Driver
    static FDCAN_TxHeaderTypeDef tx_hdr;
    if (HAL_FDCAN_GetTxFifoFreeLevel(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle) > 0) {
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	689b      	ldr	r3, [r3, #8]
 80075f4:	0018      	movs	r0, r3
 80075f6:	f001 fd0f 	bl	8009018 <HAL_FDCAN_GetTxFifoFreeLevel>
 80075fa:	1e03      	subs	r3, r0, #0
 80075fc:	d065      	beq.n	80076ca <prv_send_can_message+0xee>
        /*
         * RTR flag is part of identifier value
         * hence it needs to be properly decoded
         */
        tx_hdr.Identifier = buffer->ident & CANID_MASK;
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	055b      	lsls	r3, r3, #21
 8007604:	0d5a      	lsrs	r2, r3, #21
 8007606:	4b34      	ldr	r3, [pc, #208]	; (80076d8 <prv_send_can_message+0xfc>)
 8007608:	601a      	str	r2, [r3, #0]
        tx_hdr.TxFrameType = (buffer->ident & FLAG_RTR) ? FDCAN_REMOTE_FRAME : FDCAN_DATA_FRAME;
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	039a      	lsls	r2, r3, #14
 8007610:	2380      	movs	r3, #128	; 0x80
 8007612:	059b      	lsls	r3, r3, #22
 8007614:	401a      	ands	r2, r3
 8007616:	4b30      	ldr	r3, [pc, #192]	; (80076d8 <prv_send_can_message+0xfc>)
 8007618:	609a      	str	r2, [r3, #8]
        tx_hdr.IdType = FDCAN_STANDARD_ID;
 800761a:	4b2f      	ldr	r3, [pc, #188]	; (80076d8 <prv_send_can_message+0xfc>)
 800761c:	2200      	movs	r2, #0
 800761e:	605a      	str	r2, [r3, #4]
        tx_hdr.FDFormat = FDCAN_CLASSIC_CAN;
 8007620:	4b2d      	ldr	r3, [pc, #180]	; (80076d8 <prv_send_can_message+0xfc>)
 8007622:	2200      	movs	r2, #0
 8007624:	619a      	str	r2, [r3, #24]
        tx_hdr.BitRateSwitch = FDCAN_BRS_OFF;
 8007626:	4b2c      	ldr	r3, [pc, #176]	; (80076d8 <prv_send_can_message+0xfc>)
 8007628:	2200      	movs	r2, #0
 800762a:	615a      	str	r2, [r3, #20]
        tx_hdr.MessageMarker = 0;
 800762c:	4b2a      	ldr	r3, [pc, #168]	; (80076d8 <prv_send_can_message+0xfc>)
 800762e:	2200      	movs	r2, #0
 8007630:	621a      	str	r2, [r3, #32]
        tx_hdr.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8007632:	4b29      	ldr	r3, [pc, #164]	; (80076d8 <prv_send_can_message+0xfc>)
 8007634:	2200      	movs	r2, #0
 8007636:	611a      	str	r2, [r3, #16]
        tx_hdr.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8007638:	4b27      	ldr	r3, [pc, #156]	; (80076d8 <prv_send_can_message+0xfc>)
 800763a:	2200      	movs	r2, #0
 800763c:	61da      	str	r2, [r3, #28]

        switch (buffer->DLC) {
 800763e:	683b      	ldr	r3, [r7, #0]
 8007640:	791b      	ldrb	r3, [r3, #4]
 8007642:	2b08      	cmp	r3, #8
 8007644:	d830      	bhi.n	80076a8 <prv_send_can_message+0xcc>
 8007646:	009a      	lsls	r2, r3, #2
 8007648:	4b24      	ldr	r3, [pc, #144]	; (80076dc <prv_send_can_message+0x100>)
 800764a:	18d3      	adds	r3, r2, r3
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	469f      	mov	pc, r3
            case 0:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_0;
 8007650:	4b21      	ldr	r3, [pc, #132]	; (80076d8 <prv_send_can_message+0xfc>)
 8007652:	2200      	movs	r2, #0
 8007654:	60da      	str	r2, [r3, #12]
                break;
 8007656:	e028      	b.n	80076aa <prv_send_can_message+0xce>
            case 1:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_1;
 8007658:	4b1f      	ldr	r3, [pc, #124]	; (80076d8 <prv_send_can_message+0xfc>)
 800765a:	2280      	movs	r2, #128	; 0x80
 800765c:	0252      	lsls	r2, r2, #9
 800765e:	60da      	str	r2, [r3, #12]
                break;
 8007660:	e023      	b.n	80076aa <prv_send_can_message+0xce>
            case 2:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_2;
 8007662:	4b1d      	ldr	r3, [pc, #116]	; (80076d8 <prv_send_can_message+0xfc>)
 8007664:	2280      	movs	r2, #128	; 0x80
 8007666:	0292      	lsls	r2, r2, #10
 8007668:	60da      	str	r2, [r3, #12]
                break;
 800766a:	e01e      	b.n	80076aa <prv_send_can_message+0xce>
            case 3:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_3;
 800766c:	4b1a      	ldr	r3, [pc, #104]	; (80076d8 <prv_send_can_message+0xfc>)
 800766e:	22c0      	movs	r2, #192	; 0xc0
 8007670:	0292      	lsls	r2, r2, #10
 8007672:	60da      	str	r2, [r3, #12]
                break;
 8007674:	e019      	b.n	80076aa <prv_send_can_message+0xce>
            case 4:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_4;
 8007676:	4b18      	ldr	r3, [pc, #96]	; (80076d8 <prv_send_can_message+0xfc>)
 8007678:	2280      	movs	r2, #128	; 0x80
 800767a:	02d2      	lsls	r2, r2, #11
 800767c:	60da      	str	r2, [r3, #12]
                break;
 800767e:	e014      	b.n	80076aa <prv_send_can_message+0xce>
            case 5:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_5;
 8007680:	4b15      	ldr	r3, [pc, #84]	; (80076d8 <prv_send_can_message+0xfc>)
 8007682:	22a0      	movs	r2, #160	; 0xa0
 8007684:	02d2      	lsls	r2, r2, #11
 8007686:	60da      	str	r2, [r3, #12]
                break;
 8007688:	e00f      	b.n	80076aa <prv_send_can_message+0xce>
            case 6:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_6;
 800768a:	4b13      	ldr	r3, [pc, #76]	; (80076d8 <prv_send_can_message+0xfc>)
 800768c:	22c0      	movs	r2, #192	; 0xc0
 800768e:	02d2      	lsls	r2, r2, #11
 8007690:	60da      	str	r2, [r3, #12]
                break;
 8007692:	e00a      	b.n	80076aa <prv_send_can_message+0xce>
            case 7:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_7;
 8007694:	4b10      	ldr	r3, [pc, #64]	; (80076d8 <prv_send_can_message+0xfc>)
 8007696:	22e0      	movs	r2, #224	; 0xe0
 8007698:	02d2      	lsls	r2, r2, #11
 800769a:	60da      	str	r2, [r3, #12]
                break;
 800769c:	e005      	b.n	80076aa <prv_send_can_message+0xce>
            case 8:
                tx_hdr.DataLength = FDCAN_DLC_BYTES_8;
 800769e:	4b0e      	ldr	r3, [pc, #56]	; (80076d8 <prv_send_can_message+0xfc>)
 80076a0:	2280      	movs	r2, #128	; 0x80
 80076a2:	0312      	lsls	r2, r2, #12
 80076a4:	60da      	str	r2, [r3, #12]
                break;
 80076a6:	e000      	b.n	80076aa <prv_send_can_message+0xce>
            default: /* Hard error... */
                break;
 80076a8:	46c0      	nop			; (mov r8, r8)
        }

        /* Now add message to FIFO. Should not fail */
        success =
            HAL_FDCAN_AddMessageToTxFifoQ(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle, &tx_hdr, buffer->data)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	6898      	ldr	r0, [r3, #8]
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	1d5a      	adds	r2, r3, #5
 80076b4:	4b08      	ldr	r3, [pc, #32]	; (80076d8 <prv_send_can_message+0xfc>)
 80076b6:	0019      	movs	r1, r3
 80076b8:	f001 fb87 	bl	8008dca <HAL_FDCAN_AddMessageToTxFifoQ>
 80076bc:	0003      	movs	r3, r0
            == HAL_OK;
 80076be:	425a      	negs	r2, r3
 80076c0:	4153      	adcs	r3, r2
 80076c2:	b2da      	uxtb	r2, r3
        success =
 80076c4:	230f      	movs	r3, #15
 80076c6:	18fb      	adds	r3, r7, r3
 80076c8:	701a      	strb	r2, [r3, #0]
        success = HAL_CAN_AddTxMessage(((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle, &tx_hdr, buffer->data,
                                       &TxMailboxNum)
                  == HAL_OK;
    }
#endif
    return success;
 80076ca:	230f      	movs	r3, #15
 80076cc:	18fb      	adds	r3, r7, r3
 80076ce:	781b      	ldrb	r3, [r3, #0]
}
 80076d0:	0018      	movs	r0, r3
 80076d2:	46bd      	mov	sp, r7
 80076d4:	b004      	add	sp, #16
 80076d6:	bd80      	pop	{r7, pc}
 80076d8:	200002d0 	.word	0x200002d0
 80076dc:	0800eac8 	.word	0x0800eac8

080076e0 <CO_CANsend>:

/******************************************************************************/
CO_ReturnError_t
CO_CANsend(CO_CANmodule_t* CANmodule, CO_CANtx_t* buffer) {
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b086      	sub	sp, #24
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
    CO_ReturnError_t err = CO_ERROR_NO;
 80076ea:	2317      	movs	r3, #23
 80076ec:	18fb      	adds	r3, r7, r3
 80076ee:	2200      	movs	r2, #0
 80076f0:	701a      	strb	r2, [r3, #0]

    /* Verify overflow */
    if (buffer->bufferFull) {
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	691b      	ldr	r3, [r3, #16]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00e      	beq.n	8007718 <CO_CANsend+0x38>
        if (!CANmodule->firstCANtxMessage) {
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6a1b      	ldr	r3, [r3, #32]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d106      	bne.n	8007710 <CO_CANsend+0x30>
            /* don't set error, if bootup message is still on buffers */
            CANmodule->CANerrorStatus |= CO_CAN_ERRTX_OVERFLOW;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	8a5b      	ldrh	r3, [r3, #18]
 8007706:	2208      	movs	r2, #8
 8007708:	4313      	orrs	r3, r2
 800770a:	b29a      	uxth	r2, r3
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	825a      	strh	r2, [r3, #18]
        }
        err = CO_ERROR_TX_OVERFLOW;
 8007710:	2317      	movs	r3, #23
 8007712:	18fb      	adds	r3, r7, r3
 8007714:	22f7      	movs	r2, #247	; 0xf7
 8007716:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007718:	f3ef 8310 	mrs	r3, PRIMASK
 800771c:	613b      	str	r3, [r7, #16]
  return(result);
 800771e:	693a      	ldr	r2, [r7, #16]
    /*
     * Send message to CAN network
     *
     * Lock interrupts for atomic operation
     */
    CO_LOCK_CAN_SEND(CANmodule);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	62da      	str	r2, [r3, #44]	; 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 8007724:	b672      	cpsid	i
}
 8007726:	46c0      	nop			; (mov r8, r8)
    if (prv_send_can_message(CANmodule, buffer)) {
 8007728:	683a      	ldr	r2, [r7, #0]
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	0011      	movs	r1, r2
 800772e:	0018      	movs	r0, r3
 8007730:	f7ff ff54 	bl	80075dc <prv_send_can_message>
 8007734:	1e03      	subs	r3, r0, #0
 8007736:	d004      	beq.n	8007742 <CO_CANsend+0x62>
        CANmodule->bufferInhibitFlag = buffer->syncFlag;
 8007738:	683b      	ldr	r3, [r7, #0]
 800773a:	695a      	ldr	r2, [r3, #20]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	61da      	str	r2, [r3, #28]
 8007740:	e00d      	b.n	800775e <CO_CANsend+0x7e>
    } else {
        /* Only increment count if buffer wasn't already full */
        if (!buffer->bufferFull) {
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	691b      	ldr	r3, [r3, #16]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d109      	bne.n	800775e <CO_CANsend+0x7e>
            buffer->bufferFull = true;
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	2201      	movs	r2, #1
 800774e:	611a      	str	r2, [r3, #16]
            CANmodule->CANtxCount++;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007754:	b29b      	uxth	r3, r3
 8007756:	3301      	adds	r3, #1
 8007758:	b29a      	uxth	r2, r3
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	849a      	strh	r2, [r3, #36]	; 0x24
        }
    }
    CO_UNLOCK_CAN_SEND(CANmodule);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007762:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f383 8810 	msr	PRIMASK, r3
}
 800776a:	46c0      	nop			; (mov r8, r8)

    return err;
 800776c:	2317      	movs	r3, #23
 800776e:	18fb      	adds	r3, r7, r3
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	b25b      	sxtb	r3, r3
}
 8007774:	0018      	movs	r0, r3
 8007776:	46bd      	mov	sp, r7
 8007778:	b006      	add	sp, #24
 800777a:	bd80      	pop	{r7, pc}

0800777c <CO_CANclearPendingSyncPDOs>:

/******************************************************************************/
void
CO_CANclearPendingSyncPDOs(CO_CANmodule_t* CANmodule) {
 800777c:	b580      	push	{r7, lr}
 800777e:	b086      	sub	sp, #24
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
    uint32_t tpdoDeleted = 0U;
 8007784:	2300      	movs	r3, #0
 8007786:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007788:	f3ef 8310 	mrs	r3, PRIMASK
 800778c:	60fb      	str	r3, [r7, #12]
  return(result);
 800778e:	68fa      	ldr	r2, [r7, #12]

    CO_LOCK_CAN_SEND(CANmodule);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	62da      	str	r2, [r3, #44]	; 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 8007794:	b672      	cpsid	i
}
 8007796:	46c0      	nop			; (mov r8, r8)
    /* Abort message from CAN module, if there is synchronous TPDO.
     * Take special care with this functionality. */
    if (/*messageIsOnCanBuffer && */ CANmodule->bufferInhibitFlag) {
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	69db      	ldr	r3, [r3, #28]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d004      	beq.n	80077aa <CO_CANclearPendingSyncPDOs+0x2e>
        /* clear TXREQ */
        CANmodule->bufferInhibitFlag = false;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	61da      	str	r2, [r3, #28]
        tpdoDeleted = 1U;
 80077a6:	2301      	movs	r3, #1
 80077a8:	617b      	str	r3, [r7, #20]
    }
    /* delete also pending synchronous TPDOs in TX buffers */
    if (CANmodule->CANtxCount > 0) {
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d03d      	beq.n	8007830 <CO_CANclearPendingSyncPDOs+0xb4>
        for (uint16_t i = CANmodule->txSize; i > 0U; --i) {
 80077b4:	2312      	movs	r3, #18
 80077b6:	18fb      	adds	r3, r7, r3
 80077b8:	687a      	ldr	r2, [r7, #4]
 80077ba:	8a12      	ldrh	r2, [r2, #16]
 80077bc:	801a      	strh	r2, [r3, #0]
 80077be:	e032      	b.n	8007826 <CO_CANclearPendingSyncPDOs+0xaa>
            if (CANmodule->txArray[i].bufferFull) {
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	68d9      	ldr	r1, [r3, #12]
 80077c4:	2012      	movs	r0, #18
 80077c6:	183b      	adds	r3, r7, r0
 80077c8:	881a      	ldrh	r2, [r3, #0]
 80077ca:	0013      	movs	r3, r2
 80077cc:	005b      	lsls	r3, r3, #1
 80077ce:	189b      	adds	r3, r3, r2
 80077d0:	00db      	lsls	r3, r3, #3
 80077d2:	18cb      	adds	r3, r1, r3
 80077d4:	691b      	ldr	r3, [r3, #16]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d01f      	beq.n	800781a <CO_CANclearPendingSyncPDOs+0x9e>
                if (CANmodule->txArray[i].syncFlag) {
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	68d9      	ldr	r1, [r3, #12]
 80077de:	183b      	adds	r3, r7, r0
 80077e0:	881a      	ldrh	r2, [r3, #0]
 80077e2:	0013      	movs	r3, r2
 80077e4:	005b      	lsls	r3, r3, #1
 80077e6:	189b      	adds	r3, r3, r2
 80077e8:	00db      	lsls	r3, r3, #3
 80077ea:	18cb      	adds	r3, r1, r3
 80077ec:	695b      	ldr	r3, [r3, #20]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d013      	beq.n	800781a <CO_CANclearPendingSyncPDOs+0x9e>
                    CANmodule->txArray[i].bufferFull = false;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	68d9      	ldr	r1, [r3, #12]
 80077f6:	183b      	adds	r3, r7, r0
 80077f8:	881a      	ldrh	r2, [r3, #0]
 80077fa:	0013      	movs	r3, r2
 80077fc:	005b      	lsls	r3, r3, #1
 80077fe:	189b      	adds	r3, r3, r2
 8007800:	00db      	lsls	r3, r3, #3
 8007802:	18cb      	adds	r3, r1, r3
 8007804:	2200      	movs	r2, #0
 8007806:	611a      	str	r2, [r3, #16]
                    CANmodule->CANtxCount--;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800780c:	b29b      	uxth	r3, r3
 800780e:	3b01      	subs	r3, #1
 8007810:	b29a      	uxth	r2, r3
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	849a      	strh	r2, [r3, #36]	; 0x24
                    tpdoDeleted = 2U;
 8007816:	2302      	movs	r3, #2
 8007818:	617b      	str	r3, [r7, #20]
        for (uint16_t i = CANmodule->txSize; i > 0U; --i) {
 800781a:	2212      	movs	r2, #18
 800781c:	18bb      	adds	r3, r7, r2
 800781e:	18ba      	adds	r2, r7, r2
 8007820:	8812      	ldrh	r2, [r2, #0]
 8007822:	3a01      	subs	r2, #1
 8007824:	801a      	strh	r2, [r3, #0]
 8007826:	2312      	movs	r3, #18
 8007828:	18fb      	adds	r3, r7, r3
 800782a:	881b      	ldrh	r3, [r3, #0]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d1c7      	bne.n	80077c0 <CO_CANclearPendingSyncPDOs+0x44>
                }
            }
        }
    }
    CO_UNLOCK_CAN_SEND(CANmodule);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007834:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	f383 8810 	msr	PRIMASK, r3
}
 800783c:	46c0      	nop			; (mov r8, r8)
    if (tpdoDeleted) {
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d006      	beq.n	8007852 <CO_CANclearPendingSyncPDOs+0xd6>
        CANmodule->CANerrorStatus |= CO_CAN_ERRTX_PDO_LATE;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	8a5b      	ldrh	r3, [r3, #18]
 8007848:	2280      	movs	r2, #128	; 0x80
 800784a:	4313      	orrs	r3, r2
 800784c:	b29a      	uxth	r2, r3
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	825a      	strh	r2, [r3, #18]
    }
}
 8007852:	46c0      	nop			; (mov r8, r8)
 8007854:	46bd      	mov	sp, r7
 8007856:	b006      	add	sp, #24
 8007858:	bd80      	pop	{r7, pc}
	...

0800785c <CO_CANmodule_process>:
/* Get error counters from the module. If necessary, function may use
    * different way to determine errors. */
static uint16_t rxErrors = 0, txErrors = 0, overflow = 0;

void
CO_CANmodule_process(CO_CANmodule_t* CANmodule) {
 800785c:	b580      	push	{r7, lr}
 800785e:	b084      	sub	sp, #16
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
    uint32_t err = 0;
 8007864:	2300      	movs	r3, #0
 8007866:	60bb      	str	r3, [r7, #8]
    // CANOpen just care about Bus_off, Warning, Passive and Overflow
    // I didn't find overflow error register in STM32, if you find it please let me know

#ifdef CO_STM32_FDCAN_Driver

    err = ((FDCAN_HandleTypeDef*)((CANopenNodeSTM32*)CANmodule->CANptr)->CANHandle)->Instance->PSR
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007872:	22e0      	movs	r2, #224	; 0xe0
 8007874:	4013      	ands	r3, r2
 8007876:	60bb      	str	r3, [r7, #8]
          & (FDCAN_PSR_BO | FDCAN_PSR_EW | FDCAN_PSR_EP);

    if (CANmodule->errOld != err) {
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800787c:	68ba      	ldr	r2, [r7, #8]
 800787e:	429a      	cmp	r2, r3
 8007880:	d034      	beq.n	80078ec <CO_CANmodule_process+0x90>

        uint16_t status = CANmodule->CANerrorStatus;
 8007882:	210e      	movs	r1, #14
 8007884:	187b      	adds	r3, r7, r1
 8007886:	687a      	ldr	r2, [r7, #4]
 8007888:	8a52      	ldrh	r2, [r2, #18]
 800788a:	801a      	strh	r2, [r3, #0]

        CANmodule->errOld = err;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	68ba      	ldr	r2, [r7, #8]
 8007890:	629a      	str	r2, [r3, #40]	; 0x28

        if (err & FDCAN_PSR_BO) {
 8007892:	68bb      	ldr	r3, [r7, #8]
 8007894:	2280      	movs	r2, #128	; 0x80
 8007896:	4013      	ands	r3, r2
 8007898:	d006      	beq.n	80078a8 <CO_CANmodule_process+0x4c>
            status |= CO_CAN_ERRTX_BUS_OFF;
 800789a:	187b      	adds	r3, r7, r1
 800789c:	187a      	adds	r2, r7, r1
 800789e:	8812      	ldrh	r2, [r2, #0]
 80078a0:	2104      	movs	r1, #4
 80078a2:	430a      	orrs	r2, r1
 80078a4:	801a      	strh	r2, [r3, #0]
 80078a6:	e01c      	b.n	80078e2 <CO_CANmodule_process+0x86>
            // In this driver we expect that the controller is automatically handling the protocol exceptions.

        } else {
            /* recalculate CANerrorStatus, first clear some flags */
            status &= 0xFFFF
 80078a8:	200e      	movs	r0, #14
 80078aa:	183b      	adds	r3, r7, r0
 80078ac:	183a      	adds	r2, r7, r0
 80078ae:	8812      	ldrh	r2, [r2, #0]
 80078b0:	4910      	ldr	r1, [pc, #64]	; (80078f4 <CO_CANmodule_process+0x98>)
 80078b2:	400a      	ands	r2, r1
 80078b4:	801a      	strh	r2, [r3, #0]
                      ^ (CO_CAN_ERRTX_BUS_OFF | CO_CAN_ERRRX_WARNING | CO_CAN_ERRRX_PASSIVE | CO_CAN_ERRTX_WARNING
                         | CO_CAN_ERRTX_PASSIVE);

            if (err & FDCAN_PSR_EW) {
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	2240      	movs	r2, #64	; 0x40
 80078ba:	4013      	ands	r3, r2
 80078bc:	d006      	beq.n	80078cc <CO_CANmodule_process+0x70>
                status |= CO_CAN_ERRRX_WARNING | CO_CAN_ERRTX_WARNING;
 80078be:	183b      	adds	r3, r7, r0
 80078c0:	183a      	adds	r2, r7, r0
 80078c2:	8812      	ldrh	r2, [r2, #0]
 80078c4:	2102      	movs	r1, #2
 80078c6:	31ff      	adds	r1, #255	; 0xff
 80078c8:	430a      	orrs	r2, r1
 80078ca:	801a      	strh	r2, [r3, #0]
            }

            if (err & FDCAN_PSR_EP) {
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	2220      	movs	r2, #32
 80078d0:	4013      	ands	r3, r2
 80078d2:	d006      	beq.n	80078e2 <CO_CANmodule_process+0x86>
                status |= CO_CAN_ERRRX_PASSIVE | CO_CAN_ERRTX_PASSIVE;
 80078d4:	220e      	movs	r2, #14
 80078d6:	18bb      	adds	r3, r7, r2
 80078d8:	18ba      	adds	r2, r7, r2
 80078da:	8812      	ldrh	r2, [r2, #0]
 80078dc:	4906      	ldr	r1, [pc, #24]	; (80078f8 <CO_CANmodule_process+0x9c>)
 80078de:	430a      	orrs	r2, r1
 80078e0:	801a      	strh	r2, [r3, #0]
            }
        }

        CANmodule->CANerrorStatus = status;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	220e      	movs	r2, #14
 80078e6:	18ba      	adds	r2, r7, r2
 80078e8:	8812      	ldrh	r2, [r2, #0]
 80078ea:	825a      	strh	r2, [r3, #18]

        CANmodule->CANerrorStatus = status;
    }

#endif
}
 80078ec:	46c0      	nop			; (mov r8, r8)
 80078ee:	46bd      	mov	sp, r7
 80078f0:	b004      	add	sp, #16
 80078f2:	bd80      	pop	{r7, pc}
 80078f4:	fffffcf8 	.word	0xfffffcf8
 80078f8:	00000202 	.word	0x00000202

080078fc <prv_read_can_received_msg>:
prv_read_can_received_msg(FDCAN_HandleTypeDef* hfdcan, uint32_t fifo, uint32_t fifo_isrs)
#else
static void
prv_read_can_received_msg(CAN_HandleTypeDef* hcan, uint32_t fifo, uint32_t fifo_isrs)
#endif
{
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b08c      	sub	sp, #48	; 0x30
 8007900:	af00      	add	r7, sp, #0
 8007902:	60f8      	str	r0, [r7, #12]
 8007904:	60b9      	str	r1, [r7, #8]
 8007906:	607a      	str	r2, [r7, #4]

    CO_CANrxMsg_t rcvMsg;
    CO_CANrx_t* buffer = NULL; /* receive message buffer from CO_CANmodule_t object. */
 8007908:	2300      	movs	r3, #0
 800790a:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint16_t index;            /* index of received message */
    uint32_t rcvMsgIdent;      /* identifier of the received message */
    uint8_t messageFound = 0;
 800790c:	2329      	movs	r3, #41	; 0x29
 800790e:	18fb      	adds	r3, r7, r3
 8007910:	2200      	movs	r2, #0
 8007912:	701a      	strb	r2, [r3, #0]

#ifdef CO_STM32_FDCAN_Driver
    static FDCAN_RxHeaderTypeDef rx_hdr;
    /* Read received message from FIFO */
    if (HAL_FDCAN_GetRxMessage(hfdcan, fifo, &rx_hdr, rcvMsg.data) != HAL_OK) {
 8007914:	2314      	movs	r3, #20
 8007916:	18fb      	adds	r3, r7, r3
 8007918:	3305      	adds	r3, #5
 800791a:	4a6c      	ldr	r2, [pc, #432]	; (8007acc <prv_read_can_received_msg+0x1d0>)
 800791c:	68b9      	ldr	r1, [r7, #8]
 800791e:	68f8      	ldr	r0, [r7, #12]
 8007920:	f001 fa98 	bl	8008e54 <HAL_FDCAN_GetRxMessage>
 8007924:	1e03      	subs	r3, r0, #0
 8007926:	d000      	beq.n	800792a <prv_read_can_received_msg+0x2e>
 8007928:	e0cb      	b.n	8007ac2 <prv_read_can_received_msg+0x1c6>
        return;
    }
    /* Setup identifier (with RTR) and length */
    rcvMsg.ident = rx_hdr.Identifier | (rx_hdr.RxFrameType == FDCAN_REMOTE_FRAME ? FLAG_RTR : 0x00);
 800792a:	4b68      	ldr	r3, [pc, #416]	; (8007acc <prv_read_can_received_msg+0x1d0>)
 800792c:	681a      	ldr	r2, [r3, #0]
 800792e:	4b67      	ldr	r3, [pc, #412]	; (8007acc <prv_read_can_received_msg+0x1d0>)
 8007930:	6899      	ldr	r1, [r3, #8]
 8007932:	2380      	movs	r3, #128	; 0x80
 8007934:	059b      	lsls	r3, r3, #22
 8007936:	4299      	cmp	r1, r3
 8007938:	d102      	bne.n	8007940 <prv_read_can_received_msg+0x44>
 800793a:	2380      	movs	r3, #128	; 0x80
 800793c:	021b      	lsls	r3, r3, #8
 800793e:	e000      	b.n	8007942 <prv_read_can_received_msg+0x46>
 8007940:	2300      	movs	r3, #0
 8007942:	431a      	orrs	r2, r3
 8007944:	2314      	movs	r3, #20
 8007946:	18fb      	adds	r3, r7, r3
 8007948:	601a      	str	r2, [r3, #0]
    switch (rx_hdr.DataLength) {
 800794a:	4b60      	ldr	r3, [pc, #384]	; (8007acc <prv_read_can_received_msg+0x1d0>)
 800794c:	68db      	ldr	r3, [r3, #12]
 800794e:	2280      	movs	r2, #128	; 0x80
 8007950:	0312      	lsls	r2, r2, #12
 8007952:	4293      	cmp	r3, r2
 8007954:	d100      	bne.n	8007958 <prv_read_can_received_msg+0x5c>
 8007956:	e063      	b.n	8007a20 <prv_read_can_received_msg+0x124>
 8007958:	2280      	movs	r2, #128	; 0x80
 800795a:	0312      	lsls	r2, r2, #12
 800795c:	4293      	cmp	r3, r2
 800795e:	d900      	bls.n	8007962 <prv_read_can_received_msg+0x66>
 8007960:	e063      	b.n	8007a2a <prv_read_can_received_msg+0x12e>
 8007962:	22e0      	movs	r2, #224	; 0xe0
 8007964:	02d2      	lsls	r2, r2, #11
 8007966:	4293      	cmp	r3, r2
 8007968:	d055      	beq.n	8007a16 <prv_read_can_received_msg+0x11a>
 800796a:	22e0      	movs	r2, #224	; 0xe0
 800796c:	02d2      	lsls	r2, r2, #11
 800796e:	4293      	cmp	r3, r2
 8007970:	d85b      	bhi.n	8007a2a <prv_read_can_received_msg+0x12e>
 8007972:	22c0      	movs	r2, #192	; 0xc0
 8007974:	02d2      	lsls	r2, r2, #11
 8007976:	4293      	cmp	r3, r2
 8007978:	d048      	beq.n	8007a0c <prv_read_can_received_msg+0x110>
 800797a:	22c0      	movs	r2, #192	; 0xc0
 800797c:	02d2      	lsls	r2, r2, #11
 800797e:	4293      	cmp	r3, r2
 8007980:	d853      	bhi.n	8007a2a <prv_read_can_received_msg+0x12e>
 8007982:	22a0      	movs	r2, #160	; 0xa0
 8007984:	02d2      	lsls	r2, r2, #11
 8007986:	4293      	cmp	r3, r2
 8007988:	d03b      	beq.n	8007a02 <prv_read_can_received_msg+0x106>
 800798a:	22a0      	movs	r2, #160	; 0xa0
 800798c:	02d2      	lsls	r2, r2, #11
 800798e:	4293      	cmp	r3, r2
 8007990:	d84b      	bhi.n	8007a2a <prv_read_can_received_msg+0x12e>
 8007992:	2280      	movs	r2, #128	; 0x80
 8007994:	02d2      	lsls	r2, r2, #11
 8007996:	4293      	cmp	r3, r2
 8007998:	d02e      	beq.n	80079f8 <prv_read_can_received_msg+0xfc>
 800799a:	2280      	movs	r2, #128	; 0x80
 800799c:	02d2      	lsls	r2, r2, #11
 800799e:	4293      	cmp	r3, r2
 80079a0:	d843      	bhi.n	8007a2a <prv_read_can_received_msg+0x12e>
 80079a2:	22c0      	movs	r2, #192	; 0xc0
 80079a4:	0292      	lsls	r2, r2, #10
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d021      	beq.n	80079ee <prv_read_can_received_msg+0xf2>
 80079aa:	22c0      	movs	r2, #192	; 0xc0
 80079ac:	0292      	lsls	r2, r2, #10
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d83b      	bhi.n	8007a2a <prv_read_can_received_msg+0x12e>
 80079b2:	2280      	movs	r2, #128	; 0x80
 80079b4:	0292      	lsls	r2, r2, #10
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d014      	beq.n	80079e4 <prv_read_can_received_msg+0xe8>
 80079ba:	2280      	movs	r2, #128	; 0x80
 80079bc:	0292      	lsls	r2, r2, #10
 80079be:	4293      	cmp	r3, r2
 80079c0:	d833      	bhi.n	8007a2a <prv_read_can_received_msg+0x12e>
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d004      	beq.n	80079d0 <prv_read_can_received_msg+0xd4>
 80079c6:	2280      	movs	r2, #128	; 0x80
 80079c8:	0252      	lsls	r2, r2, #9
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d005      	beq.n	80079da <prv_read_can_received_msg+0xde>
 80079ce:	e02c      	b.n	8007a2a <prv_read_can_received_msg+0x12e>
        case FDCAN_DLC_BYTES_0:
            rcvMsg.dlc = 0;
 80079d0:	2314      	movs	r3, #20
 80079d2:	18fb      	adds	r3, r7, r3
 80079d4:	2200      	movs	r2, #0
 80079d6:	711a      	strb	r2, [r3, #4]
            break;
 80079d8:	e02c      	b.n	8007a34 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_1:
            rcvMsg.dlc = 1;
 80079da:	2314      	movs	r3, #20
 80079dc:	18fb      	adds	r3, r7, r3
 80079de:	2201      	movs	r2, #1
 80079e0:	711a      	strb	r2, [r3, #4]
            break;
 80079e2:	e027      	b.n	8007a34 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_2:
            rcvMsg.dlc = 2;
 80079e4:	2314      	movs	r3, #20
 80079e6:	18fb      	adds	r3, r7, r3
 80079e8:	2202      	movs	r2, #2
 80079ea:	711a      	strb	r2, [r3, #4]
            break;
 80079ec:	e022      	b.n	8007a34 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_3:
            rcvMsg.dlc = 3;
 80079ee:	2314      	movs	r3, #20
 80079f0:	18fb      	adds	r3, r7, r3
 80079f2:	2203      	movs	r2, #3
 80079f4:	711a      	strb	r2, [r3, #4]
            break;
 80079f6:	e01d      	b.n	8007a34 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_4:
            rcvMsg.dlc = 4;
 80079f8:	2314      	movs	r3, #20
 80079fa:	18fb      	adds	r3, r7, r3
 80079fc:	2204      	movs	r2, #4
 80079fe:	711a      	strb	r2, [r3, #4]
            break;
 8007a00:	e018      	b.n	8007a34 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_5:
            rcvMsg.dlc = 5;
 8007a02:	2314      	movs	r3, #20
 8007a04:	18fb      	adds	r3, r7, r3
 8007a06:	2205      	movs	r2, #5
 8007a08:	711a      	strb	r2, [r3, #4]
            break;
 8007a0a:	e013      	b.n	8007a34 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_6:
            rcvMsg.dlc = 6;
 8007a0c:	2314      	movs	r3, #20
 8007a0e:	18fb      	adds	r3, r7, r3
 8007a10:	2206      	movs	r2, #6
 8007a12:	711a      	strb	r2, [r3, #4]
            break;
 8007a14:	e00e      	b.n	8007a34 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_7:
            rcvMsg.dlc = 7;
 8007a16:	2314      	movs	r3, #20
 8007a18:	18fb      	adds	r3, r7, r3
 8007a1a:	2207      	movs	r2, #7
 8007a1c:	711a      	strb	r2, [r3, #4]
            break;
 8007a1e:	e009      	b.n	8007a34 <prv_read_can_received_msg+0x138>
        case FDCAN_DLC_BYTES_8:
            rcvMsg.dlc = 8;
 8007a20:	2314      	movs	r3, #20
 8007a22:	18fb      	adds	r3, r7, r3
 8007a24:	2208      	movs	r2, #8
 8007a26:	711a      	strb	r2, [r3, #4]
            break;
 8007a28:	e004      	b.n	8007a34 <prv_read_can_received_msg+0x138>
        default:
            rcvMsg.dlc = 0;
 8007a2a:	2314      	movs	r3, #20
 8007a2c:	18fb      	adds	r3, r7, r3
 8007a2e:	2200      	movs	r2, #0
 8007a30:	711a      	strb	r2, [r3, #4]
            break; /* Invalid length when more than 8 */
 8007a32:	46c0      	nop			; (mov r8, r8)
    }
    rcvMsgIdent = rcvMsg.ident;
 8007a34:	2314      	movs	r3, #20
 8007a36:	18fb      	adds	r3, r7, r3
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	627b      	str	r3, [r7, #36]	; 0x24

    /*
     * Hardware filters are not used for the moment
     * \todo: Implement hardware filters...
     */
    if (CANModule_local->useCANrxFilters) {
 8007a3c:	4b24      	ldr	r3, [pc, #144]	; (8007ad0 <prv_read_can_received_msg+0x1d4>)
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	699b      	ldr	r3, [r3, #24]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d001      	beq.n	8007a4a <prv_read_can_received_msg+0x14e>
        __BKPT(0);
 8007a46:	be00      	bkpt	0x0000
 8007a48:	e026      	b.n	8007a98 <prv_read_can_received_msg+0x19c>
    } else {
        /*
         * We are not using hardware filters, hence it is necessary
         * to manually match received message ID with all buffers
         */
        buffer = CANModule_local->rxArray;
 8007a4a:	4b21      	ldr	r3, [pc, #132]	; (8007ad0 <prv_read_can_received_msg+0x1d4>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	685b      	ldr	r3, [r3, #4]
 8007a50:	62fb      	str	r3, [r7, #44]	; 0x2c
        for (index = CANModule_local->rxSize; index > 0U; --index, ++buffer) {
 8007a52:	4b1f      	ldr	r3, [pc, #124]	; (8007ad0 <prv_read_can_received_msg+0x1d4>)
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	232a      	movs	r3, #42	; 0x2a
 8007a58:	18fb      	adds	r3, r7, r3
 8007a5a:	8912      	ldrh	r2, [r2, #8]
 8007a5c:	801a      	strh	r2, [r3, #0]
 8007a5e:	e016      	b.n	8007a8e <prv_read_can_received_msg+0x192>
            if (((rcvMsgIdent ^ buffer->ident) & buffer->mask) == 0U) {
 8007a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a62:	881b      	ldrh	r3, [r3, #0]
 8007a64:	001a      	movs	r2, r3
 8007a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a68:	4053      	eors	r3, r2
 8007a6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007a6c:	8852      	ldrh	r2, [r2, #2]
 8007a6e:	4013      	ands	r3, r2
 8007a70:	d104      	bne.n	8007a7c <prv_read_can_received_msg+0x180>
                messageFound = 1;
 8007a72:	2329      	movs	r3, #41	; 0x29
 8007a74:	18fb      	adds	r3, r7, r3
 8007a76:	2201      	movs	r2, #1
 8007a78:	701a      	strb	r2, [r3, #0]
                break;
 8007a7a:	e00d      	b.n	8007a98 <prv_read_can_received_msg+0x19c>
        for (index = CANModule_local->rxSize; index > 0U; --index, ++buffer) {
 8007a7c:	222a      	movs	r2, #42	; 0x2a
 8007a7e:	18bb      	adds	r3, r7, r2
 8007a80:	18ba      	adds	r2, r7, r2
 8007a82:	8812      	ldrh	r2, [r2, #0]
 8007a84:	3a01      	subs	r2, #1
 8007a86:	801a      	strh	r2, [r3, #0]
 8007a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a8a:	330c      	adds	r3, #12
 8007a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a8e:	232a      	movs	r3, #42	; 0x2a
 8007a90:	18fb      	adds	r3, r7, r3
 8007a92:	881b      	ldrh	r3, [r3, #0]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d1e3      	bne.n	8007a60 <prv_read_can_received_msg+0x164>
            }
        }
    }

    /* Call specific function, which will process the message */
    if (messageFound && buffer != NULL && buffer->CANrx_callback != NULL) {
 8007a98:	2329      	movs	r3, #41	; 0x29
 8007a9a:	18fb      	adds	r3, r7, r3
 8007a9c:	781b      	ldrb	r3, [r3, #0]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d010      	beq.n	8007ac4 <prv_read_can_received_msg+0x1c8>
 8007aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d00d      	beq.n	8007ac4 <prv_read_can_received_msg+0x1c8>
 8007aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d009      	beq.n	8007ac4 <prv_read_can_received_msg+0x1c8>
        buffer->CANrx_callback(buffer->object, (void*)&rcvMsg);
 8007ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ab2:	689a      	ldr	r2, [r3, #8]
 8007ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	2114      	movs	r1, #20
 8007aba:	1879      	adds	r1, r7, r1
 8007abc:	0018      	movs	r0, r3
 8007abe:	4790      	blx	r2
 8007ac0:	e000      	b.n	8007ac4 <prv_read_can_received_msg+0x1c8>
        return;
 8007ac2:	46c0      	nop			; (mov r8, r8)
    }
}
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	b00c      	add	sp, #48	; 0x30
 8007ac8:	bd80      	pop	{r7, pc}
 8007aca:	46c0      	nop			; (mov r8, r8)
 8007acc:	200002f4 	.word	0x200002f4
 8007ad0:	200002cc 	.word	0x200002cc

08007ad4 <HAL_FDCAN_RxFifo0Callback>:
 * \param[in]       hfdcan: pointer to an FDCAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified FDCAN.
 * \param[in]       RxFifo0ITs: indicates which Rx FIFO 0 interrupts are signaled.
 */
void
HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef* hfdcan, uint32_t RxFifo0ITs) {
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b082      	sub	sp, #8
 8007ad8:	af00      	add	r7, sp, #0
 8007ada:	6078      	str	r0, [r7, #4]
 8007adc:	6039      	str	r1, [r7, #0]
    if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) {
 8007ade:	683b      	ldr	r3, [r7, #0]
 8007ae0:	2201      	movs	r2, #1
 8007ae2:	4013      	ands	r3, r2
 8007ae4:	d005      	beq.n	8007af2 <HAL_FDCAN_RxFifo0Callback+0x1e>
        prv_read_can_received_msg(hfdcan, FDCAN_RX_FIFO0, RxFifo0ITs);
 8007ae6:	683a      	ldr	r2, [r7, #0]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2140      	movs	r1, #64	; 0x40
 8007aec:	0018      	movs	r0, r3
 8007aee:	f7ff ff05 	bl	80078fc <prv_read_can_received_msg>
    }
}
 8007af2:	46c0      	nop			; (mov r8, r8)
 8007af4:	46bd      	mov	sp, r7
 8007af6:	b002      	add	sp, #8
 8007af8:	bd80      	pop	{r7, pc}

08007afa <HAL_FDCAN_RxFifo1Callback>:
 * \param[in]       hfdcan: pointer to an FDCAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified FDCAN.
 * \param[in]       RxFifo1ITs: indicates which Rx FIFO 0 interrupts are signaled.
 */
void
HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef* hfdcan, uint32_t RxFifo1ITs) {
 8007afa:	b580      	push	{r7, lr}
 8007afc:	b082      	sub	sp, #8
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	6078      	str	r0, [r7, #4]
 8007b02:	6039      	str	r1, [r7, #0]
    if (RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) {
 8007b04:	683b      	ldr	r3, [r7, #0]
 8007b06:	2208      	movs	r2, #8
 8007b08:	4013      	ands	r3, r2
 8007b0a:	d005      	beq.n	8007b18 <HAL_FDCAN_RxFifo1Callback+0x1e>
        prv_read_can_received_msg(hfdcan, FDCAN_RX_FIFO1, RxFifo1ITs);
 8007b0c:	683a      	ldr	r2, [r7, #0]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2141      	movs	r1, #65	; 0x41
 8007b12:	0018      	movs	r0, r3
 8007b14:	f7ff fef2 	bl	80078fc <prv_read_can_received_msg>
    }
}
 8007b18:	46c0      	nop			; (mov r8, r8)
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	b002      	add	sp, #8
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <HAL_FDCAN_TxBufferCompleteCallback>:
 * \param[in]       hfdcan: pointer to an FDCAN_HandleTypeDef structure that contains
 *                      the configuration information for the specified FDCAN.
 * \param[in]       BufferIndexes: Bits of successfully sent TX buffers
 */
void
HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef* hfdcan, uint32_t BufferIndexes) {
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b086      	sub	sp, #24
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
 8007b28:	6039      	str	r1, [r7, #0]
    CANModule_local->firstCANtxMessage = false;            /* First CAN message (bootup) was sent successfully */
 8007b2a:	4b2d      	ldr	r3, [pc, #180]	; (8007be0 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	2200      	movs	r2, #0
 8007b30:	621a      	str	r2, [r3, #32]
    CANModule_local->bufferInhibitFlag = false;            /* Clear flag from previous message */
 8007b32:	4b2b      	ldr	r3, [pc, #172]	; (8007be0 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	2200      	movs	r2, #0
 8007b38:	61da      	str	r2, [r3, #28]
    if (CANModule_local->CANtxCount > 0U) {                /* Are there any new messages waiting to be send */
 8007b3a:	4b29      	ldr	r3, [pc, #164]	; (8007be0 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d047      	beq.n	8007bd6 <HAL_FDCAN_TxBufferCompleteCallback+0xb6>
        CO_CANtx_t* buffer = &CANModule_local->txArray[0]; /* Start with first buffer handle */
 8007b46:	4b26      	ldr	r3, [pc, #152]	; (8007be0 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	617b      	str	r3, [r7, #20]
         * This function is always called from interrupt,
         * however to make sure no preemption can happen, interrupts are anyway locked
         * (unless you can guarantee no higher priority interrupt will try to access to FDCAN instance and send data,
         *  then no need to lock interrupts..)
         */
        CO_LOCK_CAN_SEND(CANModule_local);
 8007b4e:	4b24      	ldr	r3, [pc, #144]	; (8007be0 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007b50:	681b      	ldr	r3, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b52:	f3ef 8210 	mrs	r2, PRIMASK
 8007b56:	60fa      	str	r2, [r7, #12]
  return(result);
 8007b58:	68fa      	ldr	r2, [r7, #12]
 8007b5a:	62da      	str	r2, [r3, #44]	; 0x2c
  __ASM volatile ("cpsid i" : : : "memory");
 8007b5c:	b672      	cpsid	i
}
 8007b5e:	46c0      	nop			; (mov r8, r8)
        for (i = CANModule_local->txSize; i > 0U; --i, ++buffer) {
 8007b60:	4b1f      	ldr	r3, [pc, #124]	; (8007be0 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	2312      	movs	r3, #18
 8007b66:	18fb      	adds	r3, r7, r3
 8007b68:	8a12      	ldrh	r2, [r2, #16]
 8007b6a:	801a      	strh	r2, [r3, #0]
 8007b6c:	e024      	b.n	8007bb8 <HAL_FDCAN_TxBufferCompleteCallback+0x98>
            /* Try to send message */
            if (buffer->bufferFull) {
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	691b      	ldr	r3, [r3, #16]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d017      	beq.n	8007ba6 <HAL_FDCAN_TxBufferCompleteCallback+0x86>
                if (prv_send_can_message(CANModule_local, buffer)) {
 8007b76:	4b1a      	ldr	r3, [pc, #104]	; (8007be0 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	697a      	ldr	r2, [r7, #20]
 8007b7c:	0011      	movs	r1, r2
 8007b7e:	0018      	movs	r0, r3
 8007b80:	f7ff fd2c 	bl	80075dc <prv_send_can_message>
 8007b84:	1e03      	subs	r3, r0, #0
 8007b86:	d01d      	beq.n	8007bc4 <HAL_FDCAN_TxBufferCompleteCallback+0xa4>
                    buffer->bufferFull = false;
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	611a      	str	r2, [r3, #16]
                    CANModule_local->CANtxCount--;
 8007b8e:	4b14      	ldr	r3, [pc, #80]	; (8007be0 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 8007b94:	b292      	uxth	r2, r2
 8007b96:	3a01      	subs	r2, #1
 8007b98:	b292      	uxth	r2, r2
 8007b9a:	849a      	strh	r2, [r3, #36]	; 0x24
                    CANModule_local->bufferInhibitFlag = buffer->syncFlag;
 8007b9c:	4b10      	ldr	r3, [pc, #64]	; (8007be0 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	697a      	ldr	r2, [r7, #20]
 8007ba2:	6952      	ldr	r2, [r2, #20]
 8007ba4:	61da      	str	r2, [r3, #28]
        for (i = CANModule_local->txSize; i > 0U; --i, ++buffer) {
 8007ba6:	2212      	movs	r2, #18
 8007ba8:	18bb      	adds	r3, r7, r2
 8007baa:	18ba      	adds	r2, r7, r2
 8007bac:	8812      	ldrh	r2, [r2, #0]
 8007bae:	3a01      	subs	r2, #1
 8007bb0:	801a      	strh	r2, [r3, #0]
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	3318      	adds	r3, #24
 8007bb6:	617b      	str	r3, [r7, #20]
 8007bb8:	2312      	movs	r3, #18
 8007bba:	18fb      	adds	r3, r7, r3
 8007bbc:	881b      	ldrh	r3, [r3, #0]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d1d5      	bne.n	8007b6e <HAL_FDCAN_TxBufferCompleteCallback+0x4e>
 8007bc2:	e000      	b.n	8007bc6 <HAL_FDCAN_TxBufferCompleteCallback+0xa6>
                } else {
                    break;  // if we could not send the message, break out of the loop (the tx buffers are full)
 8007bc4:	46c0      	nop			; (mov r8, r8)
                }
            }
        }
        CO_UNLOCK_CAN_SEND(CANModule_local);
 8007bc6:	4b06      	ldr	r3, [pc, #24]	; (8007be0 <HAL_FDCAN_TxBufferCompleteCallback+0xc0>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bcc:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	f383 8810 	msr	PRIMASK, r3
}
 8007bd4:	46c0      	nop			; (mov r8, r8)
    }
}
 8007bd6:	46c0      	nop			; (mov r8, r8)
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	b006      	add	sp, #24
 8007bdc:	bd80      	pop	{r7, pc}
 8007bde:	46c0      	nop			; (mov r8, r8)
 8007be0:	200002cc 	.word	0x200002cc

08007be4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8007be4:	b580      	push	{r7, lr}
 8007be6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8007be8:	4a0a      	ldr	r2, [pc, #40]	; (8007c14 <MX_FREERTOS_Init+0x30>)
 8007bea:	4b0b      	ldr	r3, [pc, #44]	; (8007c18 <MX_FREERTOS_Init+0x34>)
 8007bec:	2100      	movs	r1, #0
 8007bee:	0018      	movs	r0, r3
 8007bf0:	f003 fa66 	bl	800b0c0 <osThreadNew>
 8007bf4:	0002      	movs	r2, r0
 8007bf6:	4b09      	ldr	r3, [pc, #36]	; (8007c1c <MX_FREERTOS_Init+0x38>)
 8007bf8:	601a      	str	r2, [r3, #0]

  /* creation of CanOpenMenagerT */
  CanOpenMenagerTHandle = osThreadNew(CanOpenMenager, NULL, &CanOpenMenagerT_attributes);
 8007bfa:	4a09      	ldr	r2, [pc, #36]	; (8007c20 <MX_FREERTOS_Init+0x3c>)
 8007bfc:	4b09      	ldr	r3, [pc, #36]	; (8007c24 <MX_FREERTOS_Init+0x40>)
 8007bfe:	2100      	movs	r1, #0
 8007c00:	0018      	movs	r0, r3
 8007c02:	f003 fa5d 	bl	800b0c0 <osThreadNew>
 8007c06:	0002      	movs	r2, r0
 8007c08:	4b07      	ldr	r3, [pc, #28]	; (8007c28 <MX_FREERTOS_Init+0x44>)
 8007c0a:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8007c0c:	46c0      	nop			; (mov r8, r8)
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	bd80      	pop	{r7, pc}
 8007c12:	46c0      	nop			; (mov r8, r8)
 8007c14:	0800edc4 	.word	0x0800edc4
 8007c18:	08007c2d 	.word	0x08007c2d
 8007c1c:	20001c44 	.word	0x20001c44
 8007c20:	0800ede8 	.word	0x0800ede8
 8007c24:	08007c3d 	.word	0x08007c3d
 8007c28:	20001c48 	.word	0x20001c48

08007c2c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b082      	sub	sp, #8
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8007c34:	2001      	movs	r0, #1
 8007c36:	f003 fad9 	bl	800b1ec <osDelay>
 8007c3a:	e7fb      	b.n	8007c34 <StartDefaultTask+0x8>

08007c3c <CanOpenMenager>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_CanOpenMenager */
void CanOpenMenager(void *argument)
{
 8007c3c:	b590      	push	{r4, r7, lr}
 8007c3e:	b089      	sub	sp, #36	; 0x24
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CanOpenMenager */
  CANopenNodeSTM32 canOpenNodeSTM32;
  canOpenNodeSTM32.CANHandle = &hfdcan2;
 8007c44:	2108      	movs	r1, #8
 8007c46:	187b      	adds	r3, r7, r1
 8007c48:	4a18      	ldr	r2, [pc, #96]	; (8007cac <CanOpenMenager+0x70>)
 8007c4a:	609a      	str	r2, [r3, #8]
  canOpenNodeSTM32.HWInitFunction = MX_FDCAN2_Init;
 8007c4c:	187b      	adds	r3, r7, r1
 8007c4e:	4a18      	ldr	r2, [pc, #96]	; (8007cb0 <CanOpenMenager+0x74>)
 8007c50:	60da      	str	r2, [r3, #12]
  canOpenNodeSTM32.timerHandle = &htim14;
 8007c52:	187b      	adds	r3, r7, r1
 8007c54:	4a17      	ldr	r2, [pc, #92]	; (8007cb4 <CanOpenMenager+0x78>)
 8007c56:	605a      	str	r2, [r3, #4]
  canOpenNodeSTM32.desiredNodeID = 21;
 8007c58:	187b      	adds	r3, r7, r1
 8007c5a:	2215      	movs	r2, #21
 8007c5c:	701a      	strb	r2, [r3, #0]
  canOpenNodeSTM32.baudrate = 125;
 8007c5e:	187b      	adds	r3, r7, r1
 8007c60:	227d      	movs	r2, #125	; 0x7d
 8007c62:	805a      	strh	r2, [r3, #2]
  canopen_app_init(&canOpenNodeSTM32);
 8007c64:	187b      	adds	r3, r7, r1
 8007c66:	0018      	movs	r0, r3
 8007c68:	f7ff f8e8 	bl	8006e3c <canopen_app_init>
  /* Infinite loop */
  for(;;)
  {
	HAL_GPIO_WritePin(CAN_OK_GPIO_Port, CAN_OK_Pin , !canOpenNodeSTM32.outStatusLEDGreen);
 8007c6c:	2408      	movs	r4, #8
 8007c6e:	193b      	adds	r3, r7, r4
 8007c70:	7c1b      	ldrb	r3, [r3, #16]
 8007c72:	425a      	negs	r2, r3
 8007c74:	4153      	adcs	r3, r2
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	001a      	movs	r2, r3
 8007c7a:	4b0f      	ldr	r3, [pc, #60]	; (8007cb8 <CanOpenMenager+0x7c>)
 8007c7c:	2108      	movs	r1, #8
 8007c7e:	0018      	movs	r0, r3
 8007c80:	f001 fe90 	bl	80099a4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(CAN_FAULT_GPIO_Port, CAN_FAULT_Pin, !canOpenNodeSTM32.outStatusLEDRed);
 8007c84:	193b      	adds	r3, r7, r4
 8007c86:	7c5b      	ldrb	r3, [r3, #17]
 8007c88:	425a      	negs	r2, r3
 8007c8a:	4153      	adcs	r3, r2
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	001a      	movs	r2, r3
 8007c90:	4b09      	ldr	r3, [pc, #36]	; (8007cb8 <CanOpenMenager+0x7c>)
 8007c92:	2104      	movs	r1, #4
 8007c94:	0018      	movs	r0, r3
 8007c96:	f001 fe85 	bl	80099a4 <HAL_GPIO_WritePin>

	canopen_app_process();
 8007c9a:	f7ff fa39 	bl	8007110 <canopen_app_process>
	osDelay(pdMS_TO_TICKS(1));
 8007c9e:	2001      	movs	r0, #1
 8007ca0:	f003 faa4 	bl	800b1ec <osDelay>
    osDelay(1);
 8007ca4:	2001      	movs	r0, #1
 8007ca6:	f003 faa1 	bl	800b1ec <osDelay>
	HAL_GPIO_WritePin(CAN_OK_GPIO_Port, CAN_OK_Pin , !canOpenNodeSTM32.outStatusLEDGreen);
 8007caa:	e7df      	b.n	8007c6c <CanOpenMenager+0x30>
 8007cac:	20001cb0 	.word	0x20001cb0
 8007cb0:	08007d4d 	.word	0x08007d4d
 8007cb4:	20001d60 	.word	0x20001d60
 8007cb8:	50001000 	.word	0x50001000

08007cbc <MX_FDCAN1_Init>:
FDCAN_HandleTypeDef hfdcan1;
FDCAN_HandleTypeDef hfdcan2;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8007cc0:	4b20      	ldr	r3, [pc, #128]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007cc2:	4a21      	ldr	r2, [pc, #132]	; (8007d48 <MX_FDCAN1_Init+0x8c>)
 8007cc4:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8007cc6:	4b1f      	ldr	r3, [pc, #124]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007cc8:	2200      	movs	r2, #0
 8007cca:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8007ccc:	4b1d      	ldr	r3, [pc, #116]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007cce:	2200      	movs	r2, #0
 8007cd0:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8007cd2:	4b1c      	ldr	r3, [pc, #112]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8007cd8:	4b1a      	ldr	r3, [pc, #104]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007cda:	2201      	movs	r2, #1
 8007cdc:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 8007cde:	4b19      	ldr	r3, [pc, #100]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8007ce4:	4b17      	ldr	r3, [pc, #92]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 32;
 8007cea:	4b16      	ldr	r3, [pc, #88]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007cec:	2220      	movs	r2, #32
 8007cee:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8007cf0:	4b14      	ldr	r3, [pc, #80]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8007cf6:	4b13      	ldr	r3, [pc, #76]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007cf8:	220d      	movs	r2, #13
 8007cfa:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8007cfc:	4b11      	ldr	r3, [pc, #68]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007cfe:	2202      	movs	r2, #2
 8007d00:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 32;
 8007d02:	4b10      	ldr	r3, [pc, #64]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007d04:	2220      	movs	r2, #32
 8007d06:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8007d08:	4b0e      	ldr	r3, [pc, #56]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8007d0e:	4b0d      	ldr	r3, [pc, #52]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007d10:	220d      	movs	r2, #13
 8007d12:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;
 8007d14:	4b0b      	ldr	r3, [pc, #44]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007d16:	2202      	movs	r2, #2
 8007d18:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8007d1a:	4b0a      	ldr	r3, [pc, #40]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8007d20:	4b08      	ldr	r3, [pc, #32]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007d22:	2200      	movs	r2, #0
 8007d24:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8007d26:	4b07      	ldr	r3, [pc, #28]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007d28:	2200      	movs	r2, #0
 8007d2a:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8007d2c:	4b05      	ldr	r3, [pc, #20]	; (8007d44 <MX_FDCAN1_Init+0x88>)
 8007d2e:	0018      	movs	r0, r3
 8007d30:	f000 fe22 	bl	8008978 <HAL_FDCAN_Init>
 8007d34:	1e03      	subs	r3, r0, #0
 8007d36:	d001      	beq.n	8007d3c <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8007d38:	f000 fb12 	bl	8008360 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8007d3c:	46c0      	nop			; (mov r8, r8)
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}
 8007d42:	46c0      	nop			; (mov r8, r8)
 8007d44:	20001c4c 	.word	0x20001c4c
 8007d48:	40006400 	.word	0x40006400

08007d4c <MX_FDCAN2_Init>:
/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 8007d50:	4b1e      	ldr	r3, [pc, #120]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007d52:	4a1f      	ldr	r2, [pc, #124]	; (8007dd0 <MX_FDCAN2_Init+0x84>)
 8007d54:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8007d56:	4b1d      	ldr	r3, [pc, #116]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007d58:	2200      	movs	r2, #0
 8007d5a:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8007d5c:	4b1b      	ldr	r3, [pc, #108]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007d5e:	2200      	movs	r2, #0
 8007d60:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = ENABLE;
 8007d62:	4b1a      	ldr	r3, [pc, #104]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007d64:	2201      	movs	r2, #1
 8007d66:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = ENABLE;
 8007d68:	4b18      	ldr	r3, [pc, #96]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = ENABLE;
 8007d6e:	4b17      	ldr	r3, [pc, #92]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007d70:	2201      	movs	r2, #1
 8007d72:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 32;
 8007d74:	4b15      	ldr	r3, [pc, #84]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007d76:	2220      	movs	r2, #32
 8007d78:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8007d7a:	4b14      	ldr	r3, [pc, #80]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007d7c:	2201      	movs	r2, #1
 8007d7e:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 13;
 8007d80:	4b12      	ldr	r3, [pc, #72]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007d82:	220d      	movs	r2, #13
 8007d84:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8007d86:	4b11      	ldr	r3, [pc, #68]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007d88:	2202      	movs	r2, #2
 8007d8a:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 32;
 8007d8c:	4b0f      	ldr	r3, [pc, #60]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007d8e:	2220      	movs	r2, #32
 8007d90:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8007d92:	4b0e      	ldr	r3, [pc, #56]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007d94:	2201      	movs	r2, #1
 8007d96:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 13;
 8007d98:	4b0c      	ldr	r3, [pc, #48]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007d9a:	220d      	movs	r2, #13
 8007d9c:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 2;
 8007d9e:	4b0b      	ldr	r3, [pc, #44]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007da0:	2202      	movs	r2, #2
 8007da2:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 8007da4:	4b09      	ldr	r3, [pc, #36]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007da6:	2200      	movs	r2, #0
 8007da8:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 8007daa:	4b08      	ldr	r3, [pc, #32]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007dac:	2200      	movs	r2, #0
 8007dae:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8007db0:	4b06      	ldr	r3, [pc, #24]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007db2:	2200      	movs	r2, #0
 8007db4:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8007db6:	4b05      	ldr	r3, [pc, #20]	; (8007dcc <MX_FDCAN2_Init+0x80>)
 8007db8:	0018      	movs	r0, r3
 8007dba:	f000 fddd 	bl	8008978 <HAL_FDCAN_Init>
 8007dbe:	1e03      	subs	r3, r0, #0
 8007dc0:	d001      	beq.n	8007dc6 <MX_FDCAN2_Init+0x7a>
  {
    Error_Handler();
 8007dc2:	f000 facd 	bl	8008360 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8007dc6:	46c0      	nop			; (mov r8, r8)
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}
 8007dcc:	20001cb0 	.word	0x20001cb0
 8007dd0:	40006800 	.word	0x40006800

08007dd4 <HAL_FDCAN_MspInit>:

static uint32_t HAL_RCC_FDCAN_CLK_ENABLED=0;

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8007dd4:	b590      	push	{r4, r7, lr}
 8007dd6:	b08d      	sub	sp, #52	; 0x34
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ddc:	231c      	movs	r3, #28
 8007dde:	18fb      	adds	r3, r7, r3
 8007de0:	0018      	movs	r0, r3
 8007de2:	2314      	movs	r3, #20
 8007de4:	001a      	movs	r2, r3
 8007de6:	2100      	movs	r1, #0
 8007de8:	f005 fd9e 	bl	800d928 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4a60      	ldr	r2, [pc, #384]	; (8007f74 <HAL_FDCAN_MspInit+0x1a0>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d16c      	bne.n	8007ed0 <HAL_FDCAN_MspInit+0xfc>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* FDCAN1 clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8007df6:	4b60      	ldr	r3, [pc, #384]	; (8007f78 <HAL_FDCAN_MspInit+0x1a4>)
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	1c5a      	adds	r2, r3, #1
 8007dfc:	4b5e      	ldr	r3, [pc, #376]	; (8007f78 <HAL_FDCAN_MspInit+0x1a4>)
 8007dfe:	601a      	str	r2, [r3, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8007e00:	4b5d      	ldr	r3, [pc, #372]	; (8007f78 <HAL_FDCAN_MspInit+0x1a4>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d10d      	bne.n	8007e24 <HAL_FDCAN_MspInit+0x50>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8007e08:	4b5c      	ldr	r3, [pc, #368]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007e0a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e0c:	4b5b      	ldr	r3, [pc, #364]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007e0e:	2180      	movs	r1, #128	; 0x80
 8007e10:	0149      	lsls	r1, r1, #5
 8007e12:	430a      	orrs	r2, r1
 8007e14:	63da      	str	r2, [r3, #60]	; 0x3c
 8007e16:	4b59      	ldr	r3, [pc, #356]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007e18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e1a:	2380      	movs	r3, #128	; 0x80
 8007e1c:	015b      	lsls	r3, r3, #5
 8007e1e:	4013      	ands	r3, r2
 8007e20:	61bb      	str	r3, [r7, #24]
 8007e22:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007e24:	4b55      	ldr	r3, [pc, #340]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007e26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e28:	4b54      	ldr	r3, [pc, #336]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007e2a:	2104      	movs	r1, #4
 8007e2c:	430a      	orrs	r2, r1
 8007e2e:	635a      	str	r2, [r3, #52]	; 0x34
 8007e30:	4b52      	ldr	r3, [pc, #328]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007e32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e34:	2204      	movs	r2, #4
 8007e36:	4013      	ands	r3, r2
 8007e38:	617b      	str	r3, [r7, #20]
 8007e3a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8007e3c:	4b4f      	ldr	r3, [pc, #316]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007e3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e40:	4b4e      	ldr	r3, [pc, #312]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007e42:	2108      	movs	r1, #8
 8007e44:	430a      	orrs	r2, r1
 8007e46:	635a      	str	r2, [r3, #52]	; 0x34
 8007e48:	4b4c      	ldr	r3, [pc, #304]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007e4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e4c:	2208      	movs	r2, #8
 8007e4e:	4013      	ands	r3, r2
 8007e50:	613b      	str	r3, [r7, #16]
 8007e52:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PC4     ------> FDCAN1_RX
    PD13     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8007e54:	241c      	movs	r4, #28
 8007e56:	193b      	adds	r3, r7, r4
 8007e58:	2210      	movs	r2, #16
 8007e5a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e5c:	193b      	adds	r3, r7, r4
 8007e5e:	2202      	movs	r2, #2
 8007e60:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e62:	193b      	adds	r3, r7, r4
 8007e64:	2200      	movs	r2, #0
 8007e66:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e68:	193b      	adds	r3, r7, r4
 8007e6a:	2200      	movs	r2, #0
 8007e6c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 8007e6e:	193b      	adds	r3, r7, r4
 8007e70:	2203      	movs	r2, #3
 8007e72:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007e74:	193b      	adds	r3, r7, r4
 8007e76:	4a42      	ldr	r2, [pc, #264]	; (8007f80 <HAL_FDCAN_MspInit+0x1ac>)
 8007e78:	0019      	movs	r1, r3
 8007e7a:	0010      	movs	r0, r2
 8007e7c:	f001 fc26 	bl	80096cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8007e80:	0021      	movs	r1, r4
 8007e82:	187b      	adds	r3, r7, r1
 8007e84:	2280      	movs	r2, #128	; 0x80
 8007e86:	0192      	lsls	r2, r2, #6
 8007e88:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e8a:	187b      	adds	r3, r7, r1
 8007e8c:	2202      	movs	r2, #2
 8007e8e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e90:	187b      	adds	r3, r7, r1
 8007e92:	2200      	movs	r2, #0
 8007e94:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e96:	187b      	adds	r3, r7, r1
 8007e98:	2200      	movs	r2, #0
 8007e9a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN1;
 8007e9c:	187b      	adds	r3, r7, r1
 8007e9e:	2203      	movs	r2, #3
 8007ea0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8007ea2:	187b      	adds	r3, r7, r1
 8007ea4:	4a37      	ldr	r2, [pc, #220]	; (8007f84 <HAL_FDCAN_MspInit+0x1b0>)
 8007ea6:	0019      	movs	r1, r3
 8007ea8:	0010      	movs	r0, r2
 8007eaa:	f001 fc0f 	bl	80096cc <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(TIM16_FDCAN_IT0_IRQn, 3, 0);
 8007eae:	2200      	movs	r2, #0
 8007eb0:	2103      	movs	r1, #3
 8007eb2:	2015      	movs	r0, #21
 8007eb4:	f000 fd36 	bl	8008924 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_FDCAN_IT0_IRQn);
 8007eb8:	2015      	movs	r0, #21
 8007eba:	f000 fd48 	bl	800894e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM17_FDCAN_IT1_IRQn, 3, 0);
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	2103      	movs	r1, #3
 8007ec2:	2016      	movs	r0, #22
 8007ec4:	f000 fd2e 	bl	8008924 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
 8007ec8:	2016      	movs	r0, #22
 8007eca:	f000 fd40 	bl	800894e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 8007ece:	e04d      	b.n	8007f6c <HAL_FDCAN_MspInit+0x198>
  else if(fdcanHandle->Instance==FDCAN2)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	4a2c      	ldr	r2, [pc, #176]	; (8007f88 <HAL_FDCAN_MspInit+0x1b4>)
 8007ed6:	4293      	cmp	r3, r2
 8007ed8:	d148      	bne.n	8007f6c <HAL_FDCAN_MspInit+0x198>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 8007eda:	4b27      	ldr	r3, [pc, #156]	; (8007f78 <HAL_FDCAN_MspInit+0x1a4>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	1c5a      	adds	r2, r3, #1
 8007ee0:	4b25      	ldr	r3, [pc, #148]	; (8007f78 <HAL_FDCAN_MspInit+0x1a4>)
 8007ee2:	601a      	str	r2, [r3, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 8007ee4:	4b24      	ldr	r3, [pc, #144]	; (8007f78 <HAL_FDCAN_MspInit+0x1a4>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	2b01      	cmp	r3, #1
 8007eea:	d10d      	bne.n	8007f08 <HAL_FDCAN_MspInit+0x134>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 8007eec:	4b23      	ldr	r3, [pc, #140]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007eee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007ef0:	4b22      	ldr	r3, [pc, #136]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007ef2:	2180      	movs	r1, #128	; 0x80
 8007ef4:	0149      	lsls	r1, r1, #5
 8007ef6:	430a      	orrs	r2, r1
 8007ef8:	63da      	str	r2, [r3, #60]	; 0x3c
 8007efa:	4b20      	ldr	r3, [pc, #128]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007efc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007efe:	2380      	movs	r3, #128	; 0x80
 8007f00:	015b      	lsls	r3, r3, #5
 8007f02:	4013      	ands	r3, r2
 8007f04:	60fb      	str	r3, [r7, #12]
 8007f06:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007f08:	4b1c      	ldr	r3, [pc, #112]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007f0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f0c:	4b1b      	ldr	r3, [pc, #108]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007f0e:	2104      	movs	r1, #4
 8007f10:	430a      	orrs	r2, r1
 8007f12:	635a      	str	r2, [r3, #52]	; 0x34
 8007f14:	4b19      	ldr	r3, [pc, #100]	; (8007f7c <HAL_FDCAN_MspInit+0x1a8>)
 8007f16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f18:	2204      	movs	r2, #4
 8007f1a:	4013      	ands	r3, r2
 8007f1c:	60bb      	str	r3, [r7, #8]
 8007f1e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8007f20:	211c      	movs	r1, #28
 8007f22:	187b      	adds	r3, r7, r1
 8007f24:	220c      	movs	r2, #12
 8007f26:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007f28:	187b      	adds	r3, r7, r1
 8007f2a:	2202      	movs	r2, #2
 8007f2c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007f2e:	187b      	adds	r3, r7, r1
 8007f30:	2200      	movs	r2, #0
 8007f32:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007f34:	187b      	adds	r3, r7, r1
 8007f36:	2200      	movs	r2, #0
 8007f38:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_FDCAN2;
 8007f3a:	187b      	adds	r3, r7, r1
 8007f3c:	2203      	movs	r2, #3
 8007f3e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007f40:	187b      	adds	r3, r7, r1
 8007f42:	4a0f      	ldr	r2, [pc, #60]	; (8007f80 <HAL_FDCAN_MspInit+0x1ac>)
 8007f44:	0019      	movs	r1, r3
 8007f46:	0010      	movs	r0, r2
 8007f48:	f001 fbc0 	bl	80096cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM16_FDCAN_IT0_IRQn, 3, 0);
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	2103      	movs	r1, #3
 8007f50:	2015      	movs	r0, #21
 8007f52:	f000 fce7 	bl	8008924 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_FDCAN_IT0_IRQn);
 8007f56:	2015      	movs	r0, #21
 8007f58:	f000 fcf9 	bl	800894e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM17_FDCAN_IT1_IRQn, 3, 0);
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	2103      	movs	r1, #3
 8007f60:	2016      	movs	r0, #22
 8007f62:	f000 fcdf 	bl	8008924 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM17_FDCAN_IT1_IRQn);
 8007f66:	2016      	movs	r0, #22
 8007f68:	f000 fcf1 	bl	800894e <HAL_NVIC_EnableIRQ>
}
 8007f6c:	46c0      	nop			; (mov r8, r8)
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	b00d      	add	sp, #52	; 0x34
 8007f72:	bd90      	pop	{r4, r7, pc}
 8007f74:	40006400 	.word	0x40006400
 8007f78:	2000031c 	.word	0x2000031c
 8007f7c:	40021000 	.word	0x40021000
 8007f80:	50000800 	.word	0x50000800
 8007f84:	50000c00 	.word	0x50000c00
 8007f88:	40006800 	.word	0x40006800

08007f8c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8007f8c:	b590      	push	{r4, r7, lr}
 8007f8e:	b08d      	sub	sp, #52	; 0x34
 8007f90:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007f92:	241c      	movs	r4, #28
 8007f94:	193b      	adds	r3, r7, r4
 8007f96:	0018      	movs	r0, r3
 8007f98:	2314      	movs	r3, #20
 8007f9a:	001a      	movs	r2, r3
 8007f9c:	2100      	movs	r1, #0
 8007f9e:	f005 fcc3 	bl	800d928 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007fa2:	4b95      	ldr	r3, [pc, #596]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8007fa4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007fa6:	4b94      	ldr	r3, [pc, #592]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8007fa8:	2102      	movs	r1, #2
 8007faa:	430a      	orrs	r2, r1
 8007fac:	635a      	str	r2, [r3, #52]	; 0x34
 8007fae:	4b92      	ldr	r3, [pc, #584]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8007fb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fb2:	2202      	movs	r2, #2
 8007fb4:	4013      	ands	r3, r2
 8007fb6:	61bb      	str	r3, [r7, #24]
 8007fb8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8007fba:	4b8f      	ldr	r3, [pc, #572]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8007fbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007fbe:	4b8e      	ldr	r3, [pc, #568]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8007fc0:	2110      	movs	r1, #16
 8007fc2:	430a      	orrs	r2, r1
 8007fc4:	635a      	str	r2, [r3, #52]	; 0x34
 8007fc6:	4b8c      	ldr	r3, [pc, #560]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8007fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fca:	2210      	movs	r2, #16
 8007fcc:	4013      	ands	r3, r2
 8007fce:	617b      	str	r3, [r7, #20]
 8007fd0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007fd2:	4b89      	ldr	r3, [pc, #548]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8007fd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007fd6:	4b88      	ldr	r3, [pc, #544]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8007fd8:	2104      	movs	r1, #4
 8007fda:	430a      	orrs	r2, r1
 8007fdc:	635a      	str	r2, [r3, #52]	; 0x34
 8007fde:	4b86      	ldr	r3, [pc, #536]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8007fe0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fe2:	2204      	movs	r2, #4
 8007fe4:	4013      	ands	r3, r2
 8007fe6:	613b      	str	r3, [r7, #16]
 8007fe8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8007fea:	4b83      	ldr	r3, [pc, #524]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8007fec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007fee:	4b82      	ldr	r3, [pc, #520]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8007ff0:	2120      	movs	r1, #32
 8007ff2:	430a      	orrs	r2, r1
 8007ff4:	635a      	str	r2, [r3, #52]	; 0x34
 8007ff6:	4b80      	ldr	r3, [pc, #512]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8007ff8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ffa:	2220      	movs	r2, #32
 8007ffc:	4013      	ands	r3, r2
 8007ffe:	60fb      	str	r3, [r7, #12]
 8008000:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008002:	4b7d      	ldr	r3, [pc, #500]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8008004:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008006:	4b7c      	ldr	r3, [pc, #496]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8008008:	2101      	movs	r1, #1
 800800a:	430a      	orrs	r2, r1
 800800c:	635a      	str	r2, [r3, #52]	; 0x34
 800800e:	4b7a      	ldr	r3, [pc, #488]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8008010:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008012:	2201      	movs	r2, #1
 8008014:	4013      	ands	r3, r2
 8008016:	60bb      	str	r3, [r7, #8]
 8008018:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800801a:	4b77      	ldr	r3, [pc, #476]	; (80081f8 <MX_GPIO_Init+0x26c>)
 800801c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800801e:	4b76      	ldr	r3, [pc, #472]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8008020:	2108      	movs	r1, #8
 8008022:	430a      	orrs	r2, r1
 8008024:	635a      	str	r2, [r3, #52]	; 0x34
 8008026:	4b74      	ldr	r3, [pc, #464]	; (80081f8 <MX_GPIO_Init+0x26c>)
 8008028:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800802a:	2208      	movs	r2, #8
 800802c:	4013      	ands	r3, r2
 800802e:	607b      	str	r3, [r7, #4]
 8008030:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_OUT_Pin|OUT9_Pin|OUT10_Pin|OUT11_Pin
 8008032:	4972      	ldr	r1, [pc, #456]	; (80081fc <MX_GPIO_Init+0x270>)
 8008034:	4b72      	ldr	r3, [pc, #456]	; (8008200 <MX_GPIO_Init+0x274>)
 8008036:	2200      	movs	r2, #0
 8008038:	0018      	movs	r0, r3
 800803a:	f001 fcb3 	bl	80099a4 <HAL_GPIO_WritePin>
                          |OUT1_Pin|OUT2_Pin|OUT3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT4_Pin|OUT5_Pin|OUT6_Pin|OUT7_Pin, GPIO_PIN_RESET);
 800803e:	23a0      	movs	r3, #160	; 0xa0
 8008040:	05db      	lsls	r3, r3, #23
 8008042:	2200      	movs	r2, #0
 8008044:	211e      	movs	r1, #30
 8008046:	0018      	movs	r0, r3
 8008048:	f001 fcac 	bl	80099a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT8_GPIO_Port, OUT8_Pin, GPIO_PIN_RESET);
 800804c:	4b6d      	ldr	r3, [pc, #436]	; (8008204 <MX_GPIO_Init+0x278>)
 800804e:	2200      	movs	r2, #0
 8008050:	2120      	movs	r1, #32
 8008052:	0018      	movs	r0, r3
 8008054:	f001 fca6 	bl	80099a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, OUT12_Pin|OUT13_Pin, GPIO_PIN_RESET);
 8008058:	4b6b      	ldr	r3, [pc, #428]	; (8008208 <MX_GPIO_Init+0x27c>)
 800805a:	2200      	movs	r2, #0
 800805c:	21c0      	movs	r1, #192	; 0xc0
 800805e:	0018      	movs	r0, r3
 8008060:	f001 fca0 	bl	80099a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OUT14_Pin|OUT15_Pin|OUT16_Pin|CAN_FAULT_Pin
 8008064:	23e3      	movs	r3, #227	; 0xe3
 8008066:	009b      	lsls	r3, r3, #2
 8008068:	4868      	ldr	r0, [pc, #416]	; (800820c <MX_GPIO_Init+0x280>)
 800806a:	2200      	movs	r2, #0
 800806c:	0019      	movs	r1, r3
 800806e:	f001 fc99 	bl	80099a4 <HAL_GPIO_WritePin>
                          |CAN_OK_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = BUZZER_OUT_Pin|OUT9_Pin|OUT10_Pin|OUT11_Pin
 8008072:	193b      	adds	r3, r7, r4
 8008074:	4a61      	ldr	r2, [pc, #388]	; (80081fc <MX_GPIO_Init+0x270>)
 8008076:	601a      	str	r2, [r3, #0]
                          |OUT1_Pin|OUT2_Pin|OUT3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008078:	193b      	adds	r3, r7, r4
 800807a:	2201      	movs	r2, #1
 800807c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800807e:	193b      	adds	r3, r7, r4
 8008080:	2200      	movs	r2, #0
 8008082:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008084:	193b      	adds	r3, r7, r4
 8008086:	2200      	movs	r2, #0
 8008088:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800808a:	193b      	adds	r3, r7, r4
 800808c:	4a5c      	ldr	r2, [pc, #368]	; (8008200 <MX_GPIO_Init+0x274>)
 800808e:	0019      	movs	r1, r3
 8008090:	0010      	movs	r0, r2
 8008092:	f001 fb1b 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = BUZZER_IN_Pin|CAN_BUAD_RATE_Pin|ADD_S5_Pin|IN1_Pin
 8008096:	193b      	adds	r3, r7, r4
 8008098:	4a5d      	ldr	r2, [pc, #372]	; (8008210 <MX_GPIO_Init+0x284>)
 800809a:	601a      	str	r2, [r3, #0]
                          |IN2_Pin|IN3_Pin|IN4_Pin|IN5_Pin
                          |IN6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800809c:	193b      	adds	r3, r7, r4
 800809e:	2200      	movs	r2, #0
 80080a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080a2:	193b      	adds	r3, r7, r4
 80080a4:	2200      	movs	r2, #0
 80080a6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80080a8:	193b      	adds	r3, r7, r4
 80080aa:	4a58      	ldr	r2, [pc, #352]	; (800820c <MX_GPIO_Init+0x280>)
 80080ac:	0019      	movs	r1, r3
 80080ae:	0010      	movs	r0, r2
 80080b0:	f001 fb0c 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = ADD_S4_Pin|ADD_S3_Pin|ADD_S2_Pin|ADD_S1_Pin
 80080b4:	193b      	adds	r3, r7, r4
 80080b6:	4a57      	ldr	r2, [pc, #348]	; (8008214 <MX_GPIO_Init+0x288>)
 80080b8:	601a      	str	r2, [r3, #0]
                          |IN12_Pin|IN13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80080ba:	193b      	adds	r3, r7, r4
 80080bc:	2200      	movs	r2, #0
 80080be:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080c0:	193b      	adds	r3, r7, r4
 80080c2:	2200      	movs	r2, #0
 80080c4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80080c6:	193b      	adds	r3, r7, r4
 80080c8:	4a4e      	ldr	r2, [pc, #312]	; (8008204 <MX_GPIO_Init+0x278>)
 80080ca:	0019      	movs	r1, r3
 80080cc:	0010      	movs	r0, r2
 80080ce:	f001 fafd 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADD_S0_Pin;
 80080d2:	193b      	adds	r3, r7, r4
 80080d4:	2208      	movs	r2, #8
 80080d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80080d8:	193b      	adds	r3, r7, r4
 80080da:	2200      	movs	r2, #0
 80080dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080de:	193b      	adds	r3, r7, r4
 80080e0:	2200      	movs	r2, #0
 80080e2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(ADD_S0_GPIO_Port, &GPIO_InitStruct);
 80080e4:	193b      	adds	r3, r7, r4
 80080e6:	4a48      	ldr	r2, [pc, #288]	; (8008208 <MX_GPIO_Init+0x27c>)
 80080e8:	0019      	movs	r1, r3
 80080ea:	0010      	movs	r0, r2
 80080ec:	f001 faee 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = OUT4_Pin|OUT5_Pin|OUT6_Pin|OUT7_Pin;
 80080f0:	193b      	adds	r3, r7, r4
 80080f2:	221e      	movs	r2, #30
 80080f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80080f6:	193b      	adds	r3, r7, r4
 80080f8:	2201      	movs	r2, #1
 80080fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80080fc:	193b      	adds	r3, r7, r4
 80080fe:	2200      	movs	r2, #0
 8008100:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008102:	193b      	adds	r3, r7, r4
 8008104:	2200      	movs	r2, #0
 8008106:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008108:	193a      	adds	r2, r7, r4
 800810a:	23a0      	movs	r3, #160	; 0xa0
 800810c:	05db      	lsls	r3, r3, #23
 800810e:	0011      	movs	r1, r2
 8008110:	0018      	movs	r0, r3
 8008112:	f001 fadb 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT8_Pin;
 8008116:	193b      	adds	r3, r7, r4
 8008118:	2220      	movs	r2, #32
 800811a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800811c:	193b      	adds	r3, r7, r4
 800811e:	2201      	movs	r2, #1
 8008120:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008122:	193b      	adds	r3, r7, r4
 8008124:	2200      	movs	r2, #0
 8008126:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008128:	193b      	adds	r3, r7, r4
 800812a:	2200      	movs	r2, #0
 800812c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(OUT8_GPIO_Port, &GPIO_InitStruct);
 800812e:	193b      	adds	r3, r7, r4
 8008130:	4a34      	ldr	r2, [pc, #208]	; (8008204 <MX_GPIO_Init+0x278>)
 8008132:	0019      	movs	r1, r3
 8008134:	0010      	movs	r0, r2
 8008136:	f001 fac9 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = OUT12_Pin|OUT13_Pin;
 800813a:	193b      	adds	r3, r7, r4
 800813c:	22c0      	movs	r2, #192	; 0xc0
 800813e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008140:	193b      	adds	r3, r7, r4
 8008142:	2201      	movs	r2, #1
 8008144:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008146:	193b      	adds	r3, r7, r4
 8008148:	2200      	movs	r2, #0
 800814a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800814c:	193b      	adds	r3, r7, r4
 800814e:	2200      	movs	r2, #0
 8008150:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008152:	193b      	adds	r3, r7, r4
 8008154:	4a2c      	ldr	r2, [pc, #176]	; (8008208 <MX_GPIO_Init+0x27c>)
 8008156:	0019      	movs	r1, r3
 8008158:	0010      	movs	r0, r2
 800815a:	f001 fab7 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = OUT14_Pin|OUT15_Pin|OUT16_Pin|CAN_FAULT_Pin
 800815e:	0021      	movs	r1, r4
 8008160:	187b      	adds	r3, r7, r1
 8008162:	22e3      	movs	r2, #227	; 0xe3
 8008164:	0092      	lsls	r2, r2, #2
 8008166:	601a      	str	r2, [r3, #0]
                          |CAN_OK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008168:	000c      	movs	r4, r1
 800816a:	193b      	adds	r3, r7, r4
 800816c:	2201      	movs	r2, #1
 800816e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008170:	193b      	adds	r3, r7, r4
 8008172:	2200      	movs	r2, #0
 8008174:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008176:	193b      	adds	r3, r7, r4
 8008178:	2200      	movs	r2, #0
 800817a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800817c:	193b      	adds	r3, r7, r4
 800817e:	4a23      	ldr	r2, [pc, #140]	; (800820c <MX_GPIO_Init+0x280>)
 8008180:	0019      	movs	r1, r3
 8008182:	0010      	movs	r0, r2
 8008184:	f001 faa2 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN7_Pin|IN8_Pin|IN9_Pin;
 8008188:	0021      	movs	r1, r4
 800818a:	187b      	adds	r3, r7, r1
 800818c:	22e0      	movs	r2, #224	; 0xe0
 800818e:	0152      	lsls	r2, r2, #5
 8008190:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008192:	000c      	movs	r4, r1
 8008194:	193b      	adds	r3, r7, r4
 8008196:	2200      	movs	r2, #0
 8008198:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800819a:	193b      	adds	r3, r7, r4
 800819c:	2200      	movs	r2, #0
 800819e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80081a0:	193b      	adds	r3, r7, r4
 80081a2:	4a17      	ldr	r2, [pc, #92]	; (8008200 <MX_GPIO_Init+0x274>)
 80081a4:	0019      	movs	r1, r3
 80081a6:	0010      	movs	r0, r2
 80081a8:	f001 fa90 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = IN10_Pin|IN11_Pin;
 80081ac:	193b      	adds	r3, r7, r4
 80081ae:	22c0      	movs	r2, #192	; 0xc0
 80081b0:	0092      	lsls	r2, r2, #2
 80081b2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80081b4:	193b      	adds	r3, r7, r4
 80081b6:	2200      	movs	r2, #0
 80081b8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081ba:	193b      	adds	r3, r7, r4
 80081bc:	2200      	movs	r2, #0
 80081be:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80081c0:	193a      	adds	r2, r7, r4
 80081c2:	23a0      	movs	r3, #160	; 0xa0
 80081c4:	05db      	lsls	r3, r3, #23
 80081c6:	0011      	movs	r1, r2
 80081c8:	0018      	movs	r0, r3
 80081ca:	f001 fa7f 	bl	80096cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = IN14_Pin|IN15_Pin|IN16_Pin;
 80081ce:	0021      	movs	r1, r4
 80081d0:	187b      	adds	r3, r7, r1
 80081d2:	22e0      	movs	r2, #224	; 0xe0
 80081d4:	00d2      	lsls	r2, r2, #3
 80081d6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80081d8:	187b      	adds	r3, r7, r1
 80081da:	2200      	movs	r2, #0
 80081dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081de:	187b      	adds	r3, r7, r1
 80081e0:	2200      	movs	r2, #0
 80081e2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80081e4:	187b      	adds	r3, r7, r1
 80081e6:	4a0c      	ldr	r2, [pc, #48]	; (8008218 <MX_GPIO_Init+0x28c>)
 80081e8:	0019      	movs	r1, r3
 80081ea:	0010      	movs	r0, r2
 80081ec:	f001 fa6e 	bl	80096cc <HAL_GPIO_Init>

}
 80081f0:	46c0      	nop			; (mov r8, r8)
 80081f2:	46bd      	mov	sp, r7
 80081f4:	b00d      	add	sp, #52	; 0x34
 80081f6:	bd90      	pop	{r4, r7, pc}
 80081f8:	40021000 	.word	0x40021000
 80081fc:	000003c7 	.word	0x000003c7
 8008200:	50000400 	.word	0x50000400
 8008204:	50000800 	.word	0x50000800
 8008208:	50001400 	.word	0x50001400
 800820c:	50001000 	.word	0x50001000
 8008210:	0000fc70 	.word	0x0000fc70
 8008214:	0000f0c0 	.word	0x0000f0c0
 8008218:	50000c00 	.word	0x50000c00

0800821c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008220:	f000 fa94 	bl	800874c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008224:	f000 f80f 	bl	8008246 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008228:	f7ff feb0 	bl	8007f8c <MX_GPIO_Init>
  MX_FDCAN2_Init();
 800822c:	f7ff fd8e 	bl	8007d4c <MX_FDCAN2_Init>
  MX_FDCAN1_Init();
 8008230:	f7ff fd44 	bl	8007cbc <MX_FDCAN1_Init>
  MX_TIM14_Init();
 8008234:	f000 fa12 	bl	800865c <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8008238:	f002 fefa 	bl	800b030 <osKernelInitialize>
  MX_FREERTOS_Init();
 800823c:	f7ff fcd2 	bl	8007be4 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8008240:	f002 ff18 	bl	800b074 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8008244:	e7fe      	b.n	8008244 <main+0x28>

08008246 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008246:	b590      	push	{r4, r7, lr}
 8008248:	b0a7      	sub	sp, #156	; 0x9c
 800824a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800824c:	245c      	movs	r4, #92	; 0x5c
 800824e:	193b      	adds	r3, r7, r4
 8008250:	0018      	movs	r0, r3
 8008252:	233c      	movs	r3, #60	; 0x3c
 8008254:	001a      	movs	r2, r3
 8008256:	2100      	movs	r1, #0
 8008258:	f005 fb66 	bl	800d928 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800825c:	234c      	movs	r3, #76	; 0x4c
 800825e:	18fb      	adds	r3, r7, r3
 8008260:	0018      	movs	r0, r3
 8008262:	2310      	movs	r3, #16
 8008264:	001a      	movs	r2, r3
 8008266:	2100      	movs	r1, #0
 8008268:	f005 fb5e 	bl	800d928 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800826c:	003b      	movs	r3, r7
 800826e:	0018      	movs	r0, r3
 8008270:	234c      	movs	r3, #76	; 0x4c
 8008272:	001a      	movs	r2, r3
 8008274:	2100      	movs	r1, #0
 8008276:	f005 fb57 	bl	800d928 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800827a:	2380      	movs	r3, #128	; 0x80
 800827c:	009b      	lsls	r3, r3, #2
 800827e:	0018      	movs	r0, r3
 8008280:	f001 fbae 	bl	80099e0 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8008284:	193b      	adds	r3, r7, r4
 8008286:	2201      	movs	r2, #1
 8008288:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800828a:	193b      	adds	r3, r7, r4
 800828c:	2280      	movs	r2, #128	; 0x80
 800828e:	0252      	lsls	r2, r2, #9
 8008290:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008292:	0021      	movs	r1, r4
 8008294:	187b      	adds	r3, r7, r1
 8008296:	2202      	movs	r2, #2
 8008298:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800829a:	187b      	adds	r3, r7, r1
 800829c:	2203      	movs	r2, #3
 800829e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80082a0:	187b      	adds	r3, r7, r1
 80082a2:	2200      	movs	r2, #0
 80082a4:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 16;
 80082a6:	187b      	adds	r3, r7, r1
 80082a8:	2210      	movs	r2, #16
 80082aa:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80082ac:	187b      	adds	r3, r7, r1
 80082ae:	2280      	movs	r2, #128	; 0x80
 80082b0:	0292      	lsls	r2, r2, #10
 80082b2:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80082b4:	187b      	adds	r3, r7, r1
 80082b6:	2280      	movs	r2, #128	; 0x80
 80082b8:	0492      	lsls	r2, r2, #18
 80082ba:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80082bc:	187b      	adds	r3, r7, r1
 80082be:	2280      	movs	r2, #128	; 0x80
 80082c0:	0592      	lsls	r2, r2, #22
 80082c2:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80082c4:	187b      	adds	r3, r7, r1
 80082c6:	0018      	movs	r0, r3
 80082c8:	f001 fbd6 	bl	8009a78 <HAL_RCC_OscConfig>
 80082cc:	1e03      	subs	r3, r0, #0
 80082ce:	d001      	beq.n	80082d4 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80082d0:	f000 f846 	bl	8008360 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80082d4:	214c      	movs	r1, #76	; 0x4c
 80082d6:	187b      	adds	r3, r7, r1
 80082d8:	2207      	movs	r2, #7
 80082da:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80082dc:	187b      	adds	r3, r7, r1
 80082de:	2202      	movs	r2, #2
 80082e0:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80082e2:	187b      	adds	r3, r7, r1
 80082e4:	2200      	movs	r2, #0
 80082e6:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80082e8:	187b      	adds	r3, r7, r1
 80082ea:	2200      	movs	r2, #0
 80082ec:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80082ee:	187b      	adds	r3, r7, r1
 80082f0:	2102      	movs	r1, #2
 80082f2:	0018      	movs	r0, r3
 80082f4:	f001 ff26 	bl	800a144 <HAL_RCC_ClockConfig>
 80082f8:	1e03      	subs	r3, r0, #0
 80082fa:	d001      	beq.n	8008300 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80082fc:	f000 f830 	bl	8008360 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8008300:	003b      	movs	r3, r7
 8008302:	2280      	movs	r2, #128	; 0x80
 8008304:	0492      	lsls	r2, r2, #18
 8008306:	601a      	str	r2, [r3, #0]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8008308:	003b      	movs	r3, r7
 800830a:	2200      	movs	r2, #0
 800830c:	649a      	str	r2, [r3, #72]	; 0x48

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800830e:	003b      	movs	r3, r7
 8008310:	0018      	movs	r0, r3
 8008312:	f002 f8eb 	bl	800a4ec <HAL_RCCEx_PeriphCLKConfig>
 8008316:	1e03      	subs	r3, r0, #0
 8008318:	d001      	beq.n	800831e <SystemClock_Config+0xd8>
  {
    Error_Handler();
 800831a:	f000 f821 	bl	8008360 <Error_Handler>
  }
}
 800831e:	46c0      	nop			; (mov r8, r8)
 8008320:	46bd      	mov	sp, r7
 8008322:	b027      	add	sp, #156	; 0x9c
 8008324:	bd90      	pop	{r4, r7, pc}
	...

08008328 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b082      	sub	sp, #8
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a08      	ldr	r2, [pc, #32]	; (8008358 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d101      	bne.n	800833e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800833a:	f000 fa27 	bl	800878c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if(htim == canopenNodeSTM32->timerHandle)
 800833e:	4b07      	ldr	r3, [pc, #28]	; (800835c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	429a      	cmp	r2, r3
 8008348:	d101      	bne.n	800834e <HAL_TIM_PeriodElapsedCallback+0x26>
  {
	  canopen_app_interrupt();
 800834a:	f7fe ff53 	bl	80071f4 <canopen_app_interrupt>
  }
  /* USER CODE END Callback 1 */
}
 800834e:	46c0      	nop			; (mov r8, r8)
 8008350:	46bd      	mov	sp, r7
 8008352:	b002      	add	sp, #8
 8008354:	bd80      	pop	{r7, pc}
 8008356:	46c0      	nop			; (mov r8, r8)
 8008358:	40012c00 	.word	0x40012c00
 800835c:	20001c38 	.word	0x20001c38

08008360 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8008364:	b672      	cpsid	i
}
 8008366:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8008368:	e7fe      	b.n	8008368 <Error_Handler+0x8>
	...

0800836c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b082      	sub	sp, #8
 8008370:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008372:	4b15      	ldr	r3, [pc, #84]	; (80083c8 <HAL_MspInit+0x5c>)
 8008374:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008376:	4b14      	ldr	r3, [pc, #80]	; (80083c8 <HAL_MspInit+0x5c>)
 8008378:	2101      	movs	r1, #1
 800837a:	430a      	orrs	r2, r1
 800837c:	641a      	str	r2, [r3, #64]	; 0x40
 800837e:	4b12      	ldr	r3, [pc, #72]	; (80083c8 <HAL_MspInit+0x5c>)
 8008380:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008382:	2201      	movs	r2, #1
 8008384:	4013      	ands	r3, r2
 8008386:	607b      	str	r3, [r7, #4]
 8008388:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800838a:	4b0f      	ldr	r3, [pc, #60]	; (80083c8 <HAL_MspInit+0x5c>)
 800838c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800838e:	4b0e      	ldr	r3, [pc, #56]	; (80083c8 <HAL_MspInit+0x5c>)
 8008390:	2180      	movs	r1, #128	; 0x80
 8008392:	0549      	lsls	r1, r1, #21
 8008394:	430a      	orrs	r2, r1
 8008396:	63da      	str	r2, [r3, #60]	; 0x3c
 8008398:	4b0b      	ldr	r3, [pc, #44]	; (80083c8 <HAL_MspInit+0x5c>)
 800839a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800839c:	2380      	movs	r3, #128	; 0x80
 800839e:	055b      	lsls	r3, r3, #21
 80083a0:	4013      	ands	r3, r2
 80083a2:	603b      	str	r3, [r7, #0]
 80083a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80083a6:	2302      	movs	r3, #2
 80083a8:	425b      	negs	r3, r3
 80083aa:	2200      	movs	r2, #0
 80083ac:	2103      	movs	r1, #3
 80083ae:	0018      	movs	r0, r3
 80083b0:	f000 fab8 	bl	8008924 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80083b4:	23c0      	movs	r3, #192	; 0xc0
 80083b6:	00db      	lsls	r3, r3, #3
 80083b8:	0018      	movs	r0, r3
 80083ba:	f000 fa03 	bl	80087c4 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80083be:	46c0      	nop			; (mov r8, r8)
 80083c0:	46bd      	mov	sp, r7
 80083c2:	b002      	add	sp, #8
 80083c4:	bd80      	pop	{r7, pc}
 80083c6:	46c0      	nop			; (mov r8, r8)
 80083c8:	40021000 	.word	0x40021000

080083cc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b08a      	sub	sp, #40	; 0x28
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80083d4:	2300      	movs	r3, #0
 80083d6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 80083d8:	2300      	movs	r3, #0
 80083da:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority ,0);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2200      	movs	r2, #0
 80083e0:	0019      	movs	r1, r3
 80083e2:	200d      	movs	r0, #13
 80083e4:	f000 fa9e 	bl	8008924 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80083e8:	200d      	movs	r0, #13
 80083ea:	f000 fab0 	bl	800894e <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80083ee:	4b21      	ldr	r3, [pc, #132]	; (8008474 <HAL_InitTick+0xa8>)
 80083f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80083f2:	4b20      	ldr	r3, [pc, #128]	; (8008474 <HAL_InitTick+0xa8>)
 80083f4:	2180      	movs	r1, #128	; 0x80
 80083f6:	0109      	lsls	r1, r1, #4
 80083f8:	430a      	orrs	r2, r1
 80083fa:	641a      	str	r2, [r3, #64]	; 0x40
 80083fc:	4b1d      	ldr	r3, [pc, #116]	; (8008474 <HAL_InitTick+0xa8>)
 80083fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008400:	2380      	movs	r3, #128	; 0x80
 8008402:	011b      	lsls	r3, r3, #4
 8008404:	4013      	ands	r3, r2
 8008406:	60bb      	str	r3, [r7, #8]
 8008408:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800840a:	230c      	movs	r3, #12
 800840c:	18fa      	adds	r2, r7, r3
 800840e:	2310      	movs	r3, #16
 8008410:	18fb      	adds	r3, r7, r3
 8008412:	0011      	movs	r1, r2
 8008414:	0018      	movs	r0, r3
 8008416:	f002 f83f 	bl	800a498 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800841a:	f002 f827 	bl	800a46c <HAL_RCC_GetPCLK1Freq>
 800841e:	0003      	movs	r3, r0
 8008420:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8008422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008424:	4914      	ldr	r1, [pc, #80]	; (8008478 <HAL_InitTick+0xac>)
 8008426:	0018      	movs	r0, r3
 8008428:	f7f7 fe80 	bl	800012c <__udivsi3>
 800842c:	0003      	movs	r3, r0
 800842e:	3b01      	subs	r3, #1
 8008430:	623b      	str	r3, [r7, #32]

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8008432:	4b12      	ldr	r3, [pc, #72]	; (800847c <HAL_InitTick+0xb0>)
 8008434:	4a12      	ldr	r2, [pc, #72]	; (8008480 <HAL_InitTick+0xb4>)
 8008436:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8008438:	4b10      	ldr	r3, [pc, #64]	; (800847c <HAL_InitTick+0xb0>)
 800843a:	4a12      	ldr	r2, [pc, #72]	; (8008484 <HAL_InitTick+0xb8>)
 800843c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800843e:	4b0f      	ldr	r3, [pc, #60]	; (800847c <HAL_InitTick+0xb0>)
 8008440:	6a3a      	ldr	r2, [r7, #32]
 8008442:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 8008444:	4b0d      	ldr	r3, [pc, #52]	; (800847c <HAL_InitTick+0xb0>)
 8008446:	2200      	movs	r2, #0
 8008448:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800844a:	4b0c      	ldr	r3, [pc, #48]	; (800847c <HAL_InitTick+0xb0>)
 800844c:	2200      	movs	r2, #0
 800844e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8008450:	4b0a      	ldr	r3, [pc, #40]	; (800847c <HAL_InitTick+0xb0>)
 8008452:	0018      	movs	r0, r3
 8008454:	f002 fa86 	bl	800a964 <HAL_TIM_Base_Init>
 8008458:	1e03      	subs	r3, r0, #0
 800845a:	d105      	bne.n	8008468 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 800845c:	4b07      	ldr	r3, [pc, #28]	; (800847c <HAL_InitTick+0xb0>)
 800845e:	0018      	movs	r0, r3
 8008460:	f002 fad8 	bl	800aa14 <HAL_TIM_Base_Start_IT>
 8008464:	0003      	movs	r3, r0
 8008466:	e000      	b.n	800846a <HAL_InitTick+0x9e>
  }

  /* Return function status */
  return HAL_ERROR;
 8008468:	2301      	movs	r3, #1
}
 800846a:	0018      	movs	r0, r3
 800846c:	46bd      	mov	sp, r7
 800846e:	b00a      	add	sp, #40	; 0x28
 8008470:	bd80      	pop	{r7, pc}
 8008472:	46c0      	nop			; (mov r8, r8)
 8008474:	40021000 	.word	0x40021000
 8008478:	000f4240 	.word	0x000f4240
 800847c:	20001d14 	.word	0x20001d14
 8008480:	40012c00 	.word	0x40012c00
 8008484:	000003e7 	.word	0x000003e7

08008488 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800848c:	e7fe      	b.n	800848c <NMI_Handler+0x4>

0800848e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800848e:	b580      	push	{r7, lr}
 8008490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008492:	e7fe      	b.n	8008492 <HardFault_Handler+0x4>

08008494 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8008498:	4b03      	ldr	r3, [pc, #12]	; (80084a8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 800849a:	0018      	movs	r0, r3
 800849c:	f002 fb4a 	bl	800ab34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80084a0:	46c0      	nop			; (mov r8, r8)
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	46c0      	nop			; (mov r8, r8)
 80084a8:	20001d14 	.word	0x20001d14

080084ac <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 80084ac:	b580      	push	{r7, lr}
 80084ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 80084b0:	4b03      	ldr	r3, [pc, #12]	; (80084c0 <TIM14_IRQHandler+0x14>)
 80084b2:	0018      	movs	r0, r3
 80084b4:	f002 fb3e 	bl	800ab34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 80084b8:	46c0      	nop			; (mov r8, r8)
 80084ba:	46bd      	mov	sp, r7
 80084bc:	bd80      	pop	{r7, pc}
 80084be:	46c0      	nop			; (mov r8, r8)
 80084c0:	20001d60 	.word	0x20001d60

080084c4 <TIM16_FDCAN_IT0_IRQHandler>:

/**
  * @brief This function handles TIM16, FDCAN1_IT0 and FDCAN2_IT0 Interrupt.
  */
void TIM16_FDCAN_IT0_IRQHandler(void)
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 0 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80084c8:	4b05      	ldr	r3, [pc, #20]	; (80084e0 <TIM16_FDCAN_IT0_IRQHandler+0x1c>)
 80084ca:	0018      	movs	r0, r3
 80084cc:	f000 fe8a 	bl	80091e4 <HAL_FDCAN_IRQHandler>
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80084d0:	4b04      	ldr	r3, [pc, #16]	; (80084e4 <TIM16_FDCAN_IT0_IRQHandler+0x20>)
 80084d2:	0018      	movs	r0, r3
 80084d4:	f000 fe86 	bl	80091e4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM16_FDCAN_IT0_IRQn 1 */

  /* USER CODE END TIM16_FDCAN_IT0_IRQn 1 */
}
 80084d8:	46c0      	nop			; (mov r8, r8)
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}
 80084de:	46c0      	nop			; (mov r8, r8)
 80084e0:	20001c4c 	.word	0x20001c4c
 80084e4:	20001cb0 	.word	0x20001cb0

080084e8 <TIM17_FDCAN_IT1_IRQHandler>:

/**
  * @brief This function handles TIM17, FDCAN1_IT1 and FDCAN2_IT1 Interrupt.
  */
void TIM17_FDCAN_IT1_IRQHandler(void)
{
 80084e8:	b580      	push	{r7, lr}
 80084ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 0 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80084ec:	4b05      	ldr	r3, [pc, #20]	; (8008504 <TIM17_FDCAN_IT1_IRQHandler+0x1c>)
 80084ee:	0018      	movs	r0, r3
 80084f0:	f000 fe78 	bl	80091e4 <HAL_FDCAN_IRQHandler>
  HAL_FDCAN_IRQHandler(&hfdcan2);
 80084f4:	4b04      	ldr	r3, [pc, #16]	; (8008508 <TIM17_FDCAN_IT1_IRQHandler+0x20>)
 80084f6:	0018      	movs	r0, r3
 80084f8:	f000 fe74 	bl	80091e4 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN TIM17_FDCAN_IT1_IRQn 1 */

  /* USER CODE END TIM17_FDCAN_IT1_IRQn 1 */
}
 80084fc:	46c0      	nop			; (mov r8, r8)
 80084fe:	46bd      	mov	sp, r7
 8008500:	bd80      	pop	{r7, pc}
 8008502:	46c0      	nop			; (mov r8, r8)
 8008504:	20001c4c 	.word	0x20001c4c
 8008508:	20001cb0 	.word	0x20001cb0

0800850c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800850c:	b580      	push	{r7, lr}
 800850e:	b086      	sub	sp, #24
 8008510:	af00      	add	r7, sp, #0
 8008512:	60f8      	str	r0, [r7, #12]
 8008514:	60b9      	str	r1, [r7, #8]
 8008516:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008518:	2300      	movs	r3, #0
 800851a:	617b      	str	r3, [r7, #20]
 800851c:	e00a      	b.n	8008534 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800851e:	e000      	b.n	8008522 <_read+0x16>
 8008520:	bf00      	nop
 8008522:	0001      	movs	r1, r0
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	1c5a      	adds	r2, r3, #1
 8008528:	60ba      	str	r2, [r7, #8]
 800852a:	b2ca      	uxtb	r2, r1
 800852c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	3301      	adds	r3, #1
 8008532:	617b      	str	r3, [r7, #20]
 8008534:	697a      	ldr	r2, [r7, #20]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	429a      	cmp	r2, r3
 800853a:	dbf0      	blt.n	800851e <_read+0x12>
	}

return len;
 800853c:	687b      	ldr	r3, [r7, #4]
}
 800853e:	0018      	movs	r0, r3
 8008540:	46bd      	mov	sp, r7
 8008542:	b006      	add	sp, #24
 8008544:	bd80      	pop	{r7, pc}

08008546 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8008546:	b580      	push	{r7, lr}
 8008548:	b086      	sub	sp, #24
 800854a:	af00      	add	r7, sp, #0
 800854c:	60f8      	str	r0, [r7, #12]
 800854e:	60b9      	str	r1, [r7, #8]
 8008550:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008552:	2300      	movs	r3, #0
 8008554:	617b      	str	r3, [r7, #20]
 8008556:	e009      	b.n	800856c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	1c5a      	adds	r2, r3, #1
 800855c:	60ba      	str	r2, [r7, #8]
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	0018      	movs	r0, r3
 8008562:	e000      	b.n	8008566 <_write+0x20>
 8008564:	bf00      	nop
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	3301      	adds	r3, #1
 800856a:	617b      	str	r3, [r7, #20]
 800856c:	697a      	ldr	r2, [r7, #20]
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	429a      	cmp	r2, r3
 8008572:	dbf1      	blt.n	8008558 <_write+0x12>
	}
	return len;
 8008574:	687b      	ldr	r3, [r7, #4]
}
 8008576:	0018      	movs	r0, r3
 8008578:	46bd      	mov	sp, r7
 800857a:	b006      	add	sp, #24
 800857c:	bd80      	pop	{r7, pc}

0800857e <_close>:

int _close(int file)
{
 800857e:	b580      	push	{r7, lr}
 8008580:	b082      	sub	sp, #8
 8008582:	af00      	add	r7, sp, #0
 8008584:	6078      	str	r0, [r7, #4]
	return -1;
 8008586:	2301      	movs	r3, #1
 8008588:	425b      	negs	r3, r3
}
 800858a:	0018      	movs	r0, r3
 800858c:	46bd      	mov	sp, r7
 800858e:	b002      	add	sp, #8
 8008590:	bd80      	pop	{r7, pc}

08008592 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8008592:	b580      	push	{r7, lr}
 8008594:	b082      	sub	sp, #8
 8008596:	af00      	add	r7, sp, #0
 8008598:	6078      	str	r0, [r7, #4]
 800859a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800859c:	683b      	ldr	r3, [r7, #0]
 800859e:	2280      	movs	r2, #128	; 0x80
 80085a0:	0192      	lsls	r2, r2, #6
 80085a2:	605a      	str	r2, [r3, #4]
	return 0;
 80085a4:	2300      	movs	r3, #0
}
 80085a6:	0018      	movs	r0, r3
 80085a8:	46bd      	mov	sp, r7
 80085aa:	b002      	add	sp, #8
 80085ac:	bd80      	pop	{r7, pc}

080085ae <_isatty>:

int _isatty(int file)
{
 80085ae:	b580      	push	{r7, lr}
 80085b0:	b082      	sub	sp, #8
 80085b2:	af00      	add	r7, sp, #0
 80085b4:	6078      	str	r0, [r7, #4]
	return 1;
 80085b6:	2301      	movs	r3, #1
}
 80085b8:	0018      	movs	r0, r3
 80085ba:	46bd      	mov	sp, r7
 80085bc:	b002      	add	sp, #8
 80085be:	bd80      	pop	{r7, pc}

080085c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b084      	sub	sp, #16
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	60f8      	str	r0, [r7, #12]
 80085c8:	60b9      	str	r1, [r7, #8]
 80085ca:	607a      	str	r2, [r7, #4]
	return 0;
 80085cc:	2300      	movs	r3, #0
}
 80085ce:	0018      	movs	r0, r3
 80085d0:	46bd      	mov	sp, r7
 80085d2:	b004      	add	sp, #16
 80085d4:	bd80      	pop	{r7, pc}
	...

080085d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b086      	sub	sp, #24
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80085e0:	4a14      	ldr	r2, [pc, #80]	; (8008634 <_sbrk+0x5c>)
 80085e2:	4b15      	ldr	r3, [pc, #84]	; (8008638 <_sbrk+0x60>)
 80085e4:	1ad3      	subs	r3, r2, r3
 80085e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80085e8:	697b      	ldr	r3, [r7, #20]
 80085ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80085ec:	4b13      	ldr	r3, [pc, #76]	; (800863c <_sbrk+0x64>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d102      	bne.n	80085fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80085f4:	4b11      	ldr	r3, [pc, #68]	; (800863c <_sbrk+0x64>)
 80085f6:	4a12      	ldr	r2, [pc, #72]	; (8008640 <_sbrk+0x68>)
 80085f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80085fa:	4b10      	ldr	r3, [pc, #64]	; (800863c <_sbrk+0x64>)
 80085fc:	681a      	ldr	r2, [r3, #0]
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	18d3      	adds	r3, r2, r3
 8008602:	693a      	ldr	r2, [r7, #16]
 8008604:	429a      	cmp	r2, r3
 8008606:	d207      	bcs.n	8008618 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008608:	f004 ff56 	bl	800d4b8 <__errno>
 800860c:	0003      	movs	r3, r0
 800860e:	220c      	movs	r2, #12
 8008610:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008612:	2301      	movs	r3, #1
 8008614:	425b      	negs	r3, r3
 8008616:	e009      	b.n	800862c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008618:	4b08      	ldr	r3, [pc, #32]	; (800863c <_sbrk+0x64>)
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800861e:	4b07      	ldr	r3, [pc, #28]	; (800863c <_sbrk+0x64>)
 8008620:	681a      	ldr	r2, [r3, #0]
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	18d2      	adds	r2, r2, r3
 8008626:	4b05      	ldr	r3, [pc, #20]	; (800863c <_sbrk+0x64>)
 8008628:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800862a:	68fb      	ldr	r3, [r7, #12]
}
 800862c:	0018      	movs	r0, r3
 800862e:	46bd      	mov	sp, r7
 8008630:	b006      	add	sp, #24
 8008632:	bd80      	pop	{r7, pc}
 8008634:	20024000 	.word	0x20024000
 8008638:	00000400 	.word	0x00000400
 800863c:	20000320 	.word	0x20000320
 8008640:	20001e00 	.word	0x20001e00

08008644 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8008644:	b580      	push	{r7, lr}
 8008646:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008648:	4b03      	ldr	r3, [pc, #12]	; (8008658 <SystemInit+0x14>)
 800864a:	2280      	movs	r2, #128	; 0x80
 800864c:	0512      	lsls	r2, r2, #20
 800864e:	609a      	str	r2, [r3, #8]
#endif
}
 8008650:	46c0      	nop			; (mov r8, r8)
 8008652:	46bd      	mov	sp, r7
 8008654:	bd80      	pop	{r7, pc}
 8008656:	46c0      	nop			; (mov r8, r8)
 8008658:	e000ed00 	.word	0xe000ed00

0800865c <MX_TIM14_Init>:

TIM_HandleTypeDef htim14;

/* TIM14 init function */
void MX_TIM14_Init(void)
{
 800865c:	b580      	push	{r7, lr}
 800865e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8008660:	4b0e      	ldr	r3, [pc, #56]	; (800869c <MX_TIM14_Init+0x40>)
 8008662:	4a0f      	ldr	r2, [pc, #60]	; (80086a0 <MX_TIM14_Init+0x44>)
 8008664:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 63;
 8008666:	4b0d      	ldr	r3, [pc, #52]	; (800869c <MX_TIM14_Init+0x40>)
 8008668:	223f      	movs	r2, #63	; 0x3f
 800866a:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 800866c:	4b0b      	ldr	r3, [pc, #44]	; (800869c <MX_TIM14_Init+0x40>)
 800866e:	2200      	movs	r2, #0
 8008670:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 999;
 8008672:	4b0a      	ldr	r3, [pc, #40]	; (800869c <MX_TIM14_Init+0x40>)
 8008674:	4a0b      	ldr	r2, [pc, #44]	; (80086a4 <MX_TIM14_Init+0x48>)
 8008676:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008678:	4b08      	ldr	r3, [pc, #32]	; (800869c <MX_TIM14_Init+0x40>)
 800867a:	2200      	movs	r2, #0
 800867c:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800867e:	4b07      	ldr	r3, [pc, #28]	; (800869c <MX_TIM14_Init+0x40>)
 8008680:	2280      	movs	r2, #128	; 0x80
 8008682:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8008684:	4b05      	ldr	r3, [pc, #20]	; (800869c <MX_TIM14_Init+0x40>)
 8008686:	0018      	movs	r0, r3
 8008688:	f002 f96c 	bl	800a964 <HAL_TIM_Base_Init>
 800868c:	1e03      	subs	r3, r0, #0
 800868e:	d001      	beq.n	8008694 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8008690:	f7ff fe66 	bl	8008360 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8008694:	46c0      	nop			; (mov r8, r8)
 8008696:	46bd      	mov	sp, r7
 8008698:	bd80      	pop	{r7, pc}
 800869a:	46c0      	nop			; (mov r8, r8)
 800869c:	20001d60 	.word	0x20001d60
 80086a0:	40002000 	.word	0x40002000
 80086a4:	000003e7 	.word	0x000003e7

080086a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80086a8:	b580      	push	{r7, lr}
 80086aa:	b084      	sub	sp, #16
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM14)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a0e      	ldr	r2, [pc, #56]	; (80086f0 <HAL_TIM_Base_MspInit+0x48>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d115      	bne.n	80086e6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* TIM14 clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80086ba:	4b0e      	ldr	r3, [pc, #56]	; (80086f4 <HAL_TIM_Base_MspInit+0x4c>)
 80086bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80086be:	4b0d      	ldr	r3, [pc, #52]	; (80086f4 <HAL_TIM_Base_MspInit+0x4c>)
 80086c0:	2180      	movs	r1, #128	; 0x80
 80086c2:	0209      	lsls	r1, r1, #8
 80086c4:	430a      	orrs	r2, r1
 80086c6:	641a      	str	r2, [r3, #64]	; 0x40
 80086c8:	4b0a      	ldr	r3, [pc, #40]	; (80086f4 <HAL_TIM_Base_MspInit+0x4c>)
 80086ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80086cc:	2380      	movs	r3, #128	; 0x80
 80086ce:	021b      	lsls	r3, r3, #8
 80086d0:	4013      	ands	r3, r2
 80086d2:	60fb      	str	r3, [r7, #12]
 80086d4:	68fb      	ldr	r3, [r7, #12]

    /* TIM14 interrupt Init */
    HAL_NVIC_SetPriority(TIM14_IRQn, 3, 0);
 80086d6:	2200      	movs	r2, #0
 80086d8:	2103      	movs	r1, #3
 80086da:	2013      	movs	r0, #19
 80086dc:	f000 f922 	bl	8008924 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 80086e0:	2013      	movs	r0, #19
 80086e2:	f000 f934 	bl	800894e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 80086e6:	46c0      	nop			; (mov r8, r8)
 80086e8:	46bd      	mov	sp, r7
 80086ea:	b004      	add	sp, #16
 80086ec:	bd80      	pop	{r7, pc}
 80086ee:	46c0      	nop			; (mov r8, r8)
 80086f0:	40002000 	.word	0x40002000
 80086f4:	40021000 	.word	0x40021000

080086f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80086f8:	480d      	ldr	r0, [pc, #52]	; (8008730 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80086fa:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80086fc:	f7ff ffa2 	bl	8008644 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8008700:	480c      	ldr	r0, [pc, #48]	; (8008734 <LoopForever+0x6>)
  ldr r1, =_edata
 8008702:	490d      	ldr	r1, [pc, #52]	; (8008738 <LoopForever+0xa>)
  ldr r2, =_sidata
 8008704:	4a0d      	ldr	r2, [pc, #52]	; (800873c <LoopForever+0xe>)
  movs r3, #0
 8008706:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8008708:	e002      	b.n	8008710 <LoopCopyDataInit>

0800870a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800870a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800870c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800870e:	3304      	adds	r3, #4

08008710 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008710:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008712:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008714:	d3f9      	bcc.n	800870a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8008716:	4a0a      	ldr	r2, [pc, #40]	; (8008740 <LoopForever+0x12>)
  ldr r4, =_ebss
 8008718:	4c0a      	ldr	r4, [pc, #40]	; (8008744 <LoopForever+0x16>)
  movs r3, #0
 800871a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800871c:	e001      	b.n	8008722 <LoopFillZerobss>

0800871e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800871e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008720:	3204      	adds	r2, #4

08008722 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008722:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008724:	d3fb      	bcc.n	800871e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8008726:	f005 f8b1 	bl	800d88c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800872a:	f7ff fd77 	bl	800821c <main>

0800872e <LoopForever>:

LoopForever:
  b LoopForever
 800872e:	e7fe      	b.n	800872e <LoopForever>
  ldr   r0, =_estack
 8008730:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8008734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008738:	200002ac 	.word	0x200002ac
  ldr r2, =_sidata
 800873c:	0800ef44 	.word	0x0800ef44
  ldr r2, =_sbss
 8008740:	200002ac 	.word	0x200002ac
  ldr r4, =_ebss
 8008744:	20001e00 	.word	0x20001e00

08008748 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008748:	e7fe      	b.n	8008748 <ADC1_COMP_IRQHandler>
	...

0800874c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b082      	sub	sp, #8
 8008750:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008752:	1dfb      	adds	r3, r7, #7
 8008754:	2200      	movs	r2, #0
 8008756:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008758:	4b0b      	ldr	r3, [pc, #44]	; (8008788 <HAL_Init+0x3c>)
 800875a:	681a      	ldr	r2, [r3, #0]
 800875c:	4b0a      	ldr	r3, [pc, #40]	; (8008788 <HAL_Init+0x3c>)
 800875e:	2180      	movs	r1, #128	; 0x80
 8008760:	0049      	lsls	r1, r1, #1
 8008762:	430a      	orrs	r2, r1
 8008764:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008766:	2000      	movs	r0, #0
 8008768:	f7ff fe30 	bl	80083cc <HAL_InitTick>
 800876c:	1e03      	subs	r3, r0, #0
 800876e:	d003      	beq.n	8008778 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8008770:	1dfb      	adds	r3, r7, #7
 8008772:	2201      	movs	r2, #1
 8008774:	701a      	strb	r2, [r3, #0]
 8008776:	e001      	b.n	800877c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8008778:	f7ff fdf8 	bl	800836c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800877c:	1dfb      	adds	r3, r7, #7
 800877e:	781b      	ldrb	r3, [r3, #0]
}
 8008780:	0018      	movs	r0, r3
 8008782:	46bd      	mov	sp, r7
 8008784:	b002      	add	sp, #8
 8008786:	bd80      	pop	{r7, pc}
 8008788:	40022000 	.word	0x40022000

0800878c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8008790:	4b05      	ldr	r3, [pc, #20]	; (80087a8 <HAL_IncTick+0x1c>)
 8008792:	781b      	ldrb	r3, [r3, #0]
 8008794:	001a      	movs	r2, r3
 8008796:	4b05      	ldr	r3, [pc, #20]	; (80087ac <HAL_IncTick+0x20>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	18d2      	adds	r2, r2, r3
 800879c:	4b03      	ldr	r3, [pc, #12]	; (80087ac <HAL_IncTick+0x20>)
 800879e:	601a      	str	r2, [r3, #0]
}
 80087a0:	46c0      	nop			; (mov r8, r8)
 80087a2:	46bd      	mov	sp, r7
 80087a4:	bd80      	pop	{r7, pc}
 80087a6:	46c0      	nop			; (mov r8, r8)
 80087a8:	20000240 	.word	0x20000240
 80087ac:	20001dac 	.word	0x20001dac

080087b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	af00      	add	r7, sp, #0
  return uwTick;
 80087b4:	4b02      	ldr	r3, [pc, #8]	; (80087c0 <HAL_GetTick+0x10>)
 80087b6:	681b      	ldr	r3, [r3, #0]
}
 80087b8:	0018      	movs	r0, r3
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}
 80087be:	46c0      	nop			; (mov r8, r8)
 80087c0:	20001dac 	.word	0x20001dac

080087c4 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b082      	sub	sp, #8
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80087cc:	4b06      	ldr	r3, [pc, #24]	; (80087e8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a06      	ldr	r2, [pc, #24]	; (80087ec <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80087d2:	4013      	ands	r3, r2
 80087d4:	0019      	movs	r1, r3
 80087d6:	4b04      	ldr	r3, [pc, #16]	; (80087e8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80087d8:	687a      	ldr	r2, [r7, #4]
 80087da:	430a      	orrs	r2, r1
 80087dc:	601a      	str	r2, [r3, #0]
}
 80087de:	46c0      	nop			; (mov r8, r8)
 80087e0:	46bd      	mov	sp, r7
 80087e2:	b002      	add	sp, #8
 80087e4:	bd80      	pop	{r7, pc}
 80087e6:	46c0      	nop			; (mov r8, r8)
 80087e8:	40010000 	.word	0x40010000
 80087ec:	fffff9ff 	.word	0xfffff9ff

080087f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b082      	sub	sp, #8
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	0002      	movs	r2, r0
 80087f8:	1dfb      	adds	r3, r7, #7
 80087fa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80087fc:	1dfb      	adds	r3, r7, #7
 80087fe:	781b      	ldrb	r3, [r3, #0]
 8008800:	2b7f      	cmp	r3, #127	; 0x7f
 8008802:	d809      	bhi.n	8008818 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008804:	1dfb      	adds	r3, r7, #7
 8008806:	781b      	ldrb	r3, [r3, #0]
 8008808:	001a      	movs	r2, r3
 800880a:	231f      	movs	r3, #31
 800880c:	401a      	ands	r2, r3
 800880e:	4b04      	ldr	r3, [pc, #16]	; (8008820 <__NVIC_EnableIRQ+0x30>)
 8008810:	2101      	movs	r1, #1
 8008812:	4091      	lsls	r1, r2
 8008814:	000a      	movs	r2, r1
 8008816:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8008818:	46c0      	nop			; (mov r8, r8)
 800881a:	46bd      	mov	sp, r7
 800881c:	b002      	add	sp, #8
 800881e:	bd80      	pop	{r7, pc}
 8008820:	e000e100 	.word	0xe000e100

08008824 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008824:	b590      	push	{r4, r7, lr}
 8008826:	b083      	sub	sp, #12
 8008828:	af00      	add	r7, sp, #0
 800882a:	0002      	movs	r2, r0
 800882c:	6039      	str	r1, [r7, #0]
 800882e:	1dfb      	adds	r3, r7, #7
 8008830:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008832:	1dfb      	adds	r3, r7, #7
 8008834:	781b      	ldrb	r3, [r3, #0]
 8008836:	2b7f      	cmp	r3, #127	; 0x7f
 8008838:	d828      	bhi.n	800888c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800883a:	4a2f      	ldr	r2, [pc, #188]	; (80088f8 <__NVIC_SetPriority+0xd4>)
 800883c:	1dfb      	adds	r3, r7, #7
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	b25b      	sxtb	r3, r3
 8008842:	089b      	lsrs	r3, r3, #2
 8008844:	33c0      	adds	r3, #192	; 0xc0
 8008846:	009b      	lsls	r3, r3, #2
 8008848:	589b      	ldr	r3, [r3, r2]
 800884a:	1dfa      	adds	r2, r7, #7
 800884c:	7812      	ldrb	r2, [r2, #0]
 800884e:	0011      	movs	r1, r2
 8008850:	2203      	movs	r2, #3
 8008852:	400a      	ands	r2, r1
 8008854:	00d2      	lsls	r2, r2, #3
 8008856:	21ff      	movs	r1, #255	; 0xff
 8008858:	4091      	lsls	r1, r2
 800885a:	000a      	movs	r2, r1
 800885c:	43d2      	mvns	r2, r2
 800885e:	401a      	ands	r2, r3
 8008860:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008862:	683b      	ldr	r3, [r7, #0]
 8008864:	019b      	lsls	r3, r3, #6
 8008866:	22ff      	movs	r2, #255	; 0xff
 8008868:	401a      	ands	r2, r3
 800886a:	1dfb      	adds	r3, r7, #7
 800886c:	781b      	ldrb	r3, [r3, #0]
 800886e:	0018      	movs	r0, r3
 8008870:	2303      	movs	r3, #3
 8008872:	4003      	ands	r3, r0
 8008874:	00db      	lsls	r3, r3, #3
 8008876:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8008878:	481f      	ldr	r0, [pc, #124]	; (80088f8 <__NVIC_SetPriority+0xd4>)
 800887a:	1dfb      	adds	r3, r7, #7
 800887c:	781b      	ldrb	r3, [r3, #0]
 800887e:	b25b      	sxtb	r3, r3
 8008880:	089b      	lsrs	r3, r3, #2
 8008882:	430a      	orrs	r2, r1
 8008884:	33c0      	adds	r3, #192	; 0xc0
 8008886:	009b      	lsls	r3, r3, #2
 8008888:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800888a:	e031      	b.n	80088f0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800888c:	4a1b      	ldr	r2, [pc, #108]	; (80088fc <__NVIC_SetPriority+0xd8>)
 800888e:	1dfb      	adds	r3, r7, #7
 8008890:	781b      	ldrb	r3, [r3, #0]
 8008892:	0019      	movs	r1, r3
 8008894:	230f      	movs	r3, #15
 8008896:	400b      	ands	r3, r1
 8008898:	3b08      	subs	r3, #8
 800889a:	089b      	lsrs	r3, r3, #2
 800889c:	3306      	adds	r3, #6
 800889e:	009b      	lsls	r3, r3, #2
 80088a0:	18d3      	adds	r3, r2, r3
 80088a2:	3304      	adds	r3, #4
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	1dfa      	adds	r2, r7, #7
 80088a8:	7812      	ldrb	r2, [r2, #0]
 80088aa:	0011      	movs	r1, r2
 80088ac:	2203      	movs	r2, #3
 80088ae:	400a      	ands	r2, r1
 80088b0:	00d2      	lsls	r2, r2, #3
 80088b2:	21ff      	movs	r1, #255	; 0xff
 80088b4:	4091      	lsls	r1, r2
 80088b6:	000a      	movs	r2, r1
 80088b8:	43d2      	mvns	r2, r2
 80088ba:	401a      	ands	r2, r3
 80088bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	019b      	lsls	r3, r3, #6
 80088c2:	22ff      	movs	r2, #255	; 0xff
 80088c4:	401a      	ands	r2, r3
 80088c6:	1dfb      	adds	r3, r7, #7
 80088c8:	781b      	ldrb	r3, [r3, #0]
 80088ca:	0018      	movs	r0, r3
 80088cc:	2303      	movs	r3, #3
 80088ce:	4003      	ands	r3, r0
 80088d0:	00db      	lsls	r3, r3, #3
 80088d2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80088d4:	4809      	ldr	r0, [pc, #36]	; (80088fc <__NVIC_SetPriority+0xd8>)
 80088d6:	1dfb      	adds	r3, r7, #7
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	001c      	movs	r4, r3
 80088dc:	230f      	movs	r3, #15
 80088de:	4023      	ands	r3, r4
 80088e0:	3b08      	subs	r3, #8
 80088e2:	089b      	lsrs	r3, r3, #2
 80088e4:	430a      	orrs	r2, r1
 80088e6:	3306      	adds	r3, #6
 80088e8:	009b      	lsls	r3, r3, #2
 80088ea:	18c3      	adds	r3, r0, r3
 80088ec:	3304      	adds	r3, #4
 80088ee:	601a      	str	r2, [r3, #0]
}
 80088f0:	46c0      	nop			; (mov r8, r8)
 80088f2:	46bd      	mov	sp, r7
 80088f4:	b003      	add	sp, #12
 80088f6:	bd90      	pop	{r4, r7, pc}
 80088f8:	e000e100 	.word	0xe000e100
 80088fc:	e000ed00 	.word	0xe000ed00

08008900 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8008904:	f3bf 8f4f 	dsb	sy
}
 8008908:	46c0      	nop			; (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800890a:	4b04      	ldr	r3, [pc, #16]	; (800891c <__NVIC_SystemReset+0x1c>)
 800890c:	4a04      	ldr	r2, [pc, #16]	; (8008920 <__NVIC_SystemReset+0x20>)
 800890e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8008910:	f3bf 8f4f 	dsb	sy
}
 8008914:	46c0      	nop			; (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8008916:	46c0      	nop			; (mov r8, r8)
 8008918:	e7fd      	b.n	8008916 <__NVIC_SystemReset+0x16>
 800891a:	46c0      	nop			; (mov r8, r8)
 800891c:	e000ed00 	.word	0xe000ed00
 8008920:	05fa0004 	.word	0x05fa0004

08008924 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b084      	sub	sp, #16
 8008928:	af00      	add	r7, sp, #0
 800892a:	60b9      	str	r1, [r7, #8]
 800892c:	607a      	str	r2, [r7, #4]
 800892e:	210f      	movs	r1, #15
 8008930:	187b      	adds	r3, r7, r1
 8008932:	1c02      	adds	r2, r0, #0
 8008934:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8008936:	68ba      	ldr	r2, [r7, #8]
 8008938:	187b      	adds	r3, r7, r1
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	b25b      	sxtb	r3, r3
 800893e:	0011      	movs	r1, r2
 8008940:	0018      	movs	r0, r3
 8008942:	f7ff ff6f 	bl	8008824 <__NVIC_SetPriority>
}
 8008946:	46c0      	nop			; (mov r8, r8)
 8008948:	46bd      	mov	sp, r7
 800894a:	b004      	add	sp, #16
 800894c:	bd80      	pop	{r7, pc}

0800894e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800894e:	b580      	push	{r7, lr}
 8008950:	b082      	sub	sp, #8
 8008952:	af00      	add	r7, sp, #0
 8008954:	0002      	movs	r2, r0
 8008956:	1dfb      	adds	r3, r7, #7
 8008958:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800895a:	1dfb      	adds	r3, r7, #7
 800895c:	781b      	ldrb	r3, [r3, #0]
 800895e:	b25b      	sxtb	r3, r3
 8008960:	0018      	movs	r0, r3
 8008962:	f7ff ff45 	bl	80087f0 <__NVIC_EnableIRQ>
}
 8008966:	46c0      	nop			; (mov r8, r8)
 8008968:	46bd      	mov	sp, r7
 800896a:	b002      	add	sp, #8
 800896c:	bd80      	pop	{r7, pc}

0800896e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8008972:	f7ff ffc5 	bl	8008900 <__NVIC_SystemReset>
	...

08008978 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8008978:	b580      	push	{r7, lr}
 800897a:	b084      	sub	sp, #16
 800897c:	af00      	add	r7, sp, #0
 800897e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	2b00      	cmp	r3, #0
 8008984:	d101      	bne.n	800898a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8008986:	2301      	movs	r3, #1
 8008988:	e14e      	b.n	8008c28 <HAL_FDCAN_Init+0x2b0>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	225c      	movs	r2, #92	; 0x5c
 800898e:	5c9b      	ldrb	r3, [r3, r2]
 8008990:	b2db      	uxtb	r3, r3
 8008992:	2b00      	cmp	r3, #0
 8008994:	d107      	bne.n	80089a6 <HAL_FDCAN_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	225d      	movs	r2, #93	; 0x5d
 800899a:	2100      	movs	r1, #0
 800899c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	0018      	movs	r0, r3
 80089a2:	f7ff fa17 	bl	8007dd4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	699a      	ldr	r2, [r3, #24]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	2110      	movs	r1, #16
 80089b2:	438a      	bics	r2, r1
 80089b4:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80089b6:	f7ff fefb 	bl	80087b0 <HAL_GetTick>
 80089ba:	0003      	movs	r3, r0
 80089bc:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80089be:	e012      	b.n	80089e6 <HAL_FDCAN_Init+0x6e>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80089c0:	f7ff fef6 	bl	80087b0 <HAL_GetTick>
 80089c4:	0002      	movs	r2, r0
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	1ad3      	subs	r3, r2, r3
 80089ca:	2b0a      	cmp	r3, #10
 80089cc:	d90b      	bls.n	80089e6 <HAL_FDCAN_Init+0x6e>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80089d2:	2201      	movs	r2, #1
 80089d4:	431a      	orrs	r2, r3
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	225c      	movs	r2, #92	; 0x5c
 80089de:	2103      	movs	r1, #3
 80089e0:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80089e2:	2301      	movs	r3, #1
 80089e4:	e120      	b.n	8008c28 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	699b      	ldr	r3, [r3, #24]
 80089ec:	2208      	movs	r2, #8
 80089ee:	4013      	ands	r3, r2
 80089f0:	2b08      	cmp	r3, #8
 80089f2:	d0e5      	beq.n	80089c0 <HAL_FDCAN_Init+0x48>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	699a      	ldr	r2, [r3, #24]
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	2101      	movs	r1, #1
 8008a00:	430a      	orrs	r2, r1
 8008a02:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008a04:	f7ff fed4 	bl	80087b0 <HAL_GetTick>
 8008a08:	0003      	movs	r3, r0
 8008a0a:	60fb      	str	r3, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8008a0c:	e012      	b.n	8008a34 <HAL_FDCAN_Init+0xbc>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8008a0e:	f7ff fecf 	bl	80087b0 <HAL_GetTick>
 8008a12:	0002      	movs	r2, r0
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	1ad3      	subs	r3, r2, r3
 8008a18:	2b0a      	cmp	r3, #10
 8008a1a:	d90b      	bls.n	8008a34 <HAL_FDCAN_Init+0xbc>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008a20:	2201      	movs	r2, #1
 8008a22:	431a      	orrs	r2, r3
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	225c      	movs	r2, #92	; 0x5c
 8008a2c:	2103      	movs	r1, #3
 8008a2e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8008a30:	2301      	movs	r3, #1
 8008a32:	e0f9      	b.n	8008c28 <HAL_FDCAN_Init+0x2b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	699b      	ldr	r3, [r3, #24]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	4013      	ands	r3, r2
 8008a3e:	d0e6      	beq.n	8008a0e <HAL_FDCAN_Init+0x96>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	699a      	ldr	r2, [r3, #24]
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2102      	movs	r1, #2
 8008a4c:	430a      	orrs	r2, r1
 8008a4e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a76      	ldr	r2, [pc, #472]	; (8008c30 <HAL_FDCAN_Init+0x2b8>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d103      	bne.n	8008a62 <HAL_FDCAN_Init+0xea>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8008a5a:	4a76      	ldr	r2, [pc, #472]	; (8008c34 <HAL_FDCAN_Init+0x2bc>)
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	685b      	ldr	r3, [r3, #4]
 8008a60:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	7c1b      	ldrb	r3, [r3, #16]
 8008a66:	2b01      	cmp	r3, #1
 8008a68:	d108      	bne.n	8008a7c <HAL_FDCAN_Init+0x104>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	699a      	ldr	r2, [r3, #24]
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	2140      	movs	r1, #64	; 0x40
 8008a76:	438a      	bics	r2, r1
 8008a78:	619a      	str	r2, [r3, #24]
 8008a7a:	e007      	b.n	8008a8c <HAL_FDCAN_Init+0x114>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	699a      	ldr	r2, [r3, #24]
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	2140      	movs	r1, #64	; 0x40
 8008a88:	430a      	orrs	r2, r1
 8008a8a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	7c5b      	ldrb	r3, [r3, #17]
 8008a90:	2b01      	cmp	r3, #1
 8008a92:	d109      	bne.n	8008aa8 <HAL_FDCAN_Init+0x130>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	699a      	ldr	r2, [r3, #24]
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	2180      	movs	r1, #128	; 0x80
 8008aa0:	01c9      	lsls	r1, r1, #7
 8008aa2:	430a      	orrs	r2, r1
 8008aa4:	619a      	str	r2, [r3, #24]
 8008aa6:	e007      	b.n	8008ab8 <HAL_FDCAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	699a      	ldr	r2, [r3, #24]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4961      	ldr	r1, [pc, #388]	; (8008c38 <HAL_FDCAN_Init+0x2c0>)
 8008ab4:	400a      	ands	r2, r1
 8008ab6:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	7c9b      	ldrb	r3, [r3, #18]
 8008abc:	2b01      	cmp	r3, #1
 8008abe:	d108      	bne.n	8008ad2 <HAL_FDCAN_Init+0x15a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	699a      	ldr	r2, [r3, #24]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	495c      	ldr	r1, [pc, #368]	; (8008c3c <HAL_FDCAN_Init+0x2c4>)
 8008acc:	400a      	ands	r2, r1
 8008ace:	619a      	str	r2, [r3, #24]
 8008ad0:	e008      	b.n	8008ae4 <HAL_FDCAN_Init+0x16c>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	699a      	ldr	r2, [r3, #24]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	2180      	movs	r1, #128	; 0x80
 8008ade:	0149      	lsls	r1, r1, #5
 8008ae0:	430a      	orrs	r2, r1
 8008ae2:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	699b      	ldr	r3, [r3, #24]
 8008aea:	4a55      	ldr	r2, [pc, #340]	; (8008c40 <HAL_FDCAN_Init+0x2c8>)
 8008aec:	4013      	ands	r3, r2
 8008aee:	0019      	movs	r1, r3
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	689a      	ldr	r2, [r3, #8]
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	430a      	orrs	r2, r1
 8008afa:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	699a      	ldr	r2, [r3, #24]
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	21a4      	movs	r1, #164	; 0xa4
 8008b08:	438a      	bics	r2, r1
 8008b0a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	691a      	ldr	r2, [r3, #16]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	2110      	movs	r1, #16
 8008b18:	438a      	bics	r2, r1
 8008b1a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	68db      	ldr	r3, [r3, #12]
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d108      	bne.n	8008b36 <HAL_FDCAN_Init+0x1be>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	699a      	ldr	r2, [r3, #24]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	2104      	movs	r1, #4
 8008b30:	430a      	orrs	r2, r1
 8008b32:	619a      	str	r2, [r3, #24]
 8008b34:	e02c      	b.n	8008b90 <HAL_FDCAN_Init+0x218>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	68db      	ldr	r3, [r3, #12]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d028      	beq.n	8008b90 <HAL_FDCAN_Init+0x218>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	68db      	ldr	r3, [r3, #12]
 8008b42:	2b02      	cmp	r3, #2
 8008b44:	d01c      	beq.n	8008b80 <HAL_FDCAN_Init+0x208>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	699a      	ldr	r2, [r3, #24]
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2180      	movs	r1, #128	; 0x80
 8008b52:	430a      	orrs	r2, r1
 8008b54:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	691a      	ldr	r2, [r3, #16]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	2110      	movs	r1, #16
 8008b62:	430a      	orrs	r2, r1
 8008b64:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	68db      	ldr	r3, [r3, #12]
 8008b6a:	2b03      	cmp	r3, #3
 8008b6c:	d110      	bne.n	8008b90 <HAL_FDCAN_Init+0x218>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	699a      	ldr	r2, [r3, #24]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	2120      	movs	r1, #32
 8008b7a:	430a      	orrs	r2, r1
 8008b7c:	619a      	str	r2, [r3, #24]
 8008b7e:	e007      	b.n	8008b90 <HAL_FDCAN_Init+0x218>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	699a      	ldr	r2, [r3, #24]
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	2120      	movs	r1, #32
 8008b8c:	430a      	orrs	r2, r1
 8008b8e:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	699b      	ldr	r3, [r3, #24]
 8008b94:	3b01      	subs	r3, #1
 8008b96:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	69db      	ldr	r3, [r3, #28]
 8008b9c:	3b01      	subs	r3, #1
 8008b9e:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008ba0:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6a1b      	ldr	r3, [r3, #32]
 8008ba6:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8008ba8:	431a      	orrs	r2, r3
 8008baa:	0011      	movs	r1, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	695b      	ldr	r3, [r3, #20]
 8008bb0:	3b01      	subs	r3, #1
 8008bb2:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8008bb8:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8008bba:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	689a      	ldr	r2, [r3, #8]
 8008bc0:	23c0      	movs	r3, #192	; 0xc0
 8008bc2:	009b      	lsls	r3, r3, #2
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	d115      	bne.n	8008bf4 <HAL_FDCAN_Init+0x27c>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008bcc:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bd2:	3b01      	subs	r3, #1
 8008bd4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8008bd6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bdc:	3b01      	subs	r3, #1
 8008bde:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8008be0:	431a      	orrs	r2, r3
 8008be2:	0011      	movs	r1, r2
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008be8:	3b01      	subs	r3, #1
 8008bea:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8008bf0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8008bf2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	22c0      	movs	r2, #192	; 0xc0
 8008bfa:	5899      	ldr	r1, [r3, r2]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	430a      	orrs	r2, r1
 8008c06:	21c0      	movs	r1, #192	; 0xc0
 8008c08:	505a      	str	r2, [r3, r1]

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	0018      	movs	r0, r3
 8008c0e:	f000 fc75 	bl	80094fc <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2200      	movs	r2, #0
 8008c16:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	225c      	movs	r2, #92	; 0x5c
 8008c22:	2101      	movs	r1, #1
 8008c24:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8008c26:	2300      	movs	r3, #0
}
 8008c28:	0018      	movs	r0, r3
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	b004      	add	sp, #16
 8008c2e:	bd80      	pop	{r7, pc}
 8008c30:	40006400 	.word	0x40006400
 8008c34:	40006500 	.word	0x40006500
 8008c38:	ffffbfff 	.word	0xffffbfff
 8008c3c:	ffffefff 	.word	0xffffefff
 8008c40:	fffffcff 	.word	0xfffffcff

08008c44 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b084      	sub	sp, #16
 8008c48:	af00      	add	r7, sp, #0
 8008c4a:	60f8      	str	r0, [r7, #12]
 8008c4c:	60b9      	str	r1, [r7, #8]
 8008c4e:	607a      	str	r2, [r7, #4]
 8008c50:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	225c      	movs	r2, #92	; 0x5c
 8008c56:	5c9b      	ldrb	r3, [r3, r2]
 8008c58:	b2db      	uxtb	r3, r3
 8008c5a:	2b01      	cmp	r3, #1
 8008c5c:	d117      	bne.n	8008c8e <HAL_FDCAN_ConfigGlobalFilter+0x4a>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	2280      	movs	r2, #128	; 0x80
 8008c64:	589b      	ldr	r3, [r3, r2]
 8008c66:	223f      	movs	r2, #63	; 0x3f
 8008c68:	4393      	bics	r3, r2
 8008c6a:	0019      	movs	r1, r3
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	011a      	lsls	r2, r3, #4
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	431a      	orrs	r2, r3
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	005b      	lsls	r3, r3, #1
 8008c7a:	431a      	orrs	r2, r3
 8008c7c:	69bb      	ldr	r3, [r7, #24]
 8008c7e:	431a      	orrs	r2, r3
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	430a      	orrs	r2, r1
 8008c86:	2180      	movs	r1, #128	; 0x80
 8008c88:	505a      	str	r2, [r3, r1]
                                         (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                                         (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                                         (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	e006      	b.n	8008c9c <HAL_FDCAN_ConfigGlobalFilter+0x58>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008c92:	2204      	movs	r2, #4
 8008c94:	431a      	orrs	r2, r3
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8008c9a:	2301      	movs	r3, #1
  }
}
 8008c9c:	0018      	movs	r0, r3
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	b004      	add	sp, #16
 8008ca2:	bd80      	pop	{r7, pc}

08008ca4 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b082      	sub	sp, #8
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	225c      	movs	r2, #92	; 0x5c
 8008cb0:	5c9b      	ldrb	r3, [r3, r2]
 8008cb2:	b2db      	uxtb	r3, r3
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d110      	bne.n	8008cda <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	225c      	movs	r2, #92	; 0x5c
 8008cbc:	2102      	movs	r1, #2
 8008cbe:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	699a      	ldr	r2, [r3, #24]
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	2101      	movs	r1, #1
 8008ccc:	438a      	bics	r2, r1
 8008cce:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	e006      	b.n	8008ce8 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cde:	2204      	movs	r2, #4
 8008ce0:	431a      	orrs	r2, r3
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8008ce6:	2301      	movs	r3, #1
  }
}
 8008ce8:	0018      	movs	r0, r3
 8008cea:	46bd      	mov	sp, r7
 8008cec:	b002      	add	sp, #8
 8008cee:	bd80      	pop	{r7, pc}

08008cf0 <HAL_FDCAN_Stop>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Stop(FDCAN_HandleTypeDef *hfdcan)
{
 8008cf0:	b580      	push	{r7, lr}
 8008cf2:	b084      	sub	sp, #16
 8008cf4:	af00      	add	r7, sp, #0
 8008cf6:	6078      	str	r0, [r7, #4]
  uint32_t Counter = 0U;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	60fb      	str	r3, [r7, #12]

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	225c      	movs	r2, #92	; 0x5c
 8008d00:	5c9b      	ldrb	r3, [r3, r2]
 8008d02:	b2db      	uxtb	r3, r3
 8008d04:	2b02      	cmp	r3, #2
 8008d06:	d155      	bne.n	8008db4 <HAL_FDCAN_Stop+0xc4>
  {
    /* Request initialisation */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	699a      	ldr	r2, [r3, #24]
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	2101      	movs	r1, #1
 8008d14:	430a      	orrs	r2, r1
 8008d16:	619a      	str	r2, [r3, #24]

    /* Wait until the INIT bit into CCCR register is set */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8008d18:	e011      	b.n	8008d3e <HAL_FDCAN_Stop+0x4e>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	2b0a      	cmp	r3, #10
 8008d1e:	d90b      	bls.n	8008d38 <HAL_FDCAN_Stop+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d24:	2201      	movs	r2, #1
 8008d26:	431a      	orrs	r2, r3
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	225c      	movs	r2, #92	; 0x5c
 8008d30:	2103      	movs	r1, #3
 8008d32:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8008d34:	2301      	movs	r3, #1
 8008d36:	e044      	b.n	8008dc2 <HAL_FDCAN_Stop+0xd2>
      }

      /* Increment counter */
      Counter++;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	3301      	adds	r3, #1
 8008d3c:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	699b      	ldr	r3, [r3, #24]
 8008d44:	2201      	movs	r2, #1
 8008d46:	4013      	ands	r3, r2
 8008d48:	d0e7      	beq.n	8008d1a <HAL_FDCAN_Stop+0x2a>
    }

    /* Reset counter */
    Counter = 0U;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	60fb      	str	r3, [r7, #12]

    /* Exit from Sleep mode */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	699a      	ldr	r2, [r3, #24]
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	2110      	movs	r1, #16
 8008d5a:	438a      	bics	r2, r1
 8008d5c:	619a      	str	r2, [r3, #24]

    /* Wait until FDCAN exits sleep mode */
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8008d5e:	e011      	b.n	8008d84 <HAL_FDCAN_Stop+0x94>
    {
      /* Check for the Timeout */
      if (Counter > FDCAN_TIMEOUT_VALUE)
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2b0a      	cmp	r3, #10
 8008d64:	d90b      	bls.n	8008d7e <HAL_FDCAN_Stop+0x8e>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	431a      	orrs	r2, r3
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	661a      	str	r2, [r3, #96]	; 0x60

        /* Change FDCAN state */
        hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	225c      	movs	r2, #92	; 0x5c
 8008d76:	2103      	movs	r1, #3
 8008d78:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8008d7a:	2301      	movs	r3, #1
 8008d7c:	e021      	b.n	8008dc2 <HAL_FDCAN_Stop+0xd2>
      }

      /* Increment counter */
      Counter++;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	3301      	adds	r3, #1
 8008d82:	60fb      	str	r3, [r7, #12]
    while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	699b      	ldr	r3, [r3, #24]
 8008d8a:	2208      	movs	r2, #8
 8008d8c:	4013      	ands	r3, r2
 8008d8e:	2b08      	cmp	r3, #8
 8008d90:	d0e6      	beq.n	8008d60 <HAL_FDCAN_Stop+0x70>
    }

    /* Enable configuration change */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	699a      	ldr	r2, [r3, #24]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	2102      	movs	r1, #2
 8008d9e:	430a      	orrs	r2, r1
 8008da0:	619a      	str	r2, [r3, #24]

    /* Reset Latest Tx FIFO/Queue Request Buffer Index */
    hfdcan->LatestTxFifoQRequest = 0U;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	2200      	movs	r2, #0
 8008da6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_READY;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	225c      	movs	r2, #92	; 0x5c
 8008dac:	2101      	movs	r1, #1
 8008dae:	5499      	strb	r1, [r3, r2]

    /* Return function status */
    return HAL_OK;
 8008db0:	2300      	movs	r3, #0
 8008db2:	e006      	b.n	8008dc2 <HAL_FDCAN_Stop+0xd2>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008db8:	2208      	movs	r2, #8
 8008dba:	431a      	orrs	r2, r3
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8008dc0:	2301      	movs	r3, #1
  }
}
 8008dc2:	0018      	movs	r0, r3
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	b004      	add	sp, #16
 8008dc8:	bd80      	pop	{r7, pc}

08008dca <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxHeader pointer to a FDCAN_TxHeaderTypeDef structure.
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData)
{
 8008dca:	b580      	push	{r7, lr}
 8008dcc:	b086      	sub	sp, #24
 8008dce:	af00      	add	r7, sp, #0
 8008dd0:	60f8      	str	r0, [r7, #12]
 8008dd2:	60b9      	str	r1, [r7, #8]
 8008dd4:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	225c      	movs	r2, #92	; 0x5c
 8008dda:	5c9b      	ldrb	r3, [r3, r2]
 8008ddc:	b2db      	uxtb	r3, r3
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d12d      	bne.n	8008e3e <HAL_FDCAN_AddMessageToTxFifoQ+0x74>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	22c4      	movs	r2, #196	; 0xc4
 8008de8:	589a      	ldr	r2, [r3, r2]
 8008dea:	2380      	movs	r3, #128	; 0x80
 8008dec:	039b      	lsls	r3, r3, #14
 8008dee:	4013      	ands	r3, r2
 8008df0:	d008      	beq.n	8008e04 <HAL_FDCAN_AddMessageToTxFifoQ+0x3a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008df6:	2280      	movs	r2, #128	; 0x80
 8008df8:	0092      	lsls	r2, r2, #2
 8008dfa:	431a      	orrs	r2, r3
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8008e00:	2301      	movs	r3, #1
 8008e02:	e023      	b.n	8008e4c <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	22c4      	movs	r2, #196	; 0xc4
 8008e0a:	589b      	ldr	r3, [r3, r2]
 8008e0c:	0c1b      	lsrs	r3, r3, #16
 8008e0e:	2203      	movs	r2, #3
 8008e10:	4013      	ands	r3, r2
 8008e12:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8008e14:	697b      	ldr	r3, [r7, #20]
 8008e16:	687a      	ldr	r2, [r7, #4]
 8008e18:	68b9      	ldr	r1, [r7, #8]
 8008e1a:	68f8      	ldr	r0, [r7, #12]
 8008e1c:	f000 fbda 	bl	80095d4 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	2101      	movs	r1, #1
 8008e26:	697a      	ldr	r2, [r7, #20]
 8008e28:	4091      	lsls	r1, r2
 8008e2a:	000a      	movs	r2, r1
 8008e2c:	21cc      	movs	r1, #204	; 0xcc
 8008e2e:	505a      	str	r2, [r3, r1]

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8008e30:	2201      	movs	r2, #1
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	409a      	lsls	r2, r3
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	e006      	b.n	8008e4c <HAL_FDCAN_AddMessageToTxFifoQ+0x82>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e42:	2208      	movs	r2, #8
 8008e44:	431a      	orrs	r2, r3
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8008e4a:	2301      	movs	r3, #1
  }
}
 8008e4c:	0018      	movs	r0, r3
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	b006      	add	sp, #24
 8008e52:	bd80      	pop	{r7, pc}

08008e54 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxHeader pointer to a FDCAN_RxHeaderTypeDef structure.
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation, FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b08a      	sub	sp, #40	; 0x28
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	60f8      	str	r0, [r7, #12]
 8008e5c:	60b9      	str	r1, [r7, #8]
 8008e5e:	607a      	str	r2, [r7, #4]
 8008e60:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8008e62:	201b      	movs	r0, #27
 8008e64:	183b      	adds	r3, r7, r0
 8008e66:	68fa      	ldr	r2, [r7, #12]
 8008e68:	215c      	movs	r1, #92	; 0x5c
 8008e6a:	5c52      	ldrb	r2, [r2, r1]
 8008e6c:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8008e6e:	183b      	adds	r3, r7, r0
 8008e70:	781b      	ldrb	r3, [r3, #0]
 8008e72:	2b02      	cmp	r3, #2
 8008e74:	d000      	beq.n	8008e78 <HAL_FDCAN_GetRxMessage+0x24>
 8008e76:	e0c1      	b.n	8008ffc <HAL_FDCAN_GetRxMessage+0x1a8>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	2b40      	cmp	r3, #64	; 0x40
 8008e7c:	d121      	bne.n	8008ec2 <HAL_FDCAN_GetRxMessage+0x6e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	2290      	movs	r2, #144	; 0x90
 8008e84:	589b      	ldr	r3, [r3, r2]
 8008e86:	220f      	movs	r2, #15
 8008e88:	4013      	ands	r3, r2
 8008e8a:	d108      	bne.n	8008e9e <HAL_FDCAN_GetRxMessage+0x4a>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008e90:	2280      	movs	r2, #128	; 0x80
 8008e92:	0052      	lsls	r2, r2, #1
 8008e94:	431a      	orrs	r2, r3
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	e0b5      	b.n	800900a <HAL_FDCAN_GetRxMessage+0x1b6>
      }
      else
      {
        /* Calculate Rx FIFO 0 element address */
        GetIndex = ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	2290      	movs	r2, #144	; 0x90
 8008ea4:	589b      	ldr	r3, [r3, r2]
 8008ea6:	0a1b      	lsrs	r3, r3, #8
 8008ea8:	2203      	movs	r2, #3
 8008eaa:	4013      	ands	r3, r2
 8008eac:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8008eb2:	69fa      	ldr	r2, [r7, #28]
 8008eb4:	0013      	movs	r3, r2
 8008eb6:	00db      	lsls	r3, r3, #3
 8008eb8:	189b      	adds	r3, r3, r2
 8008eba:	00db      	lsls	r3, r3, #3
 8008ebc:	18cb      	adds	r3, r1, r3
 8008ebe:	627b      	str	r3, [r7, #36]	; 0x24
 8008ec0:	e020      	b.n	8008f04 <HAL_FDCAN_GetRxMessage+0xb0>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	2298      	movs	r2, #152	; 0x98
 8008ec8:	589b      	ldr	r3, [r3, r2]
 8008eca:	220f      	movs	r2, #15
 8008ecc:	4013      	ands	r3, r2
 8008ece:	d108      	bne.n	8008ee2 <HAL_FDCAN_GetRxMessage+0x8e>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008ed4:	2280      	movs	r2, #128	; 0x80
 8008ed6:	0052      	lsls	r2, r2, #1
 8008ed8:	431a      	orrs	r2, r3
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8008ede:	2301      	movs	r3, #1
 8008ee0:	e093      	b.n	800900a <HAL_FDCAN_GetRxMessage+0x1b6>
      }
      else
      {
        /* Calculate Rx FIFO 1 element address */
        GetIndex = ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	2298      	movs	r2, #152	; 0x98
 8008ee8:	589b      	ldr	r3, [r3, r2]
 8008eea:	0a1b      	lsrs	r3, r3, #8
 8008eec:	2203      	movs	r2, #3
 8008eee:	4013      	ands	r3, r2
 8008ef0:	61fb      	str	r3, [r7, #28]
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8008ef6:	69fa      	ldr	r2, [r7, #28]
 8008ef8:	0013      	movs	r3, r2
 8008efa:	00db      	lsls	r3, r3, #3
 8008efc:	189b      	adds	r3, r3, r2
 8008efe:	00db      	lsls	r3, r3, #3
 8008f00:	18cb      	adds	r3, r1, r3
 8008f02:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8008f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	2380      	movs	r3, #128	; 0x80
 8008f0a:	05db      	lsls	r3, r3, #23
 8008f0c:	401a      	ands	r2, r3
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d107      	bne.n	8008f2a <HAL_FDCAN_GetRxMessage+0xd6>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8008f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	0c9b      	lsrs	r3, r3, #18
 8008f20:	055b      	lsls	r3, r3, #21
 8008f22:	0d5a      	lsrs	r2, r3, #21
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	601a      	str	r2, [r3, #0]
 8008f28:	e005      	b.n	8008f36 <HAL_FDCAN_GetRxMessage+0xe2>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8008f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	00db      	lsls	r3, r3, #3
 8008f30:	08da      	lsrs	r2, r3, #3
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8008f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f38:	681a      	ldr	r2, [r3, #0]
 8008f3a:	2380      	movs	r3, #128	; 0x80
 8008f3c:	059b      	lsls	r3, r3, #22
 8008f3e:	401a      	ands	r2, r3
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8008f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	0fdb      	lsrs	r3, r3, #31
 8008f4a:	07da      	lsls	r2, r3, #31
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8008f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f52:	3304      	adds	r3, #4
 8008f54:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8008f56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	041b      	lsls	r3, r3, #16
 8008f5c:	0c1a      	lsrs	r2, r3, #16
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = (*RxAddress & FDCAN_ELEMENT_MASK_DLC);
 8008f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f64:	681a      	ldr	r2, [r3, #0]
 8008f66:	23f0      	movs	r3, #240	; 0xf0
 8008f68:	031b      	lsls	r3, r3, #12
 8008f6a:	401a      	ands	r2, r3
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8008f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f72:	681a      	ldr	r2, [r3, #0]
 8008f74:	2380      	movs	r3, #128	; 0x80
 8008f76:	035b      	lsls	r3, r3, #13
 8008f78:	401a      	ands	r2, r3
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8008f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f80:	681a      	ldr	r2, [r3, #0]
 8008f82:	2380      	movs	r3, #128	; 0x80
 8008f84:	039b      	lsls	r3, r3, #14
 8008f86:	401a      	ands	r2, r3
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8008f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	0e1b      	lsrs	r3, r3, #24
 8008f92:	227f      	movs	r2, #127	; 0x7f
 8008f94:	401a      	ands	r2, r3
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8008f9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	0fda      	lsrs	r2, r3, #31
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8008fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa6:	3304      	adds	r3, #4
 8008fa8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8008faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fac:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8008fae:	2300      	movs	r3, #0
 8008fb0:	623b      	str	r3, [r7, #32]
 8008fb2:	e00a      	b.n	8008fca <HAL_FDCAN_GetRxMessage+0x176>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8008fb4:	697a      	ldr	r2, [r7, #20]
 8008fb6:	6a3b      	ldr	r3, [r7, #32]
 8008fb8:	18d2      	adds	r2, r2, r3
 8008fba:	6839      	ldr	r1, [r7, #0]
 8008fbc:	6a3b      	ldr	r3, [r7, #32]
 8008fbe:	18cb      	adds	r3, r1, r3
 8008fc0:	7812      	ldrb	r2, [r2, #0]
 8008fc2:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength >> 16U]; ByteCounter++)
 8008fc4:	6a3b      	ldr	r3, [r7, #32]
 8008fc6:	3301      	adds	r3, #1
 8008fc8:	623b      	str	r3, [r7, #32]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	68db      	ldr	r3, [r3, #12]
 8008fce:	0c1b      	lsrs	r3, r3, #16
 8008fd0:	4a10      	ldr	r2, [pc, #64]	; (8009014 <HAL_FDCAN_GetRxMessage+0x1c0>)
 8008fd2:	5cd3      	ldrb	r3, [r2, r3]
 8008fd4:	001a      	movs	r2, r3
 8008fd6:	6a3b      	ldr	r3, [r7, #32]
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d3eb      	bcc.n	8008fb4 <HAL_FDCAN_GetRxMessage+0x160>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8008fdc:	68bb      	ldr	r3, [r7, #8]
 8008fde:	2b40      	cmp	r3, #64	; 0x40
 8008fe0:	d105      	bne.n	8008fee <HAL_FDCAN_GetRxMessage+0x19a>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2194      	movs	r1, #148	; 0x94
 8008fe8:	69fa      	ldr	r2, [r7, #28]
 8008fea:	505a      	str	r2, [r3, r1]
 8008fec:	e004      	b.n	8008ff8 <HAL_FDCAN_GetRxMessage+0x1a4>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	219c      	movs	r1, #156	; 0x9c
 8008ff4:	69fa      	ldr	r2, [r7, #28]
 8008ff6:	505a      	str	r2, [r3, r1]
    }

    /* Return function status */
    return HAL_OK;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	e006      	b.n	800900a <HAL_FDCAN_GetRxMessage+0x1b6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009000:	2208      	movs	r2, #8
 8009002:	431a      	orrs	r2, r3
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8009008:	2301      	movs	r3, #1
  }
}
 800900a:	0018      	movs	r0, r3
 800900c:	46bd      	mov	sp, r7
 800900e:	b00a      	add	sp, #40	; 0x28
 8009010:	bd80      	pop	{r7, pc}
 8009012:	46c0      	nop			; (mov r8, r8)
 8009014:	0800ee6c 	.word	0x0800ee6c

08009018 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(FDCAN_HandleTypeDef *hfdcan)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	22c4      	movs	r2, #196	; 0xc4
 8009026:	589b      	ldr	r3, [r3, r2]
 8009028:	2207      	movs	r2, #7
 800902a:	4013      	ands	r3, r2
 800902c:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 800902e:	68fb      	ldr	r3, [r7, #12]
}
 8009030:	0018      	movs	r0, r3
 8009032:	46bd      	mov	sp, r7
 8009034:	b004      	add	sp, #16
 8009036:	bd80      	pop	{r7, pc}

08009038 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_COMPLETE
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs, uint32_t BufferIndexes)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b086      	sub	sp, #24
 800903c:	af00      	add	r7, sp, #0
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	60b9      	str	r1, [r7, #8]
 8009042:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8009044:	2017      	movs	r0, #23
 8009046:	183b      	adds	r3, r7, r0
 8009048:	68fa      	ldr	r2, [r7, #12]
 800904a:	215c      	movs	r1, #92	; 0x5c
 800904c:	5c52      	ldrb	r2, [r2, r1]
 800904e:	701a      	strb	r2, [r3, #0]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8009050:	0002      	movs	r2, r0
 8009052:	18bb      	adds	r3, r7, r2
 8009054:	781b      	ldrb	r3, [r3, #0]
 8009056:	2b01      	cmp	r3, #1
 8009058:	d004      	beq.n	8009064 <HAL_FDCAN_ActivateNotification+0x2c>
 800905a:	18bb      	adds	r3, r7, r2
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	2b02      	cmp	r3, #2
 8009060:	d000      	beq.n	8009064 <HAL_FDCAN_ActivateNotification+0x2c>
 8009062:	e0b4      	b.n	80091ce <HAL_FDCAN_ActivateNotification+0x196>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800906a:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	2207      	movs	r2, #7
 8009070:	4013      	ands	r3, r2
 8009072:	d003      	beq.n	800907c <HAL_FDCAN_ActivateNotification+0x44>
 8009074:	693b      	ldr	r3, [r7, #16]
 8009076:	2201      	movs	r2, #1
 8009078:	4013      	ands	r3, r2
 800907a:	d034      	beq.n	80090e6 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	2238      	movs	r2, #56	; 0x38
 8009080:	4013      	ands	r3, r2
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       == 0U)) || \
 8009082:	d003      	beq.n	800908c <HAL_FDCAN_ActivateNotification+0x54>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	2202      	movs	r2, #2
 8009088:	4013      	ands	r3, r2
 800908a:	d02c      	beq.n	80090e6 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 800908c:	68ba      	ldr	r2, [r7, #8]
 800908e:	23e0      	movs	r3, #224	; 0xe0
 8009090:	005b      	lsls	r3, r3, #1
 8009092:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       == 0U)) || \
 8009094:	d003      	beq.n	800909e <HAL_FDCAN_ActivateNotification+0x66>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 8009096:	693b      	ldr	r3, [r7, #16]
 8009098:	2204      	movs	r2, #4
 800909a:	4013      	ands	r3, r2
 800909c:	d023      	beq.n	80090e6 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800909e:	68ba      	ldr	r2, [r7, #8]
 80090a0:	23f0      	movs	r3, #240	; 0xf0
 80090a2:	015b      	lsls	r3, r3, #5
 80090a4:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           == 0U)) || \
 80090a6:	d003      	beq.n	80090b0 <HAL_FDCAN_ActivateNotification+0x78>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	2208      	movs	r2, #8
 80090ac:	4013      	ands	r3, r2
 80090ae:	d01a      	beq.n	80090e6 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80090b0:	68ba      	ldr	r2, [r7, #8]
 80090b2:	23e0      	movs	r3, #224	; 0xe0
 80090b4:	021b      	lsls	r3, r3, #8
 80090b6:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80090b8:	d003      	beq.n	80090c2 <HAL_FDCAN_ActivateNotification+0x8a>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	2210      	movs	r2, #16
 80090be:	4013      	ands	r3, r2
 80090c0:	d011      	beq.n	80090e6 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80090c2:	68ba      	ldr	r2, [r7, #8]
 80090c4:	23c0      	movs	r3, #192	; 0xc0
 80090c6:	029b      	lsls	r3, r3, #10
 80090c8:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 80090ca:	d003      	beq.n	80090d4 <HAL_FDCAN_ActivateNotification+0x9c>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80090cc:	693b      	ldr	r3, [r7, #16]
 80090ce:	2220      	movs	r2, #32
 80090d0:	4013      	ands	r3, r2
 80090d2:	d008      	beq.n	80090e6 <HAL_FDCAN_ActivateNotification+0xae>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80090d4:	68ba      	ldr	r2, [r7, #8]
 80090d6:	23fc      	movs	r3, #252	; 0xfc
 80090d8:	041b      	lsls	r3, r3, #16
 80090da:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 80090dc:	d00b      	beq.n	80090f6 <HAL_FDCAN_ActivateNotification+0xbe>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 80090de:	693b      	ldr	r3, [r7, #16]
 80090e0:	2240      	movs	r2, #64	; 0x40
 80090e2:	4013      	ands	r3, r2
 80090e4:	d107      	bne.n	80090f6 <HAL_FDCAN_ActivateNotification+0xbe>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	2101      	movs	r1, #1
 80090f2:	430a      	orrs	r2, r1
 80090f4:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	2207      	movs	r2, #7
 80090fa:	4013      	ands	r3, r2
 80090fc:	d003      	beq.n	8009106 <HAL_FDCAN_ActivateNotification+0xce>
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	2201      	movs	r2, #1
 8009102:	4013      	ands	r3, r2
 8009104:	d134      	bne.n	8009170 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	2238      	movs	r2, #56	; 0x38
 800910a:	4013      	ands	r3, r2
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)       != 0U)) || \
 800910c:	d003      	beq.n	8009116 <HAL_FDCAN_ActivateNotification+0xde>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	2202      	movs	r2, #2
 8009112:	4013      	ands	r3, r2
 8009114:	d12c      	bne.n	8009170 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8009116:	68ba      	ldr	r2, [r7, #8]
 8009118:	23e0      	movs	r3, #224	; 0xe0
 800911a:	005b      	lsls	r3, r3, #1
 800911c:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800911e:	d003      	beq.n	8009128 <HAL_FDCAN_ActivateNotification+0xf0>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	2204      	movs	r2, #4
 8009124:	4013      	ands	r3, r2
 8009126:	d123      	bne.n	8009170 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8009128:	68ba      	ldr	r2, [r7, #8]
 800912a:	23f0      	movs	r3, #240	; 0xf0
 800912c:	015b      	lsls	r3, r3, #5
 800912e:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8009130:	d003      	beq.n	800913a <HAL_FDCAN_ActivateNotification+0x102>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	2208      	movs	r2, #8
 8009136:	4013      	ands	r3, r2
 8009138:	d11a      	bne.n	8009170 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800913a:	68ba      	ldr	r2, [r7, #8]
 800913c:	23e0      	movs	r3, #224	; 0xe0
 800913e:	021b      	lsls	r3, r3, #8
 8009140:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8009142:	d003      	beq.n	800914c <HAL_FDCAN_ActivateNotification+0x114>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	2210      	movs	r2, #16
 8009148:	4013      	ands	r3, r2
 800914a:	d111      	bne.n	8009170 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800914c:	68ba      	ldr	r2, [r7, #8]
 800914e:	23c0      	movs	r3, #192	; 0xc0
 8009150:	029b      	lsls	r3, r3, #10
 8009152:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8009154:	d003      	beq.n	800915e <HAL_FDCAN_ActivateNotification+0x126>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8009156:	693b      	ldr	r3, [r7, #16]
 8009158:	2220      	movs	r2, #32
 800915a:	4013      	ands	r3, r2
 800915c:	d108      	bne.n	8009170 <HAL_FDCAN_ActivateNotification+0x138>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 800915e:	68ba      	ldr	r2, [r7, #8]
 8009160:	23fc      	movs	r3, #252	; 0xfc
 8009162:	041b      	lsls	r3, r3, #16
 8009164:	4013      	ands	r3, r2
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8009166:	d00b      	beq.n	8009180 <HAL_FDCAN_ActivateNotification+0x148>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U) && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8009168:	693b      	ldr	r3, [r7, #16]
 800916a:	2240      	movs	r2, #64	; 0x40
 800916c:	4013      	ands	r3, r2
 800916e:	d007      	beq.n	8009180 <HAL_FDCAN_ActivateNotification+0x148>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	2102      	movs	r1, #2
 800917c:	430a      	orrs	r2, r1
 800917e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	2280      	movs	r2, #128	; 0x80
 8009184:	4013      	ands	r3, r2
 8009186:	d009      	beq.n	800919c <HAL_FDCAN_ActivateNotification+0x164>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	22dc      	movs	r2, #220	; 0xdc
 800918e:	5899      	ldr	r1, [r3, r2]
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	687a      	ldr	r2, [r7, #4]
 8009196:	430a      	orrs	r2, r1
 8009198:	21dc      	movs	r1, #220	; 0xdc
 800919a:	505a      	str	r2, [r3, r1]
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800919c:	68ba      	ldr	r2, [r7, #8]
 800919e:	2380      	movs	r3, #128	; 0x80
 80091a0:	005b      	lsls	r3, r3, #1
 80091a2:	4013      	ands	r3, r2
 80091a4:	d009      	beq.n	80091ba <HAL_FDCAN_ActivateNotification+0x182>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	22e0      	movs	r2, #224	; 0xe0
 80091ac:	5899      	ldr	r1, [r3, r2]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	687a      	ldr	r2, [r7, #4]
 80091b4:	430a      	orrs	r2, r1
 80091b6:	21e0      	movs	r1, #224	; 0xe0
 80091b8:	505a      	str	r2, [r3, r1]
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	68ba      	ldr	r2, [r7, #8]
 80091c6:	430a      	orrs	r2, r1
 80091c8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 80091ca:	2300      	movs	r3, #0
 80091cc:	e006      	b.n	80091dc <HAL_FDCAN_ActivateNotification+0x1a4>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80091d2:	2202      	movs	r2, #2
 80091d4:	431a      	orrs	r2, r3
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80091da:	2301      	movs	r3, #1
  }
}
 80091dc:	0018      	movs	r0, r3
 80091de:	46bd      	mov	sp, r7
 80091e0:	b006      	add	sp, #24
 80091e2:	bd80      	pop	{r7, pc}

080091e4 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b08a      	sub	sp, #40	; 0x28
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80091f2:	23e0      	movs	r3, #224	; 0xe0
 80091f4:	015b      	lsls	r3, r3, #5
 80091f6:	4013      	ands	r3, r2
 80091f8:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009202:	4013      	ands	r3, r2
 8009204:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800920c:	2207      	movs	r2, #7
 800920e:	4013      	ands	r3, r2
 8009210:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009218:	6a3b      	ldr	r3, [r7, #32]
 800921a:	4013      	ands	r3, r2
 800921c:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009224:	2238      	movs	r2, #56	; 0x38
 8009226:	4013      	ands	r3, r2
 8009228:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009230:	69fb      	ldr	r3, [r7, #28]
 8009232:	4013      	ands	r3, r2
 8009234:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800923c:	23f1      	movs	r3, #241	; 0xf1
 800923e:	041b      	lsls	r3, r3, #16
 8009240:	4013      	ands	r3, r2
 8009242:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800924a:	69bb      	ldr	r3, [r7, #24]
 800924c:	4013      	ands	r3, r2
 800924e:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009256:	23e0      	movs	r3, #224	; 0xe0
 8009258:	031b      	lsls	r3, r3, #12
 800925a:	4013      	ands	r3, r2
 800925c:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009264:	697b      	ldr	r3, [r7, #20]
 8009266:	4013      	ands	r3, r2
 8009268:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009270:	2240      	movs	r2, #64	; 0x40
 8009272:	4013      	ands	r3, r2
 8009274:	d00d      	beq.n	8009292 <HAL_FDCAN_IRQHandler+0xae>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800927c:	2240      	movs	r2, #64	; 0x40
 800927e:	4013      	ands	r3, r2
 8009280:	d007      	beq.n	8009292 <HAL_FDCAN_IRQHandler+0xae>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	2240      	movs	r2, #64	; 0x40
 8009288:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	0018      	movs	r0, r3
 800928e:	f000 f91c 	bl	80094ca <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009298:	2380      	movs	r3, #128	; 0x80
 800929a:	005b      	lsls	r3, r3, #1
 800929c:	4013      	ands	r3, r2
 800929e:	d01d      	beq.n	80092dc <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80092a6:	2380      	movs	r3, #128	; 0x80
 80092a8:	005b      	lsls	r3, r3, #1
 80092aa:	4013      	ands	r3, r2
 80092ac:	d016      	beq.n	80092dc <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	22d8      	movs	r2, #216	; 0xd8
 80092b4:	589b      	ldr	r3, [r3, r2]
 80092b6:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	22e0      	movs	r2, #224	; 0xe0
 80092be:	589a      	ldr	r2, [r3, r2]
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	4013      	ands	r3, r2
 80092c4:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	2280      	movs	r2, #128	; 0x80
 80092cc:	0052      	lsls	r2, r2, #1
 80092ce:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80092d0:	693a      	ldr	r2, [r7, #16]
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	0011      	movs	r1, r2
 80092d6:	0018      	movs	r0, r3
 80092d8:	f000 f8de 	bl	8009498 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80092dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d009      	beq.n	80092f6 <HAL_FDCAN_IRQHandler+0x112>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092e8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 80092ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	0011      	movs	r1, r2
 80092f0:	0018      	movs	r0, r3
 80092f2:	f000 f8c0 	bl	8009476 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 80092f6:	6a3b      	ldr	r3, [r7, #32]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d009      	beq.n	8009310 <HAL_FDCAN_IRQHandler+0x12c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	6a3a      	ldr	r2, [r7, #32]
 8009302:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8009304:	6a3a      	ldr	r2, [r7, #32]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	0011      	movs	r1, r2
 800930a:	0018      	movs	r0, r3
 800930c:	f7fe fbe2 	bl	8007ad4 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8009310:	69fb      	ldr	r3, [r7, #28]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d009      	beq.n	800932a <HAL_FDCAN_IRQHandler+0x146>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	69fa      	ldr	r2, [r7, #28]
 800931c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800931e:	69fa      	ldr	r2, [r7, #28]
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	0011      	movs	r1, r2
 8009324:	0018      	movs	r0, r3
 8009326:	f7fe fbe8 	bl	8007afa <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009330:	2380      	movs	r3, #128	; 0x80
 8009332:	009b      	lsls	r3, r3, #2
 8009334:	4013      	ands	r3, r2
 8009336:	d00f      	beq.n	8009358 <HAL_FDCAN_IRQHandler+0x174>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800933e:	2380      	movs	r3, #128	; 0x80
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	4013      	ands	r3, r2
 8009344:	d008      	beq.n	8009358 <HAL_FDCAN_IRQHandler+0x174>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	2280      	movs	r2, #128	; 0x80
 800934c:	0092      	lsls	r2, r2, #2
 800934e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	0018      	movs	r0, r3
 8009354:	f000 f898 	bl	8009488 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800935e:	2280      	movs	r2, #128	; 0x80
 8009360:	4013      	ands	r3, r2
 8009362:	d01b      	beq.n	800939c <HAL_FDCAN_IRQHandler+0x1b8>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800936a:	2280      	movs	r2, #128	; 0x80
 800936c:	4013      	ands	r3, r2
 800936e:	d015      	beq.n	800939c <HAL_FDCAN_IRQHandler+0x1b8>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	22d4      	movs	r2, #212	; 0xd4
 8009376:	589b      	ldr	r3, [r3, r2]
 8009378:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	22dc      	movs	r2, #220	; 0xdc
 8009380:	589a      	ldr	r2, [r3, r2]
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	4013      	ands	r3, r2
 8009386:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	2280      	movs	r2, #128	; 0x80
 800938e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8009390:	68fa      	ldr	r2, [r7, #12]
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	0011      	movs	r1, r2
 8009396:	0018      	movs	r0, r3
 8009398:	f7fe fbc2 	bl	8007b20 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80093a2:	2380      	movs	r3, #128	; 0x80
 80093a4:	019b      	lsls	r3, r3, #6
 80093a6:	4013      	ands	r3, r2
 80093a8:	d00f      	beq.n	80093ca <HAL_FDCAN_IRQHandler+0x1e6>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80093b0:	2380      	movs	r3, #128	; 0x80
 80093b2:	019b      	lsls	r3, r3, #6
 80093b4:	4013      	ands	r3, r2
 80093b6:	d008      	beq.n	80093ca <HAL_FDCAN_IRQHandler+0x1e6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	2280      	movs	r2, #128	; 0x80
 80093be:	0192      	lsls	r2, r2, #6
 80093c0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	0018      	movs	r0, r3
 80093c6:	f000 f870 	bl	80094aa <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80093d0:	2380      	movs	r3, #128	; 0x80
 80093d2:	021b      	lsls	r3, r3, #8
 80093d4:	4013      	ands	r3, r2
 80093d6:	d00f      	beq.n	80093f8 <HAL_FDCAN_IRQHandler+0x214>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80093de:	2380      	movs	r3, #128	; 0x80
 80093e0:	021b      	lsls	r3, r3, #8
 80093e2:	4013      	ands	r3, r2
 80093e4:	d008      	beq.n	80093f8 <HAL_FDCAN_IRQHandler+0x214>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	2280      	movs	r2, #128	; 0x80
 80093ec:	0212      	lsls	r2, r2, #8
 80093ee:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	0018      	movs	r0, r3
 80093f4:	f000 f861 	bl	80094ba <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80093fe:	2380      	movs	r3, #128	; 0x80
 8009400:	01db      	lsls	r3, r3, #7
 8009402:	4013      	ands	r3, r2
 8009404:	d011      	beq.n	800942a <HAL_FDCAN_IRQHandler+0x246>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800940c:	2380      	movs	r3, #128	; 0x80
 800940e:	01db      	lsls	r3, r3, #7
 8009410:	4013      	ands	r3, r2
 8009412:	d00a      	beq.n	800942a <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	2280      	movs	r2, #128	; 0x80
 800941a:	01d2      	lsls	r2, r2, #7
 800941c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009422:	2280      	movs	r2, #128	; 0x80
 8009424:	431a      	orrs	r2, r3
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800942a:	697b      	ldr	r3, [r7, #20]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d009      	beq.n	8009444 <HAL_FDCAN_IRQHandler+0x260>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	697a      	ldr	r2, [r7, #20]
 8009436:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
      /* Error Status Callback */
      HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8009438:	697a      	ldr	r2, [r7, #20]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	0011      	movs	r1, r2
 800943e:	0018      	movs	r0, r3
 8009440:	f000 f853 	bl	80094ea <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8009444:	69bb      	ldr	r3, [r7, #24]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d009      	beq.n	800945e <HAL_FDCAN_IRQHandler+0x27a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	69ba      	ldr	r2, [r7, #24]
 8009450:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009456:	69bb      	ldr	r3, [r7, #24]
 8009458:	431a      	orrs	r2, r3
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009462:	2b00      	cmp	r3, #0
 8009464:	d003      	beq.n	800946e <HAL_FDCAN_IRQHandler+0x28a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	0018      	movs	r0, r3
 800946a:	f000 f836 	bl	80094da <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800946e:	46c0      	nop			; (mov r8, r8)
 8009470:	46bd      	mov	sp, r7
 8009472:	b00a      	add	sp, #40	; 0x28
 8009474:	bd80      	pop	{r7, pc}

08009476 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8009476:	b580      	push	{r7, lr}
 8009478:	b082      	sub	sp, #8
 800947a:	af00      	add	r7, sp, #0
 800947c:	6078      	str	r0, [r7, #4]
 800947e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8009480:	46c0      	nop			; (mov r8, r8)
 8009482:	46bd      	mov	sp, r7
 8009484:	b002      	add	sp, #8
 8009486:	bd80      	pop	{r7, pc}

08009488 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8009488:	b580      	push	{r7, lr}
 800948a:	b082      	sub	sp, #8
 800948c:	af00      	add	r7, sp, #0
 800948e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8009490:	46c0      	nop			; (mov r8, r8)
 8009492:	46bd      	mov	sp, r7
 8009494:	b002      	add	sp, #8
 8009496:	bd80      	pop	{r7, pc}

08009498 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b082      	sub	sp, #8
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
 80094a0:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80094a2:	46c0      	nop			; (mov r8, r8)
 80094a4:	46bd      	mov	sp, r7
 80094a6:	b002      	add	sp, #8
 80094a8:	bd80      	pop	{r7, pc}

080094aa <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80094aa:	b580      	push	{r7, lr}
 80094ac:	b082      	sub	sp, #8
 80094ae:	af00      	add	r7, sp, #0
 80094b0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 80094b2:	46c0      	nop			; (mov r8, r8)
 80094b4:	46bd      	mov	sp, r7
 80094b6:	b002      	add	sp, #8
 80094b8:	bd80      	pop	{r7, pc}

080094ba <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80094ba:	b580      	push	{r7, lr}
 80094bc:	b082      	sub	sp, #8
 80094be:	af00      	add	r7, sp, #0
 80094c0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 80094c2:	46c0      	nop			; (mov r8, r8)
 80094c4:	46bd      	mov	sp, r7
 80094c6:	b002      	add	sp, #8
 80094c8:	bd80      	pop	{r7, pc}

080094ca <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80094ca:	b580      	push	{r7, lr}
 80094cc:	b082      	sub	sp, #8
 80094ce:	af00      	add	r7, sp, #0
 80094d0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 80094d2:	46c0      	nop			; (mov r8, r8)
 80094d4:	46bd      	mov	sp, r7
 80094d6:	b002      	add	sp, #8
 80094d8:	bd80      	pop	{r7, pc}

080094da <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80094da:	b580      	push	{r7, lr}
 80094dc:	b082      	sub	sp, #8
 80094de:	af00      	add	r7, sp, #0
 80094e0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 80094e2:	46c0      	nop			; (mov r8, r8)
 80094e4:	46bd      	mov	sp, r7
 80094e6:	b002      	add	sp, #8
 80094e8:	bd80      	pop	{r7, pc}

080094ea <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 80094ea:	b580      	push	{r7, lr}
 80094ec:	b082      	sub	sp, #8
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	6078      	str	r0, [r7, #4]
 80094f2:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 80094f4:	46c0      	nop			; (mov r8, r8)
 80094f6:	46bd      	mov	sp, r7
 80094f8:	b002      	add	sp, #8
 80094fa:	bd80      	pop	{r7, pc}

080094fc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b084      	sub	sp, #16
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8009504:	4b2f      	ldr	r3, [pc, #188]	; (80095c4 <FDCAN_CalcultateRamBlockAddresses+0xc8>)
 8009506:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	4a2e      	ldr	r2, [pc, #184]	; (80095c8 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d105      	bne.n	800951e <FDCAN_CalcultateRamBlockAddresses+0x22>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8009512:	68bb      	ldr	r3, [r7, #8]
 8009514:	22d4      	movs	r2, #212	; 0xd4
 8009516:	0092      	lsls	r2, r2, #2
 8009518:	4694      	mov	ip, r2
 800951a:	4463      	add	r3, ip
 800951c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	68ba      	ldr	r2, [r7, #8]
 8009522:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	2280      	movs	r2, #128	; 0x80
 800952a:	589b      	ldr	r3, [r3, r2]
 800952c:	4a27      	ldr	r2, [pc, #156]	; (80095cc <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800952e:	4013      	ands	r3, r2
 8009530:	0019      	movs	r1, r3
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009536:	041a      	lsls	r2, r3, #16
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	430a      	orrs	r2, r1
 800953e:	2180      	movs	r1, #128	; 0x80
 8009540:	505a      	str	r2, [r3, r1]

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	3370      	adds	r3, #112	; 0x70
 8009546:	001a      	movs	r2, r3
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	2280      	movs	r2, #128	; 0x80
 8009552:	589b      	ldr	r3, [r3, r2]
 8009554:	4a1e      	ldr	r2, [pc, #120]	; (80095d0 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8009556:	4013      	ands	r3, r2
 8009558:	0019      	movs	r1, r3
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800955e:	061a      	lsls	r2, r3, #24
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	430a      	orrs	r2, r1
 8009566:	2180      	movs	r1, #128	; 0x80
 8009568:	505a      	str	r2, [r3, r1]

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	33b0      	adds	r3, #176	; 0xb0
 800956e:	001a      	movs	r2, r3
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8009574:	68bb      	ldr	r3, [r7, #8]
 8009576:	3389      	adds	r3, #137	; 0x89
 8009578:	33ff      	adds	r3, #255	; 0xff
 800957a:	001a      	movs	r2, r3
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8009580:	68bb      	ldr	r3, [r7, #8]
 8009582:	2298      	movs	r2, #152	; 0x98
 8009584:	0092      	lsls	r2, r2, #2
 8009586:	189a      	adds	r2, r3, r2
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	229e      	movs	r2, #158	; 0x9e
 8009590:	0092      	lsls	r2, r2, #2
 8009592:	189a      	adds	r2, r3, r2
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	60fb      	str	r3, [r7, #12]
 800959c:	e005      	b.n	80095aa <FDCAN_CalcultateRamBlockAddresses+0xae>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	2200      	movs	r2, #0
 80095a2:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	3304      	adds	r3, #4
 80095a8:	60fb      	str	r3, [r7, #12]
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	22d4      	movs	r2, #212	; 0xd4
 80095ae:	0092      	lsls	r2, r2, #2
 80095b0:	4694      	mov	ip, r2
 80095b2:	4463      	add	r3, ip
 80095b4:	68fa      	ldr	r2, [r7, #12]
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d3f1      	bcc.n	800959e <FDCAN_CalcultateRamBlockAddresses+0xa2>
  }
}
 80095ba:	46c0      	nop			; (mov r8, r8)
 80095bc:	46c0      	nop			; (mov r8, r8)
 80095be:	46bd      	mov	sp, r7
 80095c0:	b004      	add	sp, #16
 80095c2:	bd80      	pop	{r7, pc}
 80095c4:	4000b400 	.word	0x4000b400
 80095c8:	40006800 	.word	0x40006800
 80095cc:	ffe0ffff 	.word	0xffe0ffff
 80095d0:	f0ffffff 	.word	0xf0ffffff

080095d4 <FDCAN_CopyMessageToRAM>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData, uint32_t BufferIndex)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b088      	sub	sp, #32
 80095d8:	af00      	add	r7, sp, #0
 80095da:	60f8      	str	r0, [r7, #12]
 80095dc:	60b9      	str	r1, [r7, #8]
 80095de:	607a      	str	r2, [r7, #4]
 80095e0:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	685b      	ldr	r3, [r3, #4]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d10a      	bne.n	8009600 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80095ea:	68bb      	ldr	r3, [r7, #8]
 80095ec:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 80095f2:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 80095fa:	4313      	orrs	r3, r2
 80095fc:	61fb      	str	r3, [r7, #28]
 80095fe:	e00b      	b.n	8009618 <FDCAN_CopyMessageToRAM+0x44>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8009600:	68bb      	ldr	r3, [r7, #8]
 8009602:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8009608:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800960e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8009610:	2280      	movs	r2, #128	; 0x80
 8009612:	05d2      	lsls	r2, r2, #23
 8009614:	4313      	orrs	r3, r2
 8009616:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	6a1b      	ldr	r3, [r3, #32]
 800961c:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8009622:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8009628:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800962e:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8009634:	4313      	orrs	r3, r2
 8009636:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800963c:	683a      	ldr	r2, [r7, #0]
 800963e:	0013      	movs	r3, r2
 8009640:	00db      	lsls	r3, r3, #3
 8009642:	189b      	adds	r3, r3, r2
 8009644:	00db      	lsls	r3, r3, #3
 8009646:	18cb      	adds	r3, r1, r3
 8009648:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800964a:	69bb      	ldr	r3, [r7, #24]
 800964c:	69fa      	ldr	r2, [r7, #28]
 800964e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8009650:	69bb      	ldr	r3, [r7, #24]
 8009652:	3304      	adds	r3, #4
 8009654:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8009656:	69bb      	ldr	r3, [r7, #24]
 8009658:	693a      	ldr	r2, [r7, #16]
 800965a:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	3304      	adds	r3, #4
 8009660:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8009662:	2300      	movs	r3, #0
 8009664:	617b      	str	r3, [r7, #20]
 8009666:	e020      	b.n	80096aa <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8009668:	697b      	ldr	r3, [r7, #20]
 800966a:	3303      	adds	r3, #3
 800966c:	687a      	ldr	r2, [r7, #4]
 800966e:	18d3      	adds	r3, r2, r3
 8009670:	781b      	ldrb	r3, [r3, #0]
 8009672:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	3302      	adds	r3, #2
 8009678:	6879      	ldr	r1, [r7, #4]
 800967a:	18cb      	adds	r3, r1, r3
 800967c:	781b      	ldrb	r3, [r3, #0]
 800967e:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8009680:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	3301      	adds	r3, #1
 8009686:	6879      	ldr	r1, [r7, #4]
 8009688:	18cb      	adds	r3, r1, r3
 800968a:	781b      	ldrb	r3, [r3, #0]
 800968c:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800968e:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8009690:	6879      	ldr	r1, [r7, #4]
 8009692:	697a      	ldr	r2, [r7, #20]
 8009694:	188a      	adds	r2, r1, r2
 8009696:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8009698:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800969a:	69bb      	ldr	r3, [r7, #24]
 800969c:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800969e:	69bb      	ldr	r3, [r7, #24]
 80096a0:	3304      	adds	r3, #4
 80096a2:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80096a4:	697b      	ldr	r3, [r7, #20]
 80096a6:	3304      	adds	r3, #4
 80096a8:	617b      	str	r3, [r7, #20]
 80096aa:	68bb      	ldr	r3, [r7, #8]
 80096ac:	68db      	ldr	r3, [r3, #12]
 80096ae:	0c1b      	lsrs	r3, r3, #16
 80096b0:	4a05      	ldr	r2, [pc, #20]	; (80096c8 <FDCAN_CopyMessageToRAM+0xf4>)
 80096b2:	5cd3      	ldrb	r3, [r2, r3]
 80096b4:	001a      	movs	r2, r3
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d3d5      	bcc.n	8009668 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 80096bc:	46c0      	nop			; (mov r8, r8)
 80096be:	46c0      	nop			; (mov r8, r8)
 80096c0:	46bd      	mov	sp, r7
 80096c2:	b008      	add	sp, #32
 80096c4:	bd80      	pop	{r7, pc}
 80096c6:	46c0      	nop			; (mov r8, r8)
 80096c8:	0800ee6c 	.word	0x0800ee6c

080096cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b086      	sub	sp, #24
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80096d6:	2300      	movs	r3, #0
 80096d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80096da:	e14d      	b.n	8009978 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80096dc:	683b      	ldr	r3, [r7, #0]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	2101      	movs	r1, #1
 80096e2:	697a      	ldr	r2, [r7, #20]
 80096e4:	4091      	lsls	r1, r2
 80096e6:	000a      	movs	r2, r1
 80096e8:	4013      	ands	r3, r2
 80096ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d100      	bne.n	80096f4 <HAL_GPIO_Init+0x28>
 80096f2:	e13e      	b.n	8009972 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	2b01      	cmp	r3, #1
 80096fa:	d00b      	beq.n	8009714 <HAL_GPIO_Init+0x48>
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	685b      	ldr	r3, [r3, #4]
 8009700:	2b02      	cmp	r3, #2
 8009702:	d007      	beq.n	8009714 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8009708:	2b11      	cmp	r3, #17
 800970a:	d003      	beq.n	8009714 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	2b12      	cmp	r3, #18
 8009712:	d130      	bne.n	8009776 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	689b      	ldr	r3, [r3, #8]
 8009718:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800971a:	697b      	ldr	r3, [r7, #20]
 800971c:	005b      	lsls	r3, r3, #1
 800971e:	2203      	movs	r2, #3
 8009720:	409a      	lsls	r2, r3
 8009722:	0013      	movs	r3, r2
 8009724:	43da      	mvns	r2, r3
 8009726:	693b      	ldr	r3, [r7, #16]
 8009728:	4013      	ands	r3, r2
 800972a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	68da      	ldr	r2, [r3, #12]
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	005b      	lsls	r3, r3, #1
 8009734:	409a      	lsls	r2, r3
 8009736:	0013      	movs	r3, r2
 8009738:	693a      	ldr	r2, [r7, #16]
 800973a:	4313      	orrs	r3, r2
 800973c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	693a      	ldr	r2, [r7, #16]
 8009742:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800974a:	2201      	movs	r2, #1
 800974c:	697b      	ldr	r3, [r7, #20]
 800974e:	409a      	lsls	r2, r3
 8009750:	0013      	movs	r3, r2
 8009752:	43da      	mvns	r2, r3
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	4013      	ands	r3, r2
 8009758:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800975a:	683b      	ldr	r3, [r7, #0]
 800975c:	685b      	ldr	r3, [r3, #4]
 800975e:	091b      	lsrs	r3, r3, #4
 8009760:	2201      	movs	r2, #1
 8009762:	401a      	ands	r2, r3
 8009764:	697b      	ldr	r3, [r7, #20]
 8009766:	409a      	lsls	r2, r3
 8009768:	0013      	movs	r3, r2
 800976a:	693a      	ldr	r2, [r7, #16]
 800976c:	4313      	orrs	r3, r2
 800976e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	693a      	ldr	r2, [r7, #16]
 8009774:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	68db      	ldr	r3, [r3, #12]
 800977a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800977c:	697b      	ldr	r3, [r7, #20]
 800977e:	005b      	lsls	r3, r3, #1
 8009780:	2203      	movs	r2, #3
 8009782:	409a      	lsls	r2, r3
 8009784:	0013      	movs	r3, r2
 8009786:	43da      	mvns	r2, r3
 8009788:	693b      	ldr	r3, [r7, #16]
 800978a:	4013      	ands	r3, r2
 800978c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	689a      	ldr	r2, [r3, #8]
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	005b      	lsls	r3, r3, #1
 8009796:	409a      	lsls	r2, r3
 8009798:	0013      	movs	r3, r2
 800979a:	693a      	ldr	r2, [r7, #16]
 800979c:	4313      	orrs	r3, r2
 800979e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	693a      	ldr	r2, [r7, #16]
 80097a4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	2b02      	cmp	r3, #2
 80097ac:	d003      	beq.n	80097b6 <HAL_GPIO_Init+0xea>
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	685b      	ldr	r3, [r3, #4]
 80097b2:	2b12      	cmp	r3, #18
 80097b4:	d123      	bne.n	80097fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80097b6:	697b      	ldr	r3, [r7, #20]
 80097b8:	08da      	lsrs	r2, r3, #3
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	3208      	adds	r2, #8
 80097be:	0092      	lsls	r2, r2, #2
 80097c0:	58d3      	ldr	r3, [r2, r3]
 80097c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80097c4:	697b      	ldr	r3, [r7, #20]
 80097c6:	2207      	movs	r2, #7
 80097c8:	4013      	ands	r3, r2
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	220f      	movs	r2, #15
 80097ce:	409a      	lsls	r2, r3
 80097d0:	0013      	movs	r3, r2
 80097d2:	43da      	mvns	r2, r3
 80097d4:	693b      	ldr	r3, [r7, #16]
 80097d6:	4013      	ands	r3, r2
 80097d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	691a      	ldr	r2, [r3, #16]
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	2107      	movs	r1, #7
 80097e2:	400b      	ands	r3, r1
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	409a      	lsls	r2, r3
 80097e8:	0013      	movs	r3, r2
 80097ea:	693a      	ldr	r2, [r7, #16]
 80097ec:	4313      	orrs	r3, r2
 80097ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	08da      	lsrs	r2, r3, #3
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	3208      	adds	r2, #8
 80097f8:	0092      	lsls	r2, r2, #2
 80097fa:	6939      	ldr	r1, [r7, #16]
 80097fc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8009804:	697b      	ldr	r3, [r7, #20]
 8009806:	005b      	lsls	r3, r3, #1
 8009808:	2203      	movs	r2, #3
 800980a:	409a      	lsls	r2, r3
 800980c:	0013      	movs	r3, r2
 800980e:	43da      	mvns	r2, r3
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	4013      	ands	r3, r2
 8009814:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	685b      	ldr	r3, [r3, #4]
 800981a:	2203      	movs	r2, #3
 800981c:	401a      	ands	r2, r3
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	005b      	lsls	r3, r3, #1
 8009822:	409a      	lsls	r2, r3
 8009824:	0013      	movs	r3, r2
 8009826:	693a      	ldr	r2, [r7, #16]
 8009828:	4313      	orrs	r3, r2
 800982a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	693a      	ldr	r2, [r7, #16]
 8009830:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	685a      	ldr	r2, [r3, #4]
 8009836:	2380      	movs	r3, #128	; 0x80
 8009838:	055b      	lsls	r3, r3, #21
 800983a:	4013      	ands	r3, r2
 800983c:	d100      	bne.n	8009840 <HAL_GPIO_Init+0x174>
 800983e:	e098      	b.n	8009972 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8009840:	4a53      	ldr	r2, [pc, #332]	; (8009990 <HAL_GPIO_Init+0x2c4>)
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	089b      	lsrs	r3, r3, #2
 8009846:	3318      	adds	r3, #24
 8009848:	009b      	lsls	r3, r3, #2
 800984a:	589b      	ldr	r3, [r3, r2]
 800984c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	2203      	movs	r2, #3
 8009852:	4013      	ands	r3, r2
 8009854:	00db      	lsls	r3, r3, #3
 8009856:	220f      	movs	r2, #15
 8009858:	409a      	lsls	r2, r3
 800985a:	0013      	movs	r3, r2
 800985c:	43da      	mvns	r2, r3
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	4013      	ands	r3, r2
 8009862:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8009864:	687a      	ldr	r2, [r7, #4]
 8009866:	23a0      	movs	r3, #160	; 0xa0
 8009868:	05db      	lsls	r3, r3, #23
 800986a:	429a      	cmp	r2, r3
 800986c:	d019      	beq.n	80098a2 <HAL_GPIO_Init+0x1d6>
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	4a48      	ldr	r2, [pc, #288]	; (8009994 <HAL_GPIO_Init+0x2c8>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d013      	beq.n	800989e <HAL_GPIO_Init+0x1d2>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	4a47      	ldr	r2, [pc, #284]	; (8009998 <HAL_GPIO_Init+0x2cc>)
 800987a:	4293      	cmp	r3, r2
 800987c:	d00d      	beq.n	800989a <HAL_GPIO_Init+0x1ce>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	4a46      	ldr	r2, [pc, #280]	; (800999c <HAL_GPIO_Init+0x2d0>)
 8009882:	4293      	cmp	r3, r2
 8009884:	d007      	beq.n	8009896 <HAL_GPIO_Init+0x1ca>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	4a45      	ldr	r2, [pc, #276]	; (80099a0 <HAL_GPIO_Init+0x2d4>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d101      	bne.n	8009892 <HAL_GPIO_Init+0x1c6>
 800988e:	2304      	movs	r3, #4
 8009890:	e008      	b.n	80098a4 <HAL_GPIO_Init+0x1d8>
 8009892:	2305      	movs	r3, #5
 8009894:	e006      	b.n	80098a4 <HAL_GPIO_Init+0x1d8>
 8009896:	2303      	movs	r3, #3
 8009898:	e004      	b.n	80098a4 <HAL_GPIO_Init+0x1d8>
 800989a:	2302      	movs	r3, #2
 800989c:	e002      	b.n	80098a4 <HAL_GPIO_Init+0x1d8>
 800989e:	2301      	movs	r3, #1
 80098a0:	e000      	b.n	80098a4 <HAL_GPIO_Init+0x1d8>
 80098a2:	2300      	movs	r3, #0
 80098a4:	697a      	ldr	r2, [r7, #20]
 80098a6:	2103      	movs	r1, #3
 80098a8:	400a      	ands	r2, r1
 80098aa:	00d2      	lsls	r2, r2, #3
 80098ac:	4093      	lsls	r3, r2
 80098ae:	693a      	ldr	r2, [r7, #16]
 80098b0:	4313      	orrs	r3, r2
 80098b2:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80098b4:	4936      	ldr	r1, [pc, #216]	; (8009990 <HAL_GPIO_Init+0x2c4>)
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	089b      	lsrs	r3, r3, #2
 80098ba:	3318      	adds	r3, #24
 80098bc:	009b      	lsls	r3, r3, #2
 80098be:	693a      	ldr	r2, [r7, #16]
 80098c0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80098c2:	4a33      	ldr	r2, [pc, #204]	; (8009990 <HAL_GPIO_Init+0x2c4>)
 80098c4:	2380      	movs	r3, #128	; 0x80
 80098c6:	58d3      	ldr	r3, [r2, r3]
 80098c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	43da      	mvns	r2, r3
 80098ce:	693b      	ldr	r3, [r7, #16]
 80098d0:	4013      	ands	r3, r2
 80098d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	685a      	ldr	r2, [r3, #4]
 80098d8:	2380      	movs	r3, #128	; 0x80
 80098da:	025b      	lsls	r3, r3, #9
 80098dc:	4013      	ands	r3, r2
 80098de:	d003      	beq.n	80098e8 <HAL_GPIO_Init+0x21c>
        {
          temp |= iocurrent;
 80098e0:	693a      	ldr	r2, [r7, #16]
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	4313      	orrs	r3, r2
 80098e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80098e8:	4929      	ldr	r1, [pc, #164]	; (8009990 <HAL_GPIO_Init+0x2c4>)
 80098ea:	2280      	movs	r2, #128	; 0x80
 80098ec:	693b      	ldr	r3, [r7, #16]
 80098ee:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 80098f0:	4a27      	ldr	r2, [pc, #156]	; (8009990 <HAL_GPIO_Init+0x2c4>)
 80098f2:	2384      	movs	r3, #132	; 0x84
 80098f4:	58d3      	ldr	r3, [r2, r3]
 80098f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	43da      	mvns	r2, r3
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	4013      	ands	r3, r2
 8009900:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	685a      	ldr	r2, [r3, #4]
 8009906:	2380      	movs	r3, #128	; 0x80
 8009908:	029b      	lsls	r3, r3, #10
 800990a:	4013      	ands	r3, r2
 800990c:	d003      	beq.n	8009916 <HAL_GPIO_Init+0x24a>
        {
          temp |= iocurrent;
 800990e:	693a      	ldr	r2, [r7, #16]
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	4313      	orrs	r3, r2
 8009914:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009916:	491e      	ldr	r1, [pc, #120]	; (8009990 <HAL_GPIO_Init+0x2c4>)
 8009918:	2284      	movs	r2, #132	; 0x84
 800991a:	693b      	ldr	r3, [r7, #16]
 800991c:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800991e:	4b1c      	ldr	r3, [pc, #112]	; (8009990 <HAL_GPIO_Init+0x2c4>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	43da      	mvns	r2, r3
 8009928:	693b      	ldr	r3, [r7, #16]
 800992a:	4013      	ands	r3, r2
 800992c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	685a      	ldr	r2, [r3, #4]
 8009932:	2380      	movs	r3, #128	; 0x80
 8009934:	035b      	lsls	r3, r3, #13
 8009936:	4013      	ands	r3, r2
 8009938:	d003      	beq.n	8009942 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 800993a:	693a      	ldr	r2, [r7, #16]
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	4313      	orrs	r3, r2
 8009940:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009942:	4b13      	ldr	r3, [pc, #76]	; (8009990 <HAL_GPIO_Init+0x2c4>)
 8009944:	693a      	ldr	r2, [r7, #16]
 8009946:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8009948:	4b11      	ldr	r3, [pc, #68]	; (8009990 <HAL_GPIO_Init+0x2c4>)
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	43da      	mvns	r2, r3
 8009952:	693b      	ldr	r3, [r7, #16]
 8009954:	4013      	ands	r3, r2
 8009956:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	685a      	ldr	r2, [r3, #4]
 800995c:	2380      	movs	r3, #128	; 0x80
 800995e:	039b      	lsls	r3, r3, #14
 8009960:	4013      	ands	r3, r2
 8009962:	d003      	beq.n	800996c <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8009964:	693a      	ldr	r2, [r7, #16]
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	4313      	orrs	r3, r2
 800996a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800996c:	4b08      	ldr	r3, [pc, #32]	; (8009990 <HAL_GPIO_Init+0x2c4>)
 800996e:	693a      	ldr	r2, [r7, #16]
 8009970:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	3301      	adds	r3, #1
 8009976:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	681a      	ldr	r2, [r3, #0]
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	40da      	lsrs	r2, r3
 8009980:	1e13      	subs	r3, r2, #0
 8009982:	d000      	beq.n	8009986 <HAL_GPIO_Init+0x2ba>
 8009984:	e6aa      	b.n	80096dc <HAL_GPIO_Init+0x10>
  }
}
 8009986:	46c0      	nop			; (mov r8, r8)
 8009988:	46c0      	nop			; (mov r8, r8)
 800998a:	46bd      	mov	sp, r7
 800998c:	b006      	add	sp, #24
 800998e:	bd80      	pop	{r7, pc}
 8009990:	40021800 	.word	0x40021800
 8009994:	50000400 	.word	0x50000400
 8009998:	50000800 	.word	0x50000800
 800999c:	50000c00 	.word	0x50000c00
 80099a0:	50001000 	.word	0x50001000

080099a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b082      	sub	sp, #8
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	0008      	movs	r0, r1
 80099ae:	0011      	movs	r1, r2
 80099b0:	1cbb      	adds	r3, r7, #2
 80099b2:	1c02      	adds	r2, r0, #0
 80099b4:	801a      	strh	r2, [r3, #0]
 80099b6:	1c7b      	adds	r3, r7, #1
 80099b8:	1c0a      	adds	r2, r1, #0
 80099ba:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80099bc:	1c7b      	adds	r3, r7, #1
 80099be:	781b      	ldrb	r3, [r3, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d004      	beq.n	80099ce <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80099c4:	1cbb      	adds	r3, r7, #2
 80099c6:	881a      	ldrh	r2, [r3, #0]
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80099cc:	e003      	b.n	80099d6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80099ce:	1cbb      	adds	r3, r7, #2
 80099d0:	881a      	ldrh	r2, [r3, #0]
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80099d6:	46c0      	nop			; (mov r8, r8)
 80099d8:	46bd      	mov	sp, r7
 80099da:	b002      	add	sp, #8
 80099dc:	bd80      	pop	{r7, pc}
	...

080099e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b084      	sub	sp, #16
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80099e8:	4b19      	ldr	r3, [pc, #100]	; (8009a50 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4a19      	ldr	r2, [pc, #100]	; (8009a54 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80099ee:	4013      	ands	r3, r2
 80099f0:	0019      	movs	r1, r3
 80099f2:	4b17      	ldr	r3, [pc, #92]	; (8009a50 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80099f4:	687a      	ldr	r2, [r7, #4]
 80099f6:	430a      	orrs	r2, r1
 80099f8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80099fa:	687a      	ldr	r2, [r7, #4]
 80099fc:	2380      	movs	r3, #128	; 0x80
 80099fe:	009b      	lsls	r3, r3, #2
 8009a00:	429a      	cmp	r2, r3
 8009a02:	d11f      	bne.n	8009a44 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 8009a04:	4b14      	ldr	r3, [pc, #80]	; (8009a58 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8009a06:	681a      	ldr	r2, [r3, #0]
 8009a08:	0013      	movs	r3, r2
 8009a0a:	005b      	lsls	r3, r3, #1
 8009a0c:	189b      	adds	r3, r3, r2
 8009a0e:	005b      	lsls	r3, r3, #1
 8009a10:	4912      	ldr	r1, [pc, #72]	; (8009a5c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8009a12:	0018      	movs	r0, r3
 8009a14:	f7f6 fb8a 	bl	800012c <__udivsi3>
 8009a18:	0003      	movs	r3, r0
 8009a1a:	3301      	adds	r3, #1
 8009a1c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009a1e:	e008      	b.n	8009a32 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d003      	beq.n	8009a2e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	3b01      	subs	r3, #1
 8009a2a:	60fb      	str	r3, [r7, #12]
 8009a2c:	e001      	b.n	8009a32 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8009a2e:	2303      	movs	r3, #3
 8009a30:	e009      	b.n	8009a46 <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009a32:	4b07      	ldr	r3, [pc, #28]	; (8009a50 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8009a34:	695a      	ldr	r2, [r3, #20]
 8009a36:	2380      	movs	r3, #128	; 0x80
 8009a38:	00db      	lsls	r3, r3, #3
 8009a3a:	401a      	ands	r2, r3
 8009a3c:	2380      	movs	r3, #128	; 0x80
 8009a3e:	00db      	lsls	r3, r3, #3
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d0ed      	beq.n	8009a20 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8009a44:	2300      	movs	r3, #0
}
 8009a46:	0018      	movs	r0, r3
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	b004      	add	sp, #16
 8009a4c:	bd80      	pop	{r7, pc}
 8009a4e:	46c0      	nop			; (mov r8, r8)
 8009a50:	40007000 	.word	0x40007000
 8009a54:	fffff9ff 	.word	0xfffff9ff
 8009a58:	20000238 	.word	0x20000238
 8009a5c:	000f4240 	.word	0x000f4240

08009a60 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8009a64:	4b03      	ldr	r3, [pc, #12]	; (8009a74 <LL_RCC_GetAPB1Prescaler+0x14>)
 8009a66:	689a      	ldr	r2, [r3, #8]
 8009a68:	23e0      	movs	r3, #224	; 0xe0
 8009a6a:	01db      	lsls	r3, r3, #7
 8009a6c:	4013      	ands	r3, r2
}
 8009a6e:	0018      	movs	r0, r3
 8009a70:	46bd      	mov	sp, r7
 8009a72:	bd80      	pop	{r7, pc}
 8009a74:	40021000 	.word	0x40021000

08009a78 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009a78:	b580      	push	{r7, lr}
 8009a7a:	b088      	sub	sp, #32
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d102      	bne.n	8009a8c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009a86:	2301      	movs	r3, #1
 8009a88:	f000 fb56 	bl	800a138 <HAL_RCC_OscConfig+0x6c0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	2201      	movs	r2, #1
 8009a92:	4013      	ands	r3, r2
 8009a94:	d100      	bne.n	8009a98 <HAL_RCC_OscConfig+0x20>
 8009a96:	e07d      	b.n	8009b94 <HAL_RCC_OscConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009a98:	4bc3      	ldr	r3, [pc, #780]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009a9a:	689b      	ldr	r3, [r3, #8]
 8009a9c:	2238      	movs	r2, #56	; 0x38
 8009a9e:	4013      	ands	r3, r2
 8009aa0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009aa2:	4bc1      	ldr	r3, [pc, #772]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009aa4:	68db      	ldr	r3, [r3, #12]
 8009aa6:	2203      	movs	r2, #3
 8009aa8:	4013      	ands	r3, r2
 8009aaa:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8009aac:	69bb      	ldr	r3, [r7, #24]
 8009aae:	2b10      	cmp	r3, #16
 8009ab0:	d102      	bne.n	8009ab8 <HAL_RCC_OscConfig+0x40>
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	2b03      	cmp	r3, #3
 8009ab6:	d002      	beq.n	8009abe <HAL_RCC_OscConfig+0x46>
 8009ab8:	69bb      	ldr	r3, [r7, #24]
 8009aba:	2b08      	cmp	r3, #8
 8009abc:	d10c      	bne.n	8009ad8 <HAL_RCC_OscConfig+0x60>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009abe:	4bba      	ldr	r3, [pc, #744]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009ac0:	681a      	ldr	r2, [r3, #0]
 8009ac2:	2380      	movs	r3, #128	; 0x80
 8009ac4:	029b      	lsls	r3, r3, #10
 8009ac6:	4013      	ands	r3, r2
 8009ac8:	d063      	beq.n	8009b92 <HAL_RCC_OscConfig+0x11a>
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	685b      	ldr	r3, [r3, #4]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d15f      	bne.n	8009b92 <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	f000 fb30 	bl	800a138 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	685a      	ldr	r2, [r3, #4]
 8009adc:	2380      	movs	r3, #128	; 0x80
 8009ade:	025b      	lsls	r3, r3, #9
 8009ae0:	429a      	cmp	r2, r3
 8009ae2:	d107      	bne.n	8009af4 <HAL_RCC_OscConfig+0x7c>
 8009ae4:	4bb0      	ldr	r3, [pc, #704]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009ae6:	681a      	ldr	r2, [r3, #0]
 8009ae8:	4baf      	ldr	r3, [pc, #700]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009aea:	2180      	movs	r1, #128	; 0x80
 8009aec:	0249      	lsls	r1, r1, #9
 8009aee:	430a      	orrs	r2, r1
 8009af0:	601a      	str	r2, [r3, #0]
 8009af2:	e020      	b.n	8009b36 <HAL_RCC_OscConfig+0xbe>
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	685a      	ldr	r2, [r3, #4]
 8009af8:	23a0      	movs	r3, #160	; 0xa0
 8009afa:	02db      	lsls	r3, r3, #11
 8009afc:	429a      	cmp	r2, r3
 8009afe:	d10e      	bne.n	8009b1e <HAL_RCC_OscConfig+0xa6>
 8009b00:	4ba9      	ldr	r3, [pc, #676]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009b02:	681a      	ldr	r2, [r3, #0]
 8009b04:	4ba8      	ldr	r3, [pc, #672]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009b06:	2180      	movs	r1, #128	; 0x80
 8009b08:	02c9      	lsls	r1, r1, #11
 8009b0a:	430a      	orrs	r2, r1
 8009b0c:	601a      	str	r2, [r3, #0]
 8009b0e:	4ba6      	ldr	r3, [pc, #664]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	4ba5      	ldr	r3, [pc, #660]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009b14:	2180      	movs	r1, #128	; 0x80
 8009b16:	0249      	lsls	r1, r1, #9
 8009b18:	430a      	orrs	r2, r1
 8009b1a:	601a      	str	r2, [r3, #0]
 8009b1c:	e00b      	b.n	8009b36 <HAL_RCC_OscConfig+0xbe>
 8009b1e:	4ba2      	ldr	r3, [pc, #648]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009b20:	681a      	ldr	r2, [r3, #0]
 8009b22:	4ba1      	ldr	r3, [pc, #644]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009b24:	49a1      	ldr	r1, [pc, #644]	; (8009dac <HAL_RCC_OscConfig+0x334>)
 8009b26:	400a      	ands	r2, r1
 8009b28:	601a      	str	r2, [r3, #0]
 8009b2a:	4b9f      	ldr	r3, [pc, #636]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009b2c:	681a      	ldr	r2, [r3, #0]
 8009b2e:	4b9e      	ldr	r3, [pc, #632]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009b30:	499f      	ldr	r1, [pc, #636]	; (8009db0 <HAL_RCC_OscConfig+0x338>)
 8009b32:	400a      	ands	r2, r1
 8009b34:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d014      	beq.n	8009b68 <HAL_RCC_OscConfig+0xf0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b3e:	f7fe fe37 	bl	80087b0 <HAL_GetTick>
 8009b42:	0003      	movs	r3, r0
 8009b44:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b46:	e008      	b.n	8009b5a <HAL_RCC_OscConfig+0xe2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b48:	f7fe fe32 	bl	80087b0 <HAL_GetTick>
 8009b4c:	0002      	movs	r2, r0
 8009b4e:	693b      	ldr	r3, [r7, #16]
 8009b50:	1ad3      	subs	r3, r2, r3
 8009b52:	2b64      	cmp	r3, #100	; 0x64
 8009b54:	d901      	bls.n	8009b5a <HAL_RCC_OscConfig+0xe2>
          {
            return HAL_TIMEOUT;
 8009b56:	2303      	movs	r3, #3
 8009b58:	e2ee      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009b5a:	4b93      	ldr	r3, [pc, #588]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009b5c:	681a      	ldr	r2, [r3, #0]
 8009b5e:	2380      	movs	r3, #128	; 0x80
 8009b60:	029b      	lsls	r3, r3, #10
 8009b62:	4013      	ands	r3, r2
 8009b64:	d0f0      	beq.n	8009b48 <HAL_RCC_OscConfig+0xd0>
 8009b66:	e015      	b.n	8009b94 <HAL_RCC_OscConfig+0x11c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b68:	f7fe fe22 	bl	80087b0 <HAL_GetTick>
 8009b6c:	0003      	movs	r3, r0
 8009b6e:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009b70:	e008      	b.n	8009b84 <HAL_RCC_OscConfig+0x10c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009b72:	f7fe fe1d 	bl	80087b0 <HAL_GetTick>
 8009b76:	0002      	movs	r2, r0
 8009b78:	693b      	ldr	r3, [r7, #16]
 8009b7a:	1ad3      	subs	r3, r2, r3
 8009b7c:	2b64      	cmp	r3, #100	; 0x64
 8009b7e:	d901      	bls.n	8009b84 <HAL_RCC_OscConfig+0x10c>
          {
            return HAL_TIMEOUT;
 8009b80:	2303      	movs	r3, #3
 8009b82:	e2d9      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009b84:	4b88      	ldr	r3, [pc, #544]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009b86:	681a      	ldr	r2, [r3, #0]
 8009b88:	2380      	movs	r3, #128	; 0x80
 8009b8a:	029b      	lsls	r3, r3, #10
 8009b8c:	4013      	ands	r3, r2
 8009b8e:	d1f0      	bne.n	8009b72 <HAL_RCC_OscConfig+0xfa>
 8009b90:	e000      	b.n	8009b94 <HAL_RCC_OscConfig+0x11c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009b92:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	2202      	movs	r2, #2
 8009b9a:	4013      	ands	r3, r2
 8009b9c:	d100      	bne.n	8009ba0 <HAL_RCC_OscConfig+0x128>
 8009b9e:	e099      	b.n	8009cd4 <HAL_RCC_OscConfig+0x25c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009ba0:	4b81      	ldr	r3, [pc, #516]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009ba2:	689b      	ldr	r3, [r3, #8]
 8009ba4:	2238      	movs	r2, #56	; 0x38
 8009ba6:	4013      	ands	r3, r2
 8009ba8:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009baa:	4b7f      	ldr	r3, [pc, #508]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009bac:	68db      	ldr	r3, [r3, #12]
 8009bae:	2203      	movs	r2, #3
 8009bb0:	4013      	ands	r3, r2
 8009bb2:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8009bb4:	69bb      	ldr	r3, [r7, #24]
 8009bb6:	2b10      	cmp	r3, #16
 8009bb8:	d102      	bne.n	8009bc0 <HAL_RCC_OscConfig+0x148>
 8009bba:	697b      	ldr	r3, [r7, #20]
 8009bbc:	2b02      	cmp	r3, #2
 8009bbe:	d002      	beq.n	8009bc6 <HAL_RCC_OscConfig+0x14e>
 8009bc0:	69bb      	ldr	r3, [r7, #24]
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d135      	bne.n	8009c32 <HAL_RCC_OscConfig+0x1ba>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009bc6:	4b78      	ldr	r3, [pc, #480]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009bc8:	681a      	ldr	r2, [r3, #0]
 8009bca:	2380      	movs	r3, #128	; 0x80
 8009bcc:	00db      	lsls	r3, r3, #3
 8009bce:	4013      	ands	r3, r2
 8009bd0:	d005      	beq.n	8009bde <HAL_RCC_OscConfig+0x166>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	68db      	ldr	r3, [r3, #12]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d101      	bne.n	8009bde <HAL_RCC_OscConfig+0x166>
      {
        return HAL_ERROR;
 8009bda:	2301      	movs	r3, #1
 8009bdc:	e2ac      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009bde:	4b72      	ldr	r3, [pc, #456]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009be0:	685b      	ldr	r3, [r3, #4]
 8009be2:	4a74      	ldr	r2, [pc, #464]	; (8009db4 <HAL_RCC_OscConfig+0x33c>)
 8009be4:	4013      	ands	r3, r2
 8009be6:	0019      	movs	r1, r3
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	695b      	ldr	r3, [r3, #20]
 8009bec:	021a      	lsls	r2, r3, #8
 8009bee:	4b6e      	ldr	r3, [pc, #440]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009bf0:	430a      	orrs	r2, r1
 8009bf2:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009bf4:	69bb      	ldr	r3, [r7, #24]
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d112      	bne.n	8009c20 <HAL_RCC_OscConfig+0x1a8>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009bfa:	4b6b      	ldr	r3, [pc, #428]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	4a6e      	ldr	r2, [pc, #440]	; (8009db8 <HAL_RCC_OscConfig+0x340>)
 8009c00:	4013      	ands	r3, r2
 8009c02:	0019      	movs	r1, r3
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	691a      	ldr	r2, [r3, #16]
 8009c08:	4b67      	ldr	r3, [pc, #412]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009c0a:	430a      	orrs	r2, r1
 8009c0c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8009c0e:	4b66      	ldr	r3, [pc, #408]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	0adb      	lsrs	r3, r3, #11
 8009c14:	2207      	movs	r2, #7
 8009c16:	4013      	ands	r3, r2
 8009c18:	4a68      	ldr	r2, [pc, #416]	; (8009dbc <HAL_RCC_OscConfig+0x344>)
 8009c1a:	40da      	lsrs	r2, r3
 8009c1c:	4b68      	ldr	r3, [pc, #416]	; (8009dc0 <HAL_RCC_OscConfig+0x348>)
 8009c1e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009c20:	4b68      	ldr	r3, [pc, #416]	; (8009dc4 <HAL_RCC_OscConfig+0x34c>)
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	0018      	movs	r0, r3
 8009c26:	f7fe fbd1 	bl	80083cc <HAL_InitTick>
 8009c2a:	1e03      	subs	r3, r0, #0
 8009c2c:	d051      	beq.n	8009cd2 <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_ERROR;
 8009c2e:	2301      	movs	r3, #1
 8009c30:	e282      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	68db      	ldr	r3, [r3, #12]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d030      	beq.n	8009c9c <HAL_RCC_OscConfig+0x224>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8009c3a:	4b5b      	ldr	r3, [pc, #364]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	4a5e      	ldr	r2, [pc, #376]	; (8009db8 <HAL_RCC_OscConfig+0x340>)
 8009c40:	4013      	ands	r3, r2
 8009c42:	0019      	movs	r1, r3
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	691a      	ldr	r2, [r3, #16]
 8009c48:	4b57      	ldr	r3, [pc, #348]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009c4a:	430a      	orrs	r2, r1
 8009c4c:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8009c4e:	4b56      	ldr	r3, [pc, #344]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009c50:	681a      	ldr	r2, [r3, #0]
 8009c52:	4b55      	ldr	r3, [pc, #340]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009c54:	2180      	movs	r1, #128	; 0x80
 8009c56:	0049      	lsls	r1, r1, #1
 8009c58:	430a      	orrs	r2, r1
 8009c5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009c5c:	f7fe fda8 	bl	80087b0 <HAL_GetTick>
 8009c60:	0003      	movs	r3, r0
 8009c62:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009c64:	e008      	b.n	8009c78 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009c66:	f7fe fda3 	bl	80087b0 <HAL_GetTick>
 8009c6a:	0002      	movs	r2, r0
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	1ad3      	subs	r3, r2, r3
 8009c70:	2b02      	cmp	r3, #2
 8009c72:	d901      	bls.n	8009c78 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8009c74:	2303      	movs	r3, #3
 8009c76:	e25f      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009c78:	4b4b      	ldr	r3, [pc, #300]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009c7a:	681a      	ldr	r2, [r3, #0]
 8009c7c:	2380      	movs	r3, #128	; 0x80
 8009c7e:	00db      	lsls	r3, r3, #3
 8009c80:	4013      	ands	r3, r2
 8009c82:	d0f0      	beq.n	8009c66 <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009c84:	4b48      	ldr	r3, [pc, #288]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009c86:	685b      	ldr	r3, [r3, #4]
 8009c88:	4a4a      	ldr	r2, [pc, #296]	; (8009db4 <HAL_RCC_OscConfig+0x33c>)
 8009c8a:	4013      	ands	r3, r2
 8009c8c:	0019      	movs	r1, r3
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	695b      	ldr	r3, [r3, #20]
 8009c92:	021a      	lsls	r2, r3, #8
 8009c94:	4b44      	ldr	r3, [pc, #272]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009c96:	430a      	orrs	r2, r1
 8009c98:	605a      	str	r2, [r3, #4]
 8009c9a:	e01b      	b.n	8009cd4 <HAL_RCC_OscConfig+0x25c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8009c9c:	4b42      	ldr	r3, [pc, #264]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009c9e:	681a      	ldr	r2, [r3, #0]
 8009ca0:	4b41      	ldr	r3, [pc, #260]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009ca2:	4949      	ldr	r1, [pc, #292]	; (8009dc8 <HAL_RCC_OscConfig+0x350>)
 8009ca4:	400a      	ands	r2, r1
 8009ca6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ca8:	f7fe fd82 	bl	80087b0 <HAL_GetTick>
 8009cac:	0003      	movs	r3, r0
 8009cae:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009cb0:	e008      	b.n	8009cc4 <HAL_RCC_OscConfig+0x24c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009cb2:	f7fe fd7d 	bl	80087b0 <HAL_GetTick>
 8009cb6:	0002      	movs	r2, r0
 8009cb8:	693b      	ldr	r3, [r7, #16]
 8009cba:	1ad3      	subs	r3, r2, r3
 8009cbc:	2b02      	cmp	r3, #2
 8009cbe:	d901      	bls.n	8009cc4 <HAL_RCC_OscConfig+0x24c>
          {
            return HAL_TIMEOUT;
 8009cc0:	2303      	movs	r3, #3
 8009cc2:	e239      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009cc4:	4b38      	ldr	r3, [pc, #224]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009cc6:	681a      	ldr	r2, [r3, #0]
 8009cc8:	2380      	movs	r3, #128	; 0x80
 8009cca:	00db      	lsls	r3, r3, #3
 8009ccc:	4013      	ands	r3, r2
 8009cce:	d1f0      	bne.n	8009cb2 <HAL_RCC_OscConfig+0x23a>
 8009cd0:	e000      	b.n	8009cd4 <HAL_RCC_OscConfig+0x25c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009cd2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	2208      	movs	r2, #8
 8009cda:	4013      	ands	r3, r2
 8009cdc:	d047      	beq.n	8009d6e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8009cde:	4b32      	ldr	r3, [pc, #200]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009ce0:	689b      	ldr	r3, [r3, #8]
 8009ce2:	2238      	movs	r2, #56	; 0x38
 8009ce4:	4013      	ands	r3, r2
 8009ce6:	2b18      	cmp	r3, #24
 8009ce8:	d10a      	bne.n	8009d00 <HAL_RCC_OscConfig+0x288>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8009cea:	4b2f      	ldr	r3, [pc, #188]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009cec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009cee:	2202      	movs	r2, #2
 8009cf0:	4013      	ands	r3, r2
 8009cf2:	d03c      	beq.n	8009d6e <HAL_RCC_OscConfig+0x2f6>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	699b      	ldr	r3, [r3, #24]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d138      	bne.n	8009d6e <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 8009cfc:	2301      	movs	r3, #1
 8009cfe:	e21b      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	699b      	ldr	r3, [r3, #24]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d019      	beq.n	8009d3c <HAL_RCC_OscConfig+0x2c4>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8009d08:	4b27      	ldr	r3, [pc, #156]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009d0a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009d0c:	4b26      	ldr	r3, [pc, #152]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009d0e:	2101      	movs	r1, #1
 8009d10:	430a      	orrs	r2, r1
 8009d12:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d14:	f7fe fd4c 	bl	80087b0 <HAL_GetTick>
 8009d18:	0003      	movs	r3, r0
 8009d1a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009d1c:	e008      	b.n	8009d30 <HAL_RCC_OscConfig+0x2b8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d1e:	f7fe fd47 	bl	80087b0 <HAL_GetTick>
 8009d22:	0002      	movs	r2, r0
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	1ad3      	subs	r3, r2, r3
 8009d28:	2b02      	cmp	r3, #2
 8009d2a:	d901      	bls.n	8009d30 <HAL_RCC_OscConfig+0x2b8>
          {
            return HAL_TIMEOUT;
 8009d2c:	2303      	movs	r3, #3
 8009d2e:	e203      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009d30:	4b1d      	ldr	r3, [pc, #116]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009d32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d34:	2202      	movs	r2, #2
 8009d36:	4013      	ands	r3, r2
 8009d38:	d0f1      	beq.n	8009d1e <HAL_RCC_OscConfig+0x2a6>
 8009d3a:	e018      	b.n	8009d6e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8009d3c:	4b1a      	ldr	r3, [pc, #104]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009d3e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8009d40:	4b19      	ldr	r3, [pc, #100]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009d42:	2101      	movs	r1, #1
 8009d44:	438a      	bics	r2, r1
 8009d46:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d48:	f7fe fd32 	bl	80087b0 <HAL_GetTick>
 8009d4c:	0003      	movs	r3, r0
 8009d4e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009d50:	e008      	b.n	8009d64 <HAL_RCC_OscConfig+0x2ec>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009d52:	f7fe fd2d 	bl	80087b0 <HAL_GetTick>
 8009d56:	0002      	movs	r2, r0
 8009d58:	693b      	ldr	r3, [r7, #16]
 8009d5a:	1ad3      	subs	r3, r2, r3
 8009d5c:	2b02      	cmp	r3, #2
 8009d5e:	d901      	bls.n	8009d64 <HAL_RCC_OscConfig+0x2ec>
          {
            return HAL_TIMEOUT;
 8009d60:	2303      	movs	r3, #3
 8009d62:	e1e9      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009d64:	4b10      	ldr	r3, [pc, #64]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009d66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009d68:	2202      	movs	r2, #2
 8009d6a:	4013      	ands	r3, r2
 8009d6c:	d1f1      	bne.n	8009d52 <HAL_RCC_OscConfig+0x2da>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	2204      	movs	r2, #4
 8009d74:	4013      	ands	r3, r2
 8009d76:	d100      	bne.n	8009d7a <HAL_RCC_OscConfig+0x302>
 8009d78:	e0c6      	b.n	8009f08 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009d7a:	231f      	movs	r3, #31
 8009d7c:	18fb      	adds	r3, r7, r3
 8009d7e:	2200      	movs	r2, #0
 8009d80:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8009d82:	4b09      	ldr	r3, [pc, #36]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009d84:	689b      	ldr	r3, [r3, #8]
 8009d86:	2238      	movs	r2, #56	; 0x38
 8009d88:	4013      	ands	r3, r2
 8009d8a:	2b20      	cmp	r3, #32
 8009d8c:	d11e      	bne.n	8009dcc <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8009d8e:	4b06      	ldr	r3, [pc, #24]	; (8009da8 <HAL_RCC_OscConfig+0x330>)
 8009d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d92:	2202      	movs	r2, #2
 8009d94:	4013      	ands	r3, r2
 8009d96:	d100      	bne.n	8009d9a <HAL_RCC_OscConfig+0x322>
 8009d98:	e0b6      	b.n	8009f08 <HAL_RCC_OscConfig+0x490>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	689b      	ldr	r3, [r3, #8]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d000      	beq.n	8009da4 <HAL_RCC_OscConfig+0x32c>
 8009da2:	e0b1      	b.n	8009f08 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8009da4:	2301      	movs	r3, #1
 8009da6:	e1c7      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
 8009da8:	40021000 	.word	0x40021000
 8009dac:	fffeffff 	.word	0xfffeffff
 8009db0:	fffbffff 	.word	0xfffbffff
 8009db4:	ffff80ff 	.word	0xffff80ff
 8009db8:	ffffc7ff 	.word	0xffffc7ff
 8009dbc:	00f42400 	.word	0x00f42400
 8009dc0:	20000238 	.word	0x20000238
 8009dc4:	2000023c 	.word	0x2000023c
 8009dc8:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009dcc:	4bb8      	ldr	r3, [pc, #736]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009dce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009dd0:	2380      	movs	r3, #128	; 0x80
 8009dd2:	055b      	lsls	r3, r3, #21
 8009dd4:	4013      	ands	r3, r2
 8009dd6:	d101      	bne.n	8009ddc <HAL_RCC_OscConfig+0x364>
 8009dd8:	2301      	movs	r3, #1
 8009dda:	e000      	b.n	8009dde <HAL_RCC_OscConfig+0x366>
 8009ddc:	2300      	movs	r3, #0
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d011      	beq.n	8009e06 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8009de2:	4bb3      	ldr	r3, [pc, #716]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009de4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009de6:	4bb2      	ldr	r3, [pc, #712]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009de8:	2180      	movs	r1, #128	; 0x80
 8009dea:	0549      	lsls	r1, r1, #21
 8009dec:	430a      	orrs	r2, r1
 8009dee:	63da      	str	r2, [r3, #60]	; 0x3c
 8009df0:	4baf      	ldr	r3, [pc, #700]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009df2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009df4:	2380      	movs	r3, #128	; 0x80
 8009df6:	055b      	lsls	r3, r3, #21
 8009df8:	4013      	ands	r3, r2
 8009dfa:	60fb      	str	r3, [r7, #12]
 8009dfc:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8009dfe:	231f      	movs	r3, #31
 8009e00:	18fb      	adds	r3, r7, r3
 8009e02:	2201      	movs	r2, #1
 8009e04:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009e06:	4bab      	ldr	r3, [pc, #684]	; (800a0b4 <HAL_RCC_OscConfig+0x63c>)
 8009e08:	681a      	ldr	r2, [r3, #0]
 8009e0a:	2380      	movs	r3, #128	; 0x80
 8009e0c:	005b      	lsls	r3, r3, #1
 8009e0e:	4013      	ands	r3, r2
 8009e10:	d11a      	bne.n	8009e48 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009e12:	4ba8      	ldr	r3, [pc, #672]	; (800a0b4 <HAL_RCC_OscConfig+0x63c>)
 8009e14:	681a      	ldr	r2, [r3, #0]
 8009e16:	4ba7      	ldr	r3, [pc, #668]	; (800a0b4 <HAL_RCC_OscConfig+0x63c>)
 8009e18:	2180      	movs	r1, #128	; 0x80
 8009e1a:	0049      	lsls	r1, r1, #1
 8009e1c:	430a      	orrs	r2, r1
 8009e1e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8009e20:	f7fe fcc6 	bl	80087b0 <HAL_GetTick>
 8009e24:	0003      	movs	r3, r0
 8009e26:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009e28:	e008      	b.n	8009e3c <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009e2a:	f7fe fcc1 	bl	80087b0 <HAL_GetTick>
 8009e2e:	0002      	movs	r2, r0
 8009e30:	693b      	ldr	r3, [r7, #16]
 8009e32:	1ad3      	subs	r3, r2, r3
 8009e34:	2b02      	cmp	r3, #2
 8009e36:	d901      	bls.n	8009e3c <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8009e38:	2303      	movs	r3, #3
 8009e3a:	e17d      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009e3c:	4b9d      	ldr	r3, [pc, #628]	; (800a0b4 <HAL_RCC_OscConfig+0x63c>)
 8009e3e:	681a      	ldr	r2, [r3, #0]
 8009e40:	2380      	movs	r3, #128	; 0x80
 8009e42:	005b      	lsls	r3, r3, #1
 8009e44:	4013      	ands	r3, r2
 8009e46:	d0f0      	beq.n	8009e2a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	689b      	ldr	r3, [r3, #8]
 8009e4c:	2b01      	cmp	r3, #1
 8009e4e:	d106      	bne.n	8009e5e <HAL_RCC_OscConfig+0x3e6>
 8009e50:	4b97      	ldr	r3, [pc, #604]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009e52:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009e54:	4b96      	ldr	r3, [pc, #600]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009e56:	2101      	movs	r1, #1
 8009e58:	430a      	orrs	r2, r1
 8009e5a:	65da      	str	r2, [r3, #92]	; 0x5c
 8009e5c:	e01c      	b.n	8009e98 <HAL_RCC_OscConfig+0x420>
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	689b      	ldr	r3, [r3, #8]
 8009e62:	2b05      	cmp	r3, #5
 8009e64:	d10c      	bne.n	8009e80 <HAL_RCC_OscConfig+0x408>
 8009e66:	4b92      	ldr	r3, [pc, #584]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009e68:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009e6a:	4b91      	ldr	r3, [pc, #580]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009e6c:	2104      	movs	r1, #4
 8009e6e:	430a      	orrs	r2, r1
 8009e70:	65da      	str	r2, [r3, #92]	; 0x5c
 8009e72:	4b8f      	ldr	r3, [pc, #572]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009e74:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009e76:	4b8e      	ldr	r3, [pc, #568]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009e78:	2101      	movs	r1, #1
 8009e7a:	430a      	orrs	r2, r1
 8009e7c:	65da      	str	r2, [r3, #92]	; 0x5c
 8009e7e:	e00b      	b.n	8009e98 <HAL_RCC_OscConfig+0x420>
 8009e80:	4b8b      	ldr	r3, [pc, #556]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009e82:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009e84:	4b8a      	ldr	r3, [pc, #552]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009e86:	2101      	movs	r1, #1
 8009e88:	438a      	bics	r2, r1
 8009e8a:	65da      	str	r2, [r3, #92]	; 0x5c
 8009e8c:	4b88      	ldr	r3, [pc, #544]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009e8e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8009e90:	4b87      	ldr	r3, [pc, #540]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009e92:	2104      	movs	r1, #4
 8009e94:	438a      	bics	r2, r1
 8009e96:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	689b      	ldr	r3, [r3, #8]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d014      	beq.n	8009eca <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ea0:	f7fe fc86 	bl	80087b0 <HAL_GetTick>
 8009ea4:	0003      	movs	r3, r0
 8009ea6:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009ea8:	e009      	b.n	8009ebe <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009eaa:	f7fe fc81 	bl	80087b0 <HAL_GetTick>
 8009eae:	0002      	movs	r2, r0
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	1ad3      	subs	r3, r2, r3
 8009eb4:	4a80      	ldr	r2, [pc, #512]	; (800a0b8 <HAL_RCC_OscConfig+0x640>)
 8009eb6:	4293      	cmp	r3, r2
 8009eb8:	d901      	bls.n	8009ebe <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8009eba:	2303      	movs	r3, #3
 8009ebc:	e13c      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009ebe:	4b7c      	ldr	r3, [pc, #496]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ec2:	2202      	movs	r2, #2
 8009ec4:	4013      	ands	r3, r2
 8009ec6:	d0f0      	beq.n	8009eaa <HAL_RCC_OscConfig+0x432>
 8009ec8:	e013      	b.n	8009ef2 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009eca:	f7fe fc71 	bl	80087b0 <HAL_GetTick>
 8009ece:	0003      	movs	r3, r0
 8009ed0:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009ed2:	e009      	b.n	8009ee8 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009ed4:	f7fe fc6c 	bl	80087b0 <HAL_GetTick>
 8009ed8:	0002      	movs	r2, r0
 8009eda:	693b      	ldr	r3, [r7, #16]
 8009edc:	1ad3      	subs	r3, r2, r3
 8009ede:	4a76      	ldr	r2, [pc, #472]	; (800a0b8 <HAL_RCC_OscConfig+0x640>)
 8009ee0:	4293      	cmp	r3, r2
 8009ee2:	d901      	bls.n	8009ee8 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8009ee4:	2303      	movs	r3, #3
 8009ee6:	e127      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8009ee8:	4b71      	ldr	r3, [pc, #452]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009eea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009eec:	2202      	movs	r2, #2
 8009eee:	4013      	ands	r3, r2
 8009ef0:	d1f0      	bne.n	8009ed4 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8009ef2:	231f      	movs	r3, #31
 8009ef4:	18fb      	adds	r3, r7, r3
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	2b01      	cmp	r3, #1
 8009efa:	d105      	bne.n	8009f08 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8009efc:	4b6c      	ldr	r3, [pc, #432]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009efe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009f00:	4b6b      	ldr	r3, [pc, #428]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009f02:	496e      	ldr	r1, [pc, #440]	; (800a0bc <HAL_RCC_OscConfig+0x644>)
 8009f04:	400a      	ands	r2, r1
 8009f06:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	2220      	movs	r2, #32
 8009f0e:	4013      	ands	r3, r2
 8009f10:	d039      	beq.n	8009f86 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	69db      	ldr	r3, [r3, #28]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d01b      	beq.n	8009f52 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009f1a:	4b65      	ldr	r3, [pc, #404]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009f1c:	681a      	ldr	r2, [r3, #0]
 8009f1e:	4b64      	ldr	r3, [pc, #400]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009f20:	2180      	movs	r1, #128	; 0x80
 8009f22:	03c9      	lsls	r1, r1, #15
 8009f24:	430a      	orrs	r2, r1
 8009f26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f28:	f7fe fc42 	bl	80087b0 <HAL_GetTick>
 8009f2c:	0003      	movs	r3, r0
 8009f2e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009f30:	e008      	b.n	8009f44 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009f32:	f7fe fc3d 	bl	80087b0 <HAL_GetTick>
 8009f36:	0002      	movs	r2, r0
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	1ad3      	subs	r3, r2, r3
 8009f3c:	2b02      	cmp	r3, #2
 8009f3e:	d901      	bls.n	8009f44 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8009f40:	2303      	movs	r3, #3
 8009f42:	e0f9      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8009f44:	4b5a      	ldr	r3, [pc, #360]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009f46:	681a      	ldr	r2, [r3, #0]
 8009f48:	2380      	movs	r3, #128	; 0x80
 8009f4a:	041b      	lsls	r3, r3, #16
 8009f4c:	4013      	ands	r3, r2
 8009f4e:	d0f0      	beq.n	8009f32 <HAL_RCC_OscConfig+0x4ba>
 8009f50:	e019      	b.n	8009f86 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009f52:	4b57      	ldr	r3, [pc, #348]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009f54:	681a      	ldr	r2, [r3, #0]
 8009f56:	4b56      	ldr	r3, [pc, #344]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009f58:	4959      	ldr	r1, [pc, #356]	; (800a0c0 <HAL_RCC_OscConfig+0x648>)
 8009f5a:	400a      	ands	r2, r1
 8009f5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f5e:	f7fe fc27 	bl	80087b0 <HAL_GetTick>
 8009f62:	0003      	movs	r3, r0
 8009f64:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009f66:	e008      	b.n	8009f7a <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009f68:	f7fe fc22 	bl	80087b0 <HAL_GetTick>
 8009f6c:	0002      	movs	r2, r0
 8009f6e:	693b      	ldr	r3, [r7, #16]
 8009f70:	1ad3      	subs	r3, r2, r3
 8009f72:	2b02      	cmp	r3, #2
 8009f74:	d901      	bls.n	8009f7a <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8009f76:	2303      	movs	r3, #3
 8009f78:	e0de      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8009f7a:	4b4d      	ldr	r3, [pc, #308]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009f7c:	681a      	ldr	r2, [r3, #0]
 8009f7e:	2380      	movs	r3, #128	; 0x80
 8009f80:	041b      	lsls	r3, r3, #16
 8009f82:	4013      	ands	r3, r2
 8009f84:	d1f0      	bne.n	8009f68 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6a1b      	ldr	r3, [r3, #32]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d100      	bne.n	8009f90 <HAL_RCC_OscConfig+0x518>
 8009f8e:	e0d2      	b.n	800a136 <HAL_RCC_OscConfig+0x6be>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009f90:	4b47      	ldr	r3, [pc, #284]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009f92:	689b      	ldr	r3, [r3, #8]
 8009f94:	2238      	movs	r2, #56	; 0x38
 8009f96:	4013      	ands	r3, r2
 8009f98:	2b10      	cmp	r3, #16
 8009f9a:	d100      	bne.n	8009f9e <HAL_RCC_OscConfig+0x526>
 8009f9c:	e081      	b.n	800a0a2 <HAL_RCC_OscConfig+0x62a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	6a1b      	ldr	r3, [r3, #32]
 8009fa2:	2b02      	cmp	r3, #2
 8009fa4:	d156      	bne.n	800a054 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009fa6:	4b42      	ldr	r3, [pc, #264]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009fa8:	681a      	ldr	r2, [r3, #0]
 8009faa:	4b41      	ldr	r3, [pc, #260]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009fac:	4945      	ldr	r1, [pc, #276]	; (800a0c4 <HAL_RCC_OscConfig+0x64c>)
 8009fae:	400a      	ands	r2, r1
 8009fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fb2:	f7fe fbfd 	bl	80087b0 <HAL_GetTick>
 8009fb6:	0003      	movs	r3, r0
 8009fb8:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009fba:	e008      	b.n	8009fce <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009fbc:	f7fe fbf8 	bl	80087b0 <HAL_GetTick>
 8009fc0:	0002      	movs	r2, r0
 8009fc2:	693b      	ldr	r3, [r7, #16]
 8009fc4:	1ad3      	subs	r3, r2, r3
 8009fc6:	2b02      	cmp	r3, #2
 8009fc8:	d901      	bls.n	8009fce <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8009fca:	2303      	movs	r3, #3
 8009fcc:	e0b4      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009fce:	4b38      	ldr	r3, [pc, #224]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009fd0:	681a      	ldr	r2, [r3, #0]
 8009fd2:	2380      	movs	r3, #128	; 0x80
 8009fd4:	049b      	lsls	r3, r3, #18
 8009fd6:	4013      	ands	r3, r2
 8009fd8:	d1f0      	bne.n	8009fbc <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009fda:	4b35      	ldr	r3, [pc, #212]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 8009fdc:	68db      	ldr	r3, [r3, #12]
 8009fde:	4a3a      	ldr	r2, [pc, #232]	; (800a0c8 <HAL_RCC_OscConfig+0x650>)
 8009fe0:	4013      	ands	r3, r2
 8009fe2:	0019      	movs	r1, r3
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fec:	431a      	orrs	r2, r3
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ff2:	021b      	lsls	r3, r3, #8
 8009ff4:	431a      	orrs	r2, r3
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ffa:	431a      	orrs	r2, r3
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a000:	431a      	orrs	r2, r3
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a006:	431a      	orrs	r2, r3
 800a008:	4b29      	ldr	r3, [pc, #164]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 800a00a:	430a      	orrs	r2, r1
 800a00c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a00e:	4b28      	ldr	r3, [pc, #160]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 800a010:	681a      	ldr	r2, [r3, #0]
 800a012:	4b27      	ldr	r3, [pc, #156]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 800a014:	2180      	movs	r1, #128	; 0x80
 800a016:	0449      	lsls	r1, r1, #17
 800a018:	430a      	orrs	r2, r1
 800a01a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800a01c:	4b24      	ldr	r3, [pc, #144]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 800a01e:	68da      	ldr	r2, [r3, #12]
 800a020:	4b23      	ldr	r3, [pc, #140]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 800a022:	2180      	movs	r1, #128	; 0x80
 800a024:	0549      	lsls	r1, r1, #21
 800a026:	430a      	orrs	r2, r1
 800a028:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a02a:	f7fe fbc1 	bl	80087b0 <HAL_GetTick>
 800a02e:	0003      	movs	r3, r0
 800a030:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a032:	e008      	b.n	800a046 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a034:	f7fe fbbc 	bl	80087b0 <HAL_GetTick>
 800a038:	0002      	movs	r2, r0
 800a03a:	693b      	ldr	r3, [r7, #16]
 800a03c:	1ad3      	subs	r3, r2, r3
 800a03e:	2b02      	cmp	r3, #2
 800a040:	d901      	bls.n	800a046 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800a042:	2303      	movs	r3, #3
 800a044:	e078      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a046:	4b1a      	ldr	r3, [pc, #104]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 800a048:	681a      	ldr	r2, [r3, #0]
 800a04a:	2380      	movs	r3, #128	; 0x80
 800a04c:	049b      	lsls	r3, r3, #18
 800a04e:	4013      	ands	r3, r2
 800a050:	d0f0      	beq.n	800a034 <HAL_RCC_OscConfig+0x5bc>
 800a052:	e070      	b.n	800a136 <HAL_RCC_OscConfig+0x6be>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a054:	4b16      	ldr	r3, [pc, #88]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 800a056:	681a      	ldr	r2, [r3, #0]
 800a058:	4b15      	ldr	r3, [pc, #84]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 800a05a:	491a      	ldr	r1, [pc, #104]	; (800a0c4 <HAL_RCC_OscConfig+0x64c>)
 800a05c:	400a      	ands	r2, r1
 800a05e:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800a060:	4b13      	ldr	r3, [pc, #76]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 800a062:	68da      	ldr	r2, [r3, #12]
 800a064:	4b12      	ldr	r3, [pc, #72]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 800a066:	2103      	movs	r1, #3
 800a068:	438a      	bics	r2, r1
 800a06a:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800a06c:	4b10      	ldr	r3, [pc, #64]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 800a06e:	68da      	ldr	r2, [r3, #12]
 800a070:	4b0f      	ldr	r3, [pc, #60]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 800a072:	4916      	ldr	r1, [pc, #88]	; (800a0cc <HAL_RCC_OscConfig+0x654>)
 800a074:	400a      	ands	r2, r1
 800a076:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a078:	f7fe fb9a 	bl	80087b0 <HAL_GetTick>
 800a07c:	0003      	movs	r3, r0
 800a07e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a080:	e008      	b.n	800a094 <HAL_RCC_OscConfig+0x61c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a082:	f7fe fb95 	bl	80087b0 <HAL_GetTick>
 800a086:	0002      	movs	r2, r0
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	1ad3      	subs	r3, r2, r3
 800a08c:	2b02      	cmp	r3, #2
 800a08e:	d901      	bls.n	800a094 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 800a090:	2303      	movs	r3, #3
 800a092:	e051      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a094:	4b06      	ldr	r3, [pc, #24]	; (800a0b0 <HAL_RCC_OscConfig+0x638>)
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	2380      	movs	r3, #128	; 0x80
 800a09a:	049b      	lsls	r3, r3, #18
 800a09c:	4013      	ands	r3, r2
 800a09e:	d1f0      	bne.n	800a082 <HAL_RCC_OscConfig+0x60a>
 800a0a0:	e049      	b.n	800a136 <HAL_RCC_OscConfig+0x6be>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6a1b      	ldr	r3, [r3, #32]
 800a0a6:	2b01      	cmp	r3, #1
 800a0a8:	d112      	bne.n	800a0d0 <HAL_RCC_OscConfig+0x658>
      {
        return HAL_ERROR;
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	e044      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
 800a0ae:	46c0      	nop			; (mov r8, r8)
 800a0b0:	40021000 	.word	0x40021000
 800a0b4:	40007000 	.word	0x40007000
 800a0b8:	00001388 	.word	0x00001388
 800a0bc:	efffffff 	.word	0xefffffff
 800a0c0:	ffbfffff 	.word	0xffbfffff
 800a0c4:	feffffff 	.word	0xfeffffff
 800a0c8:	11c1808c 	.word	0x11c1808c
 800a0cc:	eefeffff 	.word	0xeefeffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800a0d0:	4b1b      	ldr	r3, [pc, #108]	; (800a140 <HAL_RCC_OscConfig+0x6c8>)
 800a0d2:	68db      	ldr	r3, [r3, #12]
 800a0d4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	2203      	movs	r2, #3
 800a0da:	401a      	ands	r2, r3
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0e0:	429a      	cmp	r2, r3
 800a0e2:	d126      	bne.n	800a132 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	2270      	movs	r2, #112	; 0x70
 800a0e8:	401a      	ands	r2, r3
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a0ee:	429a      	cmp	r2, r3
 800a0f0:	d11f      	bne.n	800a132 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a0f2:	697a      	ldr	r2, [r7, #20]
 800a0f4:	23fe      	movs	r3, #254	; 0xfe
 800a0f6:	01db      	lsls	r3, r3, #7
 800a0f8:	401a      	ands	r2, r3
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0fe:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a100:	429a      	cmp	r2, r3
 800a102:	d116      	bne.n	800a132 <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a104:	697a      	ldr	r2, [r7, #20]
 800a106:	23f8      	movs	r3, #248	; 0xf8
 800a108:	039b      	lsls	r3, r3, #14
 800a10a:	401a      	ands	r2, r3
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a110:	429a      	cmp	r2, r3
 800a112:	d10e      	bne.n	800a132 <HAL_RCC_OscConfig+0x6ba>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a114:	697a      	ldr	r2, [r7, #20]
 800a116:	23e0      	movs	r3, #224	; 0xe0
 800a118:	051b      	lsls	r3, r3, #20
 800a11a:	401a      	ands	r2, r3
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a120:	429a      	cmp	r2, r3
 800a122:	d106      	bne.n	800a132 <HAL_RCC_OscConfig+0x6ba>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800a124:	697b      	ldr	r3, [r7, #20]
 800a126:	0f5b      	lsrs	r3, r3, #29
 800a128:	075a      	lsls	r2, r3, #29
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a12e:	429a      	cmp	r2, r3
 800a130:	d001      	beq.n	800a136 <HAL_RCC_OscConfig+0x6be>
        {
          return HAL_ERROR;
 800a132:	2301      	movs	r3, #1
 800a134:	e000      	b.n	800a138 <HAL_RCC_OscConfig+0x6c0>
        }
      }
    }
  }
  return HAL_OK;
 800a136:	2300      	movs	r3, #0
}
 800a138:	0018      	movs	r0, r3
 800a13a:	46bd      	mov	sp, r7
 800a13c:	b008      	add	sp, #32
 800a13e:	bd80      	pop	{r7, pc}
 800a140:	40021000 	.word	0x40021000

0800a144 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d101      	bne.n	800a158 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a154:	2301      	movs	r3, #1
 800a156:	e0e9      	b.n	800a32c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a158:	4b76      	ldr	r3, [pc, #472]	; (800a334 <HAL_RCC_ClockConfig+0x1f0>)
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	2207      	movs	r2, #7
 800a15e:	4013      	ands	r3, r2
 800a160:	683a      	ldr	r2, [r7, #0]
 800a162:	429a      	cmp	r2, r3
 800a164:	d91e      	bls.n	800a1a4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a166:	4b73      	ldr	r3, [pc, #460]	; (800a334 <HAL_RCC_ClockConfig+0x1f0>)
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	2207      	movs	r2, #7
 800a16c:	4393      	bics	r3, r2
 800a16e:	0019      	movs	r1, r3
 800a170:	4b70      	ldr	r3, [pc, #448]	; (800a334 <HAL_RCC_ClockConfig+0x1f0>)
 800a172:	683a      	ldr	r2, [r7, #0]
 800a174:	430a      	orrs	r2, r1
 800a176:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a178:	f7fe fb1a 	bl	80087b0 <HAL_GetTick>
 800a17c:	0003      	movs	r3, r0
 800a17e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a180:	e009      	b.n	800a196 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a182:	f7fe fb15 	bl	80087b0 <HAL_GetTick>
 800a186:	0002      	movs	r2, r0
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	1ad3      	subs	r3, r2, r3
 800a18c:	4a6a      	ldr	r2, [pc, #424]	; (800a338 <HAL_RCC_ClockConfig+0x1f4>)
 800a18e:	4293      	cmp	r3, r2
 800a190:	d901      	bls.n	800a196 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800a192:	2303      	movs	r3, #3
 800a194:	e0ca      	b.n	800a32c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a196:	4b67      	ldr	r3, [pc, #412]	; (800a334 <HAL_RCC_ClockConfig+0x1f0>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	2207      	movs	r2, #7
 800a19c:	4013      	ands	r3, r2
 800a19e:	683a      	ldr	r2, [r7, #0]
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	d1ee      	bne.n	800a182 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	2202      	movs	r2, #2
 800a1aa:	4013      	ands	r3, r2
 800a1ac:	d015      	beq.n	800a1da <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	2204      	movs	r2, #4
 800a1b4:	4013      	ands	r3, r2
 800a1b6:	d006      	beq.n	800a1c6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800a1b8:	4b60      	ldr	r3, [pc, #384]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a1ba:	689a      	ldr	r2, [r3, #8]
 800a1bc:	4b5f      	ldr	r3, [pc, #380]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a1be:	21e0      	movs	r1, #224	; 0xe0
 800a1c0:	01c9      	lsls	r1, r1, #7
 800a1c2:	430a      	orrs	r2, r1
 800a1c4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a1c6:	4b5d      	ldr	r3, [pc, #372]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a1c8:	689b      	ldr	r3, [r3, #8]
 800a1ca:	4a5d      	ldr	r2, [pc, #372]	; (800a340 <HAL_RCC_ClockConfig+0x1fc>)
 800a1cc:	4013      	ands	r3, r2
 800a1ce:	0019      	movs	r1, r3
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	689a      	ldr	r2, [r3, #8]
 800a1d4:	4b59      	ldr	r3, [pc, #356]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a1d6:	430a      	orrs	r2, r1
 800a1d8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	2201      	movs	r2, #1
 800a1e0:	4013      	ands	r3, r2
 800a1e2:	d057      	beq.n	800a294 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	685b      	ldr	r3, [r3, #4]
 800a1e8:	2b01      	cmp	r3, #1
 800a1ea:	d107      	bne.n	800a1fc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a1ec:	4b53      	ldr	r3, [pc, #332]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a1ee:	681a      	ldr	r2, [r3, #0]
 800a1f0:	2380      	movs	r3, #128	; 0x80
 800a1f2:	029b      	lsls	r3, r3, #10
 800a1f4:	4013      	ands	r3, r2
 800a1f6:	d12b      	bne.n	800a250 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	e097      	b.n	800a32c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	685b      	ldr	r3, [r3, #4]
 800a200:	2b02      	cmp	r3, #2
 800a202:	d107      	bne.n	800a214 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a204:	4b4d      	ldr	r3, [pc, #308]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a206:	681a      	ldr	r2, [r3, #0]
 800a208:	2380      	movs	r3, #128	; 0x80
 800a20a:	049b      	lsls	r3, r3, #18
 800a20c:	4013      	ands	r3, r2
 800a20e:	d11f      	bne.n	800a250 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a210:	2301      	movs	r3, #1
 800a212:	e08b      	b.n	800a32c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	685b      	ldr	r3, [r3, #4]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d107      	bne.n	800a22c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a21c:	4b47      	ldr	r3, [pc, #284]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a21e:	681a      	ldr	r2, [r3, #0]
 800a220:	2380      	movs	r3, #128	; 0x80
 800a222:	00db      	lsls	r3, r3, #3
 800a224:	4013      	ands	r3, r2
 800a226:	d113      	bne.n	800a250 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a228:	2301      	movs	r3, #1
 800a22a:	e07f      	b.n	800a32c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	685b      	ldr	r3, [r3, #4]
 800a230:	2b03      	cmp	r3, #3
 800a232:	d106      	bne.n	800a242 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a234:	4b41      	ldr	r3, [pc, #260]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a238:	2202      	movs	r2, #2
 800a23a:	4013      	ands	r3, r2
 800a23c:	d108      	bne.n	800a250 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a23e:	2301      	movs	r3, #1
 800a240:	e074      	b.n	800a32c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a242:	4b3e      	ldr	r3, [pc, #248]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a244:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a246:	2202      	movs	r2, #2
 800a248:	4013      	ands	r3, r2
 800a24a:	d101      	bne.n	800a250 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800a24c:	2301      	movs	r3, #1
 800a24e:	e06d      	b.n	800a32c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a250:	4b3a      	ldr	r3, [pc, #232]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a252:	689b      	ldr	r3, [r3, #8]
 800a254:	2207      	movs	r2, #7
 800a256:	4393      	bics	r3, r2
 800a258:	0019      	movs	r1, r3
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	685a      	ldr	r2, [r3, #4]
 800a25e:	4b37      	ldr	r3, [pc, #220]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a260:	430a      	orrs	r2, r1
 800a262:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a264:	f7fe faa4 	bl	80087b0 <HAL_GetTick>
 800a268:	0003      	movs	r3, r0
 800a26a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a26c:	e009      	b.n	800a282 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a26e:	f7fe fa9f 	bl	80087b0 <HAL_GetTick>
 800a272:	0002      	movs	r2, r0
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	1ad3      	subs	r3, r2, r3
 800a278:	4a2f      	ldr	r2, [pc, #188]	; (800a338 <HAL_RCC_ClockConfig+0x1f4>)
 800a27a:	4293      	cmp	r3, r2
 800a27c:	d901      	bls.n	800a282 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800a27e:	2303      	movs	r3, #3
 800a280:	e054      	b.n	800a32c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a282:	4b2e      	ldr	r3, [pc, #184]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a284:	689b      	ldr	r3, [r3, #8]
 800a286:	2238      	movs	r2, #56	; 0x38
 800a288:	401a      	ands	r2, r3
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	685b      	ldr	r3, [r3, #4]
 800a28e:	00db      	lsls	r3, r3, #3
 800a290:	429a      	cmp	r2, r3
 800a292:	d1ec      	bne.n	800a26e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a294:	4b27      	ldr	r3, [pc, #156]	; (800a334 <HAL_RCC_ClockConfig+0x1f0>)
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	2207      	movs	r2, #7
 800a29a:	4013      	ands	r3, r2
 800a29c:	683a      	ldr	r2, [r7, #0]
 800a29e:	429a      	cmp	r2, r3
 800a2a0:	d21e      	bcs.n	800a2e0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a2a2:	4b24      	ldr	r3, [pc, #144]	; (800a334 <HAL_RCC_ClockConfig+0x1f0>)
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	2207      	movs	r2, #7
 800a2a8:	4393      	bics	r3, r2
 800a2aa:	0019      	movs	r1, r3
 800a2ac:	4b21      	ldr	r3, [pc, #132]	; (800a334 <HAL_RCC_ClockConfig+0x1f0>)
 800a2ae:	683a      	ldr	r2, [r7, #0]
 800a2b0:	430a      	orrs	r2, r1
 800a2b2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a2b4:	f7fe fa7c 	bl	80087b0 <HAL_GetTick>
 800a2b8:	0003      	movs	r3, r0
 800a2ba:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a2bc:	e009      	b.n	800a2d2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a2be:	f7fe fa77 	bl	80087b0 <HAL_GetTick>
 800a2c2:	0002      	movs	r2, r0
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	1ad3      	subs	r3, r2, r3
 800a2c8:	4a1b      	ldr	r2, [pc, #108]	; (800a338 <HAL_RCC_ClockConfig+0x1f4>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d901      	bls.n	800a2d2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800a2ce:	2303      	movs	r3, #3
 800a2d0:	e02c      	b.n	800a32c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800a2d2:	4b18      	ldr	r3, [pc, #96]	; (800a334 <HAL_RCC_ClockConfig+0x1f0>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	2207      	movs	r2, #7
 800a2d8:	4013      	ands	r3, r2
 800a2da:	683a      	ldr	r2, [r7, #0]
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d1ee      	bne.n	800a2be <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	2204      	movs	r2, #4
 800a2e6:	4013      	ands	r3, r2
 800a2e8:	d009      	beq.n	800a2fe <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800a2ea:	4b14      	ldr	r3, [pc, #80]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a2ec:	689b      	ldr	r3, [r3, #8]
 800a2ee:	4a15      	ldr	r2, [pc, #84]	; (800a344 <HAL_RCC_ClockConfig+0x200>)
 800a2f0:	4013      	ands	r3, r2
 800a2f2:	0019      	movs	r1, r3
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	68da      	ldr	r2, [r3, #12]
 800a2f8:	4b10      	ldr	r3, [pc, #64]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a2fa:	430a      	orrs	r2, r1
 800a2fc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800a2fe:	f000 f829 	bl	800a354 <HAL_RCC_GetSysClockFreq>
 800a302:	0001      	movs	r1, r0
 800a304:	4b0d      	ldr	r3, [pc, #52]	; (800a33c <HAL_RCC_ClockConfig+0x1f8>)
 800a306:	689b      	ldr	r3, [r3, #8]
 800a308:	0a1b      	lsrs	r3, r3, #8
 800a30a:	220f      	movs	r2, #15
 800a30c:	401a      	ands	r2, r3
 800a30e:	4b0e      	ldr	r3, [pc, #56]	; (800a348 <HAL_RCC_ClockConfig+0x204>)
 800a310:	0092      	lsls	r2, r2, #2
 800a312:	58d3      	ldr	r3, [r2, r3]
 800a314:	221f      	movs	r2, #31
 800a316:	4013      	ands	r3, r2
 800a318:	000a      	movs	r2, r1
 800a31a:	40da      	lsrs	r2, r3
 800a31c:	4b0b      	ldr	r3, [pc, #44]	; (800a34c <HAL_RCC_ClockConfig+0x208>)
 800a31e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a320:	4b0b      	ldr	r3, [pc, #44]	; (800a350 <HAL_RCC_ClockConfig+0x20c>)
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	0018      	movs	r0, r3
 800a326:	f7fe f851 	bl	80083cc <HAL_InitTick>
 800a32a:	0003      	movs	r3, r0
}
 800a32c:	0018      	movs	r0, r3
 800a32e:	46bd      	mov	sp, r7
 800a330:	b004      	add	sp, #16
 800a332:	bd80      	pop	{r7, pc}
 800a334:	40022000 	.word	0x40022000
 800a338:	00001388 	.word	0x00001388
 800a33c:	40021000 	.word	0x40021000
 800a340:	fffff0ff 	.word	0xfffff0ff
 800a344:	ffff8fff 	.word	0xffff8fff
 800a348:	0800ee0c 	.word	0x0800ee0c
 800a34c:	20000238 	.word	0x20000238
 800a350:	2000023c 	.word	0x2000023c

0800a354 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b086      	sub	sp, #24
 800a358:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800a35a:	4b3c      	ldr	r3, [pc, #240]	; (800a44c <HAL_RCC_GetSysClockFreq+0xf8>)
 800a35c:	689b      	ldr	r3, [r3, #8]
 800a35e:	2238      	movs	r2, #56	; 0x38
 800a360:	4013      	ands	r3, r2
 800a362:	d10f      	bne.n	800a384 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800a364:	4b39      	ldr	r3, [pc, #228]	; (800a44c <HAL_RCC_GetSysClockFreq+0xf8>)
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	0adb      	lsrs	r3, r3, #11
 800a36a:	2207      	movs	r2, #7
 800a36c:	4013      	ands	r3, r2
 800a36e:	2201      	movs	r2, #1
 800a370:	409a      	lsls	r2, r3
 800a372:	0013      	movs	r3, r2
 800a374:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800a376:	6839      	ldr	r1, [r7, #0]
 800a378:	4835      	ldr	r0, [pc, #212]	; (800a450 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a37a:	f7f5 fed7 	bl	800012c <__udivsi3>
 800a37e:	0003      	movs	r3, r0
 800a380:	613b      	str	r3, [r7, #16]
 800a382:	e05d      	b.n	800a440 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800a384:	4b31      	ldr	r3, [pc, #196]	; (800a44c <HAL_RCC_GetSysClockFreq+0xf8>)
 800a386:	689b      	ldr	r3, [r3, #8]
 800a388:	2238      	movs	r2, #56	; 0x38
 800a38a:	4013      	ands	r3, r2
 800a38c:	2b08      	cmp	r3, #8
 800a38e:	d102      	bne.n	800a396 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a390:	4b30      	ldr	r3, [pc, #192]	; (800a454 <HAL_RCC_GetSysClockFreq+0x100>)
 800a392:	613b      	str	r3, [r7, #16]
 800a394:	e054      	b.n	800a440 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a396:	4b2d      	ldr	r3, [pc, #180]	; (800a44c <HAL_RCC_GetSysClockFreq+0xf8>)
 800a398:	689b      	ldr	r3, [r3, #8]
 800a39a:	2238      	movs	r2, #56	; 0x38
 800a39c:	4013      	ands	r3, r2
 800a39e:	2b10      	cmp	r3, #16
 800a3a0:	d138      	bne.n	800a414 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800a3a2:	4b2a      	ldr	r3, [pc, #168]	; (800a44c <HAL_RCC_GetSysClockFreq+0xf8>)
 800a3a4:	68db      	ldr	r3, [r3, #12]
 800a3a6:	2203      	movs	r2, #3
 800a3a8:	4013      	ands	r3, r2
 800a3aa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a3ac:	4b27      	ldr	r3, [pc, #156]	; (800a44c <HAL_RCC_GetSysClockFreq+0xf8>)
 800a3ae:	68db      	ldr	r3, [r3, #12]
 800a3b0:	091b      	lsrs	r3, r3, #4
 800a3b2:	2207      	movs	r2, #7
 800a3b4:	4013      	ands	r3, r2
 800a3b6:	3301      	adds	r3, #1
 800a3b8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	2b03      	cmp	r3, #3
 800a3be:	d10d      	bne.n	800a3dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a3c0:	68b9      	ldr	r1, [r7, #8]
 800a3c2:	4824      	ldr	r0, [pc, #144]	; (800a454 <HAL_RCC_GetSysClockFreq+0x100>)
 800a3c4:	f7f5 feb2 	bl	800012c <__udivsi3>
 800a3c8:	0003      	movs	r3, r0
 800a3ca:	0019      	movs	r1, r3
 800a3cc:	4b1f      	ldr	r3, [pc, #124]	; (800a44c <HAL_RCC_GetSysClockFreq+0xf8>)
 800a3ce:	68db      	ldr	r3, [r3, #12]
 800a3d0:	0a1b      	lsrs	r3, r3, #8
 800a3d2:	227f      	movs	r2, #127	; 0x7f
 800a3d4:	4013      	ands	r3, r2
 800a3d6:	434b      	muls	r3, r1
 800a3d8:	617b      	str	r3, [r7, #20]
        break;
 800a3da:	e00d      	b.n	800a3f8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 800a3dc:	68b9      	ldr	r1, [r7, #8]
 800a3de:	481c      	ldr	r0, [pc, #112]	; (800a450 <HAL_RCC_GetSysClockFreq+0xfc>)
 800a3e0:	f7f5 fea4 	bl	800012c <__udivsi3>
 800a3e4:	0003      	movs	r3, r0
 800a3e6:	0019      	movs	r1, r3
 800a3e8:	4b18      	ldr	r3, [pc, #96]	; (800a44c <HAL_RCC_GetSysClockFreq+0xf8>)
 800a3ea:	68db      	ldr	r3, [r3, #12]
 800a3ec:	0a1b      	lsrs	r3, r3, #8
 800a3ee:	227f      	movs	r2, #127	; 0x7f
 800a3f0:	4013      	ands	r3, r2
 800a3f2:	434b      	muls	r3, r1
 800a3f4:	617b      	str	r3, [r7, #20]
        break;
 800a3f6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800a3f8:	4b14      	ldr	r3, [pc, #80]	; (800a44c <HAL_RCC_GetSysClockFreq+0xf8>)
 800a3fa:	68db      	ldr	r3, [r3, #12]
 800a3fc:	0f5b      	lsrs	r3, r3, #29
 800a3fe:	2207      	movs	r2, #7
 800a400:	4013      	ands	r3, r2
 800a402:	3301      	adds	r3, #1
 800a404:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800a406:	6879      	ldr	r1, [r7, #4]
 800a408:	6978      	ldr	r0, [r7, #20]
 800a40a:	f7f5 fe8f 	bl	800012c <__udivsi3>
 800a40e:	0003      	movs	r3, r0
 800a410:	613b      	str	r3, [r7, #16]
 800a412:	e015      	b.n	800a440 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800a414:	4b0d      	ldr	r3, [pc, #52]	; (800a44c <HAL_RCC_GetSysClockFreq+0xf8>)
 800a416:	689b      	ldr	r3, [r3, #8]
 800a418:	2238      	movs	r2, #56	; 0x38
 800a41a:	4013      	ands	r3, r2
 800a41c:	2b20      	cmp	r3, #32
 800a41e:	d103      	bne.n	800a428 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800a420:	2380      	movs	r3, #128	; 0x80
 800a422:	021b      	lsls	r3, r3, #8
 800a424:	613b      	str	r3, [r7, #16]
 800a426:	e00b      	b.n	800a440 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800a428:	4b08      	ldr	r3, [pc, #32]	; (800a44c <HAL_RCC_GetSysClockFreq+0xf8>)
 800a42a:	689b      	ldr	r3, [r3, #8]
 800a42c:	2238      	movs	r2, #56	; 0x38
 800a42e:	4013      	ands	r3, r2
 800a430:	2b18      	cmp	r3, #24
 800a432:	d103      	bne.n	800a43c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800a434:	23fa      	movs	r3, #250	; 0xfa
 800a436:	01db      	lsls	r3, r3, #7
 800a438:	613b      	str	r3, [r7, #16]
 800a43a:	e001      	b.n	800a440 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800a43c:	2300      	movs	r3, #0
 800a43e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a440:	693b      	ldr	r3, [r7, #16]
}
 800a442:	0018      	movs	r0, r3
 800a444:	46bd      	mov	sp, r7
 800a446:	b006      	add	sp, #24
 800a448:	bd80      	pop	{r7, pc}
 800a44a:	46c0      	nop			; (mov r8, r8)
 800a44c:	40021000 	.word	0x40021000
 800a450:	00f42400 	.word	0x00f42400
 800a454:	007a1200 	.word	0x007a1200

0800a458 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a45c:	4b02      	ldr	r3, [pc, #8]	; (800a468 <HAL_RCC_GetHCLKFreq+0x10>)
 800a45e:	681b      	ldr	r3, [r3, #0]
}
 800a460:	0018      	movs	r0, r3
 800a462:	46bd      	mov	sp, r7
 800a464:	bd80      	pop	{r7, pc}
 800a466:	46c0      	nop			; (mov r8, r8)
 800a468:	20000238 	.word	0x20000238

0800a46c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a46c:	b5b0      	push	{r4, r5, r7, lr}
 800a46e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800a470:	f7ff fff2 	bl	800a458 <HAL_RCC_GetHCLKFreq>
 800a474:	0004      	movs	r4, r0
 800a476:	f7ff faf3 	bl	8009a60 <LL_RCC_GetAPB1Prescaler>
 800a47a:	0003      	movs	r3, r0
 800a47c:	0b1a      	lsrs	r2, r3, #12
 800a47e:	4b05      	ldr	r3, [pc, #20]	; (800a494 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a480:	0092      	lsls	r2, r2, #2
 800a482:	58d3      	ldr	r3, [r2, r3]
 800a484:	221f      	movs	r2, #31
 800a486:	4013      	ands	r3, r2
 800a488:	40dc      	lsrs	r4, r3
 800a48a:	0023      	movs	r3, r4
}
 800a48c:	0018      	movs	r0, r3
 800a48e:	46bd      	mov	sp, r7
 800a490:	bdb0      	pop	{r4, r5, r7, pc}
 800a492:	46c0      	nop			; (mov r8, r8)
 800a494:	0800ee4c 	.word	0x0800ee4c

0800a498 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b082      	sub	sp, #8
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
 800a4a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	2207      	movs	r2, #7
 800a4a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a4a8:	4b0e      	ldr	r3, [pc, #56]	; (800a4e4 <HAL_RCC_GetClockConfig+0x4c>)
 800a4aa:	689b      	ldr	r3, [r3, #8]
 800a4ac:	2207      	movs	r2, #7
 800a4ae:	401a      	ands	r2, r3
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a4b4:	4b0b      	ldr	r3, [pc, #44]	; (800a4e4 <HAL_RCC_GetClockConfig+0x4c>)
 800a4b6:	689a      	ldr	r2, [r3, #8]
 800a4b8:	23f0      	movs	r3, #240	; 0xf0
 800a4ba:	011b      	lsls	r3, r3, #4
 800a4bc:	401a      	ands	r2, r3
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800a4c2:	4b08      	ldr	r3, [pc, #32]	; (800a4e4 <HAL_RCC_GetClockConfig+0x4c>)
 800a4c4:	689a      	ldr	r2, [r3, #8]
 800a4c6:	23e0      	movs	r3, #224	; 0xe0
 800a4c8:	01db      	lsls	r3, r3, #7
 800a4ca:	401a      	ands	r2, r3
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a4d0:	4b05      	ldr	r3, [pc, #20]	; (800a4e8 <HAL_RCC_GetClockConfig+0x50>)
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	2207      	movs	r2, #7
 800a4d6:	401a      	ands	r2, r3
 800a4d8:	683b      	ldr	r3, [r7, #0]
 800a4da:	601a      	str	r2, [r3, #0]
}
 800a4dc:	46c0      	nop			; (mov r8, r8)
 800a4de:	46bd      	mov	sp, r7
 800a4e0:	b002      	add	sp, #8
 800a4e2:	bd80      	pop	{r7, pc}
 800a4e4:	40021000 	.word	0x40021000
 800a4e8:	40022000 	.word	0x40022000

0800a4ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b086      	sub	sp, #24
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800a4f4:	2313      	movs	r3, #19
 800a4f6:	18fb      	adds	r3, r7, r3
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a4fc:	2312      	movs	r3, #18
 800a4fe:	18fb      	adds	r3, r7, r3
 800a500:	2200      	movs	r2, #0
 800a502:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681a      	ldr	r2, [r3, #0]
 800a508:	2380      	movs	r3, #128	; 0x80
 800a50a:	029b      	lsls	r3, r3, #10
 800a50c:	4013      	ands	r3, r2
 800a50e:	d100      	bne.n	800a512 <HAL_RCCEx_PeriphCLKConfig+0x26>
 800a510:	e0ad      	b.n	800a66e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a512:	2011      	movs	r0, #17
 800a514:	183b      	adds	r3, r7, r0
 800a516:	2200      	movs	r2, #0
 800a518:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a51a:	4b47      	ldr	r3, [pc, #284]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a51c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a51e:	2380      	movs	r3, #128	; 0x80
 800a520:	055b      	lsls	r3, r3, #21
 800a522:	4013      	ands	r3, r2
 800a524:	d110      	bne.n	800a548 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a526:	4b44      	ldr	r3, [pc, #272]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a528:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a52a:	4b43      	ldr	r3, [pc, #268]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a52c:	2180      	movs	r1, #128	; 0x80
 800a52e:	0549      	lsls	r1, r1, #21
 800a530:	430a      	orrs	r2, r1
 800a532:	63da      	str	r2, [r3, #60]	; 0x3c
 800a534:	4b40      	ldr	r3, [pc, #256]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a536:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a538:	2380      	movs	r3, #128	; 0x80
 800a53a:	055b      	lsls	r3, r3, #21
 800a53c:	4013      	ands	r3, r2
 800a53e:	60bb      	str	r3, [r7, #8]
 800a540:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a542:	183b      	adds	r3, r7, r0
 800a544:	2201      	movs	r2, #1
 800a546:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a548:	4b3c      	ldr	r3, [pc, #240]	; (800a63c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a54a:	681a      	ldr	r2, [r3, #0]
 800a54c:	4b3b      	ldr	r3, [pc, #236]	; (800a63c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a54e:	2180      	movs	r1, #128	; 0x80
 800a550:	0049      	lsls	r1, r1, #1
 800a552:	430a      	orrs	r2, r1
 800a554:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a556:	f7fe f92b 	bl	80087b0 <HAL_GetTick>
 800a55a:	0003      	movs	r3, r0
 800a55c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a55e:	e00b      	b.n	800a578 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a560:	f7fe f926 	bl	80087b0 <HAL_GetTick>
 800a564:	0002      	movs	r2, r0
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	1ad3      	subs	r3, r2, r3
 800a56a:	2b02      	cmp	r3, #2
 800a56c:	d904      	bls.n	800a578 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800a56e:	2313      	movs	r3, #19
 800a570:	18fb      	adds	r3, r7, r3
 800a572:	2203      	movs	r2, #3
 800a574:	701a      	strb	r2, [r3, #0]
        break;
 800a576:	e005      	b.n	800a584 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a578:	4b30      	ldr	r3, [pc, #192]	; (800a63c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800a57a:	681a      	ldr	r2, [r3, #0]
 800a57c:	2380      	movs	r3, #128	; 0x80
 800a57e:	005b      	lsls	r3, r3, #1
 800a580:	4013      	ands	r3, r2
 800a582:	d0ed      	beq.n	800a560 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 800a584:	2313      	movs	r3, #19
 800a586:	18fb      	adds	r3, r7, r3
 800a588:	781b      	ldrb	r3, [r3, #0]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d15e      	bne.n	800a64c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a58e:	4b2a      	ldr	r3, [pc, #168]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a590:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a592:	23c0      	movs	r3, #192	; 0xc0
 800a594:	009b      	lsls	r3, r3, #2
 800a596:	4013      	ands	r3, r2
 800a598:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d019      	beq.n	800a5d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5a4:	697a      	ldr	r2, [r7, #20]
 800a5a6:	429a      	cmp	r2, r3
 800a5a8:	d014      	beq.n	800a5d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a5aa:	4b23      	ldr	r3, [pc, #140]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a5ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5ae:	4a24      	ldr	r2, [pc, #144]	; (800a640 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800a5b0:	4013      	ands	r3, r2
 800a5b2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a5b4:	4b20      	ldr	r3, [pc, #128]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a5b6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a5b8:	4b1f      	ldr	r3, [pc, #124]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a5ba:	2180      	movs	r1, #128	; 0x80
 800a5bc:	0249      	lsls	r1, r1, #9
 800a5be:	430a      	orrs	r2, r1
 800a5c0:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a5c2:	4b1d      	ldr	r3, [pc, #116]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a5c4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800a5c6:	4b1c      	ldr	r3, [pc, #112]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a5c8:	491e      	ldr	r1, [pc, #120]	; (800a644 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 800a5ca:	400a      	ands	r2, r1
 800a5cc:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a5ce:	4b1a      	ldr	r3, [pc, #104]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a5d0:	697a      	ldr	r2, [r7, #20]
 800a5d2:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	2201      	movs	r2, #1
 800a5d8:	4013      	ands	r3, r2
 800a5da:	d016      	beq.n	800a60a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a5dc:	f7fe f8e8 	bl	80087b0 <HAL_GetTick>
 800a5e0:	0003      	movs	r3, r0
 800a5e2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a5e4:	e00c      	b.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a5e6:	f7fe f8e3 	bl	80087b0 <HAL_GetTick>
 800a5ea:	0002      	movs	r2, r0
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	1ad3      	subs	r3, r2, r3
 800a5f0:	4a15      	ldr	r2, [pc, #84]	; (800a648 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800a5f2:	4293      	cmp	r3, r2
 800a5f4:	d904      	bls.n	800a600 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800a5f6:	2313      	movs	r3, #19
 800a5f8:	18fb      	adds	r3, r7, r3
 800a5fa:	2203      	movs	r2, #3
 800a5fc:	701a      	strb	r2, [r3, #0]
            break;
 800a5fe:	e004      	b.n	800a60a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a600:	4b0d      	ldr	r3, [pc, #52]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a602:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a604:	2202      	movs	r2, #2
 800a606:	4013      	ands	r3, r2
 800a608:	d0ed      	beq.n	800a5e6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800a60a:	2313      	movs	r3, #19
 800a60c:	18fb      	adds	r3, r7, r3
 800a60e:	781b      	ldrb	r3, [r3, #0]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d10a      	bne.n	800a62a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a614:	4b08      	ldr	r3, [pc, #32]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a618:	4a09      	ldr	r2, [pc, #36]	; (800a640 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800a61a:	4013      	ands	r3, r2
 800a61c:	0019      	movs	r1, r3
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a622:	4b05      	ldr	r3, [pc, #20]	; (800a638 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800a624:	430a      	orrs	r2, r1
 800a626:	65da      	str	r2, [r3, #92]	; 0x5c
 800a628:	e016      	b.n	800a658 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a62a:	2312      	movs	r3, #18
 800a62c:	18fb      	adds	r3, r7, r3
 800a62e:	2213      	movs	r2, #19
 800a630:	18ba      	adds	r2, r7, r2
 800a632:	7812      	ldrb	r2, [r2, #0]
 800a634:	701a      	strb	r2, [r3, #0]
 800a636:	e00f      	b.n	800a658 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800a638:	40021000 	.word	0x40021000
 800a63c:	40007000 	.word	0x40007000
 800a640:	fffffcff 	.word	0xfffffcff
 800a644:	fffeffff 	.word	0xfffeffff
 800a648:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a64c:	2312      	movs	r3, #18
 800a64e:	18fb      	adds	r3, r7, r3
 800a650:	2213      	movs	r2, #19
 800a652:	18ba      	adds	r2, r7, r2
 800a654:	7812      	ldrb	r2, [r2, #0]
 800a656:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a658:	2311      	movs	r3, #17
 800a65a:	18fb      	adds	r3, r7, r3
 800a65c:	781b      	ldrb	r3, [r3, #0]
 800a65e:	2b01      	cmp	r3, #1
 800a660:	d105      	bne.n	800a66e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a662:	4bb6      	ldr	r3, [pc, #728]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a664:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a666:	4bb5      	ldr	r3, [pc, #724]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a668:	49b5      	ldr	r1, [pc, #724]	; (800a940 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800a66a:	400a      	ands	r2, r1
 800a66c:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	2201      	movs	r2, #1
 800a674:	4013      	ands	r3, r2
 800a676:	d009      	beq.n	800a68c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a678:	4bb0      	ldr	r3, [pc, #704]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a67a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a67c:	2203      	movs	r2, #3
 800a67e:	4393      	bics	r3, r2
 800a680:	0019      	movs	r1, r3
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	685a      	ldr	r2, [r3, #4]
 800a686:	4bad      	ldr	r3, [pc, #692]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a688:	430a      	orrs	r2, r1
 800a68a:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	2202      	movs	r2, #2
 800a692:	4013      	ands	r3, r2
 800a694:	d009      	beq.n	800a6aa <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a696:	4ba9      	ldr	r3, [pc, #676]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a698:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a69a:	220c      	movs	r2, #12
 800a69c:	4393      	bics	r3, r2
 800a69e:	0019      	movs	r1, r3
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	689a      	ldr	r2, [r3, #8]
 800a6a4:	4ba5      	ldr	r3, [pc, #660]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6a6:	430a      	orrs	r2, r1
 800a6a8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	2204      	movs	r2, #4
 800a6b0:	4013      	ands	r3, r2
 800a6b2:	d009      	beq.n	800a6c8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a6b4:	4ba1      	ldr	r3, [pc, #644]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6b8:	2230      	movs	r2, #48	; 0x30
 800a6ba:	4393      	bics	r3, r2
 800a6bc:	0019      	movs	r1, r3
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	68da      	ldr	r2, [r3, #12]
 800a6c2:	4b9e      	ldr	r3, [pc, #632]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6c4:	430a      	orrs	r2, r1
 800a6c6:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	2210      	movs	r2, #16
 800a6ce:	4013      	ands	r3, r2
 800a6d0:	d009      	beq.n	800a6e6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800a6d2:	4b9a      	ldr	r3, [pc, #616]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6d6:	4a9b      	ldr	r2, [pc, #620]	; (800a944 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 800a6d8:	4013      	ands	r3, r2
 800a6da:	0019      	movs	r1, r3
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	691a      	ldr	r2, [r3, #16]
 800a6e0:	4b96      	ldr	r3, [pc, #600]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6e2:	430a      	orrs	r2, r1
 800a6e4:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681a      	ldr	r2, [r3, #0]
 800a6ea:	2380      	movs	r3, #128	; 0x80
 800a6ec:	015b      	lsls	r3, r3, #5
 800a6ee:	4013      	ands	r3, r2
 800a6f0:	d009      	beq.n	800a706 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 800a6f2:	4b92      	ldr	r3, [pc, #584]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a6f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a6f6:	4a94      	ldr	r2, [pc, #592]	; (800a948 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800a6f8:	4013      	ands	r3, r2
 800a6fa:	0019      	movs	r1, r3
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	695a      	ldr	r2, [r3, #20]
 800a700:	4b8e      	ldr	r3, [pc, #568]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a702:	430a      	orrs	r2, r1
 800a704:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681a      	ldr	r2, [r3, #0]
 800a70a:	2380      	movs	r3, #128	; 0x80
 800a70c:	009b      	lsls	r3, r3, #2
 800a70e:	4013      	ands	r3, r2
 800a710:	d009      	beq.n	800a726 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800a712:	4b8a      	ldr	r3, [pc, #552]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a714:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a716:	4a8d      	ldr	r2, [pc, #564]	; (800a94c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 800a718:	4013      	ands	r3, r2
 800a71a:	0019      	movs	r1, r3
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a720:	4b86      	ldr	r3, [pc, #536]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a722:	430a      	orrs	r2, r1
 800a724:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681a      	ldr	r2, [r3, #0]
 800a72a:	2380      	movs	r3, #128	; 0x80
 800a72c:	00db      	lsls	r3, r3, #3
 800a72e:	4013      	ands	r3, r2
 800a730:	d009      	beq.n	800a746 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800a732:	4b82      	ldr	r3, [pc, #520]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a734:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a736:	4a86      	ldr	r2, [pc, #536]	; (800a950 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 800a738:	4013      	ands	r3, r2
 800a73a:	0019      	movs	r1, r3
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a740:	4b7e      	ldr	r3, [pc, #504]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a742:	430a      	orrs	r2, r1
 800a744:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	2220      	movs	r2, #32
 800a74c:	4013      	ands	r3, r2
 800a74e:	d009      	beq.n	800a764 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a750:	4b7a      	ldr	r3, [pc, #488]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a752:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a754:	4a7f      	ldr	r2, [pc, #508]	; (800a954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a756:	4013      	ands	r3, r2
 800a758:	0019      	movs	r1, r3
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	699a      	ldr	r2, [r3, #24]
 800a75e:	4b77      	ldr	r3, [pc, #476]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a760:	430a      	orrs	r2, r1
 800a762:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	2240      	movs	r2, #64	; 0x40
 800a76a:	4013      	ands	r3, r2
 800a76c:	d009      	beq.n	800a782 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a76e:	4b73      	ldr	r3, [pc, #460]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a772:	4a79      	ldr	r2, [pc, #484]	; (800a958 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 800a774:	4013      	ands	r3, r2
 800a776:	0019      	movs	r1, r3
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	69da      	ldr	r2, [r3, #28]
 800a77c:	4b6f      	ldr	r3, [pc, #444]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a77e:	430a      	orrs	r2, r1
 800a780:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681a      	ldr	r2, [r3, #0]
 800a786:	2380      	movs	r3, #128	; 0x80
 800a788:	01db      	lsls	r3, r3, #7
 800a78a:	4013      	ands	r3, r2
 800a78c:	d015      	beq.n	800a7ba <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a78e:	4b6b      	ldr	r3, [pc, #428]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a790:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a792:	009b      	lsls	r3, r3, #2
 800a794:	0899      	lsrs	r1, r3, #2
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a79a:	4b68      	ldr	r3, [pc, #416]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a79c:	430a      	orrs	r2, r1
 800a79e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a7a4:	2380      	movs	r3, #128	; 0x80
 800a7a6:	05db      	lsls	r3, r3, #23
 800a7a8:	429a      	cmp	r2, r3
 800a7aa:	d106      	bne.n	800a7ba <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a7ac:	4b63      	ldr	r3, [pc, #396]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a7ae:	68da      	ldr	r2, [r3, #12]
 800a7b0:	4b62      	ldr	r3, [pc, #392]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a7b2:	2180      	movs	r1, #128	; 0x80
 800a7b4:	0249      	lsls	r1, r1, #9
 800a7b6:	430a      	orrs	r2, r1
 800a7b8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681a      	ldr	r2, [r3, #0]
 800a7be:	2380      	movs	r3, #128	; 0x80
 800a7c0:	031b      	lsls	r3, r3, #12
 800a7c2:	4013      	ands	r3, r2
 800a7c4:	d009      	beq.n	800a7da <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a7c6:	4b5d      	ldr	r3, [pc, #372]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a7c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7ca:	2240      	movs	r2, #64	; 0x40
 800a7cc:	4393      	bics	r3, r2
 800a7ce:	0019      	movs	r1, r3
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a7d4:	4b59      	ldr	r3, [pc, #356]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a7d6:	430a      	orrs	r2, r1
 800a7d8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681a      	ldr	r2, [r3, #0]
 800a7de:	2380      	movs	r3, #128	; 0x80
 800a7e0:	039b      	lsls	r3, r3, #14
 800a7e2:	4013      	ands	r3, r2
 800a7e4:	d016      	beq.n	800a814 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800a7e6:	4b55      	ldr	r3, [pc, #340]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a7e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a7ea:	4a5c      	ldr	r2, [pc, #368]	; (800a95c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 800a7ec:	4013      	ands	r3, r2
 800a7ee:	0019      	movs	r1, r3
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a7f4:	4b51      	ldr	r3, [pc, #324]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a7f6:	430a      	orrs	r2, r1
 800a7f8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a7fe:	2380      	movs	r3, #128	; 0x80
 800a800:	03db      	lsls	r3, r3, #15
 800a802:	429a      	cmp	r2, r3
 800a804:	d106      	bne.n	800a814 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a806:	4b4d      	ldr	r3, [pc, #308]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a808:	68da      	ldr	r2, [r3, #12]
 800a80a:	4b4c      	ldr	r3, [pc, #304]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a80c:	2180      	movs	r1, #128	; 0x80
 800a80e:	0449      	lsls	r1, r1, #17
 800a810:	430a      	orrs	r2, r1
 800a812:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681a      	ldr	r2, [r3, #0]
 800a818:	2380      	movs	r3, #128	; 0x80
 800a81a:	03db      	lsls	r3, r3, #15
 800a81c:	4013      	ands	r3, r2
 800a81e:	d016      	beq.n	800a84e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 800a820:	4b46      	ldr	r3, [pc, #280]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a822:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a824:	4a4e      	ldr	r2, [pc, #312]	; (800a960 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800a826:	4013      	ands	r3, r2
 800a828:	0019      	movs	r1, r3
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a82e:	4b43      	ldr	r3, [pc, #268]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a830:	430a      	orrs	r2, r1
 800a832:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a838:	2380      	movs	r3, #128	; 0x80
 800a83a:	045b      	lsls	r3, r3, #17
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d106      	bne.n	800a84e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a840:	4b3e      	ldr	r3, [pc, #248]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a842:	68da      	ldr	r2, [r3, #12]
 800a844:	4b3d      	ldr	r3, [pc, #244]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a846:	2180      	movs	r1, #128	; 0x80
 800a848:	0449      	lsls	r1, r1, #17
 800a84a:	430a      	orrs	r2, r1
 800a84c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681a      	ldr	r2, [r3, #0]
 800a852:	2380      	movs	r3, #128	; 0x80
 800a854:	011b      	lsls	r3, r3, #4
 800a856:	4013      	ands	r3, r2
 800a858:	d014      	beq.n	800a884 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800a85a:	4b38      	ldr	r3, [pc, #224]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a85c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a85e:	2203      	movs	r2, #3
 800a860:	4393      	bics	r3, r2
 800a862:	0019      	movs	r1, r3
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	6a1a      	ldr	r2, [r3, #32]
 800a868:	4b34      	ldr	r3, [pc, #208]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a86a:	430a      	orrs	r2, r1
 800a86c:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6a1b      	ldr	r3, [r3, #32]
 800a872:	2b01      	cmp	r3, #1
 800a874:	d106      	bne.n	800a884 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a876:	4b31      	ldr	r3, [pc, #196]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a878:	68da      	ldr	r2, [r3, #12]
 800a87a:	4b30      	ldr	r3, [pc, #192]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a87c:	2180      	movs	r1, #128	; 0x80
 800a87e:	0249      	lsls	r1, r1, #9
 800a880:	430a      	orrs	r2, r1
 800a882:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681a      	ldr	r2, [r3, #0]
 800a888:	2380      	movs	r3, #128	; 0x80
 800a88a:	019b      	lsls	r3, r3, #6
 800a88c:	4013      	ands	r3, r2
 800a88e:	d014      	beq.n	800a8ba <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800a890:	4b2a      	ldr	r3, [pc, #168]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a894:	220c      	movs	r2, #12
 800a896:	4393      	bics	r3, r2
 800a898:	0019      	movs	r1, r3
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a89e:	4b27      	ldr	r3, [pc, #156]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a8a0:	430a      	orrs	r2, r1
 800a8a2:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8a8:	2b04      	cmp	r3, #4
 800a8aa:	d106      	bne.n	800a8ba <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800a8ac:	4b23      	ldr	r3, [pc, #140]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a8ae:	68da      	ldr	r2, [r3, #12]
 800a8b0:	4b22      	ldr	r3, [pc, #136]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a8b2:	2180      	movs	r1, #128	; 0x80
 800a8b4:	0249      	lsls	r1, r1, #9
 800a8b6:	430a      	orrs	r2, r1
 800a8b8:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx) 
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	681a      	ldr	r2, [r3, #0]
 800a8be:	2380      	movs	r3, #128	; 0x80
 800a8c0:	045b      	lsls	r3, r3, #17
 800a8c2:	4013      	ands	r3, r2
 800a8c4:	d016      	beq.n	800a8f4 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800a8c6:	4b1d      	ldr	r3, [pc, #116]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a8c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a8ca:	4a22      	ldr	r2, [pc, #136]	; (800a954 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 800a8cc:	4013      	ands	r3, r2
 800a8ce:	0019      	movs	r1, r3
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a8d4:	4b19      	ldr	r3, [pc, #100]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a8d6:	430a      	orrs	r2, r1
 800a8d8:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a8de:	2380      	movs	r3, #128	; 0x80
 800a8e0:	019b      	lsls	r3, r3, #6
 800a8e2:	429a      	cmp	r2, r3
 800a8e4:	d106      	bne.n	800a8f4 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a8e6:	4b15      	ldr	r3, [pc, #84]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a8e8:	68da      	ldr	r2, [r3, #12]
 800a8ea:	4b14      	ldr	r3, [pc, #80]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a8ec:	2180      	movs	r1, #128	; 0x80
 800a8ee:	0449      	lsls	r1, r1, #17
 800a8f0:	430a      	orrs	r2, r1
 800a8f2:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681a      	ldr	r2, [r3, #0]
 800a8f8:	2380      	movs	r3, #128	; 0x80
 800a8fa:	049b      	lsls	r3, r3, #18
 800a8fc:	4013      	ands	r3, r2
 800a8fe:	d016      	beq.n	800a92e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800a900:	4b0e      	ldr	r3, [pc, #56]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a904:	4a10      	ldr	r2, [pc, #64]	; (800a948 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800a906:	4013      	ands	r3, r2
 800a908:	0019      	movs	r1, r3
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a90e:	4b0b      	ldr	r3, [pc, #44]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a910:	430a      	orrs	r2, r1
 800a912:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a918:	2380      	movs	r3, #128	; 0x80
 800a91a:	005b      	lsls	r3, r3, #1
 800a91c:	429a      	cmp	r2, r3
 800a91e:	d106      	bne.n	800a92e <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800a920:	4b06      	ldr	r3, [pc, #24]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a922:	68da      	ldr	r2, [r3, #12]
 800a924:	4b05      	ldr	r3, [pc, #20]	; (800a93c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800a926:	2180      	movs	r1, #128	; 0x80
 800a928:	0449      	lsls	r1, r1, #17
 800a92a:	430a      	orrs	r2, r1
 800a92c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800a92e:	2312      	movs	r3, #18
 800a930:	18fb      	adds	r3, r7, r3
 800a932:	781b      	ldrb	r3, [r3, #0]
}
 800a934:	0018      	movs	r0, r3
 800a936:	46bd      	mov	sp, r7
 800a938:	b006      	add	sp, #24
 800a93a:	bd80      	pop	{r7, pc}
 800a93c:	40021000 	.word	0x40021000
 800a940:	efffffff 	.word	0xefffffff
 800a944:	fffff3ff 	.word	0xfffff3ff
 800a948:	fffffcff 	.word	0xfffffcff
 800a94c:	fff3ffff 	.word	0xfff3ffff
 800a950:	ffcfffff 	.word	0xffcfffff
 800a954:	ffffcfff 	.word	0xffffcfff
 800a958:	ffff3fff 	.word	0xffff3fff
 800a95c:	ffbfffff 	.word	0xffbfffff
 800a960:	feffffff 	.word	0xfeffffff

0800a964 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b082      	sub	sp, #8
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d101      	bne.n	800a976 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a972:	2301      	movs	r3, #1
 800a974:	e04a      	b.n	800aa0c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	223d      	movs	r2, #61	; 0x3d
 800a97a:	5c9b      	ldrb	r3, [r3, r2]
 800a97c:	b2db      	uxtb	r3, r3
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d107      	bne.n	800a992 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	223c      	movs	r2, #60	; 0x3c
 800a986:	2100      	movs	r1, #0
 800a988:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	0018      	movs	r0, r3
 800a98e:	f7fd fe8b 	bl	80086a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	223d      	movs	r2, #61	; 0x3d
 800a996:	2102      	movs	r1, #2
 800a998:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681a      	ldr	r2, [r3, #0]
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	3304      	adds	r3, #4
 800a9a2:	0019      	movs	r1, r3
 800a9a4:	0010      	movs	r0, r2
 800a9a6:	f000 fa17 	bl	800add8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2248      	movs	r2, #72	; 0x48
 800a9ae:	2101      	movs	r1, #1
 800a9b0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	223e      	movs	r2, #62	; 0x3e
 800a9b6:	2101      	movs	r1, #1
 800a9b8:	5499      	strb	r1, [r3, r2]
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	223f      	movs	r2, #63	; 0x3f
 800a9be:	2101      	movs	r1, #1
 800a9c0:	5499      	strb	r1, [r3, r2]
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2240      	movs	r2, #64	; 0x40
 800a9c6:	2101      	movs	r1, #1
 800a9c8:	5499      	strb	r1, [r3, r2]
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	2241      	movs	r2, #65	; 0x41
 800a9ce:	2101      	movs	r1, #1
 800a9d0:	5499      	strb	r1, [r3, r2]
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	2242      	movs	r2, #66	; 0x42
 800a9d6:	2101      	movs	r1, #1
 800a9d8:	5499      	strb	r1, [r3, r2]
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	2243      	movs	r2, #67	; 0x43
 800a9de:	2101      	movs	r1, #1
 800a9e0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	2244      	movs	r2, #68	; 0x44
 800a9e6:	2101      	movs	r1, #1
 800a9e8:	5499      	strb	r1, [r3, r2]
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	2245      	movs	r2, #69	; 0x45
 800a9ee:	2101      	movs	r1, #1
 800a9f0:	5499      	strb	r1, [r3, r2]
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	2246      	movs	r2, #70	; 0x46
 800a9f6:	2101      	movs	r1, #1
 800a9f8:	5499      	strb	r1, [r3, r2]
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2247      	movs	r2, #71	; 0x47
 800a9fe:	2101      	movs	r1, #1
 800aa00:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	223d      	movs	r2, #61	; 0x3d
 800aa06:	2101      	movs	r1, #1
 800aa08:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800aa0a:	2300      	movs	r3, #0
}
 800aa0c:	0018      	movs	r0, r3
 800aa0e:	46bd      	mov	sp, r7
 800aa10:	b002      	add	sp, #8
 800aa12:	bd80      	pop	{r7, pc}

0800aa14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b084      	sub	sp, #16
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	223d      	movs	r2, #61	; 0x3d
 800aa20:	5c9b      	ldrb	r3, [r3, r2]
 800aa22:	b2db      	uxtb	r3, r3
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d001      	beq.n	800aa2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800aa28:	2301      	movs	r3, #1
 800aa2a:	e047      	b.n	800aabc <HAL_TIM_Base_Start_IT+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	223d      	movs	r2, #61	; 0x3d
 800aa30:	2102      	movs	r1, #2
 800aa32:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	68da      	ldr	r2, [r3, #12]
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	2101      	movs	r1, #1
 800aa40:	430a      	orrs	r2, r1
 800aa42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	4a1e      	ldr	r2, [pc, #120]	; (800aac4 <HAL_TIM_Base_Start_IT+0xb0>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d014      	beq.n	800aa78 <HAL_TIM_Base_Start_IT+0x64>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	681a      	ldr	r2, [r3, #0]
 800aa52:	2380      	movs	r3, #128	; 0x80
 800aa54:	05db      	lsls	r3, r3, #23
 800aa56:	429a      	cmp	r2, r3
 800aa58:	d00e      	beq.n	800aa78 <HAL_TIM_Base_Start_IT+0x64>
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	4a1a      	ldr	r2, [pc, #104]	; (800aac8 <HAL_TIM_Base_Start_IT+0xb4>)
 800aa60:	4293      	cmp	r3, r2
 800aa62:	d009      	beq.n	800aa78 <HAL_TIM_Base_Start_IT+0x64>
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4a18      	ldr	r2, [pc, #96]	; (800aacc <HAL_TIM_Base_Start_IT+0xb8>)
 800aa6a:	4293      	cmp	r3, r2
 800aa6c:	d004      	beq.n	800aa78 <HAL_TIM_Base_Start_IT+0x64>
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	4a17      	ldr	r2, [pc, #92]	; (800aad0 <HAL_TIM_Base_Start_IT+0xbc>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d116      	bne.n	800aaa6 <HAL_TIM_Base_Start_IT+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	689b      	ldr	r3, [r3, #8]
 800aa7e:	4a15      	ldr	r2, [pc, #84]	; (800aad4 <HAL_TIM_Base_Start_IT+0xc0>)
 800aa80:	4013      	ands	r3, r2
 800aa82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2b06      	cmp	r3, #6
 800aa88:	d016      	beq.n	800aab8 <HAL_TIM_Base_Start_IT+0xa4>
 800aa8a:	68fa      	ldr	r2, [r7, #12]
 800aa8c:	2380      	movs	r3, #128	; 0x80
 800aa8e:	025b      	lsls	r3, r3, #9
 800aa90:	429a      	cmp	r2, r3
 800aa92:	d011      	beq.n	800aab8 <HAL_TIM_Base_Start_IT+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	681a      	ldr	r2, [r3, #0]
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	2101      	movs	r1, #1
 800aaa0:	430a      	orrs	r2, r1
 800aaa2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aaa4:	e008      	b.n	800aab8 <HAL_TIM_Base_Start_IT+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	681a      	ldr	r2, [r3, #0]
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	2101      	movs	r1, #1
 800aab2:	430a      	orrs	r2, r1
 800aab4:	601a      	str	r2, [r3, #0]
 800aab6:	e000      	b.n	800aaba <HAL_TIM_Base_Start_IT+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800aab8:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800aaba:	2300      	movs	r3, #0
}
 800aabc:	0018      	movs	r0, r3
 800aabe:	46bd      	mov	sp, r7
 800aac0:	b004      	add	sp, #16
 800aac2:	bd80      	pop	{r7, pc}
 800aac4:	40012c00 	.word	0x40012c00
 800aac8:	40000400 	.word	0x40000400
 800aacc:	40000800 	.word	0x40000800
 800aad0:	40014000 	.word	0x40014000
 800aad4:	00010007 	.word	0x00010007

0800aad8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b082      	sub	sp, #8
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	68da      	ldr	r2, [r3, #12]
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	2101      	movs	r1, #1
 800aaec:	438a      	bics	r2, r1
 800aaee:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	6a1b      	ldr	r3, [r3, #32]
 800aaf6:	4a0d      	ldr	r2, [pc, #52]	; (800ab2c <HAL_TIM_Base_Stop_IT+0x54>)
 800aaf8:	4013      	ands	r3, r2
 800aafa:	d10d      	bne.n	800ab18 <HAL_TIM_Base_Stop_IT+0x40>
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	6a1b      	ldr	r3, [r3, #32]
 800ab02:	4a0b      	ldr	r2, [pc, #44]	; (800ab30 <HAL_TIM_Base_Stop_IT+0x58>)
 800ab04:	4013      	ands	r3, r2
 800ab06:	d107      	bne.n	800ab18 <HAL_TIM_Base_Stop_IT+0x40>
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	681a      	ldr	r2, [r3, #0]
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	2101      	movs	r1, #1
 800ab14:	438a      	bics	r2, r1
 800ab16:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	223d      	movs	r2, #61	; 0x3d
 800ab1c:	2101      	movs	r1, #1
 800ab1e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800ab20:	2300      	movs	r3, #0
}
 800ab22:	0018      	movs	r0, r3
 800ab24:	46bd      	mov	sp, r7
 800ab26:	b002      	add	sp, #8
 800ab28:	bd80      	pop	{r7, pc}
 800ab2a:	46c0      	nop			; (mov r8, r8)
 800ab2c:	00001111 	.word	0x00001111
 800ab30:	00000444 	.word	0x00000444

0800ab34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ab34:	b580      	push	{r7, lr}
 800ab36:	b082      	sub	sp, #8
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	691b      	ldr	r3, [r3, #16]
 800ab42:	2202      	movs	r2, #2
 800ab44:	4013      	ands	r3, r2
 800ab46:	2b02      	cmp	r3, #2
 800ab48:	d124      	bne.n	800ab94 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	68db      	ldr	r3, [r3, #12]
 800ab50:	2202      	movs	r2, #2
 800ab52:	4013      	ands	r3, r2
 800ab54:	2b02      	cmp	r3, #2
 800ab56:	d11d      	bne.n	800ab94 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	2203      	movs	r2, #3
 800ab5e:	4252      	negs	r2, r2
 800ab60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2201      	movs	r2, #1
 800ab66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	699b      	ldr	r3, [r3, #24]
 800ab6e:	2203      	movs	r2, #3
 800ab70:	4013      	ands	r3, r2
 800ab72:	d004      	beq.n	800ab7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	0018      	movs	r0, r3
 800ab78:	f000 f916 	bl	800ada8 <HAL_TIM_IC_CaptureCallback>
 800ab7c:	e007      	b.n	800ab8e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	0018      	movs	r0, r3
 800ab82:	f000 f909 	bl	800ad98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	0018      	movs	r0, r3
 800ab8a:	f000 f915 	bl	800adb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2200      	movs	r2, #0
 800ab92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	691b      	ldr	r3, [r3, #16]
 800ab9a:	2204      	movs	r2, #4
 800ab9c:	4013      	ands	r3, r2
 800ab9e:	2b04      	cmp	r3, #4
 800aba0:	d125      	bne.n	800abee <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	68db      	ldr	r3, [r3, #12]
 800aba8:	2204      	movs	r2, #4
 800abaa:	4013      	ands	r3, r2
 800abac:	2b04      	cmp	r3, #4
 800abae:	d11e      	bne.n	800abee <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	2205      	movs	r2, #5
 800abb6:	4252      	negs	r2, r2
 800abb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	2202      	movs	r2, #2
 800abbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	699a      	ldr	r2, [r3, #24]
 800abc6:	23c0      	movs	r3, #192	; 0xc0
 800abc8:	009b      	lsls	r3, r3, #2
 800abca:	4013      	ands	r3, r2
 800abcc:	d004      	beq.n	800abd8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	0018      	movs	r0, r3
 800abd2:	f000 f8e9 	bl	800ada8 <HAL_TIM_IC_CaptureCallback>
 800abd6:	e007      	b.n	800abe8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	0018      	movs	r0, r3
 800abdc:	f000 f8dc 	bl	800ad98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	0018      	movs	r0, r3
 800abe4:	f000 f8e8 	bl	800adb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2200      	movs	r2, #0
 800abec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	691b      	ldr	r3, [r3, #16]
 800abf4:	2208      	movs	r2, #8
 800abf6:	4013      	ands	r3, r2
 800abf8:	2b08      	cmp	r3, #8
 800abfa:	d124      	bne.n	800ac46 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	68db      	ldr	r3, [r3, #12]
 800ac02:	2208      	movs	r2, #8
 800ac04:	4013      	ands	r3, r2
 800ac06:	2b08      	cmp	r3, #8
 800ac08:	d11d      	bne.n	800ac46 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	2209      	movs	r2, #9
 800ac10:	4252      	negs	r2, r2
 800ac12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	2204      	movs	r2, #4
 800ac18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	69db      	ldr	r3, [r3, #28]
 800ac20:	2203      	movs	r2, #3
 800ac22:	4013      	ands	r3, r2
 800ac24:	d004      	beq.n	800ac30 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	0018      	movs	r0, r3
 800ac2a:	f000 f8bd 	bl	800ada8 <HAL_TIM_IC_CaptureCallback>
 800ac2e:	e007      	b.n	800ac40 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	0018      	movs	r0, r3
 800ac34:	f000 f8b0 	bl	800ad98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	0018      	movs	r0, r3
 800ac3c:	f000 f8bc 	bl	800adb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2200      	movs	r2, #0
 800ac44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	691b      	ldr	r3, [r3, #16]
 800ac4c:	2210      	movs	r2, #16
 800ac4e:	4013      	ands	r3, r2
 800ac50:	2b10      	cmp	r3, #16
 800ac52:	d125      	bne.n	800aca0 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	68db      	ldr	r3, [r3, #12]
 800ac5a:	2210      	movs	r2, #16
 800ac5c:	4013      	ands	r3, r2
 800ac5e:	2b10      	cmp	r3, #16
 800ac60:	d11e      	bne.n	800aca0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	2211      	movs	r2, #17
 800ac68:	4252      	negs	r2, r2
 800ac6a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2208      	movs	r2, #8
 800ac70:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	69da      	ldr	r2, [r3, #28]
 800ac78:	23c0      	movs	r3, #192	; 0xc0
 800ac7a:	009b      	lsls	r3, r3, #2
 800ac7c:	4013      	ands	r3, r2
 800ac7e:	d004      	beq.n	800ac8a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	0018      	movs	r0, r3
 800ac84:	f000 f890 	bl	800ada8 <HAL_TIM_IC_CaptureCallback>
 800ac88:	e007      	b.n	800ac9a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	0018      	movs	r0, r3
 800ac8e:	f000 f883 	bl	800ad98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	0018      	movs	r0, r3
 800ac96:	f000 f88f 	bl	800adb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	691b      	ldr	r3, [r3, #16]
 800aca6:	2201      	movs	r2, #1
 800aca8:	4013      	ands	r3, r2
 800acaa:	2b01      	cmp	r3, #1
 800acac:	d10f      	bne.n	800acce <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	68db      	ldr	r3, [r3, #12]
 800acb4:	2201      	movs	r2, #1
 800acb6:	4013      	ands	r3, r2
 800acb8:	2b01      	cmp	r3, #1
 800acba:	d108      	bne.n	800acce <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	2202      	movs	r2, #2
 800acc2:	4252      	negs	r2, r2
 800acc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	0018      	movs	r0, r3
 800acca:	f7fd fb2d 	bl	8008328 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	691b      	ldr	r3, [r3, #16]
 800acd4:	2280      	movs	r2, #128	; 0x80
 800acd6:	4013      	ands	r3, r2
 800acd8:	2b80      	cmp	r3, #128	; 0x80
 800acda:	d10f      	bne.n	800acfc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	68db      	ldr	r3, [r3, #12]
 800ace2:	2280      	movs	r2, #128	; 0x80
 800ace4:	4013      	ands	r3, r2
 800ace6:	2b80      	cmp	r3, #128	; 0x80
 800ace8:	d108      	bne.n	800acfc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	2281      	movs	r2, #129	; 0x81
 800acf0:	4252      	negs	r2, r2
 800acf2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	0018      	movs	r0, r3
 800acf8:	f000 f900 	bl	800aefc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	691a      	ldr	r2, [r3, #16]
 800ad02:	2380      	movs	r3, #128	; 0x80
 800ad04:	005b      	lsls	r3, r3, #1
 800ad06:	401a      	ands	r2, r3
 800ad08:	2380      	movs	r3, #128	; 0x80
 800ad0a:	005b      	lsls	r3, r3, #1
 800ad0c:	429a      	cmp	r2, r3
 800ad0e:	d10e      	bne.n	800ad2e <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	68db      	ldr	r3, [r3, #12]
 800ad16:	2280      	movs	r2, #128	; 0x80
 800ad18:	4013      	ands	r3, r2
 800ad1a:	2b80      	cmp	r3, #128	; 0x80
 800ad1c:	d107      	bne.n	800ad2e <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	4a1c      	ldr	r2, [pc, #112]	; (800ad94 <HAL_TIM_IRQHandler+0x260>)
 800ad24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	0018      	movs	r0, r3
 800ad2a:	f000 f8ef 	bl	800af0c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	691b      	ldr	r3, [r3, #16]
 800ad34:	2240      	movs	r2, #64	; 0x40
 800ad36:	4013      	ands	r3, r2
 800ad38:	2b40      	cmp	r3, #64	; 0x40
 800ad3a:	d10f      	bne.n	800ad5c <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	68db      	ldr	r3, [r3, #12]
 800ad42:	2240      	movs	r2, #64	; 0x40
 800ad44:	4013      	ands	r3, r2
 800ad46:	2b40      	cmp	r3, #64	; 0x40
 800ad48:	d108      	bne.n	800ad5c <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	2241      	movs	r2, #65	; 0x41
 800ad50:	4252      	negs	r2, r2
 800ad52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	0018      	movs	r0, r3
 800ad58:	f000 f836 	bl	800adc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	691b      	ldr	r3, [r3, #16]
 800ad62:	2220      	movs	r2, #32
 800ad64:	4013      	ands	r3, r2
 800ad66:	2b20      	cmp	r3, #32
 800ad68:	d10f      	bne.n	800ad8a <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	68db      	ldr	r3, [r3, #12]
 800ad70:	2220      	movs	r2, #32
 800ad72:	4013      	ands	r3, r2
 800ad74:	2b20      	cmp	r3, #32
 800ad76:	d108      	bne.n	800ad8a <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	2221      	movs	r2, #33	; 0x21
 800ad7e:	4252      	negs	r2, r2
 800ad80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	0018      	movs	r0, r3
 800ad86:	f000 f8b1 	bl	800aeec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ad8a:	46c0      	nop			; (mov r8, r8)
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	b002      	add	sp, #8
 800ad90:	bd80      	pop	{r7, pc}
 800ad92:	46c0      	nop			; (mov r8, r8)
 800ad94:	fffffeff 	.word	0xfffffeff

0800ad98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b082      	sub	sp, #8
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ada0:	46c0      	nop			; (mov r8, r8)
 800ada2:	46bd      	mov	sp, r7
 800ada4:	b002      	add	sp, #8
 800ada6:	bd80      	pop	{r7, pc}

0800ada8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ada8:	b580      	push	{r7, lr}
 800adaa:	b082      	sub	sp, #8
 800adac:	af00      	add	r7, sp, #0
 800adae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800adb0:	46c0      	nop			; (mov r8, r8)
 800adb2:	46bd      	mov	sp, r7
 800adb4:	b002      	add	sp, #8
 800adb6:	bd80      	pop	{r7, pc}

0800adb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b082      	sub	sp, #8
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800adc0:	46c0      	nop			; (mov r8, r8)
 800adc2:	46bd      	mov	sp, r7
 800adc4:	b002      	add	sp, #8
 800adc6:	bd80      	pop	{r7, pc}

0800adc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800adc8:	b580      	push	{r7, lr}
 800adca:	b082      	sub	sp, #8
 800adcc:	af00      	add	r7, sp, #0
 800adce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800add0:	46c0      	nop			; (mov r8, r8)
 800add2:	46bd      	mov	sp, r7
 800add4:	b002      	add	sp, #8
 800add6:	bd80      	pop	{r7, pc}

0800add8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b084      	sub	sp, #16
 800addc:	af00      	add	r7, sp, #0
 800adde:	6078      	str	r0, [r7, #4]
 800ade0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	4a38      	ldr	r2, [pc, #224]	; (800aecc <TIM_Base_SetConfig+0xf4>)
 800adec:	4293      	cmp	r3, r2
 800adee:	d00c      	beq.n	800ae0a <TIM_Base_SetConfig+0x32>
 800adf0:	687a      	ldr	r2, [r7, #4]
 800adf2:	2380      	movs	r3, #128	; 0x80
 800adf4:	05db      	lsls	r3, r3, #23
 800adf6:	429a      	cmp	r2, r3
 800adf8:	d007      	beq.n	800ae0a <TIM_Base_SetConfig+0x32>
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	4a34      	ldr	r2, [pc, #208]	; (800aed0 <TIM_Base_SetConfig+0xf8>)
 800adfe:	4293      	cmp	r3, r2
 800ae00:	d003      	beq.n	800ae0a <TIM_Base_SetConfig+0x32>
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	4a33      	ldr	r2, [pc, #204]	; (800aed4 <TIM_Base_SetConfig+0xfc>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d108      	bne.n	800ae1c <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	2270      	movs	r2, #112	; 0x70
 800ae0e:	4393      	bics	r3, r2
 800ae10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ae12:	683b      	ldr	r3, [r7, #0]
 800ae14:	685b      	ldr	r3, [r3, #4]
 800ae16:	68fa      	ldr	r2, [r7, #12]
 800ae18:	4313      	orrs	r3, r2
 800ae1a:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	4a2b      	ldr	r2, [pc, #172]	; (800aecc <TIM_Base_SetConfig+0xf4>)
 800ae20:	4293      	cmp	r3, r2
 800ae22:	d01c      	beq.n	800ae5e <TIM_Base_SetConfig+0x86>
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	2380      	movs	r3, #128	; 0x80
 800ae28:	05db      	lsls	r3, r3, #23
 800ae2a:	429a      	cmp	r2, r3
 800ae2c:	d017      	beq.n	800ae5e <TIM_Base_SetConfig+0x86>
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	4a27      	ldr	r2, [pc, #156]	; (800aed0 <TIM_Base_SetConfig+0xf8>)
 800ae32:	4293      	cmp	r3, r2
 800ae34:	d013      	beq.n	800ae5e <TIM_Base_SetConfig+0x86>
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	4a26      	ldr	r2, [pc, #152]	; (800aed4 <TIM_Base_SetConfig+0xfc>)
 800ae3a:	4293      	cmp	r3, r2
 800ae3c:	d00f      	beq.n	800ae5e <TIM_Base_SetConfig+0x86>
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	4a25      	ldr	r2, [pc, #148]	; (800aed8 <TIM_Base_SetConfig+0x100>)
 800ae42:	4293      	cmp	r3, r2
 800ae44:	d00b      	beq.n	800ae5e <TIM_Base_SetConfig+0x86>
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	4a24      	ldr	r2, [pc, #144]	; (800aedc <TIM_Base_SetConfig+0x104>)
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	d007      	beq.n	800ae5e <TIM_Base_SetConfig+0x86>
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	4a23      	ldr	r2, [pc, #140]	; (800aee0 <TIM_Base_SetConfig+0x108>)
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d003      	beq.n	800ae5e <TIM_Base_SetConfig+0x86>
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	4a22      	ldr	r2, [pc, #136]	; (800aee4 <TIM_Base_SetConfig+0x10c>)
 800ae5a:	4293      	cmp	r3, r2
 800ae5c:	d108      	bne.n	800ae70 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	4a21      	ldr	r2, [pc, #132]	; (800aee8 <TIM_Base_SetConfig+0x110>)
 800ae62:	4013      	ands	r3, r2
 800ae64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	68db      	ldr	r3, [r3, #12]
 800ae6a:	68fa      	ldr	r2, [r7, #12]
 800ae6c:	4313      	orrs	r3, r2
 800ae6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	2280      	movs	r2, #128	; 0x80
 800ae74:	4393      	bics	r3, r2
 800ae76:	001a      	movs	r2, r3
 800ae78:	683b      	ldr	r3, [r7, #0]
 800ae7a:	695b      	ldr	r3, [r3, #20]
 800ae7c:	4313      	orrs	r3, r2
 800ae7e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	68fa      	ldr	r2, [r7, #12]
 800ae84:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ae86:	683b      	ldr	r3, [r7, #0]
 800ae88:	689a      	ldr	r2, [r3, #8]
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	681a      	ldr	r2, [r3, #0]
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	4a0c      	ldr	r2, [pc, #48]	; (800aecc <TIM_Base_SetConfig+0xf4>)
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	d00b      	beq.n	800aeb6 <TIM_Base_SetConfig+0xde>
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	4a0e      	ldr	r2, [pc, #56]	; (800aedc <TIM_Base_SetConfig+0x104>)
 800aea2:	4293      	cmp	r3, r2
 800aea4:	d007      	beq.n	800aeb6 <TIM_Base_SetConfig+0xde>
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	4a0d      	ldr	r2, [pc, #52]	; (800aee0 <TIM_Base_SetConfig+0x108>)
 800aeaa:	4293      	cmp	r3, r2
 800aeac:	d003      	beq.n	800aeb6 <TIM_Base_SetConfig+0xde>
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	4a0c      	ldr	r2, [pc, #48]	; (800aee4 <TIM_Base_SetConfig+0x10c>)
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	d103      	bne.n	800aebe <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	691a      	ldr	r2, [r3, #16]
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	2201      	movs	r2, #1
 800aec2:	615a      	str	r2, [r3, #20]
}
 800aec4:	46c0      	nop			; (mov r8, r8)
 800aec6:	46bd      	mov	sp, r7
 800aec8:	b004      	add	sp, #16
 800aeca:	bd80      	pop	{r7, pc}
 800aecc:	40012c00 	.word	0x40012c00
 800aed0:	40000400 	.word	0x40000400
 800aed4:	40000800 	.word	0x40000800
 800aed8:	40002000 	.word	0x40002000
 800aedc:	40014000 	.word	0x40014000
 800aee0:	40014400 	.word	0x40014400
 800aee4:	40014800 	.word	0x40014800
 800aee8:	fffffcff 	.word	0xfffffcff

0800aeec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aeec:	b580      	push	{r7, lr}
 800aeee:	b082      	sub	sp, #8
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aef4:	46c0      	nop			; (mov r8, r8)
 800aef6:	46bd      	mov	sp, r7
 800aef8:	b002      	add	sp, #8
 800aefa:	bd80      	pop	{r7, pc}

0800aefc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b082      	sub	sp, #8
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800af04:	46c0      	nop			; (mov r8, r8)
 800af06:	46bd      	mov	sp, r7
 800af08:	b002      	add	sp, #8
 800af0a:	bd80      	pop	{r7, pc}

0800af0c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b082      	sub	sp, #8
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800af14:	46c0      	nop			; (mov r8, r8)
 800af16:	46bd      	mov	sp, r7
 800af18:	b002      	add	sp, #8
 800af1a:	bd80      	pop	{r7, pc}

0800af1c <__NVIC_SetPriority>:
{
 800af1c:	b590      	push	{r4, r7, lr}
 800af1e:	b083      	sub	sp, #12
 800af20:	af00      	add	r7, sp, #0
 800af22:	0002      	movs	r2, r0
 800af24:	6039      	str	r1, [r7, #0]
 800af26:	1dfb      	adds	r3, r7, #7
 800af28:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800af2a:	1dfb      	adds	r3, r7, #7
 800af2c:	781b      	ldrb	r3, [r3, #0]
 800af2e:	2b7f      	cmp	r3, #127	; 0x7f
 800af30:	d828      	bhi.n	800af84 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800af32:	4a2f      	ldr	r2, [pc, #188]	; (800aff0 <__NVIC_SetPriority+0xd4>)
 800af34:	1dfb      	adds	r3, r7, #7
 800af36:	781b      	ldrb	r3, [r3, #0]
 800af38:	b25b      	sxtb	r3, r3
 800af3a:	089b      	lsrs	r3, r3, #2
 800af3c:	33c0      	adds	r3, #192	; 0xc0
 800af3e:	009b      	lsls	r3, r3, #2
 800af40:	589b      	ldr	r3, [r3, r2]
 800af42:	1dfa      	adds	r2, r7, #7
 800af44:	7812      	ldrb	r2, [r2, #0]
 800af46:	0011      	movs	r1, r2
 800af48:	2203      	movs	r2, #3
 800af4a:	400a      	ands	r2, r1
 800af4c:	00d2      	lsls	r2, r2, #3
 800af4e:	21ff      	movs	r1, #255	; 0xff
 800af50:	4091      	lsls	r1, r2
 800af52:	000a      	movs	r2, r1
 800af54:	43d2      	mvns	r2, r2
 800af56:	401a      	ands	r2, r3
 800af58:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	019b      	lsls	r3, r3, #6
 800af5e:	22ff      	movs	r2, #255	; 0xff
 800af60:	401a      	ands	r2, r3
 800af62:	1dfb      	adds	r3, r7, #7
 800af64:	781b      	ldrb	r3, [r3, #0]
 800af66:	0018      	movs	r0, r3
 800af68:	2303      	movs	r3, #3
 800af6a:	4003      	ands	r3, r0
 800af6c:	00db      	lsls	r3, r3, #3
 800af6e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800af70:	481f      	ldr	r0, [pc, #124]	; (800aff0 <__NVIC_SetPriority+0xd4>)
 800af72:	1dfb      	adds	r3, r7, #7
 800af74:	781b      	ldrb	r3, [r3, #0]
 800af76:	b25b      	sxtb	r3, r3
 800af78:	089b      	lsrs	r3, r3, #2
 800af7a:	430a      	orrs	r2, r1
 800af7c:	33c0      	adds	r3, #192	; 0xc0
 800af7e:	009b      	lsls	r3, r3, #2
 800af80:	501a      	str	r2, [r3, r0]
}
 800af82:	e031      	b.n	800afe8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800af84:	4a1b      	ldr	r2, [pc, #108]	; (800aff4 <__NVIC_SetPriority+0xd8>)
 800af86:	1dfb      	adds	r3, r7, #7
 800af88:	781b      	ldrb	r3, [r3, #0]
 800af8a:	0019      	movs	r1, r3
 800af8c:	230f      	movs	r3, #15
 800af8e:	400b      	ands	r3, r1
 800af90:	3b08      	subs	r3, #8
 800af92:	089b      	lsrs	r3, r3, #2
 800af94:	3306      	adds	r3, #6
 800af96:	009b      	lsls	r3, r3, #2
 800af98:	18d3      	adds	r3, r2, r3
 800af9a:	3304      	adds	r3, #4
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	1dfa      	adds	r2, r7, #7
 800afa0:	7812      	ldrb	r2, [r2, #0]
 800afa2:	0011      	movs	r1, r2
 800afa4:	2203      	movs	r2, #3
 800afa6:	400a      	ands	r2, r1
 800afa8:	00d2      	lsls	r2, r2, #3
 800afaa:	21ff      	movs	r1, #255	; 0xff
 800afac:	4091      	lsls	r1, r2
 800afae:	000a      	movs	r2, r1
 800afb0:	43d2      	mvns	r2, r2
 800afb2:	401a      	ands	r2, r3
 800afb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800afb6:	683b      	ldr	r3, [r7, #0]
 800afb8:	019b      	lsls	r3, r3, #6
 800afba:	22ff      	movs	r2, #255	; 0xff
 800afbc:	401a      	ands	r2, r3
 800afbe:	1dfb      	adds	r3, r7, #7
 800afc0:	781b      	ldrb	r3, [r3, #0]
 800afc2:	0018      	movs	r0, r3
 800afc4:	2303      	movs	r3, #3
 800afc6:	4003      	ands	r3, r0
 800afc8:	00db      	lsls	r3, r3, #3
 800afca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800afcc:	4809      	ldr	r0, [pc, #36]	; (800aff4 <__NVIC_SetPriority+0xd8>)
 800afce:	1dfb      	adds	r3, r7, #7
 800afd0:	781b      	ldrb	r3, [r3, #0]
 800afd2:	001c      	movs	r4, r3
 800afd4:	230f      	movs	r3, #15
 800afd6:	4023      	ands	r3, r4
 800afd8:	3b08      	subs	r3, #8
 800afda:	089b      	lsrs	r3, r3, #2
 800afdc:	430a      	orrs	r2, r1
 800afde:	3306      	adds	r3, #6
 800afe0:	009b      	lsls	r3, r3, #2
 800afe2:	18c3      	adds	r3, r0, r3
 800afe4:	3304      	adds	r3, #4
 800afe6:	601a      	str	r2, [r3, #0]
}
 800afe8:	46c0      	nop			; (mov r8, r8)
 800afea:	46bd      	mov	sp, r7
 800afec:	b003      	add	sp, #12
 800afee:	bd90      	pop	{r4, r7, pc}
 800aff0:	e000e100 	.word	0xe000e100
 800aff4:	e000ed00 	.word	0xe000ed00

0800aff8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800aff8:	b580      	push	{r7, lr}
 800affa:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800affc:	4b05      	ldr	r3, [pc, #20]	; (800b014 <SysTick_Handler+0x1c>)
 800affe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800b000:	f001 fb90 	bl	800c724 <xTaskGetSchedulerState>
 800b004:	0003      	movs	r3, r0
 800b006:	2b01      	cmp	r3, #1
 800b008:	d001      	beq.n	800b00e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800b00a:	f002 f85d 	bl	800d0c8 <xPortSysTickHandler>
  }
}
 800b00e:	46c0      	nop			; (mov r8, r8)
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}
 800b014:	e000e010 	.word	0xe000e010

0800b018 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b018:	b580      	push	{r7, lr}
 800b01a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800b01c:	2305      	movs	r3, #5
 800b01e:	425b      	negs	r3, r3
 800b020:	2100      	movs	r1, #0
 800b022:	0018      	movs	r0, r3
 800b024:	f7ff ff7a 	bl	800af1c <__NVIC_SetPriority>
#endif
}
 800b028:	46c0      	nop			; (mov r8, r8)
 800b02a:	46bd      	mov	sp, r7
 800b02c:	bd80      	pop	{r7, pc}
	...

0800b030 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b030:	b580      	push	{r7, lr}
 800b032:	b082      	sub	sp, #8
 800b034:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b036:	f3ef 8305 	mrs	r3, IPSR
 800b03a:	603b      	str	r3, [r7, #0]
  return(result);
 800b03c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d003      	beq.n	800b04a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800b042:	2306      	movs	r3, #6
 800b044:	425b      	negs	r3, r3
 800b046:	607b      	str	r3, [r7, #4]
 800b048:	e00c      	b.n	800b064 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b04a:	4b09      	ldr	r3, [pc, #36]	; (800b070 <osKernelInitialize+0x40>)
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d105      	bne.n	800b05e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b052:	4b07      	ldr	r3, [pc, #28]	; (800b070 <osKernelInitialize+0x40>)
 800b054:	2201      	movs	r2, #1
 800b056:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b058:	2300      	movs	r3, #0
 800b05a:	607b      	str	r3, [r7, #4]
 800b05c:	e002      	b.n	800b064 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800b05e:	2301      	movs	r3, #1
 800b060:	425b      	negs	r3, r3
 800b062:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b064:	687b      	ldr	r3, [r7, #4]
}
 800b066:	0018      	movs	r0, r3
 800b068:	46bd      	mov	sp, r7
 800b06a:	b002      	add	sp, #8
 800b06c:	bd80      	pop	{r7, pc}
 800b06e:	46c0      	nop			; (mov r8, r8)
 800b070:	20000324 	.word	0x20000324

0800b074 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b074:	b580      	push	{r7, lr}
 800b076:	b082      	sub	sp, #8
 800b078:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b07a:	f3ef 8305 	mrs	r3, IPSR
 800b07e:	603b      	str	r3, [r7, #0]
  return(result);
 800b080:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b082:	2b00      	cmp	r3, #0
 800b084:	d003      	beq.n	800b08e <osKernelStart+0x1a>
    stat = osErrorISR;
 800b086:	2306      	movs	r3, #6
 800b088:	425b      	negs	r3, r3
 800b08a:	607b      	str	r3, [r7, #4]
 800b08c:	e010      	b.n	800b0b0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b08e:	4b0b      	ldr	r3, [pc, #44]	; (800b0bc <osKernelStart+0x48>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	2b01      	cmp	r3, #1
 800b094:	d109      	bne.n	800b0aa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b096:	f7ff ffbf 	bl	800b018 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b09a:	4b08      	ldr	r3, [pc, #32]	; (800b0bc <osKernelStart+0x48>)
 800b09c:	2202      	movs	r2, #2
 800b09e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b0a0:	f000 ff6e 	bl	800bf80 <vTaskStartScheduler>
      stat = osOK;
 800b0a4:	2300      	movs	r3, #0
 800b0a6:	607b      	str	r3, [r7, #4]
 800b0a8:	e002      	b.n	800b0b0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800b0aa:	2301      	movs	r3, #1
 800b0ac:	425b      	negs	r3, r3
 800b0ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800b0b0:	687b      	ldr	r3, [r7, #4]
}
 800b0b2:	0018      	movs	r0, r3
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	b002      	add	sp, #8
 800b0b8:	bd80      	pop	{r7, pc}
 800b0ba:	46c0      	nop			; (mov r8, r8)
 800b0bc:	20000324 	.word	0x20000324

0800b0c0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b0c0:	b5b0      	push	{r4, r5, r7, lr}
 800b0c2:	b08e      	sub	sp, #56	; 0x38
 800b0c4:	af04      	add	r7, sp, #16
 800b0c6:	60f8      	str	r0, [r7, #12]
 800b0c8:	60b9      	str	r1, [r7, #8]
 800b0ca:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b0d0:	f3ef 8305 	mrs	r3, IPSR
 800b0d4:	617b      	str	r3, [r7, #20]
  return(result);
 800b0d6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d000      	beq.n	800b0de <osThreadNew+0x1e>
 800b0dc:	e081      	b.n	800b1e2 <osThreadNew+0x122>
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d100      	bne.n	800b0e6 <osThreadNew+0x26>
 800b0e4:	e07d      	b.n	800b1e2 <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 800b0e6:	2380      	movs	r3, #128	; 0x80
 800b0e8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800b0ea:	2318      	movs	r3, #24
 800b0ec:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800b0ee:	2300      	movs	r3, #0
 800b0f0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800b0f2:	2301      	movs	r3, #1
 800b0f4:	425b      	negs	r3, r3
 800b0f6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d044      	beq.n	800b188 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d002      	beq.n	800b10c <osThreadNew+0x4c>
        name = attr->name;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	699b      	ldr	r3, [r3, #24]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d002      	beq.n	800b11a <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	699b      	ldr	r3, [r3, #24]
 800b118:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b11a:	69fb      	ldr	r3, [r7, #28]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d007      	beq.n	800b130 <osThreadNew+0x70>
 800b120:	69fb      	ldr	r3, [r7, #28]
 800b122:	2b38      	cmp	r3, #56	; 0x38
 800b124:	d804      	bhi.n	800b130 <osThreadNew+0x70>
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	685b      	ldr	r3, [r3, #4]
 800b12a:	2201      	movs	r2, #1
 800b12c:	4013      	ands	r3, r2
 800b12e:	d001      	beq.n	800b134 <osThreadNew+0x74>
        return (NULL);
 800b130:	2300      	movs	r3, #0
 800b132:	e057      	b.n	800b1e4 <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	695b      	ldr	r3, [r3, #20]
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d003      	beq.n	800b144 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	695b      	ldr	r3, [r3, #20]
 800b140:	089b      	lsrs	r3, r3, #2
 800b142:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	689b      	ldr	r3, [r3, #8]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d00e      	beq.n	800b16a <osThreadNew+0xaa>
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	68db      	ldr	r3, [r3, #12]
 800b150:	2b5b      	cmp	r3, #91	; 0x5b
 800b152:	d90a      	bls.n	800b16a <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d006      	beq.n	800b16a <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	695b      	ldr	r3, [r3, #20]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d002      	beq.n	800b16a <osThreadNew+0xaa>
        mem = 1;
 800b164:	2301      	movs	r3, #1
 800b166:	61bb      	str	r3, [r7, #24]
 800b168:	e010      	b.n	800b18c <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	689b      	ldr	r3, [r3, #8]
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d10c      	bne.n	800b18c <osThreadNew+0xcc>
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	68db      	ldr	r3, [r3, #12]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d108      	bne.n	800b18c <osThreadNew+0xcc>
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	691b      	ldr	r3, [r3, #16]
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d104      	bne.n	800b18c <osThreadNew+0xcc>
          mem = 0;
 800b182:	2300      	movs	r3, #0
 800b184:	61bb      	str	r3, [r7, #24]
 800b186:	e001      	b.n	800b18c <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 800b188:	2300      	movs	r3, #0
 800b18a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b18c:	69bb      	ldr	r3, [r7, #24]
 800b18e:	2b01      	cmp	r3, #1
 800b190:	d112      	bne.n	800b1b8 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b19a:	68bd      	ldr	r5, [r7, #8]
 800b19c:	6a3c      	ldr	r4, [r7, #32]
 800b19e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b1a0:	68f8      	ldr	r0, [r7, #12]
 800b1a2:	9302      	str	r3, [sp, #8]
 800b1a4:	9201      	str	r2, [sp, #4]
 800b1a6:	69fb      	ldr	r3, [r7, #28]
 800b1a8:	9300      	str	r3, [sp, #0]
 800b1aa:	002b      	movs	r3, r5
 800b1ac:	0022      	movs	r2, r4
 800b1ae:	f000 fd3e 	bl	800bc2e <xTaskCreateStatic>
 800b1b2:	0003      	movs	r3, r0
 800b1b4:	613b      	str	r3, [r7, #16]
 800b1b6:	e014      	b.n	800b1e2 <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 800b1b8:	69bb      	ldr	r3, [r7, #24]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d111      	bne.n	800b1e2 <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b1be:	6a3b      	ldr	r3, [r7, #32]
 800b1c0:	b29a      	uxth	r2, r3
 800b1c2:	68bc      	ldr	r4, [r7, #8]
 800b1c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b1c6:	68f8      	ldr	r0, [r7, #12]
 800b1c8:	2310      	movs	r3, #16
 800b1ca:	18fb      	adds	r3, r7, r3
 800b1cc:	9301      	str	r3, [sp, #4]
 800b1ce:	69fb      	ldr	r3, [r7, #28]
 800b1d0:	9300      	str	r3, [sp, #0]
 800b1d2:	0023      	movs	r3, r4
 800b1d4:	f000 fd6f 	bl	800bcb6 <xTaskCreate>
 800b1d8:	0003      	movs	r3, r0
 800b1da:	2b01      	cmp	r3, #1
 800b1dc:	d001      	beq.n	800b1e2 <osThreadNew+0x122>
            hTask = NULL;
 800b1de:	2300      	movs	r3, #0
 800b1e0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b1e2:	693b      	ldr	r3, [r7, #16]
}
 800b1e4:	0018      	movs	r0, r3
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	b00a      	add	sp, #40	; 0x28
 800b1ea:	bdb0      	pop	{r4, r5, r7, pc}

0800b1ec <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b084      	sub	sp, #16
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b1f4:	f3ef 8305 	mrs	r3, IPSR
 800b1f8:	60bb      	str	r3, [r7, #8]
  return(result);
 800b1fa:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d003      	beq.n	800b208 <osDelay+0x1c>
    stat = osErrorISR;
 800b200:	2306      	movs	r3, #6
 800b202:	425b      	negs	r3, r3
 800b204:	60fb      	str	r3, [r7, #12]
 800b206:	e008      	b.n	800b21a <osDelay+0x2e>
  }
  else {
    stat = osOK;
 800b208:	2300      	movs	r3, #0
 800b20a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d003      	beq.n	800b21a <osDelay+0x2e>
      vTaskDelay(ticks);
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	0018      	movs	r0, r3
 800b216:	f000 fe8d 	bl	800bf34 <vTaskDelay>
    }
  }

  return (stat);
 800b21a:	68fb      	ldr	r3, [r7, #12]
}
 800b21c:	0018      	movs	r0, r3
 800b21e:	46bd      	mov	sp, r7
 800b220:	b004      	add	sp, #16
 800b222:	bd80      	pop	{r7, pc}

0800b224 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b224:	b580      	push	{r7, lr}
 800b226:	b084      	sub	sp, #16
 800b228:	af00      	add	r7, sp, #0
 800b22a:	60f8      	str	r0, [r7, #12]
 800b22c:	60b9      	str	r1, [r7, #8]
 800b22e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	4a06      	ldr	r2, [pc, #24]	; (800b24c <vApplicationGetIdleTaskMemory+0x28>)
 800b234:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	4a05      	ldr	r2, [pc, #20]	; (800b250 <vApplicationGetIdleTaskMemory+0x2c>)
 800b23a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	2280      	movs	r2, #128	; 0x80
 800b240:	601a      	str	r2, [r3, #0]
}
 800b242:	46c0      	nop			; (mov r8, r8)
 800b244:	46bd      	mov	sp, r7
 800b246:	b004      	add	sp, #16
 800b248:	bd80      	pop	{r7, pc}
 800b24a:	46c0      	nop			; (mov r8, r8)
 800b24c:	20000328 	.word	0x20000328
 800b250:	20000384 	.word	0x20000384

0800b254 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b254:	b580      	push	{r7, lr}
 800b256:	b084      	sub	sp, #16
 800b258:	af00      	add	r7, sp, #0
 800b25a:	60f8      	str	r0, [r7, #12]
 800b25c:	60b9      	str	r1, [r7, #8]
 800b25e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b260:	68fb      	ldr	r3, [r7, #12]
 800b262:	4a06      	ldr	r2, [pc, #24]	; (800b27c <vApplicationGetTimerTaskMemory+0x28>)
 800b264:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b266:	68bb      	ldr	r3, [r7, #8]
 800b268:	4a05      	ldr	r2, [pc, #20]	; (800b280 <vApplicationGetTimerTaskMemory+0x2c>)
 800b26a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2280      	movs	r2, #128	; 0x80
 800b270:	0052      	lsls	r2, r2, #1
 800b272:	601a      	str	r2, [r3, #0]
}
 800b274:	46c0      	nop			; (mov r8, r8)
 800b276:	46bd      	mov	sp, r7
 800b278:	b004      	add	sp, #16
 800b27a:	bd80      	pop	{r7, pc}
 800b27c:	20000584 	.word	0x20000584
 800b280:	200005e0 	.word	0x200005e0

0800b284 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b284:	b580      	push	{r7, lr}
 800b286:	b082      	sub	sp, #8
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	3308      	adds	r3, #8
 800b290:	001a      	movs	r2, r3
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	2201      	movs	r2, #1
 800b29a:	4252      	negs	r2, r2
 800b29c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	3308      	adds	r3, #8
 800b2a2:	001a      	movs	r2, r3
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	3308      	adds	r3, #8
 800b2ac:	001a      	movs	r2, r3
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b2b8:	46c0      	nop			; (mov r8, r8)
 800b2ba:	46bd      	mov	sp, r7
 800b2bc:	b002      	add	sp, #8
 800b2be:	bd80      	pop	{r7, pc}

0800b2c0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b082      	sub	sp, #8
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b2ce:	46c0      	nop			; (mov r8, r8)
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	b002      	add	sp, #8
 800b2d4:	bd80      	pop	{r7, pc}

0800b2d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b2d6:	b580      	push	{r7, lr}
 800b2d8:	b084      	sub	sp, #16
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	6078      	str	r0, [r7, #4]
 800b2de:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	685b      	ldr	r3, [r3, #4]
 800b2e4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	68fa      	ldr	r2, [r7, #12]
 800b2ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	689a      	ldr	r2, [r3, #8]
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	689b      	ldr	r3, [r3, #8]
 800b2f8:	683a      	ldr	r2, [r7, #0]
 800b2fa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	683a      	ldr	r2, [r7, #0]
 800b300:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b302:	683b      	ldr	r3, [r7, #0]
 800b304:	687a      	ldr	r2, [r7, #4]
 800b306:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	1c5a      	adds	r2, r3, #1
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	601a      	str	r2, [r3, #0]
}
 800b312:	46c0      	nop			; (mov r8, r8)
 800b314:	46bd      	mov	sp, r7
 800b316:	b004      	add	sp, #16
 800b318:	bd80      	pop	{r7, pc}

0800b31a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b31a:	b580      	push	{r7, lr}
 800b31c:	b084      	sub	sp, #16
 800b31e:	af00      	add	r7, sp, #0
 800b320:	6078      	str	r0, [r7, #4]
 800b322:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b324:	683b      	ldr	r3, [r7, #0]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	3301      	adds	r3, #1
 800b32e:	d103      	bne.n	800b338 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	691b      	ldr	r3, [r3, #16]
 800b334:	60fb      	str	r3, [r7, #12]
 800b336:	e00c      	b.n	800b352 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	3308      	adds	r3, #8
 800b33c:	60fb      	str	r3, [r7, #12]
 800b33e:	e002      	b.n	800b346 <vListInsert+0x2c>
 800b340:	68fb      	ldr	r3, [r7, #12]
 800b342:	685b      	ldr	r3, [r3, #4]
 800b344:	60fb      	str	r3, [r7, #12]
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	685b      	ldr	r3, [r3, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	68ba      	ldr	r2, [r7, #8]
 800b34e:	429a      	cmp	r2, r3
 800b350:	d2f6      	bcs.n	800b340 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	685a      	ldr	r2, [r3, #4]
 800b356:	683b      	ldr	r3, [r7, #0]
 800b358:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	685b      	ldr	r3, [r3, #4]
 800b35e:	683a      	ldr	r2, [r7, #0]
 800b360:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	68fa      	ldr	r2, [r7, #12]
 800b366:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b368:	68fb      	ldr	r3, [r7, #12]
 800b36a:	683a      	ldr	r2, [r7, #0]
 800b36c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b36e:	683b      	ldr	r3, [r7, #0]
 800b370:	687a      	ldr	r2, [r7, #4]
 800b372:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	681b      	ldr	r3, [r3, #0]
 800b378:	1c5a      	adds	r2, r3, #1
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	601a      	str	r2, [r3, #0]
}
 800b37e:	46c0      	nop			; (mov r8, r8)
 800b380:	46bd      	mov	sp, r7
 800b382:	b004      	add	sp, #16
 800b384:	bd80      	pop	{r7, pc}

0800b386 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b386:	b580      	push	{r7, lr}
 800b388:	b084      	sub	sp, #16
 800b38a:	af00      	add	r7, sp, #0
 800b38c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	691b      	ldr	r3, [r3, #16]
 800b392:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	685b      	ldr	r3, [r3, #4]
 800b398:	687a      	ldr	r2, [r7, #4]
 800b39a:	6892      	ldr	r2, [r2, #8]
 800b39c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	689b      	ldr	r3, [r3, #8]
 800b3a2:	687a      	ldr	r2, [r7, #4]
 800b3a4:	6852      	ldr	r2, [r2, #4]
 800b3a6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	685b      	ldr	r3, [r3, #4]
 800b3ac:	687a      	ldr	r2, [r7, #4]
 800b3ae:	429a      	cmp	r2, r3
 800b3b0:	d103      	bne.n	800b3ba <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	689a      	ldr	r2, [r3, #8]
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	2200      	movs	r2, #0
 800b3be:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	1e5a      	subs	r2, r3, #1
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
}
 800b3ce:	0018      	movs	r0, r3
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	b004      	add	sp, #16
 800b3d4:	bd80      	pop	{r7, pc}

0800b3d6 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b3d6:	b580      	push	{r7, lr}
 800b3d8:	b084      	sub	sp, #16
 800b3da:	af00      	add	r7, sp, #0
 800b3dc:	6078      	str	r0, [r7, #4]
 800b3de:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d101      	bne.n	800b3ee <xQueueGenericReset+0x18>
 800b3ea:	b672      	cpsid	i
 800b3ec:	e7fe      	b.n	800b3ec <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 800b3ee:	f001 fe0f 	bl	800d010 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	681a      	ldr	r2, [r3, #0]
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3fe:	434b      	muls	r3, r1
 800b400:	18d2      	adds	r2, r2, r3
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	2200      	movs	r2, #0
 800b40a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	681a      	ldr	r2, [r3, #0]
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	681a      	ldr	r2, [r3, #0]
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b41c:	1e59      	subs	r1, r3, #1
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b422:	434b      	muls	r3, r1
 800b424:	18d2      	adds	r2, r2, r3
 800b426:	68fb      	ldr	r3, [r7, #12]
 800b428:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	2244      	movs	r2, #68	; 0x44
 800b42e:	21ff      	movs	r1, #255	; 0xff
 800b430:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	2245      	movs	r2, #69	; 0x45
 800b436:	21ff      	movs	r1, #255	; 0xff
 800b438:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800b43a:	683b      	ldr	r3, [r7, #0]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d10d      	bne.n	800b45c <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	691b      	ldr	r3, [r3, #16]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d013      	beq.n	800b470 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b448:	68fb      	ldr	r3, [r7, #12]
 800b44a:	3310      	adds	r3, #16
 800b44c:	0018      	movs	r0, r3
 800b44e:	f000 ffd7 	bl	800c400 <xTaskRemoveFromEventList>
 800b452:	1e03      	subs	r3, r0, #0
 800b454:	d00c      	beq.n	800b470 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b456:	f001 fdcb 	bl	800cff0 <vPortYield>
 800b45a:	e009      	b.n	800b470 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	3310      	adds	r3, #16
 800b460:	0018      	movs	r0, r3
 800b462:	f7ff ff0f 	bl	800b284 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	3324      	adds	r3, #36	; 0x24
 800b46a:	0018      	movs	r0, r3
 800b46c:	f7ff ff0a 	bl	800b284 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b470:	f001 fde0 	bl	800d034 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b474:	2301      	movs	r3, #1
}
 800b476:	0018      	movs	r0, r3
 800b478:	46bd      	mov	sp, r7
 800b47a:	b004      	add	sp, #16
 800b47c:	bd80      	pop	{r7, pc}

0800b47e <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b47e:	b590      	push	{r4, r7, lr}
 800b480:	b089      	sub	sp, #36	; 0x24
 800b482:	af02      	add	r7, sp, #8
 800b484:	60f8      	str	r0, [r7, #12]
 800b486:	60b9      	str	r1, [r7, #8]
 800b488:	607a      	str	r2, [r7, #4]
 800b48a:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d101      	bne.n	800b496 <xQueueGenericCreateStatic+0x18>
 800b492:	b672      	cpsid	i
 800b494:	e7fe      	b.n	800b494 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d101      	bne.n	800b4a0 <xQueueGenericCreateStatic+0x22>
 800b49c:	b672      	cpsid	i
 800b49e:	e7fe      	b.n	800b49e <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d002      	beq.n	800b4ac <xQueueGenericCreateStatic+0x2e>
 800b4a6:	68bb      	ldr	r3, [r7, #8]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d001      	beq.n	800b4b0 <xQueueGenericCreateStatic+0x32>
 800b4ac:	2301      	movs	r3, #1
 800b4ae:	e000      	b.n	800b4b2 <xQueueGenericCreateStatic+0x34>
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d101      	bne.n	800b4ba <xQueueGenericCreateStatic+0x3c>
 800b4b6:	b672      	cpsid	i
 800b4b8:	e7fe      	b.n	800b4b8 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d102      	bne.n	800b4c6 <xQueueGenericCreateStatic+0x48>
 800b4c0:	68bb      	ldr	r3, [r7, #8]
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d101      	bne.n	800b4ca <xQueueGenericCreateStatic+0x4c>
 800b4c6:	2301      	movs	r3, #1
 800b4c8:	e000      	b.n	800b4cc <xQueueGenericCreateStatic+0x4e>
 800b4ca:	2300      	movs	r3, #0
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d101      	bne.n	800b4d4 <xQueueGenericCreateStatic+0x56>
 800b4d0:	b672      	cpsid	i
 800b4d2:	e7fe      	b.n	800b4d2 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b4d4:	2350      	movs	r3, #80	; 0x50
 800b4d6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b4d8:	693b      	ldr	r3, [r7, #16]
 800b4da:	2b50      	cmp	r3, #80	; 0x50
 800b4dc:	d001      	beq.n	800b4e2 <xQueueGenericCreateStatic+0x64>
 800b4de:	b672      	cpsid	i
 800b4e0:	e7fe      	b.n	800b4e0 <xQueueGenericCreateStatic+0x62>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b4e2:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800b4e8:	697b      	ldr	r3, [r7, #20]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d00e      	beq.n	800b50c <xQueueGenericCreateStatic+0x8e>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b4ee:	697b      	ldr	r3, [r7, #20]
 800b4f0:	2246      	movs	r2, #70	; 0x46
 800b4f2:	2101      	movs	r1, #1
 800b4f4:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b4f6:	2328      	movs	r3, #40	; 0x28
 800b4f8:	18fb      	adds	r3, r7, r3
 800b4fa:	781c      	ldrb	r4, [r3, #0]
 800b4fc:	687a      	ldr	r2, [r7, #4]
 800b4fe:	68b9      	ldr	r1, [r7, #8]
 800b500:	68f8      	ldr	r0, [r7, #12]
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	9300      	str	r3, [sp, #0]
 800b506:	0023      	movs	r3, r4
 800b508:	f000 f805 	bl	800b516 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b50c:	697b      	ldr	r3, [r7, #20]
	}
 800b50e:	0018      	movs	r0, r3
 800b510:	46bd      	mov	sp, r7
 800b512:	b007      	add	sp, #28
 800b514:	bd90      	pop	{r4, r7, pc}

0800b516 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b516:	b580      	push	{r7, lr}
 800b518:	b084      	sub	sp, #16
 800b51a:	af00      	add	r7, sp, #0
 800b51c:	60f8      	str	r0, [r7, #12]
 800b51e:	60b9      	str	r1, [r7, #8]
 800b520:	607a      	str	r2, [r7, #4]
 800b522:	001a      	movs	r2, r3
 800b524:	1cfb      	adds	r3, r7, #3
 800b526:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b528:	68bb      	ldr	r3, [r7, #8]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d103      	bne.n	800b536 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b52e:	69bb      	ldr	r3, [r7, #24]
 800b530:	69ba      	ldr	r2, [r7, #24]
 800b532:	601a      	str	r2, [r3, #0]
 800b534:	e002      	b.n	800b53c <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b536:	69bb      	ldr	r3, [r7, #24]
 800b538:	687a      	ldr	r2, [r7, #4]
 800b53a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b53c:	69bb      	ldr	r3, [r7, #24]
 800b53e:	68fa      	ldr	r2, [r7, #12]
 800b540:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b542:	69bb      	ldr	r3, [r7, #24]
 800b544:	68ba      	ldr	r2, [r7, #8]
 800b546:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b548:	69bb      	ldr	r3, [r7, #24]
 800b54a:	2101      	movs	r1, #1
 800b54c:	0018      	movs	r0, r3
 800b54e:	f7ff ff42 	bl	800b3d6 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b552:	69bb      	ldr	r3, [r7, #24]
 800b554:	1cfa      	adds	r2, r7, #3
 800b556:	214c      	movs	r1, #76	; 0x4c
 800b558:	7812      	ldrb	r2, [r2, #0]
 800b55a:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b55c:	46c0      	nop			; (mov r8, r8)
 800b55e:	46bd      	mov	sp, r7
 800b560:	b004      	add	sp, #16
 800b562:	bd80      	pop	{r7, pc}

0800b564 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b564:	b580      	push	{r7, lr}
 800b566:	b08a      	sub	sp, #40	; 0x28
 800b568:	af00      	add	r7, sp, #0
 800b56a:	60f8      	str	r0, [r7, #12]
 800b56c:	60b9      	str	r1, [r7, #8]
 800b56e:	607a      	str	r2, [r7, #4]
 800b570:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b572:	2300      	movs	r3, #0
 800b574:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800b57a:	6a3b      	ldr	r3, [r7, #32]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d101      	bne.n	800b584 <xQueueGenericSend+0x20>
 800b580:	b672      	cpsid	i
 800b582:	e7fe      	b.n	800b582 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b584:	68bb      	ldr	r3, [r7, #8]
 800b586:	2b00      	cmp	r3, #0
 800b588:	d103      	bne.n	800b592 <xQueueGenericSend+0x2e>
 800b58a:	6a3b      	ldr	r3, [r7, #32]
 800b58c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d101      	bne.n	800b596 <xQueueGenericSend+0x32>
 800b592:	2301      	movs	r3, #1
 800b594:	e000      	b.n	800b598 <xQueueGenericSend+0x34>
 800b596:	2300      	movs	r3, #0
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d101      	bne.n	800b5a0 <xQueueGenericSend+0x3c>
 800b59c:	b672      	cpsid	i
 800b59e:	e7fe      	b.n	800b59e <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	2b02      	cmp	r3, #2
 800b5a4:	d103      	bne.n	800b5ae <xQueueGenericSend+0x4a>
 800b5a6:	6a3b      	ldr	r3, [r7, #32]
 800b5a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5aa:	2b01      	cmp	r3, #1
 800b5ac:	d101      	bne.n	800b5b2 <xQueueGenericSend+0x4e>
 800b5ae:	2301      	movs	r3, #1
 800b5b0:	e000      	b.n	800b5b4 <xQueueGenericSend+0x50>
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d101      	bne.n	800b5bc <xQueueGenericSend+0x58>
 800b5b8:	b672      	cpsid	i
 800b5ba:	e7fe      	b.n	800b5ba <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b5bc:	f001 f8b2 	bl	800c724 <xTaskGetSchedulerState>
 800b5c0:	1e03      	subs	r3, r0, #0
 800b5c2:	d102      	bne.n	800b5ca <xQueueGenericSend+0x66>
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d101      	bne.n	800b5ce <xQueueGenericSend+0x6a>
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	e000      	b.n	800b5d0 <xQueueGenericSend+0x6c>
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d101      	bne.n	800b5d8 <xQueueGenericSend+0x74>
 800b5d4:	b672      	cpsid	i
 800b5d6:	e7fe      	b.n	800b5d6 <xQueueGenericSend+0x72>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b5d8:	f001 fd1a 	bl	800d010 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b5dc:	6a3b      	ldr	r3, [r7, #32]
 800b5de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b5e0:	6a3b      	ldr	r3, [r7, #32]
 800b5e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5e4:	429a      	cmp	r2, r3
 800b5e6:	d302      	bcc.n	800b5ee <xQueueGenericSend+0x8a>
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	2b02      	cmp	r3, #2
 800b5ec:	d11e      	bne.n	800b62c <xQueueGenericSend+0xc8>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b5ee:	683a      	ldr	r2, [r7, #0]
 800b5f0:	68b9      	ldr	r1, [r7, #8]
 800b5f2:	6a3b      	ldr	r3, [r7, #32]
 800b5f4:	0018      	movs	r0, r3
 800b5f6:	f000 f9a2 	bl	800b93e <prvCopyDataToQueue>
 800b5fa:	0003      	movs	r3, r0
 800b5fc:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b5fe:	6a3b      	ldr	r3, [r7, #32]
 800b600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b602:	2b00      	cmp	r3, #0
 800b604:	d009      	beq.n	800b61a <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b606:	6a3b      	ldr	r3, [r7, #32]
 800b608:	3324      	adds	r3, #36	; 0x24
 800b60a:	0018      	movs	r0, r3
 800b60c:	f000 fef8 	bl	800c400 <xTaskRemoveFromEventList>
 800b610:	1e03      	subs	r3, r0, #0
 800b612:	d007      	beq.n	800b624 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b614:	f001 fcec 	bl	800cff0 <vPortYield>
 800b618:	e004      	b.n	800b624 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b61a:	69fb      	ldr	r3, [r7, #28]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d001      	beq.n	800b624 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b620:	f001 fce6 	bl	800cff0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b624:	f001 fd06 	bl	800d034 <vPortExitCritical>
				return pdPASS;
 800b628:	2301      	movs	r3, #1
 800b62a:	e05b      	b.n	800b6e4 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d103      	bne.n	800b63a <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b632:	f001 fcff 	bl	800d034 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b636:	2300      	movs	r3, #0
 800b638:	e054      	b.n	800b6e4 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b63a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d106      	bne.n	800b64e <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b640:	2314      	movs	r3, #20
 800b642:	18fb      	adds	r3, r7, r3
 800b644:	0018      	movs	r0, r3
 800b646:	f000 ff37 	bl	800c4b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b64a:	2301      	movs	r3, #1
 800b64c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b64e:	f001 fcf1 	bl	800d034 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b652:	f000 fce9 	bl	800c028 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b656:	f001 fcdb 	bl	800d010 <vPortEnterCritical>
 800b65a:	6a3b      	ldr	r3, [r7, #32]
 800b65c:	2244      	movs	r2, #68	; 0x44
 800b65e:	5c9b      	ldrb	r3, [r3, r2]
 800b660:	b25b      	sxtb	r3, r3
 800b662:	3301      	adds	r3, #1
 800b664:	d103      	bne.n	800b66e <xQueueGenericSend+0x10a>
 800b666:	6a3b      	ldr	r3, [r7, #32]
 800b668:	2244      	movs	r2, #68	; 0x44
 800b66a:	2100      	movs	r1, #0
 800b66c:	5499      	strb	r1, [r3, r2]
 800b66e:	6a3b      	ldr	r3, [r7, #32]
 800b670:	2245      	movs	r2, #69	; 0x45
 800b672:	5c9b      	ldrb	r3, [r3, r2]
 800b674:	b25b      	sxtb	r3, r3
 800b676:	3301      	adds	r3, #1
 800b678:	d103      	bne.n	800b682 <xQueueGenericSend+0x11e>
 800b67a:	6a3b      	ldr	r3, [r7, #32]
 800b67c:	2245      	movs	r2, #69	; 0x45
 800b67e:	2100      	movs	r1, #0
 800b680:	5499      	strb	r1, [r3, r2]
 800b682:	f001 fcd7 	bl	800d034 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b686:	1d3a      	adds	r2, r7, #4
 800b688:	2314      	movs	r3, #20
 800b68a:	18fb      	adds	r3, r7, r3
 800b68c:	0011      	movs	r1, r2
 800b68e:	0018      	movs	r0, r3
 800b690:	f000 ff26 	bl	800c4e0 <xTaskCheckForTimeOut>
 800b694:	1e03      	subs	r3, r0, #0
 800b696:	d11e      	bne.n	800b6d6 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b698:	6a3b      	ldr	r3, [r7, #32]
 800b69a:	0018      	movs	r0, r3
 800b69c:	f000 fa54 	bl	800bb48 <prvIsQueueFull>
 800b6a0:	1e03      	subs	r3, r0, #0
 800b6a2:	d011      	beq.n	800b6c8 <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b6a4:	6a3b      	ldr	r3, [r7, #32]
 800b6a6:	3310      	adds	r3, #16
 800b6a8:	687a      	ldr	r2, [r7, #4]
 800b6aa:	0011      	movs	r1, r2
 800b6ac:	0018      	movs	r0, r3
 800b6ae:	f000 fe63 	bl	800c378 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b6b2:	6a3b      	ldr	r3, [r7, #32]
 800b6b4:	0018      	movs	r0, r3
 800b6b6:	f000 f9d3 	bl	800ba60 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b6ba:	f000 fcc1 	bl	800c040 <xTaskResumeAll>
 800b6be:	1e03      	subs	r3, r0, #0
 800b6c0:	d18a      	bne.n	800b5d8 <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 800b6c2:	f001 fc95 	bl	800cff0 <vPortYield>
 800b6c6:	e787      	b.n	800b5d8 <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b6c8:	6a3b      	ldr	r3, [r7, #32]
 800b6ca:	0018      	movs	r0, r3
 800b6cc:	f000 f9c8 	bl	800ba60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b6d0:	f000 fcb6 	bl	800c040 <xTaskResumeAll>
 800b6d4:	e780      	b.n	800b5d8 <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b6d6:	6a3b      	ldr	r3, [r7, #32]
 800b6d8:	0018      	movs	r0, r3
 800b6da:	f000 f9c1 	bl	800ba60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b6de:	f000 fcaf 	bl	800c040 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b6e2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b6e4:	0018      	movs	r0, r3
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	b00a      	add	sp, #40	; 0x28
 800b6ea:	bd80      	pop	{r7, pc}

0800b6ec <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b6ec:	b590      	push	{r4, r7, lr}
 800b6ee:	b08b      	sub	sp, #44	; 0x2c
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	60f8      	str	r0, [r7, #12]
 800b6f4:	60b9      	str	r1, [r7, #8]
 800b6f6:	607a      	str	r2, [r7, #4]
 800b6f8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 800b6fe:	6a3b      	ldr	r3, [r7, #32]
 800b700:	2b00      	cmp	r3, #0
 800b702:	d101      	bne.n	800b708 <xQueueGenericSendFromISR+0x1c>
 800b704:	b672      	cpsid	i
 800b706:	e7fe      	b.n	800b706 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d103      	bne.n	800b716 <xQueueGenericSendFromISR+0x2a>
 800b70e:	6a3b      	ldr	r3, [r7, #32]
 800b710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b712:	2b00      	cmp	r3, #0
 800b714:	d101      	bne.n	800b71a <xQueueGenericSendFromISR+0x2e>
 800b716:	2301      	movs	r3, #1
 800b718:	e000      	b.n	800b71c <xQueueGenericSendFromISR+0x30>
 800b71a:	2300      	movs	r3, #0
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d101      	bne.n	800b724 <xQueueGenericSendFromISR+0x38>
 800b720:	b672      	cpsid	i
 800b722:	e7fe      	b.n	800b722 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	2b02      	cmp	r3, #2
 800b728:	d103      	bne.n	800b732 <xQueueGenericSendFromISR+0x46>
 800b72a:	6a3b      	ldr	r3, [r7, #32]
 800b72c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b72e:	2b01      	cmp	r3, #1
 800b730:	d101      	bne.n	800b736 <xQueueGenericSendFromISR+0x4a>
 800b732:	2301      	movs	r3, #1
 800b734:	e000      	b.n	800b738 <xQueueGenericSendFromISR+0x4c>
 800b736:	2300      	movs	r3, #0
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d101      	bne.n	800b740 <xQueueGenericSendFromISR+0x54>
 800b73c:	b672      	cpsid	i
 800b73e:	e7fe      	b.n	800b73e <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b740:	f001 fc90 	bl	800d064 <ulSetInterruptMaskFromISR>
 800b744:	0003      	movs	r3, r0
 800b746:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b748:	6a3b      	ldr	r3, [r7, #32]
 800b74a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b74c:	6a3b      	ldr	r3, [r7, #32]
 800b74e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b750:	429a      	cmp	r2, r3
 800b752:	d302      	bcc.n	800b75a <xQueueGenericSendFromISR+0x6e>
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	2b02      	cmp	r3, #2
 800b758:	d131      	bne.n	800b7be <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b75a:	241b      	movs	r4, #27
 800b75c:	193b      	adds	r3, r7, r4
 800b75e:	6a3a      	ldr	r2, [r7, #32]
 800b760:	2145      	movs	r1, #69	; 0x45
 800b762:	5c52      	ldrb	r2, [r2, r1]
 800b764:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b766:	6a3b      	ldr	r3, [r7, #32]
 800b768:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b76a:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b76c:	683a      	ldr	r2, [r7, #0]
 800b76e:	68b9      	ldr	r1, [r7, #8]
 800b770:	6a3b      	ldr	r3, [r7, #32]
 800b772:	0018      	movs	r0, r3
 800b774:	f000 f8e3 	bl	800b93e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b778:	193b      	adds	r3, r7, r4
 800b77a:	781b      	ldrb	r3, [r3, #0]
 800b77c:	b25b      	sxtb	r3, r3
 800b77e:	3301      	adds	r3, #1
 800b780:	d111      	bne.n	800b7a6 <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b782:	6a3b      	ldr	r3, [r7, #32]
 800b784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b786:	2b00      	cmp	r3, #0
 800b788:	d016      	beq.n	800b7b8 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b78a:	6a3b      	ldr	r3, [r7, #32]
 800b78c:	3324      	adds	r3, #36	; 0x24
 800b78e:	0018      	movs	r0, r3
 800b790:	f000 fe36 	bl	800c400 <xTaskRemoveFromEventList>
 800b794:	1e03      	subs	r3, r0, #0
 800b796:	d00f      	beq.n	800b7b8 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	d00c      	beq.n	800b7b8 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	2201      	movs	r2, #1
 800b7a2:	601a      	str	r2, [r3, #0]
 800b7a4:	e008      	b.n	800b7b8 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b7a6:	231b      	movs	r3, #27
 800b7a8:	18fb      	adds	r3, r7, r3
 800b7aa:	781b      	ldrb	r3, [r3, #0]
 800b7ac:	3301      	adds	r3, #1
 800b7ae:	b2db      	uxtb	r3, r3
 800b7b0:	b259      	sxtb	r1, r3
 800b7b2:	6a3b      	ldr	r3, [r7, #32]
 800b7b4:	2245      	movs	r2, #69	; 0x45
 800b7b6:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 800b7b8:	2301      	movs	r3, #1
 800b7ba:	627b      	str	r3, [r7, #36]	; 0x24
		{
 800b7bc:	e001      	b.n	800b7c2 <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b7be:	2300      	movs	r3, #0
 800b7c0:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800b7c2:	69fb      	ldr	r3, [r7, #28]
 800b7c4:	0018      	movs	r0, r3
 800b7c6:	f001 fc53 	bl	800d070 <vClearInterruptMaskFromISR>

	return xReturn;
 800b7ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b7cc:	0018      	movs	r0, r3
 800b7ce:	46bd      	mov	sp, r7
 800b7d0:	b00b      	add	sp, #44	; 0x2c
 800b7d2:	bd90      	pop	{r4, r7, pc}

0800b7d4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b08a      	sub	sp, #40	; 0x28
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	60f8      	str	r0, [r7, #12]
 800b7dc:	60b9      	str	r1, [r7, #8]
 800b7de:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b7e8:	6a3b      	ldr	r3, [r7, #32]
 800b7ea:	2b00      	cmp	r3, #0
 800b7ec:	d101      	bne.n	800b7f2 <xQueueReceive+0x1e>
 800b7ee:	b672      	cpsid	i
 800b7f0:	e7fe      	b.n	800b7f0 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b7f2:	68bb      	ldr	r3, [r7, #8]
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d103      	bne.n	800b800 <xQueueReceive+0x2c>
 800b7f8:	6a3b      	ldr	r3, [r7, #32]
 800b7fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d101      	bne.n	800b804 <xQueueReceive+0x30>
 800b800:	2301      	movs	r3, #1
 800b802:	e000      	b.n	800b806 <xQueueReceive+0x32>
 800b804:	2300      	movs	r3, #0
 800b806:	2b00      	cmp	r3, #0
 800b808:	d101      	bne.n	800b80e <xQueueReceive+0x3a>
 800b80a:	b672      	cpsid	i
 800b80c:	e7fe      	b.n	800b80c <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b80e:	f000 ff89 	bl	800c724 <xTaskGetSchedulerState>
 800b812:	1e03      	subs	r3, r0, #0
 800b814:	d102      	bne.n	800b81c <xQueueReceive+0x48>
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d101      	bne.n	800b820 <xQueueReceive+0x4c>
 800b81c:	2301      	movs	r3, #1
 800b81e:	e000      	b.n	800b822 <xQueueReceive+0x4e>
 800b820:	2300      	movs	r3, #0
 800b822:	2b00      	cmp	r3, #0
 800b824:	d101      	bne.n	800b82a <xQueueReceive+0x56>
 800b826:	b672      	cpsid	i
 800b828:	e7fe      	b.n	800b828 <xQueueReceive+0x54>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b82a:	f001 fbf1 	bl	800d010 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b82e:	6a3b      	ldr	r3, [r7, #32]
 800b830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b832:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b834:	69fb      	ldr	r3, [r7, #28]
 800b836:	2b00      	cmp	r3, #0
 800b838:	d01a      	beq.n	800b870 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b83a:	68ba      	ldr	r2, [r7, #8]
 800b83c:	6a3b      	ldr	r3, [r7, #32]
 800b83e:	0011      	movs	r1, r2
 800b840:	0018      	movs	r0, r3
 800b842:	f000 f8e7 	bl	800ba14 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b846:	69fb      	ldr	r3, [r7, #28]
 800b848:	1e5a      	subs	r2, r3, #1
 800b84a:	6a3b      	ldr	r3, [r7, #32]
 800b84c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b84e:	6a3b      	ldr	r3, [r7, #32]
 800b850:	691b      	ldr	r3, [r3, #16]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d008      	beq.n	800b868 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b856:	6a3b      	ldr	r3, [r7, #32]
 800b858:	3310      	adds	r3, #16
 800b85a:	0018      	movs	r0, r3
 800b85c:	f000 fdd0 	bl	800c400 <xTaskRemoveFromEventList>
 800b860:	1e03      	subs	r3, r0, #0
 800b862:	d001      	beq.n	800b868 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b864:	f001 fbc4 	bl	800cff0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b868:	f001 fbe4 	bl	800d034 <vPortExitCritical>
				return pdPASS;
 800b86c:	2301      	movs	r3, #1
 800b86e:	e062      	b.n	800b936 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	2b00      	cmp	r3, #0
 800b874:	d103      	bne.n	800b87e <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b876:	f001 fbdd 	bl	800d034 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b87a:	2300      	movs	r3, #0
 800b87c:	e05b      	b.n	800b936 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b87e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b880:	2b00      	cmp	r3, #0
 800b882:	d106      	bne.n	800b892 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b884:	2314      	movs	r3, #20
 800b886:	18fb      	adds	r3, r7, r3
 800b888:	0018      	movs	r0, r3
 800b88a:	f000 fe15 	bl	800c4b8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b88e:	2301      	movs	r3, #1
 800b890:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b892:	f001 fbcf 	bl	800d034 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b896:	f000 fbc7 	bl	800c028 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b89a:	f001 fbb9 	bl	800d010 <vPortEnterCritical>
 800b89e:	6a3b      	ldr	r3, [r7, #32]
 800b8a0:	2244      	movs	r2, #68	; 0x44
 800b8a2:	5c9b      	ldrb	r3, [r3, r2]
 800b8a4:	b25b      	sxtb	r3, r3
 800b8a6:	3301      	adds	r3, #1
 800b8a8:	d103      	bne.n	800b8b2 <xQueueReceive+0xde>
 800b8aa:	6a3b      	ldr	r3, [r7, #32]
 800b8ac:	2244      	movs	r2, #68	; 0x44
 800b8ae:	2100      	movs	r1, #0
 800b8b0:	5499      	strb	r1, [r3, r2]
 800b8b2:	6a3b      	ldr	r3, [r7, #32]
 800b8b4:	2245      	movs	r2, #69	; 0x45
 800b8b6:	5c9b      	ldrb	r3, [r3, r2]
 800b8b8:	b25b      	sxtb	r3, r3
 800b8ba:	3301      	adds	r3, #1
 800b8bc:	d103      	bne.n	800b8c6 <xQueueReceive+0xf2>
 800b8be:	6a3b      	ldr	r3, [r7, #32]
 800b8c0:	2245      	movs	r2, #69	; 0x45
 800b8c2:	2100      	movs	r1, #0
 800b8c4:	5499      	strb	r1, [r3, r2]
 800b8c6:	f001 fbb5 	bl	800d034 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b8ca:	1d3a      	adds	r2, r7, #4
 800b8cc:	2314      	movs	r3, #20
 800b8ce:	18fb      	adds	r3, r7, r3
 800b8d0:	0011      	movs	r1, r2
 800b8d2:	0018      	movs	r0, r3
 800b8d4:	f000 fe04 	bl	800c4e0 <xTaskCheckForTimeOut>
 800b8d8:	1e03      	subs	r3, r0, #0
 800b8da:	d11e      	bne.n	800b91a <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b8dc:	6a3b      	ldr	r3, [r7, #32]
 800b8de:	0018      	movs	r0, r3
 800b8e0:	f000 f91c 	bl	800bb1c <prvIsQueueEmpty>
 800b8e4:	1e03      	subs	r3, r0, #0
 800b8e6:	d011      	beq.n	800b90c <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b8e8:	6a3b      	ldr	r3, [r7, #32]
 800b8ea:	3324      	adds	r3, #36	; 0x24
 800b8ec:	687a      	ldr	r2, [r7, #4]
 800b8ee:	0011      	movs	r1, r2
 800b8f0:	0018      	movs	r0, r3
 800b8f2:	f000 fd41 	bl	800c378 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b8f6:	6a3b      	ldr	r3, [r7, #32]
 800b8f8:	0018      	movs	r0, r3
 800b8fa:	f000 f8b1 	bl	800ba60 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b8fe:	f000 fb9f 	bl	800c040 <xTaskResumeAll>
 800b902:	1e03      	subs	r3, r0, #0
 800b904:	d191      	bne.n	800b82a <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 800b906:	f001 fb73 	bl	800cff0 <vPortYield>
 800b90a:	e78e      	b.n	800b82a <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b90c:	6a3b      	ldr	r3, [r7, #32]
 800b90e:	0018      	movs	r0, r3
 800b910:	f000 f8a6 	bl	800ba60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b914:	f000 fb94 	bl	800c040 <xTaskResumeAll>
 800b918:	e787      	b.n	800b82a <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b91a:	6a3b      	ldr	r3, [r7, #32]
 800b91c:	0018      	movs	r0, r3
 800b91e:	f000 f89f 	bl	800ba60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b922:	f000 fb8d 	bl	800c040 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b926:	6a3b      	ldr	r3, [r7, #32]
 800b928:	0018      	movs	r0, r3
 800b92a:	f000 f8f7 	bl	800bb1c <prvIsQueueEmpty>
 800b92e:	1e03      	subs	r3, r0, #0
 800b930:	d100      	bne.n	800b934 <xQueueReceive+0x160>
 800b932:	e77a      	b.n	800b82a <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b934:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b936:	0018      	movs	r0, r3
 800b938:	46bd      	mov	sp, r7
 800b93a:	b00a      	add	sp, #40	; 0x28
 800b93c:	bd80      	pop	{r7, pc}

0800b93e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b93e:	b580      	push	{r7, lr}
 800b940:	b086      	sub	sp, #24
 800b942:	af00      	add	r7, sp, #0
 800b944:	60f8      	str	r0, [r7, #12]
 800b946:	60b9      	str	r1, [r7, #8]
 800b948:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b94a:	2300      	movs	r3, #0
 800b94c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b952:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b958:	2b00      	cmp	r3, #0
 800b95a:	d10e      	bne.n	800b97a <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	2b00      	cmp	r3, #0
 800b962:	d14e      	bne.n	800ba02 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	689b      	ldr	r3, [r3, #8]
 800b968:	0018      	movs	r0, r3
 800b96a:	f000 fef7 	bl	800c75c <xTaskPriorityDisinherit>
 800b96e:	0003      	movs	r3, r0
 800b970:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	2200      	movs	r2, #0
 800b976:	609a      	str	r2, [r3, #8]
 800b978:	e043      	b.n	800ba02 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d119      	bne.n	800b9b4 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	6858      	ldr	r0, [r3, #4]
 800b984:	68fb      	ldr	r3, [r7, #12]
 800b986:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b988:	68bb      	ldr	r3, [r7, #8]
 800b98a:	0019      	movs	r1, r3
 800b98c:	f001 ffb0 	bl	800d8f0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b990:	68fb      	ldr	r3, [r7, #12]
 800b992:	685a      	ldr	r2, [r3, #4]
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b998:	18d2      	adds	r2, r2, r3
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	685a      	ldr	r2, [r3, #4]
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	689b      	ldr	r3, [r3, #8]
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d32b      	bcc.n	800ba02 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b9aa:	68fb      	ldr	r3, [r7, #12]
 800b9ac:	681a      	ldr	r2, [r3, #0]
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	605a      	str	r2, [r3, #4]
 800b9b2:	e026      	b.n	800ba02 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	68d8      	ldr	r0, [r3, #12]
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b9bc:	68bb      	ldr	r3, [r7, #8]
 800b9be:	0019      	movs	r1, r3
 800b9c0:	f001 ff96 	bl	800d8f0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	68da      	ldr	r2, [r3, #12]
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9cc:	425b      	negs	r3, r3
 800b9ce:	18d2      	adds	r2, r2, r3
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b9d4:	68fb      	ldr	r3, [r7, #12]
 800b9d6:	68da      	ldr	r2, [r3, #12]
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	429a      	cmp	r2, r3
 800b9de:	d207      	bcs.n	800b9f0 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	689a      	ldr	r2, [r3, #8]
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9e8:	425b      	negs	r3, r3
 800b9ea:	18d2      	adds	r2, r2, r3
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	2b02      	cmp	r3, #2
 800b9f4:	d105      	bne.n	800ba02 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b9f6:	693b      	ldr	r3, [r7, #16]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d002      	beq.n	800ba02 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b9fc:	693b      	ldr	r3, [r7, #16]
 800b9fe:	3b01      	subs	r3, #1
 800ba00:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ba02:	693b      	ldr	r3, [r7, #16]
 800ba04:	1c5a      	adds	r2, r3, #1
 800ba06:	68fb      	ldr	r3, [r7, #12]
 800ba08:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800ba0a:	697b      	ldr	r3, [r7, #20]
}
 800ba0c:	0018      	movs	r0, r3
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	b006      	add	sp, #24
 800ba12:	bd80      	pop	{r7, pc}

0800ba14 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b082      	sub	sp, #8
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	6078      	str	r0, [r7, #4]
 800ba1c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d018      	beq.n	800ba58 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	68da      	ldr	r2, [r3, #12]
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba2e:	18d2      	adds	r2, r2, r3
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	68da      	ldr	r2, [r3, #12]
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	689b      	ldr	r3, [r3, #8]
 800ba3c:	429a      	cmp	r2, r3
 800ba3e:	d303      	bcc.n	800ba48 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681a      	ldr	r2, [r3, #0]
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	68d9      	ldr	r1, [r3, #12]
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ba50:	683b      	ldr	r3, [r7, #0]
 800ba52:	0018      	movs	r0, r3
 800ba54:	f001 ff4c 	bl	800d8f0 <memcpy>
	}
}
 800ba58:	46c0      	nop			; (mov r8, r8)
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	b002      	add	sp, #8
 800ba5e:	bd80      	pop	{r7, pc}

0800ba60 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b084      	sub	sp, #16
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800ba68:	f001 fad2 	bl	800d010 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800ba6c:	230f      	movs	r3, #15
 800ba6e:	18fb      	adds	r3, r7, r3
 800ba70:	687a      	ldr	r2, [r7, #4]
 800ba72:	2145      	movs	r1, #69	; 0x45
 800ba74:	5c52      	ldrb	r2, [r2, r1]
 800ba76:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800ba78:	e013      	b.n	800baa2 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d016      	beq.n	800bab0 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	3324      	adds	r3, #36	; 0x24
 800ba86:	0018      	movs	r0, r3
 800ba88:	f000 fcba 	bl	800c400 <xTaskRemoveFromEventList>
 800ba8c:	1e03      	subs	r3, r0, #0
 800ba8e:	d001      	beq.n	800ba94 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800ba90:	f000 fd76 	bl	800c580 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800ba94:	210f      	movs	r1, #15
 800ba96:	187b      	adds	r3, r7, r1
 800ba98:	781b      	ldrb	r3, [r3, #0]
 800ba9a:	3b01      	subs	r3, #1
 800ba9c:	b2da      	uxtb	r2, r3
 800ba9e:	187b      	adds	r3, r7, r1
 800baa0:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800baa2:	230f      	movs	r3, #15
 800baa4:	18fb      	adds	r3, r7, r3
 800baa6:	781b      	ldrb	r3, [r3, #0]
 800baa8:	b25b      	sxtb	r3, r3
 800baaa:	2b00      	cmp	r3, #0
 800baac:	dce5      	bgt.n	800ba7a <prvUnlockQueue+0x1a>
 800baae:	e000      	b.n	800bab2 <prvUnlockQueue+0x52>
					break;
 800bab0:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	2245      	movs	r2, #69	; 0x45
 800bab6:	21ff      	movs	r1, #255	; 0xff
 800bab8:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800baba:	f001 fabb 	bl	800d034 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800babe:	f001 faa7 	bl	800d010 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bac2:	230e      	movs	r3, #14
 800bac4:	18fb      	adds	r3, r7, r3
 800bac6:	687a      	ldr	r2, [r7, #4]
 800bac8:	2144      	movs	r1, #68	; 0x44
 800baca:	5c52      	ldrb	r2, [r2, r1]
 800bacc:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bace:	e013      	b.n	800baf8 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	691b      	ldr	r3, [r3, #16]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d016      	beq.n	800bb06 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	3310      	adds	r3, #16
 800badc:	0018      	movs	r0, r3
 800bade:	f000 fc8f 	bl	800c400 <xTaskRemoveFromEventList>
 800bae2:	1e03      	subs	r3, r0, #0
 800bae4:	d001      	beq.n	800baea <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 800bae6:	f000 fd4b 	bl	800c580 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800baea:	210e      	movs	r1, #14
 800baec:	187b      	adds	r3, r7, r1
 800baee:	781b      	ldrb	r3, [r3, #0]
 800baf0:	3b01      	subs	r3, #1
 800baf2:	b2da      	uxtb	r2, r3
 800baf4:	187b      	adds	r3, r7, r1
 800baf6:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800baf8:	230e      	movs	r3, #14
 800bafa:	18fb      	adds	r3, r7, r3
 800bafc:	781b      	ldrb	r3, [r3, #0]
 800bafe:	b25b      	sxtb	r3, r3
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	dce5      	bgt.n	800bad0 <prvUnlockQueue+0x70>
 800bb04:	e000      	b.n	800bb08 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 800bb06:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	2244      	movs	r2, #68	; 0x44
 800bb0c:	21ff      	movs	r1, #255	; 0xff
 800bb0e:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800bb10:	f001 fa90 	bl	800d034 <vPortExitCritical>
}
 800bb14:	46c0      	nop			; (mov r8, r8)
 800bb16:	46bd      	mov	sp, r7
 800bb18:	b004      	add	sp, #16
 800bb1a:	bd80      	pop	{r7, pc}

0800bb1c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b084      	sub	sp, #16
 800bb20:	af00      	add	r7, sp, #0
 800bb22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bb24:	f001 fa74 	bl	800d010 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb2c:	2b00      	cmp	r3, #0
 800bb2e:	d102      	bne.n	800bb36 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bb30:	2301      	movs	r3, #1
 800bb32:	60fb      	str	r3, [r7, #12]
 800bb34:	e001      	b.n	800bb3a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bb36:	2300      	movs	r3, #0
 800bb38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb3a:	f001 fa7b 	bl	800d034 <vPortExitCritical>

	return xReturn;
 800bb3e:	68fb      	ldr	r3, [r7, #12]
}
 800bb40:	0018      	movs	r0, r3
 800bb42:	46bd      	mov	sp, r7
 800bb44:	b004      	add	sp, #16
 800bb46:	bd80      	pop	{r7, pc}

0800bb48 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b084      	sub	sp, #16
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bb50:	f001 fa5e 	bl	800d010 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb5c:	429a      	cmp	r2, r3
 800bb5e:	d102      	bne.n	800bb66 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bb60:	2301      	movs	r3, #1
 800bb62:	60fb      	str	r3, [r7, #12]
 800bb64:	e001      	b.n	800bb6a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bb66:	2300      	movs	r3, #0
 800bb68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bb6a:	f001 fa63 	bl	800d034 <vPortExitCritical>

	return xReturn;
 800bb6e:	68fb      	ldr	r3, [r7, #12]
}
 800bb70:	0018      	movs	r0, r3
 800bb72:	46bd      	mov	sp, r7
 800bb74:	b004      	add	sp, #16
 800bb76:	bd80      	pop	{r7, pc}

0800bb78 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b084      	sub	sp, #16
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
 800bb80:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bb82:	2300      	movs	r3, #0
 800bb84:	60fb      	str	r3, [r7, #12]
 800bb86:	e015      	b.n	800bbb4 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bb88:	4b0e      	ldr	r3, [pc, #56]	; (800bbc4 <vQueueAddToRegistry+0x4c>)
 800bb8a:	68fa      	ldr	r2, [r7, #12]
 800bb8c:	00d2      	lsls	r2, r2, #3
 800bb8e:	58d3      	ldr	r3, [r2, r3]
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	d10c      	bne.n	800bbae <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bb94:	4b0b      	ldr	r3, [pc, #44]	; (800bbc4 <vQueueAddToRegistry+0x4c>)
 800bb96:	68fa      	ldr	r2, [r7, #12]
 800bb98:	00d2      	lsls	r2, r2, #3
 800bb9a:	6839      	ldr	r1, [r7, #0]
 800bb9c:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bb9e:	4a09      	ldr	r2, [pc, #36]	; (800bbc4 <vQueueAddToRegistry+0x4c>)
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	00db      	lsls	r3, r3, #3
 800bba4:	18d3      	adds	r3, r2, r3
 800bba6:	3304      	adds	r3, #4
 800bba8:	687a      	ldr	r2, [r7, #4]
 800bbaa:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bbac:	e006      	b.n	800bbbc <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	3301      	adds	r3, #1
 800bbb2:	60fb      	str	r3, [r7, #12]
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	2b07      	cmp	r3, #7
 800bbb8:	d9e6      	bls.n	800bb88 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bbba:	46c0      	nop			; (mov r8, r8)
 800bbbc:	46c0      	nop			; (mov r8, r8)
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	b004      	add	sp, #16
 800bbc2:	bd80      	pop	{r7, pc}
 800bbc4:	20001db0 	.word	0x20001db0

0800bbc8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bbc8:	b580      	push	{r7, lr}
 800bbca:	b086      	sub	sp, #24
 800bbcc:	af00      	add	r7, sp, #0
 800bbce:	60f8      	str	r0, [r7, #12]
 800bbd0:	60b9      	str	r1, [r7, #8]
 800bbd2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bbd8:	f001 fa1a 	bl	800d010 <vPortEnterCritical>
 800bbdc:	697b      	ldr	r3, [r7, #20]
 800bbde:	2244      	movs	r2, #68	; 0x44
 800bbe0:	5c9b      	ldrb	r3, [r3, r2]
 800bbe2:	b25b      	sxtb	r3, r3
 800bbe4:	3301      	adds	r3, #1
 800bbe6:	d103      	bne.n	800bbf0 <vQueueWaitForMessageRestricted+0x28>
 800bbe8:	697b      	ldr	r3, [r7, #20]
 800bbea:	2244      	movs	r2, #68	; 0x44
 800bbec:	2100      	movs	r1, #0
 800bbee:	5499      	strb	r1, [r3, r2]
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	2245      	movs	r2, #69	; 0x45
 800bbf4:	5c9b      	ldrb	r3, [r3, r2]
 800bbf6:	b25b      	sxtb	r3, r3
 800bbf8:	3301      	adds	r3, #1
 800bbfa:	d103      	bne.n	800bc04 <vQueueWaitForMessageRestricted+0x3c>
 800bbfc:	697b      	ldr	r3, [r7, #20]
 800bbfe:	2245      	movs	r2, #69	; 0x45
 800bc00:	2100      	movs	r1, #0
 800bc02:	5499      	strb	r1, [r3, r2]
 800bc04:	f001 fa16 	bl	800d034 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bc08:	697b      	ldr	r3, [r7, #20]
 800bc0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d106      	bne.n	800bc1e <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bc10:	697b      	ldr	r3, [r7, #20]
 800bc12:	3324      	adds	r3, #36	; 0x24
 800bc14:	687a      	ldr	r2, [r7, #4]
 800bc16:	68b9      	ldr	r1, [r7, #8]
 800bc18:	0018      	movs	r0, r3
 800bc1a:	f000 fbcb 	bl	800c3b4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bc1e:	697b      	ldr	r3, [r7, #20]
 800bc20:	0018      	movs	r0, r3
 800bc22:	f7ff ff1d 	bl	800ba60 <prvUnlockQueue>
	}
 800bc26:	46c0      	nop			; (mov r8, r8)
 800bc28:	46bd      	mov	sp, r7
 800bc2a:	b006      	add	sp, #24
 800bc2c:	bd80      	pop	{r7, pc}

0800bc2e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800bc2e:	b590      	push	{r4, r7, lr}
 800bc30:	b08d      	sub	sp, #52	; 0x34
 800bc32:	af04      	add	r7, sp, #16
 800bc34:	60f8      	str	r0, [r7, #12]
 800bc36:	60b9      	str	r1, [r7, #8]
 800bc38:	607a      	str	r2, [r7, #4]
 800bc3a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800bc3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d101      	bne.n	800bc46 <xTaskCreateStatic+0x18>
 800bc42:	b672      	cpsid	i
 800bc44:	e7fe      	b.n	800bc44 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800bc46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d101      	bne.n	800bc50 <xTaskCreateStatic+0x22>
 800bc4c:	b672      	cpsid	i
 800bc4e:	e7fe      	b.n	800bc4e <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800bc50:	235c      	movs	r3, #92	; 0x5c
 800bc52:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 800bc54:	697b      	ldr	r3, [r7, #20]
 800bc56:	2b5c      	cmp	r3, #92	; 0x5c
 800bc58:	d001      	beq.n	800bc5e <xTaskCreateStatic+0x30>
 800bc5a:	b672      	cpsid	i
 800bc5c:	e7fe      	b.n	800bc5c <xTaskCreateStatic+0x2e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800bc5e:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800bc60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d020      	beq.n	800bca8 <xTaskCreateStatic+0x7a>
 800bc66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d01d      	beq.n	800bca8 <xTaskCreateStatic+0x7a>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bc6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc6e:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800bc70:	69fb      	ldr	r3, [r7, #28]
 800bc72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800bc74:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800bc76:	69fb      	ldr	r3, [r7, #28]
 800bc78:	2259      	movs	r2, #89	; 0x59
 800bc7a:	2102      	movs	r1, #2
 800bc7c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800bc7e:	683c      	ldr	r4, [r7, #0]
 800bc80:	687a      	ldr	r2, [r7, #4]
 800bc82:	68b9      	ldr	r1, [r7, #8]
 800bc84:	68f8      	ldr	r0, [r7, #12]
 800bc86:	2300      	movs	r3, #0
 800bc88:	9303      	str	r3, [sp, #12]
 800bc8a:	69fb      	ldr	r3, [r7, #28]
 800bc8c:	9302      	str	r3, [sp, #8]
 800bc8e:	2318      	movs	r3, #24
 800bc90:	18fb      	adds	r3, r7, r3
 800bc92:	9301      	str	r3, [sp, #4]
 800bc94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bc96:	9300      	str	r3, [sp, #0]
 800bc98:	0023      	movs	r3, r4
 800bc9a:	f000 f859 	bl	800bd50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bc9e:	69fb      	ldr	r3, [r7, #28]
 800bca0:	0018      	movs	r0, r3
 800bca2:	f000 f8df 	bl	800be64 <prvAddNewTaskToReadyList>
 800bca6:	e001      	b.n	800bcac <xTaskCreateStatic+0x7e>
		}
		else
		{
			xReturn = NULL;
 800bca8:	2300      	movs	r3, #0
 800bcaa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bcac:	69bb      	ldr	r3, [r7, #24]
	}
 800bcae:	0018      	movs	r0, r3
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	b009      	add	sp, #36	; 0x24
 800bcb4:	bd90      	pop	{r4, r7, pc}

0800bcb6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bcb6:	b590      	push	{r4, r7, lr}
 800bcb8:	b08d      	sub	sp, #52	; 0x34
 800bcba:	af04      	add	r7, sp, #16
 800bcbc:	60f8      	str	r0, [r7, #12]
 800bcbe:	60b9      	str	r1, [r7, #8]
 800bcc0:	603b      	str	r3, [r7, #0]
 800bcc2:	1dbb      	adds	r3, r7, #6
 800bcc4:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bcc6:	1dbb      	adds	r3, r7, #6
 800bcc8:	881b      	ldrh	r3, [r3, #0]
 800bcca:	009b      	lsls	r3, r3, #2
 800bccc:	0018      	movs	r0, r3
 800bcce:	f001 fa37 	bl	800d140 <pvPortMalloc>
 800bcd2:	0003      	movs	r3, r0
 800bcd4:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 800bcd6:	697b      	ldr	r3, [r7, #20]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d010      	beq.n	800bcfe <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bcdc:	205c      	movs	r0, #92	; 0x5c
 800bcde:	f001 fa2f 	bl	800d140 <pvPortMalloc>
 800bce2:	0003      	movs	r3, r0
 800bce4:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 800bce6:	69fb      	ldr	r3, [r7, #28]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d003      	beq.n	800bcf4 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800bcec:	69fb      	ldr	r3, [r7, #28]
 800bcee:	697a      	ldr	r2, [r7, #20]
 800bcf0:	631a      	str	r2, [r3, #48]	; 0x30
 800bcf2:	e006      	b.n	800bd02 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bcf4:	697b      	ldr	r3, [r7, #20]
 800bcf6:	0018      	movs	r0, r3
 800bcf8:	f001 face 	bl	800d298 <vPortFree>
 800bcfc:	e001      	b.n	800bd02 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800bcfe:	2300      	movs	r3, #0
 800bd00:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bd02:	69fb      	ldr	r3, [r7, #28]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d01a      	beq.n	800bd3e <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bd08:	69fb      	ldr	r3, [r7, #28]
 800bd0a:	2259      	movs	r2, #89	; 0x59
 800bd0c:	2100      	movs	r1, #0
 800bd0e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bd10:	1dbb      	adds	r3, r7, #6
 800bd12:	881a      	ldrh	r2, [r3, #0]
 800bd14:	683c      	ldr	r4, [r7, #0]
 800bd16:	68b9      	ldr	r1, [r7, #8]
 800bd18:	68f8      	ldr	r0, [r7, #12]
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	9303      	str	r3, [sp, #12]
 800bd1e:	69fb      	ldr	r3, [r7, #28]
 800bd20:	9302      	str	r3, [sp, #8]
 800bd22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bd24:	9301      	str	r3, [sp, #4]
 800bd26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd28:	9300      	str	r3, [sp, #0]
 800bd2a:	0023      	movs	r3, r4
 800bd2c:	f000 f810 	bl	800bd50 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bd30:	69fb      	ldr	r3, [r7, #28]
 800bd32:	0018      	movs	r0, r3
 800bd34:	f000 f896 	bl	800be64 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bd38:	2301      	movs	r3, #1
 800bd3a:	61bb      	str	r3, [r7, #24]
 800bd3c:	e002      	b.n	800bd44 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bd3e:	2301      	movs	r3, #1
 800bd40:	425b      	negs	r3, r3
 800bd42:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bd44:	69bb      	ldr	r3, [r7, #24]
	}
 800bd46:	0018      	movs	r0, r3
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	b009      	add	sp, #36	; 0x24
 800bd4c:	bd90      	pop	{r4, r7, pc}
	...

0800bd50 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b086      	sub	sp, #24
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	60f8      	str	r0, [r7, #12]
 800bd58:	60b9      	str	r1, [r7, #8]
 800bd5a:	607a      	str	r2, [r7, #4]
 800bd5c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bd5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd60:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	009b      	lsls	r3, r3, #2
 800bd66:	001a      	movs	r2, r3
 800bd68:	21a5      	movs	r1, #165	; 0xa5
 800bd6a:	f001 fddd 	bl	800d928 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bd6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	493a      	ldr	r1, [pc, #232]	; (800be60 <prvInitialiseNewTask+0x110>)
 800bd76:	468c      	mov	ip, r1
 800bd78:	4463      	add	r3, ip
 800bd7a:	009b      	lsls	r3, r3, #2
 800bd7c:	18d3      	adds	r3, r2, r3
 800bd7e:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bd80:	693b      	ldr	r3, [r7, #16]
 800bd82:	2207      	movs	r2, #7
 800bd84:	4393      	bics	r3, r2
 800bd86:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bd88:	693b      	ldr	r3, [r7, #16]
 800bd8a:	2207      	movs	r2, #7
 800bd8c:	4013      	ands	r3, r2
 800bd8e:	d001      	beq.n	800bd94 <prvInitialiseNewTask+0x44>
 800bd90:	b672      	cpsid	i
 800bd92:	e7fe      	b.n	800bd92 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bd94:	68bb      	ldr	r3, [r7, #8]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d020      	beq.n	800bddc <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bd9a:	2300      	movs	r3, #0
 800bd9c:	617b      	str	r3, [r7, #20]
 800bd9e:	e013      	b.n	800bdc8 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bda0:	68ba      	ldr	r2, [r7, #8]
 800bda2:	697b      	ldr	r3, [r7, #20]
 800bda4:	18d3      	adds	r3, r2, r3
 800bda6:	7818      	ldrb	r0, [r3, #0]
 800bda8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bdaa:	2134      	movs	r1, #52	; 0x34
 800bdac:	697b      	ldr	r3, [r7, #20]
 800bdae:	18d3      	adds	r3, r2, r3
 800bdb0:	185b      	adds	r3, r3, r1
 800bdb2:	1c02      	adds	r2, r0, #0
 800bdb4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bdb6:	68ba      	ldr	r2, [r7, #8]
 800bdb8:	697b      	ldr	r3, [r7, #20]
 800bdba:	18d3      	adds	r3, r2, r3
 800bdbc:	781b      	ldrb	r3, [r3, #0]
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d006      	beq.n	800bdd0 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bdc2:	697b      	ldr	r3, [r7, #20]
 800bdc4:	3301      	adds	r3, #1
 800bdc6:	617b      	str	r3, [r7, #20]
 800bdc8:	697b      	ldr	r3, [r7, #20]
 800bdca:	2b0f      	cmp	r3, #15
 800bdcc:	d9e8      	bls.n	800bda0 <prvInitialiseNewTask+0x50>
 800bdce:	e000      	b.n	800bdd2 <prvInitialiseNewTask+0x82>
			{
				break;
 800bdd0:	46c0      	nop			; (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bdd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdd4:	2243      	movs	r2, #67	; 0x43
 800bdd6:	2100      	movs	r1, #0
 800bdd8:	5499      	strb	r1, [r3, r2]
 800bdda:	e003      	b.n	800bde4 <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdde:	2234      	movs	r2, #52	; 0x34
 800bde0:	2100      	movs	r1, #0
 800bde2:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bde4:	6a3b      	ldr	r3, [r7, #32]
 800bde6:	2b37      	cmp	r3, #55	; 0x37
 800bde8:	d901      	bls.n	800bdee <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bdea:	2337      	movs	r3, #55	; 0x37
 800bdec:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bdee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdf0:	6a3a      	ldr	r2, [r7, #32]
 800bdf2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bdf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdf6:	6a3a      	ldr	r2, [r7, #32]
 800bdf8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800bdfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800be00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be02:	3304      	adds	r3, #4
 800be04:	0018      	movs	r0, r3
 800be06:	f7ff fa5b 	bl	800b2c0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800be0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be0c:	3318      	adds	r3, #24
 800be0e:	0018      	movs	r0, r3
 800be10:	f7ff fa56 	bl	800b2c0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800be14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be16:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be18:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be1a:	6a3b      	ldr	r3, [r7, #32]
 800be1c:	2238      	movs	r2, #56	; 0x38
 800be1e:	1ad2      	subs	r2, r2, r3
 800be20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be22:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800be24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be28:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800be2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be2c:	2200      	movs	r2, #0
 800be2e:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800be30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be32:	2258      	movs	r2, #88	; 0x58
 800be34:	2100      	movs	r1, #0
 800be36:	5499      	strb	r1, [r3, r2]
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800be38:	683a      	ldr	r2, [r7, #0]
 800be3a:	68f9      	ldr	r1, [r7, #12]
 800be3c:	693b      	ldr	r3, [r7, #16]
 800be3e:	0018      	movs	r0, r3
 800be40:	f001 f84e 	bl	800cee0 <pxPortInitialiseStack>
 800be44:	0002      	movs	r2, r0
 800be46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be48:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800be4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d002      	beq.n	800be56 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800be50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be54:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800be56:	46c0      	nop			; (mov r8, r8)
 800be58:	46bd      	mov	sp, r7
 800be5a:	b006      	add	sp, #24
 800be5c:	bd80      	pop	{r7, pc}
 800be5e:	46c0      	nop			; (mov r8, r8)
 800be60:	3fffffff 	.word	0x3fffffff

0800be64 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b082      	sub	sp, #8
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800be6c:	f001 f8d0 	bl	800d010 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800be70:	4b2a      	ldr	r3, [pc, #168]	; (800bf1c <prvAddNewTaskToReadyList+0xb8>)
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	1c5a      	adds	r2, r3, #1
 800be76:	4b29      	ldr	r3, [pc, #164]	; (800bf1c <prvAddNewTaskToReadyList+0xb8>)
 800be78:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800be7a:	4b29      	ldr	r3, [pc, #164]	; (800bf20 <prvAddNewTaskToReadyList+0xbc>)
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d109      	bne.n	800be96 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800be82:	4b27      	ldr	r3, [pc, #156]	; (800bf20 <prvAddNewTaskToReadyList+0xbc>)
 800be84:	687a      	ldr	r2, [r7, #4]
 800be86:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800be88:	4b24      	ldr	r3, [pc, #144]	; (800bf1c <prvAddNewTaskToReadyList+0xb8>)
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	2b01      	cmp	r3, #1
 800be8e:	d110      	bne.n	800beb2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800be90:	f000 fb90 	bl	800c5b4 <prvInitialiseTaskLists>
 800be94:	e00d      	b.n	800beb2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800be96:	4b23      	ldr	r3, [pc, #140]	; (800bf24 <prvAddNewTaskToReadyList+0xc0>)
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d109      	bne.n	800beb2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800be9e:	4b20      	ldr	r3, [pc, #128]	; (800bf20 <prvAddNewTaskToReadyList+0xbc>)
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bea8:	429a      	cmp	r2, r3
 800beaa:	d802      	bhi.n	800beb2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800beac:	4b1c      	ldr	r3, [pc, #112]	; (800bf20 <prvAddNewTaskToReadyList+0xbc>)
 800beae:	687a      	ldr	r2, [r7, #4]
 800beb0:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800beb2:	4b1d      	ldr	r3, [pc, #116]	; (800bf28 <prvAddNewTaskToReadyList+0xc4>)
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	1c5a      	adds	r2, r3, #1
 800beb8:	4b1b      	ldr	r3, [pc, #108]	; (800bf28 <prvAddNewTaskToReadyList+0xc4>)
 800beba:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bebc:	4b1a      	ldr	r3, [pc, #104]	; (800bf28 <prvAddNewTaskToReadyList+0xc4>)
 800bebe:	681a      	ldr	r2, [r3, #0]
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bec8:	4b18      	ldr	r3, [pc, #96]	; (800bf2c <prvAddNewTaskToReadyList+0xc8>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	429a      	cmp	r2, r3
 800bece:	d903      	bls.n	800bed8 <prvAddNewTaskToReadyList+0x74>
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bed4:	4b15      	ldr	r3, [pc, #84]	; (800bf2c <prvAddNewTaskToReadyList+0xc8>)
 800bed6:	601a      	str	r2, [r3, #0]
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bedc:	0013      	movs	r3, r2
 800bede:	009b      	lsls	r3, r3, #2
 800bee0:	189b      	adds	r3, r3, r2
 800bee2:	009b      	lsls	r3, r3, #2
 800bee4:	4a12      	ldr	r2, [pc, #72]	; (800bf30 <prvAddNewTaskToReadyList+0xcc>)
 800bee6:	189a      	adds	r2, r3, r2
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	3304      	adds	r3, #4
 800beec:	0019      	movs	r1, r3
 800beee:	0010      	movs	r0, r2
 800bef0:	f7ff f9f1 	bl	800b2d6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bef4:	f001 f89e 	bl	800d034 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bef8:	4b0a      	ldr	r3, [pc, #40]	; (800bf24 <prvAddNewTaskToReadyList+0xc0>)
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d008      	beq.n	800bf12 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bf00:	4b07      	ldr	r3, [pc, #28]	; (800bf20 <prvAddNewTaskToReadyList+0xbc>)
 800bf02:	681b      	ldr	r3, [r3, #0]
 800bf04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	d201      	bcs.n	800bf12 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bf0e:	f001 f86f 	bl	800cff0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bf12:	46c0      	nop			; (mov r8, r8)
 800bf14:	46bd      	mov	sp, r7
 800bf16:	b002      	add	sp, #8
 800bf18:	bd80      	pop	{r7, pc}
 800bf1a:	46c0      	nop			; (mov r8, r8)
 800bf1c:	20000eb4 	.word	0x20000eb4
 800bf20:	200009e0 	.word	0x200009e0
 800bf24:	20000ec0 	.word	0x20000ec0
 800bf28:	20000ed0 	.word	0x20000ed0
 800bf2c:	20000ebc 	.word	0x20000ebc
 800bf30:	200009e4 	.word	0x200009e4

0800bf34 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b084      	sub	sp, #16
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d010      	beq.n	800bf68 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bf46:	4b0d      	ldr	r3, [pc, #52]	; (800bf7c <vTaskDelay+0x48>)
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d001      	beq.n	800bf52 <vTaskDelay+0x1e>
 800bf4e:	b672      	cpsid	i
 800bf50:	e7fe      	b.n	800bf50 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 800bf52:	f000 f869 	bl	800c028 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2100      	movs	r1, #0
 800bf5a:	0018      	movs	r0, r3
 800bf5c:	f000 fc5a 	bl	800c814 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bf60:	f000 f86e 	bl	800c040 <xTaskResumeAll>
 800bf64:	0003      	movs	r3, r0
 800bf66:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d101      	bne.n	800bf72 <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 800bf6e:	f001 f83f 	bl	800cff0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bf72:	46c0      	nop			; (mov r8, r8)
 800bf74:	46bd      	mov	sp, r7
 800bf76:	b004      	add	sp, #16
 800bf78:	bd80      	pop	{r7, pc}
 800bf7a:	46c0      	nop			; (mov r8, r8)
 800bf7c:	20000edc 	.word	0x20000edc

0800bf80 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bf80:	b590      	push	{r4, r7, lr}
 800bf82:	b089      	sub	sp, #36	; 0x24
 800bf84:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bf86:	2300      	movs	r3, #0
 800bf88:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bf8e:	003a      	movs	r2, r7
 800bf90:	1d39      	adds	r1, r7, #4
 800bf92:	2308      	movs	r3, #8
 800bf94:	18fb      	adds	r3, r7, r3
 800bf96:	0018      	movs	r0, r3
 800bf98:	f7ff f944 	bl	800b224 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bf9c:	683c      	ldr	r4, [r7, #0]
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	68ba      	ldr	r2, [r7, #8]
 800bfa2:	491b      	ldr	r1, [pc, #108]	; (800c010 <vTaskStartScheduler+0x90>)
 800bfa4:	481b      	ldr	r0, [pc, #108]	; (800c014 <vTaskStartScheduler+0x94>)
 800bfa6:	9202      	str	r2, [sp, #8]
 800bfa8:	9301      	str	r3, [sp, #4]
 800bfaa:	2300      	movs	r3, #0
 800bfac:	9300      	str	r3, [sp, #0]
 800bfae:	2300      	movs	r3, #0
 800bfb0:	0022      	movs	r2, r4
 800bfb2:	f7ff fe3c 	bl	800bc2e <xTaskCreateStatic>
 800bfb6:	0002      	movs	r2, r0
 800bfb8:	4b17      	ldr	r3, [pc, #92]	; (800c018 <vTaskStartScheduler+0x98>)
 800bfba:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bfbc:	4b16      	ldr	r3, [pc, #88]	; (800c018 <vTaskStartScheduler+0x98>)
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d002      	beq.n	800bfca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bfc4:	2301      	movs	r3, #1
 800bfc6:	60fb      	str	r3, [r7, #12]
 800bfc8:	e001      	b.n	800bfce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bfca:	2300      	movs	r3, #0
 800bfcc:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	2b01      	cmp	r3, #1
 800bfd2:	d103      	bne.n	800bfdc <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 800bfd4:	f000 fc72 	bl	800c8bc <xTimerCreateTimerTask>
 800bfd8:	0003      	movs	r3, r0
 800bfda:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	2b01      	cmp	r3, #1
 800bfe0:	d10d      	bne.n	800bffe <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800bfe2:	b672      	cpsid	i
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bfe4:	4b0d      	ldr	r3, [pc, #52]	; (800c01c <vTaskStartScheduler+0x9c>)
 800bfe6:	2201      	movs	r2, #1
 800bfe8:	4252      	negs	r2, r2
 800bfea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bfec:	4b0c      	ldr	r3, [pc, #48]	; (800c020 <vTaskStartScheduler+0xa0>)
 800bfee:	2201      	movs	r2, #1
 800bff0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bff2:	4b0c      	ldr	r3, [pc, #48]	; (800c024 <vTaskStartScheduler+0xa4>)
 800bff4:	2200      	movs	r2, #0
 800bff6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bff8:	f000 ffd6 	bl	800cfa8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bffc:	e004      	b.n	800c008 <vTaskStartScheduler+0x88>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	3301      	adds	r3, #1
 800c002:	d101      	bne.n	800c008 <vTaskStartScheduler+0x88>
 800c004:	b672      	cpsid	i
 800c006:	e7fe      	b.n	800c006 <vTaskStartScheduler+0x86>
}
 800c008:	46c0      	nop			; (mov r8, r8)
 800c00a:	46bd      	mov	sp, r7
 800c00c:	b005      	add	sp, #20
 800c00e:	bd90      	pop	{r4, r7, pc}
 800c010:	0800e7e0 	.word	0x0800e7e0
 800c014:	0800c595 	.word	0x0800c595
 800c018:	20000ed8 	.word	0x20000ed8
 800c01c:	20000ed4 	.word	0x20000ed4
 800c020:	20000ec0 	.word	0x20000ec0
 800c024:	20000eb8 	.word	0x20000eb8

0800c028 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c028:	b580      	push	{r7, lr}
 800c02a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c02c:	4b03      	ldr	r3, [pc, #12]	; (800c03c <vTaskSuspendAll+0x14>)
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	1c5a      	adds	r2, r3, #1
 800c032:	4b02      	ldr	r3, [pc, #8]	; (800c03c <vTaskSuspendAll+0x14>)
 800c034:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c036:	46c0      	nop			; (mov r8, r8)
 800c038:	46bd      	mov	sp, r7
 800c03a:	bd80      	pop	{r7, pc}
 800c03c:	20000edc 	.word	0x20000edc

0800c040 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b084      	sub	sp, #16
 800c044:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c046:	2300      	movs	r3, #0
 800c048:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c04a:	2300      	movs	r3, #0
 800c04c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c04e:	4b3a      	ldr	r3, [pc, #232]	; (800c138 <xTaskResumeAll+0xf8>)
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	2b00      	cmp	r3, #0
 800c054:	d101      	bne.n	800c05a <xTaskResumeAll+0x1a>
 800c056:	b672      	cpsid	i
 800c058:	e7fe      	b.n	800c058 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c05a:	f000 ffd9 	bl	800d010 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c05e:	4b36      	ldr	r3, [pc, #216]	; (800c138 <xTaskResumeAll+0xf8>)
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	1e5a      	subs	r2, r3, #1
 800c064:	4b34      	ldr	r3, [pc, #208]	; (800c138 <xTaskResumeAll+0xf8>)
 800c066:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c068:	4b33      	ldr	r3, [pc, #204]	; (800c138 <xTaskResumeAll+0xf8>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d15b      	bne.n	800c128 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c070:	4b32      	ldr	r3, [pc, #200]	; (800c13c <xTaskResumeAll+0xfc>)
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	2b00      	cmp	r3, #0
 800c076:	d057      	beq.n	800c128 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c078:	e02f      	b.n	800c0da <xTaskResumeAll+0x9a>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c07a:	4b31      	ldr	r3, [pc, #196]	; (800c140 <xTaskResumeAll+0x100>)
 800c07c:	68db      	ldr	r3, [r3, #12]
 800c07e:	68db      	ldr	r3, [r3, #12]
 800c080:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	3318      	adds	r3, #24
 800c086:	0018      	movs	r0, r3
 800c088:	f7ff f97d 	bl	800b386 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	3304      	adds	r3, #4
 800c090:	0018      	movs	r0, r3
 800c092:	f7ff f978 	bl	800b386 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c09a:	4b2a      	ldr	r3, [pc, #168]	; (800c144 <xTaskResumeAll+0x104>)
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	429a      	cmp	r2, r3
 800c0a0:	d903      	bls.n	800c0aa <xTaskResumeAll+0x6a>
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0a6:	4b27      	ldr	r3, [pc, #156]	; (800c144 <xTaskResumeAll+0x104>)
 800c0a8:	601a      	str	r2, [r3, #0]
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0ae:	0013      	movs	r3, r2
 800c0b0:	009b      	lsls	r3, r3, #2
 800c0b2:	189b      	adds	r3, r3, r2
 800c0b4:	009b      	lsls	r3, r3, #2
 800c0b6:	4a24      	ldr	r2, [pc, #144]	; (800c148 <xTaskResumeAll+0x108>)
 800c0b8:	189a      	adds	r2, r3, r2
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	3304      	adds	r3, #4
 800c0be:	0019      	movs	r1, r3
 800c0c0:	0010      	movs	r0, r2
 800c0c2:	f7ff f908 	bl	800b2d6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0ca:	4b20      	ldr	r3, [pc, #128]	; (800c14c <xTaskResumeAll+0x10c>)
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0d0:	429a      	cmp	r2, r3
 800c0d2:	d302      	bcc.n	800c0da <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 800c0d4:	4b1e      	ldr	r3, [pc, #120]	; (800c150 <xTaskResumeAll+0x110>)
 800c0d6:	2201      	movs	r2, #1
 800c0d8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c0da:	4b19      	ldr	r3, [pc, #100]	; (800c140 <xTaskResumeAll+0x100>)
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d1cb      	bne.n	800c07a <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d001      	beq.n	800c0ec <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c0e8:	f000 fafe 	bl	800c6e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c0ec:	4b19      	ldr	r3, [pc, #100]	; (800c154 <xTaskResumeAll+0x114>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d00f      	beq.n	800c118 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c0f8:	f000 f83c 	bl	800c174 <xTaskIncrementTick>
 800c0fc:	1e03      	subs	r3, r0, #0
 800c0fe:	d002      	beq.n	800c106 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 800c100:	4b13      	ldr	r3, [pc, #76]	; (800c150 <xTaskResumeAll+0x110>)
 800c102:	2201      	movs	r2, #1
 800c104:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	3b01      	subs	r3, #1
 800c10a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d1f2      	bne.n	800c0f8 <xTaskResumeAll+0xb8>

						xPendedTicks = 0;
 800c112:	4b10      	ldr	r3, [pc, #64]	; (800c154 <xTaskResumeAll+0x114>)
 800c114:	2200      	movs	r2, #0
 800c116:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c118:	4b0d      	ldr	r3, [pc, #52]	; (800c150 <xTaskResumeAll+0x110>)
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d003      	beq.n	800c128 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c120:	2301      	movs	r3, #1
 800c122:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c124:	f000 ff64 	bl	800cff0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c128:	f000 ff84 	bl	800d034 <vPortExitCritical>

	return xAlreadyYielded;
 800c12c:	68bb      	ldr	r3, [r7, #8]
}
 800c12e:	0018      	movs	r0, r3
 800c130:	46bd      	mov	sp, r7
 800c132:	b004      	add	sp, #16
 800c134:	bd80      	pop	{r7, pc}
 800c136:	46c0      	nop			; (mov r8, r8)
 800c138:	20000edc 	.word	0x20000edc
 800c13c:	20000eb4 	.word	0x20000eb4
 800c140:	20000e74 	.word	0x20000e74
 800c144:	20000ebc 	.word	0x20000ebc
 800c148:	200009e4 	.word	0x200009e4
 800c14c:	200009e0 	.word	0x200009e0
 800c150:	20000ec8 	.word	0x20000ec8
 800c154:	20000ec4 	.word	0x20000ec4

0800c158 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c158:	b580      	push	{r7, lr}
 800c15a:	b082      	sub	sp, #8
 800c15c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c15e:	4b04      	ldr	r3, [pc, #16]	; (800c170 <xTaskGetTickCount+0x18>)
 800c160:	681b      	ldr	r3, [r3, #0]
 800c162:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c164:	687b      	ldr	r3, [r7, #4]
}
 800c166:	0018      	movs	r0, r3
 800c168:	46bd      	mov	sp, r7
 800c16a:	b002      	add	sp, #8
 800c16c:	bd80      	pop	{r7, pc}
 800c16e:	46c0      	nop			; (mov r8, r8)
 800c170:	20000eb8 	.word	0x20000eb8

0800c174 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b086      	sub	sp, #24
 800c178:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c17a:	2300      	movs	r3, #0
 800c17c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c17e:	4b4a      	ldr	r3, [pc, #296]	; (800c2a8 <xTaskIncrementTick+0x134>)
 800c180:	681b      	ldr	r3, [r3, #0]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d000      	beq.n	800c188 <xTaskIncrementTick+0x14>
 800c186:	e084      	b.n	800c292 <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c188:	4b48      	ldr	r3, [pc, #288]	; (800c2ac <xTaskIncrementTick+0x138>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	3301      	adds	r3, #1
 800c18e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c190:	4b46      	ldr	r3, [pc, #280]	; (800c2ac <xTaskIncrementTick+0x138>)
 800c192:	693a      	ldr	r2, [r7, #16]
 800c194:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c196:	693b      	ldr	r3, [r7, #16]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d117      	bne.n	800c1cc <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 800c19c:	4b44      	ldr	r3, [pc, #272]	; (800c2b0 <xTaskIncrementTick+0x13c>)
 800c19e:	681b      	ldr	r3, [r3, #0]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d001      	beq.n	800c1aa <xTaskIncrementTick+0x36>
 800c1a6:	b672      	cpsid	i
 800c1a8:	e7fe      	b.n	800c1a8 <xTaskIncrementTick+0x34>
 800c1aa:	4b41      	ldr	r3, [pc, #260]	; (800c2b0 <xTaskIncrementTick+0x13c>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	60fb      	str	r3, [r7, #12]
 800c1b0:	4b40      	ldr	r3, [pc, #256]	; (800c2b4 <xTaskIncrementTick+0x140>)
 800c1b2:	681a      	ldr	r2, [r3, #0]
 800c1b4:	4b3e      	ldr	r3, [pc, #248]	; (800c2b0 <xTaskIncrementTick+0x13c>)
 800c1b6:	601a      	str	r2, [r3, #0]
 800c1b8:	4b3e      	ldr	r3, [pc, #248]	; (800c2b4 <xTaskIncrementTick+0x140>)
 800c1ba:	68fa      	ldr	r2, [r7, #12]
 800c1bc:	601a      	str	r2, [r3, #0]
 800c1be:	4b3e      	ldr	r3, [pc, #248]	; (800c2b8 <xTaskIncrementTick+0x144>)
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	1c5a      	adds	r2, r3, #1
 800c1c4:	4b3c      	ldr	r3, [pc, #240]	; (800c2b8 <xTaskIncrementTick+0x144>)
 800c1c6:	601a      	str	r2, [r3, #0]
 800c1c8:	f000 fa8e 	bl	800c6e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c1cc:	4b3b      	ldr	r3, [pc, #236]	; (800c2bc <xTaskIncrementTick+0x148>)
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	693a      	ldr	r2, [r7, #16]
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	d349      	bcc.n	800c26a <xTaskIncrementTick+0xf6>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c1d6:	4b36      	ldr	r3, [pc, #216]	; (800c2b0 <xTaskIncrementTick+0x13c>)
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d104      	bne.n	800c1ea <xTaskIncrementTick+0x76>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c1e0:	4b36      	ldr	r3, [pc, #216]	; (800c2bc <xTaskIncrementTick+0x148>)
 800c1e2:	2201      	movs	r2, #1
 800c1e4:	4252      	negs	r2, r2
 800c1e6:	601a      	str	r2, [r3, #0]
					break;
 800c1e8:	e03f      	b.n	800c26a <xTaskIncrementTick+0xf6>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c1ea:	4b31      	ldr	r3, [pc, #196]	; (800c2b0 <xTaskIncrementTick+0x13c>)
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	68db      	ldr	r3, [r3, #12]
 800c1f0:	68db      	ldr	r3, [r3, #12]
 800c1f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c1f4:	68bb      	ldr	r3, [r7, #8]
 800c1f6:	685b      	ldr	r3, [r3, #4]
 800c1f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c1fa:	693a      	ldr	r2, [r7, #16]
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	429a      	cmp	r2, r3
 800c200:	d203      	bcs.n	800c20a <xTaskIncrementTick+0x96>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c202:	4b2e      	ldr	r3, [pc, #184]	; (800c2bc <xTaskIncrementTick+0x148>)
 800c204:	687a      	ldr	r2, [r7, #4]
 800c206:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c208:	e02f      	b.n	800c26a <xTaskIncrementTick+0xf6>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c20a:	68bb      	ldr	r3, [r7, #8]
 800c20c:	3304      	adds	r3, #4
 800c20e:	0018      	movs	r0, r3
 800c210:	f7ff f8b9 	bl	800b386 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c214:	68bb      	ldr	r3, [r7, #8]
 800c216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d004      	beq.n	800c226 <xTaskIncrementTick+0xb2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c21c:	68bb      	ldr	r3, [r7, #8]
 800c21e:	3318      	adds	r3, #24
 800c220:	0018      	movs	r0, r3
 800c222:	f7ff f8b0 	bl	800b386 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c226:	68bb      	ldr	r3, [r7, #8]
 800c228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c22a:	4b25      	ldr	r3, [pc, #148]	; (800c2c0 <xTaskIncrementTick+0x14c>)
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	429a      	cmp	r2, r3
 800c230:	d903      	bls.n	800c23a <xTaskIncrementTick+0xc6>
 800c232:	68bb      	ldr	r3, [r7, #8]
 800c234:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c236:	4b22      	ldr	r3, [pc, #136]	; (800c2c0 <xTaskIncrementTick+0x14c>)
 800c238:	601a      	str	r2, [r3, #0]
 800c23a:	68bb      	ldr	r3, [r7, #8]
 800c23c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c23e:	0013      	movs	r3, r2
 800c240:	009b      	lsls	r3, r3, #2
 800c242:	189b      	adds	r3, r3, r2
 800c244:	009b      	lsls	r3, r3, #2
 800c246:	4a1f      	ldr	r2, [pc, #124]	; (800c2c4 <xTaskIncrementTick+0x150>)
 800c248:	189a      	adds	r2, r3, r2
 800c24a:	68bb      	ldr	r3, [r7, #8]
 800c24c:	3304      	adds	r3, #4
 800c24e:	0019      	movs	r1, r3
 800c250:	0010      	movs	r0, r2
 800c252:	f7ff f840 	bl	800b2d6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c256:	68bb      	ldr	r3, [r7, #8]
 800c258:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c25a:	4b1b      	ldr	r3, [pc, #108]	; (800c2c8 <xTaskIncrementTick+0x154>)
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c260:	429a      	cmp	r2, r3
 800c262:	d3b8      	bcc.n	800c1d6 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 800c264:	2301      	movs	r3, #1
 800c266:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c268:	e7b5      	b.n	800c1d6 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c26a:	4b17      	ldr	r3, [pc, #92]	; (800c2c8 <xTaskIncrementTick+0x154>)
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c270:	4914      	ldr	r1, [pc, #80]	; (800c2c4 <xTaskIncrementTick+0x150>)
 800c272:	0013      	movs	r3, r2
 800c274:	009b      	lsls	r3, r3, #2
 800c276:	189b      	adds	r3, r3, r2
 800c278:	009b      	lsls	r3, r3, #2
 800c27a:	585b      	ldr	r3, [r3, r1]
 800c27c:	2b01      	cmp	r3, #1
 800c27e:	d901      	bls.n	800c284 <xTaskIncrementTick+0x110>
			{
				xSwitchRequired = pdTRUE;
 800c280:	2301      	movs	r3, #1
 800c282:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c284:	4b11      	ldr	r3, [pc, #68]	; (800c2cc <xTaskIncrementTick+0x158>)
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d007      	beq.n	800c29c <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 800c28c:	2301      	movs	r3, #1
 800c28e:	617b      	str	r3, [r7, #20]
 800c290:	e004      	b.n	800c29c <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c292:	4b0f      	ldr	r3, [pc, #60]	; (800c2d0 <xTaskIncrementTick+0x15c>)
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	1c5a      	adds	r2, r3, #1
 800c298:	4b0d      	ldr	r3, [pc, #52]	; (800c2d0 <xTaskIncrementTick+0x15c>)
 800c29a:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c29c:	697b      	ldr	r3, [r7, #20]
}
 800c29e:	0018      	movs	r0, r3
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	b006      	add	sp, #24
 800c2a4:	bd80      	pop	{r7, pc}
 800c2a6:	46c0      	nop			; (mov r8, r8)
 800c2a8:	20000edc 	.word	0x20000edc
 800c2ac:	20000eb8 	.word	0x20000eb8
 800c2b0:	20000e6c 	.word	0x20000e6c
 800c2b4:	20000e70 	.word	0x20000e70
 800c2b8:	20000ecc 	.word	0x20000ecc
 800c2bc:	20000ed4 	.word	0x20000ed4
 800c2c0:	20000ebc 	.word	0x20000ebc
 800c2c4:	200009e4 	.word	0x200009e4
 800c2c8:	200009e0 	.word	0x200009e0
 800c2cc:	20000ec8 	.word	0x20000ec8
 800c2d0:	20000ec4 	.word	0x20000ec4

0800c2d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b082      	sub	sp, #8
 800c2d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c2da:	4b22      	ldr	r3, [pc, #136]	; (800c364 <vTaskSwitchContext+0x90>)
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d003      	beq.n	800c2ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c2e2:	4b21      	ldr	r3, [pc, #132]	; (800c368 <vTaskSwitchContext+0x94>)
 800c2e4:	2201      	movs	r2, #1
 800c2e6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c2e8:	e037      	b.n	800c35a <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 800c2ea:	4b1f      	ldr	r3, [pc, #124]	; (800c368 <vTaskSwitchContext+0x94>)
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2f0:	4b1e      	ldr	r3, [pc, #120]	; (800c36c <vTaskSwitchContext+0x98>)
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	607b      	str	r3, [r7, #4]
 800c2f6:	e007      	b.n	800c308 <vTaskSwitchContext+0x34>
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d101      	bne.n	800c302 <vTaskSwitchContext+0x2e>
 800c2fe:	b672      	cpsid	i
 800c300:	e7fe      	b.n	800c300 <vTaskSwitchContext+0x2c>
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	3b01      	subs	r3, #1
 800c306:	607b      	str	r3, [r7, #4]
 800c308:	4919      	ldr	r1, [pc, #100]	; (800c370 <vTaskSwitchContext+0x9c>)
 800c30a:	687a      	ldr	r2, [r7, #4]
 800c30c:	0013      	movs	r3, r2
 800c30e:	009b      	lsls	r3, r3, #2
 800c310:	189b      	adds	r3, r3, r2
 800c312:	009b      	lsls	r3, r3, #2
 800c314:	585b      	ldr	r3, [r3, r1]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d0ee      	beq.n	800c2f8 <vTaskSwitchContext+0x24>
 800c31a:	687a      	ldr	r2, [r7, #4]
 800c31c:	0013      	movs	r3, r2
 800c31e:	009b      	lsls	r3, r3, #2
 800c320:	189b      	adds	r3, r3, r2
 800c322:	009b      	lsls	r3, r3, #2
 800c324:	4a12      	ldr	r2, [pc, #72]	; (800c370 <vTaskSwitchContext+0x9c>)
 800c326:	189b      	adds	r3, r3, r2
 800c328:	603b      	str	r3, [r7, #0]
 800c32a:	683b      	ldr	r3, [r7, #0]
 800c32c:	685b      	ldr	r3, [r3, #4]
 800c32e:	685a      	ldr	r2, [r3, #4]
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	605a      	str	r2, [r3, #4]
 800c334:	683b      	ldr	r3, [r7, #0]
 800c336:	685a      	ldr	r2, [r3, #4]
 800c338:	683b      	ldr	r3, [r7, #0]
 800c33a:	3308      	adds	r3, #8
 800c33c:	429a      	cmp	r2, r3
 800c33e:	d104      	bne.n	800c34a <vTaskSwitchContext+0x76>
 800c340:	683b      	ldr	r3, [r7, #0]
 800c342:	685b      	ldr	r3, [r3, #4]
 800c344:	685a      	ldr	r2, [r3, #4]
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	605a      	str	r2, [r3, #4]
 800c34a:	683b      	ldr	r3, [r7, #0]
 800c34c:	685b      	ldr	r3, [r3, #4]
 800c34e:	68da      	ldr	r2, [r3, #12]
 800c350:	4b08      	ldr	r3, [pc, #32]	; (800c374 <vTaskSwitchContext+0xa0>)
 800c352:	601a      	str	r2, [r3, #0]
 800c354:	4b05      	ldr	r3, [pc, #20]	; (800c36c <vTaskSwitchContext+0x98>)
 800c356:	687a      	ldr	r2, [r7, #4]
 800c358:	601a      	str	r2, [r3, #0]
}
 800c35a:	46c0      	nop			; (mov r8, r8)
 800c35c:	46bd      	mov	sp, r7
 800c35e:	b002      	add	sp, #8
 800c360:	bd80      	pop	{r7, pc}
 800c362:	46c0      	nop			; (mov r8, r8)
 800c364:	20000edc 	.word	0x20000edc
 800c368:	20000ec8 	.word	0x20000ec8
 800c36c:	20000ebc 	.word	0x20000ebc
 800c370:	200009e4 	.word	0x200009e4
 800c374:	200009e0 	.word	0x200009e0

0800c378 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c378:	b580      	push	{r7, lr}
 800c37a:	b082      	sub	sp, #8
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	6078      	str	r0, [r7, #4]
 800c380:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	2b00      	cmp	r3, #0
 800c386:	d101      	bne.n	800c38c <vTaskPlaceOnEventList+0x14>
 800c388:	b672      	cpsid	i
 800c38a:	e7fe      	b.n	800c38a <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c38c:	4b08      	ldr	r3, [pc, #32]	; (800c3b0 <vTaskPlaceOnEventList+0x38>)
 800c38e:	681b      	ldr	r3, [r3, #0]
 800c390:	3318      	adds	r3, #24
 800c392:	001a      	movs	r2, r3
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	0011      	movs	r1, r2
 800c398:	0018      	movs	r0, r3
 800c39a:	f7fe ffbe 	bl	800b31a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	2101      	movs	r1, #1
 800c3a2:	0018      	movs	r0, r3
 800c3a4:	f000 fa36 	bl	800c814 <prvAddCurrentTaskToDelayedList>
}
 800c3a8:	46c0      	nop			; (mov r8, r8)
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	b002      	add	sp, #8
 800c3ae:	bd80      	pop	{r7, pc}
 800c3b0:	200009e0 	.word	0x200009e0

0800c3b4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b084      	sub	sp, #16
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	60f8      	str	r0, [r7, #12]
 800c3bc:	60b9      	str	r1, [r7, #8]
 800c3be:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d101      	bne.n	800c3ca <vTaskPlaceOnEventListRestricted+0x16>
 800c3c6:	b672      	cpsid	i
 800c3c8:	e7fe      	b.n	800c3c8 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c3ca:	4b0c      	ldr	r3, [pc, #48]	; (800c3fc <vTaskPlaceOnEventListRestricted+0x48>)
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	3318      	adds	r3, #24
 800c3d0:	001a      	movs	r2, r3
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	0011      	movs	r1, r2
 800c3d6:	0018      	movs	r0, r3
 800c3d8:	f7fe ff7d 	bl	800b2d6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d002      	beq.n	800c3e8 <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 800c3e2:	2301      	movs	r3, #1
 800c3e4:	425b      	negs	r3, r3
 800c3e6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c3e8:	687a      	ldr	r2, [r7, #4]
 800c3ea:	68bb      	ldr	r3, [r7, #8]
 800c3ec:	0011      	movs	r1, r2
 800c3ee:	0018      	movs	r0, r3
 800c3f0:	f000 fa10 	bl	800c814 <prvAddCurrentTaskToDelayedList>
	}
 800c3f4:	46c0      	nop			; (mov r8, r8)
 800c3f6:	46bd      	mov	sp, r7
 800c3f8:	b004      	add	sp, #16
 800c3fa:	bd80      	pop	{r7, pc}
 800c3fc:	200009e0 	.word	0x200009e0

0800c400 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c400:	b580      	push	{r7, lr}
 800c402:	b084      	sub	sp, #16
 800c404:	af00      	add	r7, sp, #0
 800c406:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	68db      	ldr	r3, [r3, #12]
 800c40c:	68db      	ldr	r3, [r3, #12]
 800c40e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d101      	bne.n	800c41a <xTaskRemoveFromEventList+0x1a>
 800c416:	b672      	cpsid	i
 800c418:	e7fe      	b.n	800c418 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	3318      	adds	r3, #24
 800c41e:	0018      	movs	r0, r3
 800c420:	f7fe ffb1 	bl	800b386 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c424:	4b1e      	ldr	r3, [pc, #120]	; (800c4a0 <xTaskRemoveFromEventList+0xa0>)
 800c426:	681b      	ldr	r3, [r3, #0]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d11d      	bne.n	800c468 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c42c:	68bb      	ldr	r3, [r7, #8]
 800c42e:	3304      	adds	r3, #4
 800c430:	0018      	movs	r0, r3
 800c432:	f7fe ffa8 	bl	800b386 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c436:	68bb      	ldr	r3, [r7, #8]
 800c438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c43a:	4b1a      	ldr	r3, [pc, #104]	; (800c4a4 <xTaskRemoveFromEventList+0xa4>)
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	429a      	cmp	r2, r3
 800c440:	d903      	bls.n	800c44a <xTaskRemoveFromEventList+0x4a>
 800c442:	68bb      	ldr	r3, [r7, #8]
 800c444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c446:	4b17      	ldr	r3, [pc, #92]	; (800c4a4 <xTaskRemoveFromEventList+0xa4>)
 800c448:	601a      	str	r2, [r3, #0]
 800c44a:	68bb      	ldr	r3, [r7, #8]
 800c44c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c44e:	0013      	movs	r3, r2
 800c450:	009b      	lsls	r3, r3, #2
 800c452:	189b      	adds	r3, r3, r2
 800c454:	009b      	lsls	r3, r3, #2
 800c456:	4a14      	ldr	r2, [pc, #80]	; (800c4a8 <xTaskRemoveFromEventList+0xa8>)
 800c458:	189a      	adds	r2, r3, r2
 800c45a:	68bb      	ldr	r3, [r7, #8]
 800c45c:	3304      	adds	r3, #4
 800c45e:	0019      	movs	r1, r3
 800c460:	0010      	movs	r0, r2
 800c462:	f7fe ff38 	bl	800b2d6 <vListInsertEnd>
 800c466:	e007      	b.n	800c478 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c468:	68bb      	ldr	r3, [r7, #8]
 800c46a:	3318      	adds	r3, #24
 800c46c:	001a      	movs	r2, r3
 800c46e:	4b0f      	ldr	r3, [pc, #60]	; (800c4ac <xTaskRemoveFromEventList+0xac>)
 800c470:	0011      	movs	r1, r2
 800c472:	0018      	movs	r0, r3
 800c474:	f7fe ff2f 	bl	800b2d6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c478:	68bb      	ldr	r3, [r7, #8]
 800c47a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c47c:	4b0c      	ldr	r3, [pc, #48]	; (800c4b0 <xTaskRemoveFromEventList+0xb0>)
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c482:	429a      	cmp	r2, r3
 800c484:	d905      	bls.n	800c492 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c486:	2301      	movs	r3, #1
 800c488:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c48a:	4b0a      	ldr	r3, [pc, #40]	; (800c4b4 <xTaskRemoveFromEventList+0xb4>)
 800c48c:	2201      	movs	r2, #1
 800c48e:	601a      	str	r2, [r3, #0]
 800c490:	e001      	b.n	800c496 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 800c492:	2300      	movs	r3, #0
 800c494:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800c496:	68fb      	ldr	r3, [r7, #12]
}
 800c498:	0018      	movs	r0, r3
 800c49a:	46bd      	mov	sp, r7
 800c49c:	b004      	add	sp, #16
 800c49e:	bd80      	pop	{r7, pc}
 800c4a0:	20000edc 	.word	0x20000edc
 800c4a4:	20000ebc 	.word	0x20000ebc
 800c4a8:	200009e4 	.word	0x200009e4
 800c4ac:	20000e74 	.word	0x20000e74
 800c4b0:	200009e0 	.word	0x200009e0
 800c4b4:	20000ec8 	.word	0x20000ec8

0800c4b8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b082      	sub	sp, #8
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c4c0:	4b05      	ldr	r3, [pc, #20]	; (800c4d8 <vTaskInternalSetTimeOutState+0x20>)
 800c4c2:	681a      	ldr	r2, [r3, #0]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c4c8:	4b04      	ldr	r3, [pc, #16]	; (800c4dc <vTaskInternalSetTimeOutState+0x24>)
 800c4ca:	681a      	ldr	r2, [r3, #0]
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	605a      	str	r2, [r3, #4]
}
 800c4d0:	46c0      	nop			; (mov r8, r8)
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	b002      	add	sp, #8
 800c4d6:	bd80      	pop	{r7, pc}
 800c4d8:	20000ecc 	.word	0x20000ecc
 800c4dc:	20000eb8 	.word	0x20000eb8

0800c4e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c4e0:	b580      	push	{r7, lr}
 800c4e2:	b086      	sub	sp, #24
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
 800c4e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d101      	bne.n	800c4f4 <xTaskCheckForTimeOut+0x14>
 800c4f0:	b672      	cpsid	i
 800c4f2:	e7fe      	b.n	800c4f2 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 800c4f4:	683b      	ldr	r3, [r7, #0]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d101      	bne.n	800c4fe <xTaskCheckForTimeOut+0x1e>
 800c4fa:	b672      	cpsid	i
 800c4fc:	e7fe      	b.n	800c4fc <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800c4fe:	f000 fd87 	bl	800d010 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c502:	4b1d      	ldr	r3, [pc, #116]	; (800c578 <xTaskCheckForTimeOut+0x98>)
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	685b      	ldr	r3, [r3, #4]
 800c50c:	693a      	ldr	r2, [r7, #16]
 800c50e:	1ad3      	subs	r3, r2, r3
 800c510:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c512:	683b      	ldr	r3, [r7, #0]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	3301      	adds	r3, #1
 800c518:	d102      	bne.n	800c520 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c51a:	2300      	movs	r3, #0
 800c51c:	617b      	str	r3, [r7, #20]
 800c51e:	e024      	b.n	800c56a <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681a      	ldr	r2, [r3, #0]
 800c524:	4b15      	ldr	r3, [pc, #84]	; (800c57c <xTaskCheckForTimeOut+0x9c>)
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	429a      	cmp	r2, r3
 800c52a:	d007      	beq.n	800c53c <xTaskCheckForTimeOut+0x5c>
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	685b      	ldr	r3, [r3, #4]
 800c530:	693a      	ldr	r2, [r7, #16]
 800c532:	429a      	cmp	r2, r3
 800c534:	d302      	bcc.n	800c53c <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c536:	2301      	movs	r3, #1
 800c538:	617b      	str	r3, [r7, #20]
 800c53a:	e016      	b.n	800c56a <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c53c:	683b      	ldr	r3, [r7, #0]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	68fa      	ldr	r2, [r7, #12]
 800c542:	429a      	cmp	r2, r3
 800c544:	d20c      	bcs.n	800c560 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c546:	683b      	ldr	r3, [r7, #0]
 800c548:	681a      	ldr	r2, [r3, #0]
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	1ad2      	subs	r2, r2, r3
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	0018      	movs	r0, r3
 800c556:	f7ff ffaf 	bl	800c4b8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c55a:	2300      	movs	r3, #0
 800c55c:	617b      	str	r3, [r7, #20]
 800c55e:	e004      	b.n	800c56a <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 800c560:	683b      	ldr	r3, [r7, #0]
 800c562:	2200      	movs	r2, #0
 800c564:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c566:	2301      	movs	r3, #1
 800c568:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 800c56a:	f000 fd63 	bl	800d034 <vPortExitCritical>

	return xReturn;
 800c56e:	697b      	ldr	r3, [r7, #20]
}
 800c570:	0018      	movs	r0, r3
 800c572:	46bd      	mov	sp, r7
 800c574:	b006      	add	sp, #24
 800c576:	bd80      	pop	{r7, pc}
 800c578:	20000eb8 	.word	0x20000eb8
 800c57c:	20000ecc 	.word	0x20000ecc

0800c580 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c580:	b580      	push	{r7, lr}
 800c582:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c584:	4b02      	ldr	r3, [pc, #8]	; (800c590 <vTaskMissedYield+0x10>)
 800c586:	2201      	movs	r2, #1
 800c588:	601a      	str	r2, [r3, #0]
}
 800c58a:	46c0      	nop			; (mov r8, r8)
 800c58c:	46bd      	mov	sp, r7
 800c58e:	bd80      	pop	{r7, pc}
 800c590:	20000ec8 	.word	0x20000ec8

0800c594 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c594:	b580      	push	{r7, lr}
 800c596:	b082      	sub	sp, #8
 800c598:	af00      	add	r7, sp, #0
 800c59a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c59c:	f000 f84e 	bl	800c63c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c5a0:	4b03      	ldr	r3, [pc, #12]	; (800c5b0 <prvIdleTask+0x1c>)
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	2b01      	cmp	r3, #1
 800c5a6:	d9f9      	bls.n	800c59c <prvIdleTask+0x8>
			{
				taskYIELD();
 800c5a8:	f000 fd22 	bl	800cff0 <vPortYield>
		prvCheckTasksWaitingTermination();
 800c5ac:	e7f6      	b.n	800c59c <prvIdleTask+0x8>
 800c5ae:	46c0      	nop			; (mov r8, r8)
 800c5b0:	200009e4 	.word	0x200009e4

0800c5b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b082      	sub	sp, #8
 800c5b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c5ba:	2300      	movs	r3, #0
 800c5bc:	607b      	str	r3, [r7, #4]
 800c5be:	e00c      	b.n	800c5da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c5c0:	687a      	ldr	r2, [r7, #4]
 800c5c2:	0013      	movs	r3, r2
 800c5c4:	009b      	lsls	r3, r3, #2
 800c5c6:	189b      	adds	r3, r3, r2
 800c5c8:	009b      	lsls	r3, r3, #2
 800c5ca:	4a14      	ldr	r2, [pc, #80]	; (800c61c <prvInitialiseTaskLists+0x68>)
 800c5cc:	189b      	adds	r3, r3, r2
 800c5ce:	0018      	movs	r0, r3
 800c5d0:	f7fe fe58 	bl	800b284 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	607b      	str	r3, [r7, #4]
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	2b37      	cmp	r3, #55	; 0x37
 800c5de:	d9ef      	bls.n	800c5c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c5e0:	4b0f      	ldr	r3, [pc, #60]	; (800c620 <prvInitialiseTaskLists+0x6c>)
 800c5e2:	0018      	movs	r0, r3
 800c5e4:	f7fe fe4e 	bl	800b284 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c5e8:	4b0e      	ldr	r3, [pc, #56]	; (800c624 <prvInitialiseTaskLists+0x70>)
 800c5ea:	0018      	movs	r0, r3
 800c5ec:	f7fe fe4a 	bl	800b284 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c5f0:	4b0d      	ldr	r3, [pc, #52]	; (800c628 <prvInitialiseTaskLists+0x74>)
 800c5f2:	0018      	movs	r0, r3
 800c5f4:	f7fe fe46 	bl	800b284 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c5f8:	4b0c      	ldr	r3, [pc, #48]	; (800c62c <prvInitialiseTaskLists+0x78>)
 800c5fa:	0018      	movs	r0, r3
 800c5fc:	f7fe fe42 	bl	800b284 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c600:	4b0b      	ldr	r3, [pc, #44]	; (800c630 <prvInitialiseTaskLists+0x7c>)
 800c602:	0018      	movs	r0, r3
 800c604:	f7fe fe3e 	bl	800b284 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c608:	4b0a      	ldr	r3, [pc, #40]	; (800c634 <prvInitialiseTaskLists+0x80>)
 800c60a:	4a05      	ldr	r2, [pc, #20]	; (800c620 <prvInitialiseTaskLists+0x6c>)
 800c60c:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c60e:	4b0a      	ldr	r3, [pc, #40]	; (800c638 <prvInitialiseTaskLists+0x84>)
 800c610:	4a04      	ldr	r2, [pc, #16]	; (800c624 <prvInitialiseTaskLists+0x70>)
 800c612:	601a      	str	r2, [r3, #0]
}
 800c614:	46c0      	nop			; (mov r8, r8)
 800c616:	46bd      	mov	sp, r7
 800c618:	b002      	add	sp, #8
 800c61a:	bd80      	pop	{r7, pc}
 800c61c:	200009e4 	.word	0x200009e4
 800c620:	20000e44 	.word	0x20000e44
 800c624:	20000e58 	.word	0x20000e58
 800c628:	20000e74 	.word	0x20000e74
 800c62c:	20000e88 	.word	0x20000e88
 800c630:	20000ea0 	.word	0x20000ea0
 800c634:	20000e6c 	.word	0x20000e6c
 800c638:	20000e70 	.word	0x20000e70

0800c63c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b082      	sub	sp, #8
 800c640:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c642:	e01a      	b.n	800c67a <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 800c644:	f000 fce4 	bl	800d010 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c648:	4b10      	ldr	r3, [pc, #64]	; (800c68c <prvCheckTasksWaitingTermination+0x50>)
 800c64a:	68db      	ldr	r3, [r3, #12]
 800c64c:	68db      	ldr	r3, [r3, #12]
 800c64e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	3304      	adds	r3, #4
 800c654:	0018      	movs	r0, r3
 800c656:	f7fe fe96 	bl	800b386 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c65a:	4b0d      	ldr	r3, [pc, #52]	; (800c690 <prvCheckTasksWaitingTermination+0x54>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	1e5a      	subs	r2, r3, #1
 800c660:	4b0b      	ldr	r3, [pc, #44]	; (800c690 <prvCheckTasksWaitingTermination+0x54>)
 800c662:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c664:	4b0b      	ldr	r3, [pc, #44]	; (800c694 <prvCheckTasksWaitingTermination+0x58>)
 800c666:	681b      	ldr	r3, [r3, #0]
 800c668:	1e5a      	subs	r2, r3, #1
 800c66a:	4b0a      	ldr	r3, [pc, #40]	; (800c694 <prvCheckTasksWaitingTermination+0x58>)
 800c66c:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800c66e:	f000 fce1 	bl	800d034 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	0018      	movs	r0, r3
 800c676:	f000 f80f 	bl	800c698 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c67a:	4b06      	ldr	r3, [pc, #24]	; (800c694 <prvCheckTasksWaitingTermination+0x58>)
 800c67c:	681b      	ldr	r3, [r3, #0]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d1e0      	bne.n	800c644 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c682:	46c0      	nop			; (mov r8, r8)
 800c684:	46c0      	nop			; (mov r8, r8)
 800c686:	46bd      	mov	sp, r7
 800c688:	b002      	add	sp, #8
 800c68a:	bd80      	pop	{r7, pc}
 800c68c:	20000e88 	.word	0x20000e88
 800c690:	20000eb4 	.word	0x20000eb4
 800c694:	20000e9c 	.word	0x20000e9c

0800c698 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c698:	b580      	push	{r7, lr}
 800c69a:	b082      	sub	sp, #8
 800c69c:	af00      	add	r7, sp, #0
 800c69e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c6a0:	687b      	ldr	r3, [r7, #4]
 800c6a2:	2259      	movs	r2, #89	; 0x59
 800c6a4:	5c9b      	ldrb	r3, [r3, r2]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d109      	bne.n	800c6be <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6ae:	0018      	movs	r0, r3
 800c6b0:	f000 fdf2 	bl	800d298 <vPortFree>
				vPortFree( pxTCB );
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	0018      	movs	r0, r3
 800c6b8:	f000 fdee 	bl	800d298 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c6bc:	e010      	b.n	800c6e0 <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	2259      	movs	r2, #89	; 0x59
 800c6c2:	5c9b      	ldrb	r3, [r3, r2]
 800c6c4:	2b01      	cmp	r3, #1
 800c6c6:	d104      	bne.n	800c6d2 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	0018      	movs	r0, r3
 800c6cc:	f000 fde4 	bl	800d298 <vPortFree>
	}
 800c6d0:	e006      	b.n	800c6e0 <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	2259      	movs	r2, #89	; 0x59
 800c6d6:	5c9b      	ldrb	r3, [r3, r2]
 800c6d8:	2b02      	cmp	r3, #2
 800c6da:	d001      	beq.n	800c6e0 <prvDeleteTCB+0x48>
 800c6dc:	b672      	cpsid	i
 800c6de:	e7fe      	b.n	800c6de <prvDeleteTCB+0x46>
	}
 800c6e0:	46c0      	nop			; (mov r8, r8)
 800c6e2:	46bd      	mov	sp, r7
 800c6e4:	b002      	add	sp, #8
 800c6e6:	bd80      	pop	{r7, pc}

0800c6e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b082      	sub	sp, #8
 800c6ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c6ee:	4b0b      	ldr	r3, [pc, #44]	; (800c71c <prvResetNextTaskUnblockTime+0x34>)
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d104      	bne.n	800c702 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c6f8:	4b09      	ldr	r3, [pc, #36]	; (800c720 <prvResetNextTaskUnblockTime+0x38>)
 800c6fa:	2201      	movs	r2, #1
 800c6fc:	4252      	negs	r2, r2
 800c6fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c700:	e008      	b.n	800c714 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c702:	4b06      	ldr	r3, [pc, #24]	; (800c71c <prvResetNextTaskUnblockTime+0x34>)
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	68db      	ldr	r3, [r3, #12]
 800c708:	68db      	ldr	r3, [r3, #12]
 800c70a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	685a      	ldr	r2, [r3, #4]
 800c710:	4b03      	ldr	r3, [pc, #12]	; (800c720 <prvResetNextTaskUnblockTime+0x38>)
 800c712:	601a      	str	r2, [r3, #0]
}
 800c714:	46c0      	nop			; (mov r8, r8)
 800c716:	46bd      	mov	sp, r7
 800c718:	b002      	add	sp, #8
 800c71a:	bd80      	pop	{r7, pc}
 800c71c:	20000e6c 	.word	0x20000e6c
 800c720:	20000ed4 	.word	0x20000ed4

0800c724 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c724:	b580      	push	{r7, lr}
 800c726:	b082      	sub	sp, #8
 800c728:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c72a:	4b0a      	ldr	r3, [pc, #40]	; (800c754 <xTaskGetSchedulerState+0x30>)
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d102      	bne.n	800c738 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c732:	2301      	movs	r3, #1
 800c734:	607b      	str	r3, [r7, #4]
 800c736:	e008      	b.n	800c74a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c738:	4b07      	ldr	r3, [pc, #28]	; (800c758 <xTaskGetSchedulerState+0x34>)
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d102      	bne.n	800c746 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c740:	2302      	movs	r3, #2
 800c742:	607b      	str	r3, [r7, #4]
 800c744:	e001      	b.n	800c74a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c746:	2300      	movs	r3, #0
 800c748:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c74a:	687b      	ldr	r3, [r7, #4]
	}
 800c74c:	0018      	movs	r0, r3
 800c74e:	46bd      	mov	sp, r7
 800c750:	b002      	add	sp, #8
 800c752:	bd80      	pop	{r7, pc}
 800c754:	20000ec0 	.word	0x20000ec0
 800c758:	20000edc 	.word	0x20000edc

0800c75c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c75c:	b580      	push	{r7, lr}
 800c75e:	b084      	sub	sp, #16
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c768:	2300      	movs	r3, #0
 800c76a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d044      	beq.n	800c7fc <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c772:	4b25      	ldr	r3, [pc, #148]	; (800c808 <xTaskPriorityDisinherit+0xac>)
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	68ba      	ldr	r2, [r7, #8]
 800c778:	429a      	cmp	r2, r3
 800c77a:	d001      	beq.n	800c780 <xTaskPriorityDisinherit+0x24>
 800c77c:	b672      	cpsid	i
 800c77e:	e7fe      	b.n	800c77e <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800c780:	68bb      	ldr	r3, [r7, #8]
 800c782:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c784:	2b00      	cmp	r3, #0
 800c786:	d101      	bne.n	800c78c <xTaskPriorityDisinherit+0x30>
 800c788:	b672      	cpsid	i
 800c78a:	e7fe      	b.n	800c78a <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 800c78c:	68bb      	ldr	r3, [r7, #8]
 800c78e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c790:	1e5a      	subs	r2, r3, #1
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c796:	68bb      	ldr	r3, [r7, #8]
 800c798:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c79a:	68bb      	ldr	r3, [r7, #8]
 800c79c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c79e:	429a      	cmp	r2, r3
 800c7a0:	d02c      	beq.n	800c7fc <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d128      	bne.n	800c7fc <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c7aa:	68bb      	ldr	r3, [r7, #8]
 800c7ac:	3304      	adds	r3, #4
 800c7ae:	0018      	movs	r0, r3
 800c7b0:	f7fe fde9 	bl	800b386 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c7b4:	68bb      	ldr	r3, [r7, #8]
 800c7b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c7b8:	68bb      	ldr	r3, [r7, #8]
 800c7ba:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c7bc:	68bb      	ldr	r3, [r7, #8]
 800c7be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c7c0:	2238      	movs	r2, #56	; 0x38
 800c7c2:	1ad2      	subs	r2, r2, r3
 800c7c4:	68bb      	ldr	r3, [r7, #8]
 800c7c6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c7c8:	68bb      	ldr	r3, [r7, #8]
 800c7ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7cc:	4b0f      	ldr	r3, [pc, #60]	; (800c80c <xTaskPriorityDisinherit+0xb0>)
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	429a      	cmp	r2, r3
 800c7d2:	d903      	bls.n	800c7dc <xTaskPriorityDisinherit+0x80>
 800c7d4:	68bb      	ldr	r3, [r7, #8]
 800c7d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7d8:	4b0c      	ldr	r3, [pc, #48]	; (800c80c <xTaskPriorityDisinherit+0xb0>)
 800c7da:	601a      	str	r2, [r3, #0]
 800c7dc:	68bb      	ldr	r3, [r7, #8]
 800c7de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c7e0:	0013      	movs	r3, r2
 800c7e2:	009b      	lsls	r3, r3, #2
 800c7e4:	189b      	adds	r3, r3, r2
 800c7e6:	009b      	lsls	r3, r3, #2
 800c7e8:	4a09      	ldr	r2, [pc, #36]	; (800c810 <xTaskPriorityDisinherit+0xb4>)
 800c7ea:	189a      	adds	r2, r3, r2
 800c7ec:	68bb      	ldr	r3, [r7, #8]
 800c7ee:	3304      	adds	r3, #4
 800c7f0:	0019      	movs	r1, r3
 800c7f2:	0010      	movs	r0, r2
 800c7f4:	f7fe fd6f 	bl	800b2d6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c7f8:	2301      	movs	r3, #1
 800c7fa:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c7fc:	68fb      	ldr	r3, [r7, #12]
	}
 800c7fe:	0018      	movs	r0, r3
 800c800:	46bd      	mov	sp, r7
 800c802:	b004      	add	sp, #16
 800c804:	bd80      	pop	{r7, pc}
 800c806:	46c0      	nop			; (mov r8, r8)
 800c808:	200009e0 	.word	0x200009e0
 800c80c:	20000ebc 	.word	0x20000ebc
 800c810:	200009e4 	.word	0x200009e4

0800c814 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b084      	sub	sp, #16
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
 800c81c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c81e:	4b21      	ldr	r3, [pc, #132]	; (800c8a4 <prvAddCurrentTaskToDelayedList+0x90>)
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c824:	4b20      	ldr	r3, [pc, #128]	; (800c8a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	3304      	adds	r3, #4
 800c82a:	0018      	movs	r0, r3
 800c82c:	f7fe fdab 	bl	800b386 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	3301      	adds	r3, #1
 800c834:	d10b      	bne.n	800c84e <prvAddCurrentTaskToDelayedList+0x3a>
 800c836:	683b      	ldr	r3, [r7, #0]
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d008      	beq.n	800c84e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c83c:	4b1a      	ldr	r3, [pc, #104]	; (800c8a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	1d1a      	adds	r2, r3, #4
 800c842:	4b1a      	ldr	r3, [pc, #104]	; (800c8ac <prvAddCurrentTaskToDelayedList+0x98>)
 800c844:	0011      	movs	r1, r2
 800c846:	0018      	movs	r0, r3
 800c848:	f7fe fd45 	bl	800b2d6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c84c:	e026      	b.n	800c89c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c84e:	68fa      	ldr	r2, [r7, #12]
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	18d3      	adds	r3, r2, r3
 800c854:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c856:	4b14      	ldr	r3, [pc, #80]	; (800c8a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	68ba      	ldr	r2, [r7, #8]
 800c85c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c85e:	68ba      	ldr	r2, [r7, #8]
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	429a      	cmp	r2, r3
 800c864:	d209      	bcs.n	800c87a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c866:	4b12      	ldr	r3, [pc, #72]	; (800c8b0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c868:	681a      	ldr	r2, [r3, #0]
 800c86a:	4b0f      	ldr	r3, [pc, #60]	; (800c8a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	3304      	adds	r3, #4
 800c870:	0019      	movs	r1, r3
 800c872:	0010      	movs	r0, r2
 800c874:	f7fe fd51 	bl	800b31a <vListInsert>
}
 800c878:	e010      	b.n	800c89c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c87a:	4b0e      	ldr	r3, [pc, #56]	; (800c8b4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c87c:	681a      	ldr	r2, [r3, #0]
 800c87e:	4b0a      	ldr	r3, [pc, #40]	; (800c8a8 <prvAddCurrentTaskToDelayedList+0x94>)
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	3304      	adds	r3, #4
 800c884:	0019      	movs	r1, r3
 800c886:	0010      	movs	r0, r2
 800c888:	f7fe fd47 	bl	800b31a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c88c:	4b0a      	ldr	r3, [pc, #40]	; (800c8b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	68ba      	ldr	r2, [r7, #8]
 800c892:	429a      	cmp	r2, r3
 800c894:	d202      	bcs.n	800c89c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c896:	4b08      	ldr	r3, [pc, #32]	; (800c8b8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c898:	68ba      	ldr	r2, [r7, #8]
 800c89a:	601a      	str	r2, [r3, #0]
}
 800c89c:	46c0      	nop			; (mov r8, r8)
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	b004      	add	sp, #16
 800c8a2:	bd80      	pop	{r7, pc}
 800c8a4:	20000eb8 	.word	0x20000eb8
 800c8a8:	200009e0 	.word	0x200009e0
 800c8ac:	20000ea0 	.word	0x20000ea0
 800c8b0:	20000e70 	.word	0x20000e70
 800c8b4:	20000e6c 	.word	0x20000e6c
 800c8b8:	20000ed4 	.word	0x20000ed4

0800c8bc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c8bc:	b590      	push	{r4, r7, lr}
 800c8be:	b089      	sub	sp, #36	; 0x24
 800c8c0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c8c6:	f000 fac9 	bl	800ce5c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c8ca:	4b17      	ldr	r3, [pc, #92]	; (800c928 <xTimerCreateTimerTask+0x6c>)
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d020      	beq.n	800c914 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c8d6:	2300      	movs	r3, #0
 800c8d8:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c8da:	003a      	movs	r2, r7
 800c8dc:	1d39      	adds	r1, r7, #4
 800c8de:	2308      	movs	r3, #8
 800c8e0:	18fb      	adds	r3, r7, r3
 800c8e2:	0018      	movs	r0, r3
 800c8e4:	f7fe fcb6 	bl	800b254 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c8e8:	683c      	ldr	r4, [r7, #0]
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	68ba      	ldr	r2, [r7, #8]
 800c8ee:	490f      	ldr	r1, [pc, #60]	; (800c92c <xTimerCreateTimerTask+0x70>)
 800c8f0:	480f      	ldr	r0, [pc, #60]	; (800c930 <xTimerCreateTimerTask+0x74>)
 800c8f2:	9202      	str	r2, [sp, #8]
 800c8f4:	9301      	str	r3, [sp, #4]
 800c8f6:	2302      	movs	r3, #2
 800c8f8:	9300      	str	r3, [sp, #0]
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	0022      	movs	r2, r4
 800c8fe:	f7ff f996 	bl	800bc2e <xTaskCreateStatic>
 800c902:	0002      	movs	r2, r0
 800c904:	4b0b      	ldr	r3, [pc, #44]	; (800c934 <xTimerCreateTimerTask+0x78>)
 800c906:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c908:	4b0a      	ldr	r3, [pc, #40]	; (800c934 <xTimerCreateTimerTask+0x78>)
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d001      	beq.n	800c914 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 800c910:	2301      	movs	r3, #1
 800c912:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d101      	bne.n	800c91e <xTimerCreateTimerTask+0x62>
 800c91a:	b672      	cpsid	i
 800c91c:	e7fe      	b.n	800c91c <xTimerCreateTimerTask+0x60>
	return xReturn;
 800c91e:	68fb      	ldr	r3, [r7, #12]
}
 800c920:	0018      	movs	r0, r3
 800c922:	46bd      	mov	sp, r7
 800c924:	b005      	add	sp, #20
 800c926:	bd90      	pop	{r4, r7, pc}
 800c928:	20000f10 	.word	0x20000f10
 800c92c:	0800e7e8 	.word	0x0800e7e8
 800c930:	0800ca55 	.word	0x0800ca55
 800c934:	20000f14 	.word	0x20000f14

0800c938 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c938:	b590      	push	{r4, r7, lr}
 800c93a:	b08b      	sub	sp, #44	; 0x2c
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	60f8      	str	r0, [r7, #12]
 800c940:	60b9      	str	r1, [r7, #8]
 800c942:	607a      	str	r2, [r7, #4]
 800c944:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c946:	2300      	movs	r3, #0
 800c948:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c94a:	68fb      	ldr	r3, [r7, #12]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d101      	bne.n	800c954 <xTimerGenericCommand+0x1c>
 800c950:	b672      	cpsid	i
 800c952:	e7fe      	b.n	800c952 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c954:	4b1c      	ldr	r3, [pc, #112]	; (800c9c8 <xTimerGenericCommand+0x90>)
 800c956:	681b      	ldr	r3, [r3, #0]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d030      	beq.n	800c9be <xTimerGenericCommand+0x86>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c95c:	2414      	movs	r4, #20
 800c95e:	193b      	adds	r3, r7, r4
 800c960:	68ba      	ldr	r2, [r7, #8]
 800c962:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c964:	193b      	adds	r3, r7, r4
 800c966:	687a      	ldr	r2, [r7, #4]
 800c968:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c96a:	193b      	adds	r3, r7, r4
 800c96c:	68fa      	ldr	r2, [r7, #12]
 800c96e:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	2b05      	cmp	r3, #5
 800c974:	dc19      	bgt.n	800c9aa <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c976:	f7ff fed5 	bl	800c724 <xTaskGetSchedulerState>
 800c97a:	0003      	movs	r3, r0
 800c97c:	2b02      	cmp	r3, #2
 800c97e:	d109      	bne.n	800c994 <xTimerGenericCommand+0x5c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c980:	4b11      	ldr	r3, [pc, #68]	; (800c9c8 <xTimerGenericCommand+0x90>)
 800c982:	6818      	ldr	r0, [r3, #0]
 800c984:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c986:	1939      	adds	r1, r7, r4
 800c988:	2300      	movs	r3, #0
 800c98a:	f7fe fdeb 	bl	800b564 <xQueueGenericSend>
 800c98e:	0003      	movs	r3, r0
 800c990:	627b      	str	r3, [r7, #36]	; 0x24
 800c992:	e014      	b.n	800c9be <xTimerGenericCommand+0x86>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c994:	4b0c      	ldr	r3, [pc, #48]	; (800c9c8 <xTimerGenericCommand+0x90>)
 800c996:	6818      	ldr	r0, [r3, #0]
 800c998:	2314      	movs	r3, #20
 800c99a:	18f9      	adds	r1, r7, r3
 800c99c:	2300      	movs	r3, #0
 800c99e:	2200      	movs	r2, #0
 800c9a0:	f7fe fde0 	bl	800b564 <xQueueGenericSend>
 800c9a4:	0003      	movs	r3, r0
 800c9a6:	627b      	str	r3, [r7, #36]	; 0x24
 800c9a8:	e009      	b.n	800c9be <xTimerGenericCommand+0x86>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c9aa:	4b07      	ldr	r3, [pc, #28]	; (800c9c8 <xTimerGenericCommand+0x90>)
 800c9ac:	6818      	ldr	r0, [r3, #0]
 800c9ae:	683a      	ldr	r2, [r7, #0]
 800c9b0:	2314      	movs	r3, #20
 800c9b2:	18f9      	adds	r1, r7, r3
 800c9b4:	2300      	movs	r3, #0
 800c9b6:	f7fe fe99 	bl	800b6ec <xQueueGenericSendFromISR>
 800c9ba:	0003      	movs	r3, r0
 800c9bc:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c9be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c9c0:	0018      	movs	r0, r3
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	b00b      	add	sp, #44	; 0x2c
 800c9c6:	bd90      	pop	{r4, r7, pc}
 800c9c8:	20000f10 	.word	0x20000f10

0800c9cc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c9cc:	b580      	push	{r7, lr}
 800c9ce:	b086      	sub	sp, #24
 800c9d0:	af02      	add	r7, sp, #8
 800c9d2:	6078      	str	r0, [r7, #4]
 800c9d4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c9d6:	4b1e      	ldr	r3, [pc, #120]	; (800ca50 <prvProcessExpiredTimer+0x84>)
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	68db      	ldr	r3, [r3, #12]
 800c9dc:	68db      	ldr	r3, [r3, #12]
 800c9de:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	3304      	adds	r3, #4
 800c9e4:	0018      	movs	r0, r3
 800c9e6:	f7fe fcce 	bl	800b386 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	2228      	movs	r2, #40	; 0x28
 800c9ee:	5c9b      	ldrb	r3, [r3, r2]
 800c9f0:	001a      	movs	r2, r3
 800c9f2:	2304      	movs	r3, #4
 800c9f4:	4013      	ands	r3, r2
 800c9f6:	d019      	beq.n	800ca2c <prvProcessExpiredTimer+0x60>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	699a      	ldr	r2, [r3, #24]
 800c9fc:	687b      	ldr	r3, [r7, #4]
 800c9fe:	18d1      	adds	r1, r2, r3
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	683a      	ldr	r2, [r7, #0]
 800ca04:	68f8      	ldr	r0, [r7, #12]
 800ca06:	f000 f8c3 	bl	800cb90 <prvInsertTimerInActiveList>
 800ca0a:	1e03      	subs	r3, r0, #0
 800ca0c:	d017      	beq.n	800ca3e <prvProcessExpiredTimer+0x72>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ca0e:	687a      	ldr	r2, [r7, #4]
 800ca10:	68f8      	ldr	r0, [r7, #12]
 800ca12:	2300      	movs	r3, #0
 800ca14:	9300      	str	r3, [sp, #0]
 800ca16:	2300      	movs	r3, #0
 800ca18:	2100      	movs	r1, #0
 800ca1a:	f7ff ff8d 	bl	800c938 <xTimerGenericCommand>
 800ca1e:	0003      	movs	r3, r0
 800ca20:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 800ca22:	68bb      	ldr	r3, [r7, #8]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	d10a      	bne.n	800ca3e <prvProcessExpiredTimer+0x72>
 800ca28:	b672      	cpsid	i
 800ca2a:	e7fe      	b.n	800ca2a <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	2228      	movs	r2, #40	; 0x28
 800ca30:	5c9b      	ldrb	r3, [r3, r2]
 800ca32:	2201      	movs	r2, #1
 800ca34:	4393      	bics	r3, r2
 800ca36:	b2d9      	uxtb	r1, r3
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	2228      	movs	r2, #40	; 0x28
 800ca3c:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	6a1b      	ldr	r3, [r3, #32]
 800ca42:	68fa      	ldr	r2, [r7, #12]
 800ca44:	0010      	movs	r0, r2
 800ca46:	4798      	blx	r3
}
 800ca48:	46c0      	nop			; (mov r8, r8)
 800ca4a:	46bd      	mov	sp, r7
 800ca4c:	b004      	add	sp, #16
 800ca4e:	bd80      	pop	{r7, pc}
 800ca50:	20000f08 	.word	0x20000f08

0800ca54 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800ca54:	b580      	push	{r7, lr}
 800ca56:	b084      	sub	sp, #16
 800ca58:	af00      	add	r7, sp, #0
 800ca5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ca5c:	2308      	movs	r3, #8
 800ca5e:	18fb      	adds	r3, r7, r3
 800ca60:	0018      	movs	r0, r3
 800ca62:	f000 f853 	bl	800cb0c <prvGetNextExpireTime>
 800ca66:	0003      	movs	r3, r0
 800ca68:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800ca6a:	68ba      	ldr	r2, [r7, #8]
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	0011      	movs	r1, r2
 800ca70:	0018      	movs	r0, r3
 800ca72:	f000 f803 	bl	800ca7c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800ca76:	f000 f8cd 	bl	800cc14 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800ca7a:	e7ef      	b.n	800ca5c <prvTimerTask+0x8>

0800ca7c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800ca7c:	b580      	push	{r7, lr}
 800ca7e:	b084      	sub	sp, #16
 800ca80:	af00      	add	r7, sp, #0
 800ca82:	6078      	str	r0, [r7, #4]
 800ca84:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800ca86:	f7ff facf 	bl	800c028 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ca8a:	2308      	movs	r3, #8
 800ca8c:	18fb      	adds	r3, r7, r3
 800ca8e:	0018      	movs	r0, r3
 800ca90:	f000 f85e 	bl	800cb50 <prvSampleTimeNow>
 800ca94:	0003      	movs	r3, r0
 800ca96:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800ca98:	68bb      	ldr	r3, [r7, #8]
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d12b      	bne.n	800caf6 <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800ca9e:	683b      	ldr	r3, [r7, #0]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d10c      	bne.n	800cabe <prvProcessTimerOrBlockTask+0x42>
 800caa4:	687a      	ldr	r2, [r7, #4]
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	429a      	cmp	r2, r3
 800caaa:	d808      	bhi.n	800cabe <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 800caac:	f7ff fac8 	bl	800c040 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800cab0:	68fa      	ldr	r2, [r7, #12]
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	0011      	movs	r1, r2
 800cab6:	0018      	movs	r0, r3
 800cab8:	f7ff ff88 	bl	800c9cc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800cabc:	e01d      	b.n	800cafa <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d008      	beq.n	800cad6 <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800cac4:	4b0f      	ldr	r3, [pc, #60]	; (800cb04 <prvProcessTimerOrBlockTask+0x88>)
 800cac6:	681b      	ldr	r3, [r3, #0]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	2b00      	cmp	r3, #0
 800cacc:	d101      	bne.n	800cad2 <prvProcessTimerOrBlockTask+0x56>
 800cace:	2301      	movs	r3, #1
 800cad0:	e000      	b.n	800cad4 <prvProcessTimerOrBlockTask+0x58>
 800cad2:	2300      	movs	r3, #0
 800cad4:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800cad6:	4b0c      	ldr	r3, [pc, #48]	; (800cb08 <prvProcessTimerOrBlockTask+0x8c>)
 800cad8:	6818      	ldr	r0, [r3, #0]
 800cada:	687a      	ldr	r2, [r7, #4]
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	1ad3      	subs	r3, r2, r3
 800cae0:	683a      	ldr	r2, [r7, #0]
 800cae2:	0019      	movs	r1, r3
 800cae4:	f7ff f870 	bl	800bbc8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800cae8:	f7ff faaa 	bl	800c040 <xTaskResumeAll>
 800caec:	1e03      	subs	r3, r0, #0
 800caee:	d104      	bne.n	800cafa <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 800caf0:	f000 fa7e 	bl	800cff0 <vPortYield>
}
 800caf4:	e001      	b.n	800cafa <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 800caf6:	f7ff faa3 	bl	800c040 <xTaskResumeAll>
}
 800cafa:	46c0      	nop			; (mov r8, r8)
 800cafc:	46bd      	mov	sp, r7
 800cafe:	b004      	add	sp, #16
 800cb00:	bd80      	pop	{r7, pc}
 800cb02:	46c0      	nop			; (mov r8, r8)
 800cb04:	20000f0c 	.word	0x20000f0c
 800cb08:	20000f10 	.word	0x20000f10

0800cb0c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b084      	sub	sp, #16
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800cb14:	4b0d      	ldr	r3, [pc, #52]	; (800cb4c <prvGetNextExpireTime+0x40>)
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d101      	bne.n	800cb22 <prvGetNextExpireTime+0x16>
 800cb1e:	2201      	movs	r2, #1
 800cb20:	e000      	b.n	800cb24 <prvGetNextExpireTime+0x18>
 800cb22:	2200      	movs	r2, #0
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	681b      	ldr	r3, [r3, #0]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d105      	bne.n	800cb3c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cb30:	4b06      	ldr	r3, [pc, #24]	; (800cb4c <prvGetNextExpireTime+0x40>)
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	68db      	ldr	r3, [r3, #12]
 800cb36:	681b      	ldr	r3, [r3, #0]
 800cb38:	60fb      	str	r3, [r7, #12]
 800cb3a:	e001      	b.n	800cb40 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800cb3c:	2300      	movs	r3, #0
 800cb3e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800cb40:	68fb      	ldr	r3, [r7, #12]
}
 800cb42:	0018      	movs	r0, r3
 800cb44:	46bd      	mov	sp, r7
 800cb46:	b004      	add	sp, #16
 800cb48:	bd80      	pop	{r7, pc}
 800cb4a:	46c0      	nop			; (mov r8, r8)
 800cb4c:	20000f08 	.word	0x20000f08

0800cb50 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800cb50:	b580      	push	{r7, lr}
 800cb52:	b084      	sub	sp, #16
 800cb54:	af00      	add	r7, sp, #0
 800cb56:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800cb58:	f7ff fafe 	bl	800c158 <xTaskGetTickCount>
 800cb5c:	0003      	movs	r3, r0
 800cb5e:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 800cb60:	4b0a      	ldr	r3, [pc, #40]	; (800cb8c <prvSampleTimeNow+0x3c>)
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	68fa      	ldr	r2, [r7, #12]
 800cb66:	429a      	cmp	r2, r3
 800cb68:	d205      	bcs.n	800cb76 <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 800cb6a:	f000 f919 	bl	800cda0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	2201      	movs	r2, #1
 800cb72:	601a      	str	r2, [r3, #0]
 800cb74:	e002      	b.n	800cb7c <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	2200      	movs	r2, #0
 800cb7a:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800cb7c:	4b03      	ldr	r3, [pc, #12]	; (800cb8c <prvSampleTimeNow+0x3c>)
 800cb7e:	68fa      	ldr	r2, [r7, #12]
 800cb80:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 800cb82:	68fb      	ldr	r3, [r7, #12]
}
 800cb84:	0018      	movs	r0, r3
 800cb86:	46bd      	mov	sp, r7
 800cb88:	b004      	add	sp, #16
 800cb8a:	bd80      	pop	{r7, pc}
 800cb8c:	20000f18 	.word	0x20000f18

0800cb90 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b086      	sub	sp, #24
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	60f8      	str	r0, [r7, #12]
 800cb98:	60b9      	str	r1, [r7, #8]
 800cb9a:	607a      	str	r2, [r7, #4]
 800cb9c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800cb9e:	2300      	movs	r3, #0
 800cba0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	68ba      	ldr	r2, [r7, #8]
 800cba6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	68fa      	ldr	r2, [r7, #12]
 800cbac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800cbae:	68ba      	ldr	r2, [r7, #8]
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	429a      	cmp	r2, r3
 800cbb4:	d812      	bhi.n	800cbdc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cbb6:	687a      	ldr	r2, [r7, #4]
 800cbb8:	683b      	ldr	r3, [r7, #0]
 800cbba:	1ad2      	subs	r2, r2, r3
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	699b      	ldr	r3, [r3, #24]
 800cbc0:	429a      	cmp	r2, r3
 800cbc2:	d302      	bcc.n	800cbca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800cbc4:	2301      	movs	r3, #1
 800cbc6:	617b      	str	r3, [r7, #20]
 800cbc8:	e01b      	b.n	800cc02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800cbca:	4b10      	ldr	r3, [pc, #64]	; (800cc0c <prvInsertTimerInActiveList+0x7c>)
 800cbcc:	681a      	ldr	r2, [r3, #0]
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	3304      	adds	r3, #4
 800cbd2:	0019      	movs	r1, r3
 800cbd4:	0010      	movs	r0, r2
 800cbd6:	f7fe fba0 	bl	800b31a <vListInsert>
 800cbda:	e012      	b.n	800cc02 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800cbdc:	687a      	ldr	r2, [r7, #4]
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	429a      	cmp	r2, r3
 800cbe2:	d206      	bcs.n	800cbf2 <prvInsertTimerInActiveList+0x62>
 800cbe4:	68ba      	ldr	r2, [r7, #8]
 800cbe6:	683b      	ldr	r3, [r7, #0]
 800cbe8:	429a      	cmp	r2, r3
 800cbea:	d302      	bcc.n	800cbf2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800cbec:	2301      	movs	r3, #1
 800cbee:	617b      	str	r3, [r7, #20]
 800cbf0:	e007      	b.n	800cc02 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cbf2:	4b07      	ldr	r3, [pc, #28]	; (800cc10 <prvInsertTimerInActiveList+0x80>)
 800cbf4:	681a      	ldr	r2, [r3, #0]
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	3304      	adds	r3, #4
 800cbfa:	0019      	movs	r1, r3
 800cbfc:	0010      	movs	r0, r2
 800cbfe:	f7fe fb8c 	bl	800b31a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800cc02:	697b      	ldr	r3, [r7, #20]
}
 800cc04:	0018      	movs	r0, r3
 800cc06:	46bd      	mov	sp, r7
 800cc08:	b006      	add	sp, #24
 800cc0a:	bd80      	pop	{r7, pc}
 800cc0c:	20000f0c 	.word	0x20000f0c
 800cc10:	20000f08 	.word	0x20000f08

0800cc14 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800cc14:	b590      	push	{r4, r7, lr}
 800cc16:	b08d      	sub	sp, #52	; 0x34
 800cc18:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cc1a:	e0ac      	b.n	800cd76 <prvProcessReceivedCommands+0x162>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800cc1c:	2208      	movs	r2, #8
 800cc1e:	18bb      	adds	r3, r7, r2
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	2b00      	cmp	r3, #0
 800cc24:	da0f      	bge.n	800cc46 <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800cc26:	18bb      	adds	r3, r7, r2
 800cc28:	3304      	adds	r3, #4
 800cc2a:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800cc2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d101      	bne.n	800cc36 <prvProcessReceivedCommands+0x22>
 800cc32:	b672      	cpsid	i
 800cc34:	e7fe      	b.n	800cc34 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800cc36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc38:	681a      	ldr	r2, [r3, #0]
 800cc3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc3c:	6858      	ldr	r0, [r3, #4]
 800cc3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc40:	689b      	ldr	r3, [r3, #8]
 800cc42:	0019      	movs	r1, r3
 800cc44:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800cc46:	2208      	movs	r2, #8
 800cc48:	18bb      	adds	r3, r7, r2
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	da00      	bge.n	800cc52 <prvProcessReceivedCommands+0x3e>
 800cc50:	e090      	b.n	800cd74 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800cc52:	18bb      	adds	r3, r7, r2
 800cc54:	689b      	ldr	r3, [r3, #8]
 800cc56:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800cc58:	6a3b      	ldr	r3, [r7, #32]
 800cc5a:	695b      	ldr	r3, [r3, #20]
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d004      	beq.n	800cc6a <prvProcessReceivedCommands+0x56>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cc60:	6a3b      	ldr	r3, [r7, #32]
 800cc62:	3304      	adds	r3, #4
 800cc64:	0018      	movs	r0, r3
 800cc66:	f7fe fb8e 	bl	800b386 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cc6a:	1d3b      	adds	r3, r7, #4
 800cc6c:	0018      	movs	r0, r3
 800cc6e:	f7ff ff6f 	bl	800cb50 <prvSampleTimeNow>
 800cc72:	0003      	movs	r3, r0
 800cc74:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 800cc76:	2308      	movs	r3, #8
 800cc78:	18fb      	adds	r3, r7, r3
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	2b09      	cmp	r3, #9
 800cc7e:	d900      	bls.n	800cc82 <prvProcessReceivedCommands+0x6e>
 800cc80:	e079      	b.n	800cd76 <prvProcessReceivedCommands+0x162>
 800cc82:	009a      	lsls	r2, r3, #2
 800cc84:	4b44      	ldr	r3, [pc, #272]	; (800cd98 <prvProcessReceivedCommands+0x184>)
 800cc86:	18d3      	adds	r3, r2, r3
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cc8c:	6a3b      	ldr	r3, [r7, #32]
 800cc8e:	2228      	movs	r2, #40	; 0x28
 800cc90:	5c9b      	ldrb	r3, [r3, r2]
 800cc92:	2201      	movs	r2, #1
 800cc94:	4313      	orrs	r3, r2
 800cc96:	b2d9      	uxtb	r1, r3
 800cc98:	6a3b      	ldr	r3, [r7, #32]
 800cc9a:	2228      	movs	r2, #40	; 0x28
 800cc9c:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cc9e:	2408      	movs	r4, #8
 800cca0:	193b      	adds	r3, r7, r4
 800cca2:	685a      	ldr	r2, [r3, #4]
 800cca4:	6a3b      	ldr	r3, [r7, #32]
 800cca6:	699b      	ldr	r3, [r3, #24]
 800cca8:	18d1      	adds	r1, r2, r3
 800ccaa:	193b      	adds	r3, r7, r4
 800ccac:	685b      	ldr	r3, [r3, #4]
 800ccae:	69fa      	ldr	r2, [r7, #28]
 800ccb0:	6a38      	ldr	r0, [r7, #32]
 800ccb2:	f7ff ff6d 	bl	800cb90 <prvInsertTimerInActiveList>
 800ccb6:	1e03      	subs	r3, r0, #0
 800ccb8:	d05d      	beq.n	800cd76 <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ccba:	6a3b      	ldr	r3, [r7, #32]
 800ccbc:	6a1b      	ldr	r3, [r3, #32]
 800ccbe:	6a3a      	ldr	r2, [r7, #32]
 800ccc0:	0010      	movs	r0, r2
 800ccc2:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800ccc4:	6a3b      	ldr	r3, [r7, #32]
 800ccc6:	2228      	movs	r2, #40	; 0x28
 800ccc8:	5c9b      	ldrb	r3, [r3, r2]
 800ccca:	001a      	movs	r2, r3
 800cccc:	2304      	movs	r3, #4
 800ccce:	4013      	ands	r3, r2
 800ccd0:	d051      	beq.n	800cd76 <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800ccd2:	193b      	adds	r3, r7, r4
 800ccd4:	685a      	ldr	r2, [r3, #4]
 800ccd6:	6a3b      	ldr	r3, [r7, #32]
 800ccd8:	699b      	ldr	r3, [r3, #24]
 800ccda:	18d2      	adds	r2, r2, r3
 800ccdc:	6a38      	ldr	r0, [r7, #32]
 800ccde:	2300      	movs	r3, #0
 800cce0:	9300      	str	r3, [sp, #0]
 800cce2:	2300      	movs	r3, #0
 800cce4:	2100      	movs	r1, #0
 800cce6:	f7ff fe27 	bl	800c938 <xTimerGenericCommand>
 800ccea:	0003      	movs	r3, r0
 800ccec:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 800ccee:	69bb      	ldr	r3, [r7, #24]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d140      	bne.n	800cd76 <prvProcessReceivedCommands+0x162>
 800ccf4:	b672      	cpsid	i
 800ccf6:	e7fe      	b.n	800ccf6 <prvProcessReceivedCommands+0xe2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800ccf8:	6a3b      	ldr	r3, [r7, #32]
 800ccfa:	2228      	movs	r2, #40	; 0x28
 800ccfc:	5c9b      	ldrb	r3, [r3, r2]
 800ccfe:	2201      	movs	r2, #1
 800cd00:	4393      	bics	r3, r2
 800cd02:	b2d9      	uxtb	r1, r3
 800cd04:	6a3b      	ldr	r3, [r7, #32]
 800cd06:	2228      	movs	r2, #40	; 0x28
 800cd08:	5499      	strb	r1, [r3, r2]
					break;
 800cd0a:	e034      	b.n	800cd76 <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cd0c:	6a3b      	ldr	r3, [r7, #32]
 800cd0e:	2228      	movs	r2, #40	; 0x28
 800cd10:	5c9b      	ldrb	r3, [r3, r2]
 800cd12:	2201      	movs	r2, #1
 800cd14:	4313      	orrs	r3, r2
 800cd16:	b2d9      	uxtb	r1, r3
 800cd18:	6a3b      	ldr	r3, [r7, #32]
 800cd1a:	2228      	movs	r2, #40	; 0x28
 800cd1c:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cd1e:	2308      	movs	r3, #8
 800cd20:	18fb      	adds	r3, r7, r3
 800cd22:	685a      	ldr	r2, [r3, #4]
 800cd24:	6a3b      	ldr	r3, [r7, #32]
 800cd26:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cd28:	6a3b      	ldr	r3, [r7, #32]
 800cd2a:	699b      	ldr	r3, [r3, #24]
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	d101      	bne.n	800cd34 <prvProcessReceivedCommands+0x120>
 800cd30:	b672      	cpsid	i
 800cd32:	e7fe      	b.n	800cd32 <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cd34:	6a3b      	ldr	r3, [r7, #32]
 800cd36:	699a      	ldr	r2, [r3, #24]
 800cd38:	69fb      	ldr	r3, [r7, #28]
 800cd3a:	18d1      	adds	r1, r2, r3
 800cd3c:	69fb      	ldr	r3, [r7, #28]
 800cd3e:	69fa      	ldr	r2, [r7, #28]
 800cd40:	6a38      	ldr	r0, [r7, #32]
 800cd42:	f7ff ff25 	bl	800cb90 <prvInsertTimerInActiveList>
					break;
 800cd46:	e016      	b.n	800cd76 <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cd48:	6a3b      	ldr	r3, [r7, #32]
 800cd4a:	2228      	movs	r2, #40	; 0x28
 800cd4c:	5c9b      	ldrb	r3, [r3, r2]
 800cd4e:	001a      	movs	r2, r3
 800cd50:	2302      	movs	r3, #2
 800cd52:	4013      	ands	r3, r2
 800cd54:	d104      	bne.n	800cd60 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 800cd56:	6a3b      	ldr	r3, [r7, #32]
 800cd58:	0018      	movs	r0, r3
 800cd5a:	f000 fa9d 	bl	800d298 <vPortFree>
 800cd5e:	e00a      	b.n	800cd76 <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cd60:	6a3b      	ldr	r3, [r7, #32]
 800cd62:	2228      	movs	r2, #40	; 0x28
 800cd64:	5c9b      	ldrb	r3, [r3, r2]
 800cd66:	2201      	movs	r2, #1
 800cd68:	4393      	bics	r3, r2
 800cd6a:	b2d9      	uxtb	r1, r3
 800cd6c:	6a3b      	ldr	r3, [r7, #32]
 800cd6e:	2228      	movs	r2, #40	; 0x28
 800cd70:	5499      	strb	r1, [r3, r2]
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cd72:	e000      	b.n	800cd76 <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800cd74:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cd76:	4b09      	ldr	r3, [pc, #36]	; (800cd9c <prvProcessReceivedCommands+0x188>)
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	2208      	movs	r2, #8
 800cd7c:	18b9      	adds	r1, r7, r2
 800cd7e:	2200      	movs	r2, #0
 800cd80:	0018      	movs	r0, r3
 800cd82:	f7fe fd27 	bl	800b7d4 <xQueueReceive>
 800cd86:	1e03      	subs	r3, r0, #0
 800cd88:	d000      	beq.n	800cd8c <prvProcessReceivedCommands+0x178>
 800cd8a:	e747      	b.n	800cc1c <prvProcessReceivedCommands+0x8>
	}
}
 800cd8c:	46c0      	nop			; (mov r8, r8)
 800cd8e:	46c0      	nop			; (mov r8, r8)
 800cd90:	46bd      	mov	sp, r7
 800cd92:	b00b      	add	sp, #44	; 0x2c
 800cd94:	bd90      	pop	{r4, r7, pc}
 800cd96:	46c0      	nop			; (mov r8, r8)
 800cd98:	0800ee7c 	.word	0x0800ee7c
 800cd9c:	20000f10 	.word	0x20000f10

0800cda0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b088      	sub	sp, #32
 800cda4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cda6:	e041      	b.n	800ce2c <prvSwitchTimerLists+0x8c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cda8:	4b2a      	ldr	r3, [pc, #168]	; (800ce54 <prvSwitchTimerLists+0xb4>)
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	68db      	ldr	r3, [r3, #12]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cdb2:	4b28      	ldr	r3, [pc, #160]	; (800ce54 <prvSwitchTimerLists+0xb4>)
 800cdb4:	681b      	ldr	r3, [r3, #0]
 800cdb6:	68db      	ldr	r3, [r3, #12]
 800cdb8:	68db      	ldr	r3, [r3, #12]
 800cdba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	3304      	adds	r3, #4
 800cdc0:	0018      	movs	r0, r3
 800cdc2:	f7fe fae0 	bl	800b386 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	6a1b      	ldr	r3, [r3, #32]
 800cdca:	68fa      	ldr	r2, [r7, #12]
 800cdcc:	0010      	movs	r0, r2
 800cdce:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cdd0:	68fb      	ldr	r3, [r7, #12]
 800cdd2:	2228      	movs	r2, #40	; 0x28
 800cdd4:	5c9b      	ldrb	r3, [r3, r2]
 800cdd6:	001a      	movs	r2, r3
 800cdd8:	2304      	movs	r3, #4
 800cdda:	4013      	ands	r3, r2
 800cddc:	d026      	beq.n	800ce2c <prvSwitchTimerLists+0x8c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	699b      	ldr	r3, [r3, #24]
 800cde2:	693a      	ldr	r2, [r7, #16]
 800cde4:	18d3      	adds	r3, r2, r3
 800cde6:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cde8:	68ba      	ldr	r2, [r7, #8]
 800cdea:	693b      	ldr	r3, [r7, #16]
 800cdec:	429a      	cmp	r2, r3
 800cdee:	d90e      	bls.n	800ce0e <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	68ba      	ldr	r2, [r7, #8]
 800cdf4:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	68fa      	ldr	r2, [r7, #12]
 800cdfa:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cdfc:	4b15      	ldr	r3, [pc, #84]	; (800ce54 <prvSwitchTimerLists+0xb4>)
 800cdfe:	681a      	ldr	r2, [r3, #0]
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	3304      	adds	r3, #4
 800ce04:	0019      	movs	r1, r3
 800ce06:	0010      	movs	r0, r2
 800ce08:	f7fe fa87 	bl	800b31a <vListInsert>
 800ce0c:	e00e      	b.n	800ce2c <prvSwitchTimerLists+0x8c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ce0e:	693a      	ldr	r2, [r7, #16]
 800ce10:	68f8      	ldr	r0, [r7, #12]
 800ce12:	2300      	movs	r3, #0
 800ce14:	9300      	str	r3, [sp, #0]
 800ce16:	2300      	movs	r3, #0
 800ce18:	2100      	movs	r1, #0
 800ce1a:	f7ff fd8d 	bl	800c938 <xTimerGenericCommand>
 800ce1e:	0003      	movs	r3, r0
 800ce20:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	2b00      	cmp	r3, #0
 800ce26:	d101      	bne.n	800ce2c <prvSwitchTimerLists+0x8c>
 800ce28:	b672      	cpsid	i
 800ce2a:	e7fe      	b.n	800ce2a <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ce2c:	4b09      	ldr	r3, [pc, #36]	; (800ce54 <prvSwitchTimerLists+0xb4>)
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d1b8      	bne.n	800cda8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ce36:	4b07      	ldr	r3, [pc, #28]	; (800ce54 <prvSwitchTimerLists+0xb4>)
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ce3c:	4b06      	ldr	r3, [pc, #24]	; (800ce58 <prvSwitchTimerLists+0xb8>)
 800ce3e:	681a      	ldr	r2, [r3, #0]
 800ce40:	4b04      	ldr	r3, [pc, #16]	; (800ce54 <prvSwitchTimerLists+0xb4>)
 800ce42:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 800ce44:	4b04      	ldr	r3, [pc, #16]	; (800ce58 <prvSwitchTimerLists+0xb8>)
 800ce46:	697a      	ldr	r2, [r7, #20]
 800ce48:	601a      	str	r2, [r3, #0]
}
 800ce4a:	46c0      	nop			; (mov r8, r8)
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	b006      	add	sp, #24
 800ce50:	bd80      	pop	{r7, pc}
 800ce52:	46c0      	nop			; (mov r8, r8)
 800ce54:	20000f08 	.word	0x20000f08
 800ce58:	20000f0c 	.word	0x20000f0c

0800ce5c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	b082      	sub	sp, #8
 800ce60:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ce62:	f000 f8d5 	bl	800d010 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ce66:	4b16      	ldr	r3, [pc, #88]	; (800cec0 <prvCheckForValidListAndQueue+0x64>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d123      	bne.n	800ceb6 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 800ce6e:	4b15      	ldr	r3, [pc, #84]	; (800cec4 <prvCheckForValidListAndQueue+0x68>)
 800ce70:	0018      	movs	r0, r3
 800ce72:	f7fe fa07 	bl	800b284 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ce76:	4b14      	ldr	r3, [pc, #80]	; (800cec8 <prvCheckForValidListAndQueue+0x6c>)
 800ce78:	0018      	movs	r0, r3
 800ce7a:	f7fe fa03 	bl	800b284 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ce7e:	4b13      	ldr	r3, [pc, #76]	; (800cecc <prvCheckForValidListAndQueue+0x70>)
 800ce80:	4a10      	ldr	r2, [pc, #64]	; (800cec4 <prvCheckForValidListAndQueue+0x68>)
 800ce82:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ce84:	4b12      	ldr	r3, [pc, #72]	; (800ced0 <prvCheckForValidListAndQueue+0x74>)
 800ce86:	4a10      	ldr	r2, [pc, #64]	; (800cec8 <prvCheckForValidListAndQueue+0x6c>)
 800ce88:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ce8a:	4b12      	ldr	r3, [pc, #72]	; (800ced4 <prvCheckForValidListAndQueue+0x78>)
 800ce8c:	4a12      	ldr	r2, [pc, #72]	; (800ced8 <prvCheckForValidListAndQueue+0x7c>)
 800ce8e:	2100      	movs	r1, #0
 800ce90:	9100      	str	r1, [sp, #0]
 800ce92:	2110      	movs	r1, #16
 800ce94:	200a      	movs	r0, #10
 800ce96:	f7fe faf2 	bl	800b47e <xQueueGenericCreateStatic>
 800ce9a:	0002      	movs	r2, r0
 800ce9c:	4b08      	ldr	r3, [pc, #32]	; (800cec0 <prvCheckForValidListAndQueue+0x64>)
 800ce9e:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cea0:	4b07      	ldr	r3, [pc, #28]	; (800cec0 <prvCheckForValidListAndQueue+0x64>)
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d006      	beq.n	800ceb6 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cea8:	4b05      	ldr	r3, [pc, #20]	; (800cec0 <prvCheckForValidListAndQueue+0x64>)
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4a0b      	ldr	r2, [pc, #44]	; (800cedc <prvCheckForValidListAndQueue+0x80>)
 800ceae:	0011      	movs	r1, r2
 800ceb0:	0018      	movs	r0, r3
 800ceb2:	f7fe fe61 	bl	800bb78 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ceb6:	f000 f8bd 	bl	800d034 <vPortExitCritical>
}
 800ceba:	46c0      	nop			; (mov r8, r8)
 800cebc:	46bd      	mov	sp, r7
 800cebe:	bd80      	pop	{r7, pc}
 800cec0:	20000f10 	.word	0x20000f10
 800cec4:	20000ee0 	.word	0x20000ee0
 800cec8:	20000ef4 	.word	0x20000ef4
 800cecc:	20000f08 	.word	0x20000f08
 800ced0:	20000f0c 	.word	0x20000f0c
 800ced4:	20000fbc 	.word	0x20000fbc
 800ced8:	20000f1c 	.word	0x20000f1c
 800cedc:	0800e7f0 	.word	0x0800e7f0

0800cee0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cee0:	b580      	push	{r7, lr}
 800cee2:	b084      	sub	sp, #16
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	60f8      	str	r0, [r7, #12]
 800cee8:	60b9      	str	r1, [r7, #8]
 800ceea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800ceec:	68fb      	ldr	r3, [r7, #12]
 800ceee:	3b04      	subs	r3, #4
 800cef0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	2280      	movs	r2, #128	; 0x80
 800cef6:	0452      	lsls	r2, r2, #17
 800cef8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	3b04      	subs	r3, #4
 800cefe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800cf00:	68ba      	ldr	r2, [r7, #8]
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cf06:	68fb      	ldr	r3, [r7, #12]
 800cf08:	3b04      	subs	r3, #4
 800cf0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cf0c:	4a08      	ldr	r2, [pc, #32]	; (800cf30 <pxPortInitialiseStack+0x50>)
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cf12:	68fb      	ldr	r3, [r7, #12]
 800cf14:	3b14      	subs	r3, #20
 800cf16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cf18:	687a      	ldr	r2, [r7, #4]
 800cf1a:	68fb      	ldr	r3, [r7, #12]
 800cf1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	3b20      	subs	r3, #32
 800cf22:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cf24:	68fb      	ldr	r3, [r7, #12]
}
 800cf26:	0018      	movs	r0, r3
 800cf28:	46bd      	mov	sp, r7
 800cf2a:	b004      	add	sp, #16
 800cf2c:	bd80      	pop	{r7, pc}
 800cf2e:	46c0      	nop			; (mov r8, r8)
 800cf30:	0800cf35 	.word	0x0800cf35

0800cf34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b082      	sub	sp, #8
 800cf38:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cf3e:	4b08      	ldr	r3, [pc, #32]	; (800cf60 <prvTaskExitError+0x2c>)
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	3301      	adds	r3, #1
 800cf44:	d001      	beq.n	800cf4a <prvTaskExitError+0x16>
 800cf46:	b672      	cpsid	i
 800cf48:	e7fe      	b.n	800cf48 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800cf4a:	b672      	cpsid	i
	while( ulDummy == 0 )
 800cf4c:	46c0      	nop			; (mov r8, r8)
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d0fc      	beq.n	800cf4e <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cf54:	46c0      	nop			; (mov r8, r8)
 800cf56:	46c0      	nop			; (mov r8, r8)
 800cf58:	46bd      	mov	sp, r7
 800cf5a:	b002      	add	sp, #8
 800cf5c:	bd80      	pop	{r7, pc}
 800cf5e:	46c0      	nop			; (mov r8, r8)
 800cf60:	20000244 	.word	0x20000244

0800cf64 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800cf64:	b580      	push	{r7, lr}
 800cf66:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800cf68:	46c0      	nop			; (mov r8, r8)
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	bd80      	pop	{r7, pc}
	...

0800cf70 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 800cf70:	4a0b      	ldr	r2, [pc, #44]	; (800cfa0 <pxCurrentTCBConst2>)
 800cf72:	6813      	ldr	r3, [r2, #0]
 800cf74:	6818      	ldr	r0, [r3, #0]
 800cf76:	3020      	adds	r0, #32
 800cf78:	f380 8809 	msr	PSP, r0
 800cf7c:	2002      	movs	r0, #2
 800cf7e:	f380 8814 	msr	CONTROL, r0
 800cf82:	f3bf 8f6f 	isb	sy
 800cf86:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 800cf88:	46ae      	mov	lr, r5
 800cf8a:	bc08      	pop	{r3}
 800cf8c:	bc04      	pop	{r2}
 800cf8e:	b662      	cpsie	i
 800cf90:	4718      	bx	r3
 800cf92:	46c0      	nop			; (mov r8, r8)
 800cf94:	46c0      	nop			; (mov r8, r8)
 800cf96:	46c0      	nop			; (mov r8, r8)
 800cf98:	46c0      	nop			; (mov r8, r8)
 800cf9a:	46c0      	nop			; (mov r8, r8)
 800cf9c:	46c0      	nop			; (mov r8, r8)
 800cf9e:	46c0      	nop			; (mov r8, r8)

0800cfa0 <pxCurrentTCBConst2>:
 800cfa0:	200009e0 	.word	0x200009e0
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 800cfa4:	46c0      	nop			; (mov r8, r8)
 800cfa6:	46c0      	nop			; (mov r8, r8)

0800cfa8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cfac:	4b0e      	ldr	r3, [pc, #56]	; (800cfe8 <xPortStartScheduler+0x40>)
 800cfae:	681a      	ldr	r2, [r3, #0]
 800cfb0:	4b0d      	ldr	r3, [pc, #52]	; (800cfe8 <xPortStartScheduler+0x40>)
 800cfb2:	21ff      	movs	r1, #255	; 0xff
 800cfb4:	0409      	lsls	r1, r1, #16
 800cfb6:	430a      	orrs	r2, r1
 800cfb8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cfba:	4b0b      	ldr	r3, [pc, #44]	; (800cfe8 <xPortStartScheduler+0x40>)
 800cfbc:	681a      	ldr	r2, [r3, #0]
 800cfbe:	4b0a      	ldr	r3, [pc, #40]	; (800cfe8 <xPortStartScheduler+0x40>)
 800cfc0:	21ff      	movs	r1, #255	; 0xff
 800cfc2:	0609      	lsls	r1, r1, #24
 800cfc4:	430a      	orrs	r2, r1
 800cfc6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cfc8:	f000 f898 	bl	800d0fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cfcc:	4b07      	ldr	r3, [pc, #28]	; (800cfec <xPortStartScheduler+0x44>)
 800cfce:	2200      	movs	r2, #0
 800cfd0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 800cfd2:	f7ff ffcd 	bl	800cf70 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cfd6:	f7ff f97d 	bl	800c2d4 <vTaskSwitchContext>
	prvTaskExitError();
 800cfda:	f7ff ffab 	bl	800cf34 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cfde:	2300      	movs	r3, #0
}
 800cfe0:	0018      	movs	r0, r3
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	bd80      	pop	{r7, pc}
 800cfe6:	46c0      	nop			; (mov r8, r8)
 800cfe8:	e000ed20 	.word	0xe000ed20
 800cfec:	20000244 	.word	0x20000244

0800cff0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800cff0:	b580      	push	{r7, lr}
 800cff2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800cff4:	4b05      	ldr	r3, [pc, #20]	; (800d00c <vPortYield+0x1c>)
 800cff6:	2280      	movs	r2, #128	; 0x80
 800cff8:	0552      	lsls	r2, r2, #21
 800cffa:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800cffc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800d000:	f3bf 8f6f 	isb	sy
}
 800d004:	46c0      	nop			; (mov r8, r8)
 800d006:	46bd      	mov	sp, r7
 800d008:	bd80      	pop	{r7, pc}
 800d00a:	46c0      	nop			; (mov r8, r8)
 800d00c:	e000ed04 	.word	0xe000ed04

0800d010 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d010:	b580      	push	{r7, lr}
 800d012:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 800d014:	b672      	cpsid	i
	uxCriticalNesting++;
 800d016:	4b06      	ldr	r3, [pc, #24]	; (800d030 <vPortEnterCritical+0x20>)
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	1c5a      	adds	r2, r3, #1
 800d01c:	4b04      	ldr	r3, [pc, #16]	; (800d030 <vPortEnterCritical+0x20>)
 800d01e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 800d020:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800d024:	f3bf 8f6f 	isb	sy
}
 800d028:	46c0      	nop			; (mov r8, r8)
 800d02a:	46bd      	mov	sp, r7
 800d02c:	bd80      	pop	{r7, pc}
 800d02e:	46c0      	nop			; (mov r8, r8)
 800d030:	20000244 	.word	0x20000244

0800d034 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d034:	b580      	push	{r7, lr}
 800d036:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d038:	4b09      	ldr	r3, [pc, #36]	; (800d060 <vPortExitCritical+0x2c>)
 800d03a:	681b      	ldr	r3, [r3, #0]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d101      	bne.n	800d044 <vPortExitCritical+0x10>
 800d040:	b672      	cpsid	i
 800d042:	e7fe      	b.n	800d042 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 800d044:	4b06      	ldr	r3, [pc, #24]	; (800d060 <vPortExitCritical+0x2c>)
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	1e5a      	subs	r2, r3, #1
 800d04a:	4b05      	ldr	r3, [pc, #20]	; (800d060 <vPortExitCritical+0x2c>)
 800d04c:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 800d04e:	4b04      	ldr	r3, [pc, #16]	; (800d060 <vPortExitCritical+0x2c>)
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	2b00      	cmp	r3, #0
 800d054:	d100      	bne.n	800d058 <vPortExitCritical+0x24>
	{
		portENABLE_INTERRUPTS();
 800d056:	b662      	cpsie	i
	}
}
 800d058:	46c0      	nop			; (mov r8, r8)
 800d05a:	46bd      	mov	sp, r7
 800d05c:	bd80      	pop	{r7, pc}
 800d05e:	46c0      	nop			; (mov r8, r8)
 800d060:	20000244 	.word	0x20000244

0800d064 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800d064:	f3ef 8010 	mrs	r0, PRIMASK
 800d068:	b672      	cpsid	i
 800d06a:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800d06c:	46c0      	nop			; (mov r8, r8)
 800d06e:	0018      	movs	r0, r3

0800d070 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800d070:	f380 8810 	msr	PRIMASK, r0
 800d074:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800d076:	46c0      	nop			; (mov r8, r8)
	...

0800d080 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d080:	f3ef 8009 	mrs	r0, PSP
 800d084:	4b0e      	ldr	r3, [pc, #56]	; (800d0c0 <pxCurrentTCBConst>)
 800d086:	681a      	ldr	r2, [r3, #0]
 800d088:	3820      	subs	r0, #32
 800d08a:	6010      	str	r0, [r2, #0]
 800d08c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800d08e:	4644      	mov	r4, r8
 800d090:	464d      	mov	r5, r9
 800d092:	4656      	mov	r6, sl
 800d094:	465f      	mov	r7, fp
 800d096:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800d098:	b508      	push	{r3, lr}
 800d09a:	b672      	cpsid	i
 800d09c:	f7ff f91a 	bl	800c2d4 <vTaskSwitchContext>
 800d0a0:	b662      	cpsie	i
 800d0a2:	bc0c      	pop	{r2, r3}
 800d0a4:	6811      	ldr	r1, [r2, #0]
 800d0a6:	6808      	ldr	r0, [r1, #0]
 800d0a8:	3010      	adds	r0, #16
 800d0aa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800d0ac:	46a0      	mov	r8, r4
 800d0ae:	46a9      	mov	r9, r5
 800d0b0:	46b2      	mov	sl, r6
 800d0b2:	46bb      	mov	fp, r7
 800d0b4:	f380 8809 	msr	PSP, r0
 800d0b8:	3820      	subs	r0, #32
 800d0ba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800d0bc:	4718      	bx	r3
 800d0be:	46c0      	nop			; (mov r8, r8)

0800d0c0 <pxCurrentTCBConst>:
 800d0c0:	200009e0 	.word	0x200009e0
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 800d0c4:	46c0      	nop			; (mov r8, r8)
 800d0c6:	46c0      	nop			; (mov r8, r8)

0800d0c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d0c8:	b580      	push	{r7, lr}
 800d0ca:	b082      	sub	sp, #8
 800d0cc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800d0ce:	f7ff ffc9 	bl	800d064 <ulSetInterruptMaskFromISR>
 800d0d2:	0003      	movs	r3, r0
 800d0d4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d0d6:	f7ff f84d 	bl	800c174 <xTaskIncrementTick>
 800d0da:	1e03      	subs	r3, r0, #0
 800d0dc:	d003      	beq.n	800d0e6 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d0de:	4b06      	ldr	r3, [pc, #24]	; (800d0f8 <xPortSysTickHandler+0x30>)
 800d0e0:	2280      	movs	r2, #128	; 0x80
 800d0e2:	0552      	lsls	r2, r2, #21
 800d0e4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	0018      	movs	r0, r3
 800d0ea:	f7ff ffc1 	bl	800d070 <vClearInterruptMaskFromISR>
}
 800d0ee:	46c0      	nop			; (mov r8, r8)
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	b002      	add	sp, #8
 800d0f4:	bd80      	pop	{r7, pc}
 800d0f6:	46c0      	nop			; (mov r8, r8)
 800d0f8:	e000ed04 	.word	0xe000ed04

0800d0fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d0fc:	b580      	push	{r7, lr}
 800d0fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d100:	4b0b      	ldr	r3, [pc, #44]	; (800d130 <vPortSetupTimerInterrupt+0x34>)
 800d102:	2200      	movs	r2, #0
 800d104:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d106:	4b0b      	ldr	r3, [pc, #44]	; (800d134 <vPortSetupTimerInterrupt+0x38>)
 800d108:	2200      	movs	r2, #0
 800d10a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d10c:	4b0a      	ldr	r3, [pc, #40]	; (800d138 <vPortSetupTimerInterrupt+0x3c>)
 800d10e:	681b      	ldr	r3, [r3, #0]
 800d110:	22fa      	movs	r2, #250	; 0xfa
 800d112:	0091      	lsls	r1, r2, #2
 800d114:	0018      	movs	r0, r3
 800d116:	f7f3 f809 	bl	800012c <__udivsi3>
 800d11a:	0003      	movs	r3, r0
 800d11c:	001a      	movs	r2, r3
 800d11e:	4b07      	ldr	r3, [pc, #28]	; (800d13c <vPortSetupTimerInterrupt+0x40>)
 800d120:	3a01      	subs	r2, #1
 800d122:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 800d124:	4b02      	ldr	r3, [pc, #8]	; (800d130 <vPortSetupTimerInterrupt+0x34>)
 800d126:	2207      	movs	r2, #7
 800d128:	601a      	str	r2, [r3, #0]
}
 800d12a:	46c0      	nop			; (mov r8, r8)
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}
 800d130:	e000e010 	.word	0xe000e010
 800d134:	e000e018 	.word	0xe000e018
 800d138:	20000238 	.word	0x20000238
 800d13c:	e000e014 	.word	0xe000e014

0800d140 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d140:	b580      	push	{r7, lr}
 800d142:	b086      	sub	sp, #24
 800d144:	af00      	add	r7, sp, #0
 800d146:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d148:	2300      	movs	r3, #0
 800d14a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800d14c:	f7fe ff6c 	bl	800c028 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d150:	4b4b      	ldr	r3, [pc, #300]	; (800d280 <pvPortMalloc+0x140>)
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d101      	bne.n	800d15c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d158:	f000 f8ec 	bl	800d334 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d15c:	4b49      	ldr	r3, [pc, #292]	; (800d284 <pvPortMalloc+0x144>)
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	687a      	ldr	r2, [r7, #4]
 800d162:	4013      	ands	r3, r2
 800d164:	d000      	beq.n	800d168 <pvPortMalloc+0x28>
 800d166:	e07e      	b.n	800d266 <pvPortMalloc+0x126>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	2b00      	cmp	r3, #0
 800d16c:	d012      	beq.n	800d194 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 800d16e:	2208      	movs	r2, #8
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	189b      	adds	r3, r3, r2
 800d174:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	2207      	movs	r2, #7
 800d17a:	4013      	ands	r3, r2
 800d17c:	d00a      	beq.n	800d194 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	2207      	movs	r2, #7
 800d182:	4393      	bics	r3, r2
 800d184:	3308      	adds	r3, #8
 800d186:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2207      	movs	r2, #7
 800d18c:	4013      	ands	r3, r2
 800d18e:	d001      	beq.n	800d194 <pvPortMalloc+0x54>
 800d190:	b672      	cpsid	i
 800d192:	e7fe      	b.n	800d192 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	2b00      	cmp	r3, #0
 800d198:	d065      	beq.n	800d266 <pvPortMalloc+0x126>
 800d19a:	4b3b      	ldr	r3, [pc, #236]	; (800d288 <pvPortMalloc+0x148>)
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	687a      	ldr	r2, [r7, #4]
 800d1a0:	429a      	cmp	r2, r3
 800d1a2:	d860      	bhi.n	800d266 <pvPortMalloc+0x126>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d1a4:	4b39      	ldr	r3, [pc, #228]	; (800d28c <pvPortMalloc+0x14c>)
 800d1a6:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800d1a8:	4b38      	ldr	r3, [pc, #224]	; (800d28c <pvPortMalloc+0x14c>)
 800d1aa:	681b      	ldr	r3, [r3, #0]
 800d1ac:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d1ae:	e004      	b.n	800d1ba <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 800d1b0:	697b      	ldr	r3, [r7, #20]
 800d1b2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d1b4:	697b      	ldr	r3, [r7, #20]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d1ba:	697b      	ldr	r3, [r7, #20]
 800d1bc:	685b      	ldr	r3, [r3, #4]
 800d1be:	687a      	ldr	r2, [r7, #4]
 800d1c0:	429a      	cmp	r2, r3
 800d1c2:	d903      	bls.n	800d1cc <pvPortMalloc+0x8c>
 800d1c4:	697b      	ldr	r3, [r7, #20]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d1f1      	bne.n	800d1b0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d1cc:	4b2c      	ldr	r3, [pc, #176]	; (800d280 <pvPortMalloc+0x140>)
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	697a      	ldr	r2, [r7, #20]
 800d1d2:	429a      	cmp	r2, r3
 800d1d4:	d047      	beq.n	800d266 <pvPortMalloc+0x126>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d1d6:	693b      	ldr	r3, [r7, #16]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	2208      	movs	r2, #8
 800d1dc:	189b      	adds	r3, r3, r2
 800d1de:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d1e0:	697b      	ldr	r3, [r7, #20]
 800d1e2:	681a      	ldr	r2, [r3, #0]
 800d1e4:	693b      	ldr	r3, [r7, #16]
 800d1e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d1e8:	697b      	ldr	r3, [r7, #20]
 800d1ea:	685a      	ldr	r2, [r3, #4]
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	1ad2      	subs	r2, r2, r3
 800d1f0:	2308      	movs	r3, #8
 800d1f2:	005b      	lsls	r3, r3, #1
 800d1f4:	429a      	cmp	r2, r3
 800d1f6:	d916      	bls.n	800d226 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d1f8:	697a      	ldr	r2, [r7, #20]
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	18d3      	adds	r3, r2, r3
 800d1fe:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d200:	68bb      	ldr	r3, [r7, #8]
 800d202:	2207      	movs	r2, #7
 800d204:	4013      	ands	r3, r2
 800d206:	d001      	beq.n	800d20c <pvPortMalloc+0xcc>
 800d208:	b672      	cpsid	i
 800d20a:	e7fe      	b.n	800d20a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d20c:	697b      	ldr	r3, [r7, #20]
 800d20e:	685a      	ldr	r2, [r3, #4]
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	1ad2      	subs	r2, r2, r3
 800d214:	68bb      	ldr	r3, [r7, #8]
 800d216:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d218:	697b      	ldr	r3, [r7, #20]
 800d21a:	687a      	ldr	r2, [r7, #4]
 800d21c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d21e:	68bb      	ldr	r3, [r7, #8]
 800d220:	0018      	movs	r0, r3
 800d222:	f000 f8e7 	bl	800d3f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d226:	4b18      	ldr	r3, [pc, #96]	; (800d288 <pvPortMalloc+0x148>)
 800d228:	681a      	ldr	r2, [r3, #0]
 800d22a:	697b      	ldr	r3, [r7, #20]
 800d22c:	685b      	ldr	r3, [r3, #4]
 800d22e:	1ad2      	subs	r2, r2, r3
 800d230:	4b15      	ldr	r3, [pc, #84]	; (800d288 <pvPortMalloc+0x148>)
 800d232:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d234:	4b14      	ldr	r3, [pc, #80]	; (800d288 <pvPortMalloc+0x148>)
 800d236:	681a      	ldr	r2, [r3, #0]
 800d238:	4b15      	ldr	r3, [pc, #84]	; (800d290 <pvPortMalloc+0x150>)
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	429a      	cmp	r2, r3
 800d23e:	d203      	bcs.n	800d248 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d240:	4b11      	ldr	r3, [pc, #68]	; (800d288 <pvPortMalloc+0x148>)
 800d242:	681a      	ldr	r2, [r3, #0]
 800d244:	4b12      	ldr	r3, [pc, #72]	; (800d290 <pvPortMalloc+0x150>)
 800d246:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d248:	697b      	ldr	r3, [r7, #20]
 800d24a:	685a      	ldr	r2, [r3, #4]
 800d24c:	4b0d      	ldr	r3, [pc, #52]	; (800d284 <pvPortMalloc+0x144>)
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	431a      	orrs	r2, r3
 800d252:	697b      	ldr	r3, [r7, #20]
 800d254:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d256:	697b      	ldr	r3, [r7, #20]
 800d258:	2200      	movs	r2, #0
 800d25a:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d25c:	4b0d      	ldr	r3, [pc, #52]	; (800d294 <pvPortMalloc+0x154>)
 800d25e:	681b      	ldr	r3, [r3, #0]
 800d260:	1c5a      	adds	r2, r3, #1
 800d262:	4b0c      	ldr	r3, [pc, #48]	; (800d294 <pvPortMalloc+0x154>)
 800d264:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d266:	f7fe feeb 	bl	800c040 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	2207      	movs	r2, #7
 800d26e:	4013      	ands	r3, r2
 800d270:	d001      	beq.n	800d276 <pvPortMalloc+0x136>
 800d272:	b672      	cpsid	i
 800d274:	e7fe      	b.n	800d274 <pvPortMalloc+0x134>
	return pvReturn;
 800d276:	68fb      	ldr	r3, [r7, #12]
}
 800d278:	0018      	movs	r0, r3
 800d27a:	46bd      	mov	sp, r7
 800d27c:	b006      	add	sp, #24
 800d27e:	bd80      	pop	{r7, pc}
 800d280:	20001c14 	.word	0x20001c14
 800d284:	20001c28 	.word	0x20001c28
 800d288:	20001c18 	.word	0x20001c18
 800d28c:	20001c0c 	.word	0x20001c0c
 800d290:	20001c1c 	.word	0x20001c1c
 800d294:	20001c20 	.word	0x20001c20

0800d298 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b084      	sub	sp, #16
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d03a      	beq.n	800d320 <vPortFree+0x88>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d2aa:	2308      	movs	r3, #8
 800d2ac:	425b      	negs	r3, r3
 800d2ae:	68fa      	ldr	r2, [r7, #12]
 800d2b0:	18d3      	adds	r3, r2, r3
 800d2b2:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d2b8:	68bb      	ldr	r3, [r7, #8]
 800d2ba:	685a      	ldr	r2, [r3, #4]
 800d2bc:	4b1a      	ldr	r3, [pc, #104]	; (800d328 <vPortFree+0x90>)
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	4013      	ands	r3, r2
 800d2c2:	d101      	bne.n	800d2c8 <vPortFree+0x30>
 800d2c4:	b672      	cpsid	i
 800d2c6:	e7fe      	b.n	800d2c6 <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d2c8:	68bb      	ldr	r3, [r7, #8]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d001      	beq.n	800d2d4 <vPortFree+0x3c>
 800d2d0:	b672      	cpsid	i
 800d2d2:	e7fe      	b.n	800d2d2 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d2d4:	68bb      	ldr	r3, [r7, #8]
 800d2d6:	685a      	ldr	r2, [r3, #4]
 800d2d8:	4b13      	ldr	r3, [pc, #76]	; (800d328 <vPortFree+0x90>)
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	4013      	ands	r3, r2
 800d2de:	d01f      	beq.n	800d320 <vPortFree+0x88>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d2e0:	68bb      	ldr	r3, [r7, #8]
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d11b      	bne.n	800d320 <vPortFree+0x88>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d2e8:	68bb      	ldr	r3, [r7, #8]
 800d2ea:	685a      	ldr	r2, [r3, #4]
 800d2ec:	4b0e      	ldr	r3, [pc, #56]	; (800d328 <vPortFree+0x90>)
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	43db      	mvns	r3, r3
 800d2f2:	401a      	ands	r2, r3
 800d2f4:	68bb      	ldr	r3, [r7, #8]
 800d2f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d2f8:	f7fe fe96 	bl	800c028 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d2fc:	68bb      	ldr	r3, [r7, #8]
 800d2fe:	685a      	ldr	r2, [r3, #4]
 800d300:	4b0a      	ldr	r3, [pc, #40]	; (800d32c <vPortFree+0x94>)
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	18d2      	adds	r2, r2, r3
 800d306:	4b09      	ldr	r3, [pc, #36]	; (800d32c <vPortFree+0x94>)
 800d308:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d30a:	68bb      	ldr	r3, [r7, #8]
 800d30c:	0018      	movs	r0, r3
 800d30e:	f000 f871 	bl	800d3f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d312:	4b07      	ldr	r3, [pc, #28]	; (800d330 <vPortFree+0x98>)
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	1c5a      	adds	r2, r3, #1
 800d318:	4b05      	ldr	r3, [pc, #20]	; (800d330 <vPortFree+0x98>)
 800d31a:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 800d31c:	f7fe fe90 	bl	800c040 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d320:	46c0      	nop			; (mov r8, r8)
 800d322:	46bd      	mov	sp, r7
 800d324:	b004      	add	sp, #16
 800d326:	bd80      	pop	{r7, pc}
 800d328:	20001c28 	.word	0x20001c28
 800d32c:	20001c18 	.word	0x20001c18
 800d330:	20001c24 	.word	0x20001c24

0800d334 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b084      	sub	sp, #16
 800d338:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d33a:	23c0      	movs	r3, #192	; 0xc0
 800d33c:	011b      	lsls	r3, r3, #4
 800d33e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d340:	4b26      	ldr	r3, [pc, #152]	; (800d3dc <prvHeapInit+0xa8>)
 800d342:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	2207      	movs	r2, #7
 800d348:	4013      	ands	r3, r2
 800d34a:	d00c      	beq.n	800d366 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	3307      	adds	r3, #7
 800d350:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	2207      	movs	r2, #7
 800d356:	4393      	bics	r3, r2
 800d358:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d35a:	68ba      	ldr	r2, [r7, #8]
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	1ad2      	subs	r2, r2, r3
 800d360:	4b1e      	ldr	r3, [pc, #120]	; (800d3dc <prvHeapInit+0xa8>)
 800d362:	18d3      	adds	r3, r2, r3
 800d364:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d36a:	4b1d      	ldr	r3, [pc, #116]	; (800d3e0 <prvHeapInit+0xac>)
 800d36c:	687a      	ldr	r2, [r7, #4]
 800d36e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d370:	4b1b      	ldr	r3, [pc, #108]	; (800d3e0 <prvHeapInit+0xac>)
 800d372:	2200      	movs	r2, #0
 800d374:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	68ba      	ldr	r2, [r7, #8]
 800d37a:	18d3      	adds	r3, r2, r3
 800d37c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d37e:	2208      	movs	r2, #8
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	1a9b      	subs	r3, r3, r2
 800d384:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d386:	68fb      	ldr	r3, [r7, #12]
 800d388:	2207      	movs	r2, #7
 800d38a:	4393      	bics	r3, r2
 800d38c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d38e:	68fa      	ldr	r2, [r7, #12]
 800d390:	4b14      	ldr	r3, [pc, #80]	; (800d3e4 <prvHeapInit+0xb0>)
 800d392:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800d394:	4b13      	ldr	r3, [pc, #76]	; (800d3e4 <prvHeapInit+0xb0>)
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	2200      	movs	r2, #0
 800d39a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d39c:	4b11      	ldr	r3, [pc, #68]	; (800d3e4 <prvHeapInit+0xb0>)
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	2200      	movs	r2, #0
 800d3a2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d3a8:	683b      	ldr	r3, [r7, #0]
 800d3aa:	68fa      	ldr	r2, [r7, #12]
 800d3ac:	1ad2      	subs	r2, r2, r3
 800d3ae:	683b      	ldr	r3, [r7, #0]
 800d3b0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d3b2:	4b0c      	ldr	r3, [pc, #48]	; (800d3e4 <prvHeapInit+0xb0>)
 800d3b4:	681a      	ldr	r2, [r3, #0]
 800d3b6:	683b      	ldr	r3, [r7, #0]
 800d3b8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d3ba:	683b      	ldr	r3, [r7, #0]
 800d3bc:	685a      	ldr	r2, [r3, #4]
 800d3be:	4b0a      	ldr	r3, [pc, #40]	; (800d3e8 <prvHeapInit+0xb4>)
 800d3c0:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d3c2:	683b      	ldr	r3, [r7, #0]
 800d3c4:	685a      	ldr	r2, [r3, #4]
 800d3c6:	4b09      	ldr	r3, [pc, #36]	; (800d3ec <prvHeapInit+0xb8>)
 800d3c8:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d3ca:	4b09      	ldr	r3, [pc, #36]	; (800d3f0 <prvHeapInit+0xbc>)
 800d3cc:	2280      	movs	r2, #128	; 0x80
 800d3ce:	0612      	lsls	r2, r2, #24
 800d3d0:	601a      	str	r2, [r3, #0]
}
 800d3d2:	46c0      	nop			; (mov r8, r8)
 800d3d4:	46bd      	mov	sp, r7
 800d3d6:	b004      	add	sp, #16
 800d3d8:	bd80      	pop	{r7, pc}
 800d3da:	46c0      	nop			; (mov r8, r8)
 800d3dc:	2000100c 	.word	0x2000100c
 800d3e0:	20001c0c 	.word	0x20001c0c
 800d3e4:	20001c14 	.word	0x20001c14
 800d3e8:	20001c1c 	.word	0x20001c1c
 800d3ec:	20001c18 	.word	0x20001c18
 800d3f0:	20001c28 	.word	0x20001c28

0800d3f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d3f4:	b580      	push	{r7, lr}
 800d3f6:	b084      	sub	sp, #16
 800d3f8:	af00      	add	r7, sp, #0
 800d3fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d3fc:	4b27      	ldr	r3, [pc, #156]	; (800d49c <prvInsertBlockIntoFreeList+0xa8>)
 800d3fe:	60fb      	str	r3, [r7, #12]
 800d400:	e002      	b.n	800d408 <prvInsertBlockIntoFreeList+0x14>
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	60fb      	str	r3, [r7, #12]
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	687a      	ldr	r2, [r7, #4]
 800d40e:	429a      	cmp	r2, r3
 800d410:	d8f7      	bhi.n	800d402 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	685b      	ldr	r3, [r3, #4]
 800d41a:	68ba      	ldr	r2, [r7, #8]
 800d41c:	18d3      	adds	r3, r2, r3
 800d41e:	687a      	ldr	r2, [r7, #4]
 800d420:	429a      	cmp	r2, r3
 800d422:	d108      	bne.n	800d436 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	685a      	ldr	r2, [r3, #4]
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	685b      	ldr	r3, [r3, #4]
 800d42c:	18d2      	adds	r2, r2, r3
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	685b      	ldr	r3, [r3, #4]
 800d43e:	68ba      	ldr	r2, [r7, #8]
 800d440:	18d2      	adds	r2, r2, r3
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	681b      	ldr	r3, [r3, #0]
 800d446:	429a      	cmp	r2, r3
 800d448:	d118      	bne.n	800d47c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d44a:	68fb      	ldr	r3, [r7, #12]
 800d44c:	681a      	ldr	r2, [r3, #0]
 800d44e:	4b14      	ldr	r3, [pc, #80]	; (800d4a0 <prvInsertBlockIntoFreeList+0xac>)
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	429a      	cmp	r2, r3
 800d454:	d00d      	beq.n	800d472 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	685a      	ldr	r2, [r3, #4]
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	681b      	ldr	r3, [r3, #0]
 800d45e:	685b      	ldr	r3, [r3, #4]
 800d460:	18d2      	adds	r2, r2, r3
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	681a      	ldr	r2, [r3, #0]
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	601a      	str	r2, [r3, #0]
 800d470:	e008      	b.n	800d484 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d472:	4b0b      	ldr	r3, [pc, #44]	; (800d4a0 <prvInsertBlockIntoFreeList+0xac>)
 800d474:	681a      	ldr	r2, [r3, #0]
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	601a      	str	r2, [r3, #0]
 800d47a:	e003      	b.n	800d484 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	681a      	ldr	r2, [r3, #0]
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d484:	68fa      	ldr	r2, [r7, #12]
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	429a      	cmp	r2, r3
 800d48a:	d002      	beq.n	800d492 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	687a      	ldr	r2, [r7, #4]
 800d490:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d492:	46c0      	nop			; (mov r8, r8)
 800d494:	46bd      	mov	sp, r7
 800d496:	b004      	add	sp, #16
 800d498:	bd80      	pop	{r7, pc}
 800d49a:	46c0      	nop			; (mov r8, r8)
 800d49c:	20001c0c 	.word	0x20001c0c
 800d4a0:	20001c14 	.word	0x20001c14

0800d4a4 <calloc>:
 800d4a4:	b510      	push	{r4, lr}
 800d4a6:	4b03      	ldr	r3, [pc, #12]	; (800d4b4 <calloc+0x10>)
 800d4a8:	000a      	movs	r2, r1
 800d4aa:	0001      	movs	r1, r0
 800d4ac:	6818      	ldr	r0, [r3, #0]
 800d4ae:	f000 fa43 	bl	800d938 <_calloc_r>
 800d4b2:	bd10      	pop	{r4, pc}
 800d4b4:	20000248 	.word	0x20000248

0800d4b8 <__errno>:
 800d4b8:	4b01      	ldr	r3, [pc, #4]	; (800d4c0 <__errno+0x8>)
 800d4ba:	6818      	ldr	r0, [r3, #0]
 800d4bc:	4770      	bx	lr
 800d4be:	46c0      	nop			; (mov r8, r8)
 800d4c0:	20000248 	.word	0x20000248

0800d4c4 <__sflush_r>:
 800d4c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d4c6:	898b      	ldrh	r3, [r1, #12]
 800d4c8:	0005      	movs	r5, r0
 800d4ca:	000c      	movs	r4, r1
 800d4cc:	071a      	lsls	r2, r3, #28
 800d4ce:	d45f      	bmi.n	800d590 <__sflush_r+0xcc>
 800d4d0:	684a      	ldr	r2, [r1, #4]
 800d4d2:	2a00      	cmp	r2, #0
 800d4d4:	dc04      	bgt.n	800d4e0 <__sflush_r+0x1c>
 800d4d6:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800d4d8:	2a00      	cmp	r2, #0
 800d4da:	dc01      	bgt.n	800d4e0 <__sflush_r+0x1c>
 800d4dc:	2000      	movs	r0, #0
 800d4de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d4e0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800d4e2:	2f00      	cmp	r7, #0
 800d4e4:	d0fa      	beq.n	800d4dc <__sflush_r+0x18>
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	2180      	movs	r1, #128	; 0x80
 800d4ea:	682e      	ldr	r6, [r5, #0]
 800d4ec:	602a      	str	r2, [r5, #0]
 800d4ee:	001a      	movs	r2, r3
 800d4f0:	0149      	lsls	r1, r1, #5
 800d4f2:	400a      	ands	r2, r1
 800d4f4:	420b      	tst	r3, r1
 800d4f6:	d034      	beq.n	800d562 <__sflush_r+0x9e>
 800d4f8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d4fa:	89a3      	ldrh	r3, [r4, #12]
 800d4fc:	075b      	lsls	r3, r3, #29
 800d4fe:	d506      	bpl.n	800d50e <__sflush_r+0x4a>
 800d500:	6863      	ldr	r3, [r4, #4]
 800d502:	1ac0      	subs	r0, r0, r3
 800d504:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d506:	2b00      	cmp	r3, #0
 800d508:	d001      	beq.n	800d50e <__sflush_r+0x4a>
 800d50a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d50c:	1ac0      	subs	r0, r0, r3
 800d50e:	0002      	movs	r2, r0
 800d510:	6a21      	ldr	r1, [r4, #32]
 800d512:	2300      	movs	r3, #0
 800d514:	0028      	movs	r0, r5
 800d516:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800d518:	47b8      	blx	r7
 800d51a:	89a1      	ldrh	r1, [r4, #12]
 800d51c:	1c43      	adds	r3, r0, #1
 800d51e:	d106      	bne.n	800d52e <__sflush_r+0x6a>
 800d520:	682b      	ldr	r3, [r5, #0]
 800d522:	2b1d      	cmp	r3, #29
 800d524:	d831      	bhi.n	800d58a <__sflush_r+0xc6>
 800d526:	4a2c      	ldr	r2, [pc, #176]	; (800d5d8 <__sflush_r+0x114>)
 800d528:	40da      	lsrs	r2, r3
 800d52a:	07d3      	lsls	r3, r2, #31
 800d52c:	d52d      	bpl.n	800d58a <__sflush_r+0xc6>
 800d52e:	2300      	movs	r3, #0
 800d530:	6063      	str	r3, [r4, #4]
 800d532:	6923      	ldr	r3, [r4, #16]
 800d534:	6023      	str	r3, [r4, #0]
 800d536:	04cb      	lsls	r3, r1, #19
 800d538:	d505      	bpl.n	800d546 <__sflush_r+0x82>
 800d53a:	1c43      	adds	r3, r0, #1
 800d53c:	d102      	bne.n	800d544 <__sflush_r+0x80>
 800d53e:	682b      	ldr	r3, [r5, #0]
 800d540:	2b00      	cmp	r3, #0
 800d542:	d100      	bne.n	800d546 <__sflush_r+0x82>
 800d544:	6560      	str	r0, [r4, #84]	; 0x54
 800d546:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d548:	602e      	str	r6, [r5, #0]
 800d54a:	2900      	cmp	r1, #0
 800d54c:	d0c6      	beq.n	800d4dc <__sflush_r+0x18>
 800d54e:	0023      	movs	r3, r4
 800d550:	3344      	adds	r3, #68	; 0x44
 800d552:	4299      	cmp	r1, r3
 800d554:	d002      	beq.n	800d55c <__sflush_r+0x98>
 800d556:	0028      	movs	r0, r5
 800d558:	f000 f9fc 	bl	800d954 <_free_r>
 800d55c:	2000      	movs	r0, #0
 800d55e:	6360      	str	r0, [r4, #52]	; 0x34
 800d560:	e7bd      	b.n	800d4de <__sflush_r+0x1a>
 800d562:	2301      	movs	r3, #1
 800d564:	0028      	movs	r0, r5
 800d566:	6a21      	ldr	r1, [r4, #32]
 800d568:	47b8      	blx	r7
 800d56a:	1c43      	adds	r3, r0, #1
 800d56c:	d1c5      	bne.n	800d4fa <__sflush_r+0x36>
 800d56e:	682b      	ldr	r3, [r5, #0]
 800d570:	2b00      	cmp	r3, #0
 800d572:	d0c2      	beq.n	800d4fa <__sflush_r+0x36>
 800d574:	2b1d      	cmp	r3, #29
 800d576:	d001      	beq.n	800d57c <__sflush_r+0xb8>
 800d578:	2b16      	cmp	r3, #22
 800d57a:	d101      	bne.n	800d580 <__sflush_r+0xbc>
 800d57c:	602e      	str	r6, [r5, #0]
 800d57e:	e7ad      	b.n	800d4dc <__sflush_r+0x18>
 800d580:	2340      	movs	r3, #64	; 0x40
 800d582:	89a2      	ldrh	r2, [r4, #12]
 800d584:	4313      	orrs	r3, r2
 800d586:	81a3      	strh	r3, [r4, #12]
 800d588:	e7a9      	b.n	800d4de <__sflush_r+0x1a>
 800d58a:	2340      	movs	r3, #64	; 0x40
 800d58c:	430b      	orrs	r3, r1
 800d58e:	e7fa      	b.n	800d586 <__sflush_r+0xc2>
 800d590:	690f      	ldr	r7, [r1, #16]
 800d592:	2f00      	cmp	r7, #0
 800d594:	d0a2      	beq.n	800d4dc <__sflush_r+0x18>
 800d596:	680a      	ldr	r2, [r1, #0]
 800d598:	600f      	str	r7, [r1, #0]
 800d59a:	1bd2      	subs	r2, r2, r7
 800d59c:	9201      	str	r2, [sp, #4]
 800d59e:	2200      	movs	r2, #0
 800d5a0:	079b      	lsls	r3, r3, #30
 800d5a2:	d100      	bne.n	800d5a6 <__sflush_r+0xe2>
 800d5a4:	694a      	ldr	r2, [r1, #20]
 800d5a6:	60a2      	str	r2, [r4, #8]
 800d5a8:	9b01      	ldr	r3, [sp, #4]
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	dc00      	bgt.n	800d5b0 <__sflush_r+0xec>
 800d5ae:	e795      	b.n	800d4dc <__sflush_r+0x18>
 800d5b0:	003a      	movs	r2, r7
 800d5b2:	0028      	movs	r0, r5
 800d5b4:	9b01      	ldr	r3, [sp, #4]
 800d5b6:	6a21      	ldr	r1, [r4, #32]
 800d5b8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d5ba:	47b0      	blx	r6
 800d5bc:	2800      	cmp	r0, #0
 800d5be:	dc06      	bgt.n	800d5ce <__sflush_r+0x10a>
 800d5c0:	2340      	movs	r3, #64	; 0x40
 800d5c2:	2001      	movs	r0, #1
 800d5c4:	89a2      	ldrh	r2, [r4, #12]
 800d5c6:	4240      	negs	r0, r0
 800d5c8:	4313      	orrs	r3, r2
 800d5ca:	81a3      	strh	r3, [r4, #12]
 800d5cc:	e787      	b.n	800d4de <__sflush_r+0x1a>
 800d5ce:	9b01      	ldr	r3, [sp, #4]
 800d5d0:	183f      	adds	r7, r7, r0
 800d5d2:	1a1b      	subs	r3, r3, r0
 800d5d4:	9301      	str	r3, [sp, #4]
 800d5d6:	e7e7      	b.n	800d5a8 <__sflush_r+0xe4>
 800d5d8:	20400001 	.word	0x20400001

0800d5dc <_fflush_r>:
 800d5dc:	690b      	ldr	r3, [r1, #16]
 800d5de:	b570      	push	{r4, r5, r6, lr}
 800d5e0:	0005      	movs	r5, r0
 800d5e2:	000c      	movs	r4, r1
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d102      	bne.n	800d5ee <_fflush_r+0x12>
 800d5e8:	2500      	movs	r5, #0
 800d5ea:	0028      	movs	r0, r5
 800d5ec:	bd70      	pop	{r4, r5, r6, pc}
 800d5ee:	2800      	cmp	r0, #0
 800d5f0:	d004      	beq.n	800d5fc <_fflush_r+0x20>
 800d5f2:	6983      	ldr	r3, [r0, #24]
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d101      	bne.n	800d5fc <_fflush_r+0x20>
 800d5f8:	f000 f8a8 	bl	800d74c <__sinit>
 800d5fc:	4b14      	ldr	r3, [pc, #80]	; (800d650 <_fflush_r+0x74>)
 800d5fe:	429c      	cmp	r4, r3
 800d600:	d11b      	bne.n	800d63a <_fflush_r+0x5e>
 800d602:	686c      	ldr	r4, [r5, #4]
 800d604:	220c      	movs	r2, #12
 800d606:	5ea3      	ldrsh	r3, [r4, r2]
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d0ed      	beq.n	800d5e8 <_fflush_r+0xc>
 800d60c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d60e:	07d2      	lsls	r2, r2, #31
 800d610:	d404      	bmi.n	800d61c <_fflush_r+0x40>
 800d612:	059b      	lsls	r3, r3, #22
 800d614:	d402      	bmi.n	800d61c <_fflush_r+0x40>
 800d616:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d618:	f000 f95d 	bl	800d8d6 <__retarget_lock_acquire_recursive>
 800d61c:	0028      	movs	r0, r5
 800d61e:	0021      	movs	r1, r4
 800d620:	f7ff ff50 	bl	800d4c4 <__sflush_r>
 800d624:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d626:	0005      	movs	r5, r0
 800d628:	07db      	lsls	r3, r3, #31
 800d62a:	d4de      	bmi.n	800d5ea <_fflush_r+0xe>
 800d62c:	89a3      	ldrh	r3, [r4, #12]
 800d62e:	059b      	lsls	r3, r3, #22
 800d630:	d4db      	bmi.n	800d5ea <_fflush_r+0xe>
 800d632:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d634:	f000 f950 	bl	800d8d8 <__retarget_lock_release_recursive>
 800d638:	e7d7      	b.n	800d5ea <_fflush_r+0xe>
 800d63a:	4b06      	ldr	r3, [pc, #24]	; (800d654 <_fflush_r+0x78>)
 800d63c:	429c      	cmp	r4, r3
 800d63e:	d101      	bne.n	800d644 <_fflush_r+0x68>
 800d640:	68ac      	ldr	r4, [r5, #8]
 800d642:	e7df      	b.n	800d604 <_fflush_r+0x28>
 800d644:	4b04      	ldr	r3, [pc, #16]	; (800d658 <_fflush_r+0x7c>)
 800d646:	429c      	cmp	r4, r3
 800d648:	d1dc      	bne.n	800d604 <_fflush_r+0x28>
 800d64a:	68ec      	ldr	r4, [r5, #12]
 800d64c:	e7da      	b.n	800d604 <_fflush_r+0x28>
 800d64e:	46c0      	nop			; (mov r8, r8)
 800d650:	0800eec4 	.word	0x0800eec4
 800d654:	0800eee4 	.word	0x0800eee4
 800d658:	0800eea4 	.word	0x0800eea4

0800d65c <fflush>:
 800d65c:	0001      	movs	r1, r0
 800d65e:	b510      	push	{r4, lr}
 800d660:	2800      	cmp	r0, #0
 800d662:	d105      	bne.n	800d670 <fflush+0x14>
 800d664:	4b05      	ldr	r3, [pc, #20]	; (800d67c <fflush+0x20>)
 800d666:	4906      	ldr	r1, [pc, #24]	; (800d680 <fflush+0x24>)
 800d668:	6818      	ldr	r0, [r3, #0]
 800d66a:	f000 f8ef 	bl	800d84c <_fwalk_reent>
 800d66e:	bd10      	pop	{r4, pc}
 800d670:	4b04      	ldr	r3, [pc, #16]	; (800d684 <fflush+0x28>)
 800d672:	6818      	ldr	r0, [r3, #0]
 800d674:	f7ff ffb2 	bl	800d5dc <_fflush_r>
 800d678:	e7f9      	b.n	800d66e <fflush+0x12>
 800d67a:	46c0      	nop			; (mov r8, r8)
 800d67c:	0800ef04 	.word	0x0800ef04
 800d680:	0800d5dd 	.word	0x0800d5dd
 800d684:	20000248 	.word	0x20000248

0800d688 <std>:
 800d688:	2300      	movs	r3, #0
 800d68a:	b510      	push	{r4, lr}
 800d68c:	0004      	movs	r4, r0
 800d68e:	6003      	str	r3, [r0, #0]
 800d690:	6043      	str	r3, [r0, #4]
 800d692:	6083      	str	r3, [r0, #8]
 800d694:	8181      	strh	r1, [r0, #12]
 800d696:	6643      	str	r3, [r0, #100]	; 0x64
 800d698:	0019      	movs	r1, r3
 800d69a:	81c2      	strh	r2, [r0, #14]
 800d69c:	6103      	str	r3, [r0, #16]
 800d69e:	6143      	str	r3, [r0, #20]
 800d6a0:	6183      	str	r3, [r0, #24]
 800d6a2:	2208      	movs	r2, #8
 800d6a4:	305c      	adds	r0, #92	; 0x5c
 800d6a6:	f000 f93f 	bl	800d928 <memset>
 800d6aa:	4b05      	ldr	r3, [pc, #20]	; (800d6c0 <std+0x38>)
 800d6ac:	6263      	str	r3, [r4, #36]	; 0x24
 800d6ae:	4b05      	ldr	r3, [pc, #20]	; (800d6c4 <std+0x3c>)
 800d6b0:	6224      	str	r4, [r4, #32]
 800d6b2:	62a3      	str	r3, [r4, #40]	; 0x28
 800d6b4:	4b04      	ldr	r3, [pc, #16]	; (800d6c8 <std+0x40>)
 800d6b6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d6b8:	4b04      	ldr	r3, [pc, #16]	; (800d6cc <std+0x44>)
 800d6ba:	6323      	str	r3, [r4, #48]	; 0x30
 800d6bc:	bd10      	pop	{r4, pc}
 800d6be:	46c0      	nop			; (mov r8, r8)
 800d6c0:	0800dbf5 	.word	0x0800dbf5
 800d6c4:	0800dc1d 	.word	0x0800dc1d
 800d6c8:	0800dc55 	.word	0x0800dc55
 800d6cc:	0800dc81 	.word	0x0800dc81

0800d6d0 <_cleanup_r>:
 800d6d0:	b510      	push	{r4, lr}
 800d6d2:	4902      	ldr	r1, [pc, #8]	; (800d6dc <_cleanup_r+0xc>)
 800d6d4:	f000 f8ba 	bl	800d84c <_fwalk_reent>
 800d6d8:	bd10      	pop	{r4, pc}
 800d6da:	46c0      	nop			; (mov r8, r8)
 800d6dc:	0800d5dd 	.word	0x0800d5dd

0800d6e0 <__sfmoreglue>:
 800d6e0:	b570      	push	{r4, r5, r6, lr}
 800d6e2:	2568      	movs	r5, #104	; 0x68
 800d6e4:	1e4a      	subs	r2, r1, #1
 800d6e6:	4355      	muls	r5, r2
 800d6e8:	000e      	movs	r6, r1
 800d6ea:	0029      	movs	r1, r5
 800d6ec:	3174      	adds	r1, #116	; 0x74
 800d6ee:	f000 f97b 	bl	800d9e8 <_malloc_r>
 800d6f2:	1e04      	subs	r4, r0, #0
 800d6f4:	d008      	beq.n	800d708 <__sfmoreglue+0x28>
 800d6f6:	2100      	movs	r1, #0
 800d6f8:	002a      	movs	r2, r5
 800d6fa:	6001      	str	r1, [r0, #0]
 800d6fc:	6046      	str	r6, [r0, #4]
 800d6fe:	300c      	adds	r0, #12
 800d700:	60a0      	str	r0, [r4, #8]
 800d702:	3268      	adds	r2, #104	; 0x68
 800d704:	f000 f910 	bl	800d928 <memset>
 800d708:	0020      	movs	r0, r4
 800d70a:	bd70      	pop	{r4, r5, r6, pc}

0800d70c <__sfp_lock_acquire>:
 800d70c:	b510      	push	{r4, lr}
 800d70e:	4802      	ldr	r0, [pc, #8]	; (800d718 <__sfp_lock_acquire+0xc>)
 800d710:	f000 f8e1 	bl	800d8d6 <__retarget_lock_acquire_recursive>
 800d714:	bd10      	pop	{r4, pc}
 800d716:	46c0      	nop			; (mov r8, r8)
 800d718:	20001df8 	.word	0x20001df8

0800d71c <__sfp_lock_release>:
 800d71c:	b510      	push	{r4, lr}
 800d71e:	4802      	ldr	r0, [pc, #8]	; (800d728 <__sfp_lock_release+0xc>)
 800d720:	f000 f8da 	bl	800d8d8 <__retarget_lock_release_recursive>
 800d724:	bd10      	pop	{r4, pc}
 800d726:	46c0      	nop			; (mov r8, r8)
 800d728:	20001df8 	.word	0x20001df8

0800d72c <__sinit_lock_acquire>:
 800d72c:	b510      	push	{r4, lr}
 800d72e:	4802      	ldr	r0, [pc, #8]	; (800d738 <__sinit_lock_acquire+0xc>)
 800d730:	f000 f8d1 	bl	800d8d6 <__retarget_lock_acquire_recursive>
 800d734:	bd10      	pop	{r4, pc}
 800d736:	46c0      	nop			; (mov r8, r8)
 800d738:	20001df3 	.word	0x20001df3

0800d73c <__sinit_lock_release>:
 800d73c:	b510      	push	{r4, lr}
 800d73e:	4802      	ldr	r0, [pc, #8]	; (800d748 <__sinit_lock_release+0xc>)
 800d740:	f000 f8ca 	bl	800d8d8 <__retarget_lock_release_recursive>
 800d744:	bd10      	pop	{r4, pc}
 800d746:	46c0      	nop			; (mov r8, r8)
 800d748:	20001df3 	.word	0x20001df3

0800d74c <__sinit>:
 800d74c:	b513      	push	{r0, r1, r4, lr}
 800d74e:	0004      	movs	r4, r0
 800d750:	f7ff ffec 	bl	800d72c <__sinit_lock_acquire>
 800d754:	69a3      	ldr	r3, [r4, #24]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d002      	beq.n	800d760 <__sinit+0x14>
 800d75a:	f7ff ffef 	bl	800d73c <__sinit_lock_release>
 800d75e:	bd13      	pop	{r0, r1, r4, pc}
 800d760:	64a3      	str	r3, [r4, #72]	; 0x48
 800d762:	64e3      	str	r3, [r4, #76]	; 0x4c
 800d764:	6523      	str	r3, [r4, #80]	; 0x50
 800d766:	4b13      	ldr	r3, [pc, #76]	; (800d7b4 <__sinit+0x68>)
 800d768:	4a13      	ldr	r2, [pc, #76]	; (800d7b8 <__sinit+0x6c>)
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	62a2      	str	r2, [r4, #40]	; 0x28
 800d76e:	9301      	str	r3, [sp, #4]
 800d770:	42a3      	cmp	r3, r4
 800d772:	d101      	bne.n	800d778 <__sinit+0x2c>
 800d774:	2301      	movs	r3, #1
 800d776:	61a3      	str	r3, [r4, #24]
 800d778:	0020      	movs	r0, r4
 800d77a:	f000 f81f 	bl	800d7bc <__sfp>
 800d77e:	6060      	str	r0, [r4, #4]
 800d780:	0020      	movs	r0, r4
 800d782:	f000 f81b 	bl	800d7bc <__sfp>
 800d786:	60a0      	str	r0, [r4, #8]
 800d788:	0020      	movs	r0, r4
 800d78a:	f000 f817 	bl	800d7bc <__sfp>
 800d78e:	2200      	movs	r2, #0
 800d790:	2104      	movs	r1, #4
 800d792:	60e0      	str	r0, [r4, #12]
 800d794:	6860      	ldr	r0, [r4, #4]
 800d796:	f7ff ff77 	bl	800d688 <std>
 800d79a:	2201      	movs	r2, #1
 800d79c:	2109      	movs	r1, #9
 800d79e:	68a0      	ldr	r0, [r4, #8]
 800d7a0:	f7ff ff72 	bl	800d688 <std>
 800d7a4:	2202      	movs	r2, #2
 800d7a6:	2112      	movs	r1, #18
 800d7a8:	68e0      	ldr	r0, [r4, #12]
 800d7aa:	f7ff ff6d 	bl	800d688 <std>
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	61a3      	str	r3, [r4, #24]
 800d7b2:	e7d2      	b.n	800d75a <__sinit+0xe>
 800d7b4:	0800ef04 	.word	0x0800ef04
 800d7b8:	0800d6d1 	.word	0x0800d6d1

0800d7bc <__sfp>:
 800d7bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7be:	0007      	movs	r7, r0
 800d7c0:	f7ff ffa4 	bl	800d70c <__sfp_lock_acquire>
 800d7c4:	4b1f      	ldr	r3, [pc, #124]	; (800d844 <__sfp+0x88>)
 800d7c6:	681e      	ldr	r6, [r3, #0]
 800d7c8:	69b3      	ldr	r3, [r6, #24]
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d102      	bne.n	800d7d4 <__sfp+0x18>
 800d7ce:	0030      	movs	r0, r6
 800d7d0:	f7ff ffbc 	bl	800d74c <__sinit>
 800d7d4:	3648      	adds	r6, #72	; 0x48
 800d7d6:	68b4      	ldr	r4, [r6, #8]
 800d7d8:	6873      	ldr	r3, [r6, #4]
 800d7da:	3b01      	subs	r3, #1
 800d7dc:	d504      	bpl.n	800d7e8 <__sfp+0x2c>
 800d7de:	6833      	ldr	r3, [r6, #0]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d022      	beq.n	800d82a <__sfp+0x6e>
 800d7e4:	6836      	ldr	r6, [r6, #0]
 800d7e6:	e7f6      	b.n	800d7d6 <__sfp+0x1a>
 800d7e8:	220c      	movs	r2, #12
 800d7ea:	5ea5      	ldrsh	r5, [r4, r2]
 800d7ec:	2d00      	cmp	r5, #0
 800d7ee:	d11a      	bne.n	800d826 <__sfp+0x6a>
 800d7f0:	0020      	movs	r0, r4
 800d7f2:	4b15      	ldr	r3, [pc, #84]	; (800d848 <__sfp+0x8c>)
 800d7f4:	3058      	adds	r0, #88	; 0x58
 800d7f6:	60e3      	str	r3, [r4, #12]
 800d7f8:	6665      	str	r5, [r4, #100]	; 0x64
 800d7fa:	f000 f86b 	bl	800d8d4 <__retarget_lock_init_recursive>
 800d7fe:	f7ff ff8d 	bl	800d71c <__sfp_lock_release>
 800d802:	0020      	movs	r0, r4
 800d804:	2208      	movs	r2, #8
 800d806:	0029      	movs	r1, r5
 800d808:	6025      	str	r5, [r4, #0]
 800d80a:	60a5      	str	r5, [r4, #8]
 800d80c:	6065      	str	r5, [r4, #4]
 800d80e:	6125      	str	r5, [r4, #16]
 800d810:	6165      	str	r5, [r4, #20]
 800d812:	61a5      	str	r5, [r4, #24]
 800d814:	305c      	adds	r0, #92	; 0x5c
 800d816:	f000 f887 	bl	800d928 <memset>
 800d81a:	6365      	str	r5, [r4, #52]	; 0x34
 800d81c:	63a5      	str	r5, [r4, #56]	; 0x38
 800d81e:	64a5      	str	r5, [r4, #72]	; 0x48
 800d820:	64e5      	str	r5, [r4, #76]	; 0x4c
 800d822:	0020      	movs	r0, r4
 800d824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d826:	3468      	adds	r4, #104	; 0x68
 800d828:	e7d7      	b.n	800d7da <__sfp+0x1e>
 800d82a:	2104      	movs	r1, #4
 800d82c:	0038      	movs	r0, r7
 800d82e:	f7ff ff57 	bl	800d6e0 <__sfmoreglue>
 800d832:	1e04      	subs	r4, r0, #0
 800d834:	6030      	str	r0, [r6, #0]
 800d836:	d1d5      	bne.n	800d7e4 <__sfp+0x28>
 800d838:	f7ff ff70 	bl	800d71c <__sfp_lock_release>
 800d83c:	230c      	movs	r3, #12
 800d83e:	603b      	str	r3, [r7, #0]
 800d840:	e7ef      	b.n	800d822 <__sfp+0x66>
 800d842:	46c0      	nop			; (mov r8, r8)
 800d844:	0800ef04 	.word	0x0800ef04
 800d848:	ffff0001 	.word	0xffff0001

0800d84c <_fwalk_reent>:
 800d84c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d84e:	0004      	movs	r4, r0
 800d850:	0006      	movs	r6, r0
 800d852:	2700      	movs	r7, #0
 800d854:	9101      	str	r1, [sp, #4]
 800d856:	3448      	adds	r4, #72	; 0x48
 800d858:	6863      	ldr	r3, [r4, #4]
 800d85a:	68a5      	ldr	r5, [r4, #8]
 800d85c:	9300      	str	r3, [sp, #0]
 800d85e:	9b00      	ldr	r3, [sp, #0]
 800d860:	3b01      	subs	r3, #1
 800d862:	9300      	str	r3, [sp, #0]
 800d864:	d504      	bpl.n	800d870 <_fwalk_reent+0x24>
 800d866:	6824      	ldr	r4, [r4, #0]
 800d868:	2c00      	cmp	r4, #0
 800d86a:	d1f5      	bne.n	800d858 <_fwalk_reent+0xc>
 800d86c:	0038      	movs	r0, r7
 800d86e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d870:	89ab      	ldrh	r3, [r5, #12]
 800d872:	2b01      	cmp	r3, #1
 800d874:	d908      	bls.n	800d888 <_fwalk_reent+0x3c>
 800d876:	220e      	movs	r2, #14
 800d878:	5eab      	ldrsh	r3, [r5, r2]
 800d87a:	3301      	adds	r3, #1
 800d87c:	d004      	beq.n	800d888 <_fwalk_reent+0x3c>
 800d87e:	0029      	movs	r1, r5
 800d880:	0030      	movs	r0, r6
 800d882:	9b01      	ldr	r3, [sp, #4]
 800d884:	4798      	blx	r3
 800d886:	4307      	orrs	r7, r0
 800d888:	3568      	adds	r5, #104	; 0x68
 800d88a:	e7e8      	b.n	800d85e <_fwalk_reent+0x12>

0800d88c <__libc_init_array>:
 800d88c:	b570      	push	{r4, r5, r6, lr}
 800d88e:	2600      	movs	r6, #0
 800d890:	4d0c      	ldr	r5, [pc, #48]	; (800d8c4 <__libc_init_array+0x38>)
 800d892:	4c0d      	ldr	r4, [pc, #52]	; (800d8c8 <__libc_init_array+0x3c>)
 800d894:	1b64      	subs	r4, r4, r5
 800d896:	10a4      	asrs	r4, r4, #2
 800d898:	42a6      	cmp	r6, r4
 800d89a:	d109      	bne.n	800d8b0 <__libc_init_array+0x24>
 800d89c:	2600      	movs	r6, #0
 800d89e:	f000 fea1 	bl	800e5e4 <_init>
 800d8a2:	4d0a      	ldr	r5, [pc, #40]	; (800d8cc <__libc_init_array+0x40>)
 800d8a4:	4c0a      	ldr	r4, [pc, #40]	; (800d8d0 <__libc_init_array+0x44>)
 800d8a6:	1b64      	subs	r4, r4, r5
 800d8a8:	10a4      	asrs	r4, r4, #2
 800d8aa:	42a6      	cmp	r6, r4
 800d8ac:	d105      	bne.n	800d8ba <__libc_init_array+0x2e>
 800d8ae:	bd70      	pop	{r4, r5, r6, pc}
 800d8b0:	00b3      	lsls	r3, r6, #2
 800d8b2:	58eb      	ldr	r3, [r5, r3]
 800d8b4:	4798      	blx	r3
 800d8b6:	3601      	adds	r6, #1
 800d8b8:	e7ee      	b.n	800d898 <__libc_init_array+0xc>
 800d8ba:	00b3      	lsls	r3, r6, #2
 800d8bc:	58eb      	ldr	r3, [r5, r3]
 800d8be:	4798      	blx	r3
 800d8c0:	3601      	adds	r6, #1
 800d8c2:	e7f2      	b.n	800d8aa <__libc_init_array+0x1e>
 800d8c4:	0800ef3c 	.word	0x0800ef3c
 800d8c8:	0800ef3c 	.word	0x0800ef3c
 800d8cc:	0800ef3c 	.word	0x0800ef3c
 800d8d0:	0800ef40 	.word	0x0800ef40

0800d8d4 <__retarget_lock_init_recursive>:
 800d8d4:	4770      	bx	lr

0800d8d6 <__retarget_lock_acquire_recursive>:
 800d8d6:	4770      	bx	lr

0800d8d8 <__retarget_lock_release_recursive>:
 800d8d8:	4770      	bx	lr
	...

0800d8dc <free>:
 800d8dc:	b510      	push	{r4, lr}
 800d8de:	4b03      	ldr	r3, [pc, #12]	; (800d8ec <free+0x10>)
 800d8e0:	0001      	movs	r1, r0
 800d8e2:	6818      	ldr	r0, [r3, #0]
 800d8e4:	f000 f836 	bl	800d954 <_free_r>
 800d8e8:	bd10      	pop	{r4, pc}
 800d8ea:	46c0      	nop			; (mov r8, r8)
 800d8ec:	20000248 	.word	0x20000248

0800d8f0 <memcpy>:
 800d8f0:	2300      	movs	r3, #0
 800d8f2:	b510      	push	{r4, lr}
 800d8f4:	429a      	cmp	r2, r3
 800d8f6:	d100      	bne.n	800d8fa <memcpy+0xa>
 800d8f8:	bd10      	pop	{r4, pc}
 800d8fa:	5ccc      	ldrb	r4, [r1, r3]
 800d8fc:	54c4      	strb	r4, [r0, r3]
 800d8fe:	3301      	adds	r3, #1
 800d900:	e7f8      	b.n	800d8f4 <memcpy+0x4>

0800d902 <memmove>:
 800d902:	b510      	push	{r4, lr}
 800d904:	4288      	cmp	r0, r1
 800d906:	d902      	bls.n	800d90e <memmove+0xc>
 800d908:	188b      	adds	r3, r1, r2
 800d90a:	4298      	cmp	r0, r3
 800d90c:	d303      	bcc.n	800d916 <memmove+0x14>
 800d90e:	2300      	movs	r3, #0
 800d910:	e007      	b.n	800d922 <memmove+0x20>
 800d912:	5c8b      	ldrb	r3, [r1, r2]
 800d914:	5483      	strb	r3, [r0, r2]
 800d916:	3a01      	subs	r2, #1
 800d918:	d2fb      	bcs.n	800d912 <memmove+0x10>
 800d91a:	bd10      	pop	{r4, pc}
 800d91c:	5ccc      	ldrb	r4, [r1, r3]
 800d91e:	54c4      	strb	r4, [r0, r3]
 800d920:	3301      	adds	r3, #1
 800d922:	429a      	cmp	r2, r3
 800d924:	d1fa      	bne.n	800d91c <memmove+0x1a>
 800d926:	e7f8      	b.n	800d91a <memmove+0x18>

0800d928 <memset>:
 800d928:	0003      	movs	r3, r0
 800d92a:	1882      	adds	r2, r0, r2
 800d92c:	4293      	cmp	r3, r2
 800d92e:	d100      	bne.n	800d932 <memset+0xa>
 800d930:	4770      	bx	lr
 800d932:	7019      	strb	r1, [r3, #0]
 800d934:	3301      	adds	r3, #1
 800d936:	e7f9      	b.n	800d92c <memset+0x4>

0800d938 <_calloc_r>:
 800d938:	434a      	muls	r2, r1
 800d93a:	b570      	push	{r4, r5, r6, lr}
 800d93c:	0011      	movs	r1, r2
 800d93e:	0015      	movs	r5, r2
 800d940:	f000 f852 	bl	800d9e8 <_malloc_r>
 800d944:	1e04      	subs	r4, r0, #0
 800d946:	d003      	beq.n	800d950 <_calloc_r+0x18>
 800d948:	002a      	movs	r2, r5
 800d94a:	2100      	movs	r1, #0
 800d94c:	f7ff ffec 	bl	800d928 <memset>
 800d950:	0020      	movs	r0, r4
 800d952:	bd70      	pop	{r4, r5, r6, pc}

0800d954 <_free_r>:
 800d954:	b570      	push	{r4, r5, r6, lr}
 800d956:	0005      	movs	r5, r0
 800d958:	2900      	cmp	r1, #0
 800d95a:	d010      	beq.n	800d97e <_free_r+0x2a>
 800d95c:	1f0c      	subs	r4, r1, #4
 800d95e:	6823      	ldr	r3, [r4, #0]
 800d960:	2b00      	cmp	r3, #0
 800d962:	da00      	bge.n	800d966 <_free_r+0x12>
 800d964:	18e4      	adds	r4, r4, r3
 800d966:	0028      	movs	r0, r5
 800d968:	f000 fb04 	bl	800df74 <__malloc_lock>
 800d96c:	4a1d      	ldr	r2, [pc, #116]	; (800d9e4 <_free_r+0x90>)
 800d96e:	6813      	ldr	r3, [r2, #0]
 800d970:	2b00      	cmp	r3, #0
 800d972:	d105      	bne.n	800d980 <_free_r+0x2c>
 800d974:	6063      	str	r3, [r4, #4]
 800d976:	6014      	str	r4, [r2, #0]
 800d978:	0028      	movs	r0, r5
 800d97a:	f000 fb03 	bl	800df84 <__malloc_unlock>
 800d97e:	bd70      	pop	{r4, r5, r6, pc}
 800d980:	42a3      	cmp	r3, r4
 800d982:	d908      	bls.n	800d996 <_free_r+0x42>
 800d984:	6821      	ldr	r1, [r4, #0]
 800d986:	1860      	adds	r0, r4, r1
 800d988:	4283      	cmp	r3, r0
 800d98a:	d1f3      	bne.n	800d974 <_free_r+0x20>
 800d98c:	6818      	ldr	r0, [r3, #0]
 800d98e:	685b      	ldr	r3, [r3, #4]
 800d990:	1841      	adds	r1, r0, r1
 800d992:	6021      	str	r1, [r4, #0]
 800d994:	e7ee      	b.n	800d974 <_free_r+0x20>
 800d996:	001a      	movs	r2, r3
 800d998:	685b      	ldr	r3, [r3, #4]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d001      	beq.n	800d9a2 <_free_r+0x4e>
 800d99e:	42a3      	cmp	r3, r4
 800d9a0:	d9f9      	bls.n	800d996 <_free_r+0x42>
 800d9a2:	6811      	ldr	r1, [r2, #0]
 800d9a4:	1850      	adds	r0, r2, r1
 800d9a6:	42a0      	cmp	r0, r4
 800d9a8:	d10b      	bne.n	800d9c2 <_free_r+0x6e>
 800d9aa:	6820      	ldr	r0, [r4, #0]
 800d9ac:	1809      	adds	r1, r1, r0
 800d9ae:	1850      	adds	r0, r2, r1
 800d9b0:	6011      	str	r1, [r2, #0]
 800d9b2:	4283      	cmp	r3, r0
 800d9b4:	d1e0      	bne.n	800d978 <_free_r+0x24>
 800d9b6:	6818      	ldr	r0, [r3, #0]
 800d9b8:	685b      	ldr	r3, [r3, #4]
 800d9ba:	1841      	adds	r1, r0, r1
 800d9bc:	6011      	str	r1, [r2, #0]
 800d9be:	6053      	str	r3, [r2, #4]
 800d9c0:	e7da      	b.n	800d978 <_free_r+0x24>
 800d9c2:	42a0      	cmp	r0, r4
 800d9c4:	d902      	bls.n	800d9cc <_free_r+0x78>
 800d9c6:	230c      	movs	r3, #12
 800d9c8:	602b      	str	r3, [r5, #0]
 800d9ca:	e7d5      	b.n	800d978 <_free_r+0x24>
 800d9cc:	6821      	ldr	r1, [r4, #0]
 800d9ce:	1860      	adds	r0, r4, r1
 800d9d0:	4283      	cmp	r3, r0
 800d9d2:	d103      	bne.n	800d9dc <_free_r+0x88>
 800d9d4:	6818      	ldr	r0, [r3, #0]
 800d9d6:	685b      	ldr	r3, [r3, #4]
 800d9d8:	1841      	adds	r1, r0, r1
 800d9da:	6021      	str	r1, [r4, #0]
 800d9dc:	6063      	str	r3, [r4, #4]
 800d9de:	6054      	str	r4, [r2, #4]
 800d9e0:	e7ca      	b.n	800d978 <_free_r+0x24>
 800d9e2:	46c0      	nop			; (mov r8, r8)
 800d9e4:	20001c2c 	.word	0x20001c2c

0800d9e8 <_malloc_r>:
 800d9e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d9ea:	2303      	movs	r3, #3
 800d9ec:	1ccd      	adds	r5, r1, #3
 800d9ee:	439d      	bics	r5, r3
 800d9f0:	3508      	adds	r5, #8
 800d9f2:	0006      	movs	r6, r0
 800d9f4:	2d0c      	cmp	r5, #12
 800d9f6:	d21f      	bcs.n	800da38 <_malloc_r+0x50>
 800d9f8:	250c      	movs	r5, #12
 800d9fa:	42a9      	cmp	r1, r5
 800d9fc:	d81e      	bhi.n	800da3c <_malloc_r+0x54>
 800d9fe:	0030      	movs	r0, r6
 800da00:	f000 fab8 	bl	800df74 <__malloc_lock>
 800da04:	4925      	ldr	r1, [pc, #148]	; (800da9c <_malloc_r+0xb4>)
 800da06:	680a      	ldr	r2, [r1, #0]
 800da08:	0014      	movs	r4, r2
 800da0a:	2c00      	cmp	r4, #0
 800da0c:	d11a      	bne.n	800da44 <_malloc_r+0x5c>
 800da0e:	4f24      	ldr	r7, [pc, #144]	; (800daa0 <_malloc_r+0xb8>)
 800da10:	683b      	ldr	r3, [r7, #0]
 800da12:	2b00      	cmp	r3, #0
 800da14:	d104      	bne.n	800da20 <_malloc_r+0x38>
 800da16:	0021      	movs	r1, r4
 800da18:	0030      	movs	r0, r6
 800da1a:	f000 f8d9 	bl	800dbd0 <_sbrk_r>
 800da1e:	6038      	str	r0, [r7, #0]
 800da20:	0029      	movs	r1, r5
 800da22:	0030      	movs	r0, r6
 800da24:	f000 f8d4 	bl	800dbd0 <_sbrk_r>
 800da28:	1c43      	adds	r3, r0, #1
 800da2a:	d12b      	bne.n	800da84 <_malloc_r+0x9c>
 800da2c:	230c      	movs	r3, #12
 800da2e:	0030      	movs	r0, r6
 800da30:	6033      	str	r3, [r6, #0]
 800da32:	f000 faa7 	bl	800df84 <__malloc_unlock>
 800da36:	e003      	b.n	800da40 <_malloc_r+0x58>
 800da38:	2d00      	cmp	r5, #0
 800da3a:	dade      	bge.n	800d9fa <_malloc_r+0x12>
 800da3c:	230c      	movs	r3, #12
 800da3e:	6033      	str	r3, [r6, #0]
 800da40:	2000      	movs	r0, #0
 800da42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da44:	6823      	ldr	r3, [r4, #0]
 800da46:	1b5b      	subs	r3, r3, r5
 800da48:	d419      	bmi.n	800da7e <_malloc_r+0x96>
 800da4a:	2b0b      	cmp	r3, #11
 800da4c:	d903      	bls.n	800da56 <_malloc_r+0x6e>
 800da4e:	6023      	str	r3, [r4, #0]
 800da50:	18e4      	adds	r4, r4, r3
 800da52:	6025      	str	r5, [r4, #0]
 800da54:	e003      	b.n	800da5e <_malloc_r+0x76>
 800da56:	6863      	ldr	r3, [r4, #4]
 800da58:	42a2      	cmp	r2, r4
 800da5a:	d10e      	bne.n	800da7a <_malloc_r+0x92>
 800da5c:	600b      	str	r3, [r1, #0]
 800da5e:	0030      	movs	r0, r6
 800da60:	f000 fa90 	bl	800df84 <__malloc_unlock>
 800da64:	0020      	movs	r0, r4
 800da66:	2207      	movs	r2, #7
 800da68:	300b      	adds	r0, #11
 800da6a:	1d23      	adds	r3, r4, #4
 800da6c:	4390      	bics	r0, r2
 800da6e:	1ac2      	subs	r2, r0, r3
 800da70:	4298      	cmp	r0, r3
 800da72:	d0e6      	beq.n	800da42 <_malloc_r+0x5a>
 800da74:	1a1b      	subs	r3, r3, r0
 800da76:	50a3      	str	r3, [r4, r2]
 800da78:	e7e3      	b.n	800da42 <_malloc_r+0x5a>
 800da7a:	6053      	str	r3, [r2, #4]
 800da7c:	e7ef      	b.n	800da5e <_malloc_r+0x76>
 800da7e:	0022      	movs	r2, r4
 800da80:	6864      	ldr	r4, [r4, #4]
 800da82:	e7c2      	b.n	800da0a <_malloc_r+0x22>
 800da84:	2303      	movs	r3, #3
 800da86:	1cc4      	adds	r4, r0, #3
 800da88:	439c      	bics	r4, r3
 800da8a:	42a0      	cmp	r0, r4
 800da8c:	d0e1      	beq.n	800da52 <_malloc_r+0x6a>
 800da8e:	1a21      	subs	r1, r4, r0
 800da90:	0030      	movs	r0, r6
 800da92:	f000 f89d 	bl	800dbd0 <_sbrk_r>
 800da96:	1c43      	adds	r3, r0, #1
 800da98:	d1db      	bne.n	800da52 <_malloc_r+0x6a>
 800da9a:	e7c7      	b.n	800da2c <_malloc_r+0x44>
 800da9c:	20001c2c 	.word	0x20001c2c
 800daa0:	20001c30 	.word	0x20001c30

0800daa4 <iprintf>:
 800daa4:	b40f      	push	{r0, r1, r2, r3}
 800daa6:	4b0b      	ldr	r3, [pc, #44]	; (800dad4 <iprintf+0x30>)
 800daa8:	b513      	push	{r0, r1, r4, lr}
 800daaa:	681c      	ldr	r4, [r3, #0]
 800daac:	2c00      	cmp	r4, #0
 800daae:	d005      	beq.n	800dabc <iprintf+0x18>
 800dab0:	69a3      	ldr	r3, [r4, #24]
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d102      	bne.n	800dabc <iprintf+0x18>
 800dab6:	0020      	movs	r0, r4
 800dab8:	f7ff fe48 	bl	800d74c <__sinit>
 800dabc:	ab05      	add	r3, sp, #20
 800dabe:	0020      	movs	r0, r4
 800dac0:	9a04      	ldr	r2, [sp, #16]
 800dac2:	68a1      	ldr	r1, [r4, #8]
 800dac4:	9301      	str	r3, [sp, #4]
 800dac6:	f000 fa8d 	bl	800dfe4 <_vfiprintf_r>
 800daca:	bc16      	pop	{r1, r2, r4}
 800dacc:	bc08      	pop	{r3}
 800dace:	b004      	add	sp, #16
 800dad0:	4718      	bx	r3
 800dad2:	46c0      	nop			; (mov r8, r8)
 800dad4:	20000248 	.word	0x20000248

0800dad8 <_puts_r>:
 800dad8:	b570      	push	{r4, r5, r6, lr}
 800dada:	0005      	movs	r5, r0
 800dadc:	000e      	movs	r6, r1
 800dade:	2800      	cmp	r0, #0
 800dae0:	d004      	beq.n	800daec <_puts_r+0x14>
 800dae2:	6983      	ldr	r3, [r0, #24]
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d101      	bne.n	800daec <_puts_r+0x14>
 800dae8:	f7ff fe30 	bl	800d74c <__sinit>
 800daec:	69ab      	ldr	r3, [r5, #24]
 800daee:	68ac      	ldr	r4, [r5, #8]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d102      	bne.n	800dafa <_puts_r+0x22>
 800daf4:	0028      	movs	r0, r5
 800daf6:	f7ff fe29 	bl	800d74c <__sinit>
 800dafa:	4b2d      	ldr	r3, [pc, #180]	; (800dbb0 <_puts_r+0xd8>)
 800dafc:	429c      	cmp	r4, r3
 800dafe:	d122      	bne.n	800db46 <_puts_r+0x6e>
 800db00:	686c      	ldr	r4, [r5, #4]
 800db02:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800db04:	07db      	lsls	r3, r3, #31
 800db06:	d405      	bmi.n	800db14 <_puts_r+0x3c>
 800db08:	89a3      	ldrh	r3, [r4, #12]
 800db0a:	059b      	lsls	r3, r3, #22
 800db0c:	d402      	bmi.n	800db14 <_puts_r+0x3c>
 800db0e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db10:	f7ff fee1 	bl	800d8d6 <__retarget_lock_acquire_recursive>
 800db14:	89a3      	ldrh	r3, [r4, #12]
 800db16:	071b      	lsls	r3, r3, #28
 800db18:	d502      	bpl.n	800db20 <_puts_r+0x48>
 800db1a:	6923      	ldr	r3, [r4, #16]
 800db1c:	2b00      	cmp	r3, #0
 800db1e:	d129      	bne.n	800db74 <_puts_r+0x9c>
 800db20:	0021      	movs	r1, r4
 800db22:	0028      	movs	r0, r5
 800db24:	f000 f91c 	bl	800dd60 <__swsetup_r>
 800db28:	2800      	cmp	r0, #0
 800db2a:	d023      	beq.n	800db74 <_puts_r+0x9c>
 800db2c:	2501      	movs	r5, #1
 800db2e:	426d      	negs	r5, r5
 800db30:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800db32:	07db      	lsls	r3, r3, #31
 800db34:	d405      	bmi.n	800db42 <_puts_r+0x6a>
 800db36:	89a3      	ldrh	r3, [r4, #12]
 800db38:	059b      	lsls	r3, r3, #22
 800db3a:	d402      	bmi.n	800db42 <_puts_r+0x6a>
 800db3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800db3e:	f7ff fecb 	bl	800d8d8 <__retarget_lock_release_recursive>
 800db42:	0028      	movs	r0, r5
 800db44:	bd70      	pop	{r4, r5, r6, pc}
 800db46:	4b1b      	ldr	r3, [pc, #108]	; (800dbb4 <_puts_r+0xdc>)
 800db48:	429c      	cmp	r4, r3
 800db4a:	d101      	bne.n	800db50 <_puts_r+0x78>
 800db4c:	68ac      	ldr	r4, [r5, #8]
 800db4e:	e7d8      	b.n	800db02 <_puts_r+0x2a>
 800db50:	4b19      	ldr	r3, [pc, #100]	; (800dbb8 <_puts_r+0xe0>)
 800db52:	429c      	cmp	r4, r3
 800db54:	d1d5      	bne.n	800db02 <_puts_r+0x2a>
 800db56:	68ec      	ldr	r4, [r5, #12]
 800db58:	e7d3      	b.n	800db02 <_puts_r+0x2a>
 800db5a:	3601      	adds	r6, #1
 800db5c:	60a3      	str	r3, [r4, #8]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	da04      	bge.n	800db6c <_puts_r+0x94>
 800db62:	69a2      	ldr	r2, [r4, #24]
 800db64:	429a      	cmp	r2, r3
 800db66:	dc16      	bgt.n	800db96 <_puts_r+0xbe>
 800db68:	290a      	cmp	r1, #10
 800db6a:	d014      	beq.n	800db96 <_puts_r+0xbe>
 800db6c:	6823      	ldr	r3, [r4, #0]
 800db6e:	1c5a      	adds	r2, r3, #1
 800db70:	6022      	str	r2, [r4, #0]
 800db72:	7019      	strb	r1, [r3, #0]
 800db74:	68a3      	ldr	r3, [r4, #8]
 800db76:	7831      	ldrb	r1, [r6, #0]
 800db78:	3b01      	subs	r3, #1
 800db7a:	2900      	cmp	r1, #0
 800db7c:	d1ed      	bne.n	800db5a <_puts_r+0x82>
 800db7e:	60a3      	str	r3, [r4, #8]
 800db80:	2b00      	cmp	r3, #0
 800db82:	da0f      	bge.n	800dba4 <_puts_r+0xcc>
 800db84:	0028      	movs	r0, r5
 800db86:	0022      	movs	r2, r4
 800db88:	310a      	adds	r1, #10
 800db8a:	f000 f87f 	bl	800dc8c <__swbuf_r>
 800db8e:	250a      	movs	r5, #10
 800db90:	1c43      	adds	r3, r0, #1
 800db92:	d1cd      	bne.n	800db30 <_puts_r+0x58>
 800db94:	e7ca      	b.n	800db2c <_puts_r+0x54>
 800db96:	0022      	movs	r2, r4
 800db98:	0028      	movs	r0, r5
 800db9a:	f000 f877 	bl	800dc8c <__swbuf_r>
 800db9e:	1c43      	adds	r3, r0, #1
 800dba0:	d1e8      	bne.n	800db74 <_puts_r+0x9c>
 800dba2:	e7c3      	b.n	800db2c <_puts_r+0x54>
 800dba4:	250a      	movs	r5, #10
 800dba6:	6823      	ldr	r3, [r4, #0]
 800dba8:	1c5a      	adds	r2, r3, #1
 800dbaa:	6022      	str	r2, [r4, #0]
 800dbac:	701d      	strb	r5, [r3, #0]
 800dbae:	e7bf      	b.n	800db30 <_puts_r+0x58>
 800dbb0:	0800eec4 	.word	0x0800eec4
 800dbb4:	0800eee4 	.word	0x0800eee4
 800dbb8:	0800eea4 	.word	0x0800eea4

0800dbbc <puts>:
 800dbbc:	b510      	push	{r4, lr}
 800dbbe:	4b03      	ldr	r3, [pc, #12]	; (800dbcc <puts+0x10>)
 800dbc0:	0001      	movs	r1, r0
 800dbc2:	6818      	ldr	r0, [r3, #0]
 800dbc4:	f7ff ff88 	bl	800dad8 <_puts_r>
 800dbc8:	bd10      	pop	{r4, pc}
 800dbca:	46c0      	nop			; (mov r8, r8)
 800dbcc:	20000248 	.word	0x20000248

0800dbd0 <_sbrk_r>:
 800dbd0:	2300      	movs	r3, #0
 800dbd2:	b570      	push	{r4, r5, r6, lr}
 800dbd4:	4d06      	ldr	r5, [pc, #24]	; (800dbf0 <_sbrk_r+0x20>)
 800dbd6:	0004      	movs	r4, r0
 800dbd8:	0008      	movs	r0, r1
 800dbda:	602b      	str	r3, [r5, #0]
 800dbdc:	f7fa fcfc 	bl	80085d8 <_sbrk>
 800dbe0:	1c43      	adds	r3, r0, #1
 800dbe2:	d103      	bne.n	800dbec <_sbrk_r+0x1c>
 800dbe4:	682b      	ldr	r3, [r5, #0]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	d000      	beq.n	800dbec <_sbrk_r+0x1c>
 800dbea:	6023      	str	r3, [r4, #0]
 800dbec:	bd70      	pop	{r4, r5, r6, pc}
 800dbee:	46c0      	nop			; (mov r8, r8)
 800dbf0:	20001dfc 	.word	0x20001dfc

0800dbf4 <__sread>:
 800dbf4:	b570      	push	{r4, r5, r6, lr}
 800dbf6:	000c      	movs	r4, r1
 800dbf8:	250e      	movs	r5, #14
 800dbfa:	5f49      	ldrsh	r1, [r1, r5]
 800dbfc:	f000 fcae 	bl	800e55c <_read_r>
 800dc00:	2800      	cmp	r0, #0
 800dc02:	db03      	blt.n	800dc0c <__sread+0x18>
 800dc04:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800dc06:	181b      	adds	r3, r3, r0
 800dc08:	6563      	str	r3, [r4, #84]	; 0x54
 800dc0a:	bd70      	pop	{r4, r5, r6, pc}
 800dc0c:	89a3      	ldrh	r3, [r4, #12]
 800dc0e:	4a02      	ldr	r2, [pc, #8]	; (800dc18 <__sread+0x24>)
 800dc10:	4013      	ands	r3, r2
 800dc12:	81a3      	strh	r3, [r4, #12]
 800dc14:	e7f9      	b.n	800dc0a <__sread+0x16>
 800dc16:	46c0      	nop			; (mov r8, r8)
 800dc18:	ffffefff 	.word	0xffffefff

0800dc1c <__swrite>:
 800dc1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc1e:	001f      	movs	r7, r3
 800dc20:	898b      	ldrh	r3, [r1, #12]
 800dc22:	0005      	movs	r5, r0
 800dc24:	000c      	movs	r4, r1
 800dc26:	0016      	movs	r6, r2
 800dc28:	05db      	lsls	r3, r3, #23
 800dc2a:	d505      	bpl.n	800dc38 <__swrite+0x1c>
 800dc2c:	230e      	movs	r3, #14
 800dc2e:	5ec9      	ldrsh	r1, [r1, r3]
 800dc30:	2200      	movs	r2, #0
 800dc32:	2302      	movs	r3, #2
 800dc34:	f000 f91e 	bl	800de74 <_lseek_r>
 800dc38:	89a3      	ldrh	r3, [r4, #12]
 800dc3a:	4a05      	ldr	r2, [pc, #20]	; (800dc50 <__swrite+0x34>)
 800dc3c:	0028      	movs	r0, r5
 800dc3e:	4013      	ands	r3, r2
 800dc40:	81a3      	strh	r3, [r4, #12]
 800dc42:	0032      	movs	r2, r6
 800dc44:	230e      	movs	r3, #14
 800dc46:	5ee1      	ldrsh	r1, [r4, r3]
 800dc48:	003b      	movs	r3, r7
 800dc4a:	f000 f875 	bl	800dd38 <_write_r>
 800dc4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc50:	ffffefff 	.word	0xffffefff

0800dc54 <__sseek>:
 800dc54:	b570      	push	{r4, r5, r6, lr}
 800dc56:	000c      	movs	r4, r1
 800dc58:	250e      	movs	r5, #14
 800dc5a:	5f49      	ldrsh	r1, [r1, r5]
 800dc5c:	f000 f90a 	bl	800de74 <_lseek_r>
 800dc60:	89a3      	ldrh	r3, [r4, #12]
 800dc62:	1c42      	adds	r2, r0, #1
 800dc64:	d103      	bne.n	800dc6e <__sseek+0x1a>
 800dc66:	4a05      	ldr	r2, [pc, #20]	; (800dc7c <__sseek+0x28>)
 800dc68:	4013      	ands	r3, r2
 800dc6a:	81a3      	strh	r3, [r4, #12]
 800dc6c:	bd70      	pop	{r4, r5, r6, pc}
 800dc6e:	2280      	movs	r2, #128	; 0x80
 800dc70:	0152      	lsls	r2, r2, #5
 800dc72:	4313      	orrs	r3, r2
 800dc74:	81a3      	strh	r3, [r4, #12]
 800dc76:	6560      	str	r0, [r4, #84]	; 0x54
 800dc78:	e7f8      	b.n	800dc6c <__sseek+0x18>
 800dc7a:	46c0      	nop			; (mov r8, r8)
 800dc7c:	ffffefff 	.word	0xffffefff

0800dc80 <__sclose>:
 800dc80:	b510      	push	{r4, lr}
 800dc82:	230e      	movs	r3, #14
 800dc84:	5ec9      	ldrsh	r1, [r1, r3]
 800dc86:	f000 f8e3 	bl	800de50 <_close_r>
 800dc8a:	bd10      	pop	{r4, pc}

0800dc8c <__swbuf_r>:
 800dc8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc8e:	0005      	movs	r5, r0
 800dc90:	000e      	movs	r6, r1
 800dc92:	0014      	movs	r4, r2
 800dc94:	2800      	cmp	r0, #0
 800dc96:	d004      	beq.n	800dca2 <__swbuf_r+0x16>
 800dc98:	6983      	ldr	r3, [r0, #24]
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d101      	bne.n	800dca2 <__swbuf_r+0x16>
 800dc9e:	f7ff fd55 	bl	800d74c <__sinit>
 800dca2:	4b22      	ldr	r3, [pc, #136]	; (800dd2c <__swbuf_r+0xa0>)
 800dca4:	429c      	cmp	r4, r3
 800dca6:	d12e      	bne.n	800dd06 <__swbuf_r+0x7a>
 800dca8:	686c      	ldr	r4, [r5, #4]
 800dcaa:	69a3      	ldr	r3, [r4, #24]
 800dcac:	60a3      	str	r3, [r4, #8]
 800dcae:	89a3      	ldrh	r3, [r4, #12]
 800dcb0:	071b      	lsls	r3, r3, #28
 800dcb2:	d532      	bpl.n	800dd1a <__swbuf_r+0x8e>
 800dcb4:	6923      	ldr	r3, [r4, #16]
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d02f      	beq.n	800dd1a <__swbuf_r+0x8e>
 800dcba:	6823      	ldr	r3, [r4, #0]
 800dcbc:	6922      	ldr	r2, [r4, #16]
 800dcbe:	b2f7      	uxtb	r7, r6
 800dcc0:	1a98      	subs	r0, r3, r2
 800dcc2:	6963      	ldr	r3, [r4, #20]
 800dcc4:	b2f6      	uxtb	r6, r6
 800dcc6:	4283      	cmp	r3, r0
 800dcc8:	dc05      	bgt.n	800dcd6 <__swbuf_r+0x4a>
 800dcca:	0021      	movs	r1, r4
 800dccc:	0028      	movs	r0, r5
 800dcce:	f7ff fc85 	bl	800d5dc <_fflush_r>
 800dcd2:	2800      	cmp	r0, #0
 800dcd4:	d127      	bne.n	800dd26 <__swbuf_r+0x9a>
 800dcd6:	68a3      	ldr	r3, [r4, #8]
 800dcd8:	3001      	adds	r0, #1
 800dcda:	3b01      	subs	r3, #1
 800dcdc:	60a3      	str	r3, [r4, #8]
 800dcde:	6823      	ldr	r3, [r4, #0]
 800dce0:	1c5a      	adds	r2, r3, #1
 800dce2:	6022      	str	r2, [r4, #0]
 800dce4:	701f      	strb	r7, [r3, #0]
 800dce6:	6963      	ldr	r3, [r4, #20]
 800dce8:	4283      	cmp	r3, r0
 800dcea:	d004      	beq.n	800dcf6 <__swbuf_r+0x6a>
 800dcec:	89a3      	ldrh	r3, [r4, #12]
 800dcee:	07db      	lsls	r3, r3, #31
 800dcf0:	d507      	bpl.n	800dd02 <__swbuf_r+0x76>
 800dcf2:	2e0a      	cmp	r6, #10
 800dcf4:	d105      	bne.n	800dd02 <__swbuf_r+0x76>
 800dcf6:	0021      	movs	r1, r4
 800dcf8:	0028      	movs	r0, r5
 800dcfa:	f7ff fc6f 	bl	800d5dc <_fflush_r>
 800dcfe:	2800      	cmp	r0, #0
 800dd00:	d111      	bne.n	800dd26 <__swbuf_r+0x9a>
 800dd02:	0030      	movs	r0, r6
 800dd04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd06:	4b0a      	ldr	r3, [pc, #40]	; (800dd30 <__swbuf_r+0xa4>)
 800dd08:	429c      	cmp	r4, r3
 800dd0a:	d101      	bne.n	800dd10 <__swbuf_r+0x84>
 800dd0c:	68ac      	ldr	r4, [r5, #8]
 800dd0e:	e7cc      	b.n	800dcaa <__swbuf_r+0x1e>
 800dd10:	4b08      	ldr	r3, [pc, #32]	; (800dd34 <__swbuf_r+0xa8>)
 800dd12:	429c      	cmp	r4, r3
 800dd14:	d1c9      	bne.n	800dcaa <__swbuf_r+0x1e>
 800dd16:	68ec      	ldr	r4, [r5, #12]
 800dd18:	e7c7      	b.n	800dcaa <__swbuf_r+0x1e>
 800dd1a:	0021      	movs	r1, r4
 800dd1c:	0028      	movs	r0, r5
 800dd1e:	f000 f81f 	bl	800dd60 <__swsetup_r>
 800dd22:	2800      	cmp	r0, #0
 800dd24:	d0c9      	beq.n	800dcba <__swbuf_r+0x2e>
 800dd26:	2601      	movs	r6, #1
 800dd28:	4276      	negs	r6, r6
 800dd2a:	e7ea      	b.n	800dd02 <__swbuf_r+0x76>
 800dd2c:	0800eec4 	.word	0x0800eec4
 800dd30:	0800eee4 	.word	0x0800eee4
 800dd34:	0800eea4 	.word	0x0800eea4

0800dd38 <_write_r>:
 800dd38:	b570      	push	{r4, r5, r6, lr}
 800dd3a:	0004      	movs	r4, r0
 800dd3c:	0008      	movs	r0, r1
 800dd3e:	0011      	movs	r1, r2
 800dd40:	001a      	movs	r2, r3
 800dd42:	2300      	movs	r3, #0
 800dd44:	4d05      	ldr	r5, [pc, #20]	; (800dd5c <_write_r+0x24>)
 800dd46:	602b      	str	r3, [r5, #0]
 800dd48:	f7fa fbfd 	bl	8008546 <_write>
 800dd4c:	1c43      	adds	r3, r0, #1
 800dd4e:	d103      	bne.n	800dd58 <_write_r+0x20>
 800dd50:	682b      	ldr	r3, [r5, #0]
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d000      	beq.n	800dd58 <_write_r+0x20>
 800dd56:	6023      	str	r3, [r4, #0]
 800dd58:	bd70      	pop	{r4, r5, r6, pc}
 800dd5a:	46c0      	nop			; (mov r8, r8)
 800dd5c:	20001dfc 	.word	0x20001dfc

0800dd60 <__swsetup_r>:
 800dd60:	4b37      	ldr	r3, [pc, #220]	; (800de40 <__swsetup_r+0xe0>)
 800dd62:	b570      	push	{r4, r5, r6, lr}
 800dd64:	681d      	ldr	r5, [r3, #0]
 800dd66:	0006      	movs	r6, r0
 800dd68:	000c      	movs	r4, r1
 800dd6a:	2d00      	cmp	r5, #0
 800dd6c:	d005      	beq.n	800dd7a <__swsetup_r+0x1a>
 800dd6e:	69ab      	ldr	r3, [r5, #24]
 800dd70:	2b00      	cmp	r3, #0
 800dd72:	d102      	bne.n	800dd7a <__swsetup_r+0x1a>
 800dd74:	0028      	movs	r0, r5
 800dd76:	f7ff fce9 	bl	800d74c <__sinit>
 800dd7a:	4b32      	ldr	r3, [pc, #200]	; (800de44 <__swsetup_r+0xe4>)
 800dd7c:	429c      	cmp	r4, r3
 800dd7e:	d10f      	bne.n	800dda0 <__swsetup_r+0x40>
 800dd80:	686c      	ldr	r4, [r5, #4]
 800dd82:	230c      	movs	r3, #12
 800dd84:	5ee2      	ldrsh	r2, [r4, r3]
 800dd86:	b293      	uxth	r3, r2
 800dd88:	0711      	lsls	r1, r2, #28
 800dd8a:	d42d      	bmi.n	800dde8 <__swsetup_r+0x88>
 800dd8c:	06d9      	lsls	r1, r3, #27
 800dd8e:	d411      	bmi.n	800ddb4 <__swsetup_r+0x54>
 800dd90:	2309      	movs	r3, #9
 800dd92:	2001      	movs	r0, #1
 800dd94:	6033      	str	r3, [r6, #0]
 800dd96:	3337      	adds	r3, #55	; 0x37
 800dd98:	4313      	orrs	r3, r2
 800dd9a:	81a3      	strh	r3, [r4, #12]
 800dd9c:	4240      	negs	r0, r0
 800dd9e:	bd70      	pop	{r4, r5, r6, pc}
 800dda0:	4b29      	ldr	r3, [pc, #164]	; (800de48 <__swsetup_r+0xe8>)
 800dda2:	429c      	cmp	r4, r3
 800dda4:	d101      	bne.n	800ddaa <__swsetup_r+0x4a>
 800dda6:	68ac      	ldr	r4, [r5, #8]
 800dda8:	e7eb      	b.n	800dd82 <__swsetup_r+0x22>
 800ddaa:	4b28      	ldr	r3, [pc, #160]	; (800de4c <__swsetup_r+0xec>)
 800ddac:	429c      	cmp	r4, r3
 800ddae:	d1e8      	bne.n	800dd82 <__swsetup_r+0x22>
 800ddb0:	68ec      	ldr	r4, [r5, #12]
 800ddb2:	e7e6      	b.n	800dd82 <__swsetup_r+0x22>
 800ddb4:	075b      	lsls	r3, r3, #29
 800ddb6:	d513      	bpl.n	800dde0 <__swsetup_r+0x80>
 800ddb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ddba:	2900      	cmp	r1, #0
 800ddbc:	d008      	beq.n	800ddd0 <__swsetup_r+0x70>
 800ddbe:	0023      	movs	r3, r4
 800ddc0:	3344      	adds	r3, #68	; 0x44
 800ddc2:	4299      	cmp	r1, r3
 800ddc4:	d002      	beq.n	800ddcc <__swsetup_r+0x6c>
 800ddc6:	0030      	movs	r0, r6
 800ddc8:	f7ff fdc4 	bl	800d954 <_free_r>
 800ddcc:	2300      	movs	r3, #0
 800ddce:	6363      	str	r3, [r4, #52]	; 0x34
 800ddd0:	2224      	movs	r2, #36	; 0x24
 800ddd2:	89a3      	ldrh	r3, [r4, #12]
 800ddd4:	4393      	bics	r3, r2
 800ddd6:	81a3      	strh	r3, [r4, #12]
 800ddd8:	2300      	movs	r3, #0
 800ddda:	6063      	str	r3, [r4, #4]
 800dddc:	6923      	ldr	r3, [r4, #16]
 800ddde:	6023      	str	r3, [r4, #0]
 800dde0:	2308      	movs	r3, #8
 800dde2:	89a2      	ldrh	r2, [r4, #12]
 800dde4:	4313      	orrs	r3, r2
 800dde6:	81a3      	strh	r3, [r4, #12]
 800dde8:	6923      	ldr	r3, [r4, #16]
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	d10b      	bne.n	800de06 <__swsetup_r+0xa6>
 800ddee:	21a0      	movs	r1, #160	; 0xa0
 800ddf0:	2280      	movs	r2, #128	; 0x80
 800ddf2:	89a3      	ldrh	r3, [r4, #12]
 800ddf4:	0089      	lsls	r1, r1, #2
 800ddf6:	0092      	lsls	r2, r2, #2
 800ddf8:	400b      	ands	r3, r1
 800ddfa:	4293      	cmp	r3, r2
 800ddfc:	d003      	beq.n	800de06 <__swsetup_r+0xa6>
 800ddfe:	0021      	movs	r1, r4
 800de00:	0030      	movs	r0, r6
 800de02:	f000 f873 	bl	800deec <__smakebuf_r>
 800de06:	220c      	movs	r2, #12
 800de08:	5ea3      	ldrsh	r3, [r4, r2]
 800de0a:	2001      	movs	r0, #1
 800de0c:	001a      	movs	r2, r3
 800de0e:	b299      	uxth	r1, r3
 800de10:	4002      	ands	r2, r0
 800de12:	4203      	tst	r3, r0
 800de14:	d00f      	beq.n	800de36 <__swsetup_r+0xd6>
 800de16:	2200      	movs	r2, #0
 800de18:	60a2      	str	r2, [r4, #8]
 800de1a:	6962      	ldr	r2, [r4, #20]
 800de1c:	4252      	negs	r2, r2
 800de1e:	61a2      	str	r2, [r4, #24]
 800de20:	2000      	movs	r0, #0
 800de22:	6922      	ldr	r2, [r4, #16]
 800de24:	4282      	cmp	r2, r0
 800de26:	d1ba      	bne.n	800dd9e <__swsetup_r+0x3e>
 800de28:	060a      	lsls	r2, r1, #24
 800de2a:	d5b8      	bpl.n	800dd9e <__swsetup_r+0x3e>
 800de2c:	2240      	movs	r2, #64	; 0x40
 800de2e:	4313      	orrs	r3, r2
 800de30:	81a3      	strh	r3, [r4, #12]
 800de32:	3801      	subs	r0, #1
 800de34:	e7b3      	b.n	800dd9e <__swsetup_r+0x3e>
 800de36:	0788      	lsls	r0, r1, #30
 800de38:	d400      	bmi.n	800de3c <__swsetup_r+0xdc>
 800de3a:	6962      	ldr	r2, [r4, #20]
 800de3c:	60a2      	str	r2, [r4, #8]
 800de3e:	e7ef      	b.n	800de20 <__swsetup_r+0xc0>
 800de40:	20000248 	.word	0x20000248
 800de44:	0800eec4 	.word	0x0800eec4
 800de48:	0800eee4 	.word	0x0800eee4
 800de4c:	0800eea4 	.word	0x0800eea4

0800de50 <_close_r>:
 800de50:	2300      	movs	r3, #0
 800de52:	b570      	push	{r4, r5, r6, lr}
 800de54:	4d06      	ldr	r5, [pc, #24]	; (800de70 <_close_r+0x20>)
 800de56:	0004      	movs	r4, r0
 800de58:	0008      	movs	r0, r1
 800de5a:	602b      	str	r3, [r5, #0]
 800de5c:	f7fa fb8f 	bl	800857e <_close>
 800de60:	1c43      	adds	r3, r0, #1
 800de62:	d103      	bne.n	800de6c <_close_r+0x1c>
 800de64:	682b      	ldr	r3, [r5, #0]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d000      	beq.n	800de6c <_close_r+0x1c>
 800de6a:	6023      	str	r3, [r4, #0]
 800de6c:	bd70      	pop	{r4, r5, r6, pc}
 800de6e:	46c0      	nop			; (mov r8, r8)
 800de70:	20001dfc 	.word	0x20001dfc

0800de74 <_lseek_r>:
 800de74:	b570      	push	{r4, r5, r6, lr}
 800de76:	0004      	movs	r4, r0
 800de78:	0008      	movs	r0, r1
 800de7a:	0011      	movs	r1, r2
 800de7c:	001a      	movs	r2, r3
 800de7e:	2300      	movs	r3, #0
 800de80:	4d05      	ldr	r5, [pc, #20]	; (800de98 <_lseek_r+0x24>)
 800de82:	602b      	str	r3, [r5, #0]
 800de84:	f7fa fb9c 	bl	80085c0 <_lseek>
 800de88:	1c43      	adds	r3, r0, #1
 800de8a:	d103      	bne.n	800de94 <_lseek_r+0x20>
 800de8c:	682b      	ldr	r3, [r5, #0]
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d000      	beq.n	800de94 <_lseek_r+0x20>
 800de92:	6023      	str	r3, [r4, #0]
 800de94:	bd70      	pop	{r4, r5, r6, pc}
 800de96:	46c0      	nop			; (mov r8, r8)
 800de98:	20001dfc 	.word	0x20001dfc

0800de9c <__swhatbuf_r>:
 800de9c:	b570      	push	{r4, r5, r6, lr}
 800de9e:	000e      	movs	r6, r1
 800dea0:	001d      	movs	r5, r3
 800dea2:	230e      	movs	r3, #14
 800dea4:	5ec9      	ldrsh	r1, [r1, r3]
 800dea6:	0014      	movs	r4, r2
 800dea8:	b096      	sub	sp, #88	; 0x58
 800deaa:	2900      	cmp	r1, #0
 800deac:	da07      	bge.n	800debe <__swhatbuf_r+0x22>
 800deae:	2300      	movs	r3, #0
 800deb0:	602b      	str	r3, [r5, #0]
 800deb2:	89b3      	ldrh	r3, [r6, #12]
 800deb4:	061b      	lsls	r3, r3, #24
 800deb6:	d411      	bmi.n	800dedc <__swhatbuf_r+0x40>
 800deb8:	2380      	movs	r3, #128	; 0x80
 800deba:	00db      	lsls	r3, r3, #3
 800debc:	e00f      	b.n	800dede <__swhatbuf_r+0x42>
 800debe:	466a      	mov	r2, sp
 800dec0:	f000 fb60 	bl	800e584 <_fstat_r>
 800dec4:	2800      	cmp	r0, #0
 800dec6:	dbf2      	blt.n	800deae <__swhatbuf_r+0x12>
 800dec8:	23f0      	movs	r3, #240	; 0xf0
 800deca:	9901      	ldr	r1, [sp, #4]
 800decc:	021b      	lsls	r3, r3, #8
 800dece:	4019      	ands	r1, r3
 800ded0:	4b05      	ldr	r3, [pc, #20]	; (800dee8 <__swhatbuf_r+0x4c>)
 800ded2:	18c9      	adds	r1, r1, r3
 800ded4:	424b      	negs	r3, r1
 800ded6:	4159      	adcs	r1, r3
 800ded8:	6029      	str	r1, [r5, #0]
 800deda:	e7ed      	b.n	800deb8 <__swhatbuf_r+0x1c>
 800dedc:	2340      	movs	r3, #64	; 0x40
 800dede:	2000      	movs	r0, #0
 800dee0:	6023      	str	r3, [r4, #0]
 800dee2:	b016      	add	sp, #88	; 0x58
 800dee4:	bd70      	pop	{r4, r5, r6, pc}
 800dee6:	46c0      	nop			; (mov r8, r8)
 800dee8:	ffffe000 	.word	0xffffe000

0800deec <__smakebuf_r>:
 800deec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800deee:	2602      	movs	r6, #2
 800def0:	898b      	ldrh	r3, [r1, #12]
 800def2:	0005      	movs	r5, r0
 800def4:	000c      	movs	r4, r1
 800def6:	4233      	tst	r3, r6
 800def8:	d006      	beq.n	800df08 <__smakebuf_r+0x1c>
 800defa:	0023      	movs	r3, r4
 800defc:	3347      	adds	r3, #71	; 0x47
 800defe:	6023      	str	r3, [r4, #0]
 800df00:	6123      	str	r3, [r4, #16]
 800df02:	2301      	movs	r3, #1
 800df04:	6163      	str	r3, [r4, #20]
 800df06:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800df08:	466a      	mov	r2, sp
 800df0a:	ab01      	add	r3, sp, #4
 800df0c:	f7ff ffc6 	bl	800de9c <__swhatbuf_r>
 800df10:	9900      	ldr	r1, [sp, #0]
 800df12:	0007      	movs	r7, r0
 800df14:	0028      	movs	r0, r5
 800df16:	f7ff fd67 	bl	800d9e8 <_malloc_r>
 800df1a:	2800      	cmp	r0, #0
 800df1c:	d108      	bne.n	800df30 <__smakebuf_r+0x44>
 800df1e:	220c      	movs	r2, #12
 800df20:	5ea3      	ldrsh	r3, [r4, r2]
 800df22:	059a      	lsls	r2, r3, #22
 800df24:	d4ef      	bmi.n	800df06 <__smakebuf_r+0x1a>
 800df26:	2203      	movs	r2, #3
 800df28:	4393      	bics	r3, r2
 800df2a:	431e      	orrs	r6, r3
 800df2c:	81a6      	strh	r6, [r4, #12]
 800df2e:	e7e4      	b.n	800defa <__smakebuf_r+0xe>
 800df30:	4b0f      	ldr	r3, [pc, #60]	; (800df70 <__smakebuf_r+0x84>)
 800df32:	62ab      	str	r3, [r5, #40]	; 0x28
 800df34:	2380      	movs	r3, #128	; 0x80
 800df36:	89a2      	ldrh	r2, [r4, #12]
 800df38:	6020      	str	r0, [r4, #0]
 800df3a:	4313      	orrs	r3, r2
 800df3c:	81a3      	strh	r3, [r4, #12]
 800df3e:	9b00      	ldr	r3, [sp, #0]
 800df40:	6120      	str	r0, [r4, #16]
 800df42:	6163      	str	r3, [r4, #20]
 800df44:	9b01      	ldr	r3, [sp, #4]
 800df46:	2b00      	cmp	r3, #0
 800df48:	d00d      	beq.n	800df66 <__smakebuf_r+0x7a>
 800df4a:	0028      	movs	r0, r5
 800df4c:	230e      	movs	r3, #14
 800df4e:	5ee1      	ldrsh	r1, [r4, r3]
 800df50:	f000 fb2a 	bl	800e5a8 <_isatty_r>
 800df54:	2800      	cmp	r0, #0
 800df56:	d006      	beq.n	800df66 <__smakebuf_r+0x7a>
 800df58:	2203      	movs	r2, #3
 800df5a:	89a3      	ldrh	r3, [r4, #12]
 800df5c:	4393      	bics	r3, r2
 800df5e:	001a      	movs	r2, r3
 800df60:	2301      	movs	r3, #1
 800df62:	4313      	orrs	r3, r2
 800df64:	81a3      	strh	r3, [r4, #12]
 800df66:	89a0      	ldrh	r0, [r4, #12]
 800df68:	4307      	orrs	r7, r0
 800df6a:	81a7      	strh	r7, [r4, #12]
 800df6c:	e7cb      	b.n	800df06 <__smakebuf_r+0x1a>
 800df6e:	46c0      	nop			; (mov r8, r8)
 800df70:	0800d6d1 	.word	0x0800d6d1

0800df74 <__malloc_lock>:
 800df74:	b510      	push	{r4, lr}
 800df76:	4802      	ldr	r0, [pc, #8]	; (800df80 <__malloc_lock+0xc>)
 800df78:	f7ff fcad 	bl	800d8d6 <__retarget_lock_acquire_recursive>
 800df7c:	bd10      	pop	{r4, pc}
 800df7e:	46c0      	nop			; (mov r8, r8)
 800df80:	20001df4 	.word	0x20001df4

0800df84 <__malloc_unlock>:
 800df84:	b510      	push	{r4, lr}
 800df86:	4802      	ldr	r0, [pc, #8]	; (800df90 <__malloc_unlock+0xc>)
 800df88:	f7ff fca6 	bl	800d8d8 <__retarget_lock_release_recursive>
 800df8c:	bd10      	pop	{r4, pc}
 800df8e:	46c0      	nop			; (mov r8, r8)
 800df90:	20001df4 	.word	0x20001df4

0800df94 <__sfputc_r>:
 800df94:	6893      	ldr	r3, [r2, #8]
 800df96:	b510      	push	{r4, lr}
 800df98:	3b01      	subs	r3, #1
 800df9a:	6093      	str	r3, [r2, #8]
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	da04      	bge.n	800dfaa <__sfputc_r+0x16>
 800dfa0:	6994      	ldr	r4, [r2, #24]
 800dfa2:	42a3      	cmp	r3, r4
 800dfa4:	db07      	blt.n	800dfb6 <__sfputc_r+0x22>
 800dfa6:	290a      	cmp	r1, #10
 800dfa8:	d005      	beq.n	800dfb6 <__sfputc_r+0x22>
 800dfaa:	6813      	ldr	r3, [r2, #0]
 800dfac:	1c58      	adds	r0, r3, #1
 800dfae:	6010      	str	r0, [r2, #0]
 800dfb0:	7019      	strb	r1, [r3, #0]
 800dfb2:	0008      	movs	r0, r1
 800dfb4:	bd10      	pop	{r4, pc}
 800dfb6:	f7ff fe69 	bl	800dc8c <__swbuf_r>
 800dfba:	0001      	movs	r1, r0
 800dfbc:	e7f9      	b.n	800dfb2 <__sfputc_r+0x1e>

0800dfbe <__sfputs_r>:
 800dfbe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfc0:	0006      	movs	r6, r0
 800dfc2:	000f      	movs	r7, r1
 800dfc4:	0014      	movs	r4, r2
 800dfc6:	18d5      	adds	r5, r2, r3
 800dfc8:	42ac      	cmp	r4, r5
 800dfca:	d101      	bne.n	800dfd0 <__sfputs_r+0x12>
 800dfcc:	2000      	movs	r0, #0
 800dfce:	e007      	b.n	800dfe0 <__sfputs_r+0x22>
 800dfd0:	7821      	ldrb	r1, [r4, #0]
 800dfd2:	003a      	movs	r2, r7
 800dfd4:	0030      	movs	r0, r6
 800dfd6:	f7ff ffdd 	bl	800df94 <__sfputc_r>
 800dfda:	3401      	adds	r4, #1
 800dfdc:	1c43      	adds	r3, r0, #1
 800dfde:	d1f3      	bne.n	800dfc8 <__sfputs_r+0xa>
 800dfe0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800dfe4 <_vfiprintf_r>:
 800dfe4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dfe6:	b0a1      	sub	sp, #132	; 0x84
 800dfe8:	0006      	movs	r6, r0
 800dfea:	000c      	movs	r4, r1
 800dfec:	001f      	movs	r7, r3
 800dfee:	9203      	str	r2, [sp, #12]
 800dff0:	2800      	cmp	r0, #0
 800dff2:	d004      	beq.n	800dffe <_vfiprintf_r+0x1a>
 800dff4:	6983      	ldr	r3, [r0, #24]
 800dff6:	2b00      	cmp	r3, #0
 800dff8:	d101      	bne.n	800dffe <_vfiprintf_r+0x1a>
 800dffa:	f7ff fba7 	bl	800d74c <__sinit>
 800dffe:	4b8e      	ldr	r3, [pc, #568]	; (800e238 <_vfiprintf_r+0x254>)
 800e000:	429c      	cmp	r4, r3
 800e002:	d11c      	bne.n	800e03e <_vfiprintf_r+0x5a>
 800e004:	6874      	ldr	r4, [r6, #4]
 800e006:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e008:	07db      	lsls	r3, r3, #31
 800e00a:	d405      	bmi.n	800e018 <_vfiprintf_r+0x34>
 800e00c:	89a3      	ldrh	r3, [r4, #12]
 800e00e:	059b      	lsls	r3, r3, #22
 800e010:	d402      	bmi.n	800e018 <_vfiprintf_r+0x34>
 800e012:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e014:	f7ff fc5f 	bl	800d8d6 <__retarget_lock_acquire_recursive>
 800e018:	89a3      	ldrh	r3, [r4, #12]
 800e01a:	071b      	lsls	r3, r3, #28
 800e01c:	d502      	bpl.n	800e024 <_vfiprintf_r+0x40>
 800e01e:	6923      	ldr	r3, [r4, #16]
 800e020:	2b00      	cmp	r3, #0
 800e022:	d11d      	bne.n	800e060 <_vfiprintf_r+0x7c>
 800e024:	0021      	movs	r1, r4
 800e026:	0030      	movs	r0, r6
 800e028:	f7ff fe9a 	bl	800dd60 <__swsetup_r>
 800e02c:	2800      	cmp	r0, #0
 800e02e:	d017      	beq.n	800e060 <_vfiprintf_r+0x7c>
 800e030:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e032:	07db      	lsls	r3, r3, #31
 800e034:	d50d      	bpl.n	800e052 <_vfiprintf_r+0x6e>
 800e036:	2001      	movs	r0, #1
 800e038:	4240      	negs	r0, r0
 800e03a:	b021      	add	sp, #132	; 0x84
 800e03c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e03e:	4b7f      	ldr	r3, [pc, #508]	; (800e23c <_vfiprintf_r+0x258>)
 800e040:	429c      	cmp	r4, r3
 800e042:	d101      	bne.n	800e048 <_vfiprintf_r+0x64>
 800e044:	68b4      	ldr	r4, [r6, #8]
 800e046:	e7de      	b.n	800e006 <_vfiprintf_r+0x22>
 800e048:	4b7d      	ldr	r3, [pc, #500]	; (800e240 <_vfiprintf_r+0x25c>)
 800e04a:	429c      	cmp	r4, r3
 800e04c:	d1db      	bne.n	800e006 <_vfiprintf_r+0x22>
 800e04e:	68f4      	ldr	r4, [r6, #12]
 800e050:	e7d9      	b.n	800e006 <_vfiprintf_r+0x22>
 800e052:	89a3      	ldrh	r3, [r4, #12]
 800e054:	059b      	lsls	r3, r3, #22
 800e056:	d4ee      	bmi.n	800e036 <_vfiprintf_r+0x52>
 800e058:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e05a:	f7ff fc3d 	bl	800d8d8 <__retarget_lock_release_recursive>
 800e05e:	e7ea      	b.n	800e036 <_vfiprintf_r+0x52>
 800e060:	2300      	movs	r3, #0
 800e062:	ad08      	add	r5, sp, #32
 800e064:	616b      	str	r3, [r5, #20]
 800e066:	3320      	adds	r3, #32
 800e068:	766b      	strb	r3, [r5, #25]
 800e06a:	3310      	adds	r3, #16
 800e06c:	76ab      	strb	r3, [r5, #26]
 800e06e:	9707      	str	r7, [sp, #28]
 800e070:	9f03      	ldr	r7, [sp, #12]
 800e072:	783b      	ldrb	r3, [r7, #0]
 800e074:	2b00      	cmp	r3, #0
 800e076:	d001      	beq.n	800e07c <_vfiprintf_r+0x98>
 800e078:	2b25      	cmp	r3, #37	; 0x25
 800e07a:	d14e      	bne.n	800e11a <_vfiprintf_r+0x136>
 800e07c:	9b03      	ldr	r3, [sp, #12]
 800e07e:	1afb      	subs	r3, r7, r3
 800e080:	9305      	str	r3, [sp, #20]
 800e082:	9b03      	ldr	r3, [sp, #12]
 800e084:	429f      	cmp	r7, r3
 800e086:	d00d      	beq.n	800e0a4 <_vfiprintf_r+0xc0>
 800e088:	9b05      	ldr	r3, [sp, #20]
 800e08a:	0021      	movs	r1, r4
 800e08c:	0030      	movs	r0, r6
 800e08e:	9a03      	ldr	r2, [sp, #12]
 800e090:	f7ff ff95 	bl	800dfbe <__sfputs_r>
 800e094:	1c43      	adds	r3, r0, #1
 800e096:	d100      	bne.n	800e09a <_vfiprintf_r+0xb6>
 800e098:	e0b5      	b.n	800e206 <_vfiprintf_r+0x222>
 800e09a:	696a      	ldr	r2, [r5, #20]
 800e09c:	9b05      	ldr	r3, [sp, #20]
 800e09e:	4694      	mov	ip, r2
 800e0a0:	4463      	add	r3, ip
 800e0a2:	616b      	str	r3, [r5, #20]
 800e0a4:	783b      	ldrb	r3, [r7, #0]
 800e0a6:	2b00      	cmp	r3, #0
 800e0a8:	d100      	bne.n	800e0ac <_vfiprintf_r+0xc8>
 800e0aa:	e0ac      	b.n	800e206 <_vfiprintf_r+0x222>
 800e0ac:	2201      	movs	r2, #1
 800e0ae:	1c7b      	adds	r3, r7, #1
 800e0b0:	9303      	str	r3, [sp, #12]
 800e0b2:	2300      	movs	r3, #0
 800e0b4:	4252      	negs	r2, r2
 800e0b6:	606a      	str	r2, [r5, #4]
 800e0b8:	a904      	add	r1, sp, #16
 800e0ba:	3254      	adds	r2, #84	; 0x54
 800e0bc:	1852      	adds	r2, r2, r1
 800e0be:	602b      	str	r3, [r5, #0]
 800e0c0:	60eb      	str	r3, [r5, #12]
 800e0c2:	60ab      	str	r3, [r5, #8]
 800e0c4:	7013      	strb	r3, [r2, #0]
 800e0c6:	65ab      	str	r3, [r5, #88]	; 0x58
 800e0c8:	9b03      	ldr	r3, [sp, #12]
 800e0ca:	2205      	movs	r2, #5
 800e0cc:	7819      	ldrb	r1, [r3, #0]
 800e0ce:	485d      	ldr	r0, [pc, #372]	; (800e244 <_vfiprintf_r+0x260>)
 800e0d0:	f000 fa7c 	bl	800e5cc <memchr>
 800e0d4:	9b03      	ldr	r3, [sp, #12]
 800e0d6:	1c5f      	adds	r7, r3, #1
 800e0d8:	2800      	cmp	r0, #0
 800e0da:	d120      	bne.n	800e11e <_vfiprintf_r+0x13a>
 800e0dc:	682a      	ldr	r2, [r5, #0]
 800e0de:	06d3      	lsls	r3, r2, #27
 800e0e0:	d504      	bpl.n	800e0ec <_vfiprintf_r+0x108>
 800e0e2:	2353      	movs	r3, #83	; 0x53
 800e0e4:	a904      	add	r1, sp, #16
 800e0e6:	185b      	adds	r3, r3, r1
 800e0e8:	2120      	movs	r1, #32
 800e0ea:	7019      	strb	r1, [r3, #0]
 800e0ec:	0713      	lsls	r3, r2, #28
 800e0ee:	d504      	bpl.n	800e0fa <_vfiprintf_r+0x116>
 800e0f0:	2353      	movs	r3, #83	; 0x53
 800e0f2:	a904      	add	r1, sp, #16
 800e0f4:	185b      	adds	r3, r3, r1
 800e0f6:	212b      	movs	r1, #43	; 0x2b
 800e0f8:	7019      	strb	r1, [r3, #0]
 800e0fa:	9b03      	ldr	r3, [sp, #12]
 800e0fc:	781b      	ldrb	r3, [r3, #0]
 800e0fe:	2b2a      	cmp	r3, #42	; 0x2a
 800e100:	d016      	beq.n	800e130 <_vfiprintf_r+0x14c>
 800e102:	2100      	movs	r1, #0
 800e104:	68eb      	ldr	r3, [r5, #12]
 800e106:	9f03      	ldr	r7, [sp, #12]
 800e108:	783a      	ldrb	r2, [r7, #0]
 800e10a:	1c78      	adds	r0, r7, #1
 800e10c:	3a30      	subs	r2, #48	; 0x30
 800e10e:	4684      	mov	ip, r0
 800e110:	2a09      	cmp	r2, #9
 800e112:	d94f      	bls.n	800e1b4 <_vfiprintf_r+0x1d0>
 800e114:	2900      	cmp	r1, #0
 800e116:	d111      	bne.n	800e13c <_vfiprintf_r+0x158>
 800e118:	e017      	b.n	800e14a <_vfiprintf_r+0x166>
 800e11a:	3701      	adds	r7, #1
 800e11c:	e7a9      	b.n	800e072 <_vfiprintf_r+0x8e>
 800e11e:	4b49      	ldr	r3, [pc, #292]	; (800e244 <_vfiprintf_r+0x260>)
 800e120:	682a      	ldr	r2, [r5, #0]
 800e122:	1ac0      	subs	r0, r0, r3
 800e124:	2301      	movs	r3, #1
 800e126:	4083      	lsls	r3, r0
 800e128:	4313      	orrs	r3, r2
 800e12a:	602b      	str	r3, [r5, #0]
 800e12c:	9703      	str	r7, [sp, #12]
 800e12e:	e7cb      	b.n	800e0c8 <_vfiprintf_r+0xe4>
 800e130:	9b07      	ldr	r3, [sp, #28]
 800e132:	1d19      	adds	r1, r3, #4
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	9107      	str	r1, [sp, #28]
 800e138:	2b00      	cmp	r3, #0
 800e13a:	db01      	blt.n	800e140 <_vfiprintf_r+0x15c>
 800e13c:	930b      	str	r3, [sp, #44]	; 0x2c
 800e13e:	e004      	b.n	800e14a <_vfiprintf_r+0x166>
 800e140:	425b      	negs	r3, r3
 800e142:	60eb      	str	r3, [r5, #12]
 800e144:	2302      	movs	r3, #2
 800e146:	4313      	orrs	r3, r2
 800e148:	602b      	str	r3, [r5, #0]
 800e14a:	783b      	ldrb	r3, [r7, #0]
 800e14c:	2b2e      	cmp	r3, #46	; 0x2e
 800e14e:	d10a      	bne.n	800e166 <_vfiprintf_r+0x182>
 800e150:	787b      	ldrb	r3, [r7, #1]
 800e152:	2b2a      	cmp	r3, #42	; 0x2a
 800e154:	d137      	bne.n	800e1c6 <_vfiprintf_r+0x1e2>
 800e156:	9b07      	ldr	r3, [sp, #28]
 800e158:	3702      	adds	r7, #2
 800e15a:	1d1a      	adds	r2, r3, #4
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	9207      	str	r2, [sp, #28]
 800e160:	2b00      	cmp	r3, #0
 800e162:	db2d      	blt.n	800e1c0 <_vfiprintf_r+0x1dc>
 800e164:	9309      	str	r3, [sp, #36]	; 0x24
 800e166:	2203      	movs	r2, #3
 800e168:	7839      	ldrb	r1, [r7, #0]
 800e16a:	4837      	ldr	r0, [pc, #220]	; (800e248 <_vfiprintf_r+0x264>)
 800e16c:	f000 fa2e 	bl	800e5cc <memchr>
 800e170:	2800      	cmp	r0, #0
 800e172:	d007      	beq.n	800e184 <_vfiprintf_r+0x1a0>
 800e174:	4b34      	ldr	r3, [pc, #208]	; (800e248 <_vfiprintf_r+0x264>)
 800e176:	682a      	ldr	r2, [r5, #0]
 800e178:	1ac0      	subs	r0, r0, r3
 800e17a:	2340      	movs	r3, #64	; 0x40
 800e17c:	4083      	lsls	r3, r0
 800e17e:	4313      	orrs	r3, r2
 800e180:	3701      	adds	r7, #1
 800e182:	602b      	str	r3, [r5, #0]
 800e184:	7839      	ldrb	r1, [r7, #0]
 800e186:	1c7b      	adds	r3, r7, #1
 800e188:	2206      	movs	r2, #6
 800e18a:	4830      	ldr	r0, [pc, #192]	; (800e24c <_vfiprintf_r+0x268>)
 800e18c:	9303      	str	r3, [sp, #12]
 800e18e:	7629      	strb	r1, [r5, #24]
 800e190:	f000 fa1c 	bl	800e5cc <memchr>
 800e194:	2800      	cmp	r0, #0
 800e196:	d045      	beq.n	800e224 <_vfiprintf_r+0x240>
 800e198:	4b2d      	ldr	r3, [pc, #180]	; (800e250 <_vfiprintf_r+0x26c>)
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d127      	bne.n	800e1ee <_vfiprintf_r+0x20a>
 800e19e:	2207      	movs	r2, #7
 800e1a0:	9b07      	ldr	r3, [sp, #28]
 800e1a2:	3307      	adds	r3, #7
 800e1a4:	4393      	bics	r3, r2
 800e1a6:	3308      	adds	r3, #8
 800e1a8:	9307      	str	r3, [sp, #28]
 800e1aa:	696b      	ldr	r3, [r5, #20]
 800e1ac:	9a04      	ldr	r2, [sp, #16]
 800e1ae:	189b      	adds	r3, r3, r2
 800e1b0:	616b      	str	r3, [r5, #20]
 800e1b2:	e75d      	b.n	800e070 <_vfiprintf_r+0x8c>
 800e1b4:	210a      	movs	r1, #10
 800e1b6:	434b      	muls	r3, r1
 800e1b8:	4667      	mov	r7, ip
 800e1ba:	189b      	adds	r3, r3, r2
 800e1bc:	3909      	subs	r1, #9
 800e1be:	e7a3      	b.n	800e108 <_vfiprintf_r+0x124>
 800e1c0:	2301      	movs	r3, #1
 800e1c2:	425b      	negs	r3, r3
 800e1c4:	e7ce      	b.n	800e164 <_vfiprintf_r+0x180>
 800e1c6:	2300      	movs	r3, #0
 800e1c8:	001a      	movs	r2, r3
 800e1ca:	3701      	adds	r7, #1
 800e1cc:	606b      	str	r3, [r5, #4]
 800e1ce:	7839      	ldrb	r1, [r7, #0]
 800e1d0:	1c78      	adds	r0, r7, #1
 800e1d2:	3930      	subs	r1, #48	; 0x30
 800e1d4:	4684      	mov	ip, r0
 800e1d6:	2909      	cmp	r1, #9
 800e1d8:	d903      	bls.n	800e1e2 <_vfiprintf_r+0x1fe>
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d0c3      	beq.n	800e166 <_vfiprintf_r+0x182>
 800e1de:	9209      	str	r2, [sp, #36]	; 0x24
 800e1e0:	e7c1      	b.n	800e166 <_vfiprintf_r+0x182>
 800e1e2:	230a      	movs	r3, #10
 800e1e4:	435a      	muls	r2, r3
 800e1e6:	4667      	mov	r7, ip
 800e1e8:	1852      	adds	r2, r2, r1
 800e1ea:	3b09      	subs	r3, #9
 800e1ec:	e7ef      	b.n	800e1ce <_vfiprintf_r+0x1ea>
 800e1ee:	ab07      	add	r3, sp, #28
 800e1f0:	9300      	str	r3, [sp, #0]
 800e1f2:	0022      	movs	r2, r4
 800e1f4:	0029      	movs	r1, r5
 800e1f6:	0030      	movs	r0, r6
 800e1f8:	4b16      	ldr	r3, [pc, #88]	; (800e254 <_vfiprintf_r+0x270>)
 800e1fa:	e000      	b.n	800e1fe <_vfiprintf_r+0x21a>
 800e1fc:	bf00      	nop
 800e1fe:	9004      	str	r0, [sp, #16]
 800e200:	9b04      	ldr	r3, [sp, #16]
 800e202:	3301      	adds	r3, #1
 800e204:	d1d1      	bne.n	800e1aa <_vfiprintf_r+0x1c6>
 800e206:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e208:	07db      	lsls	r3, r3, #31
 800e20a:	d405      	bmi.n	800e218 <_vfiprintf_r+0x234>
 800e20c:	89a3      	ldrh	r3, [r4, #12]
 800e20e:	059b      	lsls	r3, r3, #22
 800e210:	d402      	bmi.n	800e218 <_vfiprintf_r+0x234>
 800e212:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e214:	f7ff fb60 	bl	800d8d8 <__retarget_lock_release_recursive>
 800e218:	89a3      	ldrh	r3, [r4, #12]
 800e21a:	065b      	lsls	r3, r3, #25
 800e21c:	d500      	bpl.n	800e220 <_vfiprintf_r+0x23c>
 800e21e:	e70a      	b.n	800e036 <_vfiprintf_r+0x52>
 800e220:	980d      	ldr	r0, [sp, #52]	; 0x34
 800e222:	e70a      	b.n	800e03a <_vfiprintf_r+0x56>
 800e224:	ab07      	add	r3, sp, #28
 800e226:	9300      	str	r3, [sp, #0]
 800e228:	0022      	movs	r2, r4
 800e22a:	0029      	movs	r1, r5
 800e22c:	0030      	movs	r0, r6
 800e22e:	4b09      	ldr	r3, [pc, #36]	; (800e254 <_vfiprintf_r+0x270>)
 800e230:	f000 f882 	bl	800e338 <_printf_i>
 800e234:	e7e3      	b.n	800e1fe <_vfiprintf_r+0x21a>
 800e236:	46c0      	nop			; (mov r8, r8)
 800e238:	0800eec4 	.word	0x0800eec4
 800e23c:	0800eee4 	.word	0x0800eee4
 800e240:	0800eea4 	.word	0x0800eea4
 800e244:	0800ef08 	.word	0x0800ef08
 800e248:	0800ef0e 	.word	0x0800ef0e
 800e24c:	0800ef12 	.word	0x0800ef12
 800e250:	00000000 	.word	0x00000000
 800e254:	0800dfbf 	.word	0x0800dfbf

0800e258 <_printf_common>:
 800e258:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e25a:	0015      	movs	r5, r2
 800e25c:	9301      	str	r3, [sp, #4]
 800e25e:	688a      	ldr	r2, [r1, #8]
 800e260:	690b      	ldr	r3, [r1, #16]
 800e262:	000c      	movs	r4, r1
 800e264:	9000      	str	r0, [sp, #0]
 800e266:	4293      	cmp	r3, r2
 800e268:	da00      	bge.n	800e26c <_printf_common+0x14>
 800e26a:	0013      	movs	r3, r2
 800e26c:	0022      	movs	r2, r4
 800e26e:	602b      	str	r3, [r5, #0]
 800e270:	3243      	adds	r2, #67	; 0x43
 800e272:	7812      	ldrb	r2, [r2, #0]
 800e274:	2a00      	cmp	r2, #0
 800e276:	d001      	beq.n	800e27c <_printf_common+0x24>
 800e278:	3301      	adds	r3, #1
 800e27a:	602b      	str	r3, [r5, #0]
 800e27c:	6823      	ldr	r3, [r4, #0]
 800e27e:	069b      	lsls	r3, r3, #26
 800e280:	d502      	bpl.n	800e288 <_printf_common+0x30>
 800e282:	682b      	ldr	r3, [r5, #0]
 800e284:	3302      	adds	r3, #2
 800e286:	602b      	str	r3, [r5, #0]
 800e288:	6822      	ldr	r2, [r4, #0]
 800e28a:	2306      	movs	r3, #6
 800e28c:	0017      	movs	r7, r2
 800e28e:	401f      	ands	r7, r3
 800e290:	421a      	tst	r2, r3
 800e292:	d027      	beq.n	800e2e4 <_printf_common+0x8c>
 800e294:	0023      	movs	r3, r4
 800e296:	3343      	adds	r3, #67	; 0x43
 800e298:	781b      	ldrb	r3, [r3, #0]
 800e29a:	1e5a      	subs	r2, r3, #1
 800e29c:	4193      	sbcs	r3, r2
 800e29e:	6822      	ldr	r2, [r4, #0]
 800e2a0:	0692      	lsls	r2, r2, #26
 800e2a2:	d430      	bmi.n	800e306 <_printf_common+0xae>
 800e2a4:	0022      	movs	r2, r4
 800e2a6:	9901      	ldr	r1, [sp, #4]
 800e2a8:	9800      	ldr	r0, [sp, #0]
 800e2aa:	9e08      	ldr	r6, [sp, #32]
 800e2ac:	3243      	adds	r2, #67	; 0x43
 800e2ae:	47b0      	blx	r6
 800e2b0:	1c43      	adds	r3, r0, #1
 800e2b2:	d025      	beq.n	800e300 <_printf_common+0xa8>
 800e2b4:	2306      	movs	r3, #6
 800e2b6:	6820      	ldr	r0, [r4, #0]
 800e2b8:	682a      	ldr	r2, [r5, #0]
 800e2ba:	68e1      	ldr	r1, [r4, #12]
 800e2bc:	2500      	movs	r5, #0
 800e2be:	4003      	ands	r3, r0
 800e2c0:	2b04      	cmp	r3, #4
 800e2c2:	d103      	bne.n	800e2cc <_printf_common+0x74>
 800e2c4:	1a8d      	subs	r5, r1, r2
 800e2c6:	43eb      	mvns	r3, r5
 800e2c8:	17db      	asrs	r3, r3, #31
 800e2ca:	401d      	ands	r5, r3
 800e2cc:	68a3      	ldr	r3, [r4, #8]
 800e2ce:	6922      	ldr	r2, [r4, #16]
 800e2d0:	4293      	cmp	r3, r2
 800e2d2:	dd01      	ble.n	800e2d8 <_printf_common+0x80>
 800e2d4:	1a9b      	subs	r3, r3, r2
 800e2d6:	18ed      	adds	r5, r5, r3
 800e2d8:	2700      	movs	r7, #0
 800e2da:	42bd      	cmp	r5, r7
 800e2dc:	d120      	bne.n	800e320 <_printf_common+0xc8>
 800e2de:	2000      	movs	r0, #0
 800e2e0:	e010      	b.n	800e304 <_printf_common+0xac>
 800e2e2:	3701      	adds	r7, #1
 800e2e4:	68e3      	ldr	r3, [r4, #12]
 800e2e6:	682a      	ldr	r2, [r5, #0]
 800e2e8:	1a9b      	subs	r3, r3, r2
 800e2ea:	42bb      	cmp	r3, r7
 800e2ec:	ddd2      	ble.n	800e294 <_printf_common+0x3c>
 800e2ee:	0022      	movs	r2, r4
 800e2f0:	2301      	movs	r3, #1
 800e2f2:	9901      	ldr	r1, [sp, #4]
 800e2f4:	9800      	ldr	r0, [sp, #0]
 800e2f6:	9e08      	ldr	r6, [sp, #32]
 800e2f8:	3219      	adds	r2, #25
 800e2fa:	47b0      	blx	r6
 800e2fc:	1c43      	adds	r3, r0, #1
 800e2fe:	d1f0      	bne.n	800e2e2 <_printf_common+0x8a>
 800e300:	2001      	movs	r0, #1
 800e302:	4240      	negs	r0, r0
 800e304:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e306:	2030      	movs	r0, #48	; 0x30
 800e308:	18e1      	adds	r1, r4, r3
 800e30a:	3143      	adds	r1, #67	; 0x43
 800e30c:	7008      	strb	r0, [r1, #0]
 800e30e:	0021      	movs	r1, r4
 800e310:	1c5a      	adds	r2, r3, #1
 800e312:	3145      	adds	r1, #69	; 0x45
 800e314:	7809      	ldrb	r1, [r1, #0]
 800e316:	18a2      	adds	r2, r4, r2
 800e318:	3243      	adds	r2, #67	; 0x43
 800e31a:	3302      	adds	r3, #2
 800e31c:	7011      	strb	r1, [r2, #0]
 800e31e:	e7c1      	b.n	800e2a4 <_printf_common+0x4c>
 800e320:	0022      	movs	r2, r4
 800e322:	2301      	movs	r3, #1
 800e324:	9901      	ldr	r1, [sp, #4]
 800e326:	9800      	ldr	r0, [sp, #0]
 800e328:	9e08      	ldr	r6, [sp, #32]
 800e32a:	321a      	adds	r2, #26
 800e32c:	47b0      	blx	r6
 800e32e:	1c43      	adds	r3, r0, #1
 800e330:	d0e6      	beq.n	800e300 <_printf_common+0xa8>
 800e332:	3701      	adds	r7, #1
 800e334:	e7d1      	b.n	800e2da <_printf_common+0x82>
	...

0800e338 <_printf_i>:
 800e338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e33a:	b08b      	sub	sp, #44	; 0x2c
 800e33c:	9206      	str	r2, [sp, #24]
 800e33e:	000a      	movs	r2, r1
 800e340:	3243      	adds	r2, #67	; 0x43
 800e342:	9307      	str	r3, [sp, #28]
 800e344:	9005      	str	r0, [sp, #20]
 800e346:	9204      	str	r2, [sp, #16]
 800e348:	7e0a      	ldrb	r2, [r1, #24]
 800e34a:	000c      	movs	r4, r1
 800e34c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e34e:	2a78      	cmp	r2, #120	; 0x78
 800e350:	d806      	bhi.n	800e360 <_printf_i+0x28>
 800e352:	2a62      	cmp	r2, #98	; 0x62
 800e354:	d808      	bhi.n	800e368 <_printf_i+0x30>
 800e356:	2a00      	cmp	r2, #0
 800e358:	d100      	bne.n	800e35c <_printf_i+0x24>
 800e35a:	e0c0      	b.n	800e4de <_printf_i+0x1a6>
 800e35c:	2a58      	cmp	r2, #88	; 0x58
 800e35e:	d052      	beq.n	800e406 <_printf_i+0xce>
 800e360:	0026      	movs	r6, r4
 800e362:	3642      	adds	r6, #66	; 0x42
 800e364:	7032      	strb	r2, [r6, #0]
 800e366:	e022      	b.n	800e3ae <_printf_i+0x76>
 800e368:	0010      	movs	r0, r2
 800e36a:	3863      	subs	r0, #99	; 0x63
 800e36c:	2815      	cmp	r0, #21
 800e36e:	d8f7      	bhi.n	800e360 <_printf_i+0x28>
 800e370:	f7f1 fed2 	bl	8000118 <__gnu_thumb1_case_shi>
 800e374:	001f0016 	.word	0x001f0016
 800e378:	fff6fff6 	.word	0xfff6fff6
 800e37c:	fff6fff6 	.word	0xfff6fff6
 800e380:	fff6001f 	.word	0xfff6001f
 800e384:	fff6fff6 	.word	0xfff6fff6
 800e388:	00a8fff6 	.word	0x00a8fff6
 800e38c:	009a0036 	.word	0x009a0036
 800e390:	fff6fff6 	.word	0xfff6fff6
 800e394:	fff600b9 	.word	0xfff600b9
 800e398:	fff60036 	.word	0xfff60036
 800e39c:	009efff6 	.word	0x009efff6
 800e3a0:	0026      	movs	r6, r4
 800e3a2:	681a      	ldr	r2, [r3, #0]
 800e3a4:	3642      	adds	r6, #66	; 0x42
 800e3a6:	1d11      	adds	r1, r2, #4
 800e3a8:	6019      	str	r1, [r3, #0]
 800e3aa:	6813      	ldr	r3, [r2, #0]
 800e3ac:	7033      	strb	r3, [r6, #0]
 800e3ae:	2301      	movs	r3, #1
 800e3b0:	e0a7      	b.n	800e502 <_printf_i+0x1ca>
 800e3b2:	6808      	ldr	r0, [r1, #0]
 800e3b4:	6819      	ldr	r1, [r3, #0]
 800e3b6:	1d0a      	adds	r2, r1, #4
 800e3b8:	0605      	lsls	r5, r0, #24
 800e3ba:	d50b      	bpl.n	800e3d4 <_printf_i+0x9c>
 800e3bc:	680d      	ldr	r5, [r1, #0]
 800e3be:	601a      	str	r2, [r3, #0]
 800e3c0:	2d00      	cmp	r5, #0
 800e3c2:	da03      	bge.n	800e3cc <_printf_i+0x94>
 800e3c4:	232d      	movs	r3, #45	; 0x2d
 800e3c6:	9a04      	ldr	r2, [sp, #16]
 800e3c8:	426d      	negs	r5, r5
 800e3ca:	7013      	strb	r3, [r2, #0]
 800e3cc:	4b61      	ldr	r3, [pc, #388]	; (800e554 <_printf_i+0x21c>)
 800e3ce:	270a      	movs	r7, #10
 800e3d0:	9303      	str	r3, [sp, #12]
 800e3d2:	e032      	b.n	800e43a <_printf_i+0x102>
 800e3d4:	680d      	ldr	r5, [r1, #0]
 800e3d6:	601a      	str	r2, [r3, #0]
 800e3d8:	0641      	lsls	r1, r0, #25
 800e3da:	d5f1      	bpl.n	800e3c0 <_printf_i+0x88>
 800e3dc:	b22d      	sxth	r5, r5
 800e3de:	e7ef      	b.n	800e3c0 <_printf_i+0x88>
 800e3e0:	680d      	ldr	r5, [r1, #0]
 800e3e2:	6819      	ldr	r1, [r3, #0]
 800e3e4:	1d08      	adds	r0, r1, #4
 800e3e6:	6018      	str	r0, [r3, #0]
 800e3e8:	062e      	lsls	r6, r5, #24
 800e3ea:	d501      	bpl.n	800e3f0 <_printf_i+0xb8>
 800e3ec:	680d      	ldr	r5, [r1, #0]
 800e3ee:	e003      	b.n	800e3f8 <_printf_i+0xc0>
 800e3f0:	066d      	lsls	r5, r5, #25
 800e3f2:	d5fb      	bpl.n	800e3ec <_printf_i+0xb4>
 800e3f4:	680d      	ldr	r5, [r1, #0]
 800e3f6:	b2ad      	uxth	r5, r5
 800e3f8:	4b56      	ldr	r3, [pc, #344]	; (800e554 <_printf_i+0x21c>)
 800e3fa:	270a      	movs	r7, #10
 800e3fc:	9303      	str	r3, [sp, #12]
 800e3fe:	2a6f      	cmp	r2, #111	; 0x6f
 800e400:	d117      	bne.n	800e432 <_printf_i+0xfa>
 800e402:	2708      	movs	r7, #8
 800e404:	e015      	b.n	800e432 <_printf_i+0xfa>
 800e406:	3145      	adds	r1, #69	; 0x45
 800e408:	700a      	strb	r2, [r1, #0]
 800e40a:	4a52      	ldr	r2, [pc, #328]	; (800e554 <_printf_i+0x21c>)
 800e40c:	9203      	str	r2, [sp, #12]
 800e40e:	681a      	ldr	r2, [r3, #0]
 800e410:	6821      	ldr	r1, [r4, #0]
 800e412:	ca20      	ldmia	r2!, {r5}
 800e414:	601a      	str	r2, [r3, #0]
 800e416:	0608      	lsls	r0, r1, #24
 800e418:	d550      	bpl.n	800e4bc <_printf_i+0x184>
 800e41a:	07cb      	lsls	r3, r1, #31
 800e41c:	d502      	bpl.n	800e424 <_printf_i+0xec>
 800e41e:	2320      	movs	r3, #32
 800e420:	4319      	orrs	r1, r3
 800e422:	6021      	str	r1, [r4, #0]
 800e424:	2710      	movs	r7, #16
 800e426:	2d00      	cmp	r5, #0
 800e428:	d103      	bne.n	800e432 <_printf_i+0xfa>
 800e42a:	2320      	movs	r3, #32
 800e42c:	6822      	ldr	r2, [r4, #0]
 800e42e:	439a      	bics	r2, r3
 800e430:	6022      	str	r2, [r4, #0]
 800e432:	0023      	movs	r3, r4
 800e434:	2200      	movs	r2, #0
 800e436:	3343      	adds	r3, #67	; 0x43
 800e438:	701a      	strb	r2, [r3, #0]
 800e43a:	6863      	ldr	r3, [r4, #4]
 800e43c:	60a3      	str	r3, [r4, #8]
 800e43e:	2b00      	cmp	r3, #0
 800e440:	db03      	blt.n	800e44a <_printf_i+0x112>
 800e442:	2204      	movs	r2, #4
 800e444:	6821      	ldr	r1, [r4, #0]
 800e446:	4391      	bics	r1, r2
 800e448:	6021      	str	r1, [r4, #0]
 800e44a:	2d00      	cmp	r5, #0
 800e44c:	d102      	bne.n	800e454 <_printf_i+0x11c>
 800e44e:	9e04      	ldr	r6, [sp, #16]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d00c      	beq.n	800e46e <_printf_i+0x136>
 800e454:	9e04      	ldr	r6, [sp, #16]
 800e456:	0028      	movs	r0, r5
 800e458:	0039      	movs	r1, r7
 800e45a:	f7f1 feed 	bl	8000238 <__aeabi_uidivmod>
 800e45e:	9b03      	ldr	r3, [sp, #12]
 800e460:	3e01      	subs	r6, #1
 800e462:	5c5b      	ldrb	r3, [r3, r1]
 800e464:	7033      	strb	r3, [r6, #0]
 800e466:	002b      	movs	r3, r5
 800e468:	0005      	movs	r5, r0
 800e46a:	429f      	cmp	r7, r3
 800e46c:	d9f3      	bls.n	800e456 <_printf_i+0x11e>
 800e46e:	2f08      	cmp	r7, #8
 800e470:	d109      	bne.n	800e486 <_printf_i+0x14e>
 800e472:	6823      	ldr	r3, [r4, #0]
 800e474:	07db      	lsls	r3, r3, #31
 800e476:	d506      	bpl.n	800e486 <_printf_i+0x14e>
 800e478:	6863      	ldr	r3, [r4, #4]
 800e47a:	6922      	ldr	r2, [r4, #16]
 800e47c:	4293      	cmp	r3, r2
 800e47e:	dc02      	bgt.n	800e486 <_printf_i+0x14e>
 800e480:	2330      	movs	r3, #48	; 0x30
 800e482:	3e01      	subs	r6, #1
 800e484:	7033      	strb	r3, [r6, #0]
 800e486:	9b04      	ldr	r3, [sp, #16]
 800e488:	1b9b      	subs	r3, r3, r6
 800e48a:	6123      	str	r3, [r4, #16]
 800e48c:	9b07      	ldr	r3, [sp, #28]
 800e48e:	0021      	movs	r1, r4
 800e490:	9300      	str	r3, [sp, #0]
 800e492:	9805      	ldr	r0, [sp, #20]
 800e494:	9b06      	ldr	r3, [sp, #24]
 800e496:	aa09      	add	r2, sp, #36	; 0x24
 800e498:	f7ff fede 	bl	800e258 <_printf_common>
 800e49c:	1c43      	adds	r3, r0, #1
 800e49e:	d135      	bne.n	800e50c <_printf_i+0x1d4>
 800e4a0:	2001      	movs	r0, #1
 800e4a2:	4240      	negs	r0, r0
 800e4a4:	b00b      	add	sp, #44	; 0x2c
 800e4a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e4a8:	2220      	movs	r2, #32
 800e4aa:	6809      	ldr	r1, [r1, #0]
 800e4ac:	430a      	orrs	r2, r1
 800e4ae:	6022      	str	r2, [r4, #0]
 800e4b0:	0022      	movs	r2, r4
 800e4b2:	2178      	movs	r1, #120	; 0x78
 800e4b4:	3245      	adds	r2, #69	; 0x45
 800e4b6:	7011      	strb	r1, [r2, #0]
 800e4b8:	4a27      	ldr	r2, [pc, #156]	; (800e558 <_printf_i+0x220>)
 800e4ba:	e7a7      	b.n	800e40c <_printf_i+0xd4>
 800e4bc:	0648      	lsls	r0, r1, #25
 800e4be:	d5ac      	bpl.n	800e41a <_printf_i+0xe2>
 800e4c0:	b2ad      	uxth	r5, r5
 800e4c2:	e7aa      	b.n	800e41a <_printf_i+0xe2>
 800e4c4:	681a      	ldr	r2, [r3, #0]
 800e4c6:	680d      	ldr	r5, [r1, #0]
 800e4c8:	1d10      	adds	r0, r2, #4
 800e4ca:	6949      	ldr	r1, [r1, #20]
 800e4cc:	6018      	str	r0, [r3, #0]
 800e4ce:	6813      	ldr	r3, [r2, #0]
 800e4d0:	062e      	lsls	r6, r5, #24
 800e4d2:	d501      	bpl.n	800e4d8 <_printf_i+0x1a0>
 800e4d4:	6019      	str	r1, [r3, #0]
 800e4d6:	e002      	b.n	800e4de <_printf_i+0x1a6>
 800e4d8:	066d      	lsls	r5, r5, #25
 800e4da:	d5fb      	bpl.n	800e4d4 <_printf_i+0x19c>
 800e4dc:	8019      	strh	r1, [r3, #0]
 800e4de:	2300      	movs	r3, #0
 800e4e0:	9e04      	ldr	r6, [sp, #16]
 800e4e2:	6123      	str	r3, [r4, #16]
 800e4e4:	e7d2      	b.n	800e48c <_printf_i+0x154>
 800e4e6:	681a      	ldr	r2, [r3, #0]
 800e4e8:	1d11      	adds	r1, r2, #4
 800e4ea:	6019      	str	r1, [r3, #0]
 800e4ec:	6816      	ldr	r6, [r2, #0]
 800e4ee:	2100      	movs	r1, #0
 800e4f0:	0030      	movs	r0, r6
 800e4f2:	6862      	ldr	r2, [r4, #4]
 800e4f4:	f000 f86a 	bl	800e5cc <memchr>
 800e4f8:	2800      	cmp	r0, #0
 800e4fa:	d001      	beq.n	800e500 <_printf_i+0x1c8>
 800e4fc:	1b80      	subs	r0, r0, r6
 800e4fe:	6060      	str	r0, [r4, #4]
 800e500:	6863      	ldr	r3, [r4, #4]
 800e502:	6123      	str	r3, [r4, #16]
 800e504:	2300      	movs	r3, #0
 800e506:	9a04      	ldr	r2, [sp, #16]
 800e508:	7013      	strb	r3, [r2, #0]
 800e50a:	e7bf      	b.n	800e48c <_printf_i+0x154>
 800e50c:	6923      	ldr	r3, [r4, #16]
 800e50e:	0032      	movs	r2, r6
 800e510:	9906      	ldr	r1, [sp, #24]
 800e512:	9805      	ldr	r0, [sp, #20]
 800e514:	9d07      	ldr	r5, [sp, #28]
 800e516:	47a8      	blx	r5
 800e518:	1c43      	adds	r3, r0, #1
 800e51a:	d0c1      	beq.n	800e4a0 <_printf_i+0x168>
 800e51c:	6823      	ldr	r3, [r4, #0]
 800e51e:	079b      	lsls	r3, r3, #30
 800e520:	d415      	bmi.n	800e54e <_printf_i+0x216>
 800e522:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e524:	68e0      	ldr	r0, [r4, #12]
 800e526:	4298      	cmp	r0, r3
 800e528:	dabc      	bge.n	800e4a4 <_printf_i+0x16c>
 800e52a:	0018      	movs	r0, r3
 800e52c:	e7ba      	b.n	800e4a4 <_printf_i+0x16c>
 800e52e:	0022      	movs	r2, r4
 800e530:	2301      	movs	r3, #1
 800e532:	9906      	ldr	r1, [sp, #24]
 800e534:	9805      	ldr	r0, [sp, #20]
 800e536:	9e07      	ldr	r6, [sp, #28]
 800e538:	3219      	adds	r2, #25
 800e53a:	47b0      	blx	r6
 800e53c:	1c43      	adds	r3, r0, #1
 800e53e:	d0af      	beq.n	800e4a0 <_printf_i+0x168>
 800e540:	3501      	adds	r5, #1
 800e542:	68e3      	ldr	r3, [r4, #12]
 800e544:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e546:	1a9b      	subs	r3, r3, r2
 800e548:	42ab      	cmp	r3, r5
 800e54a:	dcf0      	bgt.n	800e52e <_printf_i+0x1f6>
 800e54c:	e7e9      	b.n	800e522 <_printf_i+0x1ea>
 800e54e:	2500      	movs	r5, #0
 800e550:	e7f7      	b.n	800e542 <_printf_i+0x20a>
 800e552:	46c0      	nop			; (mov r8, r8)
 800e554:	0800ef19 	.word	0x0800ef19
 800e558:	0800ef2a 	.word	0x0800ef2a

0800e55c <_read_r>:
 800e55c:	b570      	push	{r4, r5, r6, lr}
 800e55e:	0004      	movs	r4, r0
 800e560:	0008      	movs	r0, r1
 800e562:	0011      	movs	r1, r2
 800e564:	001a      	movs	r2, r3
 800e566:	2300      	movs	r3, #0
 800e568:	4d05      	ldr	r5, [pc, #20]	; (800e580 <_read_r+0x24>)
 800e56a:	602b      	str	r3, [r5, #0]
 800e56c:	f7f9 ffce 	bl	800850c <_read>
 800e570:	1c43      	adds	r3, r0, #1
 800e572:	d103      	bne.n	800e57c <_read_r+0x20>
 800e574:	682b      	ldr	r3, [r5, #0]
 800e576:	2b00      	cmp	r3, #0
 800e578:	d000      	beq.n	800e57c <_read_r+0x20>
 800e57a:	6023      	str	r3, [r4, #0]
 800e57c:	bd70      	pop	{r4, r5, r6, pc}
 800e57e:	46c0      	nop			; (mov r8, r8)
 800e580:	20001dfc 	.word	0x20001dfc

0800e584 <_fstat_r>:
 800e584:	2300      	movs	r3, #0
 800e586:	b570      	push	{r4, r5, r6, lr}
 800e588:	4d06      	ldr	r5, [pc, #24]	; (800e5a4 <_fstat_r+0x20>)
 800e58a:	0004      	movs	r4, r0
 800e58c:	0008      	movs	r0, r1
 800e58e:	0011      	movs	r1, r2
 800e590:	602b      	str	r3, [r5, #0]
 800e592:	f7f9 fffe 	bl	8008592 <_fstat>
 800e596:	1c43      	adds	r3, r0, #1
 800e598:	d103      	bne.n	800e5a2 <_fstat_r+0x1e>
 800e59a:	682b      	ldr	r3, [r5, #0]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d000      	beq.n	800e5a2 <_fstat_r+0x1e>
 800e5a0:	6023      	str	r3, [r4, #0]
 800e5a2:	bd70      	pop	{r4, r5, r6, pc}
 800e5a4:	20001dfc 	.word	0x20001dfc

0800e5a8 <_isatty_r>:
 800e5a8:	2300      	movs	r3, #0
 800e5aa:	b570      	push	{r4, r5, r6, lr}
 800e5ac:	4d06      	ldr	r5, [pc, #24]	; (800e5c8 <_isatty_r+0x20>)
 800e5ae:	0004      	movs	r4, r0
 800e5b0:	0008      	movs	r0, r1
 800e5b2:	602b      	str	r3, [r5, #0]
 800e5b4:	f7f9 fffb 	bl	80085ae <_isatty>
 800e5b8:	1c43      	adds	r3, r0, #1
 800e5ba:	d103      	bne.n	800e5c4 <_isatty_r+0x1c>
 800e5bc:	682b      	ldr	r3, [r5, #0]
 800e5be:	2b00      	cmp	r3, #0
 800e5c0:	d000      	beq.n	800e5c4 <_isatty_r+0x1c>
 800e5c2:	6023      	str	r3, [r4, #0]
 800e5c4:	bd70      	pop	{r4, r5, r6, pc}
 800e5c6:	46c0      	nop			; (mov r8, r8)
 800e5c8:	20001dfc 	.word	0x20001dfc

0800e5cc <memchr>:
 800e5cc:	b2c9      	uxtb	r1, r1
 800e5ce:	1882      	adds	r2, r0, r2
 800e5d0:	4290      	cmp	r0, r2
 800e5d2:	d101      	bne.n	800e5d8 <memchr+0xc>
 800e5d4:	2000      	movs	r0, #0
 800e5d6:	4770      	bx	lr
 800e5d8:	7803      	ldrb	r3, [r0, #0]
 800e5da:	428b      	cmp	r3, r1
 800e5dc:	d0fb      	beq.n	800e5d6 <memchr+0xa>
 800e5de:	3001      	adds	r0, #1
 800e5e0:	e7f6      	b.n	800e5d0 <memchr+0x4>
	...

0800e5e4 <_init>:
 800e5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5e6:	46c0      	nop			; (mov r8, r8)
 800e5e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5ea:	bc08      	pop	{r3}
 800e5ec:	469e      	mov	lr, r3
 800e5ee:	4770      	bx	lr

0800e5f0 <_fini>:
 800e5f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5f2:	46c0      	nop			; (mov r8, r8)
 800e5f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5f6:	bc08      	pop	{r3}
 800e5f8:	469e      	mov	lr, r3
 800e5fa:	4770      	bx	lr
