#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001bb988db680 .scope module, "Testbench" "Testbench" 2 4;
 .timescale -9 -12;
v000001bb9893cbc0_0 .var "clk", 0 0;
v000001bb9893dd40_0 .var/i "cycles", 31 0;
v000001bb9893dac0_0 .var/i "i", 31 0;
v000001bb9893d020_0 .var/i "outfile", 31 0;
v000001bb9893d2a0_0 .var "rst", 0 0;
E_000001bb988da4a0 .event posedge, v000001bb98932380_0;
S_000001bb988dba60 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_000001bb988db680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
v000001bb989338c0_0 .net "ALUCtrl", 3 0, v000001bb988902b0_0;  1 drivers
v000001bb98933960_0 .net "ALUOp", 1 0, v000001bb98890490_0;  1 drivers
v000001bb98933d20_0 .net "ALUSrc", 0 0, v000001bb98890530_0;  1 drivers
v000001bb98933a00_0 .net "ALUresult", 63 0, v000001bb9888fbd0_0;  1 drivers
v000001bb98932a60_0 .net "Immediate", 63 0, v000001bb98932c40_0;  1 drivers
v000001bb98933aa0_0 .net "Instruction", 31 0, L_000001bb988b6be0;  1 drivers
v000001bb98932060_0 .net "NextPc", 63 0, L_000001bb9893d700;  1 drivers
v000001bb98933b40_0 .net "ProgramCounter", 63 0, v000001bb989333c0_0;  1 drivers
v000001bb98933be0_0 .net "RS1data", 63 0, L_000001bb9893c120;  1 drivers
v000001bb98933c80_0 .net "RS2data", 63 0, L_000001bb9893c300;  1 drivers
v000001bb98933dc0_0 .net "RegWrite", 0 0, v000001bb988905d0_0;  1 drivers
L_000001bb98c90280 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001bb98933f00_0 .net/2u *"_ivl_14", 63 0, L_000001bb98c90280;  1 drivers
v000001bb9893c260_0 .net "clk_i", 0 0, v000001bb9893cbc0_0;  1 drivers
v000001bb9893dca0_0 .net "rst_i", 0 0, v000001bb9893d2a0_0;  1 drivers
L_000001bb9893df20 .part L_000001bb988b6be0, 15, 5;
L_000001bb9893c9e0 .part L_000001bb988b6be0, 20, 5;
L_000001bb9893d7a0 .part L_000001bb988b6be0, 7, 5;
L_000001bb9893c440 .part L_000001bb988b6be0, 0, 7;
L_000001bb9893c580 .part L_000001bb988b6be0, 12, 3;
L_000001bb9893ca80 .part L_000001bb988b6be0, 25, 7;
L_000001bb9893d660 .functor MUXZ 64, L_000001bb9893c300, v000001bb98932c40_0, v000001bb98890530_0, C4<>;
L_000001bb9893d700 .arith/sum 64, v000001bb989333c0_0, L_000001bb98c90280;
S_000001bb988c2f00 .scope module, "ALU" "ALU" 3 62, 4 1 0, S_000001bb988dba60;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "data1_i";
    .port_info 1 /INPUT 64 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 64 "data_o";
v000001bb9888ff90_0 .net "ALUCtrl_i", 3 0, v000001bb988902b0_0;  alias, 1 drivers
v000001bb98890030_0 .net "data1_i", 63 0, L_000001bb9893c120;  alias, 1 drivers
v000001bb988900d0_0 .net "data2_i", 63 0, L_000001bb9893d660;  1 drivers
v000001bb9888fbd0_0 .var "data_o", 63 0;
E_000001bb988d9aa0 .event anyedge, v000001bb9888ff90_0, v000001bb98890030_0, v000001bb988900d0_0;
S_000001bb988c3090 .scope module, "ALUControl" "ALUControl" 3 54, 5 1 0, S_000001bb988dba60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp_i";
    .port_info 1 /INPUT 3 "funct3_i";
    .port_info 2 /INPUT 7 "funct7_i";
    .port_info 3 /OUTPUT 4 "ALUCtrl_o";
v000001bb988902b0_0 .var "ALUCtrl_o", 3 0;
v000001bb988903f0_0 .net "ALUOp_i", 1 0, v000001bb98890490_0;  alias, 1 drivers
v000001bb9888f810_0 .net "funct3_i", 2 0, L_000001bb9893c580;  1 drivers
v000001bb9888f950_0 .net "funct7_i", 6 0, L_000001bb9893ca80;  1 drivers
E_000001bb988da460 .event anyedge, v000001bb988903f0_0, v000001bb9888f810_0, v000001bb9888f950_0;
S_000001bb988b5a60 .scope module, "Control" "Control" 3 40, 6 1 0, S_000001bb988dba60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
v000001bb98890490_0 .var "ALUOp_o", 1 0;
v000001bb98890530_0 .var "ALUSrc_o", 0 0;
v000001bb988905d0_0 .var "RegWrite_o", 0 0;
v000001bb98932740_0 .net "opcode_i", 6 0, L_000001bb9893c440;  1 drivers
E_000001bb988d9fe0 .event anyedge, v000001bb98932740_0;
S_000001bb988b5bf0 .scope module, "ImmGen" "ImmGen" 3 48, 7 1 0, S_000001bb988dba60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction_i";
    .port_info 1 /OUTPUT 64 "immediate_o";
v000001bb98932c40_0 .var "immediate_o", 63 0;
v000001bb98932420_0 .net "instruction_i", 31 0, L_000001bb988b6be0;  alias, 1 drivers
E_000001bb988d9ce0 .event anyedge, v000001bb98932420_0;
S_000001bb988b3d10 .scope module, "Instruction_Memory" "Instruction_Memory" 3 15, 8 1 0, S_000001bb988dba60;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_000001bb988b6be0 .functor BUFZ 32, L_000001bb9893c4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001bb98932240_0 .net *"_ivl_0", 31 0, L_000001bb9893c4e0;  1 drivers
v000001bb98932ce0_0 .net *"_ivl_2", 63 0, L_000001bb9893c080;  1 drivers
v000001bb98932100_0 .net *"_ivl_4", 61 0, L_000001bb9893dde0;  1 drivers
L_000001bb98c90088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bb98932d80_0 .net *"_ivl_6", 1 0, L_000001bb98c90088;  1 drivers
v000001bb98932f60_0 .net "addr_i", 63 0, v000001bb989333c0_0;  alias, 1 drivers
v000001bb989322e0_0 .net "instr_o", 31 0, L_000001bb988b6be0;  alias, 1 drivers
v000001bb98932b00 .array "memory", 1024 0, 31 0;
L_000001bb9893c4e0 .array/port v000001bb98932b00, L_000001bb9893c080;
L_000001bb9893dde0 .part v000001bb989333c0_0, 2, 62;
L_000001bb9893c080 .concat [ 62 2 0 0], L_000001bb9893dde0, L_000001bb98c90088;
S_000001bb988b3ea0 .scope module, "PC" "PC" 3 20, 9 1 0, S_000001bb988dba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 64 "pc_i";
    .port_info 3 /OUTPUT 64 "pc_o";
v000001bb98932380_0 .net "clk_i", 0 0, v000001bb9893cbc0_0;  alias, 1 drivers
v000001bb98932ec0_0 .net "pc_i", 63 0, L_000001bb9893d700;  alias, 1 drivers
v000001bb989333c0_0 .var "pc_o", 63 0;
v000001bb98933460_0 .net "rst_i", 0 0, v000001bb9893d2a0_0;  alias, 1 drivers
E_000001bb988d9d60 .event posedge, v000001bb98933460_0, v000001bb98932380_0;
S_000001bb988b1e10 .scope module, "Registers" "Registers" 3 27, 10 1 0, S_000001bb988dba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RS1addr_i";
    .port_info 3 /INPUT 5 "RS2addr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 64 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 64 "RS1data_o";
    .port_info 8 /OUTPUT 64 "RS2data_o";
v000001bb98933320_0 .net "RDaddr_i", 4 0, L_000001bb9893d7a0;  1 drivers
v000001bb989324c0_0 .net "RDdata_i", 63 0, v000001bb9888fbd0_0;  alias, 1 drivers
v000001bb989335a0_0 .net "RS1addr_i", 4 0, L_000001bb9893df20;  1 drivers
v000001bb98933640_0 .net "RS1data_o", 63 0, L_000001bb9893c120;  alias, 1 drivers
v000001bb989330a0_0 .net "RS2addr_i", 4 0, L_000001bb9893c9e0;  1 drivers
v000001bb98933000_0 .net "RS2data_o", 63 0, L_000001bb9893c300;  alias, 1 drivers
v000001bb98932920_0 .net "RegWrite_i", 0 0, v000001bb988905d0_0;  alias, 1 drivers
L_000001bb98c900d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bb98933140_0 .net/2u *"_ivl_0", 4 0, L_000001bb98c900d0;  1 drivers
L_000001bb98c90160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bb98932600_0 .net *"_ivl_11", 1 0, L_000001bb98c90160;  1 drivers
L_000001bb98c901a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001bb989331e0_0 .net/2u *"_ivl_14", 4 0, L_000001bb98c901a8;  1 drivers
v000001bb98932880_0 .net *"_ivl_16", 0 0, L_000001bb9893c3a0;  1 drivers
L_000001bb98c901f0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb989326a0_0 .net/2u *"_ivl_18", 63 0, L_000001bb98c901f0;  1 drivers
v000001bb98933e60_0 .net *"_ivl_2", 0 0, L_000001bb9893de80;  1 drivers
v000001bb989321a0_0 .net *"_ivl_20", 63 0, L_000001bb9893c1c0;  1 drivers
v000001bb98932560_0 .net *"_ivl_22", 6 0, L_000001bb9893d8e0;  1 drivers
L_000001bb98c90238 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001bb989336e0_0 .net *"_ivl_25", 1 0, L_000001bb98c90238;  1 drivers
L_000001bb98c90118 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001bb98933280_0 .net/2u *"_ivl_4", 63 0, L_000001bb98c90118;  1 drivers
v000001bb989327e0_0 .net *"_ivl_6", 63 0, L_000001bb9893cc60;  1 drivers
v000001bb98933780_0 .net *"_ivl_8", 6 0, L_000001bb9893cd00;  1 drivers
v000001bb989329c0_0 .net "clk_i", 0 0, v000001bb9893cbc0_0;  alias, 1 drivers
v000001bb98933820_0 .var/i "i", 31 0;
v000001bb98932e20 .array/s "register", 31 0, 63 0;
v000001bb98932ba0_0 .net "rst_i", 0 0, v000001bb9893d2a0_0;  alias, 1 drivers
L_000001bb9893de80 .cmp/eq 5, L_000001bb9893df20, L_000001bb98c900d0;
L_000001bb9893cc60 .array/port v000001bb98932e20, L_000001bb9893cd00;
L_000001bb9893cd00 .concat [ 5 2 0 0], L_000001bb9893df20, L_000001bb98c90160;
L_000001bb9893c120 .functor MUXZ 64, L_000001bb9893cc60, L_000001bb98c90118, L_000001bb9893de80, C4<>;
L_000001bb9893c3a0 .cmp/eq 5, L_000001bb9893c9e0, L_000001bb98c901a8;
L_000001bb9893c1c0 .array/port v000001bb98932e20, L_000001bb9893d8e0;
L_000001bb9893d8e0 .concat [ 5 2 0 0], L_000001bb9893c9e0, L_000001bb98c90238;
L_000001bb9893c300 .functor MUXZ 64, L_000001bb9893c1c0, L_000001bb98c901f0, L_000001bb9893c3a0, C4<>;
    .scope S_000001bb988b3ea0;
T_0 ;
    %wait E_000001bb988d9d60;
    %load/vec4 v000001bb98933460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001bb989333c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001bb98932ec0_0;
    %assign/vec4 v000001bb989333c0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001bb988b1e10;
T_1 ;
    %wait E_000001bb988d9d60;
    %load/vec4 v000001bb98932ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb98933820_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001bb98933820_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v000001bb98933820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb98932e20, 0, 4;
    %load/vec4 v000001bb98933820_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bb98933820_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001bb98932920_0;
    %cmpi/ne 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.6, 4;
    %load/vec4 v000001bb98933320_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001bb989324c0_0;
    %load/vec4 v000001bb98933320_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001bb98932e20, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001bb988b5a60;
T_2 ;
    %wait E_000001bb988d9fe0;
    %load/vec4 v000001bb98932740_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001bb98890490_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb98890530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb988905d0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001bb98932740_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001bb98890490_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb98890530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb988905d0_0, 0, 1;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001bb988b5bf0;
T_3 ;
    %wait E_000001bb988d9ce0;
    %load/vec4 v000001bb98932420_0;
    %parti/s 7, 0, 2;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v000001bb98932420_0;
    %parti/s 3, 12, 5;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 58;
    %load/vec4 v000001bb98932420_0;
    %parti/s 6, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001bb98932c40_0, 0, 64;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001bb98932420_0;
    %parti/s 3, 12, 5;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 58;
    %load/vec4 v000001bb98932420_0;
    %parti/s 6, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001bb98932c40_0, 0, 64;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001bb98932420_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v000001bb98932420_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001bb98932c40_0, 0, 64;
T_3.5 ;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001bb988c3090;
T_4 ;
    %wait E_000001bb988da460;
    %load/vec4 v000001bb988903f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001bb9888f810_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001bb9888f950_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v000001bb9888f950_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
T_4.6 ;
T_4.5 ;
T_4.2 ;
    %load/vec4 v000001bb9888f810_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
T_4.8 ;
    %load/vec4 v000001bb9888f810_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_4.10, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
T_4.10 ;
    %load/vec4 v000001bb9888f810_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
T_4.12 ;
    %load/vec4 v000001bb9888f810_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
T_4.14 ;
    %load/vec4 v000001bb9888f810_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_4.16, 4;
    %load/vec4 v000001bb9888f950_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
    %jmp T_4.19;
T_4.18 ;
    %load/vec4 v000001bb9888f950_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_4.20, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
T_4.20 ;
T_4.19 ;
T_4.16 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001bb988903f0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.22, 4;
    %load/vec4 v000001bb9888f810_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.24, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
T_4.24 ;
    %load/vec4 v000001bb9888f810_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_4.26, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
T_4.26 ;
    %load/vec4 v000001bb9888f810_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_4.28, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
T_4.28 ;
    %load/vec4 v000001bb9888f810_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_4.30, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
T_4.30 ;
    %load/vec4 v000001bb9888f810_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.32, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
T_4.32 ;
    %load/vec4 v000001bb9888f810_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_4.34, 4;
    %load/vec4 v000001bb9888f950_0;
    %parti/s 6, 1, 2;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.36, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
    %jmp T_4.37;
T_4.36 ;
    %load/vec4 v000001bb9888f950_0;
    %parti/s 6, 1, 2;
    %cmpi/e 16, 0, 6;
    %jmp/0xz  T_4.38, 4;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000001bb988902b0_0, 0, 4;
T_4.38 ;
T_4.37 ;
T_4.34 ;
T_4.22 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001bb988c2f00;
T_5 ;
    %wait E_000001bb988d9aa0;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %add;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %sub;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %xor;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %or;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_5.8, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %and;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_5.12, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_5.14, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_5.16, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %add;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.17;
T_5.16 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_5.18, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %xor;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.19;
T_5.18 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_5.20, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %or;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_5.22, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %and;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.23;
T_5.22 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 12, 0, 4;
    %jmp/0xz  T_5.24, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.25;
T_5.24 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 13, 0, 4;
    %jmp/0xz  T_5.26, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
    %jmp T_5.27;
T_5.26 ;
    %load/vec4 v000001bb9888ff90_0;
    %cmpi/e 14, 0, 4;
    %jmp/0xz  T_5.28, 4;
    %load/vec4 v000001bb98890030_0;
    %load/vec4 v000001bb988900d0_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001bb9888fbd0_0, 0, 64;
T_5.28 ;
T_5.27 ;
T_5.25 ;
T_5.23 ;
T_5.21 ;
T_5.19 ;
T_5.17 ;
T_5.15 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001bb988db680;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb9893dd40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb9893cbc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001bb9893d2a0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001bb988db680;
T_7 ;
    %delay 25000, 0;
    %load/vec4 v000001bb9893cbc0_0;
    %inv;
    %store/vec4 v000001bb9893cbc0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001bb988db680;
T_8 ;
    %vpi_call 2 20 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %vpi_func 2 22 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v000001bb9893d020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001bb9893dac0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001bb9893dac0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v000001bb9893dac0_0;
    %store/vec4a v000001bb98932b00, 4, 0;
    %load/vec4 v000001bb9893dac0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bb9893dac0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %vpi_call 2 29 "$readmemb", "instruction.txt", v000001bb98932b00 {0 0 0};
    %delay 12000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001bb9893d2a0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_000001bb988db680;
T_9 ;
    %wait E_000001bb988da4a0;
    %load/vec4 v000001bb9893dd40_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 2 37 "$finish" {0 0 0};
T_9.0 ;
    %load/vec4 v000001bb9893dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001bb9893dd40_0, 0, 32;
    %vpi_call 2 41 "$fdisplay", v000001bb9893d020_0, "PC  = %d", v000001bb989333c0_0 {0 0 0};
    %vpi_call 2 42 "$fdisplay", v000001bb9893d020_0, "x0  = %d, x1  = %d", &A<v000001bb98932e20, 0>, &A<v000001bb98932e20, 1> {0 0 0};
    %vpi_call 2 43 "$fdisplay", v000001bb9893d020_0, "x2  = %d, x3  = %d", &A<v000001bb98932e20, 2>, &A<v000001bb98932e20, 3> {0 0 0};
    %vpi_call 2 44 "$fdisplay", v000001bb9893d020_0, "x4  = %d, x5  = %d", &A<v000001bb98932e20, 4>, &A<v000001bb98932e20, 5> {0 0 0};
    %vpi_call 2 45 "$fdisplay", v000001bb9893d020_0, "x6  = %d, x7  = %d", &A<v000001bb98932e20, 6>, &A<v000001bb98932e20, 7> {0 0 0};
    %vpi_call 2 46 "$fdisplay", v000001bb9893d020_0, "x8  = %d, x9  = %d", &A<v000001bb98932e20, 8>, &A<v000001bb98932e20, 9> {0 0 0};
    %vpi_call 2 47 "$fdisplay", v000001bb9893d020_0, "x10 = %d, x11 = %d", &A<v000001bb98932e20, 10>, &A<v000001bb98932e20, 11> {0 0 0};
    %vpi_call 2 48 "$fdisplay", v000001bb9893d020_0, "x12 = %d, x13 = %d", &A<v000001bb98932e20, 12>, &A<v000001bb98932e20, 13> {0 0 0};
    %vpi_call 2 49 "$fdisplay", v000001bb9893d020_0, "x14 = %d, x15 = %d", &A<v000001bb98932e20, 14>, &A<v000001bb98932e20, 15> {0 0 0};
    %vpi_call 2 50 "$fdisplay", v000001bb9893d020_0, "x16 = %d, x17 = %d", &A<v000001bb98932e20, 16>, &A<v000001bb98932e20, 17> {0 0 0};
    %vpi_call 2 51 "$fdisplay", v000001bb9893d020_0, "x18 = %d, x19 = %d", &A<v000001bb98932e20, 18>, &A<v000001bb98932e20, 19> {0 0 0};
    %vpi_call 2 52 "$fdisplay", v000001bb9893d020_0, "x20 = %d, x21 = %d", &A<v000001bb98932e20, 20>, &A<v000001bb98932e20, 21> {0 0 0};
    %vpi_call 2 53 "$fdisplay", v000001bb9893d020_0, "x22 = %d, x23 = %d", &A<v000001bb98932e20, 22>, &A<v000001bb98932e20, 23> {0 0 0};
    %vpi_call 2 54 "$fdisplay", v000001bb9893d020_0, "x24 = %d, x25 = %d", &A<v000001bb98932e20, 24>, &A<v000001bb98932e20, 25> {0 0 0};
    %vpi_call 2 55 "$fdisplay", v000001bb9893d020_0, "x26 = %d, x27 = %d", &A<v000001bb98932e20, 26>, &A<v000001bb98932e20, 27> {0 0 0};
    %vpi_call 2 56 "$fdisplay", v000001bb9893d020_0, "x28 = %d, x29 = %d", &A<v000001bb98932e20, 28>, &A<v000001bb98932e20, 29> {0 0 0};
    %vpi_call 2 57 "$fdisplay", v000001bb9893d020_0, "x30 = %d, x31 = %d", &A<v000001bb98932e20, 30>, &A<v000001bb98932e20, 31> {0 0 0};
    %vpi_call 2 58 "$fdisplay", v000001bb9893d020_0, "\012" {0 0 0};
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "Testbench.v";
    "CPU.v";
    "ALU.v";
    "ALUControl.v";
    "Control.v";
    "ImmGen.v";
    "Instruction_Memory.v";
    "PC.v";
    "Registers.v";
