// Seed: 4141841053
module module_0 (
    input wor id_0,
    input uwire id_1,
    output wor id_2,
    input tri1 id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    input supply0 id_7,
    input tri1 id_8
    , id_14,
    input tri1 id_9,
    input supply1 id_10,
    input wire id_11,
    output wire id_12
);
  assign module_1.id_3 = 0;
  tri1 id_15 = 1;
  always @(posedge id_10);
  wire id_16;
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    output wire id_4
);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_0,
      id_4
  );
endmodule
