<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="four_bit_full_adder2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="four_bit_full_adder2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="four_bit_full_adder2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="four_bit_full_adder2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="four_bit_full_adder2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="four_bit_full_adder2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="four_bit_full_adder2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_full_adder2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="four_bit_full_adder2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="four_bit_full_adder2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="four_bit_full_adder2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="four_bit_full_adder2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="four_bit_full_adder2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="four_bit_full_adder2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_full_adder2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="four_bit_full_adder2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="four_bit_full_adder2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="four_bit_full_adder2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="four_bit_full_adder2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="four_bit_full_adder2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="four_bit_full_adder2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="four_bit_full_adder2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="four_bit_full_adder2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="four_bit_full_adder2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="four_bit_full_adder2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_full_adder2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_full_adder2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="four_bit_full_adder2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="four_bit_full_adder2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="four_bit_full_adder2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_full_adder2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_full_adder2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="four_bit_full_adder2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="four_bit_full_adder2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_full_adder2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="four_bit_full_adder2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="four_bit_full_adder2_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_full_adder2_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_full_adder2_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="four_bit_full_adder2_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="four_bit_full_adder2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="four_bit_full_adder2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1601961311" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1601961311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601961311" xil_pn:in_ck="6191718130884496887" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1601961311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_bit_full_adder2.v"/>
      <outfile xil_pn:name="four_bit_full_adder2_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1601961311" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4586065532270968937" xil_pn:start_ts="1601961311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601961311" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2484327789080932897" xil_pn:start_ts="1601961311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601961311" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7827440613721220040" xil_pn:start_ts="1601961311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601961311" xil_pn:in_ck="6191718130884496887" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1601961311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_bit_full_adder2.v"/>
      <outfile xil_pn:name="four_bit_full_adder2_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1601961317" xil_pn:in_ck="6191718130884496887" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8050646456469443854" xil_pn:start_ts="1601961311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="four_bit_full_adder2_tb_beh.prj"/>
      <outfile xil_pn:name="four_bit_full_adder2_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1601961318" xil_pn:in_ck="-2528281045878431327" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6574420354906214001" xil_pn:start_ts="1601961317">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="four_bit_full_adder2_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1601961191" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1601961191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601961191" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7331077871227674996" xil_pn:start_ts="1601961191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601961191" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7827440613721220040" xil_pn:start_ts="1601961191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601961191" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1601961191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601961191" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5678836059978225708" xil_pn:start_ts="1601961191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601961191" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057739476154" xil_pn:start_ts="1601961191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601961191" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8418356688587123374" xil_pn:start_ts="1601961191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601962095" xil_pn:in_ck="-3614283075598528607" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-3436794039300870648" xil_pn:start_ts="1601962085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="four_bit_full_adder2.lso"/>
      <outfile xil_pn:name="four_bit_full_adder2.ngc"/>
      <outfile xil_pn:name="four_bit_full_adder2.ngr"/>
      <outfile xil_pn:name="four_bit_full_adder2.prj"/>
      <outfile xil_pn:name="four_bit_full_adder2.stx"/>
      <outfile xil_pn:name="four_bit_full_adder2.syr"/>
      <outfile xil_pn:name="four_bit_full_adder2.xst"/>
      <outfile xil_pn:name="four_bit_full_adder2_tb_beh.prj"/>
      <outfile xil_pn:name="four_bit_full_adder2_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1601962098" xil_pn:in_ck="-6797781626663156535" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8837164153677413761" xil_pn:start_ts="1601962098">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601962133" xil_pn:in_ck="4882593954001380684" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-2743601396178547098" xil_pn:start_ts="1601962125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="four_bit_full_adder2.bld"/>
      <outfile xil_pn:name="four_bit_full_adder2.ngd"/>
      <outfile xil_pn:name="four_bit_full_adder2_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1601962137" xil_pn:in_ck="-8488114503755417523" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6068476255904139836" xil_pn:start_ts="1601962133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="four_bit_full_adder2.pcf"/>
      <outfile xil_pn:name="four_bit_full_adder2_map.map"/>
      <outfile xil_pn:name="four_bit_full_adder2_map.mrp"/>
      <outfile xil_pn:name="four_bit_full_adder2_map.ncd"/>
      <outfile xil_pn:name="four_bit_full_adder2_map.ngm"/>
      <outfile xil_pn:name="four_bit_full_adder2_map.xrpt"/>
      <outfile xil_pn:name="four_bit_full_adder2_summary.xml"/>
      <outfile xil_pn:name="four_bit_full_adder2_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1601962145" xil_pn:in_ck="-790409474350234394" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1601962137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="four_bit_full_adder2.ncd"/>
      <outfile xil_pn:name="four_bit_full_adder2.pad"/>
      <outfile xil_pn:name="four_bit_full_adder2.par"/>
      <outfile xil_pn:name="four_bit_full_adder2.ptwx"/>
      <outfile xil_pn:name="four_bit_full_adder2.unroutes"/>
      <outfile xil_pn:name="four_bit_full_adder2.xpi"/>
      <outfile xil_pn:name="four_bit_full_adder2_pad.csv"/>
      <outfile xil_pn:name="four_bit_full_adder2_pad.txt"/>
      <outfile xil_pn:name="four_bit_full_adder2_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1601962154" xil_pn:in_ck="-6797781626663164160" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1601962149">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="four_bit_full_adder2.bgn"/>
      <outfile xil_pn:name="four_bit_full_adder2.bit"/>
      <outfile xil_pn:name="four_bit_full_adder2.drc"/>
      <outfile xil_pn:name="four_bit_full_adder2.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1601962171" xil_pn:in_ck="-6797781626663177014" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-6864680952955714571" xil_pn:start_ts="1601962171">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1601962145" xil_pn:in_ck="4004714917734542281" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1601962142">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="four_bit_full_adder2.twr"/>
      <outfile xil_pn:name="four_bit_full_adder2.twx"/>
    </transform>
  </transforms>

</generated_project>
