------------------------------------------------------------------
-- stratixiv_hssi_cmu parameterized megafunction component declaration
-- Generated with 'mega_defn_creator' loader - do not edit
------------------------------------------------------------------

FUNCTION stratixiv_hssi_cmu(
	adet[3..0],
	cmudividerdprioin[599..0],
	cmuplldprioin[1799..0],
	dpclk,
	dpriodisable,
	dprioin,
	dprioload,
	extra10gin[6..0],
	fixedclk[5..0],
	lccmurtestbussel[2..0],
	nonuserfromcal,
	pmacramtest,
	quadreset,
	rateswitch,
	rateswitchdonein,
	rdalign[3..0],
	rdenablesync,
	recovclk,
	refclkdividerdprioin[1..0],
	rxanalogreset[5..0],
	rxclk,
	rxcoreclk,
	rxctrl[3..0],
	rxdatain[31..0],
	rxdatavalid[3..0],
	rxdigitalreset[3..0],
	rxpcsdprioin[1599..0],
	rxphfifordenable,
	rxphfiforeset,
	rxphfifowrdisable,
	rxpmadprioin[1799..0],
	rxpowerdown[5..0],
	rxrunningdisp[3..0],
	scanclk,
	scanin[22..0],
	scanmode,
	scanshift,
	syncstatus[3..0],
	testin[9999..0],
	txclk,
	txcoreclk,
	txctrl[3..0],
	txdatain[31..0],
	txdigitalreset[3..0],
	txpcsdprioin[599..0],
	txphfiforddisable,
	txphfiforeset,
	txphfifowrenable,
	txpllreset[1..0],
	txpmadprioin[1799..0]
)
WITH(
	analog_test_bus_enable,
	auto_spd_deassert_ph_fifo_rst_count,
	auto_spd_phystatus_notify_count,
	bonded_quad_mode,
	bypass_bandgap,
	central_test_bus_select,
	clkdiv0_inclk0_logical_to_physical_mapping,
	clkdiv0_inclk1_logical_to_physical_mapping,
	clkdiv1_inclk0_logical_to_physical_mapping,
	clkdiv1_inclk1_logical_to_physical_mapping,
	clkdiv2_inclk0_logical_to_physical_mapping,
	clkdiv2_inclk1_logical_to_physical_mapping,
	clkdiv3_inclk0_logical_to_physical_mapping,
	clkdiv3_inclk1_logical_to_physical_mapping,
	clkdiv4_inclk0_logical_to_physical_mapping,
	clkdiv4_inclk1_logical_to_physical_mapping,
	clkdiv5_inclk0_logical_to_physical_mapping,
	clkdiv5_inclk1_logical_to_physical_mapping,
	cmu_divider0_inclk0_physical_mapping,
	cmu_divider0_inclk1_physical_mapping,
	cmu_divider0_inclk2_physical_mapping,
	cmu_divider0_inclk3_physical_mapping,
	cmu_divider0_inclk4_physical_mapping,
	cmu_divider1_inclk0_physical_mapping,
	cmu_divider1_inclk1_physical_mapping,
	cmu_divider1_inclk2_physical_mapping,
	cmu_divider1_inclk3_physical_mapping,
	cmu_divider1_inclk4_physical_mapping,
	cmu_divider2_inclk0_physical_mapping,
	cmu_divider2_inclk1_physical_mapping,
	cmu_divider2_inclk2_physical_mapping,
	cmu_divider2_inclk3_physical_mapping,
	cmu_divider2_inclk4_physical_mapping,
	cmu_divider3_inclk0_physical_mapping,
	cmu_divider3_inclk1_physical_mapping,
	cmu_divider3_inclk2_physical_mapping,
	cmu_divider3_inclk3_physical_mapping,
	cmu_divider3_inclk4_physical_mapping,
	cmu_divider4_inclk0_physical_mapping,
	cmu_divider4_inclk1_physical_mapping,
	cmu_divider4_inclk2_physical_mapping,
	cmu_divider4_inclk3_physical_mapping,
	cmu_divider4_inclk4_physical_mapping,
	cmu_divider5_inclk0_physical_mapping,
	cmu_divider5_inclk1_physical_mapping,
	cmu_divider5_inclk2_physical_mapping,
	cmu_divider5_inclk3_physical_mapping,
	cmu_divider5_inclk4_physical_mapping,
	cmu_type,
	devaddr,
	dprio_config_mode,
	in_xaui_mode,
	lpm_type,
	num_con_align_chars_for_align,
	num_con_errors_for_align_loss,
	num_con_good_data_for_align_approach,
	offset_all_errors_align,
	pipe_auto_speed_nego_enable,
	pipe_freq_scale_mode,
	pll0_inclk0_logical_to_physical_mapping,
	pll0_inclk1_logical_to_physical_mapping,
	pll0_inclk2_logical_to_physical_mapping,
	pll0_inclk3_logical_to_physical_mapping,
	pll0_inclk4_logical_to_physical_mapping,
	pll0_inclk5_logical_to_physical_mapping,
	pll0_inclk6_logical_to_physical_mapping,
	pll0_inclk7_logical_to_physical_mapping,
	pll0_inclk8_logical_to_physical_mapping,
	pll0_inclk9_logical_to_physical_mapping,
	pll0_logical_to_physical_mapping,
	pll1_inclk0_logical_to_physical_mapping,
	pll1_inclk1_logical_to_physical_mapping,
	pll1_inclk2_logical_to_physical_mapping,
	pll1_inclk3_logical_to_physical_mapping,
	pll1_inclk4_logical_to_physical_mapping,
	pll1_inclk5_logical_to_physical_mapping,
	pll1_inclk6_logical_to_physical_mapping,
	pll1_inclk7_logical_to_physical_mapping,
	pll1_inclk8_logical_to_physical_mapping,
	pll1_inclk9_logical_to_physical_mapping,
	pll1_logical_to_physical_mapping,
	pll2_inclk0_logical_to_physical_mapping,
	pll2_inclk1_logical_to_physical_mapping,
	pll2_inclk2_logical_to_physical_mapping,
	pll2_inclk3_logical_to_physical_mapping,
	pll2_inclk4_logical_to_physical_mapping,
	pll2_inclk5_logical_to_physical_mapping,
	pll2_inclk6_logical_to_physical_mapping,
	pll2_inclk7_logical_to_physical_mapping,
	pll2_inclk8_logical_to_physical_mapping,
	pll2_inclk9_logical_to_physical_mapping,
	pll2_logical_to_physical_mapping,
	pll3_inclk0_logical_to_physical_mapping,
	pll3_inclk1_logical_to_physical_mapping,
	pll3_inclk2_logical_to_physical_mapping,
	pll3_inclk3_logical_to_physical_mapping,
	pll3_inclk4_logical_to_physical_mapping,
	pll3_inclk5_logical_to_physical_mapping,
	pll3_inclk6_logical_to_physical_mapping,
	pll3_inclk7_logical_to_physical_mapping,
	pll3_inclk8_logical_to_physical_mapping,
	pll3_inclk9_logical_to_physical_mapping,
	pll3_logical_to_physical_mapping,
	pll4_inclk0_logical_to_physical_mapping,
	pll4_inclk1_logical_to_physical_mapping,
	pll4_inclk2_logical_to_physical_mapping,
	pll4_inclk3_logical_to_physical_mapping,
	pll4_inclk4_logical_to_physical_mapping,
	pll4_inclk5_logical_to_physical_mapping,
	pll4_inclk6_logical_to_physical_mapping,
	pll4_inclk7_logical_to_physical_mapping,
	pll4_inclk8_logical_to_physical_mapping,
	pll4_inclk9_logical_to_physical_mapping,
	pll4_logical_to_physical_mapping,
	pll5_inclk0_logical_to_physical_mapping,
	pll5_inclk1_logical_to_physical_mapping,
	pll5_inclk2_logical_to_physical_mapping,
	pll5_inclk3_logical_to_physical_mapping,
	pll5_inclk4_logical_to_physical_mapping,
	pll5_inclk5_logical_to_physical_mapping,
	pll5_inclk6_logical_to_physical_mapping,
	pll5_inclk7_logical_to_physical_mapping,
	pll5_inclk8_logical_to_physical_mapping,
	pll5_inclk9_logical_to_physical_mapping,
	pll5_logical_to_physical_mapping,
	pma_done_count,
	portaddr,
	refclk_divider0_logical_to_physical_mapping,
	refclk_divider1_logical_to_physical_mapping,
	rx0_auto_spd_self_switch_enable,
	rx0_channel_bonding,
	rx0_clk1_mux_select,
	rx0_clk2_mux_select,
	rx0_clk_pd_enable,
	rx0_logical_to_physical_mapping,
	rx0_ph_fifo_reg_mode,
	rx0_ph_fifo_reset_enable,
	rx0_ph_fifo_user_ctrl_enable,
	rx0_phfifo_wait_cnt,
	rx0_rd_clk_mux_select,
	rx0_recovered_clk_mux_select,
	rx0_reset_clock_output_during_digital_reset,
	rx0_use_double_data_mode,
	rx1_logical_to_physical_mapping,
	rx2_logical_to_physical_mapping,
	rx3_logical_to_physical_mapping,
	rx4_logical_to_physical_mapping,
	rx5_logical_to_physical_mapping,
	rx_master_direction,
	rx_xaui_sm_backward_compatible_enable,
	test_mode,
	tx0_auto_spd_self_switch_enable,
	tx0_channel_bonding,
	tx0_clk_pd_enable,
	tx0_logical_to_physical_mapping,
	tx0_ph_fifo_reg_mode,
	tx0_ph_fifo_reset_enable,
	tx0_ph_fifo_user_ctrl_enable,
	tx0_pma_inclk0_logical_to_physical_mapping,
	tx0_pma_inclk1_logical_to_physical_mapping,
	tx0_pma_inclk2_logical_to_physical_mapping,
	tx0_pma_inclk3_logical_to_physical_mapping,
	tx0_pma_inclk4_logical_to_physical_mapping,
	tx0_rd_clk_mux_select,
	tx0_reset_clock_output_during_digital_reset,
	tx0_use_double_data_mode,
	tx0_wr_clk_mux_select,
	tx1_logical_to_physical_mapping,
	tx1_pma_inclk0_logical_to_physical_mapping,
	tx1_pma_inclk1_logical_to_physical_mapping,
	tx1_pma_inclk2_logical_to_physical_mapping,
	tx1_pma_inclk3_logical_to_physical_mapping,
	tx1_pma_inclk4_logical_to_physical_mapping,
	tx2_logical_to_physical_mapping,
	tx2_pma_inclk0_logical_to_physical_mapping,
	tx2_pma_inclk1_logical_to_physical_mapping,
	tx2_pma_inclk2_logical_to_physical_mapping,
	tx2_pma_inclk3_logical_to_physical_mapping,
	tx2_pma_inclk4_logical_to_physical_mapping,
	tx3_logical_to_physical_mapping,
	tx3_pma_inclk0_logical_to_physical_mapping,
	tx3_pma_inclk1_logical_to_physical_mapping,
	tx3_pma_inclk2_logical_to_physical_mapping,
	tx3_pma_inclk3_logical_to_physical_mapping,
	tx3_pma_inclk4_logical_to_physical_mapping,
	tx4_logical_to_physical_mapping,
	tx4_pma_inclk0_logical_to_physical_mapping,
	tx4_pma_inclk1_logical_to_physical_mapping,
	tx4_pma_inclk2_logical_to_physical_mapping,
	tx4_pma_inclk3_logical_to_physical_mapping,
	tx4_pma_inclk4_logical_to_physical_mapping,
	tx5_logical_to_physical_mapping,
	tx5_pma_inclk0_logical_to_physical_mapping,
	tx5_pma_inclk1_logical_to_physical_mapping,
	tx5_pma_inclk2_logical_to_physical_mapping,
	tx5_pma_inclk3_logical_to_physical_mapping,
	tx5_pma_inclk4_logical_to_physical_mapping,
	tx_master_direction,
	tx_pll0_used_as_rx_cdr,
	tx_pll1_used_as_rx_cdr,
	tx_xaui_sm_backward_compatible_enable,
	use_deskew_fifo,
	vcceh_voltage
)
RETURNS(
	alignstatus,
	autospdx4configsel,
	autospdx4rateswitchout,
	autospdx4spdchg,
	clkdivpowerdn[1..0],
	cmudividerdprioout[599..0],
	cmuplldprioout[1799..0],
	digitaltestout[9..0],
	dpriodisableout,
	dpriooe,
	dprioout,
	enabledeskew,
	extra10gout,
	fiforesetrd,
	lccmutestbus[7..0],
	phfifiox4ptrsreset,
	pllpowerdn[1..0],
	pllresetout[1..0],
	quadresetout,
	refclkdividerdprioout[1..0],
	rxadcepowerdown[3..0],
	rxadceresetout[3..0],
	rxanalogresetout[5..0],
	rxcrupowerdown[5..0],
	rxcruresetout[5..0],
	rxctrlout[3..0],
	rxdataout[31..0],
	rxdigitalresetout[3..0],
	rxibpowerdown[5..0],
	rxpcsdprioout[1599..0],
	rxphfifox4byteselout,
	rxphfifox4rdenableout,
	rxphfifox4wrclkout,
	rxphfifox4wrenableout,
	rxpmadprioout[1799..0],
	scanout[22..0],
	testout[6999..0],
	txanalogresetout[5..0],
	txctrlout[3..0],
	txdataout[31..0],
	txdetectrxpowerdown[5..0],
	txdigitalresetout[3..0],
	txdividerpowerdown[5..0],
	txobpowerdown[5..0],
	txpcsdprioout[599..0],
	txphfifox4byteselout,
	txphfifox4rdclkout,
	txphfifox4rdenableout,
	txphfifox4wrenableout,
	txpmadprioout[1799..0]
);