

================================================================
== Vitis HLS Report for 'Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5'
================================================================
* Date:           Sat Nov  9 05:57:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        ImageProcessing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.287 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2091|     2091|  20.910 us|  20.910 us|  2091|  2091|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_p_hls_fptosi_float_i32_fu_126  |p_hls_fptosi_float_i32  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_4_VITIS_LOOP_102_5  |     2089|     2089|        23|          3|          1|   690|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    474|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|      0|     42|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    284|    -|
|Register         |        -|   -|    790|    128|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    790|    928|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|      4|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U14  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U15  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mul_5ns_8ns_12_1_1_U16           |mul_5ns_8ns_12_1_1           |        0|   0|  0|  42|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|  42|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_179_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln100_fu_188_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln102_fu_310_p2       |         +|   0|  0|  13|           5|           1|
    |add_ln105_fu_254_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln106_fu_291_p2       |         +|   0|  0|  15|           8|           2|
    |add_ln110_fu_268_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln111_fu_281_p2       |         +|   0|  0|  19|          12|          12|
    |add_ln112_fu_300_p2       |         +|   0|  0|  19|          12|          12|
    |sub_ln104_fu_248_p2       |         -|   0|  0|  15|           8|           8|
    |and_ln114_fu_355_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln116_fu_361_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln119_fu_423_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln121_fu_429_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln124_fu_491_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln126_fu_497_p2       |       and|   0|  0|   2|           1|           1|
    |ap_condition_322          |       and|   0|  0|   2|           1|           1|
    |ap_condition_327          |       and|   0|  0|   2|           1|           1|
    |ap_condition_332          |       and|   0|  0|   2|           1|           1|
    |icmp_ln100_fu_173_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln102_fu_202_p2      |      icmp|   0|  0|   9|           5|           3|
    |icmp_ln114_1_fu_343_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln114_fu_337_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln119_1_fu_411_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln119_fu_405_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln124_1_fu_479_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln124_fu_473_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln114_1_fu_349_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln114_fu_375_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln119_1_fu_417_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln119_fu_443_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln124_1_fu_485_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln124_fu_511_p2        |        or|   0|  0|   2|           1|           1|
    |newBlue_1_fu_517_p3       |    select|   0|  0|  32|           1|          32|
    |newGreen_1_fu_449_p3      |    select|   0|  0|  32|           1|          32|
    |newRed_1_fu_381_p3        |    select|   0|  0|  32|           1|          32|
    |select_ln100_1_fu_216_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln100_fu_208_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln114_fu_367_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln119_fu_435_p3    |    select|   0|  0|  31|           1|          31|
    |select_ln124_fu_503_p3    |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 474|         212|         284|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  17|          4|    1|          4|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   10|         20|
    |grp_fu_132_p0                          |  17|          4|   32|        128|
    |grp_fu_136_p0                          |  17|          4|   32|        128|
    |grp_fu_139_p0                          |  17|          4|   32|        128|
    |grp_fu_144_p0                          |  17|          4|   32|        128|
    |grp_p_hls_fptosi_float_i32_fu_126_x    |  17|          4|   32|        128|
    |i_fu_74                                |   9|          2|    5|         10|
    |image_r_address0                       |  17|          4|   12|         48|
    |image_r_address1                       |  17|          4|   12|         48|
    |image_r_d0                             |  13|          3|   32|         96|
    |indvar_flatten6_fu_78                  |   9|          2|   10|         20|
    |j_fu_70                                |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 284|         65|  262|        926|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln100_reg_563                 |   5|   0|    5|          0|
    |add_ln105_reg_586                 |   8|   0|    8|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |conv3_reg_624                     |  32|   0|   32|          0|
    |conv4_reg_629                     |  32|   0|   32|          0|
    |conv5_reg_634                     |  32|   0|   32|          0|
    |i_fu_74                           |   5|   0|    5|          0|
    |i_load_reg_558                    |   5|   0|    5|          0|
    |icmp_ln100_reg_554                |   1|   0|    1|          0|
    |image_addr_4_reg_591              |  12|   0|   12|          0|
    |image_addr_5_reg_597              |  12|   0|   12|          0|
    |image_addr_6_reg_603              |  12|   0|   12|          0|
    |image_load_3_reg_609              |  32|   0|   32|          0|
    |image_load_4_reg_614              |  32|   0|   32|          0|
    |image_load_5_reg_619              |  32|   0|   32|          0|
    |indvar_flatten6_fu_78             |  10|   0|   10|          0|
    |j_fu_70                           |   5|   0|    5|          0|
    |mul_ln110_reg_573                 |  12|   0|   12|          0|
    |newBlue_1_reg_673                 |  32|   0|   32|          0|
    |newBlue_reg_655                   |  32|   0|   32|          0|
    |newGreen_1_reg_668                |  32|   0|   32|          0|
    |newGreen_reg_647                  |  32|   0|   32|          0|
    |newRed_1_reg_663                  |  32|   0|   32|          0|
    |newRed_reg_639                    |  32|   0|   32|          0|
    |reg_149                           |  32|   0|   32|          0|
    |select_ln100_reg_568              |   5|   0|    5|          0|
    |sub_ln104_reg_580                 |   8|   0|    8|          0|
    |icmp_ln100_reg_554                |  64|  32|    1|          0|
    |image_addr_4_reg_591              |  64|  32|   12|          0|
    |image_addr_5_reg_597              |  64|  32|   12|          0|
    |image_addr_6_reg_603              |  64|  32|   12|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 790| 128|  571|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                                     |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|ap_rst                                     |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|ap_start                                   |   in|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|ap_done                                    |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|ap_idle                                    |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|ap_ready                                   |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|grp_fu_232_p_din0                          |  out|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|grp_fu_232_p_din1                          |  out|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|grp_fu_232_p_opcode                        |  out|    2|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|grp_fu_232_p_dout0                         |   in|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|grp_fu_232_p_ce                            |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|grp_fu_566_p_din0                          |  out|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|grp_fu_566_p_dout0                         |   in|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|grp_fu_566_p_ce                            |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|grp_p_hls_fptosi_float_i32_fu_180_p_din1   |  out|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|grp_p_hls_fptosi_float_i32_fu_180_p_dout0  |   in|   32|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|grp_p_hls_fptosi_float_i32_fu_180_p_ce     |  out|    1|  ap_ctrl_hs|  Application_Pipeline_VITIS_LOOP_100_4_VITIS_LOOP_102_5|  return value|
|image_r_address0                           |  out|   12|   ap_memory|                                                 image_r|         array|
|image_r_ce0                                |  out|    1|   ap_memory|                                                 image_r|         array|
|image_r_we0                                |  out|    1|   ap_memory|                                                 image_r|         array|
|image_r_d0                                 |  out|   32|   ap_memory|                                                 image_r|         array|
|image_r_q0                                 |   in|   32|   ap_memory|                                                 image_r|         array|
|image_r_address1                           |  out|   12|   ap_memory|                                                 image_r|         array|
|image_r_ce1                                |  out|    1|   ap_memory|                                                 image_r|         array|
|image_r_we1                                |  out|    1|   ap_memory|                                                 image_r|         array|
|image_r_d1                                 |  out|   32|   ap_memory|                                                 image_r|         array|
|image_r_q1                                 |   in|   32|   ap_memory|                                                 image_r|         array|
|brmerge_demorgan                           |   in|    1|     ap_none|                                        brmerge_demorgan|        scalar|
|mul                                        |   in|   32|     ap_none|                                                     mul|        scalar|
+-------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

