vendor_name = ModelSim
source_file = 1, C:/FPGA/light_switches_test/light_switches_test.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = hard_block
design_name = light_switches_test
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, light_switches_test, 1
instance = comp, \f~output\, f~output, light_switches_test, 1
instance = comp, \x2~input\, x2~input, light_switches_test, 1
instance = comp, \x1~input\, x1~input, light_switches_test, 1
instance = comp, \f~0\, f~0, light_switches_test, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, light_switches_test, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, light_switches_test, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, light_switches_test, 1
