set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/pdk/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/pdk/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/home/hosni/caravel_openframe_project/openlane/picosoc"
set ::env(DESIGN_NAME) "picosoc"
set ::env(VERILOG_FILES) "/home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/openframe_project_netlists.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/picosoc.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/picorv32.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/spimemio.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/simpleuart.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/clock_div.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/clock_routing.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/intercon_wb.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/housekeeping.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/simple_spi_master.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/counter_timer_high.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/counter_timer_low.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/mem_wb.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/gpio_wb.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/gpio_vector_wb.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/rtl/debug_regs.v"
set ::env(QUIT_ON_LINTER_ERRORS) "0"
set ::env(QUIT_ON_SYNTH_CHECKS) "0"
set ::env(SYNTH_READ_BLACKBOX_LIB) "1"
set ::env(SYNTH_STRATEGY) "DELAY 0"
set ::env(MAX_TRANSITION_CONSTRAINT) "0.8"
set ::env(MAX_FANOUT_CONSTRAINT) "16"
set ::env(ROUTING_CORES) "16"
set ::env(CLOCK_PERIOD) "25"
set ::env(MACRO_PLACEMENT_CFG) "/home/hosni/caravel_openframe_project/openlane/picosoc/macro.cfg"
set ::env(MAGIC_DEF_LABELS) "0"
set ::env(VERILOG_FILES_BLACKBOX) "/home/hosni/caravel_openframe_project/openlane/picosoc/sky130_sram_2kbyte_1rw1r_32x512_8.v /home/hosni/caravel_openframe_project/openlane/picosoc/../../verilog/gl/digital_locked_loop.v"
set ::env(EXTRA_LEFS) "/pdk/sky130A/libs.ref/sky130_sram_macros/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef /home/hosni/caravel_openframe_project/openlane/picosoc/../../lef/digital_locked_loop.lef"
set ::env(EXTRA_GDS_FILES) "/pdk/sky130A/libs.ref/sky130_sram_macros/gds/sky130_sram_2kbyte_1rw1r_32x512_8.gds /home/hosni/caravel_openframe_project/openlane/picosoc/../../gds/digital_locked_loop.gds"
set ::env(EXTRA_LIBS) "/pdk/sky130A/libs.ref/sky130_sram_macros/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib /home/hosni/caravel_openframe_project/openlane/picosoc/../../lib/digital_locked_loop.lib"
set ::env(EXTRA_SPEFS) "digital_locked_loop /home/hosni/caravel_openframe_project/openlane/picosoc/../../signoff/digital_locked_loop/openlane-signoff/spef/digital_locked_loop.min.spef /home/hosni/caravel_openframe_project/openlane/picosoc/../../signoff/digital_locked_loop/openlane-signoff/spef/digital_locked_loop.nom.spef /home/hosni/caravel_openframe_project/openlane/picosoc/../../signoff/digital_locked_loop/openlane-signoff/spef/digital_locked_loop.max.spef"
set ::env(FP_PDN_CHECK_NODES) "0"
set ::env(SYNTH_USE_PG_PINS_DEFINES) "USE_POWER_PINS"
set ::env(PL_RESIZER_DESIGN_OPTIMIZATIONS) "1"
set ::env(PL_RESIZER_TIMING_OPTIMIZATIONS) "1"
set ::env(GLB_RESIZER_TIMING_OPTIMIZATIONS) "1"
set ::env(GLB_RESIZER_DESIGN_OPTIMIZATIONS) "1"
set ::env(PL_RESIZER_BUFFER_INPUT_PORTS) "1"
set ::env(PL_RESIZER_MAX_WIRE_LENGTH) "500"
set ::env(FP_PDN_ENABLE_RAILS) "1"
set ::env(FP_PDN_VPITCH) "40"
set ::env(GRT_REPAIR_ANTENNAS) "1"
set ::env(RUN_HEURISTIC_DIODE_INSERTION) "1"
set ::env(GRT_ANT_MARGIN) "20"
set ::env(HEURISTIC_ANTENNA_THRESHOLD) "80"
set ::env(FP_PDN_HPITCH) "40"
set ::env(FP_PDN_VOFFSET) "5"
set ::env(FP_PDN_HOFFSET) "5"
set ::env(MAGIC_ZEROIZE_ORIGIN) "0"
set ::env(FP_SIZING) "absolute"
set ::env(RUN_CVC) "0"
set ::env(UNIT) "2.4"
set ::env(FP_IO_MODE) "1"
set ::env(FP_IO_VLENGTH) "2.4"
set ::env(FP_IO_HLENGTH) "2.4"
set ::env(FP_PDN_CORE_RING) "0"
set ::env(FP_PDN_VWIDTH) "3.1"
set ::env(FP_PDN_HWIDTH) "3.1"
set ::env(FP_PDN_VSPACING) "2"
set ::env(FP_PDN_HSPACING) "2"
set ::env(FP_PDN_CFG) "/home/hosni/caravel_openframe_project/openlane/picosoc/pdn_cfg.tcl"
set ::env(FP_PDN_MACRO_HOOKS) "soc_mem\\.mem\\.SRAM_0 VPWR VGND vccd1 vssd1, soc_mem\\.mem\\.SRAM_1 VPWR VGND vccd1 vssd1, dll VPWR VGND vccd1 vssd1"
set ::env(RUN_CTS) "1"
set ::env(CTS_CLK_MAX_WIRE_LENGTH) "500"
set ::env(CLOCK_PORT) "gpio_in\[38]"
set ::env(PL_TARGET_DENSITY) "0.28"
set ::env(DIE_AREA_WRAPPER) "0 0 3168.82 4768.82"
set ::env(DIE_AREA) "0 0 2200 1500"
set ::env(RUN_IRDROP_REPORT) "0"
set ::env(BASE_SDC_FILE) "/home/hosni/caravel_openframe_project/openlane/picosoc/base.sdc"
set ::env(GRT_ALLOW_CONGESTION) "1"
set ::env(SYNTH_BUFFERING) "0"
set ::env(RCX_SDC_FILE) "/home/hosni/caravel_openframe_project/openlane/picosoc/signoff.sdc"
set ::env(RUN_MAGIC_DRC) "0"
set ::env(FP_PIN_ORDER_CFG) "/home/hosni/caravel_openframe_project/openlane/picosoc/pin_order.cfg"
set ::env(SYNTH_DEFINES) "PnR"
set ::env(QUIT_ON_HOLD_VIOLATIONS) "0"
set ::env(GRT_ADJUSTMENT) "0.18"
