# Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile C:/IC/verilog_project/ip349_verilog/s349.v
# Loading project project_hlju
# Compile of BasicCircuit.v was successful.
# Compile of s349.v was successful.
# Compile of top.v failed with 3 errors.
# Compile of WBR.v was successful.
# Compile of WBY.v was successful.
# Compile of WIR.v was successful.
# 6 compiles, 1 failed with 3 errors.
