###############################################################
#  Generated by:      Cadence Innovus 16.10-p004_1
#  OS:                Linux x86_64(Host ID kriti)
#  Generated on:      Tue Nov 28 12:36:09 2017
#  Design:            PIF2WB
#  Command:           write_def -floorplan -netlist -routing /home/vlsi2_g05/VLSI2/pif2wb/src/PIF2WB.pos_physical/PIF2WB.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN PIF2WB ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    NET alpha_value REAL ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 5.000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 50.600 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 5.000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 49.200 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 55600 54200 ) ;

ROW CORE_ROW_0 CORE 5000 5000 FS DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_1 CORE 5000 7600 N DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_2 CORE 5000 10200 FS DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_3 CORE 5000 12800 N DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_4 CORE 5000 15400 FS DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_5 CORE 5000 18000 N DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_6 CORE 5000 20600 FS DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_7 CORE 5000 23200 N DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_8 CORE 5000 25800 FS DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_9 CORE 5000 28400 N DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_10 CORE 5000 31000 FS DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_11 CORE 5000 33600 N DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_12 CORE 5000 36200 FS DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_13 CORE 5000 38800 N DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_14 CORE 5000 41400 FS DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_15 CORE 5000 44000 N DO 228 BY 1 STEP 200 0
 ;
ROW CORE_ROW_16 CORE 5000 46600 FS DO 228 BY 1 STEP 200 0
 ;

TRACKS Y 1000 DO 67 STEP 800 LAYER AP ;
TRACKS X 5000 DO 11 STEP 5000 LAYER AP ;
TRACKS X 1000 DO 69 STEP 800 LAYER M7 ;
TRACKS Y 1000 DO 67 STEP 800 LAYER M7 ;
TRACKS Y 200 DO 270 STEP 200 LAYER M6 ;
TRACKS X 1000 DO 69 STEP 800 LAYER M6 ;
TRACKS X 200 DO 277 STEP 200 LAYER M5 ;
TRACKS Y 200 DO 270 STEP 200 LAYER M5 ;
TRACKS Y 200 DO 270 STEP 200 LAYER M4 ;
TRACKS X 200 DO 277 STEP 200 LAYER M4 ;
TRACKS X 200 DO 277 STEP 200 LAYER M3 ;
TRACKS Y 200 DO 270 STEP 200 LAYER M3 ;
TRACKS Y 200 DO 270 STEP 200 LAYER M2 ;
TRACKS X 200 DO 277 STEP 200 LAYER M2 ;
TRACKS X 200 DO 277 STEP 200 LAYER M1 ;
TRACKS Y 200 DO 270 STEP 200 LAYER M1 ;

GCELLGRID Y 54205 DO 1 STEP 3105 ;
GCELLGRID Y 6100 DO 16 STEP 3000 ;
GCELLGRID Y -5 DO 2 STEP 3105 ;
GCELLGRID X 55605 DO 1 STEP 4505 ;
GCELLGRID X 6100 DO 16 STEP 3000 ;
GCELLGRID X -5 DO 2 STEP 3105 ;

VIAS 3 ;
- M2_M1_G_1
 + VIARULE M2_M1_G
 + CUTSIZE 100 100
 + LAYERS M1 VIA1 M2
 + CUTSPACING 140 100
 + ENCLOSURE 90 50 90 50
 + ROWCOL 5 4
 ;
- M2_M1_G_2
 + VIARULE M2_M1_G
 + CUTSIZE 100 100
 + LAYERS M1 VIA1 M2
 + CUTSPACING 140 100
 + ENCLOSURE 90 10 90 10
 + ROWCOL 4 4
 ;
- M2_M1_G_3
 + VIARULE M2_M1_G
 + CUTSIZE 100 100
 + LAYERS M1 VIA1 M2
 + CUTSPACING 140 100
 + ENCLOSURE 90 30 90 30
 + ROWCOL 3 4
 ;
END VIAS

COMPONENTS 625 ;
- FE_OFC8_n_96 HS65_GS_BFX27 + SOURCE TIMING + PLACED ( 46600 23200 ) N
 ;
- FE_OFC7_n_94 HS65_GS_BFX27 + SOURCE TIMING + PLACED ( 11600 15400 ) FS
 ;
- FE_OFC6_STB_O HS65_GS_BFX27 + SOURCE TIMING + PLACED ( 26800 20600 ) S
 ;
- FE_OFC5_n_97 HS65_GS_BFX27 + SOURCE TIMING + PLACED ( 29600 31000 ) FS
 ;
- FE_OFC4_n_97 HS65_GS_BFX27 + SOURCE TIMING + PLACED ( 15400 33600 ) N
 ;
- FE_OFC3_n_88 HS65_GS_BFX27 + SOURCE TIMING + PLACED ( 26600 25800 ) FS
 ;
- FE_OFC2_FE_OFN0_n_172 HS65_GS_BFX27 + SOURCE TIMING + PLACED ( 21600 23200 ) N
 ;
- FE_OFC1_FE_OFN0_n_172 HS65_GS_BFX27 + SOURCE TIMING + PLACED ( 29800 28400 ) N
 ;
- FE_OFC0_n_172 HS65_GS_BFX27 + SOURCE TIMING + PLACED ( 30600 38800 ) FN
 ;
- FE_DBTC0_n_88 HS65_GS_IVX9 + SOURCE TIMING + PLACED ( 37800 38800 ) FN
 ;
- g939_730256179 HS65_GS_IVX9 + PLACED ( 5600 46600 ) FS
 ;
- g1397_730256179 HS65_GS_NAND2AX4 + PLACED ( 26600 46600 ) FS
 ;
- g205_730256179 HS65_GS_BTHX10 + PLACED ( 48000 36200 ) S
 ;
- g206_730256179 HS65_GS_BTHX10 + PLACED ( 48000 38800 ) FN
 ;
- g207_730256179 HS65_GS_BTHX10 + PLACED ( 48000 41400 ) S
 ;
- g208_730256179 HS65_GS_BTHX10 + PLACED ( 46000 46600 ) S
 ;
- g209_730256179 HS65_GS_BTHX10 + PLACED ( 48000 46600 ) S
 ;
- g210_730256179 HS65_GS_BTHX10 + PLACED ( 48000 25800 ) S
 ;
- g211_730256179 HS65_GS_BTHX10 + PLACED ( 43000 7600 ) N
 ;
- g212_730256179 HS65_GS_BTHX10 + PLACED ( 46600 5000 ) FS
 ;
- g190_730256179 HS65_GS_BTHX10 + PLACED ( 47600 12800 ) N
 ;
- g191_730256179 HS65_GS_BTHX10 + PLACED ( 45600 10200 ) FS
 ;
- g193_730256179 HS65_GS_BTHX10 + PLACED ( 46000 7600 ) N
 ;
- g194_730256179 HS65_GS_BTHX10 + PLACED ( 48000 7600 ) N
 ;
- g195_730256179 HS65_GS_BTHX10 + PLACED ( 48000 10200 ) FS
 ;
- g196_730256179 HS65_GS_BTHX10 + PLACED ( 48000 15400 ) FS
 ;
- g197_730256179 HS65_GS_BTHX10 + PLACED ( 45600 12800 ) N
 ;
- g213_730256179 HS65_GS_BTHX10 + PLACED ( 46000 15400 ) FS
 ;
- g199_730256179 HS65_GS_BTHX10 + PLACED ( 48000 18000 ) N
 ;
- g181_730256179 HS65_GS_BTHX10 + PLACED ( 47600 28400 ) N
 ;
- g201_730256179 HS65_GS_BTHX10 + PLACED ( 45600 18000 ) N
 ;
- g202_730256179 HS65_GS_BTHX10 + PLACED ( 45600 20600 ) FS
 ;
- g214_730256179 HS65_GS_BTHX10 + PLACED ( 46000 25800 ) FS
 ;
- g215_730256179 HS65_GS_BTHX10 + PLACED ( 45600 33600 ) N
 ;
- g216_730256179 HS65_GS_BTHX10 + PLACED ( 26800 36200 ) FS
 ;
- g203_730256179 HS65_GS_BTHX10 + PLACED ( 43000 41400 ) FS
 ;
- g176_730256179 HS65_GS_BTHX10 + PLACED ( 43000 38800 ) N
 ;
- g179_730256179 HS65_GS_BTHX10 + PLACED ( 45600 36200 ) FS
 ;
- g200_730256179 HS65_GS_BTHX10 + PLACED ( 43000 18000 ) N
 ;
- g182_730256179 HS65_GS_BTHX10 + PLACED ( 48000 20600 ) FS
 ;
- g187_730256179 HS65_GS_BTHX10 + PLACED ( 46000 38800 ) N
 ;
- g188_730256179 HS65_GS_BTHX10 + PLACED ( 48000 23200 ) N
 ;
- g189_730256179 HS65_GS_BTHX10 + PLACED ( 48000 31000 ) FS
 ;
- g204_730256179 HS65_GS_BTHX10 + PLACED ( 48000 33600 ) FN
 ;
- g1398_730256179 HS65_GS_MUX21I1X3 + PLACED ( 31400 46600 ) FS
 ;
- g1399_730256179 HS65_GS_MUX21X4 + PLACED ( 29800 46600 ) S
 ;
- g1400_730256179 HS65_GS_NOR2X2 + PLACED ( 21800 46600 ) S
 ;
- g1401_730256179 HS65_GS_AND3ABCX9 + PLACED ( 29600 44000 ) N
 ;
- g1402_730256179 HS65_GS_NOR3X1 + PLACED ( 33000 46600 ) FS
 ;
- g230_730256179 HS65_GS_BTHX10 + PLACED ( 9600 23200 ) FN
 ;
- g229_730256179 HS65_GS_BTHX10 + PLACED ( 7600 15400 ) S
 ;
- g231_730256179 HS65_GS_BTHX10 + PLACED ( 9600 20600 ) S
 ;
- g232_730256179 HS65_GS_BTHX10 + PLACED ( 5600 15400 ) S
 ;
- g233_730256179 HS65_GS_BTHX10 + PLACED ( 9000 12800 ) FN
 ;
- g234_730256179 HS65_GS_BTHX10 + PLACED ( 7000 12800 ) FN
 ;
- g235_730256179 HS65_GS_BTHX10 + PLACED ( 9600 10200 ) S
 ;
- g236_730256179 HS65_GS_BTHX10 + PLACED ( 11000 12800 ) FN
 ;
- g217_730256179 HS65_GS_BTHX10 + PLACED ( 5600 7600 ) FN
 ;
- g237_730256179 HS65_GS_BTHX10 + PLACED ( 7600 10200 ) S
 ;
- g238_730256179 HS65_GS_BTHX10 + PLACED ( 9600 15400 ) S
 ;
- g239_730256179 HS65_GS_BTHX10 + PLACED ( 6600 5000 ) S
 ;
- g240_730256179 HS65_GS_BTHX10 + PLACED ( 8400 7600 ) FN
 ;
- g220_730256179 HS65_GS_BTHX10 + PLACED ( 5600 10200 ) S
 ;
- g242_730256179 HS65_GS_BTHX10 + PLACED ( 11000 7600 ) FN
 ;
- g241_730256179 HS65_GS_BTHX10 + PLACED ( 10800 5000 ) S
 ;
- g243_730256179 HS65_GS_BTHX10 + PLACED ( 8600 5000 ) S
 ;
- g244_730256179 HS65_GS_BTHX10 + PLACED ( 8800 18000 ) FN
 ;
- g245_730256179 HS65_GS_BTHX10 + PLACED ( 15600 7600 ) FN
 ;
- g246_730256179 HS65_GS_BTHX10 + PLACED ( 18400 5000 ) S
 ;
- g247_730256179 HS65_GS_BTHX10 + PLACED ( 14200 5000 ) S
 ;
- g248_730256179 HS65_GS_BTHX10 + PLACED ( 26800 7600 ) N
 ;
- g221_730256179 HS65_GS_BTHX10 + PLACED ( 5600 28400 ) FN
 ;
- g249_730256179 HS65_GS_BTHX10 + PLACED ( 13600 7600 ) FN
 ;
- g250_730256179 HS65_GS_BTHX10 + PLACED ( 16400 5000 ) S
 ;
- g222_730256179 HS65_GS_BTHX10 + PLACED ( 7600 23200 ) FN
 ;
- g224_730256179 HS65_GS_BTHX10 + PLACED ( 7600 28400 ) FN
 ;
- g223_730256179 HS65_GS_BTHX10 + PLACED ( 5600 20600 ) S
 ;
- g225_730256179 HS65_GS_BTHX10 + PLACED ( 5600 25800 ) S
 ;
- g226_730256179 HS65_GS_BTHX10 + PLACED ( 5600 23200 ) FN
 ;
- g227_730256179 HS65_GS_BTHX10 + PLACED ( 6800 18000 ) FN
 ;
- g228_730256179 HS65_GS_BTHX10 + PLACED ( 7600 20600 ) S
 ;
- g1403_730256179 HS65_GS_NOR2AX3 + PLACED ( 34000 46600 ) FS
 ;
- g1404_730256179 HS65_GS_NAND4ABX3 + PLACED ( 13800 36200 ) S
 ;
- g1405_730256179 HS65_GS_NOR2X6 + PLACED ( 21600 28400 ) N
 ;
- g1406_730256179 HS65_GS_NOR2X9 + PLACED ( 21600 31000 ) FS
 ;
- g1407_730256179 HS65_GS_OR2X4 + PLACED ( 27000 41400 ) S
 ;
- g1408_730256179 HS65_GS_AOI21X2 + PLACED ( 27000 44000 ) N
 ;
- g1409_730256179 HS65_GS_AOI21X2 + PLACED ( 31600 44000 ) N
 ;
- g1412_730256179 HS65_GS_NOR2X2 + PLACED ( 26000 41400 ) S
 ;
- g1413_730256179 HS65_GS_AND2X4 + PLACED ( 25800 38800 ) N
 ;
- g1414_730256179 HS65_GS_NOR2AX6 + PLACED ( 26800 38800 ) N
 ;
- g1415_730256179 HS65_GS_NOR2AX3 + PLACED ( 24000 41400 ) S
 ;
- g1416_730256179 HS65_GS_NOR2AX3 + PLACED ( 29600 36200 ) FS
 ;
- g1417_730256179 HS65_GSS_XOR2X6 + PLACED ( 14200 23200 ) FN
 ;
- g1418_730256179 HS65_GSS_XNOR2X6 + PLACED ( 11200 36200 ) S
 ;
- g1419_730256179 HS65_GSS_XOR2X6 + PLACED ( 13600 33600 ) FN
 ;
- g1420_730256179 HS65_GSS_XNOR2X6 + PLACED ( 8400 36200 ) S
 ;
- g1421_730256179 HS65_GS_AND2X4 + PLACED ( 29600 38800 ) FN
 ;
- g1422_730256179 HS65_GS_NOR2X6 + PLACED ( 27200 33600 ) N
 ;
- g1423_730256179 HS65_GS_NOR2AX3 + PLACED ( 24000 38800 ) FN
 ;
- g1424_730256179 HS65_GS_NOR2X6 + PLACED ( 29600 33600 ) N
 ;
- g1425_730256179 HS65_GS_AND2X4 + PLACED ( 22800 41400 ) FS
 ;
- g1426_730256179 HS65_GS_AND2X4 + PLACED ( 25800 44000 ) N
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[0\] HS65_GS_DFPRQX9 + PLACED ( 45600 44000 ) N + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[1\] HS65_GS_DFPRQX9 + PLACED ( 38200 41400 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[2\] HS65_GS_DFPRQX9 + PLACED ( 41000 46600 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[3\] HS65_GS_DFPRQX9 + PLACED ( 41000 23200 ) FN + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[4\] HS65_GS_DFPRQX9 + PLACED ( 41000 25800 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[5\] HS65_GS_DFPRQX9 + PLACED ( 37600 28400 ) N + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[6\] HS65_GS_DFPRQX9 + PLACED ( 41000 36200 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[7\] HS65_GS_DFPRQX9 + PLACED ( 39000 38800 ) N + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[8\] HS65_GS_DFPRQX9 + PLACED ( 33000 36200 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[9\] HS65_GS_DFPRQX9 + PLACED ( 30800 33600 ) N + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[10\] HS65_GS_DFPRQX9 + PLACED ( 33000 20600 ) S + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[11\] HS65_GS_DFPRQX9 + PLACED ( 39600 20600 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[12\] HS65_GS_DFPRQX9 + PLACED ( 39000 18000 ) N + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[13\] HS65_GS_DFPRQX9 + PLACED ( 37600 7600 ) N + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[14\] HS65_GS_DFPRQX9 + PLACED ( 40000 5000 ) S + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[15\] HS65_GS_DFPRQX9 + PLACED ( 33000 5000 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[16\] HS65_GS_DFPRQX9 + PLACED ( 31000 7600 ) FN + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[17\] HS65_GS_DFPRQX9 + PLACED ( 40000 15400 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[18\] HS65_GS_DFPRQX9 + PLACED ( 31000 23200 ) N + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[19\] HS65_GS_DFPRQX9 + PLACED ( 32400 25800 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[20\] HS65_GS_DFPRQX9 + PLACED ( 24000 31000 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[21\] HS65_GS_DFPRQX9 + PLACED ( 22600 25800 ) S + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[22\] HS65_GS_DFPRQX9 + PLACED ( 22800 20600 ) S + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[23\] HS65_GS_DFPRQX9 + PLACED ( 24000 15400 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[24\] HS65_GS_DFPRQX9 + PLACED ( 24000 5000 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[25\] HS65_GS_DFPRQX9 + PLACED ( 22600 7600 ) FN + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[26\] HS65_GS_DFPRQX9 + PLACED ( 22800 10200 ) S + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[27\] HS65_GS_DFPRQX9 + PLACED ( 13600 10200 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[28\] HS65_GS_DFPRQX9 + PLACED ( 13600 20600 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[29\] HS65_GS_DFPRQX9 + PLACED ( 17000 18000 ) N + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[30\] HS65_GS_DFPRQX9 + PLACED ( 15800 15400 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_ADR_REG_reg\[31\] HS65_GS_DFPRQX9 + PLACED ( 24000 12800 ) N + WEIGHT 1
 ;
- Counter_Burst_Transfer_N_reg\[0\] HS65_GS_DFPRQX9 + PLACED ( 17000 31000 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_N_reg\[1\] HS65_GS_DFPRQX9 + PLACED ( 15200 36200 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_N_reg\[2\] HS65_GS_DFPRQX9 + PLACED ( 8400 25800 ) FS + WEIGHT 1
 ;
- Counter_Burst_Transfer_N_reg\[3\] HS65_GS_DFPRQX9 + PLACED ( 5800 31000 ) FS + WEIGHT 1
 ;
- TOT_TRANSFER_I_reg\[1\] HS65_GS_LDHQX9 + PLACED ( 8200 44000 ) N
 ;
- TOT_TRANSFER_I_reg\[2\] HS65_GS_LDHQX9 + PLACED ( 5600 41400 ) FS
 ;
- TOT_TRANSFER_I_reg\[3\] HS65_GS_LDHQX9 + PLACED ( 5600 44000 ) N
 ;
- reg0_temp_reg\[0\] HS65_GS_SDFPRQX9 + PLACED ( 32200 41400 ) FS + WEIGHT 1
 ;
- reg0_temp_reg\[1\] HS65_GS_SDFPRQX9 + PLACED ( 32200 38800 ) N + WEIGHT 1
 ;
- reg0_temp_reg\[2\] HS65_GS_SDFPRQX9 + PLACED ( 22400 33600 ) N + WEIGHT 1
 ;
- reg0_temp_reg\[3\] HS65_GS_SDFPRQX9 + PLACED ( 16200 23200 ) N + WEIGHT 1
 ;
- reg1_temp_reg\[0\] HS65_GS_DFPRQX9 + PLACED ( 13600 25800 ) S + WEIGHT 1
 ;
- reg1_temp_reg\[1\] HS65_GS_SDFPRQX9 + PLACED ( 6200 33600 ) FN + WEIGHT 1
 ;
- reg1_temp_reg\[2\] HS65_GS_SDFPRQX9 + PLACED ( 8000 38800 ) N + WEIGHT 1
 ;
- reg1_temp_reg\[3\] HS65_GS_SDFPRQX9 + PLACED ( 8200 41400 ) FS + WEIGHT 1
 ;
- state_reg\[0\] HS65_GS_DFPRQX9 + PLACED ( 22600 36200 ) S + WEIGHT 1
 ;
- state_reg\[1\] HS65_GS_DFPRQX9 + PLACED ( 16800 33600 ) N + WEIGHT 1
 ;
- state_reg\[2\] HS65_GS_DFPRQX9 + PLACED ( 22600 46600 ) S + WEIGHT 1
 ;
- g2329_730256179 HS65_GS_NOR2X6 + PLACED ( 7600 25800 ) FS
 ;
- g2331_730256179 HS65_GS_MUXI21X2 + PLACED ( 9800 28400 ) FN
 ;
- g2334_730256179 HS65_GS_NOR2X6 + PLACED ( 11600 23200 ) N
 ;
- g2335_730256179 HS65_GS_NAND4ABX3 + PLACED ( 18600 46600 ) S
 ;
- g2336_730256179 HS65_GS_NAND3X5 + PLACED ( 19200 36200 ) FS
 ;
- g2338_730256179 HS65_GS_MUXI21X2 + PLACED ( 11600 28400 ) N
 ;
- g2339_730256179 HS65_GSS_XOR2X6 + PLACED ( 9800 31000 ) S
 ;
- g2341_730256179 HS65_GS_NAND2X7 + PLACED ( 20200 38800 ) FN
 ;
- g2342_730256179 HS65_GS_HA1X4 + PLACED ( 11000 33600 ) N
 ;
- g2343_730256179 HS65_GS_NOR2X6 + PLACED ( 15000 28400 ) FN
 ;
- g2344_730256179 HS65_GS_AOI212X4 + PLACED ( 16400 41400 ) FS
 ;
- g2345_730256179 HS65_GS_AOI312X4 + PLACED ( 16000 38800 ) N
 ;
- g2346_730256179 HS65_GS_AOI32X5 + PLACED ( 15800 46600 ) S
 ;
- g2349_730256179 HS65_GS_AO22X9 + PLACED ( 13600 41400 ) S
 ;
- g2350_730256179 HS65_GS_MUXI21X2 + PLACED ( 13600 28400 ) N
 ;
- g2385_730256179 HS65_GS_HA1X4 + PLACED ( 14000 31000 ) FS
 ;
- g2386_730256179 HS65_GS_AO222X4 + PLACED ( 10800 18000 ) N
 ;
- g2387_730256179 HS65_GS_AO222X4 + PLACED ( 14800 18000 ) N
 ;
- g2388_730256179 HS65_GS_AO22X9 + PLACED ( 39800 44000 ) N
 ;
- g2389_730256179 HS65_GS_AO22X9 + PLACED ( 42600 44000 ) FN
 ;
- g2390_730256179 HS65_GS_AO222X4 + PLACED ( 23000 28400 ) FN
 ;
- g2391_730256179 HS65_GS_AO222X4 + PLACED ( 23000 23200 ) FN
 ;
- g2392_730256179 HS65_GS_AO222X4 + PLACED ( 23000 18000 ) FN
 ;
- g2393_730256179 HS65_GS_AO222X4 + PLACED ( 29600 10200 ) FS
 ;
- g2394_730256179 HS65_GS_AO212X4 + PLACED ( 39200 46600 ) S
 ;
- g2395_730256179 HS65_GS_AO222X4 + PLACED ( 21800 12800 ) N
 ;
- g2396_730256179 HS65_GS_AO222X4 + PLACED ( 18800 12800 ) N
 ;
- g2397_730256179 HS65_GS_AO222X4 + PLACED ( 42600 33600 ) N
 ;
- g2398_730256179 HS65_GS_AO222X4 + PLACED ( 14000 12800 ) FN
 ;
- g2399_730256179 HS65_GS_NOR2X6 + PLACED ( 17800 28400 ) N
 ;
- g2402_730256179 HS65_GS_NAND4ABX3 + PLACED ( 22400 38800 ) N
 ;
- g2405_730256179 HS65_GS_NOR3AX2 + PLACED ( 10800 44000 ) N
 ;
- g2406_730256179 HS65_GS_AO222X4 + PLACED ( 42000 28400 ) FN
 ;
- g2407_730256179 HS65_GS_AO222X4 + PLACED ( 13600 15400 ) FS
 ;
- g2408_730256179 HS65_GS_AO212X4 + PLACED ( 29600 15400 ) FS
 ;
- g2409_730256179 HS65_GS_AO222X4 + PLACED ( 39600 33600 ) N
 ;
- g2410_730256179 HS65_GS_AO222X4 + PLACED ( 37600 31000 ) S
 ;
- g2411_730256179 HS65_GS_AO222X4 + PLACED ( 38800 36200 ) S
 ;
- g2412_730256179 HS65_GS_AO222X4 + PLACED ( 30800 36200 ) S
 ;
- g2413_730256179 HS65_GS_AO222X4 + PLACED ( 31000 31000 ) S
 ;
- g2414_730256179 HS65_GS_AO222X4 + PLACED ( 37800 25800 ) FS
 ;
- g2415_730256179 HS65_GS_AO222X4 + PLACED ( 25800 28400 ) N
 ;
- g2416_730256179 HS65_GS_AO222X4 + PLACED ( 38800 23200 ) N
 ;
- g2417_730256179 HS65_GS_AO222X4 + PLACED ( 34000 18000 ) N
 ;
- g2418_730256179 HS65_GS_AO222X4 + PLACED ( 38800 10200 ) S
 ;
- g2419_730256179 HS65_GS_AO222X4 + PLACED ( 41400 10200 ) FS
 ;
- g2420_730256179 HS65_GS_AO222X4 + PLACED ( 31800 10200 ) FS
 ;
- g2421_730256179 HS65_GS_AO222X4 + PLACED ( 32200 12800 ) N
 ;
- g2422_730256179 HS65_GS_AO222X4 + PLACED ( 34200 15400 ) FS
 ;
- g2423_730256179 HS65_GS_AO222X4 + PLACED ( 30800 20600 ) FS
 ;
- g2424_730256179 HS65_GS_AO222X4 + PLACED ( 31200 28400 ) N
 ;
- g2425_730256179 HS65_GS_AO22X9 + PLACED ( 19000 41400 ) FS
 ;
- g2429_730256179 HS65_GSS_XNOR2X6 + PLACED ( 18600 28400 ) FN
 ;
- g2430_730256179 HS65_GSS_XOR2X3 + PLACED ( 13600 44000 ) N
 ;
- g2431_730256179 HS65_GS_NAND2X7 + PLACED ( 18800 44000 ) FN
 ;
- g2432_730256179 HS65_GS_OR2X4 + PLACED ( 8600 46600 ) FS
 ;
- g2433_730256179 HS65_GS_NOR2X6 + PLACED ( 37600 46600 ) S
 ;
- g2435_730256179 HS65_GS_OR2X9 + PLACED ( 16200 28400 ) N
 ;
- g2436_730256179 HS65_GS_NOR2AX3 + PLACED ( 21600 44000 ) FN
 ;
- g2437_730256179 HS65_GS_IVX7 + PLACED ( 21600 33600 ) N
 ;
- g2438_730256179 HS65_GS_IVX9 + PLACED ( 13600 38800 ) N
 ;
- g2439_730256179 HS65_GS_NAND2AX7 + PLACED ( 14400 46600 ) S
 ;
- g2440_730256179 HS65_GS_AND2X4 + PLACED ( 7200 46600 ) S
 ;
- g2441_730256179 HS65_GS_NAND2X7 + PLACED ( 37600 44000 ) N
 ;
- g2442_730256179 HS65_GS_NAND2X7 + PLACED ( 10600 46600 ) FS
 ;
- g2443_730256179 HS65_GS_NOR2AX3 + PLACED ( 23200 44000 ) FN
 ;
- g2444_730256179 HS65_GS_NAND2X2 + PLACED ( 6200 36200 ) S
 ;
- g2448_730256179 HS65_GS_IVX9 + PLACED ( 16200 44000 ) N
 ;
- g2456_730256179 HS65_GS_IVX9 + PLACED ( 14800 38800 ) N
 ;
- drc_bufs2471_730256179 HS65_GS_IVX9 + PLACED ( 38400 44000 ) FN
 ;
- Counter_Burst_Transfer_add_69_28_g917_730256179 HS65_GSS_XOR2X6 + PLACED ( 19400 20600 ) S
 ;
- Counter_Burst_Transfer_add_69_28_g918_730256179 HS65_GS_HA1X4 + PLACED ( 26000 18000 ) N
 ;
- Counter_Burst_Transfer_add_69_28_g919_730256179 HS65_GS_HA1X4 + PLACED ( 21600 15400 ) FS
 ;
- Counter_Burst_Transfer_add_69_28_g920_730256179 HS65_GS_HA1X4 + PLACED ( 16800 12800 ) N
 ;
- Counter_Burst_Transfer_add_69_28_g921_730256179 HS65_GS_HA1X4 + PLACED ( 17600 7600 ) N
 ;
- Counter_Burst_Transfer_add_69_28_g922_730256179 HS65_GS_HA1X4 + PLACED ( 21600 5000 ) FS
 ;
- Counter_Burst_Transfer_add_69_28_g923_730256179 HS65_GS_HA1X4 + PLACED ( 19000 10200 ) S
 ;
- Counter_Burst_Transfer_add_69_28_g924_730256179 HS65_GS_HA1X4 + PLACED ( 29600 5000 ) FS
 ;
- Counter_Burst_Transfer_add_69_28_g925_730256179 HS65_GS_HA1X4 + PLACED ( 29600 18000 ) N
 ;
- Counter_Burst_Transfer_add_69_28_g926_730256179 HS65_GS_HA1X4 + PLACED ( 26000 23200 ) N
 ;
- Counter_Burst_Transfer_add_69_28_g927_730256179 HS65_GS_HA1X4 + PLACED ( 29600 25800 ) FS
 ;
- Counter_Burst_Transfer_add_69_28_g928_730256179 HS65_GS_HA1X4 + PLACED ( 19000 25800 ) S
 ;
- Counter_Burst_Transfer_add_69_28_g929_730256179 HS65_GS_HA1X4 + PLACED ( 33400 28400 ) N
 ;
- Counter_Burst_Transfer_add_69_28_g930_730256179 HS65_GS_HA1X4 + PLACED ( 31600 18000 ) FN
 ;
- Counter_Burst_Transfer_add_69_28_g931_730256179 HS65_GS_HA1X4 + PLACED ( 31400 15400 ) FS
 ;
- Counter_Burst_Transfer_add_69_28_g932_730256179 HS65_GS_HA1X4 + PLACED ( 34000 10200 ) FS
 ;
- Counter_Burst_Transfer_add_69_28_g933_730256179 HS65_GS_HA1X4 + PLACED ( 35000 7600 ) N
 ;
- Counter_Burst_Transfer_add_69_28_g934_730256179 HS65_GS_HA1X4 + PLACED ( 42400 12800 ) N
 ;
- Counter_Burst_Transfer_add_69_28_g935_730256179 HS65_GS_HA1X4 + PLACED ( 39600 12800 ) FN
 ;
- Counter_Burst_Transfer_add_69_28_g936_730256179 HS65_GS_HA1X4 + PLACED ( 38000 15400 ) S
 ;
- Counter_Burst_Transfer_add_69_28_g937_730256179 HS65_GS_HA1X4 + PLACED ( 35000 23200 ) FN
 ;
- Counter_Burst_Transfer_add_69_28_g938_730256179 HS65_GS_HA1X4 + PLACED ( 37600 20600 ) FS
 ;
- Counter_Burst_Transfer_add_69_28_g939_730256179 HS65_GS_HA1X4 + PLACED ( 34200 31000 ) FS
 ;
- Counter_Burst_Transfer_add_69_28_g940_730256179 HS65_GS_HA1X4 + PLACED ( 35000 33600 ) N
 ;
- Counter_Burst_Transfer_add_69_28_g941_730256179 HS65_GS_HA1X4 + PLACED ( 37600 33600 ) N
 ;
- Counter_Burst_Transfer_add_69_28_g942_730256179 HS65_GS_HA1X4 + PLACED ( 39800 31000 ) FS
 ;
- Counter_Burst_Transfer_add_69_28_g943_730256179 HS65_GS_HA1X4 + PLACED ( 41800 31000 ) FS
 ;
- Counter_Burst_Transfer_add_69_28_g944_730256179 HS65_GS_HA1X4 + PLACED ( 45600 28400 ) N
 ;
- Counter_Burst_Transfer_add_69_28_g945_730256179 HS65_GS_HA1X4 + PLACED ( 46000 31000 ) FS
 ;
- WELLTAP_1 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 5000 ) FS
 ;
- WELLTAP_2 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 5000 ) FS
 ;
- WELLTAP_3 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 5000 ) FS
 ;
- WELLTAP_4 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 5000 ) FS
 ;
- WELLTAP_5 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 5000 ) FS
 ;
- WELLTAP_6 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 5000 ) FS
 ;
- WELLTAP_7 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 5000 ) FS
 ;
- WELLTAP_8 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 7600 ) N
 ;
- WELLTAP_9 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 7600 ) N
 ;
- WELLTAP_10 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 7600 ) N
 ;
- WELLTAP_11 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 7600 ) N
 ;
- WELLTAP_12 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 7600 ) N
 ;
- WELLTAP_13 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 7600 ) N
 ;
- WELLTAP_14 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 7600 ) N
 ;
- WELLTAP_15 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 10200 ) FS
 ;
- WELLTAP_16 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 10200 ) FS
 ;
- WELLTAP_17 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 10200 ) FS
 ;
- WELLTAP_18 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 10200 ) FS
 ;
- WELLTAP_19 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 10200 ) FS
 ;
- WELLTAP_20 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 10200 ) FS
 ;
- WELLTAP_21 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 10200 ) FS
 ;
- WELLTAP_22 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 12800 ) N
 ;
- WELLTAP_23 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 12800 ) N
 ;
- WELLTAP_24 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 12800 ) N
 ;
- WELLTAP_25 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 12800 ) N
 ;
- WELLTAP_26 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 12800 ) N
 ;
- WELLTAP_27 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 12800 ) N
 ;
- WELLTAP_28 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 12800 ) N
 ;
- WELLTAP_29 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 15400 ) FS
 ;
- WELLTAP_30 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 15400 ) FS
 ;
- WELLTAP_31 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 15400 ) FS
 ;
- WELLTAP_32 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 15400 ) FS
 ;
- WELLTAP_33 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 15400 ) FS
 ;
- WELLTAP_34 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 15400 ) FS
 ;
- WELLTAP_35 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 15400 ) FS
 ;
- WELLTAP_36 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 18000 ) N
 ;
- WELLTAP_37 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 18000 ) N
 ;
- WELLTAP_38 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 18000 ) N
 ;
- WELLTAP_39 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 18000 ) N
 ;
- WELLTAP_40 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 18000 ) N
 ;
- WELLTAP_41 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 18000 ) N
 ;
- WELLTAP_42 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 18000 ) N
 ;
- WELLTAP_43 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 20600 ) FS
 ;
- WELLTAP_44 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 20600 ) FS
 ;
- WELLTAP_45 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 20600 ) FS
 ;
- WELLTAP_46 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 20600 ) FS
 ;
- WELLTAP_47 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 20600 ) FS
 ;
- WELLTAP_48 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 20600 ) FS
 ;
- WELLTAP_49 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 20600 ) FS
 ;
- WELLTAP_50 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 23200 ) N
 ;
- WELLTAP_51 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 23200 ) N
 ;
- WELLTAP_52 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 23200 ) N
 ;
- WELLTAP_53 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 23200 ) N
 ;
- WELLTAP_54 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 23200 ) N
 ;
- WELLTAP_55 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 23200 ) N
 ;
- WELLTAP_56 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 23200 ) N
 ;
- WELLTAP_57 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 25800 ) FS
 ;
- WELLTAP_58 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 25800 ) FS
 ;
- WELLTAP_59 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 25800 ) FS
 ;
- WELLTAP_60 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 25800 ) FS
 ;
- WELLTAP_61 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 25800 ) FS
 ;
- WELLTAP_62 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 25800 ) FS
 ;
- WELLTAP_63 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 25800 ) FS
 ;
- WELLTAP_64 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 28400 ) N
 ;
- WELLTAP_65 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 28400 ) N
 ;
- WELLTAP_66 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 28400 ) N
 ;
- WELLTAP_67 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 28400 ) N
 ;
- WELLTAP_68 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 28400 ) N
 ;
- WELLTAP_69 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 28400 ) N
 ;
- WELLTAP_70 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 28400 ) N
 ;
- WELLTAP_71 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 31000 ) FS
 ;
- WELLTAP_72 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 31000 ) FS
 ;
- WELLTAP_73 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 31000 ) FS
 ;
- WELLTAP_74 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 31000 ) FS
 ;
- WELLTAP_75 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 31000 ) FS
 ;
- WELLTAP_76 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 31000 ) FS
 ;
- WELLTAP_77 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 31000 ) FS
 ;
- WELLTAP_78 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 33600 ) N
 ;
- WELLTAP_79 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 33600 ) N
 ;
- WELLTAP_80 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 33600 ) N
 ;
- WELLTAP_81 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 33600 ) N
 ;
- WELLTAP_82 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 33600 ) N
 ;
- WELLTAP_83 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 33600 ) N
 ;
- WELLTAP_84 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 33600 ) N
 ;
- WELLTAP_85 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 36200 ) FS
 ;
- WELLTAP_86 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 36200 ) FS
 ;
- WELLTAP_87 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 36200 ) FS
 ;
- WELLTAP_88 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 36200 ) FS
 ;
- WELLTAP_89 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 36200 ) FS
 ;
- WELLTAP_90 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 36200 ) FS
 ;
- WELLTAP_91 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 36200 ) FS
 ;
- WELLTAP_92 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 38800 ) N
 ;
- WELLTAP_93 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 38800 ) N
 ;
- WELLTAP_94 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 38800 ) N
 ;
- WELLTAP_95 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 38800 ) N
 ;
- WELLTAP_96 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 38800 ) N
 ;
- WELLTAP_97 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 38800 ) N
 ;
- WELLTAP_98 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 38800 ) N
 ;
- WELLTAP_99 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 41400 ) FS
 ;
- WELLTAP_100 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 41400 ) FS
 ;
- WELLTAP_101 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 41400 ) FS
 ;
- WELLTAP_102 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 41400 ) FS
 ;
- WELLTAP_103 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 41400 ) FS
 ;
- WELLTAP_104 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 41400 ) FS
 ;
- WELLTAP_105 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 41400 ) FS
 ;
- WELLTAP_106 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 44000 ) N
 ;
- WELLTAP_107 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 44000 ) N
 ;
- WELLTAP_108 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 44000 ) N
 ;
- WELLTAP_109 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 44000 ) N
 ;
- WELLTAP_110 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 44000 ) N
 ;
- WELLTAP_111 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 44000 ) N
 ;
- WELLTAP_112 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 44000 ) N
 ;
- WELLTAP_113 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 5000 46600 ) FS
 ;
- WELLTAP_114 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 13000 46600 ) FS
 ;
- WELLTAP_115 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 21000 46600 ) FS
 ;
- WELLTAP_116 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 29000 46600 ) FS
 ;
- WELLTAP_117 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 37000 46600 ) FS
 ;
- WELLTAP_118 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 45000 46600 ) FS
 ;
- WELLTAP_119 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + FIXED ( 50000 46600 ) FS
 ;
- FILLER_impl1_1 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 5600 5000 ) FS
 ;
- FILLER_impl1_2 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 6400 5000 ) FS
 ;
- FILLER_impl1_3 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 10600 5000 ) FS
 ;
- FILLER_impl1_4 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 12800 5000 ) FS
 ;
- FILLER_impl1_5 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 13600 5000 ) FS
 ;
- FILLER_impl1_6 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 16200 5000 ) FS
 ;
- FILLER_impl1_7 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 20400 5000 ) FS
 ;
- FILLER_impl1_8 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 23600 5000 ) FS
 ;
- FILLER_impl1_9 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 28000 5000 ) FS
 ;
- FILLER_impl1_10 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 28800 5000 ) FS
 ;
- FILLER_impl1_11 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 31600 5000 ) FS
 ;
- FILLER_impl1_12 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 32400 5000 ) FS
 ;
- FILLER_impl1_13 HS65_GS_FILLERPFOP12 + SOURCE DIST + PLACED ( 37600 5000 ) FS
 ;
- FILLER_impl1_14 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 44000 5000 ) FS
 ;
- FILLER_impl1_15 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 44800 5000 ) FS
 ;
- FILLER_impl1_16 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 45600 5000 ) FS
 ;
- FILLER_impl1_17 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 46400 5000 ) FS
 ;
- FILLER_impl1_18 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 48600 5000 ) FS
 ;
- FILLER_impl1_19 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 49400 5000 ) FS
 ;
- FILLER_impl1_20 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 7600 7600 ) N
 ;
- FILLER_impl1_21 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 10400 7600 ) N
 ;
- FILLER_impl1_22 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 19600 7600 ) N
 ;
- FILLER_impl1_23 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 20400 7600 ) N
 ;
- FILLER_impl1_24 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 21600 7600 ) N
 ;
- FILLER_impl1_25 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 22400 7600 ) N
 ;
- FILLER_impl1_26 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 26600 7600 ) N
 ;
- FILLER_impl1_27 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 28800 7600 ) N
 ;
- FILLER_impl1_28 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 29600 7600 ) N
 ;
- FILLER_impl1_29 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 30400 7600 ) N
 ;
- FILLER_impl1_30 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 41600 7600 ) N
 ;
- FILLER_impl1_31 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 42400 7600 ) N
 ;
- FILLER_impl1_32 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 45600 7600 ) N
 ;
- FILLER_impl1_33 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 11600 10200 ) FS
 ;
- FILLER_impl1_34 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 12400 10200 ) FS
 ;
- FILLER_impl1_35 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 17600 10200 ) FS
 ;
- FILLER_impl1_36 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 18400 10200 ) FS
 ;
- FILLER_impl1_37 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 21600 10200 ) FS
 ;
- FILLER_impl1_38 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 22400 10200 ) FS
 ;
- FILLER_impl1_39 HS65_GS_FILLERPFOP9 + SOURCE DIST + PLACED ( 26800 10200 ) FS
 ;
- FILLER_impl1_40 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 28600 10200 ) FS
 ;
- FILLER_impl1_41 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 36000 10200 ) FS
 ;
- FILLER_impl1_42 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 36800 10200 ) FS
 ;
- FILLER_impl1_43 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 37600 10200 ) FS
 ;
- FILLER_impl1_44 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 38400 10200 ) FS
 ;
- FILLER_impl1_45 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 41000 10200 ) FS
 ;
- FILLER_impl1_46 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 43600 10200 ) FS
 ;
- FILLER_impl1_47 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 44400 10200 ) FS
 ;
- FILLER_impl1_48 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 47600 10200 ) FS
 ;
- FILLER_impl1_49 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 5600 12800 ) N
 ;
- FILLER_impl1_50 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 6400 12800 ) N
 ;
- FILLER_impl1_51 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 13600 12800 ) N
 ;
- FILLER_impl1_52 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 16200 12800 ) N
 ;
- FILLER_impl1_53 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 21600 12800 ) N
 ;
- FILLER_impl1_54 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 28000 12800 ) N
 ;
- FILLER_impl1_55 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 28800 12800 ) N
 ;
- FILLER_impl1_56 HS65_GS_FILLERPFOP12 + SOURCE DIST + PLACED ( 29600 12800 ) N
 ;
- FILLER_impl1_57 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 32000 12800 ) N
 ;
- FILLER_impl1_58 HS65_GS_FILLERPFOP12 + SOURCE DIST + PLACED ( 34400 12800 ) N
 ;
- FILLER_impl1_59 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 36800 12800 ) N
 ;
- FILLER_impl1_60 HS65_GS_FILLERPFOP9 + SOURCE DIST + PLACED ( 37600 12800 ) N
 ;
- FILLER_impl1_61 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 39400 12800 ) N
 ;
- FILLER_impl1_62 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 41600 12800 ) N
 ;
- FILLER_impl1_63 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 44400 12800 ) N
 ;
- FILLER_impl1_64 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 49600 12800 ) N
 ;
- FILLER_impl1_65 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 19800 15400 ) FS
 ;
- FILLER_impl1_66 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 20600 15400 ) FS
 ;
- FILLER_impl1_67 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 23600 15400 ) FS
 ;
- FILLER_impl1_68 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 28000 15400 ) FS
 ;
- FILLER_impl1_69 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 28800 15400 ) FS
 ;
- FILLER_impl1_70 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 33400 15400 ) FS
 ;
- FILLER_impl1_71 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 36400 15400 ) FS
 ;
- FILLER_impl1_72 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 37600 15400 ) FS
 ;
- FILLER_impl1_73 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 44000 15400 ) FS
 ;
- FILLER_impl1_74 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 44800 15400 ) FS
 ;
- FILLER_impl1_75 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 45600 15400 ) FS
 ;
- FILLER_impl1_76 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 5600 18000 ) N
 ;
- FILLER_impl1_77 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 6400 18000 ) N
 ;
- FILLER_impl1_78 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 13600 18000 ) N
 ;
- FILLER_impl1_79 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 14400 18000 ) N
 ;
- FILLER_impl1_80 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 21600 18000 ) N
 ;
- FILLER_impl1_81 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 22400 18000 ) N
 ;
- FILLER_impl1_82 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 25200 18000 ) N
 ;
- FILLER_impl1_83 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 28000 18000 ) N
 ;
- FILLER_impl1_84 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 28800 18000 ) N
 ;
- FILLER_impl1_85 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 33600 18000 ) N
 ;
- FILLER_impl1_86 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 36200 18000 ) N
 ;
- FILLER_impl1_87 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 37600 18000 ) N
 ;
- FILLER_impl1_88 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 38400 18000 ) N
 ;
- FILLER_impl1_89 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 47600 18000 ) N
 ;
- FILLER_impl1_90 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 11600 20600 ) FS
 ;
- FILLER_impl1_91 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 12400 20600 ) FS
 ;
- FILLER_impl1_92 HS65_GS_FILLERPFOP9 + SOURCE DIST + PLACED ( 17600 20600 ) FS
 ;
- FILLER_impl1_93 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 21600 20600 ) FS
 ;
- FILLER_impl1_94 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 22400 20600 ) FS
 ;
- FILLER_impl1_95 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 28200 20600 ) FS
 ;
- FILLER_impl1_96 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 29600 20600 ) FS
 ;
- FILLER_impl1_97 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 30400 20600 ) FS
 ;
- FILLER_impl1_98 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 43600 20600 ) FS
 ;
- FILLER_impl1_99 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 44400 20600 ) FS
 ;
- FILLER_impl1_100 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 47600 20600 ) FS
 ;
- FILLER_impl1_101 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 12400 23200 ) N
 ;
- FILLER_impl1_102 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 13600 23200 ) N
 ;
- FILLER_impl1_103 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 15800 23200 ) N
 ;
- FILLER_impl1_104 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 25200 23200 ) N
 ;
- FILLER_impl1_105 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 28000 23200 ) N
 ;
- FILLER_impl1_106 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 28800 23200 ) N
 ;
- FILLER_impl1_107 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 29600 23200 ) N
 ;
- FILLER_impl1_108 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 30400 23200 ) N
 ;
- FILLER_impl1_109 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 37600 23200 ) N
 ;
- FILLER_impl1_110 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 38400 23200 ) N
 ;
- FILLER_impl1_111 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 45600 23200 ) N
 ;
- FILLER_impl1_112 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 46400 23200 ) N
 ;
- FILLER_impl1_113 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 12400 25800 ) FS
 ;
- FILLER_impl1_114 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 17600 25800 ) FS
 ;
- FILLER_impl1_115 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 18400 25800 ) FS
 ;
- FILLER_impl1_116 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 21600 25800 ) FS
 ;
- FILLER_impl1_117 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 22400 25800 ) FS
 ;
- FILLER_impl1_118 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 28000 25800 ) FS
 ;
- FILLER_impl1_119 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 28800 25800 ) FS
 ;
- FILLER_impl1_120 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 31600 25800 ) FS
 ;
- FILLER_impl1_121 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 36400 25800 ) FS
 ;
- FILLER_impl1_122 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 37600 25800 ) FS
 ;
- FILLER_impl1_123 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 40000 25800 ) FS
 ;
- FILLER_impl1_124 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 40800 25800 ) FS
 ;
- FILLER_impl1_125 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 45600 25800 ) FS
 ;
- FILLER_impl1_126 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 9600 28400 ) N
 ;
- FILLER_impl1_127 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 11200 28400 ) N
 ;
- FILLER_impl1_128 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 15800 28400 ) N
 ;
- FILLER_impl1_129 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 17400 28400 ) N
 ;
- FILLER_impl1_130 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 20200 28400 ) N
 ;
- FILLER_impl1_131 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 22400 28400 ) N
 ;
- FILLER_impl1_132 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 25200 28400 ) N
 ;
- FILLER_impl1_133 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 28000 28400 ) N
 ;
- FILLER_impl1_134 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 28800 28400 ) N
 ;
- FILLER_impl1_135 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 29600 28400 ) N
 ;
- FILLER_impl1_136 HS65_GS_FILLERNPWPFP8 + SOURCE DIST + PLACED ( 35400 28400 ) N
 ;
- FILLER_impl1_137 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 41600 28400 ) N
 ;
- FILLER_impl1_138 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 44200 28400 ) N
 ;
- FILLER_impl1_139 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 49600 28400 ) N
 ;
- FILLER_impl1_140 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 5600 31000 ) FS
 ;
- FILLER_impl1_141 HS65_GS_FILLERNPWPFP8 + SOURCE DIST + PLACED ( 11400 31000 ) FS
 ;
- FILLER_impl1_142 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 13600 31000 ) FS
 ;
- FILLER_impl1_143 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 16000 31000 ) FS
 ;
- FILLER_impl1_144 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 16800 31000 ) FS
 ;
- FILLER_impl1_145 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 23000 31000 ) FS
 ;
- FILLER_impl1_146 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 23800 31000 ) FS
 ;
- FILLER_impl1_147 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 28000 31000 ) FS
 ;
- FILLER_impl1_148 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 28800 31000 ) FS
 ;
- FILLER_impl1_149 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 33200 31000 ) FS
 ;
- FILLER_impl1_150 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 34000 31000 ) FS
 ;
- FILLER_impl1_151 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 36200 31000 ) FS
 ;
- FILLER_impl1_152 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 43800 31000 ) FS
 ;
- FILLER_impl1_153 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 44600 31000 ) FS
 ;
- FILLER_impl1_154 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 45600 31000 ) FS
 ;
- FILLER_impl1_155 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 5600 33600 ) N
 ;
- FILLER_impl1_156 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 15200 33600 ) N
 ;
- FILLER_impl1_157 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 20800 33600 ) N
 ;
- FILLER_impl1_158 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 22200 33600 ) N
 ;
- FILLER_impl1_159 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 28000 33600 ) N
 ;
- FILLER_impl1_160 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 28800 33600 ) N
 ;
- FILLER_impl1_161 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 30400 33600 ) N
 ;
- FILLER_impl1_162 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 34800 33600 ) N
 ;
- FILLER_impl1_163 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 41800 33600 ) N
 ;
- FILLER_impl1_164 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 44800 33600 ) N
 ;
- FILLER_impl1_165 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 47600 33600 ) N
 ;
- FILLER_impl1_166 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 5600 36200 ) FS
 ;
- FILLER_impl1_167 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 7000 36200 ) FS
 ;
- FILLER_impl1_168 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 7800 36200 ) FS
 ;
- FILLER_impl1_169 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 10000 36200 ) FS
 ;
- FILLER_impl1_170 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 10800 36200 ) FS
 ;
- FILLER_impl1_171 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 12800 36200 ) FS
 ;
- FILLER_impl1_172 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 13600 36200 ) FS
 ;
- FILLER_impl1_173 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 20200 36200 ) FS
 ;
- FILLER_impl1_174 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 21600 36200 ) FS
 ;
- FILLER_impl1_175 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 22400 36200 ) FS
 ;
- FILLER_impl1_176 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 26600 36200 ) FS
 ;
- FILLER_impl1_177 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 28800 36200 ) FS
 ;
- FILLER_impl1_178 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 30600 36200 ) FS
 ;
- FILLER_impl1_179 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 37600 36200 ) FS
 ;
- FILLER_impl1_180 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 38400 36200 ) FS
 ;
- FILLER_impl1_181 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 47600 36200 ) FS
 ;
- FILLER_impl1_182 HS65_GS_FILLERPFOP12 + SOURCE DIST + PLACED ( 5600 38800 ) N
 ;
- FILLER_impl1_183 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 12800 38800 ) N
 ;
- FILLER_impl1_184 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 14200 38800 ) N
 ;
- FILLER_impl1_185 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 15400 38800 ) N
 ;
- FILLER_impl1_186 HS65_GS_FILLERPFOP9 + SOURCE DIST + PLACED ( 18000 38800 ) N
 ;
- FILLER_impl1_187 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 19800 38800 ) N
 ;
- FILLER_impl1_188 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 21600 38800 ) N
 ;
- FILLER_impl1_189 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 23800 38800 ) N
 ;
- FILLER_impl1_190 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 25000 38800 ) N
 ;
- FILLER_impl1_191 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 28000 38800 ) N
 ;
- FILLER_impl1_192 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 28800 38800 ) N
 ;
- FILLER_impl1_193 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 32000 38800 ) N
 ;
- FILLER_impl1_194 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 37600 38800 ) N
 ;
- FILLER_impl1_195 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 38400 38800 ) N
 ;
- FILLER_impl1_196 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 45600 38800 ) N
 ;
- FILLER_impl1_197 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 15200 41400 ) FS
 ;
- FILLER_impl1_198 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 16000 41400 ) FS
 ;
- FILLER_impl1_199 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 18000 41400 ) FS
 ;
- FILLER_impl1_200 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 18800 41400 ) FS
 ;
- FILLER_impl1_201 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 20600 41400 ) FS
 ;
- FILLER_impl1_202 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 21600 41400 ) FS
 ;
- FILLER_impl1_203 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 22400 41400 ) FS
 ;
- FILLER_impl1_204 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 23800 41400 ) FS
 ;
- FILLER_impl1_205 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 25000 41400 ) FS
 ;
- FILLER_impl1_206 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 25800 41400 ) FS
 ;
- FILLER_impl1_207 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 26800 41400 ) FS
 ;
- FILLER_impl1_208 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 28200 41400 ) FS
 ;
- FILLER_impl1_209 HS65_GS_FILLERPFOP12 + SOURCE DIST + PLACED ( 29600 41400 ) FS
 ;
- FILLER_impl1_210 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 32000 41400 ) FS
 ;
- FILLER_impl1_211 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 37600 41400 ) FS
 ;
- FILLER_impl1_212 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 42200 41400 ) FS
 ;
- FILLER_impl1_213 HS65_GS_FILLERPFOP12 + SOURCE DIST + PLACED ( 45600 41400 ) FS
 ;
- FILLER_impl1_214 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 12000 44000 ) N
 ;
- FILLER_impl1_215 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 12800 44000 ) N
 ;
- FILLER_impl1_216 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 15200 44000 ) N
 ;
- FILLER_impl1_217 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 16000 44000 ) N
 ;
- FILLER_impl1_218 HS65_GS_FILLERPFOP9 + SOURCE DIST + PLACED ( 16800 44000 ) N
 ;
- FILLER_impl1_219 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 18600 44000 ) N
 ;
- FILLER_impl1_220 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 19600 44000 ) N
 ;
- FILLER_impl1_221 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 20400 44000 ) N
 ;
- FILLER_impl1_222 HS65_GS_FILLERNPWPFP3 + SOURCE DIST + PLACED ( 22600 44000 ) N
 ;
- FILLER_impl1_223 HS65_GS_FILLERNPWPFP8 + SOURCE DIST + PLACED ( 24200 44000 ) N
 ;
- FILLER_impl1_224 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 26800 44000 ) N
 ;
- FILLER_impl1_225 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 28000 44000 ) N
 ;
- FILLER_impl1_226 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 28800 44000 ) N
 ;
- FILLER_impl1_227 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 31400 44000 ) N
 ;
- FILLER_impl1_228 HS65_GS_FILLERNPWPFP16 + SOURCE DIST + PLACED ( 32600 44000 ) N
 ;
- FILLER_impl1_229 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 35800 44000 ) N
 ;
- FILLER_impl1_230 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 36600 44000 ) N
 ;
- FILLER_impl1_231 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 39000 44000 ) N
 ;
- FILLER_impl1_232 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 41400 44000 ) N
 ;
- FILLER_impl1_233 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 42200 44000 ) N
 ;
- FILLER_impl1_234 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 44200 44000 ) N
 ;
- FILLER_impl1_235 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 49600 44000 ) N
 ;
- FILLER_impl1_236 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 6200 46600 ) FS
 ;
- FILLER_impl1_237 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 7000 46600 ) FS
 ;
- FILLER_impl1_238 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 8200 46600 ) FS
 ;
- FILLER_impl1_239 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 9800 46600 ) FS
 ;
- FILLER_impl1_240 HS65_GS_FILLERNPWPFP8 + SOURCE DIST + PLACED ( 11400 46600 ) FS
 ;
- FILLER_impl1_241 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 13600 46600 ) FS
 ;
- FILLER_impl1_242 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 15600 46600 ) FS
 ;
- FILLER_impl1_243 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 17400 46600 ) FS
 ;
- FILLER_impl1_244 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 18200 46600 ) FS
 ;
- FILLER_impl1_245 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 20000 46600 ) FS
 ;
- FILLER_impl1_246 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 20800 46600 ) FS
 ;
- FILLER_impl1_247 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 21600 46600 ) FS
 ;
- FILLER_impl1_248 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 27800 46600 ) FS
 ;
- FILLER_impl1_249 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 28600 46600 ) FS
 ;
- FILLER_impl1_250 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 29600 46600 ) FS
 ;
- FILLER_impl1_251 HS65_GS_FILLERPFOP9 + SOURCE DIST + PLACED ( 35000 46600 ) FS
 ;
- FILLER_impl1_252 HS65_GS_FILLERPFP1 + SOURCE DIST + PLACED ( 36800 46600 ) FS
 ;
- FILLER_impl1_253 HS65_GS_FILLERNPWPFP4 + SOURCE DIST + PLACED ( 38400 46600 ) FS
 ;
- FILLER_impl1_254 HS65_GS_FILLERPFP2 + SOURCE DIST + PLACED ( 45600 46600 ) FS
 ;
END COMPONENTS

PINS 232 ;
- CLK + NET CLK + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 300 54200 ) S ;
- RST + NET RST + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 1265 54200 ) S ;
- PIReqVALID + NET PIReqVALID + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 2230 54200 ) S ;
- PIReqCNTL[7] + NET PIReqCNTL[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 3195 54200 ) S ;
- PIReqCNTL[6] + NET PIReqCNTL[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 4160 54200 ) S ;
- PIReqCNTL[5] + NET PIReqCNTL[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 5125 54200 ) S ;
- PIReqCNTL[4] + NET PIReqCNTL[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 6090 54200 ) S ;
- PIReqCNTL[3] + NET PIReqCNTL[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 7055 54200 ) S ;
- PIReqCNTL[2] + NET PIReqCNTL[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 8020 54200 ) S ;
- PIReqCNTL[1] + NET PIReqCNTL[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 8985 54200 ) S ;
- PIReqCNTL[0] + NET PIReqCNTL[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 9950 54200 ) S ;
- PIReqADRS[31] + NET PIReqADRS[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 10915 54200 ) S ;
- PIReqADRS[30] + NET PIReqADRS[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 11880 54200 ) S ;
- PIReqADRS[29] + NET PIReqADRS[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 12845 54200 ) S ;
- PIReqADRS[28] + NET PIReqADRS[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 13810 54200 ) S ;
- PIReqADRS[27] + NET PIReqADRS[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 14775 54200 ) S ;
- PIReqADRS[26] + NET PIReqADRS[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 15740 54200 ) S ;
- PIReqADRS[25] + NET PIReqADRS[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 16705 54200 ) S ;
- PIReqADRS[24] + NET PIReqADRS[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 17670 54200 ) S ;
- PIReqADRS[23] + NET PIReqADRS[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 18635 54200 ) S ;
- PIReqADRS[22] + NET PIReqADRS[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 19600 54200 ) S ;
- PIReqADRS[21] + NET PIReqADRS[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 20565 54200 ) S ;
- PIReqADRS[20] + NET PIReqADRS[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 21530 54200 ) S ;
- PIReqADRS[19] + NET PIReqADRS[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 22495 54200 ) S ;
- PIReqADRS[18] + NET PIReqADRS[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 23460 54200 ) S ;
- PIReqADRS[17] + NET PIReqADRS[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 24425 54200 ) S ;
- PIReqADRS[16] + NET PIReqADRS[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 25390 54200 ) S ;
- PIReqADRS[15] + NET PIReqADRS[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 26355 54200 ) S ;
- PIReqADRS[14] + NET PIReqADRS[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 27320 54200 ) S ;
- PIReqADRS[13] + NET PIReqADRS[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 28280 54200 ) S ;
- PIReqADRS[12] + NET PIReqADRS[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 29245 54200 ) S ;
- PIReqADRS[11] + NET PIReqADRS[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 30210 54200 ) S ;
- PIReqADRS[10] + NET PIReqADRS[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 31175 54200 ) S ;
- PIReqADRS[9] + NET PIReqADRS[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 32140 54200 ) S ;
- PIReqADRS[8] + NET PIReqADRS[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 33105 54200 ) S ;
- PIReqADRS[7] + NET PIReqADRS[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 34070 54200 ) S ;
- PIReqADRS[6] + NET PIReqADRS[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 35035 54200 ) S ;
- PIReqADRS[5] + NET PIReqADRS[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 36000 54200 ) S ;
- PIReqADRS[4] + NET PIReqADRS[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 36965 54200 ) S ;
- PIReqADRS[3] + NET PIReqADRS[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 37930 54200 ) S ;
- PIReqADRS[2] + NET PIReqADRS[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 38895 54200 ) S ;
- PIReqADRS[1] + NET PIReqADRS[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 39860 54200 ) S ;
- PIReqADRS[0] + NET PIReqADRS[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 40825 54200 ) S ;
- PIReqDATA[31] + NET PIReqDATA[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 41790 54200 ) S ;
- PIReqDATA[30] + NET PIReqDATA[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 42755 54200 ) S ;
- PIReqDATA[29] + NET PIReqDATA[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 43720 54200 ) S ;
- PIReqDATA[28] + NET PIReqDATA[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 44685 54200 ) S ;
- PIReqDATA[27] + NET PIReqDATA[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 45650 54200 ) S ;
- PIReqDATA[26] + NET PIReqDATA[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 46615 54200 ) S ;
- PIReqDATA[25] + NET PIReqDATA[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 47580 54200 ) S ;
- PIReqDATA[24] + NET PIReqDATA[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 48545 54200 ) S ;
- PIReqDATA[23] + NET PIReqDATA[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 49510 54200 ) S ;
- PIReqDATA[22] + NET PIReqDATA[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 50475 54200 ) S ;
- PIReqDATA[21] + NET PIReqDATA[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 51440 54200 ) S ;
- PIReqDATA[20] + NET PIReqDATA[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 52405 54200 ) S ;
- PIReqDATA[19] + NET PIReqDATA[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 53370 54200 ) S ;
- PIReqDATA[18] + NET PIReqDATA[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 54335 54200 ) S ;
- PIReqDATA[17] + NET PIReqDATA[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 55300 54200 ) S ;
- PIReqDATA[16] + NET PIReqDATA[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 200 ) E ;
- PIReqDATA[15] + NET PIReqDATA[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 1145 ) E ;
- PIReqDATA[14] + NET PIReqDATA[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 2090 ) E ;
- PIReqDATA[13] + NET PIReqDATA[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 3035 ) E ;
- PIReqDATA[12] + NET PIReqDATA[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 3980 ) E ;
- PIReqDATA[11] + NET PIReqDATA[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 4925 ) E ;
- PIReqDATA[10] + NET PIReqDATA[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 5870 ) E ;
- PIReqDATA[9] + NET PIReqDATA[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 6815 ) E ;
- PIReqDATA[8] + NET PIReqDATA[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 7760 ) E ;
- PIReqDATA[7] + NET PIReqDATA[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 8705 ) E ;
- PIReqDATA[6] + NET PIReqDATA[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 9650 ) E ;
- PIReqDATA[5] + NET PIReqDATA[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 10595 ) E ;
- PIReqDATA[4] + NET PIReqDATA[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 11540 ) E ;
- PIReqDATA[3] + NET PIReqDATA[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 12485 ) E ;
- PIReqDATA[2] + NET PIReqDATA[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 13430 ) E ;
- PIReqDATA[1] + NET PIReqDATA[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 14375 ) E ;
- PIReqDATA[0] + NET PIReqDATA[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 15320 ) E ;
- PIReqDataBE[3] + NET PIReqDataBE[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 16265 ) E ;
- PIReqDataBE[2] + NET PIReqDataBE[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 17210 ) E ;
- PIReqDataBE[1] + NET PIReqDataBE[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 18155 ) E ;
- PIReqDataBE[0] + NET PIReqDataBE[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 19100 ) E ;
- POReqRDY + NET POReqRDY + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 20045 ) E ;
- PORespVALID + NET ACK_I + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 20990 ) E ;
- PORespCNTL[7] + NET PORespCNTL[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 21930 ) E ;
- PORespCNTL[6] + NET PORespCNTL[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 22870 ) E ;
- PORespCNTL[5] + NET PORespCNTL[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 23810 ) E ;
- PORespCNTL[4] + NET PORespCNTL[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 24750 ) E ;
- PORespCNTL[3] + NET PORespCNTL[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 25690 ) E ;
- PORespCNTL[2] + NET ERR_I + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 26630 ) E ;
- PORespCNTL[1] + NET ERR_I + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 27570 ) E ;
- PORespCNTL[0] + NET PORespCNTL[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 28510 ) E ;
- PORespDATA[31] + NET PORespDATA[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 29450 ) E ;
- PORespDATA[30] + NET PORespDATA[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 30390 ) E ;
- PORespDATA[29] + NET PORespDATA[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 31330 ) E ;
- PORespDATA[28] + NET PORespDATA[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 32270 ) E ;
- PORespDATA[27] + NET PORespDATA[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 33210 ) E ;
- PORespDATA[26] + NET PORespDATA[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 34155 ) E ;
- PORespDATA[25] + NET PORespDATA[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 35100 ) E ;
- PORespDATA[24] + NET PORespDATA[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 36045 ) E ;
- PORespDATA[23] + NET PORespDATA[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 36990 ) E ;
- PORespDATA[22] + NET PORespDATA[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 37935 ) E ;
- PORespDATA[21] + NET PORespDATA[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 38880 ) E ;
- PORespDATA[20] + NET PORespDATA[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 39825 ) E ;
- PORespDATA[19] + NET PORespDATA[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 40770 ) E ;
- PORespDATA[18] + NET PORespDATA[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 41715 ) E ;
- PORespDATA[17] + NET PORespDATA[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 42660 ) E ;
- PORespDATA[16] + NET PORespDATA[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 43605 ) E ;
- PORespDATA[15] + NET PORespDATA[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 44550 ) E ;
- PORespDATA[14] + NET PORespDATA[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 45495 ) E ;
- PORespDATA[13] + NET PORespDATA[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 46440 ) E ;
- PORespDATA[12] + NET PORespDATA[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 47385 ) E ;
- PORespDATA[11] + NET PORespDATA[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 48330 ) E ;
- PORespDATA[10] + NET PORespDATA[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 49275 ) E ;
- PORespDATA[9] + NET PORespDATA[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 50220 ) E ;
- PORespDATA[8] + NET PORespDATA[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 51165 ) E ;
- PORespDATA[7] + NET PORespDATA[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 52110 ) E ;
- PORespDATA[6] + NET PORespDATA[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 53055 ) E ;
- PORespDATA[5] + NET PORespDATA[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 0 54000 ) E ;
- PORespDATA[4] + NET PORespDATA[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 300 0 ) N ;
- PORespDATA[3] + NET PORespDATA[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 1265 0 ) N ;
- PORespDATA[2] + NET PORespDATA[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 2230 0 ) N ;
- PORespDATA[1] + NET PORespDATA[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 3195 0 ) N ;
- PORespDATA[0] + NET PORespDATA[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 4160 0 ) N ;
- PIRespRDY + NET PIRespRDY + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 5125 0 ) N ;
- ACK_I + NET ACK_I + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 6090 0 ) N ;
- DAT_I[31] + NET DAT_I[31] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 7055 0 ) N ;
- DAT_I[30] + NET DAT_I[30] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 8020 0 ) N ;
- DAT_I[29] + NET DAT_I[29] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 8985 0 ) N ;
- DAT_I[28] + NET DAT_I[28] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 9950 0 ) N ;
- DAT_I[27] + NET DAT_I[27] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 10915 0 ) N ;
- DAT_I[26] + NET DAT_I[26] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 11880 0 ) N ;
- DAT_I[25] + NET DAT_I[25] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 12845 0 ) N ;
- DAT_I[24] + NET DAT_I[24] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 13810 0 ) N ;
- DAT_I[23] + NET DAT_I[23] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 14775 0 ) N ;
- DAT_I[22] + NET DAT_I[22] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 15740 0 ) N ;
- DAT_I[21] + NET DAT_I[21] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 16705 0 ) N ;
- DAT_I[20] + NET DAT_I[20] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 17670 0 ) N ;
- DAT_I[19] + NET DAT_I[19] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 18635 0 ) N ;
- DAT_I[18] + NET DAT_I[18] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 19600 0 ) N ;
- DAT_I[17] + NET DAT_I[17] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 20565 0 ) N ;
- DAT_I[16] + NET DAT_I[16] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 21530 0 ) N ;
- DAT_I[15] + NET DAT_I[15] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 22495 0 ) N ;
- DAT_I[14] + NET DAT_I[14] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 23460 0 ) N ;
- DAT_I[13] + NET DAT_I[13] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 24425 0 ) N ;
- DAT_I[12] + NET DAT_I[12] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 25390 0 ) N ;
- DAT_I[11] + NET DAT_I[11] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 26355 0 ) N ;
- DAT_I[10] + NET DAT_I[10] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 27320 0 ) N ;
- DAT_I[9] + NET DAT_I[9] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 28280 0 ) N ;
- DAT_I[8] + NET DAT_I[8] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 29245 0 ) N ;
- DAT_I[7] + NET DAT_I[7] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 30210 0 ) N ;
- DAT_I[6] + NET DAT_I[6] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 31175 0 ) N ;
- DAT_I[5] + NET DAT_I[5] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 32140 0 ) N ;
- DAT_I[4] + NET DAT_I[4] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 33105 0 ) N ;
- DAT_I[3] + NET DAT_I[3] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 34070 0 ) N ;
- DAT_I[2] + NET DAT_I[2] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 35035 0 ) N ;
- DAT_I[1] + NET DAT_I[1] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 36000 0 ) N ;
- DAT_I[0] + NET DAT_I[0] + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 36965 0 ) N ;
- ERR_I + NET ERR_I + DIRECTION INPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 37930 0 ) N ;
- ADR_O[31] + NET ADR_O[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 38895 0 ) N ;
- ADR_O[30] + NET ADR_O[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 39860 0 ) N ;
- ADR_O[29] + NET ADR_O[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 40825 0 ) N ;
- ADR_O[28] + NET ADR_O[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 41790 0 ) N ;
- ADR_O[27] + NET ADR_O[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 42755 0 ) N ;
- ADR_O[26] + NET ADR_O[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 43720 0 ) N ;
- ADR_O[25] + NET ADR_O[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 44685 0 ) N ;
- ADR_O[24] + NET ADR_O[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 45650 0 ) N ;
- ADR_O[23] + NET ADR_O[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 46615 0 ) N ;
- ADR_O[22] + NET ADR_O[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 47580 0 ) N ;
- ADR_O[21] + NET ADR_O[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 48545 0 ) N ;
- ADR_O[20] + NET ADR_O[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 49510 0 ) N ;
- ADR_O[19] + NET ADR_O[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 50475 0 ) N ;
- ADR_O[18] + NET ADR_O[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 51440 0 ) N ;
- ADR_O[17] + NET ADR_O[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 52405 0 ) N ;
- ADR_O[16] + NET ADR_O[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 53370 0 ) N ;
- ADR_O[15] + NET ADR_O[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 54335 0 ) N ;
- ADR_O[14] + NET ADR_O[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M2 ( -50 0 ) ( 50 520 )
  + PLACED ( 55300 0 ) N ;
- ADR_O[13] + NET ADR_O[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 200 ) W ;
- ADR_O[12] + NET ADR_O[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 1145 ) W ;
- ADR_O[11] + NET ADR_O[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 2090 ) W ;
- ADR_O[10] + NET ADR_O[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 3035 ) W ;
- ADR_O[9] + NET ADR_O[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 3980 ) W ;
- ADR_O[8] + NET ADR_O[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 4925 ) W ;
- ADR_O[7] + NET ADR_O[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 5870 ) W ;
- ADR_O[6] + NET ADR_O[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 6815 ) W ;
- ADR_O[5] + NET ADR_O[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 7760 ) W ;
- ADR_O[4] + NET ADR_O[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 8705 ) W ;
- ADR_O[3] + NET ADR_O[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 9650 ) W ;
- ADR_O[2] + NET ADR_O[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 10595 ) W ;
- ADR_O[1] + NET ADR_O[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 11540 ) W ;
- ADR_O[0] + NET ADR_O[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 12485 ) W ;
- DAT_O[31] + NET DAT_O[31] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 13430 ) W ;
- DAT_O[30] + NET DAT_O[30] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 14375 ) W ;
- DAT_O[29] + NET DAT_O[29] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 15320 ) W ;
- DAT_O[28] + NET DAT_O[28] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 16265 ) W ;
- DAT_O[27] + NET DAT_O[27] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 17210 ) W ;
- DAT_O[26] + NET DAT_O[26] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 18155 ) W ;
- DAT_O[25] + NET DAT_O[25] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 19100 ) W ;
- DAT_O[24] + NET DAT_O[24] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 20045 ) W ;
- DAT_O[23] + NET DAT_O[23] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 20990 ) W ;
- DAT_O[22] + NET DAT_O[22] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 21930 ) W ;
- DAT_O[21] + NET DAT_O[21] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 22870 ) W ;
- DAT_O[20] + NET DAT_O[20] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 23810 ) W ;
- DAT_O[19] + NET DAT_O[19] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 24750 ) W ;
- DAT_O[18] + NET DAT_O[18] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 25690 ) W ;
- DAT_O[17] + NET DAT_O[17] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 26630 ) W ;
- DAT_O[16] + NET DAT_O[16] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 27570 ) W ;
- DAT_O[15] + NET DAT_O[15] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 28510 ) W ;
- DAT_O[14] + NET DAT_O[14] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 29450 ) W ;
- DAT_O[13] + NET DAT_O[13] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 30390 ) W ;
- DAT_O[12] + NET DAT_O[12] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 31330 ) W ;
- DAT_O[11] + NET DAT_O[11] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 32270 ) W ;
- DAT_O[10] + NET DAT_O[10] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 33210 ) W ;
- DAT_O[9] + NET DAT_O[9] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 34155 ) W ;
- DAT_O[8] + NET DAT_O[8] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 35100 ) W ;
- DAT_O[7] + NET DAT_O[7] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 36045 ) W ;
- DAT_O[6] + NET DAT_O[6] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 36990 ) W ;
- DAT_O[5] + NET DAT_O[5] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 37935 ) W ;
- DAT_O[4] + NET DAT_O[4] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 38880 ) W ;
- DAT_O[3] + NET DAT_O[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 39825 ) W ;
- DAT_O[2] + NET DAT_O[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 40770 ) W ;
- DAT_O[1] + NET DAT_O[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 41715 ) W ;
- DAT_O[0] + NET DAT_O[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 42660 ) W ;
- CYC_O + NET CYC_O + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 43605 ) W ;
- SEL_O[3] + NET SEL_O[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 44550 ) W ;
- SEL_O[2] + NET SEL_O[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 45495 ) W ;
- SEL_O[1] + NET SEL_O[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 46440 ) W ;
- SEL_O[0] + NET SEL_O[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 47385 ) W ;
- STB_O + NET STB_O + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 48330 ) W ;
- WE_O + NET WE_O + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 49275 ) W ;
- BTE_O[1] + NET BTE_O[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 50220 ) W ;
- BTE_O[0] + NET BTE_O[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 51165 ) W ;
- CTI_O[2] + NET CTI_O[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 52110 ) W ;
- CTI_O[1] + NET CTI_O[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 53055 ) W ;
- CTI_O[0] + NET CTI_O[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -50 0 ) ( 50 520 )
  + PLACED ( 55600 54000 ) W ;
END PINS

SPECIALNETS 2 ;
- vdd  ( * vdd )
  + ROUTED M1 720 + SHAPE COREWIRE ( 50600 41400 ) ( 53600 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 46600 ) ( 53600 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 36200 ) ( 53600 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 31000 ) ( 53600 * )
    NEW M1 720 + SHAPE COREWIRE ( 2000 46600 ) ( 5000 * )
    NEW M1 720 + SHAPE COREWIRE ( 2000 41400 ) ( 5000 * )
    NEW M1 720 + SHAPE COREWIRE ( 2000 36200 ) ( 5000 * )
    NEW M1 720 + SHAPE COREWIRE ( 2000 31000 ) ( 5000 * )
    NEW M1 1000 + SHAPE RING ( 2000 51700 ) ( 53600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 46600 ) ( 50600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 41400 ) ( 50600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 36200 ) ( 50600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 31000 ) ( 50600 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 15400 ) ( 53600 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 20600 ) ( 53600 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 25800 ) ( 53600 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 10200 ) ( 53600 * )
    NEW M1 560 + SHAPE COREWIRE ( 50600 5080 ) ( 53600 * )
    NEW M1 720 + SHAPE COREWIRE ( 2000 25800 ) ( 5000 * )
    NEW M1 720 + SHAPE COREWIRE ( 2000 20600 ) ( 5000 * )
    NEW M1 720 + SHAPE COREWIRE ( 2000 15400 ) ( 5000 * )
    NEW M1 560 + SHAPE COREWIRE ( 2000 5080 ) ( 5000 * )
    NEW M1 720 + SHAPE COREWIRE ( 2000 10200 ) ( 5000 * )
    NEW M1 1000 + SHAPE RING ( 2000 2500 ) ( 53600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 25800 ) ( 50600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 20600 ) ( 50600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 15400 ) ( 50600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 10200 ) ( 50600 * )
    NEW M1 560 + SHAPE FOLLOWPIN ( 5000 5080 ) ( 50600 * )
    NEW M2 1000 + SHAPE STRIPE ( 28500 2000 ) ( * 52200 )
    NEW M2 1000 + SHAPE RING ( 53100 2000 ) ( * 52200 )
    NEW M2 1000 + SHAPE RING ( 2500 2000 ) ( * 52200 )
    NEW M2 0 + SHAPE RING ( 53100 51700 ) M2_M1_G_1
    NEW M2 0 + SHAPE STRIPE ( 28500 51700 ) M2_M1_G_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 28500 41400 ) M2_M1_G_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 28500 46600 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 53100 41400 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 53100 46600 ) M2_M1_G_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 28500 31000 ) M2_M1_G_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 28500 36200 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 53100 31000 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 53100 36200 ) M2_M1_G_2
    NEW M2 0 + SHAPE RING ( 2500 51700 ) M2_M1_G_1
    NEW M2 0 + SHAPE COREWIRE ( 2500 41400 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 2500 46600 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 2500 31000 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 2500 36200 ) M2_M1_G_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 28500 15400 ) M2_M1_G_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 28500 20600 ) M2_M1_G_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 28500 25800 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 53100 15400 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 53100 20600 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 53100 25800 ) M2_M1_G_2
    NEW M2 0 + SHAPE RING ( 53100 2500 ) M2_M1_G_1
    NEW M2 0 + SHAPE STRIPE ( 28500 2500 ) M2_M1_G_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 28500 5080 ) M2_M1_G_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 28500 10200 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 53100 5080 ) M2_M1_G_3
    NEW M2 0 + SHAPE COREWIRE ( 53100 10200 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 2500 15400 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 2500 20600 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 2500 25800 ) M2_M1_G_2
    NEW M2 0 + SHAPE RING ( 2500 2500 ) M2_M1_G_1
    NEW M2 0 + SHAPE COREWIRE ( 2500 5080 ) M2_M1_G_3
    NEW M2 0 + SHAPE COREWIRE ( 2500 10200 ) M2_M1_G_2
  + USE POWER
 ;
- gnd  ( * gnd )
  + ROUTED M1 560 + SHAPE COREWIRE ( 50600 49120 ) ( 52100 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 44000 ) ( 52100 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 38800 ) ( 52100 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 33600 ) ( 52100 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 28400 ) ( 52100 * )
    NEW M1 560 + SHAPE COREWIRE ( 3500 49120 ) ( 5000 * )
    NEW M1 720 + SHAPE COREWIRE ( 3500 44000 ) ( 5000 * )
    NEW M1 720 + SHAPE COREWIRE ( 3500 38800 ) ( 5000 * )
    NEW M1 720 + SHAPE COREWIRE ( 3500 33600 ) ( 5000 * )
    NEW M1 720 + SHAPE COREWIRE ( 3500 28400 ) ( 5000 * )
    NEW M1 1000 + SHAPE RING ( 3500 50200 ) ( 52100 * )
    NEW M1 560 + SHAPE FOLLOWPIN ( 5000 49120 ) ( 50600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 44000 ) ( 50600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 38800 ) ( 50600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 33600 ) ( 50600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 28400 ) ( 50600 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 23200 ) ( 52100 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 18000 ) ( 52100 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 12800 ) ( 52100 * )
    NEW M1 720 + SHAPE COREWIRE ( 50600 7600 ) ( 52100 * )
    NEW M1 720 + SHAPE COREWIRE ( 3500 23200 ) ( 5000 * )
    NEW M1 720 + SHAPE COREWIRE ( 3500 18000 ) ( 5000 * )
    NEW M1 720 + SHAPE COREWIRE ( 3500 12800 ) ( 5000 * )
    NEW M1 720 + SHAPE COREWIRE ( 3500 7600 ) ( 5000 * )
    NEW M1 1000 + SHAPE RING ( 3500 4000 ) ( 52100 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 23200 ) ( 50600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 18000 ) ( 50600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 12800 ) ( 50600 * )
    NEW M1 720 + SHAPE FOLLOWPIN ( 5000 7600 ) ( 50600 * )
    NEW M2 1000 + SHAPE STRIPE ( 25500 3500 ) ( * 50700 )
    NEW M2 1000 + SHAPE RING ( 51600 3500 ) ( * 50700 )
    NEW M2 1000 + SHAPE RING ( 4000 3500 ) ( * 50700 )
    NEW M2 0 + SHAPE COREWIRE ( 51600 49120 ) M2_M1_G_3
    NEW M2 0 + SHAPE COREWIRE ( 51600 44000 ) M2_M1_G_2
    NEW M2 0 + SHAPE RING ( 51600 50200 ) M2_M1_G_1
    NEW M2 0 + SHAPE COREWIRE ( 51600 38800 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 51600 33600 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 51600 28400 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 4000 44000 ) M2_M1_G_2
    NEW M2 0 + SHAPE RING ( 4000 50200 ) M2_M1_G_1
    NEW M2 0 + SHAPE STRIPE ( 25500 50200 ) M2_M1_G_1
    NEW M2 0 + SHAPE COREWIRE ( 4000 49120 ) M2_M1_G_3
    NEW M2 0 + SHAPE FOLLOWPIN ( 25500 44000 ) M2_M1_G_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 25500 49120 ) M2_M1_G_3
    NEW M2 0 + SHAPE COREWIRE ( 4000 38800 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 4000 33600 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 4000 28400 ) M2_M1_G_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 25500 28400 ) M2_M1_G_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 25500 33600 ) M2_M1_G_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 25500 38800 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 51600 23200 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 51600 18000 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 51600 12800 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 51600 7600 ) M2_M1_G_2
    NEW M2 0 + SHAPE RING ( 51600 4000 ) M2_M1_G_1
    NEW M2 0 + SHAPE COREWIRE ( 4000 23200 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 4000 18000 ) M2_M1_G_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 25500 18000 ) M2_M1_G_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 25500 23200 ) M2_M1_G_2
    NEW M2 0 + SHAPE FOLLOWPIN ( 25500 7600 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 4000 12800 ) M2_M1_G_2
    NEW M2 0 + SHAPE COREWIRE ( 4000 7600 ) M2_M1_G_2
    NEW M2 0 + SHAPE RING ( 4000 4000 ) M2_M1_G_1
    NEW M2 0 + SHAPE STRIPE ( 25500 4000 ) M2_M1_G_1
    NEW M2 0 + SHAPE FOLLOWPIN ( 25500 12800 ) M2_M1_G_2
  + USE GROUND
 ;
END SPECIALNETS

NETS 404 ;
- FE_OFN8_n_96
  ( g189_730256179 E ) ( g188_730256179 E ) ( g182_730256179 E )
  ( g200_730256179 E ) ( g214_730256179 E ) ( g202_730256179 E )
  ( g201_730256179 E ) ( g181_730256179 E ) ( g199_730256179 E )
  ( g213_730256179 E ) ( g197_730256179 E ) ( g196_730256179 E )
  ( g195_730256179 E ) ( g194_730256179 E ) ( g193_730256179 E )
  ( g191_730256179 E ) ( g190_730256179 E ) ( g212_730256179 E )
  ( g211_730256179 E ) ( g210_730256179 E ) ( FE_OFC8_n_96 Z )
  + ROUTED M2 ( 48800 8800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 48600 26400 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 47000 19800 ) RECT ( -50 -50 50 430 )
    NEW M2 ( 46800 8800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 44400 19800 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 44400 8800 ) ( 46800 * ) CDS_via2
    NEW M2 ( 44400 8800 ) ( * 9400 ) CDS_via1_VV
    NEW M3 ( 44400 19800 ) ( 47000 * ) CDS_via2
    NEW M2 ( 47000 14800 ) ( * 16200 ) CDS_via1_HV
    NEW M2 ( 47000 26400 ) ( * 26600 ) CDS_via1_HV
    NEW M2 ( 46800 8200 ) ( * 8800 ) CDS_via1_VV
    NEW M2 ( 46800 8200 ) ( 47200 * )
    NEW M2 ( 47200 6600 ) ( * 8200 )
    NEW M2 ( 47200 6600 ) ( 47400 * )
    NEW M2 ( 47400 6400 ) ( * 6600 )
    NEW M2 ( 49000 14600 ) ( * 14800 ) CDS_via2
    NEW M2 ( 49000 14800 ) ( * 16200 ) CDS_via1_HV
    NEW M3 ( 47000 14800 ) ( 49000 * )
    NEW M2 ( 47000 14600 ) ( * 14800 ) CDS_via2
    NEW M2 ( 47000 11400 ) ( * 14600 ) CDS_via1_VV
    NEW M2 ( 46800 11400 ) ( 47000 * )
    NEW M2 ( 46800 8800 ) ( * 11000 ) CDS_via1_HV
    NEW M2 ( 46800 11000 ) ( * 11400 )
    NEW M3 ( 46800 8800 ) ( 48800 * ) CDS_via2
    NEW M2 ( 49400 9400 ) ( * 11000 ) CDS_via1_VV
    NEW M2 ( 49400 16600 ) ( * 19800 ) CDS_via1_HV
    NEW M2 ( 49000 16600 ) ( 49400 * )
    NEW M2 ( 49000 16200 ) ( * 16600 )
    NEW M2 ( 47000 19800 ) ( * 21400 ) CDS_via1_VV
    NEW M2 ( 47000 21400 ) ( * 24200 ) CDS_via1_VV_2cut_NPref_S
    NEW M3 ( 47000 19800 ) ( 49400 * ) CDS_via2
    NEW M2 ( 49400 19800 ) ( * 21400 ) CDS_via1_VV
    NEW M2 ( 48600 25400 ) ( * 26400 ) CDS_via2
    NEW M2 ( 48600 25400 ) ( 49000 * )
    NEW M2 ( 49000 25000 ) ( * 25400 )
    NEW M2 ( 47000 24200 ) ( * 26400 ) CDS_via2
    NEW M3 ( 47000 26400 ) ( 48600 * )
    NEW M2 ( 48600 26400 ) ( * 26600 ) CDS_via1_VV
    NEW M2 ( 49200 27200 ) ( * 27400 )
    NEW M2 ( 49000 27400 ) ( 49200 * )
    NEW M2 ( 49000 27400 ) ( * 30200 ) CDS_via1_VV
    NEW M2 ( 49000 30200 ) ( * 31800 ) CDS_via1_HV
    NEW M3 ( 44400 8800 ) CDS_via2
    NEW M3 ( 44400 19800 ) CDS_via2
    NEW M2 ( 44400 19800 ) CDS_via1_VV
    NEW M2 ( 47000 19800 ) CDS_via1_HV
    NEW M2 ( 47400 6400 ) CDS_via1_VV
    NEW M2 ( 49000 14600 ) CDS_via1_VV
    NEW M2 ( 48800 8800 ) CDS_via1_VV
    NEW M2 ( 49400 9400 ) CDS_via1_VV
    NEW M2 ( 49000 25000 ) CDS_via1_HV
    NEW M2 ( 49200 27200 ) CDS_via1_VV
 ;
- FE_OFN7_n_94
  ( g250_730256179 E ) ( g249_730256179 E ) ( g248_730256179 E )
  ( g247_730256179 E ) ( g246_730256179 E ) ( g245_730256179 E )
  ( g244_730256179 E ) ( g243_730256179 E ) ( g241_730256179 E )
  ( g242_730256179 E ) ( g220_730256179 E ) ( g240_730256179 E )
  ( g239_730256179 E ) ( g238_730256179 E ) ( g237_730256179 E )
  ( g217_730256179 E ) ( g236_730256179 E ) ( g235_730256179 E )
  ( g234_730256179 E ) ( g233_730256179 E ) ( FE_OFC7_n_94 Z )
  + ROUTED M2 ( 19600 6400 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 17000 5800 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 14800 5800 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 11400 5800 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 9000 6000 ) RECT ( -50 -50 50 230 )
    NEW M2 ( 7000 6000 ) ( * 8200 )
    NEW M2 ( 6200 8200 ) ( 7000 * )
    NEW M2 ( 6200 8200 ) ( * 9400 ) CDS_via1_VV
    NEW M2 ( 6200 9400 ) ( * 11000 ) CDS_via1_VV
    NEW M3 ( 7000 6000 ) ( 9000 * ) CDS_via2
    NEW M2 ( 7000 5800 ) ( * 6000 ) CDS_via2
    NEW M2 ( 7600 13200 ) ( * 14600 ) CDS_via1_VV
    NEW M2 ( 9000 5800 ) ( * 6000 )
    NEW M2 ( 10200 11000 ) ( * 13200 ) CDS_via2
    NEW M2 ( 10200 13200 ) ( * 13600 )
    NEW M2 ( 10200 13600 ) ( 10400 * )
    NEW M2 ( 10400 13600 ) ( * 14400 )
    NEW M2 ( 10000 14400 ) ( 10400 * )
    NEW M2 ( 10000 14400 ) ( * 14600 ) CDS_via1_HV
    NEW M2 ( 10000 14600 ) ( * 16200 ) CDS_via1_HV
    NEW M2 ( 10000 16200 ) ( * 19200 ) CDS_via1_VV
    NEW M2 ( 11400 5800 ) ( * 6000 ) CDS_via2
    NEW M2 ( 11400 6000 ) ( * 9400 ) CDS_via1_HV
    NEW M2 ( 14800 6000 ) ( * 8800 ) CDS_via1_VV
    NEW M2 ( 14800 5800 ) ( * 6000 ) CDS_via2
    NEW M2 ( 17000 6600 ) ( * 7800 )
    NEW M2 ( 16800 7800 ) ( 17000 * )
    NEW M2 ( 16800 7800 ) ( * 8800 ) CDS_via1_VV
    NEW M2 ( 17000 5800 ) ( * 6000 ) CDS_via2
    NEW M2 ( 19600 6400 ) ( * 6600 ) CDS_via2
    NEW M2 ( 11800 15400 ) ( * 16400 ) CDS_via1_HV_2cut_S
    NEW M2 ( 11600 15400 ) ( 11800 * )
    NEW M2 ( 11600 14600 ) ( * 15400 )
    NEW M2 ( 11600 13200 ) ( * 14600 ) CDS_via1_VV
    NEW M3 ( 10200 13200 ) ( 11600 * ) CDS_via2
    NEW M3 ( 7600 13200 ) ( 10200 * )
    NEW M2 ( 7600 12200 ) ( * 13200 ) CDS_via2
    NEW M2 ( 7600 12200 ) ( 8000 * )
    NEW M2 ( 8000 11000 ) ( * 12200 )
    NEW M2 ( 8800 9200 ) ( * 9400 ) CDS_via1_HV
    NEW M2 ( 8800 9400 ) ( * 11400 ) CDS_via1_VV
    NEW M2 ( 8800 9200 ) ( 9000 * )
    NEW M2 ( 9000 6000 ) ( * 9200 )
    NEW M3 ( 9000 6000 ) ( 11400 * )
    NEW M3 ( 11400 6000 ) ( 14800 * )
    NEW M3 ( 14800 6000 ) ( 17000 * )
    NEW M2 ( 17000 6000 ) ( * 6600 ) CDS_via2
    NEW M3 ( 17000 6600 ) ( 19600 * )
    NEW M3 ( 19600 6600 ) ( 22600 * )
    NEW M3 ( 22600 6000 ) ( * 6600 )
    NEW M3 ( 22600 6000 ) ( 27600 * ) CDS_via2
    NEW M2 ( 27600 6000 ) ( * 8800 ) CDS_via1_VV
    NEW M2 ( 7000 5800 ) CDS_via1_HV
    NEW M2 ( 9000 5800 ) CDS_via1_HV
    NEW M2 ( 10200 11000 ) CDS_via1_VV
    NEW M2 ( 11400 5800 ) CDS_via1_VV
    NEW M2 ( 14800 5800 ) CDS_via1_VV
    NEW M2 ( 17000 5800 ) CDS_via1_VV
    NEW M2 ( 19600 6400 ) CDS_via1_VV
    NEW M2 ( 8000 11000 ) CDS_via1_HV
 ;
- FE_RN_1
  ( g2423_730256179 A ) ( g2422_730256179 A ) ( g2421_730256179 A )
  ( g2420_730256179 A ) ( g2419_730256179 A ) ( g2418_730256179 A )
  ( g2417_730256179 A ) ( g2408_730256179 D ) ( g2407_730256179 A )
  ( g2398_730256179 A ) ( g2396_730256179 A ) ( g2395_730256179 A )
  ( g2393_730256179 A ) ( g2392_730256179 A ) ( g2391_730256179 A )
  ( g2387_730256179 A ) ( g2386_730256179 A ) ( g1405_730256179 Z )
  ( FE_OFC6_STB_O A )
  + ROUTED M2 ( 39400 11800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 32400 22200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 27000 22000 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 23400 13800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 15200 17600 ) ( * 18000 ) CDS_via2
    NEW M3 ( 12400 18000 ) ( 15200 * )
    NEW M2 ( 12400 18000 ) ( * 18800 ) CDS_via1_VV
    NEW M2 ( 15200 16400 ) ( * 17200 ) CDS_via1_VV
    NEW M2 ( 14600 16400 ) ( 15200 * )
    NEW M2 ( 14600 13800 ) ( * 16400 )
    NEW M2 ( 16200 18200 ) ( 16400 * ) CDS_via2
    NEW M2 ( 16200 17600 ) ( * 18200 )
    NEW M2 ( 15200 17600 ) ( 16200 * )
    NEW M2 ( 15200 17200 ) ( * 17600 )
    NEW M2 ( 20400 14000 ) ( * 18200 ) CDS_via2
    NEW M3 ( 16400 18200 ) ( 20400 * )
    NEW M2 ( 16400 18200 ) ( * 18800 ) CDS_via1_VV
    NEW M3 ( 21400 13800 ) ( 23400 * ) CDS_via2
    NEW M3 ( 21400 13800 ) ( * 14000 )
    NEW M3 ( 20400 14000 ) ( 21400 * )
    NEW M2 ( 20400 13800 ) ( * 14000 ) CDS_via2
    NEW M2 ( 23600 14400 ) ( * 18800 ) CDS_via1_VV
    NEW M2 ( 23400 14400 ) ( 23600 * )
    NEW M2 ( 23400 13800 ) ( * 14400 )
    NEW M2 ( 23600 18800 ) ( * 22200 ) CDS_via2
    NEW M2 ( 27000 22000 ) ( * 22200 ) CDS_via2
    NEW M2 ( 30400 14200 ) ( * 17000 ) CDS_via1_VV
    NEW M2 ( 30400 17000 ) ( * 19600 ) CDS_via2
    NEW M2 ( 30400 14200 ) ( 31200 * )
    NEW M2 ( 31200 12000 ) ( * 14200 )
    NEW M2 ( 33400 12200 ) ( 33800 * )
    NEW M2 ( 33400 12000 ) ( * 12200 )
    NEW M2 ( 35600 18200 ) ( * 18800 ) CDS_via1_VV
    NEW M3 ( 33600 18000 ) ( 35000 * )
    NEW M3 ( 35000 18000 ) ( * 18200 )
    NEW M3 ( 35000 18200 ) ( 35600 * ) CDS_via2
    NEW M2 ( 35600 17600 ) ( * 18200 )
    NEW M2 ( 35600 17600 ) ( 35800 * )
    NEW M2 ( 35800 17200 ) ( * 17600 )
    NEW M1 ( 22200 29800 0 ) ( 22800 * ) CDS_via1_HV
    NEW M2 ( 22800 29600 ) ( * 29800 )
    NEW M2 ( 22800 29600 ) ( 23000 * )
    NEW M2 ( 23000 26200 ) ( * 29600 )
    NEW M2 ( 23000 26200 ) ( 23600 * )
    NEW M2 ( 23600 22200 ) ( * 24200 ) CDS_via1_VV
    NEW M2 ( 23600 24200 ) ( * 26200 )
    NEW M3 ( 23600 22200 ) ( 24200 * )
    NEW M3 ( 24200 22200 ) ( * 22400 )
    NEW M3 ( 24200 22400 ) ( 26400 * )
    NEW M3 ( 26400 22200 ) ( * 22400 )
    NEW M3 ( 26400 22200 ) ( 27000 * )
    NEW M3 ( 27000 22200 ) ( 30400 * ) CDS_via2
    NEW M3 ( 30400 22200 ) ( 32400 * ) CDS_via2
    NEW M2 ( 30400 19600 ) ( * 22200 )
    NEW M3 ( 30400 19600 ) ( 33600 * ) CDS_via2
    NEW M2 ( 33600 16600 ) ( * 18000 ) CDS_via2
    NEW M2 ( 33600 18000 ) ( * 19600 )
    NEW M2 ( 33600 16600 ) ( 33800 * )
    NEW M2 ( 33800 13600 ) ( * 16600 )
    NEW M2 ( 33800 11800 ) ( * 12200 )
    NEW M2 ( 33800 12200 ) ( * 13600 ) CDS_via1_VV
    NEW M3 ( 33800 11800 ) ( 35000 * )
    NEW M3 ( 35000 11800 ) ( * 12000 )
    NEW M3 ( 35000 12000 ) ( 38200 * )
    NEW M3 ( 38200 11800 ) ( * 12000 )
    NEW M3 ( 38200 11800 ) ( 39400 * ) CDS_via2
    NEW M2 ( 39400 11800 ) ( * 12800 ) CDS_via2
    NEW M3 ( 39400 12800 ) ( 43000 * ) CDS_via2
    NEW M2 ( 43000 12000 ) ( * 12800 )
    NEW M3 ( 12400 18000 ) CDS_via2
    NEW M2 ( 14600 13800 ) CDS_via1_VV
    NEW M2 ( 20400 13800 ) CDS_via1_VV
    NEW M2 ( 23400 13800 ) CDS_via1_VV
    NEW M2 ( 27000 22000 ) CDS_via1_VV
    NEW M2 ( 31200 12000 ) CDS_via1_VV
    NEW M2 ( 32400 22200 ) CDS_via1_VV
    NEW M2 ( 33400 12000 ) CDS_via1_VV
    NEW M2 ( 35800 17200 ) CDS_via1_VV
    NEW M2 ( 39400 11800 ) CDS_via1_VV
    NEW M3 ( 33800 11800 ) CDS_via2
    NEW M2 ( 43000 12000 ) CDS_via1_VV
 ;
- FE_OFN5_n_97
  ( state_reg\[2\] RN ) ( state_reg\[0\] RN ) ( reg0_temp_reg\[1\] RN )
  ( reg0_temp_reg\[0\] RN ) ( Counter_Burst_Transfer_ADR_REG_reg\[19\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[18\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[17\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[12\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[11\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[10\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[9\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[8\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[7\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[6\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[5\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[4\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[3\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[2\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[1\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[0\] RN ) ( FE_OFC5_n_97 Z )
  + ROUTED M2 ( 44000 37600 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 33600 34600 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 23600 47600 ) RECT ( -230 -50 50 50 )
    NEW M2 ( 23600 36200 ) ( * 37600 ) CDS_via1_HV
    NEW M2 ( 29800 34200 ) ( * 36200 ) CDS_via2
    NEW M3 ( 23600 36200 ) ( 29800 * )
    NEW M4 ( 23600 36200 ) ( * 47600 ) CDS_via3
    NEW M3 ( 23600 47600 ) ( 23800 * ) CDS_via2
    NEW M2 ( 23800 47600 ) ( * 48200 ) CDS_via1_VV
    NEW M2 ( 34000 24400 ) ( * 25400 ) CDS_via2
    NEW M2 ( 34000 22000 ) ( * 24400 ) CDS_via1_HV
    NEW M2 ( 35400 25400 ) ( * 27200 ) CDS_via1_HV
    NEW M2 ( 36000 41000 ) ( * 42800 ) CDS_via1_HV
    NEW M2 ( 40600 25400 ) ( * 29600 ) CDS_via1_HV
    NEW M2 ( 42000 23200 ) ( 42400 * )
    NEW M2 ( 42400 22200 ) ( * 23200 )
    NEW M2 ( 42000 24400 ) ( * 25400 ) CDS_via2
    NEW M2 ( 42000 23200 ) ( * 24400 ) CDS_via1_HV
    NEW M2 ( 42000 18200 ) ( * 19200 ) CDS_via1_HV
    NEW M2 ( 42000 19200 ) ( * 23200 )
    NEW M3 ( 42000 18200 ) ( 42800 * ) CDS_via2
    NEW M2 ( 42800 17000 ) ( * 18200 )
    NEW M4 ( 33800 25400 ) ( * 34600 ) CDS_via3
    NEW M3 ( 33800 25400 ) ( 34000 * )
    NEW M3 ( 34000 25400 ) ( 35400 * ) CDS_via2
    NEW M3 ( 35400 25400 ) ( 40600 * ) CDS_via2
    NEW M3 ( 40600 25400 ) ( 42000 * )
    NEW M3 ( 42000 25400 ) ( 44000 * ) CDS_via2
    NEW M2 ( 44000 25400 ) ( * 27200 ) CDS_via1_HV
    NEW M2 ( 41200 40800 ) ( * 41000 ) CDS_via2
    NEW M2 ( 41200 40800 ) ( 42000 * )
    NEW M2 ( 42000 37800 ) ( * 40000 ) CDS_via1_HV
    NEW M2 ( 42000 40000 ) ( * 40800 )
    NEW M3 ( 42000 37800 ) ( 44000 * ) CDS_via2
    NEW M2 ( 44000 37600 ) ( * 37800 )
    NEW M2 ( 43800 46800 ) ( * 48200 ) CDS_via1_VV
    NEW M2 ( 29800 32600 ) ( * 34200 ) CDS_via2
    NEW M3 ( 29800 34200 ) ( 31600 * )
    NEW M3 ( 31600 34200 ) ( * 34600 )
    NEW M3 ( 31600 34600 ) ( 33600 * ) CDS_via2
    NEW M3 ( 33600 34600 ) ( 33800 * )
    NEW M3 ( 33800 34600 ) ( 36000 * ) CDS_via2
    NEW M2 ( 36000 34600 ) ( * 37600 ) CDS_via1_HV
    NEW M2 ( 36000 37600 ) ( * 40000 ) CDS_via1_HV
    NEW M2 ( 36000 40000 ) ( * 41000 ) CDS_via2
    NEW M3 ( 36000 41000 ) ( 36600 * )
    NEW M3 ( 36600 40800 ) ( * 41000 )
    NEW M3 ( 36600 40800 ) ( 38600 * )
    NEW M3 ( 38600 40800 ) ( * 41000 )
    NEW M3 ( 38600 41000 ) ( 41200 * )
    NEW M2 ( 41200 41000 ) ( * 42800 ) CDS_via1_HV
    NEW M2 ( 41200 42800 ) ( * 44000 ) CDS_via2
    NEW M3 ( 41200 44000 ) ( 43600 * ) CDS_via2
    NEW M2 ( 43600 44000 ) ( * 44400 )
    NEW M2 ( 43600 44400 ) ( 43800 * )
    NEW M2 ( 43800 44400 ) ( * 46800 ) CDS_via2
    NEW M3 ( 43800 46800 ) ( 48600 * ) CDS_via2
    NEW M2 ( 48600 45200 ) ( * 46800 )
    NEW M3 ( 23600 36200 ) CDS_via2
    NEW M4 ( 23600 36200 ) CDS_via3
    NEW M2 ( 33600 34600 ) CDS_via1_VV
    NEW M2 ( 34000 22000 ) CDS_via1_HV
    NEW M2 ( 42400 22200 ) CDS_via1_VV
    NEW M3 ( 42000 18200 ) CDS_via2
    NEW M2 ( 42800 17000 ) CDS_via1_VV
    NEW M4 ( 33800 25400 ) CDS_via3
    NEW M3 ( 42000 37800 ) CDS_via2
    NEW M2 ( 44000 37600 ) CDS_via1_HV
    NEW M2 ( 29800 32600 ) CDS_via1_HV_2cut_S
    NEW M2 ( 48600 45200 ) CDS_via1_HV
 ;
- FE_OFN4_n_97
  ( reg1_temp_reg\[1\] RN ) ( reg1_temp_reg\[0\] RN ) ( reg0_temp_reg\[3\] RN )
  ( Counter_Burst_Transfer_N_reg\[3\] RN )
  ( Counter_Burst_Transfer_N_reg\[2\] RN )
  ( Counter_Burst_Transfer_N_reg\[0\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[31\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[30\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[29\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[28\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[27\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[26\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[25\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[24\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[23\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[16\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[15\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[14\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[13\] RN ) ( FE_OFC4_n_97 Z )
  + ROUTED M2 ( 20000 19200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 19800 32600 ) RECT ( -50 -50 50 430 )
    NEW M2 ( 16600 21800 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 16600 11600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 14600 27200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 11400 27200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 8600 32600 ) RECT ( -50 -50 50 430 )
    NEW M2 ( 7400 34400 ) ( * 34600 ) CDS_via1_VV
    NEW M3 ( 7400 34400 ) ( 14600 * ) CDS_via3
    NEW M2 ( 7400 32600 ) ( * 34400 ) CDS_via2
    NEW M3 ( 7400 32600 ) ( 8600 * ) CDS_via2
    NEW M3 ( 11400 27200 ) ( 14600 * ) CDS_via2
    NEW M3 ( 16600 11600 ) ( 18800 * ) CDS_via2
    NEW M3 ( 16600 21800 ) ( 18800 * ) CDS_via2
    NEW M2 ( 16600 21800 ) ( * 22000 ) CDS_via1_HV
    NEW M3 ( 18800 19200 ) ( 20000 * ) CDS_via2
    NEW M2 ( 19200 24000 ) ( 19800 * )
    NEW M2 ( 19800 24000 ) ( * 24200 ) CDS_via1_VV
    NEW M3 ( 14600 32600 ) ( 15200 * )
    NEW M3 ( 15200 32600 ) ( * 32800 )
    NEW M3 ( 15200 32800 ) ( 17800 * )
    NEW M3 ( 17800 32600 ) ( * 32800 )
    NEW M3 ( 17800 32600 ) ( 19800 * ) CDS_via2
    NEW M2 ( 26800 6600 ) ( * 7600 ) CDS_via2
    NEW M2 ( 23800 11200 ) ( 24200 * )
    NEW M2 ( 24200 11200 ) ( * 13000 ) CDS_via2
    NEW M3 ( 24200 13000 ) ( 27000 * ) CDS_via2
    NEW M2 ( 27000 13000 ) ( * 14000 ) CDS_via1_HV
    NEW M2 ( 27000 14000 ) ( * 16800 ) CDS_via1_HV
    NEW M2 ( 32000 7600 ) ( * 8800 ) CDS_via1_HV
    NEW M2 ( 36000 6000 ) ( * 6400 ) CDS_via1_HV
    NEW M2 ( 40600 8400 ) ( 41000 * )
    NEW M2 ( 40600 8400 ) ( * 8800 ) CDS_via1_HV
    NEW M2 ( 15600 34400 ) ( * 34600 ) CDS_via1_HV_2cut_N
    NEW M3 ( 14600 34400 ) ( 15600 * ) CDS_via2
    NEW M4 ( 14600 27200 ) ( * 32600 ) CDS_via3
    NEW M4 ( 14600 32600 ) ( * 34400 )
    NEW M3 ( 14600 27200 ) ( 15800 * )
    NEW M3 ( 15800 27200 ) ( * 27400 )
    NEW M3 ( 15800 27400 ) ( 19200 * ) CDS_via2
    NEW M2 ( 19200 24000 ) ( * 27400 )
    NEW M2 ( 18800 24000 ) ( 19200 * )
    NEW M2 ( 18800 21800 ) ( * 24000 )
    NEW M2 ( 18800 19200 ) ( * 21800 )
    NEW M2 ( 18800 11600 ) ( * 16800 ) CDS_via1_HV
    NEW M2 ( 18800 16800 ) ( * 19200 ) CDS_via2
    NEW M3 ( 18800 11600 ) ( 23800 * ) CDS_via2
    NEW M2 ( 23800 11200 ) ( * 11600 ) CDS_via1_HV
    NEW M2 ( 23800 9600 ) ( * 11200 )
    NEW M2 ( 23600 9600 ) ( 23800 * )
    NEW M2 ( 23600 7600 ) ( * 8800 ) CDS_via1_HV
    NEW M2 ( 23600 8800 ) ( * 9600 )
    NEW M3 ( 23600 7600 ) ( 26800 * )
    NEW M3 ( 26800 7600 ) ( 32000 * ) CDS_via2
    NEW M2 ( 32000 6200 ) ( * 7600 )
    NEW M2 ( 32000 6200 ) ( 32200 * )
    NEW M2 ( 32200 6000 ) ( * 6200 )
    NEW M3 ( 32200 6000 ) ( 36000 * ) CDS_via2
    NEW M3 ( 36000 6000 ) ( 40600 * )
    NEW M3 ( 40600 6000 ) ( * 6200 )
    NEW M3 ( 40600 6200 ) ( 41000 * ) CDS_via2
    NEW M2 ( 41000 6200 ) ( * 6400 ) CDS_via1_HV
    NEW M2 ( 41000 6400 ) ( * 8400 )
    NEW M3 ( 7400 32600 ) CDS_via2
    NEW M2 ( 8600 32600 ) CDS_via1_VV
    NEW M3 ( 11400 27200 ) CDS_via2
    NEW M2 ( 11400 27200 ) CDS_via1_HV
    NEW M2 ( 14600 27200 ) CDS_via1_HV
    NEW M3 ( 16600 11600 ) CDS_via2
    NEW M2 ( 16600 11600 ) CDS_via1_HV
    NEW M3 ( 16600 21800 ) CDS_via2
    NEW M2 ( 20000 19200 ) CDS_via1_HV
    NEW M2 ( 19800 32600 ) CDS_via1_VV
    NEW M2 ( 26800 6600 ) CDS_via1_VV
    NEW M4 ( 14600 27200 ) CDS_via3
    NEW M3 ( 23600 7600 ) CDS_via2
    NEW M3 ( 32200 6000 ) CDS_via2
 ;
- FE_OFN3_n_88
  ( g2423_730256179 C ) ( g2422_730256179 C ) ( g2421_730256179 C )
  ( g2420_730256179 C ) ( g2419_730256179 E ) ( g2418_730256179 E )
  ( g2417_730256179 E ) ( g2408_730256179 A ) ( g2407_730256179 C )
  ( g2398_730256179 C ) ( g2396_730256179 E ) ( g2395_730256179 C )
  ( g2393_730256179 E ) ( g2392_730256179 C ) ( g2391_730256179 E )
  ( g2387_730256179 C ) ( g2386_730256179 C ) ( FE_OFC3_n_88 Z )
  + ROUTED M2 ( 41800 12000 ) RECT ( -50 -50 50 430 )
    NEW M2 ( 40600 12000 ) RECT ( -50 -50 50 430 )
    NEW M2 ( 32600 11800 ) RECT ( -50 -230 50 50 )
    NEW M3 ( 30800 14600 ) RECT ( -230 -50 50 50 )
    NEW M2 ( 30000 12000 ) RECT ( -50 -50 50 230 )
    NEW M2 ( 24800 24000 ) RECT ( -50 -90 90 90 )
    NEW M2 ( 15600 18800 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 14400 17800 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 11600 18800 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 11600 18800 ) ( 14400 * ) CDS_via3
    NEW M2 ( 14400 17200 ) ( * 17800 ) CDS_via2
    NEW M2 ( 15400 13800 ) ( * 14200 ) CDS_via2
    NEW M3 ( 23200 18600 ) ( 24400 * ) CDS_via2
    NEW M3 ( 23200 18600 ) ( * 18700 )
    NEW M3 ( 21400 18700 ) ( 23200 * )
    NEW M3 ( 17400 18600 ) ( 21400 * )
    NEW M3 ( 21400 18600 ) ( * 18700 )
    NEW M3 ( 17400 18600 ) ( * 18800 )
    NEW M3 ( 15600 18800 ) ( 17400 * )
    NEW M3 ( 14400 18800 ) ( 15600 * ) CDS_via2
    NEW M4 ( 14400 14200 ) ( * 17800 ) CDS_via3
    NEW M4 ( 14400 17800 ) ( * 18800 )
    NEW M3 ( 14400 14200 ) ( 15400 * )
    NEW M3 ( 15400 14200 ) ( 19000 * ) CDS_via2
    NEW M2 ( 19000 13800 ) ( * 14200 )
    NEW M2 ( 19000 13800 ) ( 19200 * )
    NEW M2 ( 19200 13600 ) ( * 13800 )
    NEW M2 ( 24400 18600 ) ( * 18800 ) CDS_via1_VV
    NEW M2 ( 24400 17000 ) ( * 18600 )
    NEW M2 ( 24200 17000 ) ( 24400 * )
    NEW M2 ( 24200 15600 ) ( * 17000 )
    NEW M3 ( 22600 15600 ) ( 24200 * ) CDS_via2
    NEW M2 ( 22600 13800 ) ( * 15600 ) CDS_via2
    NEW M2 ( 24600 24000 ) ( 24800 * ) CDS_via1_VH
    NEW M2 ( 24600 23800 ) ( * 24000 )
    NEW M2 ( 24400 23800 ) ( 24600 * )
    NEW M2 ( 24400 22800 ) ( * 23800 )
    NEW M2 ( 24200 20200 ) ( * 22800 )
    NEW M2 ( 24200 22800 ) ( 24400 * )
    NEW M2 ( 24200 20200 ) ( 24400 * )
    NEW M2 ( 24400 18800 ) ( * 20200 )
    NEW M3 ( 24800 24000 ) ( 26800 * ) CDS_via2
    NEW M3 ( 30000 11800 ) ( 31000 * ) CDS_via3
    NEW M2 ( 30000 11800 ) ( * 12000 ) CDS_via1_VV
    NEW M2 ( 31600 21600 ) ( * 22200 ) CDS_via1_VV
    NEW M2 ( 32600 11800 ) ( * 12000 ) CDS_via1_VV
    NEW M2 ( 32600 12000 ) ( * 12400 )
    NEW M2 ( 32600 12400 ) ( 33000 * )
    NEW M2 ( 33000 12400 ) ( * 13600 ) CDS_via1_VV
    NEW M2 ( 34400 18600 ) ( 34800 * )
    NEW M2 ( 34400 18600 ) ( * 18800 ) CDS_via1_VV
    NEW M3 ( 30800 18400 ) ( 34800 * ) CDS_via2
    NEW M2 ( 34800 18400 ) ( * 18600 )
    NEW M2 ( 34800 18600 ) ( 35000 * )
    NEW M2 ( 35000 17200 ) ( * 18600 )
    NEW M2 ( 26800 21600 ) ( * 24000 )
    NEW M2 ( 26800 24000 ) ( * 26800 ) CDS_via1_HV_2cut_S
    NEW M3 ( 26800 21600 ) ( 30800 * ) CDS_via2
    NEW M3 ( 30800 21600 ) ( 31600 * ) CDS_via2
    NEW M2 ( 30800 18400 ) ( * 21600 )
    NEW M2 ( 30800 14600 ) ( * 16800 ) CDS_via1_HV
    NEW M2 ( 30800 16800 ) ( * 18400 ) CDS_via2
    NEW M3 ( 30800 14600 ) ( 31000 * ) CDS_via3
    NEW M4 ( 31000 11800 ) ( * 14600 )
    NEW M3 ( 31000 11800 ) ( 32600 * ) CDS_via2
    NEW M3 ( 32600 11800 ) ( 33000 * )
    NEW M3 ( 33000 11600 ) ( * 11800 )
    NEW M3 ( 33000 11600 ) ( 40600 * )
    NEW M3 ( 40600 11600 ) ( * 12000 ) CDS_via2
    NEW M3 ( 40600 12000 ) ( 41800 * ) CDS_via2
    NEW M3 ( 11600 18800 ) CDS_via2
    NEW M2 ( 11600 18800 ) CDS_via1_VV
    NEW M2 ( 14400 17200 ) CDS_via1_VV
    NEW M2 ( 15400 13800 ) CDS_via1_VV
    NEW M2 ( 15600 18800 ) CDS_via1_VV
    NEW M4 ( 14400 14200 ) CDS_via3
    NEW M2 ( 19200 13600 ) CDS_via1_VV
    NEW M2 ( 22600 13800 ) CDS_via1_VV
    NEW M3 ( 24800 24000 ) CDS_via2
    NEW M3 ( 30000 11800 ) CDS_via2
    NEW M2 ( 35000 17200 ) CDS_via1_VV
    NEW M2 ( 40600 12000 ) CDS_via1_VV
    NEW M3 ( 26800 21600 ) CDS_via2
    NEW M3 ( 30800 14600 ) CDS_via2
    NEW M2 ( 41800 12000 ) CDS_via1_VV
 ;
- FE_OFN2_FE_OFN0_n_172
  ( g2442_730256179 B ) ( g2435_730256179 B ) ( g2407_730256179 F )
  ( g2399_730256179 A ) ( g2398_730256179 F ) ( g2396_730256179 D )
  ( g2395_730256179 F ) ( g2387_730256179 F ) ( g2386_730256179 F )
  ( g2343_730256179 A ) ( g2334_730256179 A ) ( g2329_730256179 A )
  ( reg1_temp_reg\[3\] TE ) ( reg1_temp_reg\[2\] TE ) ( reg1_temp_reg\[1\] TE )
  ( reg0_temp_reg\[3\] TE ) ( TOT_TRANSFER_I_reg\[3\] G )
  ( TOT_TRANSFER_I_reg\[2\] G ) ( TOT_TRANSFER_I_reg\[1\] G )
  ( g1405_730256179 B ) ( FE_OFC2_FE_OFN0_n_172 Z )
  + ROUTED M2 ( 22200 29000 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 18000 29000 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 16400 24200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 15200 19400 ) RECT ( -50 -50 50 430 )
    NEW M2 ( 10800 34600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 6000 44200 ) ( * 45400 ) CDS_via1_VV
    NEW M3 ( 7800 26800 ) ( 9200 * ) CDS_via3
    NEW M2 ( 7800 26800 ) ( * 27200 ) CDS_via1_VV
    NEW M2 ( 8400 43000 ) ( * 44200 ) CDS_via2
    NEW M3 ( 8600 44600 ) ( * 44800 ) CDS_via2_NPrefDir
    NEW M2 ( 8600 44800 ) ( * 45400 ) CDS_via1_VV
    NEW M3 ( 9200 34600 ) ( 10800 * ) CDS_via2
    NEW M3 ( 9200 26800 ) ( 11800 * ) CDS_via2
    NEW M4 ( 9200 26800 ) ( * 27400 )
    NEW M4 ( 9200 27400 ) ( 9400 * )
    NEW M4 ( 9400 27400 ) ( * 32600 )
    NEW M4 ( 9200 32600 ) ( 9400 * )
    NEW M4 ( 9200 32600 ) ( * 34600 ) CDS_via3
    NEW M3 ( 8200 34600 ) ( 9200 * )
    NEW M2 ( 8200 34600 ) ( * 35200 )
    NEW M2 ( 8200 35200 ) ( 8400 * )
    NEW M2 ( 8400 35200 ) ( * 37000 )
    NEW M2 ( 8200 37000 ) ( 8400 * )
    NEW M2 ( 8200 37000 ) ( * 39800 ) CDS_via1_VV
    NEW M1 ( 6000 40200 ) ( 8200 * 0 )
    NEW M2 ( 6000 40200 ) ( * 42600 ) CDS_via1_VV
    NEW M2 ( 6000 42600 ) ( * 44200 ) CDS_via2
    NEW M3 ( 6000 44200 ) ( 8400 * )
    NEW M3 ( 8400 44200 ) ( 8600 * )
    NEW M3 ( 8600 44200 ) ( * 44600 )
    NEW M3 ( 8600 44600 ) ( 11200 * ) CDS_via2
    NEW M2 ( 11200 44600 ) ( * 47800 ) CDS_via1_VV
    NEW M2 ( 11800 24200 ) ( * 24400 ) CDS_via1_VV
    NEW M2 ( 11800 24400 ) ( * 26800 )
    NEW M2 ( 14200 16600 ) ( * 19400 ) CDS_via2
    NEW M3 ( 11800 24200 ) ( 16400 * ) CDS_via2
    NEW M2 ( 11800 23600 ) ( * 24200 ) CDS_via2
    NEW M2 ( 11800 23600 ) ( 12000 * )
    NEW M2 ( 12000 21800 ) ( * 23600 )
    NEW M2 ( 11800 21800 ) ( 12000 * )
    NEW M2 ( 11800 21400 ) ( * 21800 )
    NEW M2 ( 11400 19400 ) ( * 21400 )
    NEW M2 ( 11400 21400 ) ( 11800 * )
    NEW M3 ( 11400 19400 ) ( 14200 * )
    NEW M3 ( 14200 19400 ) ( 15200 * ) CDS_via2
    NEW M1 ( 15600 29200 0 ) ( 16400 * 0 ) CDS_via1_VV
    NEW M3 ( 15800 14800 ) ( 19800 * ) CDS_via2
    NEW M2 ( 15800 14200 ) ( * 14800 ) CDS_via2
    NEW M2 ( 16400 24200 ) ( * 29000 ) CDS_via2
    NEW M3 ( 16400 29000 ) ( 18000 * ) CDS_via2
    NEW M2 ( 16400 29000 ) ( * 29200 )
    NEW M3 ( 20200 29000 ) ( 22200 * ) CDS_via2
    NEW M3 ( 18600 28800 ) ( 20200 * )
    NEW M3 ( 20200 28800 ) ( * 29000 )
    NEW M3 ( 18600 28800 ) ( * 29000 )
    NEW M3 ( 18000 29000 ) ( 18600 * )
    NEW M2 ( 18000 29000 ) ( * 29200 ) CDS_via1_VV
    NEW M3 ( 19800 14800 ) ( 21600 * ) CDS_via2
    NEW M2 ( 19800 14200 ) ( * 14800 )
    NEW M2 ( 21800 24200 ) ( * 25600 )
    NEW M2 ( 21800 25600 ) ( 22000 * )
    NEW M2 ( 22000 25600 ) ( * 28000 )
    NEW M2 ( 21800 28000 ) ( 22000 * )
    NEW M2 ( 21800 28000 ) ( * 28600 )
    NEW M2 ( 21800 28600 ) ( 22200 * )
    NEW M2 ( 22200 28600 ) ( * 29000 ) CDS_via1_VV
    NEW M2 ( 21800 19000 ) ( * 24200 ) CDS_via1_HV_2cut_N
    NEW M2 ( 21600 14800 ) ( * 19000 )
    NEW M2 ( 21600 19000 ) ( 21800 * )
    NEW M3 ( 21600 14800 ) ( 22200 * ) CDS_via2
    NEW M2 ( 22200 14200 ) ( * 14800 )
    NEW M3 ( 7800 26800 ) CDS_via2
    NEW M2 ( 8400 43000 ) CDS_via1_VV
    NEW M2 ( 10800 34600 ) CDS_via1_VV
    NEW M3 ( 8200 34600 ) CDS_via2
    NEW M2 ( 6000 40200 ) CDS_via1_HV
    NEW M2 ( 11400 19400 ) CDS_via1_HV
    NEW M2 ( 14200 16600 ) CDS_via1_HV
    NEW M3 ( 11400 19400 ) CDS_via2
    NEW M2 ( 15200 19400 ) CDS_via1_HV
    NEW M2 ( 15800 14200 ) CDS_via1_HV
    NEW M2 ( 16400 24200 ) CDS_via1_VV
    NEW M2 ( 19800 14200 ) CDS_via1_VV
    NEW M2 ( 22200 14200 ) CDS_via1_HV
 ;
- FE_OFN1_FE_OFN0_n_172
  ( g2424_730256179 F ) ( g2423_730256179 F ) ( g2422_730256179 F )
  ( g2421_730256179 F ) ( g2420_730256179 F ) ( g2419_730256179 D )
  ( g2418_730256179 D ) ( g2417_730256179 D ) ( g2416_730256179 F )
  ( g2414_730256179 F ) ( g2411_730256179 A ) ( g2410_730256179 F )
  ( g2409_730256179 F ) ( g2406_730256179 A ) ( g2397_730256179 F )
  ( g2393_730256179 D ) ( FE_OFC1_FE_OFN0_n_172 Z )
  + ROUTED M2 ( 43200 35000 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 42600 29200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 42400 11400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 40000 11400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 32600 14200 ) RECT ( -50 -50 50 430 )
    NEW M2 ( 32200 11400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 31600 29800 ) RECT ( -50 -50 50 430 )
    NEW M2 ( 30600 11400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 30400 29800 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 30600 11400 ) ( 32200 * ) CDS_via2
    NEW M2 ( 31400 20000 ) ( * 21800 ) CDS_via1_HV
    NEW M3 ( 32200 14200 ) ( 32600 * ) CDS_via2
    NEW M4 ( 32200 11400 ) ( * 14200 ) CDS_via3
    NEW M2 ( 32600 14200 ) ( * 20000 ) CDS_via2
    NEW M3 ( 34600 19800 ) ( * 20000 )
    NEW M3 ( 34600 19800 ) ( 35000 * ) CDS_via2
    NEW M2 ( 35000 19400 ) ( * 19800 )
    NEW M2 ( 37600 26600 ) ( * 26800 )
    NEW M2 ( 37600 26800 ) ( 38200 * )
    NEW M2 ( 38200 26800 ) ( * 27000 ) CDS_via1_HV
    NEW M2 ( 39200 24600 ) ( * 26600 ) CDS_via2
    NEW M2 ( 40000 35200 ) ( * 36200 )
    NEW M2 ( 39400 36200 ) ( 40000 * )
    NEW M2 ( 39400 36200 ) ( * 37800 ) CDS_via1_VV
    NEW M3 ( 40000 35200 ) ( 40200 * ) CDS_via3
    NEW M2 ( 40000 35000 ) ( * 35200 ) CDS_via2
    NEW M4 ( 31400 20000 ) ( * 26600 ) CDS_via3
    NEW M3 ( 31400 20000 ) ( 32600 * )
    NEW M3 ( 32600 20000 ) ( 33800 * ) CDS_via2
    NEW M3 ( 33800 20000 ) ( 34600 * )
    NEW M2 ( 33800 16800 ) ( * 20000 )
    NEW M2 ( 33800 16800 ) ( 34600 * )
    NEW M2 ( 34600 11400 ) ( * 16600 ) CDS_via1_HV
    NEW M2 ( 34600 16600 ) ( * 16800 )
    NEW M3 ( 34600 11400 ) ( 35800 * )
    NEW M3 ( 35800 11300 ) ( * 11400 )
    NEW M3 ( 35800 11300 ) ( 38800 * )
    NEW M3 ( 38800 11300 ) ( * 11400 )
    NEW M3 ( 38800 11400 ) ( 40000 * ) CDS_via2
    NEW M3 ( 40000 11400 ) ( 42400 * ) CDS_via2
    NEW M3 ( 39200 29200 ) ( 42600 * ) CDS_via2
    NEW M3 ( 30400 29800 ) ( 31400 * ) CDS_via3
    NEW M3 ( 31400 29800 ) ( 31600 * ) CDS_via2
    NEW M4 ( 31400 26600 ) ( * 29800 )
    NEW M3 ( 31400 26600 ) ( 37600 * ) CDS_via2
    NEW M3 ( 37600 26600 ) ( 39200 * )
    NEW M2 ( 39200 26600 ) ( * 29200 ) CDS_via2
    NEW M2 ( 39200 29200 ) ( * 32200 ) CDS_via1_HV
    NEW M3 ( 39200 32200 ) ( 40200 * ) CDS_via3
    NEW M4 ( 40200 32200 ) ( * 32800 )
    NEW M4 ( 40200 32800 ) ( 40400 * )
    NEW M4 ( 40400 32800 ) ( * 34600 )
    NEW M4 ( 40200 34600 ) ( 40400 * )
    NEW M4 ( 40200 34600 ) ( * 35200 )
    NEW M3 ( 40200 35200 ) ( 43200 * ) CDS_via2
    NEW M2 ( 43200 35000 ) ( * 35200 )
    NEW M3 ( 30600 11400 ) CDS_via2
    NEW M2 ( 30600 11400 ) CDS_via1_VV
    NEW M3 ( 31400 20000 ) CDS_via2
    NEW M2 ( 31600 29800 ) CDS_via1_HV
    NEW M4 ( 32200 11400 ) CDS_via3
    NEW M2 ( 32200 11400 ) CDS_via1_HV
    NEW M2 ( 32600 14200 ) CDS_via1_HV
    NEW M2 ( 35000 19400 ) CDS_via1_VV
    NEW M2 ( 39200 24600 ) CDS_via1_HV
    NEW M2 ( 40000 11400 ) CDS_via1_VV
    NEW M2 ( 40000 35000 ) CDS_via1_HV
    NEW M4 ( 31400 20000 ) CDS_via3
    NEW M3 ( 34600 11400 ) CDS_via2
    NEW M2 ( 42400 11400 ) CDS_via1_VV
    NEW M2 ( 42600 29200 ) CDS_via1_VV
    NEW M2 ( 30400 29800 ) CDS_via1_VV_2cut_NPref_S
    NEW M3 ( 30400 29800 ) CDS_via2
    NEW M3 ( 39200 32200 ) CDS_via2
    NEW M2 ( 43200 35000 ) CDS_via1_HV
 ;
- FE_OFN0_n_172
  ( g2415_730256179 F ) ( g2413_730256179 F ) ( g2412_730256179 F )
  ( g2394_730256179 D ) ( g2392_730256179 F ) ( g2391_730256179 D )
  ( g2390_730256179 F ) ( g2389_730256179 D ) ( g2388_730256179 D )
  ( reg0_temp_reg\[2\] TE ) ( reg0_temp_reg\[1\] TE ) ( reg0_temp_reg\[0\] TE )
  ( g1406_730256179 B ) ( g1403_730256179 B ) ( g1401_730256179 B )
  ( g1398_730256179 D0 ) ( FE_OFC0_n_172 Z ) ( FE_OFC1_FE_OFN0_n_172 A )
  ( FE_OFC2_FE_OFN0_n_172 A )
  + ROUTED M2 ( 34800 47600 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 32800 48000 ) RECT ( -50 -50 50 230 )
    NEW M2 ( 32400 40200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 31000 29600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 26200 29800 ) RECT ( -50 -190 90 190 )
    NEW M2 ( 22800 24600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 22600 34000 ) ( 22800 * )
    NEW M2 ( 22600 34000 ) ( * 34600 ) CDS_via1_VV
    NEW M2 ( 22800 30400 ) ( * 32800 ) CDS_via1_HV
    NEW M2 ( 22800 32800 ) ( * 34000 )
    NEW M2 ( 24600 29800 ) ( * 30400 ) CDS_via2
    NEW M3 ( 22800 30400 ) ( 24600 * )
    NEW M2 ( 22800 30200 ) ( * 30400 ) CDS_via2
    NEW M2 ( 22600 27200 ) ( * 30200 )
    NEW M2 ( 22600 30200 ) ( 22800 * )
    NEW M2 ( 22600 27200 ) ( 22800 * )
    NEW M2 ( 22800 24600 ) ( * 27200 )
    NEW M3 ( 22800 24600 ) ( 24200 * ) CDS_via2
    NEW M2 ( 24200 23400 ) ( * 24600 ) CDS_via1_VV
    NEW M3 ( 24200 23400 ) ( 24600 * ) CDS_via2
    NEW M2 ( 24600 19400 ) ( * 23400 )
    NEW M3 ( 24600 29800 ) ( 26240 * ) CDS_via2
    NEW M3 ( 27000 29600 ) ( 31000 * ) CDS_via2
    NEW M3 ( 27000 29600 ) ( * 29800 )
    NEW M3 ( 26240 29800 ) ( 27000 * )
    NEW M2 ( 26200 29800 ) ( 26240 * )
    NEW M2 ( 32600 30600 ) ( * 32200 ) CDS_via1_HV
    NEW M3 ( 31000 30600 ) ( 32600 * ) CDS_via2
    NEW M2 ( 31000 29600 ) ( * 30600 ) CDS_via2
    NEW M1 ( 31000 43000 ) ( 32400 * 0 )
    NEW M3 ( 31400 40200 ) ( 32400 * ) CDS_via2
    NEW M2 ( 32400 37000 ) ( * 37400 ) CDS_via1_HV
    NEW M2 ( 32400 37400 ) ( * 40200 ) CDS_via1_VV
    NEW M2 ( 32400 37000 ) ( 32600 * )
    NEW M2 ( 32600 32200 ) ( * 37000 )
    NEW M2 ( 32800 47800 ) ( * 48000 ) CDS_via1_VV
    NEW M2 ( 34800 47600 ) ( * 47800 ) CDS_via2
    NEW M2 ( 40200 47800 ) ( * 48000 ) CDS_via1_VV
    NEW M2 ( 40200 46600 ) ( * 46800 ) CDS_via2
    NEW M2 ( 40200 46600 ) ( 40600 * )
    NEW M2 ( 40600 45200 ) ( * 46600 )
    NEW M2 ( 31400 40200 ) ( * 42400 )
    NEW M2 ( 31000 42400 ) ( 31400 * )
    NEW M2 ( 31000 42400 ) ( * 43000 ) CDS_via1_HV
    NEW M2 ( 31000 43000 ) ( * 45400 ) CDS_via1_VV
    NEW M2 ( 31000 45400 ) ( * 46400 ) CDS_via2
    NEW M3 ( 31000 46400 ) ( 32200 * ) CDS_via3
    NEW M4 ( 32200 46400 ) ( * 47800 ) CDS_via3
    NEW M3 ( 32200 47800 ) ( 32800 * ) CDS_via2
    NEW M3 ( 32800 47800 ) ( 34800 * )
    NEW M3 ( 34800 47800 ) ( 36000 * )
    NEW M3 ( 36000 47800 ) ( * 48000 )
    NEW M3 ( 36000 48000 ) ( 38200 * )
    NEW M3 ( 38200 47800 ) ( * 48000 )
    NEW M3 ( 38200 47800 ) ( 40200 * ) CDS_via2
    NEW M2 ( 40200 46800 ) ( * 47800 )
    NEW M3 ( 40200 46800 ) ( 43400 * ) CDS_via2
    NEW M2 ( 43400 45200 ) ( * 46800 )
    NEW M2 ( 22800 24600 ) CDS_via1_VV
    NEW M3 ( 22800 24600 ) CDS_via2
    NEW M3 ( 24200 23400 ) CDS_via2
    NEW M2 ( 24600 19400 ) CDS_via1_HV
    NEW M3 ( 24600 29800 ) CDS_via2
    NEW M2 ( 24600 29800 ) CDS_via1_HV
    NEW M2 ( 26200 29800 ) CDS_via1_HV
    NEW M2 ( 31000 29600 ) CDS_via1_VV
    NEW M3 ( 31400 40200 ) CDS_via2
    NEW M2 ( 34800 47600 ) CDS_via1_HV
    NEW M2 ( 40600 45200 ) CDS_via1_VV
    NEW M2 ( 31400 40200 ) CDS_via1_VV_2cut_NPref_S
    NEW M2 ( 43400 45200 ) CDS_via1_VV
 ;
- FE_DBTN0_n_88
  ( g2441_730256179 A ) ( g2433_730256179 B ) ( g1409_730256179 C )
  ( FE_DBTC0_n_88 Z )
  + ROUTED M1 ( 32400 45000 0 ) ( 37800 * 0 )
    NEW M2 ( 38000 40400 ) ( * 41000 )
    NEW M2 ( 37800 41000 ) ( 38000 * )
    NEW M2 ( 37800 41000 ) ( * 45400 ) CDS_via1_VV
    NEW M2 ( 37800 45400 ) ( * 46000 )
    NEW M2 ( 37800 46000 ) ( 38000 * )
    NEW M2 ( 38000 46000 ) ( * 47600 )
    NEW M2 ( 37800 47600 ) ( 38000 * )
    NEW M2 ( 37800 47600 ) ( * 48200 ) CDS_via1_VV
    NEW M2 ( 38000 40400 ) CDS_via1_VV_2cut_NPref_N
 ;
- CLK
  ( PIN CLK ) ( state_reg\[2\] CP ) ( state_reg\[1\] CP ) ( state_reg\[0\] CP )
  ( reg1_temp_reg\[3\] CP ) ( reg1_temp_reg\[2\] CP ) ( reg1_temp_reg\[1\] CP )
  ( reg1_temp_reg\[0\] CP ) ( reg0_temp_reg\[3\] CP ) ( reg0_temp_reg\[2\] CP )
  ( reg0_temp_reg\[1\] CP ) ( reg0_temp_reg\[0\] CP )
  ( Counter_Burst_Transfer_N_reg\[3\] CP )
  ( Counter_Burst_Transfer_N_reg\[2\] CP )
  ( Counter_Burst_Transfer_N_reg\[1\] CP )
  ( Counter_Burst_Transfer_N_reg\[0\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[31\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[30\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[29\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[28\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[27\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[26\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[25\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[24\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[23\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[22\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[21\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[20\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[19\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[18\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[17\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[16\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[15\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[14\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[13\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[12\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[11\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[10\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[9\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[8\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[7\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[6\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[5\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[4\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[3\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[2\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[1\] CP )
  ( Counter_Burst_Transfer_ADR_REG_reg\[0\] CP )
  + ROUTED M2 ( 46000 45400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 44600 24400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 43600 6400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 41400 47800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 41400 37600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 41400 27000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 40400 16600 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 40400 16600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 40000 21800 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 39400 40000 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 39400 19400 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 39200 40000 ) RECT ( -230 -50 50 50 )
    NEW M3 ( 38600 42600 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 38600 42600 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 38000 29600 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 38000 29600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 38000 8800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 36600 22000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 34600 8800 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 34600 8800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 33400 42600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 33400 40200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 33400 37400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 33400 6400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 32800 27000 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 31400 24600 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 31200 34800 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 31200 34800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 26400 21800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 26400 11400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 26200 37400 ) RECT ( -50 -90 250 90 )
    NEW M3 ( 24400 32200 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 24400 32200 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 24400 16600 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 24400 16600 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 24400 14000 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 24400 14000 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 24400 6400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 23600 34800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 17400 32200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 17400 24600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 17400 19400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 17200 34800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 17200 27000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 16200 16600 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 16200 16600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 15600 37600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 14000 21800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 14000 11600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 9800 34800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 9400 42600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 9200 40000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 8800 27200 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 8800 27200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 6200 32200 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 300 53800 ) RECT ( -50 -50 330 50 )
    NEW M3 ( 6200 32200 ) ( 8800 * ) CDS_via3
    NEW M4 ( 12000 32200 ) ( * 34800 ) CDS_via3
    NEW M3 ( 8800 32200 ) ( 12000 * ) CDS_via3
    NEW M4 ( 8800 27200 ) ( * 32200 )
    NEW M3 ( 9200 40000 ) ( 12000 * ) CDS_via3
    NEW M3 ( 9800 34800 ) ( 12000 * )
    NEW M4 ( 16200 11600 ) ( * 16600 ) CDS_via3
    NEW M3 ( 14000 11600 ) ( 16200 * ) CDS_via3
    NEW M3 ( 14000 21800 ) ( 16200 * ) CDS_via3
    NEW M4 ( 16200 34800 ) ( * 37600 ) CDS_via3
    NEW M3 ( 15600 37600 ) ( 16200 * )
    NEW M4 ( 16200 16600 ) ( * 19400 ) CDS_via3
    NEW M3 ( 16200 27000 ) ( 17200 * ) CDS_via2
    NEW M4 ( 16200 19400 ) ( * 21800 )
    NEW M4 ( 16200 21800 ) ( * 24600 ) CDS_via3
    NEW M3 ( 16200 19400 ) ( 17400 * ) CDS_via2
    NEW M3 ( 16200 32200 ) ( 17400 * ) CDS_via2
    NEW M4 ( 16200 32200 ) ( * 34800 ) CDS_via3
    NEW M4 ( 16200 24600 ) ( * 27000 ) CDS_via3
    NEW M4 ( 16200 27000 ) ( * 32200 ) CDS_via3
    NEW M3 ( 16200 24600 ) ( 17400 * ) CDS_via2
    NEW M3 ( 24400 6400 ) ( 26800 * ) CDS_via3
    NEW M3 ( 26400 9000 ) ( 26800 * ) CDS_via3
    NEW M2 ( 26400 8800 ) ( * 9000 ) CDS_via2
    NEW M2 ( 26200 8800 ) ( 26400 * )
    NEW M2 ( 26600 27000 ) ( * 27360 )
    NEW M2 ( 26210 27360 ) ( 26600 * )
    NEW M3 ( 26000 37400 ) ( 26400 * ) CDS_via2
    NEW M2 ( 26200 37400 ) ( 26400 * )
    NEW M4 ( 26000 34800 ) ( * 37400 ) CDS_via3
    NEW M4 ( 26000 37400 ) ( * 48800 ) CDS_via3
    NEW M3 ( 26000 48800 ) ( 26400 * ) CDS_via2
    NEW M2 ( 26400 48200 ) ( * 48800 )
    NEW M2 ( 26170 48200 ) ( 26400 * )
    NEW M3 ( 26400 11400 ) ( 26800 * ) CDS_via3
    NEW M4 ( 30200 24600 ) ( * 27000 ) CDS_via3
    NEW M3 ( 30200 24600 ) ( 31400 * ) CDS_via2
    NEW M3 ( 33400 40200 ) ( 36000 * ) CDS_via3
    NEW M4 ( 36000 42200 ) ( * 42600 ) CDS_via3
    NEW M3 ( 33400 42600 ) ( 36000 * )
    NEW M3 ( 36600 22000 ) ( 40000 * ) CDS_via2
    NEW M4 ( 34600 6400 ) ( * 8800 ) CDS_via3
    NEW M3 ( 34600 8800 ) ( 38000 * ) CDS_via2
    NEW M4 ( 38000 27000 ) ( * 29600 ) CDS_via3
    NEW M4 ( 38600 42200 ) ( * 42600 ) CDS_via3
    NEW M3 ( 39400 19400 ) ( 40400 * ) CDS_via3
    NEW M3 ( 39200 40000 ) ( 39400 * ) CDS_via2
    NEW M3 ( 40000 22000 ) ( 40400 * ) CDS_via3
    NEW M2 ( 40000 21800 ) ( * 22000 )
    NEW M4 ( 40400 22000 ) ( * 24400 ) CDS_via3
    NEW M4 ( 40400 19400 ) ( * 22000 )
    NEW M4 ( 40400 16600 ) ( * 19400 )
    NEW M4 ( 39200 37600 ) ( * 40000 ) CDS_via3
    NEW M4 ( 39200 40000 ) ( * 42000 ) CDS_via3
    NEW M3 ( 39200 37600 ) ( 41400 * ) CDS_via2
    NEW M4 ( 42000 45400 ) ( * 47800 ) CDS_via3
    NEW M3 ( 41400 47800 ) ( 42000 * )
    NEW M4 ( 26400 21800 ) ( * 27000 ) CDS_via3
    NEW M3 ( 24400 21800 ) ( 26400 * ) CDS_via2
    NEW M4 ( 24400 14000 ) ( * 16600 ) CDS_via3
    NEW M4 ( 24400 16600 ) ( * 21800 ) CDS_via3
    NEW M3 ( 24400 14000 ) ( 26800 * ) CDS_via3
    NEW M4 ( 26800 11400 ) ( * 14000 )
    NEW M4 ( 26800 6400 ) ( * 9000 )
    NEW M4 ( 26800 9000 ) ( * 11400 )
    NEW M3 ( 26800 6400 ) ( 33400 * ) CDS_via2
    NEW M3 ( 33400 6400 ) ( 34600 * ) CDS_via3
    NEW M3 ( 34600 6400 ) ( 43600 * ) CDS_via2
    NEW M4 ( 24400 27000 ) ( * 32200 ) CDS_via3
    NEW M4 ( 24400 32200 ) ( * 34800 ) CDS_via3
    NEW M3 ( 24400 27000 ) ( 26400 * )
    NEW M3 ( 26400 27000 ) ( 26600 * ) CDS_via2
    NEW M3 ( 26600 27000 ) ( 30200 * )
    NEW M3 ( 30200 27000 ) ( 32800 * ) CDS_via2
    NEW M3 ( 32800 27000 ) ( 38000 * ) CDS_via3
    NEW M3 ( 38000 27000 ) ( 40400 * ) CDS_via3
    NEW M3 ( 40400 27000 ) ( 41400 * ) CDS_via2
    NEW M4 ( 40400 24400 ) ( * 27000 )
    NEW M3 ( 40400 24400 ) ( 44600 * ) CDS_via2
    NEW M3 ( 200 53800 ) ( 300 * ) CDS_via2
    NEW M4 ( 200 42400 ) ( * 53800 ) CDS_via3
    NEW M3 ( 200 42400 ) ( 800 * )
    NEW M3 ( 800 42400 ) ( * 42600 )
    NEW M3 ( 800 42600 ) ( 9400 * ) CDS_via2
    NEW M3 ( 9400 42600 ) ( 12000 * ) CDS_via3
    NEW M4 ( 12000 34800 ) ( * 40000 )
    NEW M4 ( 12000 40000 ) ( * 42600 )
    NEW M3 ( 12000 34800 ) ( 16200 * )
    NEW M3 ( 16200 34800 ) ( 17200 * ) CDS_via2
    NEW M3 ( 17200 34800 ) ( 23600 * ) CDS_via2
    NEW M3 ( 23600 34800 ) ( 24400 * )
    NEW M3 ( 24400 34800 ) ( 26000 * ) CDS_via3
    NEW M3 ( 26000 34800 ) ( 31200 * ) CDS_via2
    NEW M4 ( 31200 34800 ) ( * 37400 ) CDS_via3
    NEW M3 ( 31200 37400 ) ( 33400 * ) CDS_via2
    NEW M3 ( 33400 37400 ) ( 36000 * ) CDS_via3
    NEW M4 ( 36000 37400 ) ( * 40200 )
    NEW M4 ( 36000 40200 ) ( * 42200 ) CDS_via3
    NEW M3 ( 36000 42200 ) ( 38600 * ) CDS_via3
    NEW M3 ( 38600 42200 ) ( 39000 * )
    NEW M3 ( 39000 42000 ) ( * 42200 )
    NEW M3 ( 39000 42000 ) ( 39200 * )
    NEW M3 ( 39200 42000 ) ( 42000 * ) CDS_via3
    NEW M4 ( 42000 42000 ) ( * 45400 ) CDS_via3
    NEW M3 ( 42000 45400 ) ( 46000 * ) CDS_via2
    NEW M3 ( 6200 32200 ) CDS_via2
    NEW M2 ( 6200 32200 ) CDS_via1_VV
    NEW M4 ( 8800 27200 ) CDS_via3
    NEW M3 ( 8800 27200 ) CDS_via2
    NEW M2 ( 8800 27200 ) CDS_via1_VV
    NEW M3 ( 9200 40000 ) CDS_via2
    NEW M2 ( 9200 40000 ) CDS_via1_VV
    NEW M2 ( 9400 42600 ) CDS_via1_VV
    NEW M3 ( 9800 34800 ) CDS_via2
    NEW M2 ( 9800 34800 ) CDS_via1_VV
    NEW M3 ( 14000 11600 ) CDS_via2
    NEW M2 ( 14000 11600 ) CDS_via1_VV
    NEW M3 ( 14000 21800 ) CDS_via2
    NEW M2 ( 14000 21800 ) CDS_via1_VV
    NEW M3 ( 15600 37600 ) CDS_via2
    NEW M2 ( 15600 37600 ) CDS_via1_VV
    NEW M3 ( 16200 16600 ) CDS_via2
    NEW M2 ( 16200 16600 ) CDS_via1_VV
    NEW M2 ( 17200 27000 ) CDS_via1_VV
    NEW M2 ( 17200 34800 ) CDS_via1_VV
    NEW M2 ( 17400 19400 ) CDS_via1_VV
    NEW M2 ( 17400 32200 ) CDS_via1_VV
    NEW M2 ( 17400 24600 ) CDS_via1_VV
    NEW M2 ( 23600 34800 ) CDS_via1_VV
    NEW M3 ( 24400 6400 ) CDS_via2
    NEW M2 ( 24400 6400 ) CDS_via1_VV
    NEW M3 ( 24400 14000 ) CDS_via2
    NEW M2 ( 24400 14000 ) CDS_via1_VV
    NEW M3 ( 24400 16600 ) CDS_via2
    NEW M2 ( 24400 16600 ) CDS_via1_VV
    NEW M3 ( 24400 32200 ) CDS_via2
    NEW M2 ( 24400 32200 ) CDS_via1_VV
    NEW M2 ( 26200 8800 ) CDS_via1_VV
    NEW M2 ( 26210 27360 ) CDS_via1_VH
    NEW M2 ( 26200 37400 ) CDS_via1_VV
    NEW M2 ( 26170 48200 ) CDS_via1_HV
    NEW M3 ( 26400 11400 ) CDS_via2
    NEW M2 ( 26400 11400 ) CDS_via1_VV
    NEW M2 ( 26400 21800 ) CDS_via1_VV
    NEW M2 ( 31200 34800 ) CDS_via1_VV
    NEW M4 ( 30200 24600 ) CDS_via3
    NEW M2 ( 31400 24600 ) CDS_via1_VV
    NEW M2 ( 32800 27000 ) CDS_via1_VV
    NEW M2 ( 33400 6400 ) CDS_via1_VV
    NEW M2 ( 33400 37400 ) CDS_via1_VV
    NEW M3 ( 33400 40200 ) CDS_via2
    NEW M2 ( 33400 40200 ) CDS_via1_VV
    NEW M3 ( 33400 42600 ) CDS_via2
    NEW M2 ( 33400 42600 ) CDS_via1_VV
    NEW M3 ( 34600 8800 ) CDS_via2
    NEW M2 ( 34600 8800 ) CDS_via1_VV
    NEW M3 ( 36600 22000 ) CDS_via2
    NEW M2 ( 36600 22000 ) CDS_via1_VV
    NEW M2 ( 38000 8800 ) CDS_via1_VV
    NEW M3 ( 38000 29600 ) CDS_via2
    NEW M2 ( 38000 29600 ) CDS_via1_VV
    NEW M3 ( 38600 42600 ) CDS_via2
    NEW M2 ( 38600 42600 ) CDS_via1_VV
    NEW M3 ( 39400 19400 ) CDS_via2
    NEW M2 ( 39400 19400 ) CDS_via1_VV
    NEW M2 ( 39400 40000 ) CDS_via1_VV
    NEW M2 ( 40000 21800 ) CDS_via1_VV
    NEW M4 ( 40400 16600 ) CDS_via3
    NEW M3 ( 40400 16600 ) CDS_via2
    NEW M2 ( 40400 16600 ) CDS_via1_VV
    NEW M2 ( 41400 27000 ) CDS_via1_VV
    NEW M4 ( 39200 37600 ) CDS_via3
    NEW M2 ( 41400 37600 ) CDS_via1_VV
    NEW M3 ( 41400 47800 ) CDS_via2
    NEW M2 ( 41400 47800 ) CDS_via1_VV
    NEW M4 ( 26400 21800 ) CDS_via3
    NEW M4 ( 24400 14000 ) CDS_via3
    NEW M2 ( 43600 6400 ) CDS_via1_VV
    NEW M4 ( 24400 27000 ) CDS_via3
    NEW M2 ( 44600 24400 ) CDS_via1_VV
    NEW M4 ( 200 42400 ) CDS_via3
    NEW M4 ( 31200 34800 ) CDS_via3
    NEW M2 ( 46000 45400 ) CDS_via1_VV
  + USE CLOCK
  + WEIGHT 20
 ;
- RST
  ( PIN RST ) ( g939_730256179 A )
  + ROUTED M2 ( 1265 53800 0 ) ( 1600 * )
    NEW M2 ( 1600 52600 ) ( * 53800 )
    NEW M2 ( 1400 48800 ) ( * 52600 )
    NEW M2 ( 1400 52600 ) ( 1600 * )
    NEW M2 ( 1400 48800 ) ( 1600 * )
    NEW M2 ( 1600 48200 ) ( * 48800 )
    NEW M1 ( 1600 48200 ) ( 5800 * 0 )
    NEW M2 ( 1600 48200 ) CDS_via1_HV
 ;
- PIReqVALID
  ( PIN PIReqVALID ) ( g2405_730256179 A )
  + ROUTED M2 ( 2230 53800 0 ) ( 2600 * )
    NEW M2 ( 2600 52600 ) ( * 53800 )
    NEW M1 ( 2600 52600 ) ( 3200 * )
    NEW M1 ( 3200 52600 ) ( * 52800 )
    NEW M1 ( 3200 52800 ) ( 10000 * )
    NEW M1 ( 10000 52600 ) ( * 52800 )
    NEW M1 ( 10000 52600 ) ( 10600 * ) CDS_via1_HV
    NEW M2 ( 10600 51400 ) ( * 52600 )
    NEW M2 ( 10400 49000 ) ( * 51400 )
    NEW M2 ( 10400 51400 ) ( 10600 * )
    NEW M2 ( 10400 49000 ) ( 10600 * )
    NEW M2 ( 10600 47800 ) ( * 49000 )
    NEW M2 ( 10600 47800 ) ( 11000 * )
    NEW M2 ( 11000 45600 ) ( * 47800 )
    NEW M2 ( 2600 52600 ) CDS_via1_HV
    NEW M2 ( 11000 45600 ) CDS_via1_VV
 ;
- PIRespRDY
  ( PIN PIRespRDY ) ( g2444_730256179 B )
  + ROUTED M2 ( 5125 400 0 ) ( * 10800 )
    NEW M2 ( 5125 10800 ) ( 5200 * )
    NEW M2 ( 5200 10800 ) ( * 37400 ) CDS_via1_HV
    NEW M1 ( 5200 37400 ) ( 6400 * 0 )
 ;
- ACK_I
  ( PIN ACK_I ) ( PIN PORespVALID ) ( g2456_730256179 A ) ( g2444_730256179 A )
  ( g2431_730256179 A ) ( g2425_730256179 A ) ( g2405_730256179 B )
  + ROUTED M3 ( 4400 20800 ) ( 5800 * ) CDS_via2
    NEW M3 ( 4400 20800 ) ( * 20990 )
    NEW M3 ( 400 20990 0 ) ( 4400 * )
    NEW M2 ( 6800 37000 ) ( 7200 * )
    NEW M2 ( 6800 37000 ) ( * 37400 ) CDS_via1_VV
    NEW M2 ( 11600 43800 ) ( * 45200 ) CDS_via1_VV
    NEW M3 ( 11600 41200 ) ( 14600 * ) CDS_via2
    NEW M2 ( 14600 40200 ) ( * 41200 )
    NEW M1 ( 14600 40200 ) ( 15000 * 0 )
    NEW M2 ( 19600 43800 ) ( * 44200 )
    NEW M2 ( 19600 44200 ) ( 19800 * )
    NEW M2 ( 19800 44200 ) ( * 44800 ) CDS_via1_VV
    NEW M1 ( 19800 44800 ) ( * 45000 )
    NEW M1 ( 19400 45000 0 ) ( 19800 * )
    NEW M2 ( 5800 400 ) ( 6090 * 0 )
    NEW M2 ( 5800 400 ) ( * 16000 )
    NEW M2 ( 5800 16000 ) ( 5900 * )
    NEW M2 ( 5900 16000 ) ( * 18000 )
    NEW M2 ( 5800 18000 ) ( 5900 * )
    NEW M2 ( 5800 18000 ) ( * 20800 )
    NEW M2 ( 5800 20800 ) ( * 22600 )
    NEW M2 ( 5800 22600 ) ( 5900 * )
    NEW M2 ( 5900 22600 ) ( * 26800 )
    NEW M2 ( 5800 26800 ) ( 5900 * )
    NEW M2 ( 5800 26800 ) ( * 28000 ) CDS_via2
    NEW M3 ( 5800 28000 ) ( 7200 * ) CDS_via2
    NEW M2 ( 7200 28000 ) ( * 37000 )
    NEW M2 ( 7200 37000 ) ( * 41400 ) CDS_via2
    NEW M3 ( 7200 41400 ) ( 10400 * )
    NEW M3 ( 10400 41200 ) ( * 41400 )
    NEW M3 ( 10400 41200 ) ( 11600 * ) CDS_via2
    NEW M2 ( 11600 41200 ) ( * 43800 ) CDS_via2
    NEW M3 ( 11600 43800 ) ( 19600 * ) CDS_via2
    NEW M2 ( 19600 42600 ) ( * 43800 )
    NEW M2 ( 14600 40200 ) CDS_via1_HV
    NEW M2 ( 19600 42600 ) CDS_via1_VV
 ;
- ERR_I
  ( PIN ERR_I ) ( PIN PORespCNTL[1] ) ( PIN PORespCNTL[2] )
  + ROUTED M3 ( 400 26630 0 ) ( * 27000 )
    NEW M2 ( 37600 400 ) ( 37930 * 0 )
    NEW M2 ( 37600 400 ) ( * 2400 ) CDS_via2
    NEW M3 ( 21600 2400 ) ( 37600 * )
    NEW M4 ( 21600 2400 ) ( * 3000 )
    NEW M4 ( 21400 3000 ) ( 21600 * )
    NEW M4 ( 21400 3000 ) ( * 8200 )
    NEW M4 ( 21400 8200 ) ( 21600 * )
    NEW M4 ( 21600 8200 ) ( * 25200 ) CDS_via3
    NEW M3 ( 21000 25200 ) ( 21600 * )
    NEW M3 ( 21000 25200 ) ( * 25400 )
    NEW M3 ( 15600 25400 ) ( 21000 * )
    NEW M3 ( 14200 25200 ) ( 15600 * )
    NEW M3 ( 15600 25200 ) ( * 25400 )
    NEW M3 ( 14200 25200 ) ( * 25400 )
    NEW M3 ( 11400 25400 ) ( 14200 * )
    NEW M3 ( 7000 25200 ) ( 11400 * )
    NEW M3 ( 11400 25200 ) ( * 25400 )
    NEW M2 ( 7000 25200 ) ( * 27000 ) CDS_via2
    NEW M3 ( 400 27000 ) ( 7000 * )
    NEW M3 ( 400 27000 ) ( * 27570 0 )
    NEW M4 ( 21600 2400 ) CDS_via3
    NEW M3 ( 7000 25200 ) CDS_via2
 ;
- PIReqCNTL[7]
  ( PIN PIReqCNTL[7] ) ( g2430_730256179 B ) ( g2346_730256179 A )
  + ROUTED M2 ( 16000 47600 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 14000 45800 ) ( * 47600 ) CDS_via2
    NEW M2 ( 3195 53800 0 ) ( 3400 * )
    NEW M2 ( 3400 52400 ) ( * 53800 )
    NEW M3 ( 3400 52400 ) ( 7000 * )
    NEW M3 ( 7000 52200 ) ( * 52400 )
    NEW M3 ( 7000 52200 ) ( 13400 * )
    NEW M3 ( 13400 52200 ) ( * 52400 )
    NEW M3 ( 13400 52400 ) ( 14000 * ) CDS_via2
    NEW M2 ( 14000 51800 ) ( * 52400 )
    NEW M2 ( 13800 48800 ) ( * 51800 )
    NEW M2 ( 13800 51800 ) ( 14000 * )
    NEW M2 ( 13800 48800 ) ( 14000 * )
    NEW M2 ( 14000 47600 ) ( * 48800 )
    NEW M3 ( 14000 47600 ) ( 16000 * ) CDS_via2
    NEW M2 ( 16000 47600 ) ( * 47800 ) CDS_via1_VV
    NEW M2 ( 14000 45800 ) CDS_via1_VV
    NEW M3 ( 3400 52400 ) CDS_via2
 ;
- PIReqCNTL[6]
  ( PIN PIReqCNTL[6] )
 ;
- PIReqCNTL[5]
  ( PIN PIReqCNTL[5] )
 ;
- PIReqCNTL[4]
  ( PIN PIReqCNTL[4] ) ( g2448_730256179 A ) ( g2430_730256179 A )
  ( g2346_730256179 B )
  + ROUTED M2 ( 16400 45400 ) ( * 48000 ) CDS_via1_VV
    NEW M1 ( 15000 45200 0 ) ( 16400 * 0 )
    NEW M2 ( 6090 53800 0 ) ( 6400 * )
    NEW M2 ( 6400 52800 ) ( * 53800 )
    NEW M3 ( 6400 52800 ) ( 16400 * ) CDS_via2
    NEW M2 ( 16400 48000 ) ( * 52800 )
    NEW M2 ( 16400 45400 ) CDS_via1_VV
    NEW M3 ( 6400 52800 ) CDS_via2
 ;
- PIReqCNTL[3]
  ( PIN PIReqCNTL[3] )
 ;
- PIReqCNTL[2]
  ( PIN PIReqCNTL[2] ) ( g2440_730256179 B ) ( g2432_730256179 A )
  ( TOT_TRANSFER_I_reg\[2\] D )
  + ROUTED M2 ( 7800 45000 ) ( * 47200 ) CDS_via1_HV
    NEW M2 ( 7600 45000 ) ( 7800 * )
    NEW M2 ( 7600 42800 ) ( * 45000 )
    NEW M2 ( 7600 47800 ) ( * 53800 )
    NEW M2 ( 7600 53800 ) ( 8020 * 0 )
    NEW M2 ( 7600 47800 ) ( 7800 * )
    NEW M2 ( 7800 47200 ) ( * 47800 )
    NEW M3 ( 7800 47200 ) ( 9400 * ) CDS_via2
    NEW M2 ( 9400 47200 ) ( * 48200 ) CDS_via1_HV_2cut_N
    NEW M2 ( 7600 42800 ) CDS_via1_VV
    NEW M3 ( 7800 47200 ) CDS_via2
 ;
- PIReqCNTL[1]
  ( PIN PIReqCNTL[1] ) ( g2440_730256179 A ) ( g2432_730256179 B )
  + ROUTED M2 ( 7800 48200 ) ( 9000 * ) CDS_via1_VV
    NEW M2 ( 8985 50400 ) ( * 53800 0 )
    NEW M2 ( 8985 50400 ) ( 9000 * )
    NEW M2 ( 9000 48200 ) ( * 50400 )
    NEW M2 ( 7800 48200 ) CDS_via1_VV
 ;
- PIReqCNTL[0]
  ( PIN PIReqCNTL[0] ) ( g2439_730256179 B )
  + ROUTED M2 ( 9950 53800 0 ) ( 10200 * )
    NEW M2 ( 10200 53000 ) ( * 53800 )
    NEW M2 ( 10000 53000 ) ( 10200 * )
    NEW M2 ( 10000 52400 ) ( * 53000 )
    NEW M2 ( 9800 49000 ) ( * 52400 )
    NEW M2 ( 9800 52400 ) ( 10000 * )
    NEW M2 ( 9800 49000 ) ( 10000 * )
    NEW M2 ( 10000 48400 ) ( * 49000 )
    NEW M2 ( 10000 48400 ) ( 10200 * )
    NEW M2 ( 10200 47800 ) ( * 48400 )
    NEW M1 ( 10200 47800 ) ( 10600 * )
    NEW M1 ( 10600 47400 ) ( * 47800 )
    NEW M1 ( 10600 47400 ) ( 11400 * )
    NEW M1 ( 11400 47400 ) ( * 47800 )
    NEW M1 ( 11400 47800 ) ( 14600 * 0 )
    NEW M2 ( 10200 47800 ) CDS_via1_HV
 ;
- PIReqADRS[31]
  ( PIN PIReqADRS[31] ) ( g2442_730256179 A )
  + ROUTED M2 ( 10915 49000 ) ( * 53800 0 )
    NEW M2 ( 10800 49000 ) ( 10915 * )
    NEW M2 ( 10800 48200 ) ( * 49000 )
    NEW M2 ( 10800 48200 ) CDS_via1_VV
 ;
- PIReqADRS[30]
  ( PIN PIReqADRS[30] ) ( g2407_730256179 E )
  + ROUTED M3 ( 14000 20200 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 11880 53800 0 ) ( 12200 * )
    NEW M2 ( 12200 53200 ) ( * 53800 )
    NEW M2 ( 12000 49200 ) ( * 53200 )
    NEW M2 ( 12000 53200 ) ( 12200 * )
    NEW M2 ( 12000 49200 ) ( 12200 * )
    NEW M2 ( 12200 47200 ) ( * 49200 )
    NEW M3 ( 12200 47200 ) ( 14000 * ) CDS_via3
    NEW M4 ( 14000 20200 ) ( * 47200 )
    NEW M2 ( 14000 17200 ) ( * 20200 ) CDS_via2
    NEW M3 ( 12200 47200 ) CDS_via2
    NEW M4 ( 14000 20200 ) CDS_via3
    NEW M2 ( 14000 17200 ) CDS_via1_VV
 ;
- PIReqADRS[29]
  ( PIN PIReqADRS[29] ) ( g2387_730256179 E )
  + ROUTED M2 ( 12600 44800 ) ( * 53800 )
    NEW M2 ( 12600 53800 ) ( 12845 * 0 )
    NEW M3 ( 12600 44800 ) ( 13800 * ) CDS_via2
    NEW M2 ( 13800 42000 ) ( * 44800 )
    NEW M2 ( 13600 40000 ) ( * 42000 )
    NEW M2 ( 13600 42000 ) ( 13800 * )
    NEW M2 ( 13600 40000 ) ( 13800 * )
    NEW M2 ( 13800 37600 ) ( * 40000 )
    NEW M2 ( 13600 37600 ) ( 13800 * )
    NEW M2 ( 13600 28800 ) ( * 37600 )
    NEW M2 ( 13500 27000 ) ( * 28800 )
    NEW M2 ( 13500 28800 ) ( 13600 * )
    NEW M2 ( 13500 27000 ) ( 13600 * )
    NEW M2 ( 13600 25800 ) ( * 27000 )
    NEW M3 ( 13600 25800 ) ( 15000 * ) CDS_via2
    NEW M2 ( 15000 19000 ) ( * 25800 )
    NEW M2 ( 15000 19000 ) ( 15200 * )
    NEW M2 ( 15200 18800 ) ( * 19000 )
    NEW M3 ( 12600 44800 ) CDS_via2
    NEW M3 ( 13600 25800 ) CDS_via2
    NEW M2 ( 15200 18800 ) CDS_via1_VV
 ;
- PIReqADRS[28]
  ( PIN PIReqADRS[28] ) ( g2386_730256179 E )
  + ROUTED M2 ( 11200 18800 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 13200 53800 ) ( 13810 * 0 )
    NEW M2 ( 13200 44600 ) ( * 53800 )
    NEW M2 ( 13000 37600 ) ( * 44600 )
    NEW M2 ( 13000 44600 ) ( 13200 * )
    NEW M2 ( 13000 37600 ) ( 13200 * )
    NEW M2 ( 13200 25000 ) ( * 37600 )
    NEW M2 ( 13000 22400 ) ( * 25000 )
    NEW M2 ( 13000 25000 ) ( 13200 * )
    NEW M2 ( 13000 22400 ) ( 13200 * )
    NEW M2 ( 13200 19000 ) ( * 22400 )
    NEW M3 ( 11200 19000 ) ( 13200 * ) CDS_via2
    NEW M2 ( 11200 18800 ) ( * 19000 ) CDS_via2
    NEW M2 ( 11200 18800 ) CDS_via1_VV
 ;
- PIReqADRS[27]
  ( PIN PIReqADRS[27] ) ( g2398_730256179 E )
  + ROUTED M2 ( 14400 53200 ) ( * 53800 )
    NEW M2 ( 14400 53800 ) ( 14775 * 0 )
    NEW M2 ( 14400 53200 ) ( 14600 * )
    NEW M2 ( 14600 51400 ) ( * 53200 )
    NEW M2 ( 14400 51400 ) ( 14600 * )
    NEW M2 ( 14400 49200 ) ( * 51400 )
    NEW M3 ( 12800 49200 ) ( 14400 * ) CDS_via2
    NEW M4 ( 12800 21000 ) ( * 49200 ) CDS_via3
    NEW M4 ( 12800 21000 ) ( 13000 * )
    NEW M4 ( 13000 20600 ) ( * 21000 )
    NEW M3 ( 13000 20600 ) ( 16600 * ) CDS_via2
    NEW M2 ( 16600 16000 ) ( * 20600 )
    NEW M2 ( 16400 16000 ) ( 16600 * )
    NEW M2 ( 16400 13800 ) ( * 16000 )
    NEW M2 ( 15800 13800 ) ( 16400 * )
    NEW M2 ( 15800 13600 ) ( * 13800 )
    NEW M4 ( 13000 20600 ) CDS_via3
    NEW M2 ( 15800 13600 ) CDS_via1_VV
 ;
- PIReqADRS[26]
  ( PIN PIReqADRS[26] ) ( g2396_730256179 C )
  + ROUTED M2 ( 15740 39400 ) ( * 53800 0 )
    NEW M2 ( 15740 39400 ) ( 16000 * )
    NEW M2 ( 16000 32600 ) ( * 39400 )
    NEW M2 ( 16000 32600 ) ( 16200 * )
    NEW M2 ( 16200 30000 ) ( * 32600 )
    NEW M2 ( 16000 22200 ) ( * 30000 )
    NEW M2 ( 16000 30000 ) ( 16200 * )
    NEW M3 ( 16000 22200 ) ( 16600 * )
    NEW M3 ( 16600 22200 ) ( * 22400 )
    NEW M3 ( 16600 22400 ) ( 18600 * )
    NEW M3 ( 18600 22200 ) ( * 22400 )
    NEW M3 ( 18600 22200 ) ( 19200 * ) CDS_via2
    NEW M2 ( 19200 17200 ) ( * 22200 )
    NEW M2 ( 19200 17200 ) ( 19400 * )
    NEW M2 ( 19400 14800 ) ( * 17200 )
    NEW M2 ( 19400 14800 ) ( 19600 * )
    NEW M2 ( 19600 13600 ) ( * 14800 )
    NEW M3 ( 16000 22200 ) CDS_via2
    NEW M2 ( 19600 13600 ) CDS_via1_VV
 ;
- PIReqADRS[25]
  ( PIN PIReqADRS[25] ) ( g2395_730256179 E )
  + ROUTED M2 ( 16705 53800 0 ) ( 17000 * )
    NEW M2 ( 17000 50600 ) ( * 53800 )
    NEW M3 ( 17000 50600 ) ( 21800 * ) CDS_via2
    NEW M2 ( 21800 47000 ) ( * 50600 )
    NEW M2 ( 21800 47000 ) ( 22200 * )
    NEW M2 ( 22200 34600 ) ( * 47000 )
    NEW M2 ( 22200 34600 ) ( 22400 * )
    NEW M2 ( 22400 32600 ) ( * 34600 )
    NEW M2 ( 22200 30000 ) ( * 32600 )
    NEW M2 ( 22200 32600 ) ( 22400 * )
    NEW M2 ( 22200 30000 ) ( 22400 * )
    NEW M2 ( 22400 13800 ) ( * 30000 )
    NEW M2 ( 22200 13800 ) ( 22400 * )
    NEW M2 ( 22200 13600 ) ( * 13800 )
    NEW M3 ( 17000 50600 ) CDS_via2
    NEW M2 ( 22200 13600 ) CDS_via1_VV
 ;
- PIReqADRS[24]
  ( PIN PIReqADRS[24] ) ( g2393_730256179 C )
  + ROUTED M2 ( 17670 49200 ) ( * 53800 0 )
    NEW M2 ( 17670 49200 ) ( 17800 * ) CDS_via2_NPrefDir
    NEW M3 ( 17800 49200 ) ( 32200 * )
    NEW M3 ( 32200 49200 ) ( * 49400 )
    NEW M3 ( 32200 49400 ) ( 32600 * ) CDS_via3
    NEW M4 ( 32600 48200 ) ( * 49400 )
    NEW M4 ( 32600 48200 ) ( 32800 * )
    NEW M4 ( 32800 46000 ) ( * 48200 )
    NEW M4 ( 32600 44400 ) ( * 46000 )
    NEW M4 ( 32600 46000 ) ( 32800 * )
    NEW M4 ( 32600 44400 ) ( 32800 * )
    NEW M4 ( 32800 40000 ) ( * 44400 )
    NEW M4 ( 32600 40000 ) ( 32800 * )
    NEW M4 ( 32600 13800 ) ( * 40000 )
    NEW M3 ( 30400 13800 ) ( 32600 * ) CDS_via3
    NEW M2 ( 30400 12000 ) ( * 13800 ) CDS_via2
    NEW M2 ( 30400 12000 ) CDS_via1_VV
 ;
- PIReqADRS[23]
  ( PIN PIReqADRS[23] ) ( g2392_730256179 E )
  + ROUTED M2 ( 24800 19000 ) RECT ( -250 -90 50 90 )
    NEW M2 ( 18635 53800 0 ) ( 19000 * )
    NEW M2 ( 19000 48800 ) ( * 53800 )
    NEW M3 ( 19000 48800 ) ( 20600 * ) CDS_via3
    NEW M4 ( 20600 48200 ) ( * 48800 )
    NEW M4 ( 20400 41400 ) ( * 48200 )
    NEW M4 ( 20400 48200 ) ( 20600 * )
    NEW M4 ( 20400 41400 ) ( 20600 * )
    NEW M4 ( 20600 38800 ) ( * 41400 )
    NEW M4 ( 20400 36200 ) ( * 38800 )
    NEW M4 ( 20400 38800 ) ( 20600 * )
    NEW M4 ( 20400 36200 ) ( 21000 * )
    NEW M4 ( 21000 20000 ) ( * 36200 )
    NEW M4 ( 21000 20000 ) ( 21200 * )
    NEW M4 ( 21200 19400 ) ( * 20000 )
    NEW M5 ( 21200 19400 ) ( 24000 * ) CDS_via4
    NEW M4 ( 24000 19000 ) ( * 19400 )
    NEW M3 ( 24000 19000 ) ( 24600 * ) CDS_via2
    NEW M2 ( 24600 19000 ) ( 24800 * ) CDS_via1_VV
    NEW M3 ( 19000 48800 ) CDS_via2
    NEW M5 ( 21200 19400 ) CDS_via4
    NEW M4 ( 24000 19000 ) CDS_via3
 ;
- PIReqADRS[22]
  ( PIN PIReqADRS[22] ) ( g2391_730256179 C )
  + ROUTED M3 ( 19600 50000 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 19600 50000 ) ( * 53800 0 )
    NEW M4 ( 19600 41200 ) ( * 50000 ) CDS_via3
    NEW M4 ( 19400 39000 ) ( * 41200 )
    NEW M4 ( 19400 41200 ) ( 19600 * )
    NEW M4 ( 19400 39000 ) ( 19600 * )
    NEW M4 ( 19600 38200 ) ( * 39000 )
    NEW M3 ( 19600 38200 ) ( 21600 * ) CDS_via3
    NEW M4 ( 21600 25800 ) ( * 38200 )
    NEW M3 ( 21600 25800 ) ( 22200 * )
    NEW M3 ( 22200 25600 ) ( * 25800 )
    NEW M3 ( 22200 25600 ) ( 23800 * )
    NEW M3 ( 23800 25600 ) ( * 25800 )
    NEW M3 ( 23800 25800 ) ( 24400 * ) CDS_via2
    NEW M2 ( 24400 24200 ) ( * 25800 )
    NEW M3 ( 19600 50000 ) CDS_via2
    NEW M4 ( 19600 38200 ) CDS_via3
    NEW M4 ( 21600 25800 ) CDS_via3
    NEW M2 ( 24400 24200 ) CDS_via1_VV
 ;
- PIReqADRS[21]
  ( PIN PIReqADRS[21] ) ( g2390_730256179 E )
  + ROUTED M2 ( 24800 29200 ) RECT ( -250 -90 50 90 )
    NEW M3 ( 24600 29200 ) RECT ( -230 -50 50 50 )
    NEW M3 ( 20800 50000 ) RECT ( -230 -50 50 50 )
    NEW M2 ( 20565 53800 0 ) ( 20800 * )
    NEW M2 ( 20800 53200 ) ( * 53800 )
    NEW M2 ( 20600 50600 ) ( * 53200 )
    NEW M2 ( 20600 53200 ) ( 20800 * )
    NEW M2 ( 20600 50600 ) ( 20800 * )
    NEW M2 ( 20800 50000 ) ( * 50600 )
    NEW M3 ( 20800 50000 ) ( 21000 * ) CDS_via3
    NEW M4 ( 21000 41800 ) ( * 50000 )
    NEW M4 ( 21000 41800 ) ( 21200 * )
    NEW M4 ( 21200 38800 ) ( * 41800 )
    NEW M4 ( 21000 36600 ) ( * 38800 )
    NEW M4 ( 21000 38800 ) ( 21200 * )
    NEW M3 ( 21000 36600 ) ( 24800 * ) CDS_via3
    NEW M4 ( 24800 29200 ) ( * 36600 )
    NEW M3 ( 24600 29200 ) ( 24800 * ) CDS_via3
    NEW M2 ( 24600 29200 ) ( 24800 * ) CDS_via1_VV
    NEW M3 ( 20800 50000 ) CDS_via2
    NEW M4 ( 21000 36600 ) CDS_via3
    NEW M3 ( 24600 29200 ) CDS_via2
 ;
- PIReqADRS[20]
  ( PIN PIReqADRS[20] ) ( g2415_730256179 E )
  + ROUTED M2 ( 26200 29200 ) RECT ( -50 -190 90 190 )
    NEW M2 ( 21200 53800 ) ( 21530 * 0 )
    NEW M2 ( 21200 43400 ) ( * 53800 )
    NEW M2 ( 21000 40600 ) ( * 43400 )
    NEW M2 ( 21000 43400 ) ( 21200 * )
    NEW M2 ( 21000 40600 ) ( 21200 * )
    NEW M2 ( 21200 39400 ) ( * 40600 )
    NEW M3 ( 21200 39400 ) ( 22200 * )
    NEW M3 ( 22200 39200 ) ( * 39400 )
    NEW M3 ( 22200 39200 ) ( 24600 * ) CDS_via2
    NEW M2 ( 24600 32400 ) ( * 39200 )
    NEW M3 ( 24600 32400 ) ( 25400 * ) CDS_via3
    NEW M4 ( 25400 29200 ) ( * 32400 )
    NEW M3 ( 25400 29200 ) ( 26240 * ) CDS_via2
    NEW M2 ( 26200 29200 ) ( 26240 * )
    NEW M3 ( 21200 39400 ) CDS_via2
    NEW M3 ( 24600 32400 ) CDS_via2
    NEW M4 ( 25400 29200 ) CDS_via3
    NEW M2 ( 26200 29200 ) CDS_via1_VV
 ;
- PIReqADRS[19]
  ( PIN PIReqADRS[19] ) ( g2424_730256179 E )
  + ROUTED M2 ( 22495 53800 0 ) ( 22800 * )
    NEW M2 ( 22800 50000 ) ( * 53800 )
    NEW M3 ( 22800 50000 ) ( 23400 * )
    NEW M3 ( 23400 50000 ) ( * 50200 )
    NEW M3 ( 23400 50200 ) ( 26400 * )
    NEW M3 ( 26400 50000 ) ( * 50200 )
    NEW M3 ( 26400 50000 ) ( 27000 * ) CDS_via3
    NEW M4 ( 27000 33800 ) ( * 50000 )
    NEW M3 ( 27000 33800 ) ( 31400 * ) CDS_via2
    NEW M2 ( 31400 29400 ) ( * 33800 )
    NEW M2 ( 31400 29400 ) ( 31600 * )
    NEW M2 ( 31600 29200 ) ( * 29400 )
    NEW M3 ( 22800 50000 ) CDS_via2
    NEW M4 ( 27000 33800 ) CDS_via3
    NEW M2 ( 31600 29200 ) CDS_via1_VV
 ;
- PIReqADRS[18]
  ( PIN PIReqADRS[18] ) ( g2423_730256179 E )
  + ROUTED M2 ( 23460 46400 ) ( * 53800 0 )
    NEW M2 ( 23460 46400 ) ( 23800 * )
    NEW M2 ( 23800 44600 ) ( * 46400 )
    NEW M2 ( 23800 44600 ) ( 23900 * )
    NEW M2 ( 23900 42800 ) ( * 44600 )
    NEW M2 ( 23800 40000 ) ( * 42800 )
    NEW M2 ( 23800 42800 ) ( 23900 * )
    NEW M2 ( 23800 40000 ) ( 24000 * )
    NEW M2 ( 24000 31400 ) ( * 40000 )
    NEW M3 ( 24000 31400 ) ( 30800 * ) CDS_via2
    NEW M2 ( 30800 30200 ) ( * 31400 )
    NEW M2 ( 30700 26800 ) ( * 30200 )
    NEW M2 ( 30700 30200 ) ( 30800 * )
    NEW M2 ( 30700 26800 ) ( 30800 * )
    NEW M2 ( 30800 24000 ) ( * 26800 )
    NEW M2 ( 30800 24000 ) ( 31200 * )
    NEW M2 ( 31200 22400 ) ( * 24000 )
    NEW M3 ( 24000 31400 ) CDS_via2
    NEW M2 ( 31200 22400 ) CDS_via1_VV
 ;
- PIReqADRS[17]
  ( PIN PIReqADRS[17] ) ( g2422_730256179 E )
  + ROUTED M2 ( 24425 43000 ) ( * 53800 0 )
    NEW M2 ( 24425 43000 ) ( 24600 * ) CDS_via2_NPrefDir
    NEW M3 ( 24600 43000 ) ( 30400 * )
    NEW M3 ( 30400 42800 ) ( * 43000 )
    NEW M3 ( 30400 42800 ) ( 32400 * )
    NEW M3 ( 32400 42800 ) ( * 43000 )
    NEW M3 ( 32400 43000 ) ( 34200 * ) CDS_via2
    NEW M2 ( 34200 25800 ) ( * 43000 )
    NEW M2 ( 34200 25800 ) ( 34300 * )
    NEW M2 ( 34300 21600 ) ( * 25800 )
    NEW M2 ( 34200 18200 ) ( * 21600 )
    NEW M2 ( 34200 21600 ) ( 34300 * )
    NEW M2 ( 34200 18200 ) ( 34600 * )
    NEW M2 ( 34600 17200 ) ( * 18200 )
    NEW M2 ( 34600 17200 ) CDS_via1_VV
 ;
- PIReqADRS[16]
  ( PIN PIReqADRS[16] ) ( g2421_730256179 E )
  + ROUTED M3 ( 25200 52600 ) RECT ( -145 -90 145 90 )
    NEW M2 ( 25390 52600 ) ( * 53800 0 )
    NEW M2 ( 25200 52600 ) ( 25390 * )
    NEW M4 ( 25200 32800 ) ( * 52600 ) CDS_via3
    NEW M4 ( 25100 28800 ) ( * 32800 )
    NEW M4 ( 25100 32800 ) ( 25200 * )
    NEW M4 ( 25100 28800 ) ( 25200 * )
    NEW M4 ( 25200 15600 ) ( * 28800 )
    NEW M3 ( 25200 15600 ) ( 25800 * )
    NEW M3 ( 25800 15600 ) ( * 15800 )
    NEW M3 ( 25800 15800 ) ( 31800 * )
    NEW M3 ( 31800 15600 ) ( * 15800 )
    NEW M3 ( 31800 15600 ) ( 32400 * ) CDS_via2
    NEW M2 ( 32400 13800 ) ( * 15600 )
    NEW M2 ( 32400 13800 ) ( 32600 * )
    NEW M2 ( 32600 13600 ) ( * 13800 )
    NEW M3 ( 25200 52600 ) CDS_via2_NPrefDir
    NEW M4 ( 25200 15600 ) CDS_via3
    NEW M2 ( 32600 13600 ) CDS_via1_VV
 ;
- PIReqADRS[15]
  ( PIN PIReqADRS[15] ) ( g2420_730256179 E )
  + ROUTED M2 ( 32200 12000 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 26355 53800 0 ) ( 26600 * )
    NEW M2 ( 26600 51600 ) ( * 53800 )
    NEW M3 ( 26600 51600 ) ( 31800 * ) CDS_via3
    NEW M4 ( 31800 48200 ) ( * 51600 )
    NEW M4 ( 31600 46000 ) ( * 48200 )
    NEW M4 ( 31600 48200 ) ( 31800 * )
    NEW M4 ( 31600 46000 ) ( 31800 * )
    NEW M4 ( 31800 44400 ) ( * 46000 )
    NEW M4 ( 31600 39400 ) ( * 44400 )
    NEW M4 ( 31600 44400 ) ( 31800 * )
    NEW M4 ( 31600 39400 ) ( 31800 * )
    NEW M4 ( 31800 30200 ) ( * 39400 )
    NEW M4 ( 31800 30200 ) ( 32000 * )
    NEW M4 ( 32000 19600 ) ( * 30200 )
    NEW M4 ( 31800 18400 ) ( * 19600 )
    NEW M4 ( 31800 19600 ) ( 32000 * )
    NEW M4 ( 31800 18400 ) ( 32000 * )
    NEW M4 ( 32000 14800 ) ( * 18400 )
    NEW M4 ( 31800 12200 ) ( * 14800 )
    NEW M4 ( 31800 14800 ) ( 32000 * )
    NEW M3 ( 31800 12200 ) ( 32200 * ) CDS_via2
    NEW M2 ( 32200 12000 ) ( * 12200 )
    NEW M3 ( 26600 51600 ) CDS_via2
    NEW M4 ( 31800 12200 ) CDS_via3
    NEW M2 ( 32200 12000 ) CDS_via1_VV
 ;
- PIReqADRS[14]
  ( PIN PIReqADRS[14] ) ( g2419_730256179 C )
  + ROUTED M2 ( 27320 53800 0 ) ( 27600 * )
    NEW M2 ( 27600 52400 ) ( * 53800 )
    NEW M3 ( 27600 52400 ) ( 28400 * ) CDS_via3
    NEW M4 ( 28400 23200 ) ( * 52400 )
    NEW M4 ( 28200 22800 ) ( * 23200 )
    NEW M4 ( 28200 23200 ) ( 28400 * )
    NEW M3 ( 28200 22800 ) ( 42200 * ) CDS_via2
    NEW M2 ( 42200 21800 ) ( * 22800 )
    NEW M2 ( 42200 21800 ) ( 42400 * )
    NEW M2 ( 42400 21200 ) ( * 21800 )
    NEW M2 ( 42400 21200 ) ( 42600 * )
    NEW M2 ( 42600 19400 ) ( * 21200 )
    NEW M2 ( 42400 19400 ) ( 42600 * )
    NEW M2 ( 42400 17400 ) ( * 19400 )
    NEW M2 ( 42200 17400 ) ( 42400 * )
    NEW M2 ( 42200 12000 ) ( * 17400 )
    NEW M3 ( 27600 52400 ) CDS_via2
    NEW M4 ( 28200 22800 ) CDS_via3
    NEW M2 ( 42200 12000 ) CDS_via1_VV
 ;
- PIReqADRS[13]
  ( PIN PIReqADRS[13] ) ( g2418_730256179 C )
  + ROUTED M2 ( 40200 12000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 40000 12000 ) RECT ( -230 -50 50 50 )
    NEW M2 ( 28280 53800 0 ) ( 28600 * ) CDS_via2_NPrefDir
    NEW M3 ( 28600 53800 ) ( 39800 * )
    NEW M3 ( 39800 53600 ) ( * 53800 )
    NEW M4 ( 39800 13600 ) ( * 53600 ) CDS_via3
    NEW M4 ( 39800 13600 ) ( 40000 * )
    NEW M4 ( 40000 12000 ) ( * 13600 )
    NEW M3 ( 40000 12000 ) ( 40200 * ) CDS_via2
    NEW M4 ( 40000 12000 ) CDS_via3
    NEW M2 ( 40200 12000 ) CDS_via1_VV
 ;
- PIReqADRS[12]
  ( PIN PIReqADRS[12] ) ( g2417_730256179 C )
  + ROUTED M2 ( 29245 53800 0 ) ( 29600 * )
    NEW M2 ( 29600 46600 ) ( * 53800 )
    NEW M3 ( 29600 46600 ) ( 34600 * ) CDS_via2
    NEW M2 ( 34600 28200 ) ( * 46600 )
    NEW M2 ( 34600 28200 ) ( 34800 * )
    NEW M2 ( 34800 25400 ) ( * 28200 )
    NEW M2 ( 34600 23600 ) ( * 25400 )
    NEW M2 ( 34600 25400 ) ( 34800 * )
    NEW M2 ( 34600 23600 ) ( 34800 * )
    NEW M2 ( 34800 23000 ) ( * 23600 )
    NEW M2 ( 34800 23000 ) ( 35000 * )
    NEW M2 ( 35000 21000 ) ( * 23000 )
    NEW M2 ( 34800 21000 ) ( 35000 * )
    NEW M2 ( 34800 20400 ) ( * 21000 )
    NEW M2 ( 34600 19800 ) ( * 20400 )
    NEW M2 ( 34600 20400 ) ( 34800 * )
    NEW M2 ( 34600 19800 ) ( 34800 * )
    NEW M2 ( 34800 19000 ) ( * 19800 )
    NEW M3 ( 29600 46600 ) CDS_via2
    NEW M2 ( 34800 19000 ) CDS_via1_VV
 ;
- PIReqADRS[11]
  ( PIN PIReqADRS[11] ) ( g2416_730256179 E )
  + ROUTED M2 ( 30210 53800 0 ) ( 30600 * )
    NEW M2 ( 30600 50200 ) ( * 53800 )
    NEW M3 ( 30600 50200 ) ( 31200 * )
    NEW M3 ( 31200 50200 ) ( * 50400 )
    NEW M3 ( 31200 50400 ) ( 33600 * )
    NEW M3 ( 33600 50200 ) ( * 50400 )
    NEW M3 ( 33600 50200 ) ( 41200 * ) CDS_via3
    NEW M4 ( 41200 24000 ) ( * 50200 )
    NEW M3 ( 39400 24000 ) ( 41200 * ) CDS_via3
    NEW M3 ( 39400 23800 ) ( * 24000 )
    NEW M2 ( 39200 23800 ) ( 39400 * ) CDS_via2_NPrefDir
    NEW M2 ( 39200 23800 ) ( * 24000 ) CDS_via1_VV
    NEW M3 ( 30600 50200 ) CDS_via2
 ;
- PIReqADRS[10]
  ( PIN PIReqADRS[10] ) ( g2414_730256179 E )
  + ROUTED M2 ( 31175 53800 0 ) ( 31400 * )
    NEW M2 ( 31400 49800 ) ( * 53800 )
    NEW M3 ( 31400 49800 ) ( 33200 * )
    NEW M3 ( 33200 49600 ) ( * 49800 )
    NEW M3 ( 33200 49600 ) ( 35800 * )
    NEW M3 ( 35800 49600 ) ( * 49800 )
    NEW M3 ( 35800 49800 ) ( 36400 * ) CDS_via2
    NEW M2 ( 36400 39200 ) ( * 49800 )
    NEW M2 ( 36400 39200 ) ( 37400 * )
    NEW M2 ( 37400 31600 ) ( * 39200 )
    NEW M2 ( 37400 31600 ) ( 37600 * )
    NEW M2 ( 37600 29000 ) ( * 31600 )
    NEW M2 ( 37600 29000 ) ( 38200 * )
    NEW M2 ( 38200 27600 ) ( * 29000 )
    NEW M3 ( 31400 49800 ) CDS_via2
    NEW M2 ( 38200 27600 ) CDS_via1_VV
 ;
- PIReqADRS[9]
  ( PIN PIReqADRS[9] ) ( g2413_730256179 E )
  + ROUTED M2 ( 32140 53800 0 ) ( 32400 * )
    NEW M2 ( 32400 52800 ) ( * 53800 )
    NEW M2 ( 32000 49200 ) ( * 52800 )
    NEW M2 ( 32000 52800 ) ( 32400 * )
    NEW M2 ( 32000 49200 ) ( 32400 * )
    NEW M2 ( 32400 48600 ) ( * 49200 )
    NEW M2 ( 32300 46800 ) ( * 48600 )
    NEW M2 ( 32300 48600 ) ( 32400 * )
    NEW M2 ( 32300 46800 ) ( 32400 * )
    NEW M2 ( 32400 43200 ) ( * 46800 )
    NEW M2 ( 32200 43200 ) ( 32400 * )
    NEW M2 ( 32200 41800 ) ( * 43200 )
    NEW M2 ( 32000 39000 ) ( * 41800 )
    NEW M2 ( 32000 41800 ) ( 32200 * )
    NEW M3 ( 32000 39000 ) ( 32800 * ) CDS_via2
    NEW M2 ( 32800 36400 ) ( * 39000 )
    NEW M2 ( 32800 36400 ) ( 33000 * )
    NEW M2 ( 33000 34000 ) ( * 36400 )
    NEW M2 ( 32800 34000 ) ( 33000 * )
    NEW M2 ( 32800 32800 ) ( * 34000 )
    NEW M3 ( 32000 39000 ) CDS_via2
    NEW M2 ( 32800 32800 ) CDS_via1_VV
 ;
- PIReqADRS[8]
  ( PIN PIReqADRS[8] ) ( g2412_730256179 E )
  + ROUTED M2 ( 32600 53800 ) ( 33105 * 0 )
    NEW M2 ( 32600 38000 ) ( * 53800 )
    NEW M2 ( 32600 38000 ) CDS_via1_VV
 ;
- PIReqADRS[7]
  ( PIN PIReqADRS[7] ) ( g2411_730256179 B )
  + ROUTED M2 ( 34070 53800 0 ) ( 34400 * )
    NEW M2 ( 34400 53200 ) ( * 53800 )
    NEW M2 ( 34200 48400 ) ( * 53200 )
    NEW M2 ( 34200 53200 ) ( 34400 * )
    NEW M2 ( 34200 48400 ) ( 34400 * )
    NEW M2 ( 34400 47600 ) ( * 48400 )
    NEW M3 ( 34400 47600 ) ( 39800 * ) CDS_via2
    NEW M2 ( 39800 44400 ) ( * 47600 )
    NEW M2 ( 39700 42400 ) ( * 44400 )
    NEW M2 ( 39700 44400 ) ( 39800 * )
    NEW M2 ( 39700 42400 ) ( 39800 * )
    NEW M2 ( 39800 37800 ) ( * 42400 )
    NEW M3 ( 34400 47600 ) CDS_via2
    NEW M2 ( 39800 37800 ) CDS_via1_VV
 ;
- PIReqADRS[6]
  ( PIN PIReqADRS[6] ) ( g2409_730256179 E )
  + ROUTED M2 ( 35035 53800 0 ) ( 35400 * )
    NEW M2 ( 35400 44800 ) ( * 53800 )
    NEW M2 ( 35300 37000 ) ( * 44800 )
    NEW M2 ( 35300 44800 ) ( 35400 * )
    NEW M2 ( 35300 37000 ) ( 35400 * )
    NEW M2 ( 35400 35600 ) ( * 37000 )
    NEW M3 ( 35400 35600 ) ( 39800 * ) CDS_via2
    NEW M2 ( 39800 34600 ) ( * 35600 )
    NEW M2 ( 39800 34600 ) ( 40000 * )
    NEW M2 ( 40000 34400 ) ( * 34600 )
    NEW M3 ( 35400 35600 ) CDS_via2
    NEW M2 ( 40000 34400 ) CDS_via1_VV
 ;
- PIReqADRS[5]
  ( PIN PIReqADRS[5] ) ( g2410_730256179 E )
  + ROUTED M2 ( 36000 44400 ) ( * 53800 0 )
    NEW M2 ( 35600 36600 ) ( * 44400 )
    NEW M2 ( 35600 44400 ) ( 36000 * )
    NEW M3 ( 35600 36600 ) ( 38800 * ) CDS_via2
    NEW M2 ( 38800 33000 ) ( * 36600 )
    NEW M2 ( 38800 33000 ) ( 39400 * )
    NEW M2 ( 39400 32800 ) ( * 33000 )
    NEW M3 ( 35600 36600 ) CDS_via2
    NEW M2 ( 39400 32800 ) CDS_via1_VV
 ;
- PIReqADRS[4]
  ( PIN PIReqADRS[4] ) ( g2406_730256179 B )
  + ROUTED M2 ( 36965 53800 0 ) ( 37400 * )
    NEW M2 ( 37400 46600 ) ( * 53800 )
    NEW M2 ( 37400 46600 ) ( 37500 * )
    NEW M2 ( 37500 44600 ) ( * 46600 )
    NEW M2 ( 37400 39400 ) ( * 44600 )
    NEW M2 ( 37400 44600 ) ( 37500 * )
    NEW M2 ( 37400 39400 ) ( 37600 * )
    NEW M2 ( 37600 39000 ) ( * 39400 )
    NEW M3 ( 37600 39000 ) ( 42800 * ) CDS_via2
    NEW M2 ( 42800 37800 ) ( * 39000 )
    NEW M2 ( 42600 37800 ) ( 42800 * )
    NEW M2 ( 42600 37200 ) ( * 37800 )
    NEW M2 ( 42400 34600 ) ( * 37200 )
    NEW M2 ( 42400 37200 ) ( 42600 * )
    NEW M2 ( 42400 34600 ) ( 42600 * )
    NEW M2 ( 42600 34000 ) ( * 34600 )
    NEW M2 ( 42600 34000 ) ( 42800 * )
    NEW M2 ( 42800 29800 ) ( * 34000 )
    NEW M2 ( 42800 29800 ) ( 43000 * )
    NEW M2 ( 43000 29600 ) ( * 29800 )
    NEW M3 ( 37600 39000 ) CDS_via2
    NEW M2 ( 43000 29600 ) CDS_via1_VV
 ;
- PIReqADRS[3]
  ( PIN PIReqADRS[3] ) ( g2397_730256179 E )
  + ROUTED M2 ( 37930 53800 0 ) ( 38200 * )
    NEW M2 ( 38200 49200 ) ( * 53800 )
    NEW M3 ( 38200 49200 ) ( 38800 * )
    NEW M3 ( 38800 49200 ) ( * 49400 )
    NEW M3 ( 38800 49400 ) ( 39400 * )
    NEW M3 ( 39400 49400 ) ( * 49600 )
    NEW M3 ( 39400 49600 ) ( 41600 * )
    NEW M3 ( 41600 49400 ) ( * 49600 )
    NEW M3 ( 41600 49400 ) ( 42200 * )
    NEW M3 ( 42200 49200 ) ( * 49400 )
    NEW M3 ( 42200 49200 ) ( 42800 * ) CDS_via2
    NEW M2 ( 42800 47800 ) ( * 49200 )
    NEW M2 ( 42700 45600 ) ( * 47800 )
    NEW M2 ( 42700 47800 ) ( 42800 * )
    NEW M2 ( 42700 45600 ) ( 42800 * )
    NEW M2 ( 42800 44600 ) ( * 45600 )
    NEW M2 ( 42800 44600 ) ( 43000 * )
    NEW M2 ( 43000 39400 ) ( * 44600 )
    NEW M2 ( 43000 39400 ) ( 43200 * )
    NEW M2 ( 43200 37400 ) ( * 39400 )
    NEW M2 ( 43000 37400 ) ( 43200 * )
    NEW M2 ( 43000 34400 ) ( * 37400 )
    NEW M3 ( 38200 49200 ) CDS_via2
    NEW M2 ( 43000 34400 ) CDS_via1_VV
 ;
- PIReqADRS[2]
  ( PIN PIReqADRS[2] ) ( g2394_730256179 C )
  + ROUTED M2 ( 38895 53800 0 ) ( 39400 * )
    NEW M2 ( 39400 52800 ) ( * 53800 )
    NEW M2 ( 39400 52800 ) ( 40400 * )
    NEW M2 ( 40400 48400 ) ( * 52800 )
    NEW M2 ( 40400 48400 ) CDS_via1_VV
 ;
- PIReqADRS[1]
  ( PIN PIReqADRS[1] ) ( g2388_730256179 C )
  + ROUTED M2 ( 39860 53800 0 ) ( 40600 * )
    NEW M2 ( 40600 52800 ) ( * 53800 )
    NEW M2 ( 40600 52800 ) ( 41400 * )
    NEW M2 ( 41400 48600 ) ( * 52800 )
    NEW M2 ( 41400 48600 ) ( 41600 * )
    NEW M2 ( 41600 45000 ) ( * 48600 )
    NEW M1 ( 41000 45000 0 ) ( 41600 * ) CDS_via1_HV
 ;
- PIReqADRS[0]
  ( PIN PIReqADRS[0] ) ( g2389_730256179 C )
  + ROUTED M2 ( 40825 53800 0 ) ( 41200 * )
    NEW M2 ( 41200 53200 ) ( * 53800 )
    NEW M1 ( 41200 53200 ) ( 42400 * ) CDS_via1_HV
    NEW M2 ( 42400 45000 ) ( * 53200 )
    NEW M1 ( 42400 45000 ) ( 43000 * 0 )
    NEW M2 ( 41200 53200 ) CDS_via1_HV
    NEW M2 ( 42400 45000 ) CDS_via1_HV
 ;
- PIReqDATA[31]
  ( PIN PIReqDATA[31] ) ( g203_730256179 A )
  + ROUTED M2 ( 41790 53800 0 ) ( 42000 * )
    NEW M2 ( 42000 45200 ) ( * 53800 )
    NEW M2 ( 42000 45200 ) ( 42200 * )
    NEW M2 ( 42200 44600 ) ( * 45200 )
    NEW M2 ( 42200 44600 ) ( 42400 * )
    NEW M2 ( 42400 43000 ) ( * 44600 )
    NEW M1 ( 42400 43000 ) ( 43200 * 0 )
    NEW M2 ( 42400 43000 ) CDS_via1_HV
 ;
- PIReqDATA[30]
  ( PIN PIReqDATA[30] ) ( g176_730256179 A )
  + ROUTED M2 ( 42755 53800 0 ) ( 43000 * )
    NEW M2 ( 43000 49600 ) ( * 53800 )
    NEW M2 ( 43000 49600 ) ( 43200 * )
    NEW M2 ( 43200 47400 ) ( * 49600 )
    NEW M2 ( 43000 44800 ) ( * 47400 )
    NEW M2 ( 43000 47400 ) ( 43200 * )
    NEW M2 ( 43000 44800 ) ( 43200 * )
    NEW M2 ( 43200 43400 ) ( * 44800 )
    NEW M2 ( 43200 43400 ) ( 43400 * )
    NEW M2 ( 43400 41200 ) ( * 43400 )
    NEW M2 ( 43200 41200 ) ( 43400 * )
    NEW M2 ( 43200 40000 ) ( * 41200 )
    NEW M2 ( 43200 40000 ) CDS_via1_VV
 ;
- PIReqDATA[29]
  ( PIN PIReqDATA[29] ) ( g179_730256179 A )
  + ROUTED M2 ( 43720 53800 0 ) ( 44000 * )
    NEW M2 ( 44000 48600 ) ( * 53800 )
    NEW M2 ( 44000 48600 ) ( 44200 * )
    NEW M2 ( 44200 45200 ) ( * 48600 )
    NEW M2 ( 44000 44000 ) ( * 45200 )
    NEW M2 ( 44000 45200 ) ( 44200 * )
    NEW M3 ( 44000 44000 ) ( 45800 * ) CDS_via2
    NEW M2 ( 45800 43400 ) ( * 44000 )
    NEW M2 ( 45600 38400 ) ( * 43400 )
    NEW M2 ( 45600 43400 ) ( 45800 * )
    NEW M2 ( 45600 38400 ) ( 45800 * )
    NEW M2 ( 45800 37800 ) ( * 38400 )
    NEW M3 ( 44000 44000 ) CDS_via2
    NEW M2 ( 45800 37800 ) CDS_via1_VV
 ;
- PIReqDATA[28]
  ( PIN PIReqDATA[28] ) ( g181_730256179 A )
  + ROUTED M2 ( 44685 48600 ) ( * 53800 0 )
    NEW M2 ( 44600 47200 ) ( * 48600 )
    NEW M2 ( 44600 48600 ) ( 44685 * )
    NEW M2 ( 44600 47200 ) ( 44800 * )
    NEW M2 ( 44800 44800 ) ( * 47200 )
    NEW M2 ( 44600 42600 ) ( * 44800 )
    NEW M2 ( 44600 44800 ) ( 44800 * )
    NEW M2 ( 44600 42600 ) ( 45000 * )
    NEW M2 ( 45000 38000 ) ( * 42600 )
    NEW M2 ( 44600 38000 ) ( 45000 * )
    NEW M2 ( 44600 37400 ) ( * 38000 )
    NEW M2 ( 44400 35200 ) ( * 37400 )
    NEW M2 ( 44400 37400 ) ( 44600 * )
    NEW M2 ( 44400 35200 ) ( 44600 * )
    NEW M2 ( 44600 31200 ) ( * 35200 )
    NEW M3 ( 44600 31200 ) ( 45600 * )
    NEW M3 ( 45600 31000 ) ( * 31200 )
    NEW M3 ( 45600 31000 ) ( 47200 * )
    NEW M3 ( 47200 31000 ) ( * 31200 )
    NEW M3 ( 47200 31200 ) ( 47800 * ) CDS_via2
    NEW M2 ( 47800 29600 ) ( * 31200 )
    NEW M3 ( 44600 31200 ) CDS_via2
    NEW M2 ( 47800 29600 ) CDS_via1_VV
 ;
- PIReqDATA[27]
  ( PIN PIReqDATA[27] ) ( g182_730256179 A )
  + ROUTED M2 ( 48200 22000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 45200 53600 ) RECT ( -230 -50 50 50 )
    NEW M2 ( 45400 53800 ) ( 45650 * 0 )
    NEW M2 ( 45400 53600 ) ( * 53800 )
    NEW M3 ( 45200 53600 ) ( 45400 * ) CDS_via2
    NEW M4 ( 45200 38400 ) ( * 53600 ) CDS_via3
    NEW M4 ( 45000 22600 ) ( * 38400 )
    NEW M4 ( 45000 38400 ) ( 45200 * )
    NEW M4 ( 45000 22600 ) ( 45200 * )
    NEW M4 ( 45200 22000 ) ( * 22600 )
    NEW M3 ( 45200 22000 ) ( 48200 * ) CDS_via2
    NEW M4 ( 45200 22000 ) CDS_via3
    NEW M2 ( 48200 22000 ) CDS_via1_VV
 ;
- PIReqDATA[26]
  ( PIN PIReqDATA[26] ) ( g187_730256179 A )
  + ROUTED M2 ( 46400 53800 ) ( 46615 * 0 )
    NEW M2 ( 46400 47800 ) ( * 53800 )
    NEW M2 ( 46200 46000 ) ( * 47800 )
    NEW M2 ( 46200 47800 ) ( 46400 * )
    NEW M2 ( 46200 46000 ) ( 46400 * )
    NEW M2 ( 46400 45000 ) ( * 46000 )
    NEW M2 ( 46200 45000 ) ( 46400 * )
    NEW M2 ( 46200 40000 ) ( * 45000 )
    NEW M2 ( 46200 40000 ) CDS_via1_VV
 ;
- PIReqDATA[25]
  ( PIN PIReqDATA[25] ) ( g188_730256179 A )
  + ROUTED M2 ( 47200 53800 ) ( 47580 * 0 )
    NEW M2 ( 47200 53600 ) ( * 53800 )
    NEW M3 ( 46000 53600 ) ( 47200 * ) CDS_via2
    NEW M4 ( 46000 38400 ) ( * 53600 ) CDS_via3
    NEW M4 ( 46000 38400 ) ( 46200 * )
    NEW M4 ( 46200 35400 ) ( * 38400 )
    NEW M4 ( 46000 25800 ) ( * 35400 )
    NEW M4 ( 46000 35400 ) ( 46200 * )
    NEW M3 ( 46000 25800 ) ( 48200 * ) CDS_via2
    NEW M2 ( 48200 24400 ) ( * 25800 )
    NEW M4 ( 46000 25800 ) CDS_via3
    NEW M2 ( 48200 24400 ) CDS_via1_VV
 ;
- PIReqDATA[24]
  ( PIN PIReqDATA[24] ) ( g189_730256179 A )
  + ROUTED M2 ( 48200 53800 ) ( 48545 * 0 )
    NEW M2 ( 48200 47600 ) ( * 53800 )
    NEW M2 ( 48000 44800 ) ( * 47600 )
    NEW M2 ( 48000 47600 ) ( 48200 * )
    NEW M2 ( 48000 44800 ) ( 48200 * )
    NEW M2 ( 48200 42600 ) ( * 44800 )
    NEW M2 ( 48000 41000 ) ( * 42600 )
    NEW M2 ( 48000 42600 ) ( 48200 * )
    NEW M2 ( 48000 41000 ) ( 48200 * )
    NEW M2 ( 48200 34800 ) ( * 41000 )
    NEW M2 ( 48200 34800 ) ( 48400 * )
    NEW M2 ( 48400 33200 ) ( * 34800 )
    NEW M2 ( 48200 33200 ) ( 48400 * )
    NEW M2 ( 48200 32600 ) ( * 33200 )
    NEW M2 ( 48200 32600 ) CDS_via1_VV
 ;
- PIReqDATA[23]
  ( PIN PIReqDATA[23] ) ( g204_730256179 A )
  + ROUTED M2 ( 49510 45400 ) ( * 53800 0 )
    NEW M2 ( 49510 45400 ) ( 49600 * )
    NEW M2 ( 49600 44000 ) ( * 45400 )
    NEW M2 ( 49400 41600 ) ( * 44000 )
    NEW M2 ( 49400 44000 ) ( 49600 * )
    NEW M2 ( 49400 41600 ) ( 49600 * )
    NEW M2 ( 49600 37400 ) ( * 41600 )
    NEW M2 ( 49600 37400 ) ( 49800 * )
    NEW M2 ( 49800 34800 ) ( * 37400 )
    NEW M2 ( 49800 34800 ) CDS_via1_VV
 ;
- PIReqDATA[22]
  ( PIN PIReqDATA[22] ) ( g205_730256179 A )
  + ROUTED M2 ( 50200 53800 ) ( 50475 * 0 )
    NEW M2 ( 50200 42600 ) ( * 53800 )
    NEW M2 ( 49800 42000 ) ( * 42600 )
    NEW M2 ( 49800 42600 ) ( 50200 * )
    NEW M2 ( 49800 42000 ) ( 50000 * )
    NEW M2 ( 50000 39000 ) ( * 42000 )
    NEW M2 ( 49800 39000 ) ( 50000 * )
    NEW M2 ( 49800 37800 ) ( * 39000 )
    NEW M2 ( 49800 37800 ) CDS_via1_VV
 ;
- PIReqDATA[21]
  ( PIN PIReqDATA[21] ) ( g206_730256179 A )
  + ROUTED M2 ( 50800 53800 ) ( 51440 * 0 )
    NEW M2 ( 50800 51000 ) ( * 53800 )
    NEW M2 ( 50600 40600 ) ( * 51000 )
    NEW M2 ( 50600 51000 ) ( 50800 * )
    NEW M2 ( 50600 40600 ) ( 50800 * )
    NEW M2 ( 50800 40000 ) ( * 40600 )
    NEW M1 ( 49800 40000 0 ) ( 50800 * ) CDS_via1_HV
 ;
- PIReqDATA[20]
  ( PIN PIReqDATA[20] ) ( g207_730256179 A )
  + ROUTED M2 ( 52200 53800 ) ( 52405 * 0 )
    NEW M2 ( 52200 51200 ) ( * 53800 )
    NEW M3 ( 49800 51200 ) ( 52200 * ) CDS_via2
    NEW M2 ( 49800 50000 ) ( * 51200 ) CDS_via2
    NEW M2 ( 49800 50000 ) ( 49900 * )
    NEW M2 ( 49900 44200 ) ( * 50000 )
    NEW M2 ( 49800 44200 ) ( 49900 * )
    NEW M2 ( 49800 43000 ) ( * 44200 )
    NEW M2 ( 49800 43000 ) CDS_via1_VV
 ;
- PIReqDATA[19]
  ( PIN PIReqDATA[19] ) ( g208_730256179 A )
  + ROUTED M2 ( 53000 53800 ) ( 53370 * 0 )
    NEW M2 ( 53000 53600 ) ( * 53800 )
    NEW M1 ( 47800 53600 ) ( 53000 * ) CDS_via1_HV
    NEW M2 ( 47800 53000 ) ( * 53600 ) CDS_via1_HV
    NEW M2 ( 47600 48800 ) ( * 53000 )
    NEW M2 ( 47600 53000 ) ( 47800 * )
    NEW M2 ( 47600 48800 ) ( 47800 * )
    NEW M2 ( 47800 48200 ) ( * 48800 )
    NEW M2 ( 47800 48200 ) CDS_via1_VV
 ;
- PIReqDATA[18]
  ( PIN PIReqDATA[18] ) ( g209_730256179 A )
  + ROUTED M2 ( 54000 53800 ) ( 54335 * 0 )
    NEW M2 ( 54000 48200 ) ( * 53800 )
    NEW M1 ( 49800 48200 0 ) ( 54000 * ) CDS_via1_HV
 ;
- PIReqDATA[17]
  ( PIN PIReqDATA[17] ) ( g210_730256179 A )
  + ROUTED M2 ( 54600 53800 ) ( 55300 * 0 )
    NEW M2 ( 54600 47800 ) ( * 53800 )
    NEW M2 ( 54200 32400 ) ( * 47800 )
    NEW M2 ( 54200 47800 ) ( 54600 * )
    NEW M2 ( 54200 32400 ) ( 54400 * )
    NEW M2 ( 54400 28600 ) ( * 32400 )
    NEW M2 ( 54200 28600 ) ( 54400 * )
    NEW M2 ( 54200 27400 ) ( * 28600 )
    NEW M1 ( 49800 27400 0 ) ( 54200 * ) CDS_via1_HV
 ;
- PIReqDATA[16]
  ( PIN PIReqDATA[16] ) ( g211_730256179 A )
  + ROUTED M4 ( 19400 200 ) RECT ( -50 -50 50 430 )
    NEW M4 ( 1200 200 ) RECT ( -50 -50 50 430 )
    NEW M3 ( 400 200 0 ) ( 1200 * ) CDS_via3
    NEW M5 ( 1200 200 ) ( 19400 * ) CDS_via4
    NEW M3 ( 19400 200 ) ( 42000 * ) CDS_via2
    NEW M2 ( 42000 200 ) ( * 1000 )
    NEW M2 ( 41800 1000 ) ( 42000 * )
    NEW M2 ( 41800 1000 ) ( * 8000 )
    NEW M2 ( 41800 8000 ) ( 42000 * )
    NEW M2 ( 42000 8000 ) ( * 8600 ) CDS_via1_HV
    NEW M1 ( 42000 8600 ) ( 43200 * 0 )
    NEW M5 ( 1200 200 ) CDS_via4
    NEW M4 ( 19400 200 ) CDS_via3
 ;
- PIReqDATA[15]
  ( PIN PIReqDATA[15] ) ( g212_730256179 A )
  + ROUTED M3 ( 400 1145 0 ) ( 10800 * )
    NEW M3 ( 10800 1000 ) ( * 1145 )
    NEW M3 ( 10800 1000 ) ( 26600 * )
    NEW M3 ( 26600 1000 ) ( * 1200 )
    NEW M3 ( 26600 1200 ) ( 29400 * )
    NEW M3 ( 29400 1000 ) ( * 1200 )
    NEW M3 ( 29400 1000 ) ( 40800 * )
    NEW M3 ( 40800 800 ) ( * 1000 )
    NEW M3 ( 40800 800 ) ( 45200 * ) CDS_via2
    NEW M2 ( 45200 800 ) ( * 2000 )
    NEW M2 ( 45000 2000 ) ( 45200 * )
    NEW M2 ( 45000 2000 ) ( * 2600 )
    NEW M2 ( 44800 2600 ) ( 45000 * )
    NEW M2 ( 44800 2600 ) ( * 4600 )
    NEW M2 ( 44800 4600 ) ( 45000 * )
    NEW M2 ( 45000 4600 ) ( * 5200 )
    NEW M2 ( 45000 5200 ) ( 45200 * )
    NEW M2 ( 45200 5200 ) ( * 6400 ) CDS_via1_HV
    NEW M1 ( 45200 6400 ) ( 46800 * 0 )
 ;
- PIReqDATA[14]
  ( PIN PIReqDATA[14] ) ( g190_730256179 A )
  + ROUTED M2 ( 47800 13600 ) RECT ( -50 -230 50 50 )
    NEW M3 ( 400 2090 0 ) ( 10800 * )
    NEW M3 ( 10800 2000 ) ( * 2090 )
    NEW M3 ( 10800 2000 ) ( 21200 * ) CDS_via2
    NEW M2 ( 21200 2000 ) ( * 2600 )
    NEW M2 ( 21200 2600 ) ( 21400 * )
    NEW M2 ( 21400 2600 ) ( * 6200 )
    NEW M2 ( 21200 6200 ) ( 21400 * )
    NEW M2 ( 21200 6200 ) ( * 13400 ) CDS_via2
    NEW M3 ( 21200 13400 ) ( 34200 * )
    NEW M3 ( 34200 13400 ) ( * 13600 )
    NEW M3 ( 34200 13600 ) ( 34800 * )
    NEW M3 ( 34800 13600 ) ( * 13800 )
    NEW M3 ( 34800 13800 ) ( 37000 * )
    NEW M3 ( 37000 13600 ) ( * 13800 )
    NEW M3 ( 37000 13600 ) ( 37600 * )
    NEW M3 ( 37600 13400 ) ( * 13600 )
    NEW M3 ( 37600 13400 ) ( 44800 * )
    NEW M3 ( 44800 13400 ) ( * 13600 )
    NEW M3 ( 44800 13600 ) ( 47800 * ) CDS_via2
    NEW M2 ( 47800 13600 ) ( * 13800 ) CDS_via1_VV
 ;
- PIReqDATA[13]
  ( PIN PIReqDATA[13] ) ( g191_730256179 A )
  + ROUTED M3 ( 400 3035 0 ) ( 10800 * )
    NEW M3 ( 10800 2800 ) ( * 3035 )
    NEW M3 ( 10800 2800 ) ( 45800 * ) CDS_via2
    NEW M2 ( 45800 2800 ) ( * 9200 )
    NEW M2 ( 45800 9200 ) ( 46000 * )
    NEW M2 ( 46000 9200 ) ( * 11000 )
    NEW M2 ( 45800 11000 ) ( 46000 * )
    NEW M2 ( 45800 11000 ) ( * 11600 ) CDS_via1_VV
 ;
- PIReqDATA[12]
  ( PIN PIReqDATA[12] ) ( g193_730256179 A )
  + ROUTED M3 ( 400 3980 0 ) ( 10800 * )
    NEW M3 ( 10800 3800 ) ( * 3980 )
    NEW M3 ( 10800 3800 ) ( 11800 * )
    NEW M3 ( 11800 3600 ) ( * 3800 )
    NEW M3 ( 11800 3600 ) ( 12400 * )
    NEW M3 ( 12400 3400 ) ( * 3600 )
    NEW M3 ( 12400 3400 ) ( 14200 * )
    NEW M3 ( 14200 3400 ) ( * 3600 )
    NEW M3 ( 14200 3600 ) ( 14800 * )
    NEW M3 ( 14800 3600 ) ( * 3800 )
    NEW M3 ( 14800 3800 ) ( 46200 * ) CDS_via2
    NEW M2 ( 46200 3800 ) ( * 4400 )
    NEW M2 ( 46200 4400 ) ( 46400 * )
    NEW M2 ( 46400 4400 ) ( * 7600 )
    NEW M2 ( 46200 7600 ) ( 46400 * )
    NEW M2 ( 46200 7600 ) ( * 8600 ) CDS_via1_VV
 ;
- PIReqDATA[11]
  ( PIN PIReqDATA[11] ) ( g194_730256179 A )
  + ROUTED M3 ( 400 4925 0 ) ( * 5200 )
    NEW M3 ( 400 5200 ) ( 6600 * ) CDS_via2
    NEW M2 ( 6600 5200 ) ( * 7400 ) CDS_via2
    NEW M3 ( 6600 7400 ) ( 23200 * )
    NEW M3 ( 23200 7300 ) ( * 7400 )
    NEW M3 ( 23200 7300 ) ( 32400 * )
    NEW M3 ( 32400 7300 ) ( * 7400 )
    NEW M3 ( 32400 7400 ) ( 48200 * ) CDS_via2
    NEW M2 ( 48200 7400 ) ( * 8600 ) CDS_via1_VV
 ;
- PIReqDATA[10]
  ( PIN PIReqDATA[10] ) ( g195_730256179 A )
  + ROUTED M3 ( 48200 9800 ) RECT ( -430 -50 50 50 )
    NEW M3 ( 400 5870 0 ) ( * 6200 )
    NEW M3 ( 400 6200 ) ( 1200 * ) CDS_via3
    NEW M4 ( 1200 6200 ) ( * 9200 ) CDS_via4
    NEW M5 ( 1200 9200 ) ( 48200 * ) CDS_via4
    NEW M4 ( 48200 9200 ) ( * 9800 ) CDS_via3
    NEW M2 ( 48200 9800 ) ( * 11600 ) CDS_via1_VV
    NEW M3 ( 48200 9800 ) CDS_via2
 ;
- PIReqDATA[9]
  ( PIN PIReqDATA[9] ) ( g196_730256179 A )
  + ROUTED M3 ( 400 6815 0 ) ( 6200 * )
    NEW M3 ( 6200 6815 ) ( * 7000 )
    NEW M3 ( 6200 7000 ) ( 10200 * )
    NEW M3 ( 10200 6800 ) ( * 7000 )
    NEW M3 ( 10200 6800 ) ( 15200 * )
    NEW M3 ( 15200 6800 ) ( * 7000 )
    NEW M3 ( 15200 7000 ) ( 44200 * )
    NEW M3 ( 44200 6800 ) ( * 7000 )
    NEW M3 ( 44200 6800 ) ( 47200 * )
    NEW M3 ( 47200 6800 ) ( * 7000 )
    NEW M3 ( 47200 7000 ) ( 47800 * ) CDS_via2
    NEW M2 ( 47800 7000 ) ( * 12000 )
    NEW M2 ( 47800 12000 ) ( 48200 * )
    NEW M2 ( 48200 12000 ) ( * 16800 ) CDS_via1_VV
 ;
- PIReqDATA[8]
  ( PIN PIReqDATA[8] ) ( g197_730256179 A )
  + ROUTED M3 ( 400 7760 0 ) ( * 8000 )
    NEW M3 ( 400 8000 ) ( 15600 * )
    NEW M3 ( 15600 8000 ) ( * 8100 )
    NEW M3 ( 15600 8100 ) ( 17600 * )
    NEW M3 ( 17600 8000 ) ( * 8100 )
    NEW M3 ( 17600 8000 ) ( 20400 * )
    NEW M3 ( 20400 8000 ) ( * 8100 )
    NEW M3 ( 20400 8100 ) ( 22400 * )
    NEW M3 ( 22400 8000 ) ( * 8100 )
    NEW M3 ( 22400 8000 ) ( 44800 * )
    NEW M3 ( 44800 8000 ) ( * 8200 ) CDS_via2
    NEW M2 ( 44800 8200 ) ( * 13800 ) CDS_via1_HV
    NEW M1 ( 44800 13800 ) ( 45800 * 0 )
 ;
- PIReqDATA[7]
  ( PIN PIReqDATA[7] ) ( g213_730256179 A )
  + ROUTED M2 ( 44400 17000 ) RECT ( -50 -230 50 50 )
    NEW M3 ( 400 8705 0 ) ( 1000 * )
    NEW M3 ( 1000 8705 ) ( * 8800 ) CDS_via2_NPrefDir
    NEW M2 ( 1000 8800 ) ( * 13400 )
    NEW M2 ( 800 13400 ) ( 1000 * )
    NEW M2 ( 800 13400 ) ( * 15200 )
    NEW M2 ( 800 15200 ) ( 1000 * )
    NEW M2 ( 1000 15200 ) ( * 17200 ) CDS_via2
    NEW M3 ( 1000 17200 ) ( 3000 * )
    NEW M3 ( 3000 17000 ) ( * 17200 )
    NEW M3 ( 3000 17000 ) ( 5600 * )
    NEW M3 ( 5600 17000 ) ( * 17200 )
    NEW M3 ( 5600 17200 ) ( 16800 * )
    NEW M3 ( 16800 17000 ) ( * 17200 )
    NEW M3 ( 16800 17000 ) ( 20200 * )
    NEW M3 ( 20200 17000 ) ( * 17200 )
    NEW M3 ( 20200 17200 ) ( 25000 * )
    NEW M3 ( 25000 17000 ) ( * 17200 )
    NEW M3 ( 25000 17000 ) ( 25600 * )
    NEW M3 ( 25600 16800 ) ( * 17000 )
    NEW M3 ( 25600 16800 ) ( 29200 * )
    NEW M3 ( 29200 16800 ) ( * 17000 )
    NEW M3 ( 29200 17000 ) ( 29800 * )
    NEW M3 ( 29800 17000 ) ( * 17200 )
    NEW M3 ( 29800 17200 ) ( 33000 * )
    NEW M3 ( 33000 17200 ) ( * 17400 )
    NEW M3 ( 33000 17400 ) ( 34600 * )
    NEW M3 ( 34600 17200 ) ( * 17400 )
    NEW M3 ( 34600 17200 ) ( 44400 * ) CDS_via2
    NEW M2 ( 44400 17000 ) ( * 17200 )
    NEW M1 ( 44400 17000 ) ( 46200 * 0 )
    NEW M2 ( 44400 17000 ) CDS_via1_HV
 ;
- PIReqDATA[6]
  ( PIN PIReqDATA[6] ) ( g199_730256179 A )
  + ROUTED M2 ( 48200 19000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 400 9650 0 ) ( 10800 * )
    NEW M3 ( 10800 9600 ) ( * 9650 )
    NEW M3 ( 10800 9600 ) ( 26000 * ) CDS_via3
    NEW M4 ( 26000 9600 ) ( * 18800 ) CDS_via3
    NEW M3 ( 26000 18800 ) ( 36200 * )
    NEW M3 ( 36200 18600 ) ( * 18800 )
    NEW M3 ( 36200 18600 ) ( 40200 * )
    NEW M3 ( 40200 18600 ) ( * 18800 )
    NEW M3 ( 40200 18800 ) ( 46600 * )
    NEW M3 ( 46600 18800 ) ( * 19000 )
    NEW M3 ( 46600 19000 ) ( 48200 * ) CDS_via2
    NEW M2 ( 48200 19000 ) CDS_via1_VV
 ;
- PIReqDATA[5]
  ( PIN PIReqDATA[5] ) ( g200_730256179 A )
  + ROUTED M3 ( 400 10200 ) ( * 10595 0 )
    NEW M3 ( 400 10200 ) ( 1000 * )
    NEW M3 ( 1000 10200 ) ( * 10400 )
    NEW M3 ( 1000 10400 ) ( 6200 * )
    NEW M3 ( 6200 10200 ) ( * 10400 )
    NEW M3 ( 6200 10200 ) ( 20400 * ) CDS_via3
    NEW M4 ( 20400 10200 ) ( * 15200 ) CDS_via3
    NEW M3 ( 20400 15200 ) ( 43000 * ) CDS_via2_NPrefDir
    NEW M2 ( 43000 15200 ) ( 43200 * )
    NEW M2 ( 43200 15200 ) ( * 19000 ) CDS_via1_VV
 ;
- PIReqDATA[4]
  ( PIN PIReqDATA[4] ) ( g201_730256179 A )
  + ROUTED M3 ( 400 11200 ) ( * 11540 0 )
    NEW M3 ( 400 11200 ) ( 6600 * )
    NEW M3 ( 6600 11000 ) ( * 11200 )
    NEW M3 ( 6600 11000 ) ( 10000 * )
    NEW M3 ( 10000 10800 ) ( * 11000 )
    NEW M3 ( 10000 10800 ) ( 12400 * )
    NEW M3 ( 12400 10800 ) ( * 11000 )
    NEW M3 ( 12400 11000 ) ( 27400 * )
    NEW M3 ( 27400 11000 ) ( * 11200 )
    NEW M3 ( 27400 11200 ) ( 30000 * )
    NEW M3 ( 30000 11000 ) ( * 11200 )
    NEW M3 ( 30000 11000 ) ( 45400 * )
    NEW M3 ( 45400 11000 ) ( * 11200 ) CDS_via2
    NEW M2 ( 45400 11200 ) ( * 19000 ) CDS_via1_HV
    NEW M1 ( 45400 19000 ) ( 45800 * 0 )
 ;
- PIReqDATA[3]
  ( PIN PIReqDATA[3] ) ( g202_730256179 A )
  + ROUTED M3 ( 400 12485 0 ) ( * 12800 )
    NEW M3 ( 400 12800 ) ( 1200 * )
    NEW M3 ( 1200 12600 ) ( * 12800 )
    NEW M3 ( 1200 12600 ) ( 4200 * )
    NEW M3 ( 4200 12600 ) ( * 12800 )
    NEW M3 ( 4200 12800 ) ( 4800 * ) CDS_via2
    NEW M2 ( 4800 12800 ) ( * 21200 ) CDS_via2
    NEW M3 ( 4800 21200 ) ( 11200 * )
    NEW M3 ( 11200 21200 ) ( * 21400 )
    NEW M3 ( 11200 21400 ) ( 18800 * )
    NEW M3 ( 18800 21200 ) ( * 21400 )
    NEW M3 ( 18800 21200 ) ( 20200 * )
    NEW M3 ( 20200 21200 ) ( * 21400 )
    NEW M3 ( 20200 21400 ) ( 20800 * )
    NEW M3 ( 20800 21400 ) ( * 21600 )
    NEW M3 ( 20800 21600 ) ( 23200 * )
    NEW M3 ( 23200 21400 ) ( * 21600 )
    NEW M3 ( 23200 21400 ) ( 23800 * )
    NEW M3 ( 23800 21200 ) ( * 21400 )
    NEW M3 ( 23800 21200 ) ( 43800 * ) CDS_via2
    NEW M2 ( 43800 21200 ) ( * 22000 ) CDS_via1_HV
    NEW M1 ( 43800 22000 ) ( 45800 * 0 )
 ;
- PIReqDATA[2]
  ( PIN PIReqDATA[2] ) ( g214_730256179 A )
  + ROUTED M3 ( 400 13430 0 ) ( * 13800 ) CDS_via3
    NEW M4 ( 400 13800 ) ( * 14400 )
    NEW M4 ( 200 14400 ) ( 400 * )
    NEW M4 ( 200 14400 ) ( * 18200 )
    NEW M4 ( 200 18200 ) ( 400 * )
    NEW M4 ( 400 18200 ) ( * 18800 ) CDS_via3
    NEW M3 ( 400 18800 ) ( 1800 * ) CDS_via3
    NEW M4 ( 1800 18800 ) ( * 26200 ) CDS_via3
    NEW M3 ( 1800 26200 ) ( 12400 * )
    NEW M3 ( 12400 26200 ) ( * 26400 )
    NEW M3 ( 12400 26400 ) ( 15400 * )
    NEW M3 ( 15400 26200 ) ( * 26400 )
    NEW M3 ( 15400 26200 ) ( 25000 * )
    NEW M3 ( 25000 26000 ) ( * 26200 )
    NEW M3 ( 25000 26000 ) ( 26800 * )
    NEW M3 ( 26800 26000 ) ( * 26200 )
    NEW M3 ( 26800 26200 ) ( 31000 * )
    NEW M3 ( 31000 26000 ) ( * 26200 )
    NEW M3 ( 31000 26000 ) ( 36800 * )
    NEW M3 ( 36800 26000 ) ( * 26200 )
    NEW M3 ( 36800 26200 ) ( 45200 * ) CDS_via2
    NEW M2 ( 45200 26200 ) ( * 27200 ) CDS_via1_HV
    NEW M1 ( 45200 27200 ) ( 46200 * 0 )
 ;
- PIReqDATA[1]
  ( PIN PIReqDATA[1] ) ( g215_730256179 A )
  + ROUTED M3 ( 400 14375 0 ) ( * 14600 )
    NEW M3 ( 400 14600 ) ( 7600 * ) CDS_via3
    NEW M4 ( 7600 14600 ) ( * 30200 ) CDS_via3
    NEW M3 ( 7600 30200 ) ( 22400 * )
    NEW M3 ( 22400 30100 ) ( * 30200 )
    NEW M3 ( 22400 30100 ) ( 25000 * )
    NEW M3 ( 25000 30100 ) ( * 30200 )
    NEW M3 ( 25000 30200 ) ( 37800 * )
    NEW M3 ( 37800 30200 ) ( * 30600 )
    NEW M3 ( 37800 30600 ) ( 45000 * ) CDS_via2
    NEW M2 ( 45000 30600 ) ( * 34600 ) CDS_via1_HV
    NEW M1 ( 45000 34600 ) ( 45800 * 0 )
 ;
- PIReqDATA[0]
  ( PIN PIReqDATA[0] ) ( g216_730256179 A )
  + ROUTED M3 ( 400 15320 0 ) ( * 15800 ) CDS_via2_NPrefDir
    NEW M2 ( 400 15800 ) ( * 33600 ) CDS_via2
    NEW M3 ( 400 33600 ) ( 12800 * )
    NEW M3 ( 12800 33600 ) ( * 33800 )
    NEW M3 ( 12800 33800 ) ( 14800 * )
    NEW M3 ( 14800 33600 ) ( * 33800 )
    NEW M3 ( 14800 33600 ) ( 26400 * ) CDS_via3
    NEW M4 ( 26400 33600 ) ( * 36600 ) CDS_via3
    NEW M3 ( 26400 36600 ) ( 27000 * ) CDS_via2
    NEW M2 ( 27000 36600 ) ( * 37600 ) CDS_via1_VV
 ;
- DAT_I[31]
  ( PIN DAT_I[31] ) ( g217_730256179 A )
  + ROUTED M2 ( 7055 400 0 ) ( 7400 * )
    NEW M2 ( 7400 400 ) ( * 1000 )
    NEW M2 ( 7200 1000 ) ( 7400 * )
    NEW M2 ( 7200 1000 ) ( * 1600 )
    NEW M2 ( 7000 1600 ) ( 7200 * )
    NEW M2 ( 7000 1600 ) ( * 4600 )
    NEW M2 ( 7000 4600 ) ( 7200 * )
    NEW M2 ( 7200 4600 ) ( * 5200 )
    NEW M2 ( 7200 5200 ) ( 7400 * )
    NEW M2 ( 7400 5200 ) ( * 8600 ) CDS_via1_VV
 ;
- DAT_I[30]
  ( PIN DAT_I[30] ) ( g220_730256179 A )
  + ROUTED M2 ( 7800 400 ) ( 8020 * 0 )
    NEW M2 ( 7800 400 ) ( * 1800 )
    NEW M2 ( 7600 1800 ) ( 7800 * )
    NEW M2 ( 7600 1800 ) ( * 4600 )
    NEW M2 ( 7600 4600 ) ( 7800 * )
    NEW M2 ( 7800 4600 ) ( * 9200 )
    NEW M2 ( 7400 9200 ) ( 7800 * )
    NEW M2 ( 7400 9200 ) ( * 11600 ) CDS_via1_VV
 ;
- DAT_I[29]
  ( PIN DAT_I[29] ) ( g221_730256179 A )
  + ROUTED M2 ( 8985 400 0 ) ( * 5400 )
    NEW M2 ( 8800 5400 ) ( 8985 * )
    NEW M2 ( 8800 5400 ) ( * 6600 )
    NEW M2 ( 8700 6600 ) ( 8800 * )
    NEW M2 ( 8700 6600 ) ( * 8400 )
    NEW M2 ( 8700 8400 ) ( 8800 * )
    NEW M2 ( 8800 8400 ) ( * 9000 )
    NEW M2 ( 8400 9000 ) ( 8800 * )
    NEW M2 ( 8400 9000 ) ( * 11400 )
    NEW M2 ( 8200 11400 ) ( 8400 * )
    NEW M2 ( 8200 11400 ) ( * 14600 )
    NEW M2 ( 8000 14600 ) ( 8200 * )
    NEW M2 ( 8000 14600 ) ( * 18800 )
    NEW M2 ( 7200 18800 ) ( 8000 * )
    NEW M2 ( 7200 18800 ) ( * 21200 )
    NEW M2 ( 7000 21200 ) ( 7200 * )
    NEW M2 ( 7000 21200 ) ( * 24600 )
    NEW M2 ( 7000 24600 ) ( 7200 * )
    NEW M2 ( 7200 24600 ) ( * 27600 )
    NEW M2 ( 7200 27600 ) ( 7400 * )
    NEW M2 ( 7400 27600 ) ( * 29400 ) CDS_via1_VV
 ;
- DAT_I[28]
  ( PIN DAT_I[28] ) ( g222_730256179 A )
  + ROUTED M2 ( 9950 400 0 ) ( * 8400 )
    NEW M2 ( 9800 8400 ) ( 9950 * )
    NEW M2 ( 9800 8400 ) ( * 13600 )
    NEW M2 ( 9600 13600 ) ( 9800 * )
    NEW M2 ( 9600 13600 ) ( * 14200 )
    NEW M2 ( 9000 14200 ) ( 9600 * )
    NEW M2 ( 9000 14200 ) ( * 20200 )
    NEW M2 ( 9000 20200 ) ( 9200 * )
    NEW M2 ( 9200 20200 ) ( * 22400 )
    NEW M2 ( 9200 22400 ) ( 9400 * )
    NEW M2 ( 9400 22400 ) ( * 24200 ) CDS_via1_VV
 ;
- DAT_I[27]
  ( PIN DAT_I[27] ) ( g223_730256179 A )
  + ROUTED M3 ( 10400 5200 ) RECT ( -230 -50 50 50 )
    NEW M2 ( 7400 22000 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 10600 400 ) ( 10915 * 0 )
    NEW M2 ( 10600 400 ) ( * 5200 ) CDS_via2
    NEW M3 ( 10400 5200 ) ( 10600 * )
    NEW M4 ( 10400 5200 ) ( * 22000 ) CDS_via3
    NEW M3 ( 9800 22000 ) ( 10400 * )
    NEW M3 ( 9800 22000 ) ( * 22200 )
    NEW M3 ( 8000 22200 ) ( 9800 * )
    NEW M3 ( 8000 22000 ) ( * 22200 )
    NEW M3 ( 7400 22000 ) ( 8000 * )
    NEW M4 ( 10400 5200 ) CDS_via3
    NEW M3 ( 7400 22000 ) CDS_via2
    NEW M2 ( 7400 22000 ) CDS_via1_VV
 ;
- DAT_I[26]
  ( PIN DAT_I[26] ) ( g224_730256179 A )
  + ROUTED M2 ( 11200 400 ) ( 11880 * 0 )
    NEW M2 ( 11200 400 ) ( * 5400 )
    NEW M2 ( 11000 5400 ) ( 11200 * )
    NEW M2 ( 11000 5400 ) ( * 13400 )
    NEW M2 ( 10600 13400 ) ( 11000 * )
    NEW M2 ( 10600 13400 ) ( * 16600 )
    NEW M2 ( 10200 16600 ) ( 10600 * )
    NEW M2 ( 10200 16600 ) ( * 17200 )
    NEW M2 ( 10200 17200 ) ( 10300 * )
    NEW M2 ( 10300 17200 ) ( * 19600 )
    NEW M2 ( 10200 19600 ) ( 10300 * )
    NEW M2 ( 10200 19600 ) ( * 21000 )
    NEW M2 ( 9800 21000 ) ( 10200 * )
    NEW M2 ( 9800 21000 ) ( * 24200 )
    NEW M2 ( 9600 24200 ) ( 9800 * )
    NEW M2 ( 9600 24200 ) ( * 24600 )
    NEW M2 ( 9400 24600 ) ( 9600 * )
    NEW M2 ( 9400 24600 ) ( * 25400 )
    NEW M2 ( 9400 25400 ) ( 9600 * )
    NEW M2 ( 9600 25400 ) ( * 28200 )
    NEW M2 ( 9400 28200 ) ( 9600 * )
    NEW M2 ( 9400 28200 ) ( * 29400 ) CDS_via1_VV
 ;
- DAT_I[25]
  ( PIN DAT_I[25] ) ( g225_730256179 A )
  + ROUTED M2 ( 12845 400 0 ) ( * 5400 )
    NEW M2 ( 12845 5400 ) ( 13000 * )
    NEW M2 ( 13000 5400 ) ( * 7000 )
    NEW M2 ( 12800 7000 ) ( 13000 * )
    NEW M2 ( 12800 7000 ) ( * 9000 )
    NEW M2 ( 12800 9000 ) ( 13000 * )
    NEW M2 ( 13000 9000 ) ( * 12200 )
    NEW M2 ( 12800 12200 ) ( 13000 * )
    NEW M2 ( 12800 12200 ) ( * 13800 )
    NEW M2 ( 12800 13800 ) ( 13000 * )
    NEW M2 ( 13000 13800 ) ( * 16400 )
    NEW M2 ( 13000 16400 ) ( 13600 * )
    NEW M2 ( 13600 16400 ) ( * 17000 )
    NEW M2 ( 13500 17000 ) ( 13600 * )
    NEW M2 ( 13500 17000 ) ( * 20200 )
    NEW M2 ( 13500 20200 ) ( 13600 * )
    NEW M2 ( 13600 20200 ) ( * 21200 )
    NEW M2 ( 13400 21200 ) ( 13600 * )
    NEW M2 ( 13400 21200 ) ( * 24600 ) CDS_via2
    NEW M3 ( 12200 24600 ) ( 13400 * )
    NEW M3 ( 9800 24500 ) ( 12200 * )
    NEW M3 ( 12200 24500 ) ( * 24600 )
    NEW M3 ( 9800 24500 ) ( * 24600 )
    NEW M3 ( 7400 24600 ) ( 9800 * )
    NEW M2 ( 7400 24600 ) ( * 27200 ) CDS_via1_VV
    NEW M3 ( 7400 24600 ) CDS_via2
 ;
- DAT_I[24]
  ( PIN DAT_I[24] ) ( g226_730256179 A )
  + ROUTED M2 ( 13810 400 0 ) ( * 9200 )
    NEW M2 ( 13800 9200 ) ( 13810 * )
    NEW M2 ( 13800 9200 ) ( * 12200 )
    NEW M2 ( 13800 12200 ) ( 14000 * )
    NEW M2 ( 14000 12200 ) ( * 14200 )
    NEW M2 ( 13800 14200 ) ( 14000 * )
    NEW M2 ( 13800 14200 ) ( * 21400 )
    NEW M2 ( 13600 21400 ) ( 13800 * )
    NEW M2 ( 13600 21400 ) ( * 23600 ) CDS_via2
    NEW M3 ( 7400 23600 ) ( 13600 * )
    NEW M2 ( 7400 23600 ) ( * 24200 ) CDS_via1_VV
    NEW M3 ( 7400 23600 ) CDS_via2
 ;
- DAT_I[23]
  ( PIN DAT_I[23] ) ( g227_730256179 A )
  + ROUTED M2 ( 14200 200 ) ( 14775 * 0 )
    NEW M2 ( 14200 200 ) ( * 9000 )
    NEW M2 ( 14200 9000 ) ( 14400 * )
    NEW M2 ( 14400 9000 ) ( * 12800 ) CDS_via2
    NEW M3 ( 8400 12800 ) ( 14400 * )
    NEW M2 ( 8400 12800 ) ( * 14000 )
    NEW M2 ( 8400 14000 ) ( 8500 * )
    NEW M2 ( 8500 14000 ) ( * 16200 )
    NEW M2 ( 8400 16200 ) ( 8500 * )
    NEW M2 ( 8400 16200 ) ( * 18800 )
    NEW M2 ( 8400 18800 ) ( 8600 * )
    NEW M2 ( 8600 18800 ) ( * 19000 ) CDS_via1_VV
    NEW M3 ( 8400 12800 ) CDS_via2
 ;
- DAT_I[22]
  ( PIN DAT_I[22] ) ( g228_730256179 A )
  + ROUTED M2 ( 15740 400 0 ) ( * 3000 )
    NEW M2 ( 15740 3000 ) ( 15800 * )
    NEW M2 ( 15800 3000 ) ( * 5800 ) CDS_via2
    NEW M3 ( 12600 5800 ) ( 15800 * )
    NEW M4 ( 12600 5800 ) ( * 20600 ) CDS_via3
    NEW M3 ( 9400 20600 ) ( 12600 * )
    NEW M2 ( 9400 20600 ) ( * 22000 ) CDS_via1_VV
    NEW M4 ( 12600 5800 ) CDS_via3
    NEW M3 ( 9400 20600 ) CDS_via2
 ;
- DAT_I[21]
  ( PIN DAT_I[21] ) ( g229_730256179 A )
  + ROUTED M2 ( 16400 400 ) ( 16705 * 0 )
    NEW M2 ( 16400 400 ) ( * 6600 ) CDS_via2
    NEW M3 ( 15800 6600 ) ( 16400 * )
    NEW M4 ( 15800 6600 ) ( * 15400 ) CDS_via3
    NEW M3 ( 9400 15400 ) ( 15800 * )
    NEW M2 ( 9400 15400 ) ( * 16800 ) CDS_via1_VV
    NEW M4 ( 15800 6600 ) CDS_via3
    NEW M3 ( 9400 15400 ) CDS_via2
 ;
- DAT_I[20]
  ( PIN DAT_I[20] ) ( g230_730256179 A )
  + ROUTED M3 ( 11200 22600 ) RECT ( -230 -50 50 50 )
    NEW M2 ( 17400 400 ) ( 17670 * 0 )
    NEW M3 ( 11200 400 ) ( 17400 * ) CDS_via2
    NEW M4 ( 11200 400 ) ( * 22600 ) CDS_via3
    NEW M3 ( 11200 22600 ) ( 11400 * ) CDS_via2
    NEW M2 ( 11400 22600 ) ( * 24200 ) CDS_via1_VV
    NEW M4 ( 11200 400 ) CDS_via3
 ;
- DAT_I[19]
  ( PIN DAT_I[19] ) ( g231_730256179 A )
  + ROUTED M2 ( 11400 22000 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 18400 400 ) ( 18635 * 0 )
    NEW M2 ( 18400 400 ) ( * 4200 ) CDS_via2
    NEW M3 ( 17200 4200 ) ( 18400 * )
    NEW M3 ( 13000 4100 ) ( 17200 * )
    NEW M3 ( 17200 4100 ) ( * 4200 )
    NEW M3 ( 13000 4100 ) ( * 4200 )
    NEW M3 ( 11800 4200 ) ( 13000 * )
    NEW M4 ( 11800 4200 ) ( * 22000 ) CDS_via3
    NEW M3 ( 11400 22000 ) ( 11800 * )
    NEW M4 ( 11800 4200 ) CDS_via3
    NEW M3 ( 11400 22000 ) CDS_via2
    NEW M2 ( 11400 22000 ) CDS_via1_VV
 ;
- DAT_I[18]
  ( PIN DAT_I[18] ) ( g232_730256179 A )
  + ROUTED M2 ( 19600 400 0 ) ( * 1400 ) CDS_via1_HV
    NEW M1 ( 18400 1400 ) ( 19600 * )
    NEW M1 ( 18400 1400 ) ( * 1500 )
    NEW M1 ( 15800 1500 ) ( 18400 * )
    NEW M1 ( 15800 1400 ) ( * 1500 )
    NEW M1 ( 13000 1400 ) ( 15800 * )
    NEW M1 ( 9200 1300 ) ( 13000 * )
    NEW M1 ( 13000 1300 ) ( * 1400 )
    NEW M1 ( 9200 1300 ) ( * 1400 )
    NEW M1 ( 8000 1400 ) ( 9200 * )
    NEW M2 ( 8000 1400 ) ( * 4200 )
    NEW M2 ( 8000 4200 ) ( 8100 * )
    NEW M2 ( 8100 4200 ) ( * 8400 )
    NEW M2 ( 8000 8400 ) ( 8100 * )
    NEW M2 ( 8000 8400 ) ( * 9400 )
    NEW M2 ( 7800 9400 ) ( 8000 * )
    NEW M2 ( 7800 9400 ) ( * 12000 )
    NEW M2 ( 7200 12000 ) ( 7800 * )
    NEW M2 ( 7200 12000 ) ( * 15000 )
    NEW M2 ( 7200 15000 ) ( 7400 * )
    NEW M2 ( 7400 15000 ) ( * 16800 ) CDS_via1_VV
    NEW M2 ( 8000 1400 ) CDS_via1_HV
 ;
- DAT_I[17]
  ( PIN DAT_I[17] ) ( g233_730256179 A )
  + ROUTED M2 ( 10800 14000 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 20565 400 0 ) ( * 2400 ) CDS_via2
    NEW M3 ( 13800 2400 ) ( 20565 * )
    NEW M4 ( 13800 2400 ) ( * 14200 ) CDS_via3
    NEW M3 ( 13200 14200 ) ( 13800 * )
    NEW M3 ( 13200 14200 ) ( * 14400 )
    NEW M3 ( 11400 14400 ) ( 13200 * )
    NEW M3 ( 11400 14200 ) ( * 14400 )
    NEW M3 ( 10800 14200 ) ( 11400 * )
    NEW M2 ( 10800 14000 ) ( * 14200 ) CDS_via2
    NEW M4 ( 13800 2400 ) CDS_via3
    NEW M2 ( 10800 14000 ) CDS_via1_VV
 ;
- DAT_I[16]
  ( PIN DAT_I[16] ) ( g234_730256179 A )
  + ROUTED M2 ( 8800 13600 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 20800 400 ) ( 21530 * 0 )
    NEW M2 ( 20800 400 ) ( * 7000 )
    NEW M2 ( 20600 7000 ) ( 20800 * )
    NEW M2 ( 20600 7000 ) ( * 9400 )
    NEW M2 ( 20600 9400 ) ( 20800 * )
    NEW M2 ( 20800 9400 ) ( * 13600 ) CDS_via2
    NEW M3 ( 19400 13600 ) ( 20800 * )
    NEW M3 ( 15200 13400 ) ( 19400 * )
    NEW M3 ( 19400 13400 ) ( * 13600 )
    NEW M3 ( 15200 13400 ) ( * 13600 )
    NEW M3 ( 14600 13600 ) ( 15200 * )
    NEW M3 ( 12200 13400 ) ( 14600 * )
    NEW M3 ( 14600 13400 ) ( * 13600 )
    NEW M3 ( 12200 13400 ) ( * 13600 )
    NEW M3 ( 8800 13600 ) ( 12200 * )
    NEW M2 ( 8800 13600 ) ( * 13800 ) CDS_via1_VV
    NEW M3 ( 8800 13600 ) CDS_via2
 ;
- DAT_I[15]
  ( PIN DAT_I[15] ) ( g235_730256179 A )
  + ROUTED M2 ( 22200 400 ) ( 22495 * 0 )
    NEW M2 ( 22200 400 ) ( * 6000 ) CDS_via2
    NEW M3 ( 21000 6000 ) ( 22200 * )
    NEW M3 ( 21000 6000 ) ( * 6200 )
    NEW M3 ( 18600 6200 ) ( 21000 * )
    NEW M3 ( 18000 6000 ) ( 18600 * )
    NEW M3 ( 18600 6000 ) ( * 6200 )
    NEW M3 ( 18000 6000 ) ( * 6200 )
    NEW M3 ( 17000 6200 ) ( 18000 * )
    NEW M3 ( 17000 6200 ) ( * 6300 )
    NEW M3 ( 13600 6300 ) ( 17000 * )
    NEW M3 ( 12400 6200 ) ( 13600 * )
    NEW M3 ( 13600 6200 ) ( * 6300 )
    NEW M2 ( 12400 6200 ) ( * 11600 ) CDS_via1_HV
    NEW M1 ( 11400 11600 0 ) ( 12400 * )
    NEW M3 ( 12400 6200 ) CDS_via2
 ;
- DAT_I[14]
  ( PIN DAT_I[14] ) ( g236_730256179 A )
  + ROUTED M2 ( 23200 400 ) ( 23460 * 0 )
    NEW M2 ( 23200 400 ) ( * 1200 ) CDS_via1_HV
    NEW M1 ( 21800 1200 ) ( 23200 * )
    NEW M1 ( 21800 1200 ) ( * 1400 )
    NEW M1 ( 20200 1400 ) ( 21800 * )
    NEW M1 ( 13600 1200 ) ( 20200 * )
    NEW M1 ( 20200 1200 ) ( * 1400 )
    NEW M2 ( 13600 1200 ) ( * 2400 )
    NEW M2 ( 13400 2400 ) ( 13600 * )
    NEW M2 ( 13400 2400 ) ( * 4200 )
    NEW M2 ( 13400 4200 ) ( 13600 * )
    NEW M2 ( 13600 4200 ) ( * 5200 )
    NEW M2 ( 13500 5200 ) ( 13600 * )
    NEW M2 ( 13500 5200 ) ( * 11200 )
    NEW M2 ( 13500 11200 ) ( 13600 * )
    NEW M2 ( 13600 11200 ) ( * 13800 ) CDS_via1_HV
    NEW M1 ( 12845 13800 0 ) ( 13600 * )
    NEW M2 ( 13600 1200 ) CDS_via1_HV
 ;
- DAT_I[13]
  ( PIN DAT_I[13] ) ( g237_730256179 A )
  + ROUTED M2 ( 24200 400 ) ( 24425 * 0 )
    NEW M2 ( 24200 400 ) ( * 4400 ) CDS_via2
    NEW M3 ( 18800 4400 ) ( 24200 * )
    NEW M3 ( 18800 4400 ) ( * 4500 )
    NEW M3 ( 16800 4500 ) ( 18800 * )
    NEW M3 ( 12600 4400 ) ( 16800 * )
    NEW M3 ( 16800 4400 ) ( * 4500 )
    NEW M3 ( 12600 4400 ) ( * 4600 )
    NEW M3 ( 10600 4600 ) ( 12600 * )
    NEW M3 ( 9400 4400 ) ( 10600 * )
    NEW M3 ( 10600 4400 ) ( * 4600 )
    NEW M2 ( 9400 4400 ) ( * 6200 )
    NEW M2 ( 9200 6200 ) ( 9400 * )
    NEW M2 ( 9200 6200 ) ( * 11000 )
    NEW M2 ( 9200 11000 ) ( 9400 * )
    NEW M2 ( 9400 11000 ) ( * 11600 ) CDS_via1_VV
    NEW M3 ( 9400 4400 ) CDS_via2
 ;
- DAT_I[12]
  ( PIN DAT_I[12] ) ( g238_730256179 A )
  + ROUTED M2 ( 25000 400 ) ( 25390 * 0 )
    NEW M2 ( 25000 400 ) ( * 1400 ) CDS_via2
    NEW M3 ( 23800 1400 ) ( 25000 * )
    NEW M3 ( 21000 1300 ) ( 23800 * )
    NEW M3 ( 23800 1300 ) ( * 1400 )
    NEW M3 ( 21000 1300 ) ( * 1400 )
    NEW M3 ( 19800 1400 ) ( 21000 * )
    NEW M4 ( 19800 1400 ) ( * 13800 ) CDS_via3
    NEW M3 ( 11200 13800 ) ( 19800 * )
    NEW M2 ( 11200 13800 ) ( * 15000 )
    NEW M2 ( 11200 15000 ) ( 11400 * )
    NEW M2 ( 11400 15000 ) ( * 16800 ) CDS_via1_VV
    NEW M4 ( 19800 1400 ) CDS_via3
    NEW M3 ( 11200 13800 ) CDS_via2
 ;
- DAT_I[11]
  ( PIN DAT_I[11] ) ( g239_730256179 A )
  + ROUTED M2 ( 26000 400 ) ( 26355 * 0 )
    NEW M2 ( 26000 400 ) ( * 1600 ) CDS_via2
    NEW M3 ( 21400 1600 ) ( 26000 * )
    NEW M3 ( 21400 1600 ) ( * 1700 )
    NEW M3 ( 19400 1700 ) ( 21400 * )
    NEW M3 ( 19400 1600 ) ( * 1700 )
    NEW M3 ( 8600 1600 ) ( 19400 * )
    NEW M2 ( 8400 1600 ) ( 8600 * ) CDS_via2_NPrefDir
    NEW M2 ( 8400 1600 ) ( * 6400 ) CDS_via1_VV
 ;
- DAT_I[10]
  ( PIN DAT_I[10] ) ( g240_730256179 A )
  + ROUTED M2 ( 10200 8800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 26600 400 ) ( 27320 * 0 )
    NEW M2 ( 26600 400 ) ( * 8600 ) CDS_via2
    NEW M3 ( 26000 8600 ) ( 26600 * )
    NEW M3 ( 26000 8600 ) ( * 8800 )
    NEW M3 ( 22400 8800 ) ( 26000 * )
    NEW M3 ( 22400 8800 ) ( * 8900 )
    NEW M3 ( 18600 8900 ) ( 22400 * )
    NEW M3 ( 18600 8800 ) ( * 8900 )
    NEW M3 ( 10200 8800 ) ( 18600 * )
    NEW M3 ( 10200 8800 ) CDS_via2
    NEW M2 ( 10200 8800 ) CDS_via1_VV
 ;
- DAT_I[9]
  ( PIN DAT_I[9] ) ( g241_730256179 A )
  + ROUTED M2 ( 27600 400 ) ( 28280 * 0 )
    NEW M2 ( 27600 400 ) ( * 5000 ) CDS_via2
    NEW M3 ( 27600 5000 ) ( * 5200 )
    NEW M3 ( 12600 5200 ) ( 27600 * )
    NEW M3 ( 12600 5200 ) ( * 5400 ) CDS_via2
    NEW M2 ( 12600 5400 ) ( * 6400 ) CDS_via1_VV
 ;
- DAT_I[8]
  ( PIN DAT_I[8] ) ( g242_730256179 A )
  + ROUTED M2 ( 29245 400 0 ) ( * 4800 ) CDS_via2
    NEW M3 ( 13200 4800 ) ( 29245 * )
    NEW M2 ( 13200 4800 ) ( * 8600 ) CDS_via1_HV
    NEW M1 ( 12845 8600 0 ) ( 13200 * )
    NEW M3 ( 13200 4800 ) CDS_via2
 ;
- DAT_I[7]
  ( PIN DAT_I[7] ) ( g243_730256179 A )
  + ROUTED M2 ( 30210 400 0 ) ( 30600 * )
    NEW M2 ( 30600 400 ) ( * 1400 )
    NEW M2 ( 30400 1400 ) ( 30600 * )
    NEW M2 ( 30400 1400 ) ( * 2000 )
    NEW M2 ( 30200 2000 ) ( 30400 * )
    NEW M2 ( 30200 2000 ) ( * 4000 )
    NEW M2 ( 30200 4000 ) ( 30400 * )
    NEW M2 ( 30400 4000 ) ( * 4600 )
    NEW M2 ( 30400 4600 ) ( 30600 * )
    NEW M2 ( 30600 4600 ) ( * 8400 ) CDS_via2
    NEW M3 ( 10600 8400 ) ( 30600 * )
    NEW M2 ( 10400 8400 ) ( 10600 * ) CDS_via2_NPrefDir
    NEW M2 ( 10400 6600 ) ( * 8400 )
    NEW M2 ( 10400 6600 ) CDS_via1_VV
 ;
- DAT_I[6]
  ( PIN DAT_I[6] ) ( g244_730256179 A )
  + ROUTED M2 ( 30800 400 ) ( 31175 * 0 )
    NEW M2 ( 30800 400 ) ( * 4200 ) CDS_via2
    NEW M3 ( 23600 4200 ) ( 30800 * )
    NEW M4 ( 23600 4200 ) ( * 19600 ) CDS_via3
    NEW M3 ( 22400 19600 ) ( 23600 * )
    NEW M3 ( 20600 19400 ) ( 22400 * )
    NEW M3 ( 22400 19400 ) ( * 19600 )
    NEW M3 ( 20600 19400 ) ( * 19600 )
    NEW M3 ( 19800 19600 ) ( 20600 * )
    NEW M3 ( 19800 19600 ) ( * 19800 )
    NEW M3 ( 17800 19800 ) ( 19800 * )
    NEW M3 ( 17800 19800 ) ( * 20000 )
    NEW M3 ( 14600 20000 ) ( 17800 * )
    NEW M3 ( 13000 19800 ) ( 14600 * )
    NEW M3 ( 14600 19800 ) ( * 20000 )
    NEW M3 ( 13000 19800 ) ( * 20000 )
    NEW M3 ( 11200 20000 ) ( 13000 * )
    NEW M3 ( 11200 19800 ) ( * 20000 )
    NEW M3 ( 10600 19800 ) ( 11200 * )
    NEW M2 ( 10600 19200 ) ( * 19800 ) CDS_via2
    NEW M4 ( 23600 4200 ) CDS_via3
    NEW M2 ( 10600 19200 ) CDS_via1_VV
 ;
- DAT_I[5]
  ( PIN DAT_I[5] ) ( g245_730256179 A )
  + ROUTED M2 ( 31800 400 ) ( 32140 * 0 )
    NEW M2 ( 31800 400 ) ( * 5800 ) CDS_via2
    NEW M3 ( 30600 5800 ) ( 31800 * )
    NEW M3 ( 30600 5800 ) ( * 5900 )
    NEW M3 ( 28200 5900 ) ( 30600 * )
    NEW M3 ( 17600 5800 ) ( 28200 * )
    NEW M3 ( 28200 5800 ) ( * 5900 )
    NEW M2 ( 17600 5800 ) ( * 7000 )
    NEW M2 ( 17400 7000 ) ( 17600 * )
    NEW M2 ( 17400 7000 ) ( * 8600 ) CDS_via1_VV
    NEW M3 ( 17600 5800 ) CDS_via2
 ;
- DAT_I[4]
  ( PIN DAT_I[4] ) ( g246_730256179 A )
  + ROUTED M2 ( 32800 400 ) ( 33105 * 0 )
    NEW M2 ( 32800 400 ) ( * 600 ) CDS_via1_HV
    NEW M1 ( 31600 600 ) ( 32800 * )
    NEW M1 ( 21400 200 ) ( 31600 * )
    NEW M1 ( 31600 200 ) ( * 600 )
    NEW M1 ( 21400 200 ) ( * 600 )
    NEW M1 ( 20200 600 ) ( 21400 * )
    NEW M2 ( 20200 600 ) ( * 1200 )
    NEW M2 ( 20000 1200 ) ( 20200 * )
    NEW M2 ( 20000 1200 ) ( * 2800 )
    NEW M2 ( 20000 2800 ) ( 20200 * )
    NEW M2 ( 20200 2800 ) ( * 6400 ) CDS_via1_VV
    NEW M2 ( 20200 600 ) CDS_via1_HV
 ;
- DAT_I[3]
  ( PIN DAT_I[3] ) ( g247_730256179 A )
  + ROUTED M2 ( 33800 400 ) ( 34070 * 0 )
    NEW M2 ( 33800 400 ) ( * 2000 ) CDS_via2
    NEW M3 ( 29400 2000 ) ( 33800 * )
    NEW M3 ( 26600 1800 ) ( 29400 * )
    NEW M3 ( 29400 1800 ) ( * 2000 )
    NEW M3 ( 26600 1800 ) ( * 2000 )
    NEW M3 ( 22000 2000 ) ( 26600 * )
    NEW M4 ( 22000 2000 ) ( * 7800 ) CDS_via3
    NEW M3 ( 20800 7800 ) ( 22000 * )
    NEW M3 ( 17200 7700 ) ( 20800 * )
    NEW M3 ( 20800 7700 ) ( * 7800 )
    NEW M3 ( 17200 7700 ) ( * 7800 )
    NEW M3 ( 16000 7800 ) ( 17200 * )
    NEW M2 ( 16000 6600 ) ( * 7800 ) CDS_via2
    NEW M4 ( 22000 2000 ) CDS_via3
    NEW M2 ( 16000 6600 ) CDS_via1_VV
 ;
- DAT_I[2]
  ( PIN DAT_I[2] ) ( g248_730256179 A )
  + ROUTED M2 ( 34800 400 ) ( 35035 * 0 )
    NEW M2 ( 34800 400 ) ( * 1600 ) CDS_via1_HV
    NEW M1 ( 30600 1600 ) ( 34800 * )
    NEW M1 ( 27800 1400 ) ( 30600 * )
    NEW M1 ( 30600 1400 ) ( * 1600 )
    NEW M1 ( 27800 1400 ) ( * 1600 )
    NEW M1 ( 27200 1600 ) ( 27800 * )
    NEW M2 ( 27200 1600 ) ( * 6800 )
    NEW M2 ( 27000 6800 ) ( 27200 * )
    NEW M2 ( 27000 6800 ) ( * 8600 ) CDS_via1_VV
    NEW M2 ( 27200 1600 ) CDS_via1_HV
 ;
- DAT_I[1]
  ( PIN DAT_I[1] ) ( g249_730256179 A )
  + ROUTED M2 ( 36000 400 0 ) ( * 3400 ) CDS_via2
    NEW M3 ( 32400 3400 ) ( 36000 * )
    NEW M3 ( 32400 3400 ) ( * 3500 )
    NEW M3 ( 30400 3500 ) ( 32400 * )
    NEW M3 ( 15400 3400 ) ( 30400 * )
    NEW M3 ( 30400 3400 ) ( * 3500 )
    NEW M2 ( 15400 3400 ) ( * 4600 )
    NEW M2 ( 15400 4600 ) ( 15500 * )
    NEW M2 ( 15500 4600 ) ( * 6600 )
    NEW M2 ( 15400 6600 ) ( 15500 * )
    NEW M2 ( 15400 6600 ) ( * 8600 ) CDS_via1_VV
    NEW M3 ( 15400 3400 ) CDS_via2
 ;
- DAT_I[0]
  ( PIN DAT_I[0] ) ( g250_730256179 A )
  + ROUTED M2 ( 36600 400 ) ( 36965 * 0 )
    NEW M2 ( 36600 400 ) ( * 800 ) CDS_via1_HV
    NEW M1 ( 33200 800 ) ( 36600 * )
    NEW M1 ( 33200 800 ) ( * 1000 )
    NEW M1 ( 31200 1000 ) ( 33200 * )
    NEW M1 ( 21800 800 ) ( 31200 * )
    NEW M1 ( 31200 800 ) ( * 1000 )
    NEW M1 ( 21800 800 ) ( * 900 )
    NEW M1 ( 19800 900 ) ( 21800 * )
    NEW M1 ( 18200 800 ) ( 19800 * )
    NEW M1 ( 19800 800 ) ( * 900 )
    NEW M2 ( 18200 800 ) ( * 2000 )
    NEW M2 ( 18000 2000 ) ( 18200 * )
    NEW M2 ( 18000 2000 ) ( * 5200 )
    NEW M2 ( 18000 5200 ) ( 18200 * )
    NEW M2 ( 18200 5200 ) ( * 6400 ) CDS_via1_VV
    NEW M2 ( 18200 800 ) CDS_via1_HV
 ;
- PIReqDataBE[3]
  ( PIN PIReqDataBE[3] ) ( reg0_temp_reg\[3\] TI )
  + ROUTED M3 ( 400 16265 0 ) ( * 16600 )
    NEW M3 ( 400 16600 ) ( 2400 * ) CDS_via3
    NEW M4 ( 2400 16600 ) ( * 23200 ) CDS_via3
    NEW M3 ( 2400 23200 ) ( 5000 * )
    NEW M3 ( 5000 23000 ) ( * 23200 )
    NEW M3 ( 5000 23000 ) ( 10400 * )
    NEW M3 ( 10400 23000 ) ( * 23200 )
    NEW M3 ( 10400 23200 ) ( 12000 * )
    NEW M3 ( 12000 23000 ) ( * 23200 )
    NEW M3 ( 12000 23000 ) ( 14000 * )
    NEW M3 ( 14000 23000 ) ( * 23200 )
    NEW M3 ( 14000 23200 ) ( 17200 * ) CDS_via2
    NEW M2 ( 17200 23200 ) ( * 24400 ) CDS_via1_VV
 ;
- PIReqDataBE[2]
  ( PIN PIReqDataBE[2] ) ( reg0_temp_reg\[2\] TI )
  + ROUTED M3 ( 400 17210 0 ) ( * 17600 )
    NEW M3 ( 400 17600 ) ( 2800 * ) CDS_via3
    NEW M4 ( 2800 16000 ) ( * 17600 )
    NEW M3 ( 2800 16000 ) ( 5200 * )
    NEW M3 ( 5200 15800 ) ( * 16000 )
    NEW M3 ( 5200 15800 ) ( 8200 * )
    NEW M3 ( 8200 15800 ) ( * 16000 )
    NEW M3 ( 8200 16000 ) ( 21200 * ) CDS_via2
    NEW M2 ( 21200 16000 ) ( * 28200 ) CDS_via2
    NEW M3 ( 21200 28200 ) ( 23400 * ) CDS_via2
    NEW M2 ( 23400 28200 ) ( * 35000 ) CDS_via1_VV
    NEW M4 ( 2800 16000 ) CDS_via3
 ;
- PIReqDataBE[1]
  ( PIN PIReqDataBE[1] ) ( reg0_temp_reg\[1\] TI )
  + ROUTED M3 ( 400 18155 0 ) ( * 18400 )
    NEW M3 ( 400 18400 ) ( 1400 * ) CDS_via3
    NEW M4 ( 1400 18400 ) ( * 31000 ) CDS_via3
    NEW M3 ( 1400 31000 ) ( 27600 * )
    NEW M3 ( 27600 30800 ) ( * 31000 )
    NEW M3 ( 27600 30800 ) ( 30400 * )
    NEW M3 ( 30400 30800 ) ( * 31000 )
    NEW M3 ( 30400 31000 ) ( 31400 * )
    NEW M3 ( 31400 31000 ) ( * 31200 )
    NEW M3 ( 31400 31200 ) ( 33000 * )
    NEW M3 ( 33000 31000 ) ( * 31200 )
    NEW M3 ( 33000 31000 ) ( 33800 * ) CDS_via2
    NEW M2 ( 33800 31000 ) ( * 39600 )
    NEW M2 ( 33200 39600 ) ( 33800 * )
    NEW M2 ( 33200 39600 ) ( * 40000 ) CDS_via1_VV
 ;
- PIReqDataBE[0]
  ( PIN PIReqDataBE[0] ) ( reg0_temp_reg\[0\] TI )
  + ROUTED M3 ( 200 19100 0 ) ( * 19400 ) CDS_via3
    NEW M4 ( 200 19400 ) ( * 39400 ) CDS_via3
    NEW M3 ( 200 39400 ) ( 20000 * ) CDS_via3
    NEW M4 ( 20000 39400 ) ( * 40800 ) CDS_via3
    NEW M3 ( 20000 40800 ) ( 25200 * )
    NEW M3 ( 25200 40600 ) ( * 40800 )
    NEW M3 ( 25200 40600 ) ( 26800 * )
    NEW M3 ( 26800 40600 ) ( * 40800 )
    NEW M3 ( 26800 40800 ) ( 33200 * ) CDS_via2
    NEW M2 ( 33200 40800 ) ( * 42800 ) CDS_via1_VV
 ;
- POReqRDY
  ( PIN POReqRDY )
 ;
- CYC_O
  ( PIN CYC_O ) ( g1398_730256179 Z )
  + ROUTED M2 ( 32800 43600 ) ( * 47400 ) CDS_via1_HV
    NEW M3 ( 32800 43600 ) ( 34600 * )
    NEW M3 ( 34600 43600 ) ( * 43800 )
    NEW M3 ( 34600 43800 ) ( 38200 * )
    NEW M3 ( 38200 43600 ) ( * 43800 )
    NEW M3 ( 38200 43600 ) ( 44000 * )
    NEW M3 ( 44000 43600 ) ( * 43605 )
    NEW M3 ( 44000 43605 ) ( 55200 * 0 )
    NEW M3 ( 32800 43600 ) CDS_via2
 ;
- STB_O
  ( PIN STB_O ) ( drc_bufs2471_730256179 A ) ( g2424_730256179 A )
  ( g2416_730256179 A ) ( g2415_730256179 A ) ( g2414_730256179 A )
  ( g2413_730256179 A ) ( g2412_730256179 A ) ( g2411_730256179 D )
  ( g2410_730256179 D ) ( g2409_730256179 D ) ( g2406_730256179 D )
  ( g2397_730256179 D ) ( g2394_730256179 B ) ( g2390_730256179 A )
  ( FE_OFC6_STB_O Z )
  + ROUTED M3 ( 38800 32400 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 38800 32400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 32800 29200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 27400 29400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 23600 29400 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 23600 29400 ) ( 27400 * ) CDS_via2
    NEW M3 ( 31400 39400 ) ( 33200 * ) CDS_via3
    NEW M2 ( 31400 38000 ) ( * 39400 ) CDS_via2
    NEW M3 ( 31800 29200 ) ( 32800 * ) CDS_via2
    NEW M2 ( 39400 27600 ) ( * 28200 ) CDS_via2
    NEW M1 ( 38800 48000 ) ( 39400 * 0 )
    NEW M2 ( 40400 24000 ) ( * 28200 ) CDS_via2
    NEW M2 ( 40600 35000 ) ( * 36600 ) CDS_via2
    NEW M3 ( 33200 33600 ) ( 38800 * ) CDS_via3
    NEW M4 ( 38800 28200 ) ( * 32400 ) CDS_via3
    NEW M4 ( 38800 32400 ) ( * 33600 )
    NEW M3 ( 38800 28200 ) ( 39400 * )
    NEW M3 ( 39400 28200 ) ( 40400 * )
    NEW M3 ( 40400 28200 ) ( 43200 * ) CDS_via2
    NEW M2 ( 43200 28200 ) ( * 29800 ) CDS_via1_VV
    NEW M2 ( 40000 36600 ) ( * 37600 ) CDS_via1_VV
    NEW M2 ( 40000 37600 ) ( * 39400 ) CDS_via2
    NEW M3 ( 40000 36600 ) ( 40600 * )
    NEW M3 ( 40600 36600 ) ( 43600 * ) CDS_via2
    NEW M2 ( 43600 35000 ) ( * 36600 )
    NEW M2 ( 27600 22200 ) ( * 23400 )
    NEW M2 ( 27200 23400 ) ( 27600 * )
    NEW M2 ( 27200 23400 ) ( * 25400 )
    NEW M2 ( 27200 25400 ) ( 27400 * )
    NEW M2 ( 27400 25400 ) ( * 29400 ) CDS_via1_VV
    NEW M3 ( 27400 29400 ) ( 29000 * )
    NEW M3 ( 29000 29200 ) ( * 29400 )
    NEW M3 ( 29000 29200 ) ( 31800 * ) CDS_via2
    NEW M2 ( 31800 29200 ) ( * 30400 )
    NEW M2 ( 31600 30400 ) ( 31800 * )
    NEW M2 ( 31600 30400 ) ( * 32600 ) CDS_via1_VV
    NEW M2 ( 31600 32600 ) ( * 33600 ) CDS_via2
    NEW M3 ( 31600 33600 ) ( 33200 * ) CDS_via3
    NEW M4 ( 33200 33600 ) ( * 39400 )
    NEW M3 ( 33200 39400 ) ( 33800 * )
    NEW M3 ( 33800 39200 ) ( * 39400 )
    NEW M3 ( 33800 39200 ) ( 37000 * )
    NEW M3 ( 37000 39200 ) ( * 39400 )
    NEW M3 ( 37000 39400 ) ( 40000 * )
    NEW M2 ( 40000 39400 ) ( * 40600 )
    NEW M2 ( 40000 40600 ) ( 40200 * )
    NEW M2 ( 40200 40600 ) ( * 42800 )
    NEW M2 ( 40000 42800 ) ( 40200 * )
    NEW M2 ( 40000 42800 ) ( * 44000 ) CDS_via2
    NEW M3 ( 38800 44000 ) ( 40000 * )
    NEW M2 ( 38800 44000 ) ( * 45400 ) CDS_via1_VV
    NEW M2 ( 38800 45400 ) ( * 48000 ) CDS_via1_HV
    NEW M3 ( 38800 48000 ) ( 39400 * )
    NEW M3 ( 39400 48000 ) ( * 48600 )
    NEW M3 ( 39400 48600 ) ( 41200 * )
    NEW M3 ( 41200 48500 ) ( * 48600 )
    NEW M3 ( 41200 48500 ) ( 43800 * )
    NEW M3 ( 43800 48500 ) ( * 48600 )
    NEW M3 ( 43800 48600 ) ( 48000 * )
    NEW M3 ( 48000 48200 ) ( * 48600 )
    NEW M3 ( 48000 48200 ) ( 54200 * )
    NEW M3 ( 54200 48200 ) ( * 48600 )
    NEW M3 ( 54200 48600 ) ( 55200 * )
    NEW M3 ( 55200 48330 0 ) ( * 48600 )
    NEW M3 ( 23600 29400 ) CDS_via2
    NEW M2 ( 23600 29400 ) CDS_via1_VV
    NEW M2 ( 31400 38000 ) CDS_via1_VV
    NEW M2 ( 32800 29200 ) CDS_via1_VV
    NEW M3 ( 38800 32400 ) CDS_via2
    NEW M2 ( 38800 32400 ) CDS_via1_VV
    NEW M2 ( 39400 27600 ) CDS_via1_VV
    NEW M2 ( 40400 24000 ) CDS_via1_VV
    NEW M2 ( 40600 35000 ) CDS_via1_VV
    NEW M4 ( 38800 28200 ) CDS_via3
    NEW M3 ( 40000 36600 ) CDS_via2
    NEW M2 ( 43600 35000 ) CDS_via1_VV
    NEW M2 ( 27600 22200 ) CDS_via1_HV_2cut_S
    NEW M3 ( 38800 44000 ) CDS_via2
    NEW M3 ( 38800 48000 ) CDS_via2
 ;
- WE_O
  ( PIN WE_O ) ( g1399_730256179 Z )
  + ROUTED M2 ( 31200 48400 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 31200 48400 ) ( * 48600 ) CDS_via2
    NEW M3 ( 31200 48600 ) ( 31600 * )
    NEW M3 ( 31600 48600 ) ( * 48800 )
    NEW M3 ( 31600 48800 ) ( 39400 * )
    NEW M3 ( 39400 48800 ) ( * 49000 )
    NEW M3 ( 39400 49000 ) ( 41600 * )
    NEW M3 ( 41600 48800 ) ( * 49000 )
    NEW M3 ( 41600 48800 ) ( 43400 * )
    NEW M3 ( 43400 48800 ) ( * 49200 )
    NEW M3 ( 43400 49200 ) ( 48400 * )
    NEW M3 ( 48400 48800 ) ( * 49200 )
    NEW M3 ( 48400 48800 ) ( 55200 * )
    NEW M3 ( 55200 48800 ) ( * 49275 0 )
    NEW M2 ( 31200 48400 ) CDS_via1_VV_2cut_NPref_N
 ;
- PORespCNTL[7]
  ( PIN PORespCNTL[7] )
 ;
- PORespCNTL[6]
  ( PIN PORespCNTL[6] )
 ;
- PORespCNTL[5]
  ( PIN PORespCNTL[5] )
 ;
- PORespCNTL[4]
  ( PIN PORespCNTL[4] )
 ;
- PORespCNTL[3]
  ( PIN PORespCNTL[3] )
 ;
- PORespCNTL[0]
  ( PIN PORespCNTL[0] ) ( g1397_730256179 Z )
  + ROUTED M2 ( 27400 48600 ) ( * 49600 )
    NEW M2 ( 27200 49600 ) ( 27400 * )
    NEW M3 ( 14800 49600 ) ( 27200 * ) CDS_via2_NPrefDir
    NEW M3 ( 14800 49600 ) ( * 49800 )
    NEW M3 ( 12400 49800 ) ( 14800 * )
    NEW M3 ( 12400 49600 ) ( * 49800 )
    NEW M3 ( 5000 49600 ) ( 12400 * )
    NEW M4 ( 5000 49200 ) ( * 49600 ) CDS_via3
    NEW M4 ( 5000 49200 ) ( 5200 * )
    NEW M4 ( 5200 28800 ) ( * 49200 )
    NEW M3 ( 400 28800 ) ( 5200 * ) CDS_via3
    NEW M3 ( 400 28510 0 ) ( * 28800 )
    NEW M2 ( 27400 48600 ) CDS_via1_HV
 ;
- PORespDATA[31]
  ( PIN PORespDATA[31] ) ( g217_730256179 Z )
  + ROUTED M2 ( 6600 9000 ) ( * 9600 )
    NEW M2 ( 6600 9600 ) ( 6800 * )
    NEW M2 ( 6800 9600 ) ( * 11400 )
    NEW M2 ( 6200 11400 ) ( 6800 * )
    NEW M2 ( 6200 11400 ) ( * 13800 ) CDS_via1_HV
    NEW M1 ( 1400 13800 ) ( 6200 * )
    NEW M2 ( 1400 13800 ) ( * 15000 )
    NEW M2 ( 1300 15000 ) ( 1400 * )
    NEW M2 ( 1300 15000 ) ( * 17200 )
    NEW M2 ( 1300 17200 ) ( 1400 * )
    NEW M2 ( 1400 17200 ) ( * 17800 )
    NEW M2 ( 1000 17800 ) ( 1400 * )
    NEW M2 ( 1000 17800 ) ( * 28000 )
    NEW M2 ( 1000 28000 ) ( 1400 * )
    NEW M2 ( 1400 28000 ) ( * 29200 ) CDS_via2
    NEW M3 ( 400 29200 ) ( 1400 * )
    NEW M3 ( 400 29200 ) ( * 29450 0 )
    NEW M2 ( 6600 9000 ) CDS_via1_VV
    NEW M2 ( 1400 13800 ) CDS_via1_HV
 ;
- PORespDATA[30]
  ( PIN PORespDATA[30] ) ( g220_730256179 Z )
  + ROUTED M2 ( 6600 11800 ) ( * 13200 ) CDS_via2
    NEW M3 ( 1600 13200 ) ( 6600 * )
    NEW M2 ( 1600 13200 ) ( * 30000 ) CDS_via2
    NEW M3 ( 400 30000 ) ( 1600 * )
    NEW M3 ( 400 30000 ) ( * 30390 0 )
    NEW M2 ( 6600 11800 ) CDS_via1_VV
    NEW M3 ( 1600 13200 ) CDS_via2
 ;
- PORespDATA[29]
  ( PIN PORespDATA[29] ) ( g221_730256179 Z )
  + ROUTED M2 ( 6600 29800 ) ( * 30600 ) CDS_via2
    NEW M3 ( 6000 30600 ) ( 6600 * )
    NEW M3 ( 2200 30400 ) ( 6000 * )
    NEW M3 ( 6000 30400 ) ( * 30600 )
    NEW M3 ( 2200 30400 ) ( * 30600 )
    NEW M3 ( 400 30600 ) ( 2200 * )
    NEW M3 ( 400 30600 ) ( * 31330 0 )
    NEW M2 ( 6600 29800 ) CDS_via1_VV
 ;
- PORespDATA[28]
  ( PIN PORespDATA[28] ) ( g222_730256179 Z )
  + ROUTED M2 ( 8600 24600 ) ( * 25400 )
    NEW M2 ( 8600 25400 ) ( 9200 * )
    NEW M2 ( 9200 25400 ) ( * 27800 )
    NEW M2 ( 9000 27800 ) ( 9200 * )
    NEW M2 ( 9000 27800 ) ( * 29800 )
    NEW M2 ( 9000 29800 ) ( 9200 * )
    NEW M2 ( 9200 29800 ) ( * 31800 ) CDS_via2
    NEW M3 ( 400 31800 ) ( 9200 * )
    NEW M3 ( 400 31800 ) ( * 32270 0 )
    NEW M2 ( 8600 24600 ) CDS_via1_VV
 ;
- PORespDATA[27]
  ( PIN PORespDATA[27] ) ( g223_730256179 Z )
  + ROUTED M2 ( 6600 22200 ) ( * 23600 ) CDS_via2
    NEW M3 ( 5400 23600 ) ( 6600 * )
    NEW M2 ( 5400 23600 ) ( * 33000 ) CDS_via2
    NEW M3 ( 400 33000 ) ( 5400 * )
    NEW M3 ( 400 33000 ) ( * 33210 0 )
    NEW M2 ( 6600 22200 ) CDS_via1_VV
    NEW M3 ( 5400 23600 ) CDS_via2
 ;
- PORespDATA[26]
  ( PIN PORespDATA[26] ) ( g224_730256179 Z )
  + ROUTED M2 ( 8600 29800 ) ( * 32200 )
    NEW M2 ( 8400 32200 ) ( 8600 * )
    NEW M2 ( 8400 32200 ) ( * 34000 ) CDS_via2_NPrefDir
    NEW M3 ( 8400 34000 ) ( * 34155 )
    NEW M3 ( 400 34155 0 ) ( 8400 * )
    NEW M2 ( 8600 29800 ) CDS_via1_VV
 ;
- PORespDATA[25]
  ( PIN PORespDATA[25] ) ( g225_730256179 Z )
  + ROUTED M2 ( 6600 27400 ) ( * 29400 )
    NEW M2 ( 5800 29400 ) ( 6600 * )
    NEW M2 ( 5800 29400 ) ( * 34800 ) CDS_via2
    NEW M3 ( 400 34800 ) ( 5800 * )
    NEW M3 ( 400 34800 ) ( * 35100 0 )
    NEW M2 ( 6600 27400 ) CDS_via1_VV
 ;
- PORespDATA[24]
  ( PIN PORespDATA[24] ) ( g226_730256179 Z )
  + ROUTED M2 ( 6600 24600 ) ( * 27000 )
    NEW M2 ( 6600 27000 ) ( 6800 * )
    NEW M2 ( 6800 27000 ) ( * 27400 )
    NEW M2 ( 6800 27400 ) ( 7000 * )
    NEW M2 ( 7000 27400 ) ( * 31200 )
    NEW M2 ( 6800 31200 ) ( 7000 * )
    NEW M2 ( 6800 31200 ) ( * 34400 )
    NEW M2 ( 6800 34400 ) ( 7000 * )
    NEW M2 ( 7000 34400 ) ( * 35600 ) CDS_via2
    NEW M3 ( 400 35600 ) ( 7000 * )
    NEW M3 ( 400 35600 ) ( * 36045 0 )
    NEW M2 ( 6600 24600 ) CDS_via1_VV
 ;
- PORespDATA[23]
  ( PIN PORespDATA[23] ) ( g227_730256179 Z )
  + ROUTED M2 ( 7800 19400 ) ( * 26400 )
    NEW M2 ( 7800 26400 ) ( 8000 * )
    NEW M2 ( 8000 26400 ) ( * 29800 )
    NEW M2 ( 7800 29800 ) ( 8000 * )
    NEW M2 ( 7800 29800 ) ( * 36600 ) CDS_via2
    NEW M3 ( 400 36600 ) ( 7800 * )
    NEW M3 ( 400 36600 ) ( * 36990 0 )
    NEW M2 ( 7800 19400 ) CDS_via1_VV
 ;
- PORespDATA[22]
  ( PIN PORespDATA[22] ) ( g228_730256179 Z )
  + ROUTED M2 ( 8600 22200 ) ( * 24000 ) CDS_via2
    NEW M3 ( 6800 24000 ) ( 8600 * )
    NEW M3 ( 6800 24000 ) ( * 24200 )
    NEW M3 ( 5000 24200 ) ( 6800 * )
    NEW M3 ( 2200 24000 ) ( 5000 * )
    NEW M3 ( 5000 24000 ) ( * 24200 )
    NEW M4 ( 2200 24000 ) ( * 37600 ) CDS_via3
    NEW M3 ( 400 37600 ) ( 2200 * )
    NEW M3 ( 400 37600 ) ( * 37935 0 )
    NEW M2 ( 8600 22200 ) CDS_via1_VV
    NEW M4 ( 2200 24000 ) CDS_via3
 ;
- PORespDATA[21]
  ( PIN PORespDATA[21] ) ( g229_730256179 Z )
  + ROUTED M2 ( 8600 17000 ) ( * 18200 ) CDS_via2
    NEW M3 ( 2800 18200 ) ( 8600 * )
    NEW M4 ( 2800 18200 ) ( * 38600 ) CDS_via3
    NEW M3 ( 400 38600 ) ( 2800 * )
    NEW M3 ( 400 38600 ) ( * 38880 0 )
    NEW M2 ( 8600 17000 ) CDS_via1_VV
    NEW M4 ( 2800 18200 ) CDS_via3
 ;
- PORespDATA[20]
  ( PIN PORespDATA[20] ) ( g230_730256179 Z )
  + ROUTED M2 ( 10600 24600 ) ( * 25800 )
    NEW M2 ( 10600 25800 ) ( 10800 * )
    NEW M2 ( 10800 25800 ) ( * 28800 )
    NEW M2 ( 10600 28800 ) ( 10800 * )
    NEW M2 ( 10600 28800 ) ( * 29800 )
    NEW M2 ( 10400 29800 ) ( 10600 * )
    NEW M2 ( 10400 29800 ) ( * 32200 )
    NEW M2 ( 10400 32200 ) ( 10600 * )
    NEW M2 ( 10600 32200 ) ( * 33200 ) CDS_via2
    NEW M3 ( 6000 33200 ) ( 10600 * )
    NEW M4 ( 6000 33200 ) ( * 40200 ) CDS_via3
    NEW M3 ( 400 40200 ) ( 6000 * )
    NEW M3 ( 400 39825 0 ) ( * 40200 )
    NEW M2 ( 10600 24600 ) CDS_via1_VV
    NEW M4 ( 6000 33200 ) CDS_via3
 ;
- PORespDATA[19]
  ( PIN PORespDATA[19] ) ( g231_730256179 Z )
  + ROUTED M3 ( 10000 34000 ) RECT ( -230 -50 50 50 )
    NEW M2 ( 10600 22200 ) ( * 24200 )
    NEW M2 ( 10400 24200 ) ( 10600 * )
    NEW M2 ( 10400 24200 ) ( * 29600 )
    NEW M2 ( 10200 29600 ) ( 10400 * )
    NEW M2 ( 10200 29600 ) ( * 34000 ) CDS_via2
    NEW M3 ( 10000 34000 ) ( 10200 * )
    NEW M4 ( 10000 34000 ) ( * 41000 ) CDS_via3
    NEW M3 ( 5400 41000 ) ( 10000 * )
    NEW M3 ( 1000 40800 ) ( 5400 * )
    NEW M3 ( 5400 40800 ) ( * 41000 )
    NEW M3 ( 1000 40800 ) ( * 41000 )
    NEW M3 ( 400 41000 ) ( 1000 * )
    NEW M3 ( 400 40770 0 ) ( * 41000 )
    NEW M2 ( 10600 22200 ) CDS_via1_VV
    NEW M4 ( 10000 34000 ) CDS_via3
 ;
- PORespDATA[18]
  ( PIN PORespDATA[18] ) ( g232_730256179 Z )
  + ROUTED M2 ( 6600 17000 ) ( * 21800 ) CDS_via2
    NEW M3 ( 5000 21800 ) ( 6600 * )
    NEW M2 ( 5000 21800 ) ( * 23000 )
    NEW M2 ( 4900 23000 ) ( 5000 * )
    NEW M2 ( 4900 23000 ) ( * 37800 )
    NEW M2 ( 4900 37800 ) ( 5000 * )
    NEW M2 ( 5000 37800 ) ( * 41400 ) CDS_via2
    NEW M3 ( 400 41400 ) ( 5000 * )
    NEW M3 ( 400 41400 ) ( * 41715 0 )
    NEW M2 ( 6600 17000 ) CDS_via1_VV
    NEW M3 ( 5000 21800 ) CDS_via2
 ;
- PORespDATA[17]
  ( PIN PORespDATA[17] ) ( g233_730256179 Z )
  + ROUTED M2 ( 10000 14000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 3600 14000 ) ( 10000 * ) CDS_via2
    NEW M4 ( 3600 14000 ) ( * 15000 )
    NEW M4 ( 3600 15000 ) ( 3800 * )
    NEW M4 ( 3800 15000 ) ( * 19200 )
    NEW M4 ( 3600 19200 ) ( 3800 * )
    NEW M4 ( 3600 19200 ) ( * 43000 ) CDS_via3
    NEW M3 ( 400 43000 ) ( 3600 * )
    NEW M3 ( 400 42660 0 ) ( * 43000 )
    NEW M2 ( 10000 14000 ) CDS_via1_VV
    NEW M4 ( 3600 14000 ) CDS_via3
 ;
- PORespDATA[16]
  ( PIN PORespDATA[16] ) ( g234_730256179 Z )
  + ROUTED M2 ( 7800 14200 ) ( 8000 * ) CDS_via1_VV
    NEW M2 ( 7800 14200 ) ( * 16400 ) CDS_via2
    NEW M3 ( 5600 16400 ) ( 7800 * )
    NEW M2 ( 5600 16400 ) ( * 17600 )
    NEW M2 ( 5500 17600 ) ( 5600 * )
    NEW M2 ( 5500 17600 ) ( * 23000 )
    NEW M2 ( 5500 23000 ) ( 5600 * )
    NEW M2 ( 5600 23000 ) ( * 35400 )
    NEW M2 ( 5600 35400 ) ( 5800 * )
    NEW M2 ( 5800 35400 ) ( * 37800 )
    NEW M2 ( 5600 37800 ) ( 5800 * )
    NEW M2 ( 5600 37800 ) ( * 43400 ) CDS_via2
    NEW M3 ( 4000 43400 ) ( 5600 * )
    NEW M3 ( 4000 43400 ) ( * 43600 )
    NEW M3 ( 1000 43600 ) ( 4000 * )
    NEW M3 ( 400 43400 ) ( 1000 * )
    NEW M3 ( 1000 43400 ) ( * 43600 )
    NEW M3 ( 400 43400 ) ( * 43605 0 )
    NEW M3 ( 5600 16400 ) CDS_via2
 ;
- PORespDATA[15]
  ( PIN PORespDATA[15] ) ( g235_730256179 Z )
  + ROUTED M2 ( 10600 11800 ) ( * 12400 ) CDS_via2
    NEW M3 ( 7800 12400 ) ( 10600 * )
    NEW M3 ( 7800 12400 ) ( * 12600 )
    NEW M3 ( 6200 12600 ) ( 7800 * )
    NEW M3 ( 4800 12400 ) ( 6200 * )
    NEW M3 ( 6200 12400 ) ( * 12600 )
    NEW M4 ( 4800 12400 ) ( * 17200 )
    NEW M4 ( 4800 17200 ) ( 5000 * )
    NEW M4 ( 5000 17200 ) ( * 28200 )
    NEW M4 ( 4800 28200 ) ( 5000 * )
    NEW M4 ( 4800 28200 ) ( * 44200 ) CDS_via3
    NEW M3 ( 400 44200 ) ( 4800 * )
    NEW M3 ( 400 44200 ) ( * 44550 0 )
    NEW M2 ( 10600 11800 ) CDS_via1_VV
    NEW M4 ( 4800 12400 ) CDS_via3
 ;
- PORespDATA[14]
  ( PIN PORespDATA[14] ) ( g236_730256179 Z )
  + ROUTED M2 ( 12000 14200 ) ( * 15000 ) CDS_via2
    NEW M3 ( 10800 15000 ) ( 12000 * )
    NEW M3 ( 9000 14800 ) ( 10800 * )
    NEW M3 ( 10800 14800 ) ( * 15000 )
    NEW M3 ( 9000 14800 ) ( * 15000 )
    NEW M3 ( 8000 15000 ) ( 9000 * )
    NEW M3 ( 8000 15000 ) ( * 15200 )
    NEW M3 ( 6200 15200 ) ( 8000 * )
    NEW M3 ( 5600 15000 ) ( 6200 * )
    NEW M3 ( 6200 15000 ) ( * 15200 )
    NEW M4 ( 5600 15000 ) ( * 28400 )
    NEW M4 ( 5600 28400 ) ( 5800 * )
    NEW M4 ( 5800 28400 ) ( * 32600 )
    NEW M4 ( 5600 32600 ) ( 5800 * )
    NEW M4 ( 5600 32600 ) ( * 40800 )
    NEW M4 ( 5600 40800 ) ( 5800 * )
    NEW M4 ( 5800 40800 ) ( * 44600 )
    NEW M4 ( 5600 44600 ) ( 5800 * )
    NEW M4 ( 5600 44600 ) ( * 45200 ) CDS_via3
    NEW M3 ( 400 45200 ) ( 5600 * )
    NEW M3 ( 400 45200 ) ( * 45495 0 )
    NEW M2 ( 12000 14200 ) CDS_via1_VV
    NEW M4 ( 5600 15000 ) CDS_via3
 ;
- PORespDATA[13]
  ( PIN PORespDATA[13] ) ( g237_730256179 Z )
  + ROUTED M2 ( 8600 11800 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 8600 11800 ) ( * 12000 ) CDS_via2
    NEW M3 ( 6600 12000 ) ( 8600 * )
    NEW M3 ( 4400 11800 ) ( 6600 * )
    NEW M3 ( 6600 11800 ) ( * 12000 )
    NEW M3 ( 4400 11800 ) ( * 12000 )
    NEW M3 ( 3200 12000 ) ( 4400 * )
    NEW M4 ( 3200 12000 ) ( * 13600 )
    NEW M4 ( 3000 13600 ) ( 3200 * )
    NEW M4 ( 3000 13600 ) ( * 15400 )
    NEW M4 ( 3000 15400 ) ( 3200 * )
    NEW M4 ( 3200 15400 ) ( * 39200 )
    NEW M4 ( 3000 39200 ) ( 3200 * )
    NEW M4 ( 3000 39200 ) ( * 43400 )
    NEW M4 ( 3000 43400 ) ( 3200 * )
    NEW M4 ( 3200 43400 ) ( * 46200 ) CDS_via3
    NEW M3 ( 400 46200 ) ( 3200 * )
    NEW M3 ( 400 46200 ) ( * 46440 0 )
    NEW M2 ( 8600 11800 ) CDS_via1_VV
    NEW M4 ( 3200 12000 ) CDS_via3
 ;
- PORespDATA[12]
  ( PIN PORespDATA[12] ) ( g238_730256179 Z )
  + ROUTED M2 ( 10600 17000 ) ( * 17600 ) CDS_via2
    NEW M3 ( 4400 17600 ) ( 10600 * )
    NEW M4 ( 4400 17600 ) ( * 47000 ) CDS_via3
    NEW M3 ( 400 47000 ) ( 4400 * )
    NEW M3 ( 400 47000 ) ( * 47385 0 )
    NEW M2 ( 10600 17000 ) CDS_via1_VV
    NEW M4 ( 4400 17600 ) CDS_via3
 ;
- PORespDATA[11]
  ( PIN PORespDATA[11] ) ( g239_730256179 Z )
  + ROUTED M2 ( 7600 6600 ) ( * 8800 ) CDS_via2
    NEW M3 ( 1600 8800 ) ( 7600 * )
    NEW M3 ( 1600 8800 ) ( * 9000 )
    NEW M3 ( 1400 9000 ) ( 1600 * )
    NEW M3 ( 1400 9000 ) ( * 9200 )
    NEW M3 ( 800 9200 ) ( 1400 * )
    NEW M4 ( 800 9200 ) ( * 48000 ) CDS_via3
    NEW M3 ( 400 48000 ) ( 800 * )
    NEW M3 ( 400 48000 ) ( * 48330 0 )
    NEW M2 ( 7600 6600 ) CDS_via1_VV
    NEW M4 ( 800 9200 ) CDS_via3
 ;
- PORespDATA[10]
  ( PIN PORespDATA[10] ) ( g240_730256179 Z )
  + ROUTED M2 ( 9400 9000 ) ( * 10600 ) CDS_via2
    NEW M3 ( 6800 10600 ) ( 9400 * )
    NEW M4 ( 6800 10600 ) ( * 49000 ) CDS_via3
    NEW M3 ( 400 49000 ) ( 6800 * )
    NEW M3 ( 400 49000 ) ( * 49275 0 )
    NEW M2 ( 9400 9000 ) CDS_via1_VV
    NEW M4 ( 6800 10600 ) CDS_via3
 ;
- PORespDATA[9]
  ( PIN PORespDATA[9] ) ( g241_730256179 Z )
  + ROUTED M2 ( 11800 5600 ) ( * 6200 ) CDS_via1_VV
    NEW M3 ( 8000 5600 ) ( 11800 * ) CDS_via2
    NEW M4 ( 8000 5600 ) ( * 14200 )
    NEW M4 ( 8000 14200 ) ( 8200 * )
    NEW M4 ( 8200 14200 ) ( * 26600 )
    NEW M4 ( 8000 26600 ) ( 8200 * )
    NEW M4 ( 8000 26600 ) ( * 50000 ) CDS_via3
    NEW M3 ( 7400 50000 ) ( 8000 * )
    NEW M3 ( 7400 50000 ) ( * 50200 )
    NEW M3 ( 4600 50200 ) ( 7400 * )
    NEW M3 ( 400 50000 ) ( 4600 * )
    NEW M3 ( 4600 50000 ) ( * 50200 )
    NEW M3 ( 400 50000 ) ( * 50220 0 )
    NEW M4 ( 8000 5600 ) CDS_via3
 ;
- PORespDATA[8]
  ( PIN PORespDATA[8] ) ( g242_730256179 Z )
  + ROUTED M2 ( 12000 9000 ) ( * 11400 ) CDS_via2
    NEW M3 ( 7200 11400 ) ( 12000 * )
    NEW M4 ( 7200 11400 ) ( * 12000 )
    NEW M4 ( 7200 12000 ) ( 7400 * )
    NEW M4 ( 7400 12000 ) ( * 14000 )
    NEW M4 ( 7200 14000 ) ( 7400 * )
    NEW M4 ( 7200 14000 ) ( * 30800 )
    NEW M4 ( 7200 30800 ) ( 7400 * )
    NEW M4 ( 7400 30800 ) ( * 49400 )
    NEW M4 ( 7200 49400 ) ( 7400 * )
    NEW M4 ( 7200 49400 ) ( * 50800 ) CDS_via3
    NEW M3 ( 400 50800 ) ( 7200 * )
    NEW M3 ( 400 50800 ) ( * 51165 0 )
    NEW M2 ( 12000 9000 ) CDS_via1_VV
    NEW M4 ( 7200 11400 ) CDS_via3
 ;
- PORespDATA[7]
  ( PIN PORespDATA[7] ) ( g243_730256179 Z )
  + ROUTED M2 ( 9600 6600 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 6600 6600 ) ( 9600 * ) CDS_via2
    NEW M4 ( 6600 6600 ) ( * 8800 )
    NEW M4 ( 6400 8800 ) ( 6600 * )
    NEW M4 ( 6400 8800 ) ( * 10200 )
    NEW M4 ( 6200 10200 ) ( 6400 * )
    NEW M4 ( 6200 10200 ) ( * 27800 )
    NEW M4 ( 6200 27800 ) ( 6400 * )
    NEW M4 ( 6400 27800 ) ( * 45200 )
    NEW M4 ( 6200 45200 ) ( 6400 * )
    NEW M4 ( 6200 45200 ) ( * 49400 )
    NEW M4 ( 6200 49400 ) ( 6400 * )
    NEW M4 ( 6400 49400 ) ( * 51800 ) CDS_via3
    NEW M3 ( 400 51800 ) ( 6400 * )
    NEW M3 ( 400 51800 ) ( * 52110 0 )
    NEW M2 ( 9600 6600 ) CDS_via1_VV
    NEW M4 ( 6600 6600 ) CDS_via3
 ;
- PORespDATA[6]
  ( PIN PORespDATA[6] ) ( g244_730256179 Z )
  + ROUTED M2 ( 9600 19400 ) ( 9800 * ) CDS_via1_VV
    NEW M2 ( 9600 19400 ) ( * 19800 ) CDS_via2
    NEW M3 ( 4000 19800 ) ( 9600 * )
    NEW M4 ( 4000 19800 ) ( * 43600 )
    NEW M4 ( 3800 43600 ) ( 4000 * )
    NEW M4 ( 3800 43600 ) ( * 47400 )
    NEW M4 ( 3800 47400 ) ( 4000 * )
    NEW M4 ( 4000 47400 ) ( * 52800 ) CDS_via3
    NEW M3 ( 400 52800 ) ( 4000 * )
    NEW M3 ( 400 52800 ) ( * 53055 0 )
    NEW M4 ( 4000 19800 ) CDS_via3
 ;
- PORespDATA[5]
  ( PIN PORespDATA[5] ) ( g245_730256179 Z )
  + ROUTED M2 ( 16600 9000 ) ( * 10600 ) CDS_via2
    NEW M3 ( 15400 10600 ) ( 16600 * )
    NEW M4 ( 15400 10600 ) ( * 11200 )
    NEW M4 ( 15200 11200 ) ( 15400 * )
    NEW M4 ( 15200 11200 ) ( * 15800 )
    NEW M4 ( 15200 15800 ) ( 15400 * )
    NEW M4 ( 15400 15800 ) ( * 54000 ) CDS_via3
    NEW M3 ( 400 54000 0 ) ( 15400 * )
    NEW M2 ( 16600 9000 ) CDS_via1_VV
    NEW M4 ( 15400 10600 ) CDS_via3
 ;
- PORespDATA[4]
  ( PIN PORespDATA[4] ) ( g246_730256179 Z )
  + ROUTED M2 ( 19400 5000 ) ( * 6200 ) CDS_via1_VV
    NEW M2 ( 19400 5000 ) ( 19600 * )
    NEW M2 ( 19600 2000 ) ( * 5000 )
    NEW M2 ( 19400 2000 ) ( 19600 * )
    NEW M2 ( 19400 400 ) ( * 2000 )
    NEW M1 ( 14800 400 ) ( 19400 * ) CDS_via1_HV
    NEW M1 ( 3000 200 ) ( 14800 * )
    NEW M1 ( 14800 200 ) ( * 400 )
    NEW M1 ( 3000 200 ) ( * 400 )
    NEW M1 ( 600 400 ) ( 3000 * )
    NEW M2 ( 300 400 0 ) ( 600 * ) CDS_via1_HV
 ;
- PORespDATA[3]
  ( PIN PORespDATA[3] ) ( g247_730256179 Z )
  + ROUTED M2 ( 15200 5000 ) ( * 6200 ) CDS_via1_VV
    NEW M2 ( 15000 3000 ) ( * 5000 )
    NEW M2 ( 15000 5000 ) ( 15200 * )
    NEW M2 ( 15000 3000 ) ( 15200 * )
    NEW M2 ( 15200 1600 ) ( * 3000 )
    NEW M1 ( 3800 1600 ) ( 15200 * ) CDS_via1_HV
    NEW M1 ( 2200 1400 ) ( 3800 * )
    NEW M1 ( 3800 1400 ) ( * 1600 )
    NEW M1 ( 2200 1400 ) ( * 1600 )
    NEW M1 ( 1600 1600 ) ( 2200 * )
    NEW M2 ( 1600 400 ) ( * 1600 ) CDS_via1_HV
    NEW M2 ( 1265 400 0 ) ( 1600 * )
 ;
- PORespDATA[2]
  ( PIN PORespDATA[2] ) ( g248_730256179 Z )
  + ROUTED M2 ( 27600 9200 ) RECT ( -50 -130 250 90 )
    NEW M2 ( 27600 9160 ) ( 27800 * ) CDS_via1_VV
    NEW M2 ( 27600 9160 ) ( * 9200 ) CDS_via2
    NEW M3 ( 8800 9200 ) ( 27600 * )
    NEW M4 ( 8800 600 ) ( * 9200 ) CDS_via3
    NEW M3 ( 8200 600 ) ( 8800 * ) CDS_via3
    NEW M3 ( 3200 400 ) ( 8200 * )
    NEW M3 ( 8200 400 ) ( * 600 )
    NEW M3 ( 3200 400 ) ( * 600 )
    NEW M3 ( 2600 600 ) ( 3200 * )
    NEW M2 ( 2600 400 ) ( * 600 ) CDS_via2
    NEW M2 ( 2230 400 0 ) ( 2600 * )
 ;
- PORespDATA[1]
  ( PIN PORespDATA[1] ) ( g249_730256179 Z )
  + ROUTED M2 ( 14600 6200 ) ( * 8600 ) CDS_via1_VV
    NEW M2 ( 14400 5000 ) ( * 6200 )
    NEW M2 ( 14400 6200 ) ( 14600 * )
    NEW M2 ( 14400 5000 ) ( 14600 * )
    NEW M2 ( 14600 1800 ) ( * 5000 )
    NEW M2 ( 14400 1800 ) ( 14600 * )
    NEW M2 ( 14400 600 ) ( * 1800 )
    NEW M1 ( 3400 600 ) ( 14400 * ) CDS_via1_HV
    NEW M2 ( 3400 400 ) ( * 600 ) CDS_via1_HV
    NEW M2 ( 3195 400 0 ) ( 3400 * )
 ;
- PORespDATA[0]
  ( PIN PORespDATA[0] ) ( g250_730256179 Z )
  + ROUTED M2 ( 17400 1000 ) ( * 6200 ) CDS_via1_VV
    NEW M1 ( 16200 1000 ) ( 17400 * ) CDS_via1_HV
    NEW M1 ( 13200 900 ) ( 16200 * )
    NEW M1 ( 16200 900 ) ( * 1000 )
    NEW M1 ( 13200 900 ) ( * 1000 )
    NEW M1 ( 4400 1000 ) ( 13200 * )
    NEW M2 ( 4400 400 ) ( * 1000 ) CDS_via1_HV
    NEW M2 ( 4160 400 0 ) ( 4400 * )
 ;
- ADR_O[31]
  ( PIN ADR_O[31] ) ( Counter_Burst_Transfer_add_69_28_g917_730256179 A )
  ( g2408_730256179 C ) ( Counter_Burst_Transfer_ADR_REG_reg\[31\] Q )
  + ROUTED M3 ( 28000 20000 ) ( 30200 * ) CDS_via2
    NEW M3 ( 25800 19800 ) ( 28000 * )
    NEW M3 ( 28000 19800 ) ( * 20000 )
    NEW M3 ( 25800 19800 ) ( * 20000 )
    NEW M3 ( 20400 20000 ) ( 25800 * )
    NEW M2 ( 20400 20000 ) ( * 22600 ) CDS_via1_HV
    NEW M2 ( 30200 14800 ) ( * 16800 ) CDS_via1_VV
    NEW M2 ( 30200 16800 ) ( * 20000 )
    NEW M1 ( 27800 14400 0 ) ( * 14800 )
    NEW M1 ( 27800 14800 ) ( 30200 * ) CDS_via1_HV
    NEW M2 ( 30200 12800 ) ( * 14800 )
    NEW M3 ( 30200 12800 ) ( 38600 * ) CDS_via2
    NEW M2 ( 38600 11600 ) ( * 12800 )
    NEW M2 ( 38400 9400 ) ( * 11600 )
    NEW M2 ( 38400 11600 ) ( 38600 * )
    NEW M2 ( 38400 9400 ) ( 38600 * )
    NEW M2 ( 38600 7800 ) ( * 9400 )
    NEW M2 ( 38000 3000 ) ( * 7800 )
    NEW M2 ( 38000 7800 ) ( 38600 * )
    NEW M2 ( 38000 3000 ) ( 38200 * )
    NEW M2 ( 38200 1600 ) ( * 3000 )
    NEW M2 ( 38200 1600 ) ( 38600 * )
    NEW M2 ( 38600 400 ) ( * 1600 )
    NEW M2 ( 38600 400 ) ( 38895 * 0 )
    NEW M3 ( 20400 20000 ) CDS_via2
    NEW M3 ( 30200 12800 ) CDS_via2
 ;
- ADR_O[30]
  ( PIN ADR_O[30] ) ( Counter_Burst_Transfer_add_69_28_g918_730256179 A0 )
  ( g2407_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[30\] Q )
  + ROUTED M3 ( 14800 17600 ) ( 19600 * ) CDS_via2
    NEW M2 ( 14800 17000 ) ( * 17600 ) CDS_via2
    NEW M2 ( 29400 17600 ) ( * 19200 ) CDS_via1_HV
    NEW M1 ( 27800 19200 0 ) ( 29400 * )
    NEW M2 ( 19600 17200 ) ( * 17600 )
    NEW M3 ( 19600 17600 ) ( 25600 * )
    NEW M3 ( 25600 17400 ) ( * 17600 )
    NEW M3 ( 25600 17400 ) ( 28200 * )
    NEW M3 ( 28200 17400 ) ( * 17600 )
    NEW M3 ( 28200 17600 ) ( 29400 * ) CDS_via2
    NEW M4 ( 29400 5200 ) ( * 17600 ) CDS_via3
    NEW M3 ( 29400 5200 ) ( 30600 * )
    NEW M3 ( 30600 4800 ) ( * 5200 )
    NEW M3 ( 30600 4800 ) ( 36200 * )
    NEW M3 ( 36200 4800 ) ( * 5200 )
    NEW M3 ( 36200 5200 ) ( 39600 * ) CDS_via2
    NEW M2 ( 39600 400 ) ( * 5200 )
    NEW M2 ( 39600 400 ) ( 39860 * 0 )
    NEW M2 ( 14800 17000 ) CDS_via1_VV
    NEW M2 ( 19600 17200 ) CDS_via1_VV
    NEW M4 ( 29400 5200 ) CDS_via3
 ;
- ADR_O[29]
  ( PIN ADR_O[29] ) ( Counter_Burst_Transfer_add_69_28_g919_730256179 A0 )
  ( g2387_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[29\] Q )
  + ROUTED M2 ( 23400 16800 ) RECT ( -50 -50 50 430 )
    NEW M2 ( 20800 18800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 16000 19000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 18400 18800 ) ( 20800 * ) CDS_via2
    NEW M3 ( 18400 18800 ) ( * 19000 )
    NEW M3 ( 16000 19000 ) ( 18400 * )
    NEW M3 ( 23200 16800 ) ( 23400 * ) CDS_via2
    NEW M2 ( 20800 16800 ) ( * 18800 ) CDS_via1_VV
    NEW M3 ( 20800 16800 ) ( 23200 * ) CDS_via3
    NEW M4 ( 23200 16800 ) ( * 17400 )
    NEW M4 ( 23000 17400 ) ( 23200 * )
    NEW M4 ( 23000 17400 ) ( * 19800 )
    NEW M4 ( 23000 19800 ) ( 23200 * )
    NEW M4 ( 23200 19800 ) ( * 20400 ) CDS_via3
    NEW M3 ( 23200 20400 ) ( 24400 * )
    NEW M3 ( 24400 20300 ) ( * 20400 )
    NEW M3 ( 24400 20300 ) ( 27600 * )
    NEW M3 ( 27600 20300 ) ( * 20400 )
    NEW M3 ( 27600 20400 ) ( 29600 * )
    NEW M3 ( 29600 20300 ) ( * 20400 )
    NEW M3 ( 29600 20300 ) ( 31600 * )
    NEW M3 ( 31600 20300 ) ( * 20400 )
    NEW M3 ( 31600 20400 ) ( 35600 * )
    NEW M3 ( 35600 20200 ) ( * 20400 )
    NEW M3 ( 35600 20200 ) ( 37600 * )
    NEW M3 ( 37600 20200 ) ( * 20400 )
    NEW M3 ( 37600 20400 ) ( 38800 * ) CDS_via3
    NEW M4 ( 38800 19800 ) ( * 20400 )
    NEW M4 ( 38600 5200 ) ( * 19800 )
    NEW M4 ( 38600 19800 ) ( 38800 * )
    NEW M4 ( 38600 5200 ) ( 38800 * )
    NEW M4 ( 38800 4600 ) ( * 5200 )
    NEW M3 ( 38800 4600 ) ( 40600 * ) CDS_via2
    NEW M2 ( 40600 400 ) ( * 4600 )
    NEW M2 ( 40600 400 ) ( 40825 * 0 )
    NEW M3 ( 16000 19000 ) CDS_via2
    NEW M2 ( 16000 19000 ) CDS_via1_VV
    NEW M2 ( 23400 16800 ) CDS_via1_VV
    NEW M3 ( 20800 16800 ) CDS_via2
    NEW M4 ( 38800 4600 ) CDS_via3
 ;
- ADR_O[28]
  ( PIN ADR_O[28] ) ( Counter_Burst_Transfer_add_69_28_g920_730256179 A0 )
  ( g2386_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[28\] Q )
  + ROUTED M3 ( 12000 21000 ) ( 17400 * ) CDS_via2
    NEW M2 ( 12000 19000 ) ( * 21000 ) CDS_via2
    NEW M2 ( 17400 21000 ) ( * 21800 ) CDS_via1_VV
    NEW M3 ( 17400 21000 ) ( 18400 * )
    NEW M3 ( 18400 20800 ) ( * 21000 )
    NEW M2 ( 18400 19600 ) ( * 20800 ) CDS_via2_NPrefDir
    NEW M2 ( 18200 17000 ) ( * 19600 )
    NEW M2 ( 18200 19600 ) ( 18400 * )
    NEW M2 ( 18200 17000 ) ( 18400 * )
    NEW M2 ( 18400 16400 ) ( * 17000 )
    NEW M2 ( 18400 16400 ) ( 18600 * )
    NEW M2 ( 18600 14200 ) ( * 16400 )
    NEW M2 ( 18600 13000 ) ( * 14200 ) CDS_via1_VV
    NEW M2 ( 18500 11200 ) ( * 13000 )
    NEW M2 ( 18500 13000 ) ( 18600 * )
    NEW M2 ( 18500 11200 ) ( 18600 * )
    NEW M2 ( 18600 5400 ) ( * 11200 )
    NEW M2 ( 18600 5400 ) ( 19000 * )
    NEW M2 ( 19000 600 ) ( * 5400 )
    NEW M3 ( 19000 600 ) ( 41200 * ) CDS_via2
    NEW M2 ( 41200 400 ) ( * 600 )
    NEW M2 ( 41200 400 ) ( 41790 * 0 )
    NEW M2 ( 12000 19000 ) CDS_via1_VV
    NEW M3 ( 19000 600 ) CDS_via2
 ;
- ADR_O[27]
  ( PIN ADR_O[27] ) ( Counter_Burst_Transfer_add_69_28_g921_730256179 A0 )
  ( g2398_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[27\] Q )
  + ROUTED M2 ( 17400 12000 ) ( * 12600 ) CDS_via2
    NEW M3 ( 15000 12600 ) ( 17400 * )
    NEW M2 ( 15000 12600 ) ( * 13800 ) CDS_via1_VV
    NEW M2 ( 19400 9000 ) ( * 10600 ) CDS_via2
    NEW M2 ( 17400 10600 ) ( * 12000 ) CDS_via1_VV
    NEW M3 ( 17400 10600 ) ( 19400 * )
    NEW M3 ( 19400 10600 ) ( 30800 * )
    NEW M3 ( 30800 10600 ) ( * 10700 )
    NEW M3 ( 30800 10700 ) ( 36200 * )
    NEW M3 ( 36200 10600 ) ( * 10700 )
    NEW M3 ( 36200 10600 ) ( 42400 * ) CDS_via2
    NEW M2 ( 42400 400 ) ( * 10600 )
    NEW M2 ( 42400 400 ) ( 42755 * 0 )
    NEW M3 ( 15000 12600 ) CDS_via2
    NEW M2 ( 19400 9000 ) CDS_via1_VV
    NEW M3 ( 17400 10600 ) CDS_via2
 ;
- ADR_O[26]
  ( PIN ADR_O[26] ) ( Counter_Burst_Transfer_add_69_28_g922_730256179 A0 )
  ( g2396_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[26\] Q )
  + ROUTED M2 ( 23200 11600 ) ( * 13000 ) CDS_via2
    NEW M3 ( 22600 13000 ) ( 23200 * )
    NEW M3 ( 20800 12800 ) ( 22600 * )
    NEW M3 ( 22600 12800 ) ( * 13000 )
    NEW M3 ( 20800 12800 ) ( * 13000 )
    NEW M3 ( 20000 13000 ) ( 20800 * )
    NEW M2 ( 20000 13000 ) ( * 13800 ) CDS_via1_VV
    NEW M2 ( 23400 6400 ) ( * 10200 ) CDS_via2
    NEW M2 ( 23000 11200 ) ( * 11400 )
    NEW M2 ( 23000 11400 ) ( 23200 * )
    NEW M2 ( 23200 11400 ) ( * 11600 )
    NEW M2 ( 23200 11600 ) ( 23400 * )
    NEW M2 ( 23400 10200 ) ( * 11600 )
    NEW M3 ( 23400 10200 ) ( 24600 * )
    NEW M3 ( 24600 10200 ) ( * 10300 )
    NEW M3 ( 24600 10300 ) ( 27000 * )
    NEW M3 ( 27000 10200 ) ( * 10300 )
    NEW M3 ( 27000 10200 ) ( 33200 * )
    NEW M3 ( 33200 10000 ) ( * 10200 )
    NEW M3 ( 33200 10000 ) ( 34200 * )
    NEW M3 ( 34200 10000 ) ( * 10100 )
    NEW M3 ( 34200 10100 ) ( 37800 * )
    NEW M3 ( 37800 10000 ) ( * 10100 )
    NEW M3 ( 37800 10000 ) ( 43200 * ) CDS_via2
    NEW M2 ( 43200 400 ) ( * 10000 )
    NEW M2 ( 43200 400 ) ( 43720 * 0 )
    NEW M3 ( 20000 13000 ) CDS_via2
    NEW M2 ( 23400 6400 ) CDS_via1_VV
    NEW M2 ( 23000 11200 ) CDS_via1_VV
 ;
- ADR_O[25]
  ( PIN ADR_O[25] ) ( Counter_Burst_Transfer_add_69_28_g923_730256179 A0 )
  ( g2395_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[25\] Q )
  + ROUTED M3 ( 19200 12200 ) ( 23000 * ) CDS_via2
    NEW M2 ( 19200 11600 ) ( * 12200 ) CDS_via2
    NEW M2 ( 23000 12200 ) ( * 13800 ) CDS_via1_VV
    NEW M2 ( 22800 9200 ) ( * 11600 )
    NEW M2 ( 22800 11600 ) ( 23000 * )
    NEW M2 ( 23000 11600 ) ( * 12200 )
    NEW M3 ( 23000 12200 ) ( 23400 * )
    NEW M3 ( 23400 12200 ) ( * 12600 )
    NEW M3 ( 23400 12600 ) ( 29800 * )
    NEW M3 ( 29800 12500 ) ( * 12600 )
    NEW M3 ( 29800 12500 ) ( 31800 * )
    NEW M3 ( 31800 12500 ) ( * 12600 )
    NEW M3 ( 31800 12600 ) ( 32800 * )
    NEW M3 ( 32800 12400 ) ( * 12600 )
    NEW M3 ( 32800 12400 ) ( 34600 * )
    NEW M3 ( 34600 12400 ) ( * 12600 )
    NEW M3 ( 34600 12600 ) ( 35800 * ) CDS_via3
    NEW M4 ( 35800 2000 ) ( * 12600 )
    NEW M3 ( 35800 2000 ) ( 44400 * ) CDS_via2
    NEW M2 ( 44400 400 ) ( * 2000 )
    NEW M2 ( 44400 400 ) ( 44685 * 0 )
    NEW M2 ( 19200 11600 ) CDS_via1_VV
    NEW M2 ( 22800 9200 ) CDS_via1_VV
    NEW M4 ( 35800 2000 ) CDS_via3
 ;
- ADR_O[24]
  ( PIN ADR_O[24] ) ( Counter_Burst_Transfer_add_69_28_g924_730256179 A0 )
  ( g2393_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[24\] Q )
  + ROUTED M2 ( 31400 6200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 29400 6200 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 31400 9600 ) ( * 10800 )
    NEW M2 ( 31200 10800 ) ( 31400 * )
    NEW M2 ( 31200 10800 ) ( * 11400 )
    NEW M2 ( 30800 11400 ) ( 31200 * )
    NEW M2 ( 30800 11400 ) ( * 11600 ) CDS_via1_VV
    NEW M1 ( 27800 6400 0 ) ( 29400 * ) CDS_via1_HV
    NEW M2 ( 29400 6200 ) ( * 6400 )
    NEW M3 ( 29400 6200 ) ( 31400 * ) CDS_via2
    NEW M2 ( 31400 6200 ) ( * 9600 ) CDS_via2
    NEW M3 ( 31400 9600 ) ( 32200 * )
    NEW M3 ( 32200 9600 ) ( * 9800 )
    NEW M3 ( 32200 9800 ) ( 37400 * )
    NEW M3 ( 37400 9600 ) ( * 9800 )
    NEW M3 ( 37400 9600 ) ( 42200 * )
    NEW M3 ( 42200 9600 ) ( * 9800 )
    NEW M3 ( 42200 9800 ) ( 42800 * )
    NEW M3 ( 42800 9600 ) ( * 9800 )
    NEW M3 ( 42800 9600 ) ( 45400 * ) CDS_via2
    NEW M2 ( 45400 6800 ) ( * 9600 )
    NEW M2 ( 45400 6800 ) ( 45500 * )
    NEW M2 ( 45500 4800 ) ( * 6800 )
    NEW M2 ( 45400 2400 ) ( * 4800 )
    NEW M2 ( 45400 4800 ) ( 45500 * )
    NEW M2 ( 45400 2400 ) ( 45650 * )
    NEW M2 ( 45650 400 0 ) ( * 2400 )
    NEW M2 ( 31400 6200 ) CDS_via1_VV
    NEW M3 ( 29400 6200 ) CDS_via2
 ;
- ADR_O[23]
  ( PIN ADR_O[23] ) ( Counter_Burst_Transfer_add_69_28_g925_730256179 A0 )
  ( g2392_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[23\] Q )
  + ROUTED M3 ( 24000 17800 ) ( 27600 * ) CDS_via2
    NEW M2 ( 24000 17800 ) ( * 19000 ) CDS_via1_VV
    NEW M2 ( 31400 18000 ) ( * 19200 ) CDS_via1_VV
    NEW M2 ( 27600 17200 ) ( 27800 * ) CDS_via1_VV
    NEW M2 ( 27600 17200 ) ( * 17800 )
    NEW M3 ( 27600 17800 ) ( 29000 * )
    NEW M3 ( 29000 17800 ) ( * 18000 )
    NEW M3 ( 29000 18000 ) ( 31400 * ) CDS_via2
    NEW M4 ( 31400 13000 ) ( * 18000 ) CDS_via3
    NEW M3 ( 31400 13000 ) ( 32600 * )
    NEW M3 ( 32600 13000 ) ( * 13100 )
    NEW M3 ( 32600 13100 ) ( 36000 * )
    NEW M3 ( 36000 13000 ) ( * 13100 )
    NEW M3 ( 36000 13000 ) ( 37200 * ) CDS_via2
    NEW M2 ( 37200 7800 ) ( * 13000 )
    NEW M2 ( 37200 7800 ) ( 37400 * )
    NEW M2 ( 37400 5800 ) ( * 7800 )
    NEW M2 ( 37200 1200 ) ( * 5800 )
    NEW M2 ( 37200 5800 ) ( 37400 * )
    NEW M1 ( 37200 1200 ) ( 38400 * )
    NEW M1 ( 38400 1000 ) ( * 1200 )
    NEW M1 ( 38400 1000 ) ( 45800 * )
    NEW M1 ( 45800 1000 ) ( * 1200 )
    NEW M1 ( 45800 1200 ) ( 46400 * ) CDS_via1_HV
    NEW M2 ( 46400 400 ) ( * 1200 )
    NEW M2 ( 46400 400 ) ( 46615 * 0 )
    NEW M3 ( 24000 17800 ) CDS_via2
    NEW M4 ( 31400 13000 ) CDS_via3
    NEW M2 ( 37200 1200 ) CDS_via1_HV
 ;
- ADR_O[22]
  ( PIN ADR_O[22] ) ( Counter_Burst_Transfer_add_69_28_g926_730256179 A0 )
  ( g2391_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[22\] Q )
  + ROUTED M2 ( 24000 24200 ) RECT ( -50 -50 50 430 )
    NEW M3 ( 23200 23800 ) ( * 24200 )
    NEW M3 ( 23200 24200 ) ( 24000 * ) CDS_via2
    NEW M2 ( 27600 23800 ) ( * 24400 )
    NEW M2 ( 27600 24400 ) ( 27800 * ) CDS_via1_VV
    NEW M2 ( 23000 22400 ) ( * 23600 ) CDS_via2
    NEW M3 ( 23000 23600 ) ( 23200 * )
    NEW M3 ( 23200 23600 ) ( * 23800 )
    NEW M3 ( 23200 23800 ) ( 27600 * ) CDS_via2
    NEW M4 ( 27600 21600 ) ( * 23800 ) CDS_via3
    NEW M4 ( 27400 5400 ) ( * 21600 )
    NEW M4 ( 27400 21600 ) ( 27600 * )
    NEW M4 ( 27400 5400 ) ( 27600 * ) CDS_via3
    NEW M3 ( 27600 5400 ) ( 35800 * )
    NEW M3 ( 35800 5400 ) ( * 5600 )
    NEW M3 ( 35800 5600 ) ( 38600 * )
    NEW M3 ( 38600 5400 ) ( * 5600 )
    NEW M3 ( 38600 5400 ) ( 47200 * ) CDS_via2
    NEW M2 ( 47200 400 ) ( * 5400 )
    NEW M2 ( 47200 400 ) ( 47580 * 0 )
    NEW M2 ( 24000 24200 ) CDS_via1_VV
    NEW M2 ( 23000 22400 ) CDS_via1_VV
 ;
- ADR_O[21]
  ( PIN ADR_O[21] ) ( Counter_Burst_Transfer_add_69_28_g927_730256179 A0 )
  ( g2390_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[21\] Q )
  + ROUTED M2 ( 24000 28800 ) ( * 29400 ) CDS_via1_VV
    NEW M2 ( 31400 27200 ) ( * 28600 ) CDS_via2
    NEW M2 ( 22800 27600 ) ( * 28800 ) CDS_via2
    NEW M3 ( 22800 28800 ) ( 24000 * ) CDS_via2
    NEW M3 ( 24000 28800 ) ( 27200 * )
    NEW M3 ( 27200 28600 ) ( * 28800 )
    NEW M3 ( 27200 28600 ) ( 30800 * ) CDS_via3
    NEW M3 ( 30800 28600 ) ( 31400 * )
    NEW M4 ( 30800 15000 ) ( * 28600 )
    NEW M4 ( 30600 11400 ) ( * 15000 )
    NEW M4 ( 30600 15000 ) ( 30800 * )
    NEW M4 ( 30600 11400 ) ( 30800 * )
    NEW M4 ( 30800 3200 ) ( * 11400 )
    NEW M3 ( 30800 3200 ) ( 32000 * )
    NEW M3 ( 32000 3100 ) ( * 3200 )
    NEW M3 ( 32000 3100 ) ( 46800 * )
    NEW M3 ( 46800 3100 ) ( * 3200 )
    NEW M3 ( 46800 3200 ) ( 48000 * ) CDS_via2
    NEW M2 ( 48000 400 ) ( * 3200 )
    NEW M2 ( 48000 400 ) ( 48545 * 0 )
    NEW M2 ( 31400 27200 ) CDS_via1_VV
    NEW M2 ( 22800 27600 ) CDS_via1_VV
    NEW M4 ( 30800 3200 ) CDS_via3
 ;
- ADR_O[20]
  ( PIN ADR_O[20] ) ( Counter_Burst_Transfer_add_69_28_g928_730256179 A0 )
  ( g2415_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[20\] Q )
  + ROUTED M2 ( 18800 27000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 24000 27400 ) ( 27000 * ) CDS_via2
    NEW M3 ( 18800 27000 ) ( 24000 * )
    NEW M3 ( 24000 27000 ) ( * 27400 )
    NEW M1 ( 18800 27000 ) ( 19200 * 0 )
    NEW M2 ( 27200 32200 ) ( 27800 * ) CDS_via1_VV
    NEW M2 ( 27200 30200 ) ( * 32200 )
    NEW M2 ( 27000 30200 ) ( 27200 * )
    NEW M2 ( 27000 27400 ) ( * 29400 ) CDS_via1_VV
    NEW M2 ( 27000 29400 ) ( * 30200 )
    NEW M3 ( 27000 27400 ) ( 36000 * ) CDS_via3
    NEW M4 ( 36000 20800 ) ( * 27400 )
    NEW M3 ( 36000 20800 ) ( 38800 * ) CDS_via2
    NEW M2 ( 38800 16400 ) ( * 20800 )
    NEW M2 ( 38600 16400 ) ( 38800 * )
    NEW M2 ( 38600 15800 ) ( * 16400 )
    NEW M2 ( 38400 14000 ) ( * 15800 )
    NEW M2 ( 38400 15800 ) ( 38600 * )
    NEW M2 ( 38400 14000 ) ( 38600 * )
    NEW M2 ( 38600 13400 ) ( * 14000 )
    NEW M2 ( 38600 13400 ) ( 38800 * )
    NEW M2 ( 38800 9800 ) ( * 13400 )
    NEW M2 ( 38800 9800 ) ( 38900 * )
    NEW M2 ( 38900 7200 ) ( * 9800 )
    NEW M2 ( 38800 7200 ) ( 38900 * )
    NEW M2 ( 38800 6200 ) ( * 7200 )
    NEW M2 ( 38600 2800 ) ( * 6200 )
    NEW M2 ( 38600 6200 ) ( 38800 * )
    NEW M2 ( 38600 2800 ) ( 38800 * )
    NEW M2 ( 38800 1600 ) ( * 2800 )
    NEW M1 ( 38800 1600 ) ( 47000 * )
    NEW M1 ( 47000 1400 ) ( * 1600 )
    NEW M1 ( 47000 1400 ) ( 48600 * )
    NEW M1 ( 48600 1400 ) ( * 1600 )
    NEW M1 ( 48600 1600 ) ( 49200 * ) CDS_via1_HV
    NEW M2 ( 49200 400 ) ( * 1600 )
    NEW M2 ( 49200 400 ) ( 49510 * 0 )
    NEW M3 ( 18800 27000 ) CDS_via2
    NEW M2 ( 18800 27000 ) CDS_via1_HV
    NEW M4 ( 36000 20800 ) CDS_via3
    NEW M2 ( 38800 1600 ) CDS_via1_HV
 ;
- ADR_O[19]
  ( PIN ADR_O[19] ) ( Counter_Burst_Transfer_add_69_28_g929_730256179 A0 )
  ( g2424_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[19\] Q )
  + ROUTED M3 ( 32400 28800 ) ( 35200 * ) CDS_via2
    NEW M2 ( 32400 28800 ) ( * 29400 ) CDS_via1_VV
    NEW M2 ( 36200 27600 ) ( * 28800 ) CDS_via2
    NEW M3 ( 35200 28800 ) ( 36200 * )
    NEW M2 ( 35200 28800 ) ( * 29600 ) CDS_via1_VV
    NEW M2 ( 36200 23200 ) ( * 27600 ) CDS_via1_VV
    NEW M2 ( 36000 14400 ) ( * 23200 )
    NEW M2 ( 36000 23200 ) ( 36200 * )
    NEW M3 ( 36000 14400 ) ( 46600 * )
    NEW M3 ( 46600 14200 ) ( * 14400 )
    NEW M3 ( 46600 14200 ) ( 48400 * )
    NEW M3 ( 48400 14200 ) ( * 14400 )
    NEW M3 ( 48400 14400 ) ( 50200 * ) CDS_via2
    NEW M2 ( 50200 12000 ) ( * 14400 )
    NEW M2 ( 50200 12000 ) ( 50400 * )
    NEW M2 ( 50400 6800 ) ( * 12000 )
    NEW M2 ( 50200 400 ) ( * 6800 )
    NEW M2 ( 50200 6800 ) ( 50400 * )
    NEW M2 ( 50200 400 ) ( 50475 * 0 )
    NEW M3 ( 32400 28800 ) CDS_via2
    NEW M3 ( 36000 14400 ) CDS_via2
 ;
- ADR_O[18]
  ( PIN ADR_O[18] ) ( Counter_Burst_Transfer_add_69_28_g930_730256179 A0 )
  ( g2423_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[18\] Q )
  + ROUTED M2 ( 34800 24600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 31800 19200 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 32000 24600 ) ( 34800 * ) CDS_via2
    NEW M2 ( 32000 22000 ) ( * 24600 ) CDS_via2
    NEW M2 ( 32000 21200 ) ( * 22000 ) CDS_via1_VV
    NEW M2 ( 31800 21200 ) ( 32000 * )
    NEW M2 ( 31800 19200 ) ( * 21200 )
    NEW M3 ( 30200 19200 ) ( 31800 * ) CDS_via2
    NEW M4 ( 30200 15400 ) ( * 19200 ) CDS_via3
    NEW M4 ( 30000 11000 ) ( * 15400 )
    NEW M4 ( 30000 15400 ) ( 30200 * )
    NEW M4 ( 30000 11000 ) ( 30200 * )
    NEW M4 ( 30200 2000 ) ( * 11000 )
    NEW M4 ( 30000 1600 ) ( * 2000 )
    NEW M4 ( 30000 2000 ) ( 30200 * )
    NEW M3 ( 30000 1600 ) ( 45000 * )
    NEW M3 ( 45000 1600 ) ( * 1800 )
    NEW M3 ( 45000 1800 ) ( 50600 * )
    NEW M3 ( 50600 1600 ) ( * 1800 )
    NEW M3 ( 50600 1600 ) ( 51200 * ) CDS_via2
    NEW M2 ( 51200 400 ) ( * 1600 )
    NEW M2 ( 51200 400 ) ( 51440 * 0 )
    NEW M2 ( 31800 19200 ) CDS_via1_VV
    NEW M2 ( 34800 24600 ) CDS_via1_VV
    NEW M4 ( 30000 1600 ) CDS_via3
 ;
- ADR_O[17]
  ( PIN ADR_O[17] ) ( Counter_Burst_Transfer_add_69_28_g931_730256179 A0 )
  ( g2422_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[17\] Q )
  + ROUTED M2 ( 43800 16400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 35400 16800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 33200 16800 ) RECT ( -50 -90 250 90 )
    NEW M3 ( 33400 16800 ) ( 35400 * ) CDS_via2
    NEW M2 ( 33200 16800 ) ( 33400 * ) CDS_via2
    NEW M3 ( 43200 16400 ) ( 43800 * ) CDS_via2
    NEW M3 ( 43200 16400 ) ( * 16600 )
    NEW M3 ( 41200 16600 ) ( 43200 * )
    NEW M3 ( 41200 16400 ) ( * 16600 )
    NEW M3 ( 40800 16400 ) ( 41200 * )
    NEW M3 ( 36400 16200 ) ( 40800 * )
    NEW M3 ( 40800 16200 ) ( * 16400 )
    NEW M3 ( 36400 16200 ) ( * 16400 )
    NEW M3 ( 35800 16400 ) ( 36400 * )
    NEW M3 ( 35800 16400 ) ( * 16800 )
    NEW M3 ( 35400 16800 ) ( 35800 * )
    NEW M3 ( 43800 16400 ) ( 46600 * ) CDS_via3
    NEW M4 ( 46600 15800 ) ( * 16400 )
    NEW M4 ( 46400 8800 ) ( * 15800 )
    NEW M4 ( 46400 15800 ) ( 46600 * )
    NEW M4 ( 46400 8800 ) ( 46600 * )
    NEW M4 ( 46600 2800 ) ( * 8800 )
    NEW M3 ( 46600 2800 ) ( 52200 * ) CDS_via2
    NEW M2 ( 52200 400 ) ( * 2800 )
    NEW M2 ( 52200 400 ) ( 52405 * 0 )
    NEW M2 ( 33200 16800 ) CDS_via1_VV
    NEW M2 ( 35400 16800 ) CDS_via1_VV
    NEW M2 ( 43800 16400 ) CDS_via1_VV
    NEW M4 ( 46600 2800 ) CDS_via3
 ;
- ADR_O[16]
  ( PIN ADR_O[16] ) ( Counter_Burst_Transfer_add_69_28_g932_730256179 A0 )
  ( g2421_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[16\] Q )
  + ROUTED M3 ( 33400 13800 ) RECT ( -230 -50 50 50 )
    NEW M2 ( 33400 13800 ) RECT ( -50 -430 50 50 )
    NEW M4 ( 33600 10400 ) ( * 13800 ) CDS_via3
    NEW M3 ( 33400 13800 ) ( 33600 * )
    NEW M2 ( 35800 10400 ) ( * 11400 ) CDS_via1_VV
    NEW M2 ( 31200 9200 ) ( * 10400 ) CDS_via2
    NEW M3 ( 31200 10400 ) ( 33600 * ) CDS_via3
    NEW M3 ( 33600 10400 ) ( 35800 * ) CDS_via2
    NEW M2 ( 35800 6800 ) ( * 10400 )
    NEW M2 ( 35400 1600 ) ( * 6800 )
    NEW M2 ( 35400 6800 ) ( 35800 * )
    NEW M2 ( 35400 1600 ) ( 35800 * )
    NEW M2 ( 35800 400 ) ( * 1600 )
    NEW M1 ( 35800 400 ) ( 53000 * ) CDS_via1_HV
    NEW M2 ( 53000 400 ) ( 53370 * 0 )
    NEW M3 ( 33400 13800 ) CDS_via2
    NEW M2 ( 33400 13800 ) CDS_via1_VV
    NEW M2 ( 31200 9200 ) CDS_via1_VV
    NEW M2 ( 35800 400 ) CDS_via1_HV
 ;
- ADR_O[15]
  ( PIN ADR_O[15] ) ( Counter_Burst_Transfer_add_69_28_g933_730256179 A0 )
  ( g2420_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[15\] Q )
  + ROUTED M3 ( 33000 9600 ) ( 36800 * ) CDS_via2
    NEW M2 ( 33000 9600 ) ( * 11600 ) CDS_via1_VV
    NEW M2 ( 36800 6800 ) ( * 8800 ) CDS_via1_VV
    NEW M2 ( 36800 8800 ) ( * 9600 )
    NEW M2 ( 36800 6200 ) ( * 6800 ) CDS_via1_VV
    NEW M2 ( 36600 4000 ) ( * 6200 )
    NEW M2 ( 36600 6200 ) ( 36800 * )
    NEW M2 ( 36600 4000 ) ( 36800 * )
    NEW M2 ( 36800 3400 ) ( * 4000 )
    NEW M3 ( 36800 3400 ) ( 46400 * )
    NEW M3 ( 46400 3400 ) ( * 3500 )
    NEW M3 ( 46400 3500 ) ( 48400 * )
    NEW M3 ( 48400 3400 ) ( * 3500 )
    NEW M3 ( 48400 3400 ) ( 54000 * ) CDS_via2
    NEW M2 ( 54000 400 ) ( * 3400 )
    NEW M2 ( 54000 400 ) ( 54335 * 0 )
    NEW M3 ( 33000 9600 ) CDS_via2
    NEW M3 ( 36800 3400 ) CDS_via2
 ;
- ADR_O[14]
  ( PIN ADR_O[14] ) ( Counter_Burst_Transfer_add_69_28_g934_730256179 A0 )
  ( g2419_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[14\] Q )
  + ROUTED M2 ( 42600 8400 ) ( * 11600 ) CDS_via1_VV
    NEW M2 ( 42600 11600 ) ( * 11800 ) CDS_via2
    NEW M3 ( 42600 11800 ) ( 44200 * ) CDS_via2
    NEW M2 ( 44200 11800 ) ( * 14000 ) CDS_via1_VV
    NEW M2 ( 40200 6800 ) ( * 8400 ) CDS_via2
    NEW M3 ( 40200 8400 ) ( 42600 * ) CDS_via2
    NEW M3 ( 42600 8400 ) ( 45400 * )
    NEW M3 ( 45400 8200 ) ( * 8400 )
    NEW M3 ( 45400 8200 ) ( 49200 * )
    NEW M3 ( 49200 8200 ) ( * 8400 )
    NEW M3 ( 49200 8400 ) ( 55000 * ) CDS_via2
    NEW M2 ( 55000 400 ) ( * 8400 )
    NEW M2 ( 55000 400 ) ( 55300 * 0 )
    NEW M2 ( 40200 6800 ) CDS_via1_VV
 ;
- ADR_O[13]
  ( PIN ADR_O[13] ) ( Counter_Burst_Transfer_add_69_28_g935_730256179 A0 )
  ( g2418_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[13\] Q )
  + ROUTED M2 ( 41400 9200 ) ( * 9400 )
    NEW M2 ( 39800 9400 ) ( 41400 * )
    NEW M2 ( 39800 9400 ) ( * 11800 ) CDS_via1_VV
    NEW M2 ( 39800 11800 ) ( * 14000 ) CDS_via1_VV
    NEW M2 ( 41400 9000 ) ( * 9200 ) CDS_via1_VV
    NEW M3 ( 41400 9000 ) ( 43800 * ) CDS_via3
    NEW M4 ( 43800 200 ) ( * 9000 )
    NEW M3 ( 43800 200 ) ( 55200 * 0 )
    NEW M3 ( 41400 9000 ) CDS_via2
    NEW M4 ( 43800 200 ) CDS_via3
 ;
- ADR_O[12]
  ( PIN ADR_O[12] ) ( Counter_Burst_Transfer_add_69_28_g936_730256179 A0 )
  ( g2417_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[12\] Q )
  + ROUTED M3 ( 35200 17600 ) ( 36800 * ) CDS_via2
    NEW M2 ( 35200 17600 ) ( * 19000 ) CDS_via1_VV
    NEW M3 ( 40600 17600 ) ( 42600 * ) CDS_via2
    NEW M3 ( 40600 17600 ) ( * 17800 )
    NEW M3 ( 37400 17800 ) ( 40600 * )
    NEW M3 ( 37400 17600 ) ( * 17800 )
    NEW M3 ( 36800 17600 ) ( 37400 * )
    NEW M2 ( 36800 16800 ) ( * 17600 )
    NEW M1 ( 36800 16800 ) ( 38200 * 0 )
    NEW M2 ( 42800 18600 ) ( * 18800 ) CDS_via1_VV
    NEW M2 ( 42600 17600 ) ( * 18600 )
    NEW M2 ( 42600 18600 ) ( 42800 * )
    NEW M3 ( 42600 17600 ) ( 42800 * ) CDS_via3
    NEW M4 ( 42800 1200 ) ( * 17600 )
    NEW M3 ( 42800 1200 ) ( 45600 * )
    NEW M3 ( 45600 1145 ) ( * 1200 )
    NEW M3 ( 45600 1145 ) ( 55200 * 0 )
    NEW M3 ( 35200 17600 ) CDS_via2
    NEW M2 ( 36800 16800 ) CDS_via1_HV
    NEW M4 ( 42800 1200 ) CDS_via3
 ;
- ADR_O[11]
  ( PIN ADR_O[11] ) ( Counter_Burst_Transfer_add_69_28_g937_730256179 A0 )
  ( g2416_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[11\] Q )
  + ROUTED M2 ( 35200 24600 ) RECT ( -50 -230 50 50 )
    NEW M3 ( 35200 24800 ) ( 40200 * ) CDS_via2
    NEW M2 ( 35200 24600 ) ( * 24800 ) CDS_via2
    NEW M2 ( 43400 22400 ) ( * 24800 )
    NEW M2 ( 43200 24800 ) ( 43400 * )
    NEW M3 ( 40200 24800 ) ( 43200 * ) CDS_via2_NPrefDir
    NEW M2 ( 40200 24400 ) ( * 24800 )
    NEW M2 ( 40000 24400 ) ( 40200 * )
    NEW M2 ( 40000 24200 ) ( * 24400 )
    NEW M2 ( 43400 19600 ) ( * 22400 ) CDS_via1_VV
    NEW M3 ( 41200 19600 ) ( 43400 * ) CDS_via2
    NEW M2 ( 41200 17800 ) ( * 19600 ) CDS_via2
    NEW M3 ( 41200 17800 ) ( 49400 * )
    NEW M3 ( 49400 17800 ) ( * 18000 )
    NEW M3 ( 49400 18000 ) ( 52600 * )
    NEW M3 ( 52600 17800 ) ( * 18000 )
    NEW M3 ( 52600 17800 ) ( 53800 * ) CDS_via3
    NEW M4 ( 53800 2400 ) ( * 17800 )
    NEW M3 ( 53800 2400 ) ( 55200 * )
    NEW M3 ( 55200 2090 0 ) ( * 2400 )
    NEW M2 ( 35200 24600 ) CDS_via1_VV
    NEW M2 ( 40000 24200 ) CDS_via1_VV
    NEW M3 ( 41200 17800 ) CDS_via2
    NEW M4 ( 53800 2400 ) CDS_via3
 ;
- ADR_O[10]
  ( PIN ADR_O[10] ) ( Counter_Burst_Transfer_add_69_28_g938_730256179 A0 )
  ( g2414_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[10\] Q )
  + ROUTED M2 ( 33200 22400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 39400 22400 ) ( * 23400 )
    NEW M2 ( 39000 23400 ) ( 39400 * )
    NEW M2 ( 39000 23400 ) ( * 24000 )
    NEW M2 ( 38800 24000 ) ( 39000 * )
    NEW M2 ( 38800 24000 ) ( * 26000 )
    NEW M2 ( 38800 26000 ) ( 39000 * )
    NEW M2 ( 39000 26000 ) ( * 27200 ) CDS_via1_VV
    NEW M3 ( 33200 22400 ) ( 33800 * )
    NEW M3 ( 33800 22200 ) ( * 22400 )
    NEW M3 ( 33800 22200 ) ( 36000 * )
    NEW M3 ( 36000 22200 ) ( * 22400 )
    NEW M3 ( 36000 22400 ) ( 39400 * ) CDS_via2
    NEW M2 ( 39400 22000 ) ( * 22400 )
    NEW M2 ( 39400 20000 ) ( * 22000 ) CDS_via1_VV
    NEW M2 ( 39000 18400 ) ( * 20000 )
    NEW M2 ( 39000 20000 ) ( 39400 * )
    NEW M2 ( 39000 18400 ) ( 39200 * )
    NEW M2 ( 39200 16000 ) ( * 18400 )
    NEW M2 ( 39000 13800 ) ( * 16000 )
    NEW M2 ( 39000 16000 ) ( 39200 * )
    NEW M2 ( 39000 13800 ) ( 39100 * )
    NEW M2 ( 39100 11800 ) ( * 13800 )
    NEW M2 ( 39000 10800 ) ( * 11800 )
    NEW M2 ( 39000 11800 ) ( 39100 * )
    NEW M2 ( 39000 10800 ) ( 39200 * )
    NEW M2 ( 39200 8800 ) ( * 10800 )
    NEW M2 ( 39200 8800 ) ( 39400 * )
    NEW M2 ( 39400 6400 ) ( * 8800 )
    NEW M2 ( 39200 6400 ) ( 39400 * )
    NEW M2 ( 39200 5800 ) ( * 6400 )
    NEW M2 ( 39000 2400 ) ( * 5800 )
    NEW M2 ( 39000 5800 ) ( 39200 * )
    NEW M3 ( 39000 2400 ) ( 52600 * )
    NEW M3 ( 52600 2400 ) ( * 2800 )
    NEW M3 ( 52600 2800 ) ( 55200 * )
    NEW M3 ( 55200 2800 ) ( * 3035 0 )
    NEW M2 ( 33200 22400 ) CDS_via1_VV
    NEW M3 ( 33200 22400 ) CDS_via2
    NEW M3 ( 39000 2400 ) CDS_via2
 ;
- ADR_O[9]
  ( PIN ADR_O[9] ) ( Counter_Burst_Transfer_add_69_28_g939_730256179 A0 )
  ( g2413_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[9\] Q )
  + ROUTED M3 ( 32000 33000 ) ( 33200 * ) CDS_via3
    NEW M2 ( 32000 32600 ) ( * 33000 ) CDS_via2
    NEW M3 ( 35000 33000 ) ( 36000 * ) CDS_via2
    NEW M2 ( 36000 32400 ) ( * 33000 )
    NEW M1 ( 34600 34800 0 ) ( 35000 * ) CDS_via1_VV
    NEW M2 ( 35000 33200 ) ( * 34800 )
    NEW M3 ( 35000 33000 ) ( * 33200 ) CDS_via2
    NEW M3 ( 33200 33000 ) ( 35000 * )
    NEW M4 ( 33200 13200 ) ( * 33000 )
    NEW M4 ( 33000 10000 ) ( * 13200 )
    NEW M4 ( 33000 13200 ) ( 33200 * )
    NEW M4 ( 33000 10000 ) ( 33200 * )
    NEW M4 ( 33200 4200 ) ( * 10000 )
    NEW M4 ( 33200 4200 ) ( 33400 * ) CDS_via3
    NEW M3 ( 33400 4200 ) ( 55200 * )
    NEW M3 ( 55200 3980 0 ) ( * 4200 )
    NEW M2 ( 32000 32600 ) CDS_via1_VV
    NEW M2 ( 36000 32400 ) CDS_via1_VV
 ;
- ADR_O[8]
  ( PIN ADR_O[8] ) ( Counter_Burst_Transfer_add_69_28_g940_730256179 A0 )
  ( g2412_730256179 B ) ( Counter_Burst_Transfer_ADR_REG_reg\[8\] Q )
  + ROUTED M2 ( 36800 38000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 36800 27400 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 31800 37800 ) RECT ( -50 -230 50 50 )
    NEW M3 ( 31800 38000 ) ( 36800 * ) CDS_via2
    NEW M2 ( 31800 37800 ) ( * 38000 ) CDS_via2
    NEW M2 ( 36800 35000 ) ( * 38000 ) CDS_via1_VV
    NEW M2 ( 36800 27400 ) ( * 35000 ) CDS_via1_VV
    NEW M4 ( 36800 4600 ) ( * 27400 ) CDS_via3
    NEW M3 ( 36800 4600 ) ( 37400 * )
    NEW M3 ( 37400 4600 ) ( * 4800 )
    NEW M3 ( 37400 4800 ) ( 40000 * )
    NEW M3 ( 40000 4800 ) ( * 4925 )
    NEW M3 ( 40000 4925 ) ( 55200 * 0 )
    NEW M2 ( 31800 37800 ) CDS_via1_VV
    NEW M3 ( 36800 27400 ) CDS_via2
    NEW M4 ( 36800 4600 ) CDS_via3
 ;
- ADR_O[7]
  ( PIN ADR_O[7] ) ( Counter_Burst_Transfer_add_69_28_g941_730256179 A0 )
  ( g2411_730256179 C ) ( Counter_Burst_Transfer_ADR_REG_reg\[7\] Q )
  + ROUTED M2 ( 42800 39800 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 39400 33600 ) RECT ( -50 -50 230 50 )
    NEW M3 ( 40200 39800 ) ( 42800 * ) CDS_via2
    NEW M2 ( 40200 37800 ) ( * 39800 ) CDS_via2
    NEW M2 ( 40200 35800 ) ( * 37800 ) CDS_via1_VV
    NEW M3 ( 39400 35800 ) ( 40200 * ) CDS_via2
    NEW M2 ( 39400 34800 ) ( * 35800 ) CDS_via2
    NEW M2 ( 39400 33600 ) ( * 34800 ) CDS_via1_VV
    NEW M3 ( 39200 33600 ) ( 39400 * ) CDS_via2
    NEW M4 ( 39200 5600 ) ( * 33600 ) CDS_via3
    NEW M3 ( 39200 5600 ) ( 41400 * )
    NEW M3 ( 41400 5600 ) ( * 5870 )
    NEW M3 ( 41400 5870 ) ( 55200 * 0 )
    NEW M2 ( 42800 39800 ) CDS_via1_VV
    NEW M4 ( 39200 5600 ) CDS_via3
 ;
- ADR_O[6]
  ( PIN ADR_O[6] ) ( Counter_Burst_Transfer_add_69_28_g942_730256179 A0 )
  ( g2409_730256179 C ) ( Counter_Burst_Transfer_ADR_REG_reg\[6\] Q )
  + ROUTED M3 ( 40400 33400 ) ( 41600 * ) CDS_via2
    NEW M2 ( 40400 33400 ) ( * 34400 ) CDS_via1_VV
    NEW M2 ( 44800 33400 ) ( * 37400 ) CDS_via1_VV
    NEW M3 ( 41600 33400 ) ( 44800 * ) CDS_via2
    NEW M2 ( 41600 32000 ) ( * 32400 ) CDS_via1_VV
    NEW M2 ( 41600 32400 ) ( * 33400 )
    NEW M2 ( 41600 32000 ) ( 41800 * )
    NEW M2 ( 41800 29400 ) ( * 32000 )
    NEW M2 ( 41800 29400 ) ( 42000 * )
    NEW M2 ( 42000 28600 ) ( * 29400 )
    NEW M2 ( 41800 28600 ) ( 42000 * )
    NEW M2 ( 41800 26600 ) ( * 28600 )
    NEW M2 ( 41600 26600 ) ( 41800 * )
    NEW M2 ( 41600 23000 ) ( * 26600 )
    NEW M2 ( 41400 20200 ) ( * 23000 )
    NEW M2 ( 41400 23000 ) ( 41600 * )
    NEW M2 ( 41400 20200 ) ( 41600 * )
    NEW M2 ( 41600 16000 ) ( * 20200 )
    NEW M3 ( 41600 16000 ) ( 43600 * )
    NEW M3 ( 43600 15800 ) ( * 16000 )
    NEW M3 ( 43600 15800 ) ( 47000 * )
    NEW M3 ( 47000 15800 ) ( * 16000 )
    NEW M3 ( 47000 16000 ) ( 49800 * ) CDS_via2
    NEW M2 ( 49800 14800 ) ( * 16000 )
    NEW M2 ( 49600 11600 ) ( * 14800 )
    NEW M2 ( 49600 14800 ) ( 49800 * )
    NEW M2 ( 49600 11600 ) ( 49800 * )
    NEW M2 ( 49800 7200 ) ( * 11600 )
    NEW M3 ( 49800 7200 ) ( 55200 * )
    NEW M3 ( 55200 6815 0 ) ( * 7200 )
    NEW M3 ( 40400 33400 ) CDS_via2
    NEW M3 ( 41600 16000 ) CDS_via2
    NEW M3 ( 49800 7200 ) CDS_via2
 ;
- ADR_O[5]
  ( PIN ADR_O[5] ) ( Counter_Burst_Transfer_add_69_28_g943_730256179 A0 )
  ( g2410_730256179 C ) ( Counter_Burst_Transfer_ADR_REG_reg\[5\] Q )
  + ROUTED M3 ( 39000 31600 ) ( 41400 * ) CDS_via2
    NEW M2 ( 39000 31600 ) ( * 32600 ) CDS_via1_VV
    NEW M2 ( 43600 31600 ) ( * 32200 ) CDS_via1_VV
    NEW M2 ( 41400 30000 ) ( * 31600 )
    NEW M3 ( 41400 31600 ) ( 43600 * ) CDS_via2
    NEW M3 ( 43600 31600 ) ( 52000 * ) CDS_via3
    NEW M4 ( 52000 8000 ) ( * 31600 )
    NEW M3 ( 52000 8000 ) ( 52600 * )
    NEW M3 ( 52600 7800 ) ( * 8000 )
    NEW M3 ( 52600 7800 ) ( 54600 * )
    NEW M3 ( 54600 7800 ) ( * 8000 )
    NEW M3 ( 54600 8000 ) ( 55200 * )
    NEW M3 ( 55200 7760 0 ) ( * 8000 )
    NEW M3 ( 39000 31600 ) CDS_via2
    NEW M2 ( 41400 30000 ) CDS_via1_VV
    NEW M4 ( 52000 8000 ) CDS_via3
 ;
- ADR_O[4]
  ( PIN ADR_O[4] ) ( Counter_Burst_Transfer_add_69_28_g944_730256179 A0 )
  ( g2406_730256179 C ) ( Counter_Burst_Transfer_ADR_REG_reg\[4\] Q )
  + ROUTED M3 ( 43400 28600 ) ( 44800 * ) CDS_via2
    NEW M2 ( 43400 28600 ) ( * 29200 ) CDS_via1_VV
    NEW M2 ( 47400 28600 ) ( * 29600 ) CDS_via1_VV
    NEW M2 ( 44800 27600 ) ( * 28600 )
    NEW M3 ( 44800 28600 ) ( 47400 * ) CDS_via2
    NEW M3 ( 47400 28600 ) ( 49600 * )
    NEW M3 ( 49600 28400 ) ( * 28600 )
    NEW M4 ( 49600 26600 ) ( * 28400 ) CDS_via3
    NEW M4 ( 49600 26600 ) ( 49700 * )
    NEW M4 ( 49700 24600 ) ( * 26600 )
    NEW M4 ( 49600 9000 ) ( * 24600 )
    NEW M4 ( 49600 24600 ) ( 49700 * )
    NEW M3 ( 49600 9000 ) ( 50800 * )
    NEW M3 ( 50800 8800 ) ( * 9000 )
    NEW M3 ( 50800 8800 ) ( 54200 * )
    NEW M3 ( 54200 8800 ) ( * 9000 )
    NEW M3 ( 54200 9000 ) ( 55200 * )
    NEW M3 ( 55200 8705 0 ) ( * 9000 )
    NEW M3 ( 43400 28600 ) CDS_via2
    NEW M2 ( 44800 27600 ) CDS_via1_VV
    NEW M4 ( 49600 9000 ) CDS_via3
 ;
- ADR_O[3]
  ( PIN ADR_O[3] ) ( Counter_Burst_Transfer_add_69_28_g945_730256179 A0 )
  ( g2397_730256179 C ) ( Counter_Burst_Transfer_ADR_REG_reg\[3\] Q )
  + ROUTED M2 ( 43400 34400 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 43400 34400 ) ( 47000 * ) CDS_via3
    NEW M4 ( 47000 23600 ) ( * 34400 )
    NEW M3 ( 47000 34400 ) ( 47800 * ) CDS_via2
    NEW M2 ( 47800 32400 ) ( * 34400 )
    NEW M2 ( 41200 23600 ) ( * 24200 ) CDS_via1_VV
    NEW M3 ( 41200 23600 ) ( 47000 * ) CDS_via3
    NEW M4 ( 47000 9200 ) ( * 23600 )
    NEW M3 ( 47000 9200 ) ( 49200 * )
    NEW M3 ( 49200 9200 ) ( * 9400 )
    NEW M3 ( 49200 9400 ) ( 51200 * )
    NEW M3 ( 51200 9200 ) ( * 9400 )
    NEW M3 ( 51200 9200 ) ( 55200 * )
    NEW M3 ( 55200 9200 ) ( * 9650 0 )
    NEW M3 ( 43400 34400 ) CDS_via2
    NEW M2 ( 43400 34400 ) CDS_via1_VV
    NEW M2 ( 47800 32400 ) CDS_via1_VV
    NEW M3 ( 41200 23600 ) CDS_via2
    NEW M4 ( 47000 9200 ) CDS_via3
 ;
- ADR_O[2]
  ( PIN ADR_O[2] ) ( Counter_Burst_Transfer_add_69_28_g945_730256179 B0 )
  ( g2433_730256179 A ) ( g2394_730256179 A )
  ( Counter_Burst_Transfer_ADR_REG_reg\[2\] Q )
  + ROUTED M3 ( 47400 32600 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 47400 32600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 44800 48200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 39800 48200 ) ( * 48800 )
    NEW M2 ( 38800 48800 ) ( 39800 * )
    NEW M2 ( 38800 48400 ) ( * 48800 )
    NEW M1 ( 38200 48400 0 ) ( 38800 * ) CDS_via1_HV
    NEW M3 ( 44200 48200 ) ( 44800 * ) CDS_via2
    NEW M3 ( 42600 48000 ) ( 44200 * )
    NEW M3 ( 44200 48000 ) ( * 48200 )
    NEW M3 ( 42600 48000 ) ( * 48200 )
    NEW M3 ( 39800 48200 ) ( 42600 * )
    NEW M2 ( 39800 48000 ) ( * 48200 ) CDS_via2
    NEW M3 ( 44800 48200 ) ( 47400 * ) CDS_via3
    NEW M4 ( 47400 25800 ) ( * 32600 ) CDS_via3
    NEW M4 ( 47400 32600 ) ( * 48200 )
    NEW M4 ( 47400 25800 ) ( 47600 * )
    NEW M4 ( 47600 25200 ) ( * 25800 )
    NEW M4 ( 47400 19000 ) ( * 25200 )
    NEW M4 ( 47400 25200 ) ( 47600 * )
    NEW M4 ( 47400 19000 ) ( 47600 * )
    NEW M4 ( 47600 10800 ) ( * 19000 )
    NEW M3 ( 47600 10595 ) ( * 10800 ) CDS_via3
    NEW M3 ( 47600 10595 ) ( 55200 * 0 )
    NEW M2 ( 39800 48000 ) CDS_via1_HV
    NEW M3 ( 47400 32600 ) CDS_via2
    NEW M2 ( 47400 32600 ) CDS_via1_VV
    NEW M2 ( 44800 48200 ) CDS_via1_VV
 ;
- ADR_O[1]
  ( PIN ADR_O[1] ) ( g2388_730256179 A )
  ( Counter_Burst_Transfer_ADR_REG_reg\[1\] Q )
  + ROUTED M2 ( 42000 43200 ) ( * 44800 ) CDS_via2
    NEW M3 ( 40400 44800 ) ( 42000 * )
    NEW M2 ( 40400 44800 ) ( * 45400 ) CDS_via1_VV
    NEW M2 ( 42000 41200 ) ( * 43200 ) CDS_via1_VV
    NEW M3 ( 42000 41200 ) ( 48200 * ) CDS_via3
    NEW M4 ( 48200 36200 ) ( * 41200 )
    NEW M4 ( 48200 36200 ) ( 48400 * )
    NEW M4 ( 48400 31600 ) ( * 36200 )
    NEW M4 ( 48200 11200 ) ( * 31600 )
    NEW M4 ( 48200 31600 ) ( 48400 * )
    NEW M3 ( 48200 11200 ) ( 55200 * )
    NEW M3 ( 55200 11200 ) ( * 11540 0 )
    NEW M3 ( 40400 44800 ) CDS_via2
    NEW M3 ( 42000 41200 ) CDS_via2
    NEW M4 ( 48200 11200 ) CDS_via3
 ;
- ADR_O[0]
  ( PIN ADR_O[0] ) ( g2389_730256179 A )
  ( Counter_Burst_Transfer_ADR_REG_reg\[0\] Q )
  + ROUTED M2 ( 49400 45000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 48800 45000 ) ( 49400 * ) CDS_via2
    NEW M3 ( 48800 45000 ) ( * 45200 )
    NEW M3 ( 46600 45200 ) ( 48800 * )
    NEW M3 ( 43600 45000 ) ( 46600 * )
    NEW M3 ( 46600 45000 ) ( * 45200 )
    NEW M2 ( 43600 45000 ) ( * 45400 ) CDS_via1_VV
    NEW M3 ( 49400 45000 ) ( 50000 * )
    NEW M3 ( 50000 45000 ) ( * 45200 )
    NEW M3 ( 50000 45200 ) ( 54600 * )
    NEW M3 ( 54600 45000 ) ( * 45200 )
    NEW M3 ( 54600 45000 ) ( 55200 * ) CDS_via3
    NEW M4 ( 55200 12800 ) ( * 45000 )
    NEW M3 ( 55200 12485 0 ) ( * 12800 ) CDS_via3
    NEW M3 ( 43600 45000 ) CDS_via2
    NEW M2 ( 49400 45000 ) CDS_via1_VV
 ;
- DAT_O[31]
  ( PIN DAT_O[31] ) ( g203_730256179 Z )
  + ROUTED M2 ( 44000 42400 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 44000 42400 ) ( * 42600 ) CDS_via1_VV
    NEW M3 ( 44000 42400 ) ( 46600 * )
    NEW M3 ( 46600 42200 ) ( * 42400 )
    NEW M3 ( 46600 42200 ) ( 49400 * )
    NEW M3 ( 49400 42200 ) ( * 42400 )
    NEW M3 ( 49400 42400 ) ( 50000 * ) CDS_via3
    NEW M4 ( 50000 20000 ) ( * 42400 )
    NEW M4 ( 50000 20000 ) ( 50200 * )
    NEW M4 ( 50200 13800 ) ( * 20000 )
    NEW M4 ( 50000 13200 ) ( * 13800 )
    NEW M4 ( 50000 13800 ) ( 50200 * )
    NEW M3 ( 50000 13200 ) ( 55200 * )
    NEW M3 ( 55200 13200 ) ( * 13430 0 )
    NEW M3 ( 44000 42400 ) CDS_via2
    NEW M4 ( 50000 13200 ) CDS_via3
 ;
- DAT_O[30]
  ( PIN DAT_O[30] ) ( g176_730256179 Z )
  + ROUTED M2 ( 44000 39200 ) ( * 39800 ) CDS_via1_VV
    NEW M2 ( 44000 39200 ) ( 44200 * )
    NEW M2 ( 44200 38800 ) ( * 39200 )
    NEW M3 ( 44200 38800 ) ( 49000 * ) CDS_via3
    NEW M4 ( 49000 14200 ) ( * 38800 )
    NEW M3 ( 49000 14200 ) ( 50600 * )
    NEW M3 ( 50600 14200 ) ( * 14375 )
    NEW M3 ( 50600 14375 ) ( 55200 * 0 )
    NEW M3 ( 44200 38800 ) CDS_via2
    NEW M4 ( 49000 14200 ) CDS_via3
 ;
- DAT_O[29]
  ( PIN DAT_O[29] ) ( g179_730256179 Z )
  + ROUTED M2 ( 46600 37600 ) RECT ( -50 -50 50 430 )
    NEW M3 ( 46600 37600 ) ( 47600 * ) CDS_via2
    NEW M2 ( 47600 24200 ) ( * 37600 )
    NEW M2 ( 47600 24200 ) ( 47800 * )
    NEW M2 ( 47800 16800 ) ( * 24200 )
    NEW M2 ( 47600 15600 ) ( * 16800 )
    NEW M2 ( 47600 16800 ) ( 47800 * )
    NEW M3 ( 47600 15600 ) ( 48200 * )
    NEW M3 ( 48200 15400 ) ( * 15600 )
    NEW M3 ( 48200 15400 ) ( 50200 * )
    NEW M3 ( 50200 15400 ) ( * 15600 )
    NEW M3 ( 50200 15600 ) ( 55200 * )
    NEW M3 ( 55200 15320 0 ) ( * 15600 )
    NEW M2 ( 46600 37600 ) CDS_via1_VV
    NEW M3 ( 46600 37600 ) CDS_via2
    NEW M3 ( 47600 15600 ) CDS_via2
 ;
- DAT_O[28]
  ( PIN DAT_O[28] ) ( g181_730256179 Z )
  + ROUTED M2 ( 48600 27200 ) ( * 29400 ) CDS_via1_VV
    NEW M3 ( 48600 27200 ) ( 50000 * ) CDS_via2
    NEW M2 ( 50000 22200 ) ( * 27200 )
    NEW M2 ( 50000 22200 ) ( 50400 * )
    NEW M2 ( 50400 18400 ) ( * 22200 )
    NEW M2 ( 50000 17800 ) ( * 18400 )
    NEW M2 ( 50000 18400 ) ( 50400 * )
    NEW M2 ( 50000 17800 ) ( 50400 * )
    NEW M2 ( 50400 16600 ) ( * 17800 )
    NEW M3 ( 50400 16600 ) ( 55200 * )
    NEW M3 ( 55200 16265 0 ) ( * 16600 )
    NEW M3 ( 48600 27200 ) CDS_via2
    NEW M3 ( 50400 16600 ) CDS_via2
 ;
- DAT_O[27]
  ( PIN DAT_O[27] ) ( g182_730256179 Z )
  + ROUTED M2 ( 49000 21800 ) ( 49800 * )
    NEW M2 ( 49800 17400 ) ( * 21800 )
    NEW M3 ( 49800 17210 ) ( * 17400 ) CDS_via2_NPrefDir
    NEW M3 ( 49800 17210 ) ( 55200 * 0 )
    NEW M2 ( 49000 21800 ) CDS_via1_VV
 ;
- DAT_O[26]
  ( PIN DAT_O[26] ) ( g187_730256179 Z )
  + ROUTED M2 ( 47000 39200 ) ( * 39800 ) CDS_via1_VV
    NEW M2 ( 47000 39200 ) ( 47200 * )
    NEW M2 ( 47200 36200 ) ( * 39200 )
    NEW M3 ( 47200 36200 ) ( 54000 * ) CDS_via3
    NEW M4 ( 54000 25400 ) ( * 36200 )
    NEW M4 ( 54000 25400 ) ( 54200 * )
    NEW M4 ( 54200 19000 ) ( * 25400 )
    NEW M4 ( 54000 18400 ) ( * 19000 )
    NEW M4 ( 54000 19000 ) ( 54200 * )
    NEW M3 ( 54000 18400 ) ( 55200 * )
    NEW M3 ( 55200 18155 0 ) ( * 18400 )
    NEW M3 ( 47200 36200 ) CDS_via2
    NEW M4 ( 54000 18400 ) CDS_via3
 ;
- DAT_O[25]
  ( PIN DAT_O[25] ) ( g188_730256179 Z )
  + ROUTED M2 ( 49000 22200 ) ( * 24200 ) CDS_via1_VV
    NEW M2 ( 48800 19400 ) ( * 22200 )
    NEW M2 ( 48800 22200 ) ( 49000 * )
    NEW M3 ( 48800 19400 ) ( 50000 * )
    NEW M3 ( 50000 19400 ) ( * 19600 )
    NEW M3 ( 50000 19600 ) ( 54600 * )
    NEW M3 ( 54600 19400 ) ( * 19600 )
    NEW M3 ( 54600 19400 ) ( 55200 * )
    NEW M3 ( 55200 19100 0 ) ( * 19400 )
    NEW M3 ( 48800 19400 ) CDS_via2
 ;
- DAT_O[24]
  ( PIN DAT_O[24] ) ( g189_730256179 Z )
  + ROUTED M2 ( 49000 32200 ) RECT ( -50 -50 50 430 )
    NEW M3 ( 49000 32200 ) ( 51400 * ) CDS_via3
    NEW M4 ( 51400 20400 ) ( * 32200 )
    NEW M3 ( 51400 20400 ) ( 55200 * )
    NEW M3 ( 55200 20045 0 ) ( * 20400 )
    NEW M2 ( 49000 32200 ) CDS_via1_VV
    NEW M3 ( 49000 32200 ) CDS_via2
    NEW M4 ( 51400 20400 ) CDS_via3
 ;
- DAT_O[23]
  ( PIN DAT_O[23] ) ( g204_730256179 Z )
  + ROUTED M2 ( 49000 33400 ) ( * 34600 ) CDS_via1_VV
    NEW M3 ( 49000 33400 ) ( 50400 * )
    NEW M3 ( 50400 33400 ) ( * 33600 )
    NEW M3 ( 50400 33600 ) ( 52000 * )
    NEW M3 ( 52000 33400 ) ( * 33600 )
    NEW M3 ( 52000 33400 ) ( 52600 * ) CDS_via3
    NEW M4 ( 52600 21200 ) ( * 33400 )
    NEW M3 ( 52600 21200 ) ( 55200 * )
    NEW M3 ( 55200 20990 0 ) ( * 21200 )
    NEW M3 ( 49000 33400 ) CDS_via2
    NEW M4 ( 52600 21200 ) CDS_via3
 ;
- DAT_O[22]
  ( PIN DAT_O[22] ) ( g205_730256179 Z )
  + ROUTED M2 ( 49000 35000 ) ( * 37400 ) CDS_via1_VV
    NEW M2 ( 49000 35000 ) ( 49400 * )
    NEW M2 ( 49400 34200 ) ( * 35000 )
    NEW M2 ( 49400 34200 ) ( 49600 * )
    NEW M2 ( 49600 27800 ) ( * 34200 )
    NEW M2 ( 49400 22200 ) ( * 27800 )
    NEW M2 ( 49400 27800 ) ( 49600 * )
    NEW M3 ( 49400 22200 ) ( 55200 * )
    NEW M3 ( 55200 21930 0 ) ( * 22200 )
    NEW M3 ( 49400 22200 ) CDS_via2
 ;
- DAT_O[21]
  ( PIN DAT_O[21] ) ( g206_730256179 Z )
  + ROUTED M2 ( 49000 39800 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 49000 39800 ) ( 50600 * ) CDS_via2
    NEW M2 ( 50600 38400 ) ( * 39800 )
    NEW M2 ( 50400 34800 ) ( * 38400 )
    NEW M2 ( 50400 38400 ) ( 50600 * )
    NEW M2 ( 50400 34800 ) ( 50600 * )
    NEW M2 ( 50600 34200 ) ( * 34800 )
    NEW M2 ( 50200 27800 ) ( * 34200 )
    NEW M2 ( 50200 34200 ) ( 50600 * )
    NEW M2 ( 50200 27800 ) ( 50600 * )
    NEW M2 ( 50600 27200 ) ( * 27800 )
    NEW M2 ( 50400 24600 ) ( * 27200 )
    NEW M2 ( 50400 27200 ) ( 50600 * )
    NEW M2 ( 50400 24600 ) ( 50600 * )
    NEW M2 ( 50600 23200 ) ( * 24600 )
    NEW M3 ( 50600 23200 ) ( 55200 * )
    NEW M3 ( 55200 22870 0 ) ( * 23200 )
    NEW M2 ( 49000 39800 ) CDS_via1_VV
    NEW M3 ( 49000 39800 ) CDS_via2
    NEW M3 ( 50600 23200 ) CDS_via2
 ;
- DAT_O[20]
  ( PIN DAT_O[20] ) ( g207_730256179 Z )
  + ROUTED M2 ( 49000 40200 ) ( * 42600 ) CDS_via1_VV
    NEW M2 ( 49000 40200 ) ( 49400 * )
    NEW M2 ( 49400 39200 ) ( * 40200 )
    NEW M3 ( 49400 39200 ) ( 50800 * ) CDS_via2
    NEW M2 ( 50800 33600 ) ( * 39200 )
    NEW M2 ( 50600 28400 ) ( * 33600 )
    NEW M2 ( 50600 33600 ) ( 50800 * )
    NEW M2 ( 50600 28400 ) ( 50800 * )
    NEW M2 ( 50800 24200 ) ( * 28400 )
    NEW M3 ( 50800 24200 ) ( 55200 * )
    NEW M3 ( 55200 23810 0 ) ( * 24200 )
    NEW M3 ( 49400 39200 ) CDS_via2
    NEW M3 ( 50800 24200 ) CDS_via2
 ;
- DAT_O[19]
  ( PIN DAT_O[19] ) ( g208_730256179 Z )
  + ROUTED M2 ( 47000 47200 ) ( * 47800 ) CDS_via1_VV
    NEW M2 ( 47000 47200 ) ( 47200 * )
    NEW M2 ( 47200 43400 ) ( * 47200 )
    NEW M2 ( 47000 42800 ) ( * 43400 )
    NEW M2 ( 47000 43400 ) ( 47200 * )
    NEW M3 ( 47000 42800 ) ( 49400 * ) CDS_via3
    NEW M4 ( 49400 28800 ) ( * 42800 )
    NEW M4 ( 49300 26200 ) ( * 28800 )
    NEW M4 ( 49300 28800 ) ( 49400 * )
    NEW M4 ( 49300 26200 ) ( 49400 * )
    NEW M4 ( 49400 25000 ) ( * 26200 )
    NEW M3 ( 49400 25000 ) ( 55200 * )
    NEW M3 ( 55200 24750 0 ) ( * 25000 )
    NEW M3 ( 47000 42800 ) CDS_via2
    NEW M4 ( 49400 25000 ) CDS_via3
 ;
- DAT_O[18]
  ( PIN DAT_O[18] ) ( g209_730256179 Z )
  + ROUTED M2 ( 49000 47600 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 49000 47600 ) ( * 47800 ) CDS_via1_VV
    NEW M3 ( 49000 47600 ) ( 54600 * ) CDS_via3
    NEW M4 ( 54600 26000 ) ( * 47600 )
    NEW M3 ( 54600 26000 ) ( 55200 * )
    NEW M3 ( 55200 25690 0 ) ( * 26000 )
    NEW M3 ( 49000 47600 ) CDS_via2
    NEW M4 ( 54600 26000 ) CDS_via3
 ;
- DAT_O[17]
  ( PIN DAT_O[17] ) ( g210_730256179 Z )
  + ROUTED M2 ( 49000 26800 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 49000 26800 ) ( * 27000 ) CDS_via1_VV
    NEW M3 ( 49000 26800 ) ( 49600 * )
    NEW M3 ( 49600 26630 ) ( * 26800 )
    NEW M3 ( 49600 26630 ) ( 55200 * 0 )
    NEW M3 ( 49000 26800 ) CDS_via2
 ;
- DAT_O[16]
  ( PIN DAT_O[16] ) ( g211_730256179 Z )
  + ROUTED M2 ( 44000 9000 ) ( * 13200 )
    NEW M2 ( 43400 13200 ) ( 44000 * )
    NEW M2 ( 43400 13200 ) ( * 14200 )
    NEW M2 ( 43400 14200 ) ( 43600 * )
    NEW M2 ( 43600 14200 ) ( * 22800 )
    NEW M2 ( 43600 22800 ) ( 43700 * )
    NEW M2 ( 43700 22800 ) ( * 25200 )
    NEW M2 ( 43600 25200 ) ( 43700 * )
    NEW M2 ( 43600 25200 ) ( * 27200 ) CDS_via2
    NEW M3 ( 43600 27200 ) ( * 27570 )
    NEW M3 ( 43600 27570 ) ( 55200 * 0 )
    NEW M2 ( 44000 9000 ) CDS_via1_VV
 ;
- DAT_O[15]
  ( PIN DAT_O[15] ) ( g212_730256179 Z )
  + ROUTED M2 ( 47600 6600 ) ( * 7000 )
    NEW M2 ( 47400 7000 ) ( 47600 * )
    NEW M2 ( 47400 7000 ) ( * 9000 )
    NEW M2 ( 47200 9000 ) ( 47400 * )
    NEW M2 ( 47200 9000 ) ( * 9600 )
    NEW M2 ( 47200 9600 ) ( 47400 * )
    NEW M2 ( 47400 9600 ) ( * 14200 )
    NEW M2 ( 47200 14200 ) ( 47400 * )
    NEW M2 ( 47200 14200 ) ( * 16600 )
    NEW M2 ( 47200 16600 ) ( 47400 * )
    NEW M2 ( 47400 16600 ) ( * 23800 )
    NEW M2 ( 47300 23800 ) ( 47400 * )
    NEW M2 ( 47300 23800 ) ( * 26800 )
    NEW M2 ( 47300 26800 ) ( 47400 * )
    NEW M2 ( 47400 26800 ) ( * 28000 ) CDS_via2
    NEW M3 ( 47400 28000 ) ( 50200 * )
    NEW M3 ( 50200 28000 ) ( * 28200 )
    NEW M3 ( 50200 28200 ) ( 54600 * )
    NEW M3 ( 54600 28000 ) ( * 28200 )
    NEW M3 ( 54600 28000 ) ( 55200 * )
    NEW M3 ( 55200 28000 ) ( * 28510 0 )
    NEW M2 ( 47600 6600 ) CDS_via1_VV
 ;
- DAT_O[14]
  ( PIN DAT_O[14] ) ( g190_730256179 Z )
  + ROUTED M2 ( 48600 14200 ) ( * 18600 ) CDS_via2
    NEW M3 ( 48600 18600 ) ( 53200 * ) CDS_via3
    NEW M4 ( 53200 18600 ) ( * 29200 ) CDS_via3
    NEW M3 ( 53200 29200 ) ( 55200 * )
    NEW M3 ( 55200 29200 ) ( * 29450 0 )
    NEW M2 ( 48600 14200 ) CDS_via1_VV
 ;
- DAT_O[13]
  ( PIN DAT_O[13] ) ( g191_730256179 Z )
  + ROUTED M2 ( 46600 11800 ) ( * 13400 )
    NEW M2 ( 46000 13400 ) ( 46600 * )
    NEW M2 ( 46000 13400 ) ( * 29800 )
    NEW M2 ( 46000 29800 ) ( 46200 * ) CDS_via2_NPrefDir
    NEW M3 ( 46200 29800 ) ( 55200 * )
    NEW M3 ( 55200 29800 ) ( * 30390 0 )
    NEW M2 ( 46600 11800 ) CDS_via1_VV
 ;
- DAT_O[12]
  ( PIN DAT_O[12] ) ( g193_730256179 Z )
  + ROUTED M2 ( 47000 9000 ) ( * 10200 ) CDS_via2
    NEW M3 ( 47000 10200 ) ( 48600 * ) CDS_via3
    NEW M4 ( 48600 10200 ) ( * 10800 )
    NEW M4 ( 48600 10800 ) ( 48800 * )
    NEW M4 ( 48800 10800 ) ( * 13600 )
    NEW M4 ( 48600 13600 ) ( 48800 * )
    NEW M4 ( 48600 13600 ) ( * 31000 ) CDS_via3
    NEW M3 ( 48600 31000 ) ( 55200 * )
    NEW M3 ( 55200 31000 ) ( * 31330 0 )
    NEW M2 ( 47000 9000 ) CDS_via1_VV
 ;
- DAT_O[11]
  ( PIN DAT_O[11] ) ( g194_730256179 Z )
  + ROUTED M2 ( 49000 9000 ) ( * 9800 ) CDS_via2
    NEW M3 ( 49000 9800 ) ( 54000 * ) CDS_via2
    NEW M2 ( 54000 9800 ) ( * 10400 )
    NEW M2 ( 54000 10400 ) ( 54200 * )
    NEW M2 ( 54200 10400 ) ( * 21000 )
    NEW M2 ( 54000 21000 ) ( 54200 * )
    NEW M2 ( 54000 21000 ) ( * 32000 ) CDS_via2
    NEW M3 ( 54000 32000 ) ( 55200 * )
    NEW M3 ( 55200 32000 ) ( * 32270 0 )
    NEW M2 ( 49000 9000 ) CDS_via1_VV
 ;
- DAT_O[10]
  ( PIN DAT_O[10] ) ( g195_730256179 Z )
  + ROUTED M2 ( 49000 11800 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 49000 11800 ) ( 50800 * ) CDS_via3
    NEW M4 ( 50800 11800 ) ( * 33000 ) CDS_via3
    NEW M3 ( 50800 33000 ) ( 51400 * )
    NEW M3 ( 51400 32800 ) ( * 33000 )
    NEW M3 ( 51400 32800 ) ( 53000 * )
    NEW M3 ( 53000 32800 ) ( * 33000 )
    NEW M3 ( 53000 33000 ) ( 55200 * )
    NEW M3 ( 55200 33000 ) ( * 33210 0 )
    NEW M2 ( 49000 11800 ) CDS_via1_VV
    NEW M3 ( 49000 11800 ) CDS_via2
 ;
- DAT_O[9]
  ( PIN DAT_O[9] ) ( g196_730256179 Z )
  + ROUTED M2 ( 49000 17000 ) ( * 19000 ) CDS_via2
    NEW M3 ( 49000 19000 ) ( 53600 * ) CDS_via3
    NEW M4 ( 53600 19000 ) ( * 29800 )
    NEW M4 ( 53400 29800 ) ( 53600 * )
    NEW M4 ( 53400 29800 ) ( * 33200 )
    NEW M4 ( 53400 33200 ) ( 53600 * )
    NEW M4 ( 53600 33200 ) ( * 33800 ) CDS_via3
    NEW M3 ( 53600 33800 ) ( 55200 * )
    NEW M3 ( 55200 33800 ) ( * 34155 0 )
    NEW M2 ( 49000 17000 ) CDS_via1_VV
 ;
- DAT_O[8]
  ( PIN DAT_O[8] ) ( g197_730256179 Z )
  + ROUTED M3 ( 46600 18200 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 46600 14200 ) ( * 18200 ) CDS_via2
    NEW M4 ( 46600 18200 ) ( * 18800 )
    NEW M4 ( 46400 18800 ) ( 46600 * )
    NEW M4 ( 46400 18800 ) ( * 25200 )
    NEW M4 ( 46400 25200 ) ( 46600 * )
    NEW M4 ( 46600 25200 ) ( * 34800 ) CDS_via3
    NEW M3 ( 46600 34800 ) ( 48400 * )
    NEW M3 ( 48400 34400 ) ( * 34800 )
    NEW M3 ( 48400 34400 ) ( 54200 * )
    NEW M3 ( 54200 34400 ) ( * 34800 )
    NEW M3 ( 54200 34800 ) ( 55200 * )
    NEW M3 ( 55200 34800 ) ( * 35100 0 )
    NEW M2 ( 46600 14200 ) CDS_via1_VV
    NEW M4 ( 46600 18200 ) CDS_via3
 ;
- DAT_O[7]
  ( PIN DAT_O[7] ) ( g213_730256179 Z )
  + ROUTED M2 ( 47000 17000 ) ( * 19400 ) CDS_via2
    NEW M3 ( 47000 19400 ) ( 47800 * ) CDS_via3
    NEW M4 ( 47800 19400 ) ( * 35800 ) CDS_via3
    NEW M3 ( 47800 35800 ) ( 48400 * )
    NEW M3 ( 48400 35600 ) ( * 35800 )
    NEW M3 ( 48400 35600 ) ( 54600 * )
    NEW M3 ( 54600 35600 ) ( * 35800 )
    NEW M3 ( 54600 35800 ) ( 55200 * )
    NEW M3 ( 55200 35800 ) ( * 36045 0 )
    NEW M2 ( 47000 17000 ) CDS_via1_VV
 ;
- DAT_O[6]
  ( PIN DAT_O[6] ) ( g199_730256179 Z )
  + ROUTED M2 ( 49000 19400 ) ( * 20600 ) CDS_via2
    NEW M3 ( 49000 20600 ) ( 50400 * ) CDS_via3
    NEW M4 ( 50400 20600 ) ( * 33600 )
    NEW M4 ( 50400 33600 ) ( 50600 * )
    NEW M4 ( 50600 33600 ) ( * 36000 )
    NEW M4 ( 50400 36000 ) ( 50600 * )
    NEW M4 ( 50400 36000 ) ( * 36600 ) CDS_via3
    NEW M3 ( 50400 36600 ) ( 51000 * )
    NEW M3 ( 51000 36600 ) ( * 36800 )
    NEW M3 ( 51000 36800 ) ( 54600 * )
    NEW M3 ( 54600 36600 ) ( * 36800 )
    NEW M3 ( 54600 36600 ) ( 55200 * )
    NEW M3 ( 55200 36600 ) ( * 36990 0 )
    NEW M2 ( 49000 19400 ) CDS_via1_VV
 ;
- DAT_O[5]
  ( PIN DAT_O[5] ) ( g200_730256179 Z )
  + ROUTED M2 ( 44000 19400 ) ( * 20600 ) CDS_via2
    NEW M3 ( 44000 20600 ) ( 45600 * ) CDS_via3
    NEW M4 ( 45600 20600 ) ( * 38000 ) CDS_via3
    NEW M3 ( 45600 38000 ) ( 48000 * )
    NEW M3 ( 48000 37935 ) ( * 38000 )
    NEW M3 ( 48000 37935 ) ( 55200 * 0 )
    NEW M2 ( 44000 19400 ) CDS_via1_VV
 ;
- DAT_O[4]
  ( PIN DAT_O[4] ) ( g201_730256179 Z )
  + ROUTED M2 ( 46600 19400 ) ( * 21600 ) CDS_via2
    NEW M3 ( 46600 21600 ) ( 54600 * ) CDS_via2
    NEW M2 ( 54600 21600 ) ( * 27000 )
    NEW M2 ( 54600 27000 ) ( 54800 * )
    NEW M2 ( 54800 27000 ) ( * 27600 )
    NEW M2 ( 54800 27600 ) ( 55000 * )
    NEW M2 ( 55000 27600 ) ( * 32800 )
    NEW M2 ( 54800 32800 ) ( 55000 * )
    NEW M2 ( 54800 32800 ) ( * 38000 )
    NEW M2 ( 54600 38000 ) ( 54800 * )
    NEW M2 ( 54600 38000 ) ( * 38600 ) CDS_via2
    NEW M3 ( 54600 38600 ) ( 55200 * )
    NEW M3 ( 55200 38600 ) ( * 38880 0 )
    NEW M2 ( 46600 19400 ) CDS_via1_VV
 ;
- DAT_O[3]
  ( PIN DAT_O[3] ) ( g202_730256179 Z )
  + ROUTED M2 ( 46600 22200 ) ( * 31000 )
    NEW M2 ( 46400 31000 ) ( 46600 * )
    NEW M2 ( 46400 31000 ) ( * 34600 )
    NEW M2 ( 46200 34600 ) ( 46400 * )
    NEW M2 ( 46200 34600 ) ( * 39600 ) CDS_via2
    NEW M3 ( 46200 39600 ) ( 48600 * )
    NEW M3 ( 48600 39500 ) ( * 39600 )
    NEW M3 ( 48600 39500 ) ( 51000 * )
    NEW M3 ( 51000 39500 ) ( * 39600 )
    NEW M3 ( 51000 39600 ) ( 55200 * )
    NEW M3 ( 55200 39600 ) ( * 39825 0 )
    NEW M2 ( 46600 22200 ) CDS_via1_VV
 ;
- DAT_O[2]
  ( PIN DAT_O[2] ) ( g214_730256179 Z )
  + ROUTED M2 ( 47000 27400 ) ( * 29200 )
    NEW M2 ( 47000 29200 ) ( 47200 * )
    NEW M2 ( 47200 29200 ) ( * 31400 )
    NEW M2 ( 47000 31400 ) ( 47200 * )
    NEW M2 ( 47000 31400 ) ( * 33200 )
    NEW M2 ( 47000 33200 ) ( 47200 * )
    NEW M2 ( 47200 33200 ) ( * 35000 )
    NEW M2 ( 47000 35000 ) ( 47200 * )
    NEW M2 ( 47000 35000 ) ( * 35800 )
    NEW M2 ( 47000 35800 ) ( 47400 * )
    NEW M2 ( 47400 35800 ) ( * 38000 )
    NEW M2 ( 47400 38000 ) ( 47800 * )
    NEW M2 ( 47800 38000 ) ( * 40400 ) CDS_via2
    NEW M3 ( 47800 40400 ) ( 55200 * )
    NEW M3 ( 55200 40400 ) ( * 40770 0 )
    NEW M2 ( 47000 27400 ) CDS_via1_VV
 ;
- DAT_O[1]
  ( PIN DAT_O[1] ) ( g215_730256179 Z )
  + ROUTED M2 ( 46600 35000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 46600 35000 ) ( 52400 * ) CDS_via3
    NEW M4 ( 52400 35000 ) ( * 41400 ) CDS_via3
    NEW M3 ( 52400 41400 ) ( 55200 * )
    NEW M3 ( 55200 41400 ) ( * 41715 0 )
    NEW M2 ( 46600 35000 ) CDS_via1_VV
    NEW M3 ( 46600 35000 ) CDS_via2
 ;
- DAT_O[0]
  ( PIN DAT_O[0] ) ( g216_730256179 Z )
  + ROUTED M2 ( 27600 37400 ) RECT ( -50 -90 250 90 )
    NEW M2 ( 27600 37400 ) ( 27800 * ) CDS_via1_VV
    NEW M3 ( 27600 37400 ) ( 30400 * )
    NEW M3 ( 30400 36800 ) ( * 37400 )
    NEW M3 ( 30400 36800 ) ( 35000 * ) CDS_via2
    NEW M2 ( 35000 36800 ) ( * 43200 ) CDS_via2
    NEW M3 ( 35000 43200 ) ( 39200 * )
    NEW M3 ( 39200 43000 ) ( * 43200 )
    NEW M3 ( 39200 43000 ) ( 46400 * )
    NEW M3 ( 46400 43000 ) ( * 43200 )
    NEW M3 ( 46400 43200 ) ( 50000 * )
    NEW M3 ( 50000 43000 ) ( * 43200 )
    NEW M3 ( 50000 43000 ) ( 54600 * )
    NEW M3 ( 54600 43000 ) ( * 43200 )
    NEW M3 ( 54600 43200 ) ( 55200 * )
    NEW M3 ( 55200 42660 0 ) ( * 43200 )
    NEW M3 ( 27600 37400 ) CDS_via2
 ;
- SEL_O[3]
  ( PIN SEL_O[3] ) ( reg0_temp_reg\[3\] Q ) ( reg0_temp_reg\[3\] D )
  + ROUTED M2 ( 20800 24400 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 16800 24400 ) RECT ( -50 -230 50 50 )
    NEW M3 ( 16800 24400 ) ( 20800 * ) CDS_via2
    NEW M2 ( 16800 24400 ) ( * 24600 ) CDS_via1_VV
    NEW M2 ( 20800 24400 ) ( * 24600 ) CDS_via1_VV
    NEW M3 ( 20800 24400 ) ( 29800 * )
    NEW M3 ( 29800 24200 ) ( * 24400 )
    NEW M3 ( 29800 24200 ) ( 31400 * )
    NEW M3 ( 31400 24000 ) ( * 24200 )
    NEW M3 ( 31400 24000 ) ( 35000 * )
    NEW M3 ( 35000 24000 ) ( * 24200 )
    NEW M3 ( 35000 24200 ) ( 37400 * ) CDS_via3
    NEW M4 ( 37400 24200 ) ( * 44400 ) CDS_via3
    NEW M3 ( 37400 44400 ) ( 42400 * )
    NEW M3 ( 42400 44400 ) ( * 44550 )
    NEW M3 ( 42400 44550 ) ( 55200 * 0 )
    NEW M3 ( 16800 24400 ) CDS_via2
 ;
- SEL_O[2]
  ( PIN SEL_O[2] ) ( reg0_temp_reg\[2\] Q ) ( reg0_temp_reg\[2\] D )
  + ROUTED M2 ( 27000 35200 ) RECT ( -50 -50 50 430 )
    NEW M2 ( 23000 35200 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 23000 35200 ) ( 27000 * ) CDS_via2
    NEW M3 ( 27000 35200 ) ( 28000 * )
    NEW M3 ( 28000 35200 ) ( * 35400 )
    NEW M3 ( 28000 35400 ) ( 30200 * )
    NEW M3 ( 30200 35200 ) ( * 35400 )
    NEW M3 ( 30200 35200 ) ( 30800 * ) CDS_via3
    NEW M4 ( 30800 35200 ) ( * 35800 )
    NEW M4 ( 30600 35800 ) ( 30800 * )
    NEW M4 ( 30600 35800 ) ( * 37800 )
    NEW M4 ( 30600 37800 ) ( 30800 * )
    NEW M4 ( 30800 37800 ) ( * 46000 ) CDS_via3
    NEW M3 ( 30800 46000 ) ( 49400 * )
    NEW M3 ( 49400 45800 ) ( * 46000 )
    NEW M3 ( 49400 45800 ) ( 55200 * )
    NEW M3 ( 55200 45495 0 ) ( * 45800 )
    NEW M3 ( 23000 35200 ) CDS_via2
    NEW M2 ( 23000 35200 ) CDS_via1_VV
    NEW M2 ( 27000 35200 ) CDS_via1_VV
 ;
- SEL_O[1]
  ( PIN SEL_O[1] ) ( reg0_temp_reg\[1\] Q ) ( reg0_temp_reg\[1\] D )
  + ROUTED M2 ( 36800 39800 ) RECT ( -50 -50 50 430 )
    NEW M3 ( 32800 39800 ) ( 36800 * ) CDS_via2
    NEW M2 ( 32800 39800 ) ( * 40200 ) CDS_via1_VV
    NEW M2 ( 36800 39800 ) ( * 41400 )
    NEW M2 ( 36800 41400 ) ( 37200 * )
    NEW M2 ( 37200 41400 ) ( * 42000 )
    NEW M2 ( 37100 42000 ) ( 37200 * )
    NEW M2 ( 37100 42000 ) ( * 45000 )
    NEW M2 ( 37100 45000 ) ( 37200 * )
    NEW M2 ( 37200 45000 ) ( * 46200 ) CDS_via2
    NEW M3 ( 37200 46200 ) ( * 46440 )
    NEW M3 ( 37200 46440 ) ( 55200 * 0 )
    NEW M3 ( 32800 39800 ) CDS_via2
    NEW M2 ( 36800 39800 ) CDS_via1_VV
 ;
- SEL_O[0]
  ( PIN SEL_O[0] ) ( reg0_temp_reg\[0\] Q ) ( reg0_temp_reg\[0\] D )
  + ROUTED M2 ( 36800 41800 ) ( * 42400 ) CDS_via1_VV
    NEW M3 ( 32800 41800 ) ( 36800 * ) CDS_via2
    NEW M2 ( 32800 41800 ) ( * 42400 ) CDS_via1_VV
    NEW M2 ( 36800 42400 ) ( * 47200 ) CDS_via2
    NEW M3 ( 36800 47200 ) ( 42600 * )
    NEW M3 ( 42600 47200 ) ( * 47400 )
    NEW M3 ( 42600 47400 ) ( 46000 * )
    NEW M3 ( 46000 47200 ) ( * 47400 )
    NEW M3 ( 46000 47200 ) ( 47000 * )
    NEW M3 ( 47000 47100 ) ( * 47200 )
    NEW M3 ( 47000 47100 ) ( 49000 * )
    NEW M3 ( 49000 47100 ) ( * 47200 )
    NEW M3 ( 49000 47200 ) ( 54800 * )
    NEW M3 ( 54800 47200 ) ( * 47385 )
    NEW M3 ( 54800 47385 ) ( 55200 * 0 )
    NEW M3 ( 32800 41800 ) CDS_via2
 ;
- BTE_O[1]
  ( PIN BTE_O[1] )
 ;
- BTE_O[0]
  ( PIN BTE_O[0] )
 ;
- CTI_O[1]
  ( PIN CTI_O[1] ) ( g1403_730256179 Z )
  + ROUTED M2 ( 34800 48400 ) ( * 53200 ) CDS_via2
    NEW M3 ( 34800 53200 ) ( 44800 * )
    NEW M3 ( 44800 53055 ) ( * 53200 )
    NEW M3 ( 44800 53055 ) ( 55200 * 0 )
    NEW M2 ( 34800 48400 ) CDS_via1_HV
 ;
- CTI_O[0]
  ( PIN CTI_O[0] ) ( PIN CTI_O[2] ) ( g1400_730256179 Z ) ( g1397_730256179 A )
  + ROUTED M2 ( 22200 48600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 26800 48200 ) ( * 48600 ) CDS_via2
    NEW M3 ( 55200 52110 0 ) ( * 52600 ) CDS_via3
    NEW M3 ( 22200 48600 ) ( 23400 * )
    NEW M3 ( 23400 48600 ) ( * 48800 )
    NEW M3 ( 23400 48800 ) ( 25400 * )
    NEW M3 ( 25400 48600 ) ( * 48800 )
    NEW M3 ( 25400 48600 ) ( 26800 * )
    NEW M2 ( 26800 48600 ) ( * 51200 )
    NEW M2 ( 26800 51200 ) ( 27000 * )
    NEW M2 ( 27000 51200 ) ( * 53000 ) CDS_via2
    NEW M3 ( 27000 53000 ) ( 34400 * )
    NEW M3 ( 34400 52600 ) ( * 53000 )
    NEW M3 ( 34400 52600 ) ( 44000 * )
    NEW M3 ( 44000 52600 ) ( * 53000 )
    NEW M3 ( 44000 53000 ) ( 44600 * )
    NEW M3 ( 44600 52400 ) ( * 53000 )
    NEW M3 ( 44600 52400 ) ( 54600 * )
    NEW M3 ( 54600 52400 ) ( * 52600 )
    NEW M3 ( 54600 52600 ) ( 55200 * )
    NEW M4 ( 55200 52600 ) ( * 54000 ) CDS_via3
    NEW M2 ( 26800 48200 ) CDS_via1_VV
    NEW M2 ( 22200 48600 ) CDS_via1_VV
    NEW M3 ( 22200 48600 ) CDS_via2
 ;
- state[2]
  ( g2402_730256179 A ) ( state_reg\[2\] Q ) ( g1426_730256179 A )
  ( g1425_730256179 A ) ( g1422_730256179 B ) ( g1421_730256179 B )
  ( g1416_730256179 B ) ( g1415_730256179 B ) ( g1414_730256179 A )
  + ROUTED M2 ( 24200 42400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 23200 42600 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 22600 40400 ) ( * 42600 ) CDS_via2
    NEW M2 ( 23200 42600 ) ( * 42800 ) CDS_via1_VV
    NEW M2 ( 27000 42600 ) ( * 44400 )
    NEW M2 ( 26400 44400 ) ( 27000 * )
    NEW M2 ( 26400 44400 ) ( * 45000 )
    NEW M2 ( 26200 45000 ) ( 26400 * )
    NEW M2 ( 27000 40200 ) ( * 40800 )
    NEW M2 ( 30400 35400 ) ( * 37000 ) CDS_via1_HV
    NEW M1 ( 29400 35400 ) ( 30400 * ) CDS_via1_HV
    NEW M2 ( 29400 34600 ) ( * 35400 ) CDS_via1_HV
    NEW M1 ( 27800 34600 0 ) ( 29400 * ) CDS_via1_HV
    NEW M2 ( 22600 47800 ) ( 22800 * ) CDS_via1_VV
    NEW M2 ( 22600 46800 ) ( * 47800 )
    NEW M2 ( 22500 44000 ) ( * 46800 )
    NEW M2 ( 22500 46800 ) ( 22600 * )
    NEW M2 ( 22500 44000 ) ( 22600 * )
    NEW M2 ( 22600 42600 ) ( * 44000 )
    NEW M3 ( 22600 42600 ) ( 23200 * ) CDS_via2
    NEW M3 ( 23200 42600 ) ( 24000 * )
    NEW M3 ( 24000 42400 ) ( * 42600 )
    NEW M3 ( 24000 42400 ) ( 24200 * ) CDS_via2
    NEW M3 ( 24200 42400 ) ( 26600 * )
    NEW M3 ( 26600 42400 ) ( * 42600 )
    NEW M3 ( 26600 42600 ) ( 27000 * ) CDS_via2
    NEW M2 ( 27000 40800 ) ( * 42600 )
    NEW M2 ( 27000 40800 ) ( 27320 * ) CDS_via1_HH
    NEW M1 ( 27320 40800 ) ( 30000 * 0 )
    NEW M2 ( 30400 39600 ) ( * 40800 ) CDS_via1_VV
    NEW M2 ( 30200 37600 ) ( * 39600 )
    NEW M2 ( 30200 39600 ) ( 30400 * )
    NEW M2 ( 30200 37600 ) ( 30400 * )
    NEW M2 ( 30400 37000 ) ( * 37600 )
    NEW M2 ( 22600 40400 ) CDS_via1_VV
    NEW M2 ( 24200 42400 ) CDS_via1_HV
    NEW M2 ( 26200 45000 ) CDS_via1_VV
    NEW M2 ( 27000 40200 ) CDS_via1_VV
 ;
- state[1]
  ( g2436_730256179 B ) ( g2402_730256179 D ) ( state_reg\[1\] Q )
  ( g1426_730256179 B ) ( g1424_730256179 B ) ( g1423_730256179 B )
  ( g1413_730256179 B ) ( g1408_730256179 A )
  + ROUTED M2 ( 26400 46000 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 21800 45800 ) RECT ( -50 -230 50 50 )
    NEW M3 ( 21800 46000 ) ( 24200 * ) CDS_via3
    NEW M2 ( 21800 45800 ) ( * 46000 ) CDS_via2
    NEW M2 ( 24200 39600 ) ( * 40400 ) CDS_via1_HV
    NEW M3 ( 24200 41200 ) ( 26400 * ) CDS_via2
    NEW M2 ( 26400 40800 ) ( * 41200 )
    NEW M2 ( 23400 37000 ) ( * 39400 )
    NEW M2 ( 23400 39400 ) ( 23600 * )
    NEW M2 ( 23600 39400 ) ( * 39600 ) CDS_via1_HV
    NEW M3 ( 23600 39600 ) ( 24200 * ) CDS_via2
    NEW M4 ( 24200 39600 ) ( * 41200 ) CDS_via3
    NEW M4 ( 24200 41200 ) ( * 46000 )
    NEW M3 ( 24200 46000 ) ( 26400 * ) CDS_via2
    NEW M1 ( 26400 46000 0 ) ( 27000 * )
    NEW M1 ( 27000 45200 ) ( * 46000 )
    NEW M1 ( 27000 45200 ) ( 27200 * 0 )
    NEW M2 ( 20600 35200 ) ( * 37000 ) CDS_via2
    NEW M3 ( 20600 37000 ) ( 21200 * )
    NEW M3 ( 21200 37000 ) ( * 37200 )
    NEW M3 ( 21200 37200 ) ( 22800 * )
    NEW M3 ( 22800 37000 ) ( * 37200 )
    NEW M3 ( 22800 37000 ) ( 23400 * ) CDS_via2
    NEW M3 ( 23400 37000 ) ( 27600 * )
    NEW M3 ( 27600 36800 ) ( * 37000 )
    NEW M3 ( 27600 36800 ) ( 29400 * )
    NEW M3 ( 29400 36800 ) ( * 37000 )
    NEW M3 ( 29400 37000 ) ( 30000 * ) CDS_via2
    NEW M2 ( 30000 36800 ) ( * 37000 )
    NEW M2 ( 30000 36800 ) ( 30200 * )
    NEW M2 ( 30200 34400 ) ( * 36800 )
    NEW M2 ( 21800 45800 ) CDS_via1_HV
    NEW M2 ( 26400 40800 ) CDS_via1_HV
    NEW M3 ( 23600 39600 ) CDS_via2
    NEW M4 ( 24200 39600 ) CDS_via3
    NEW M2 ( 26400 46000 ) CDS_via1_HV
    NEW M2 ( 20600 35200 ) CDS_via1_VV
    NEW M2 ( 30200 34400 ) CDS_via1_VV
 ;
- state[0]
  ( g2443_730256179 B ) ( g2402_730256179 C ) ( state_reg\[0\] Q )
  ( g1425_730256179 B ) ( g1424_730256179 A ) ( g1423_730256179 A )
  ( g1422_730256179 A ) ( g1408_730256179 B )
  + ROUTED M2 ( 27400 45400 ) RECT ( -50 -230 50 50 )
    NEW M1 ( 22800 45600 ) ( 23400 * 0 )
    NEW M3 ( 23000 40200 ) ( 24600 * ) CDS_via2
    NEW M2 ( 24600 40200 ) ( * 40600 )
    NEW M2 ( 24600 40600 ) ( 24800 * ) CDS_via1_HH
    NEW M1 ( 27400 34800 0 ) ( * 35400 ) CDS_via1_VV
    NEW M2 ( 22800 38000 ) ( * 38600 )
    NEW M2 ( 22800 38600 ) ( 23000 * )
    NEW M2 ( 23000 38600 ) ( * 40200 ) CDS_via2
    NEW M2 ( 23000 40200 ) ( * 40400 ) CDS_via1_HV
    NEW M2 ( 23000 40400 ) ( * 42000 ) CDS_via1_VV
    NEW M2 ( 23000 42000 ) ( * 44000 )
    NEW M2 ( 22800 44000 ) ( 23000 * )
    NEW M2 ( 22800 44000 ) ( * 45600 ) CDS_via1_HV
    NEW M3 ( 22800 45600 ) ( 27400 * ) CDS_via2
    NEW M2 ( 27400 45400 ) ( * 45600 )
    NEW M2 ( 22800 35800 ) ( * 38000 ) CDS_via1_VV
    NEW M3 ( 22800 35800 ) ( 27400 * ) CDS_via2
    NEW M2 ( 27400 35400 ) ( * 35800 )
    NEW M1 ( 27400 35400 ) ( 28600 * )
    NEW M1 ( 28600 34800 ) ( * 35400 )
    NEW M1 ( 28600 34800 ) ( 29800 * 0 )
    NEW M3 ( 22800 45600 ) CDS_via2
    NEW M2 ( 27400 45400 ) CDS_via1_VV
    NEW M3 ( 22800 35800 ) CDS_via2
 ;
- TOT_TRANSFER_I[3]
  ( reg1_temp_reg\[3\] TI ) ( TOT_TRANSFER_I_reg\[3\] Q )
  + ROUTED M2 ( 8000 44600 ) ( * 45600 ) CDS_via1_VV
    NEW M2 ( 8000 44600 ) ( 9200 * )
    NEW M2 ( 9200 42800 ) ( * 44600 )
    NEW M2 ( 9200 42800 ) CDS_via1_VV
 ;
- TOT_TRANSFER_I[2]
  ( reg1_temp_reg\[2\] TI ) ( TOT_TRANSFER_I_reg\[2\] Q )
  + ROUTED M2 ( 8000 42000 ) ( * 42200 ) CDS_via1_VV
    NEW M2 ( 8000 42000 ) ( 9000 * )
    NEW M2 ( 9000 40200 ) ( * 42000 )
    NEW M2 ( 9000 40200 ) CDS_via1_VV
 ;
- TOT_TRANSFER_I[1]
  ( reg1_temp_reg\[1\] TI ) ( TOT_TRANSFER_I_reg\[1\] Q )
  + ROUTED M2 ( 10600 39200 ) ( * 45600 ) CDS_via1_VV
    NEW M2 ( 10000 39200 ) ( 10600 * )
    NEW M2 ( 10000 35000 ) ( * 39200 )
    NEW M2 ( 10000 35000 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[31]
  ( Counter_Burst_Transfer_add_69_28_g917_730256179 Z ) ( g2408_730256179 B )
  + ROUTED M2 ( 19800 20600 ) ( * 21600 ) CDS_via1_HV
    NEW M3 ( 19800 20600 ) ( 27200 * )
    NEW M3 ( 27200 20600 ) ( * 20800 )
    NEW M3 ( 27200 20800 ) ( 30000 * )
    NEW M3 ( 30000 20600 ) ( * 20800 )
    NEW M3 ( 30000 20600 ) ( 31200 * ) CDS_via2
    NEW M2 ( 31200 17000 ) ( * 20600 )
    NEW M3 ( 19800 20600 ) CDS_via2
    NEW M2 ( 31200 17000 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[30]
  ( Counter_Burst_Transfer_add_69_28_g918_730256179 S0 ) ( g2407_730256179 D )
  + ROUTED M2 ( 26200 18800 ) ( 26400 * )
    NEW M2 ( 26400 18200 ) ( * 18800 )
    NEW M3 ( 21600 18200 ) ( 26400 * ) CDS_via2
    NEW M3 ( 21600 18200 ) ( * 18400 )
    NEW M3 ( 14600 18400 ) ( 21600 * )
    NEW M2 ( 14600 16800 ) ( * 18400 ) CDS_via2
    NEW M2 ( 26200 18800 ) CDS_via1_VV
    NEW M2 ( 14600 16800 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[29]
  ( Counter_Burst_Transfer_add_69_28_g919_730256179 S0 ) ( g2387_730256179 D )
  + ROUTED M2 ( 21800 17200 ) ( * 17800 ) CDS_via2
    NEW M3 ( 20000 17800 ) ( 21800 * )
    NEW M3 ( 20000 17800 ) ( * 18000 )
    NEW M3 ( 19000 18000 ) ( 20000 * )
    NEW M3 ( 17000 17900 ) ( 19000 * )
    NEW M3 ( 19000 17900 ) ( * 18000 )
    NEW M3 ( 17000 17900 ) ( * 18000 )
    NEW M3 ( 15800 18000 ) ( 17000 * )
    NEW M2 ( 15800 18000 ) ( * 19200 ) CDS_via1_VV
    NEW M2 ( 21800 17200 ) CDS_via1_VV
    NEW M3 ( 15800 18000 ) CDS_via2
 ;
- Counter_Burst_Transfer_plus_69_28[28]
  ( Counter_Burst_Transfer_add_69_28_g920_730256179 S0 ) ( g2386_730256179 D )
  + ROUTED M2 ( 17000 14400 ) ( * 15600 )
    NEW M2 ( 17000 15600 ) ( 17200 * )
    NEW M2 ( 17200 15600 ) ( * 18000 )
    NEW M2 ( 17000 18000 ) ( 17200 * )
    NEW M2 ( 17000 18000 ) ( * 18600 ) CDS_via2
    NEW M3 ( 11800 18600 ) ( 17000 * )
    NEW M2 ( 11800 18600 ) ( * 19200 ) CDS_via1_VV
    NEW M2 ( 17000 14400 ) CDS_via1_VV
    NEW M3 ( 11800 18600 ) CDS_via2
 ;
- Counter_Burst_Transfer_plus_69_28[27]
  ( Counter_Burst_Transfer_add_69_28_g921_730256179 S0 ) ( g2398_730256179 D )
  + ROUTED M2 ( 17800 9200 ) ( * 13000 ) CDS_via2
    NEW M3 ( 15200 13000 ) ( 17800 * )
    NEW M2 ( 15200 13000 ) ( * 14000 ) CDS_via1_VV
    NEW M2 ( 17800 9200 ) CDS_via1_VV
    NEW M3 ( 15200 13000 ) CDS_via2
 ;
- Counter_Burst_Transfer_plus_69_28[26]
  ( Counter_Burst_Transfer_add_69_28_g922_730256179 S0 ) ( g2396_730256179 F )
  + ROUTED M2 ( 19400 14200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 21800 6800 ) ( * 14200 ) CDS_via2
    NEW M3 ( 19400 14200 ) ( 21800 * )
    NEW M2 ( 21800 6800 ) CDS_via1_VV
    NEW M3 ( 19400 14200 ) CDS_via2
    NEW M2 ( 19400 14200 ) CDS_via1_HV
 ;
- Counter_Burst_Transfer_plus_69_28[25]
  ( Counter_Burst_Transfer_add_69_28_g923_730256179 S0 ) ( g2395_730256179 D )
  + ROUTED M1 ( 20800 11600 0 ) ( 22600 * ) CDS_via1_HV
    NEW M2 ( 22600 11600 ) ( * 11800 )
    NEW M2 ( 22600 11800 ) ( 22800 * )
    NEW M2 ( 22800 11800 ) ( * 14000 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[24]
  ( Counter_Burst_Transfer_add_69_28_g924_730256179 S0 ) ( g2393_730256179 F )
  + ROUTED M2 ( 29800 6800 ) ( * 8200 )
    NEW M2 ( 29800 8200 ) ( 30000 * )
    NEW M2 ( 30000 8200 ) ( * 11400 ) CDS_via1_HV
    NEW M2 ( 29800 6800 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[23]
  ( Counter_Burst_Transfer_add_69_28_g925_730256179 S0 ) ( g2392_730256179 D )
  + ROUTED M2 ( 29800 19600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 24200 19400 ) RECT ( -50 -230 50 50 )
    NEW M3 ( 29200 19600 ) ( 29800 * ) CDS_via2
    NEW M3 ( 25200 19400 ) ( 29200 * )
    NEW M3 ( 29200 19400 ) ( * 19600 )
    NEW M3 ( 25200 19400 ) ( * 19600 )
    NEW M3 ( 24200 19600 ) ( 25200 * )
    NEW M2 ( 24200 19400 ) ( * 19600 ) CDS_via2
    NEW M2 ( 29800 19600 ) CDS_via1_VV
    NEW M2 ( 24200 19400 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[22]
  ( Counter_Burst_Transfer_add_69_28_g926_730256179 S0 ) ( g2391_730256179 F )
  + ROUTED M2 ( 26400 24800 ) RECT ( -250 -90 50 90 )
    NEW M2 ( 24600 24600 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 26200 24800 ) ( 26400 * ) CDS_via2
    NEW M3 ( 24600 24800 ) ( 26400 * )
    NEW M2 ( 24600 24600 ) ( * 24800 ) CDS_via2
    NEW M2 ( 26200 24800 ) CDS_via1_VV
    NEW M2 ( 24600 24600 ) CDS_via1_HV
 ;
- Counter_Burst_Transfer_plus_69_28[21]
  ( Counter_Burst_Transfer_add_69_28_g927_730256179 S0 ) ( g2390_730256179 D )
  + ROUTED M1 ( 29400 27200 ) ( 29800 * 0 )
    NEW M2 ( 29400 27200 ) ( * 28200 ) CDS_via2
    NEW M3 ( 24200 28200 ) ( 29400 * )
    NEW M2 ( 24200 28200 ) ( * 29600 ) CDS_via1_VV
    NEW M2 ( 29400 27200 ) CDS_via1_HV
    NEW M3 ( 24200 28200 ) CDS_via2
 ;
- Counter_Burst_Transfer_plus_69_28[20]
  ( Counter_Burst_Transfer_add_69_28_g928_730256179 S0 ) ( g2415_730256179 D )
  + ROUTED M2 ( 20800 27600 ) ( * 28600 ) CDS_via2
    NEW M3 ( 20800 28600 ) ( 26800 * ) CDS_via2
    NEW M2 ( 26800 28600 ) ( * 29600 ) CDS_via1_VV
    NEW M2 ( 20800 27600 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[19]
  ( Counter_Burst_Transfer_add_69_28_g929_730256179 S0 ) ( g2424_730256179 D )
  + ROUTED M2 ( 33600 29400 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 32200 29600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 33600 29400 ) ( * 29600 ) CDS_via2
    NEW M3 ( 32200 29600 ) ( 33600 * )
    NEW M2 ( 33600 29400 ) CDS_via1_VV
    NEW M3 ( 32200 29600 ) CDS_via2
    NEW M2 ( 32200 29600 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[18]
  ( Counter_Burst_Transfer_add_69_28_g930_730256179 S0 ) ( g2423_730256179 D )
  + ROUTED M2 ( 31800 21800 ) RECT ( -50 -50 50 430 )
    NEW M2 ( 33400 19600 ) ( * 21600 ) CDS_via2
    NEW M3 ( 32600 21600 ) ( 33400 * )
    NEW M3 ( 32600 21600 ) ( * 21800 )
    NEW M3 ( 31800 21800 ) ( 32600 * )
    NEW M2 ( 33400 19600 ) CDS_via1_VV
    NEW M3 ( 31800 21800 ) CDS_via2
    NEW M2 ( 31800 21800 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[17]
  ( Counter_Burst_Transfer_add_69_28_g931_730256179 S0 ) ( g2422_730256179 D )
  + ROUTED M2 ( 35200 16600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 31600 16600 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 31600 16600 ) ( 35200 * ) CDS_via2
    NEW M2 ( 31600 16600 ) CDS_via1_VV
    NEW M3 ( 31600 16600 ) CDS_via2
    NEW M2 ( 35200 16600 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[16]
  ( Counter_Burst_Transfer_add_69_28_g932_730256179 S0 ) ( g2421_730256179 D )
  + ROUTED M2 ( 34200 12000 ) ( * 14600 ) CDS_via2
    NEW M3 ( 33200 14600 ) ( 34200 * )
    NEW M2 ( 33200 14200 ) ( * 14600 ) CDS_via2
    NEW M2 ( 34200 12000 ) CDS_via1_VV
    NEW M2 ( 33200 14200 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[15]
  ( Counter_Burst_Transfer_add_69_28_g933_730256179 S0 ) ( g2420_730256179 D )
  + ROUTED M2 ( 35200 9200 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 32800 9200 ) ( 35200 * ) CDS_via2
    NEW M2 ( 32800 9200 ) ( * 11400 ) CDS_via1_VV
    NEW M2 ( 35200 9200 ) CDS_via1_VV
    NEW M3 ( 32800 9200 ) CDS_via2
 ;
- Counter_Burst_Transfer_plus_69_28[14]
  ( Counter_Burst_Transfer_add_69_28_g934_730256179 S0 ) ( g2419_730256179 F )
  + ROUTED M1 ( 41800 14000 ) ( 42600 * 0 )
    NEW M2 ( 41800 13600 ) ( * 14000 ) CDS_via1_HV
    NEW M2 ( 41600 11600 ) ( * 13600 )
    NEW M2 ( 41600 13600 ) ( 41800 * )
    NEW M2 ( 41600 11600 ) ( 41800 * )
    NEW M2 ( 41800 11400 ) ( * 11600 )
    NEW M2 ( 41800 11400 ) CDS_via1_HV
 ;
- Counter_Burst_Transfer_plus_69_28[13]
  ( Counter_Burst_Transfer_add_69_28_g935_730256179 S0 ) ( g2418_730256179 F )
  + ROUTED M2 ( 41400 11600 ) ( * 13600 ) CDS_via1_VV
    NEW M2 ( 40600 11600 ) ( 41400 * )
    NEW M2 ( 40600 11400 ) ( * 11600 )
    NEW M2 ( 40600 11400 ) CDS_via1_HV
 ;
- Counter_Burst_Transfer_plus_69_28[12]
  ( Counter_Burst_Transfer_add_69_28_g936_730256179 S0 ) ( g2417_730256179 F )
  + ROUTED M2 ( 34400 19400 ) RECT ( -50 -50 50 230 )
    NEW M2 ( 39800 17200 ) ( * 19000 ) CDS_via2
    NEW M3 ( 39000 19000 ) ( 39800 * )
    NEW M3 ( 39000 19000 ) ( * 19200 )
    NEW M3 ( 34400 19200 ) ( 39000 * )
    NEW M2 ( 34400 19200 ) ( * 19400 ) CDS_via1_HV
    NEW M2 ( 39800 17200 ) CDS_via1_VV
    NEW M3 ( 34400 19200 ) CDS_via2
 ;
- Counter_Burst_Transfer_plus_69_28[11]
  ( Counter_Burst_Transfer_add_69_28_g937_730256179 S0 ) ( g2416_730256179 D )
  + ROUTED M2 ( 39800 24400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 38400 24400 ) RECT ( -50 -430 50 50 )
    NEW M1 ( 36800 24400 0 ) ( 38400 * ) CDS_via1_HV
    NEW M3 ( 38400 24400 ) ( 39800 * ) CDS_via2
    NEW M3 ( 38400 24400 ) CDS_via2
    NEW M2 ( 39800 24400 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[10]
  ( Counter_Burst_Transfer_add_69_28_g938_730256179 S0 ) ( g2414_730256179 D )
  + ROUTED M2 ( 37800 22400 ) ( * 26600 )
    NEW M2 ( 37800 26600 ) ( 38800 * )
    NEW M2 ( 38800 26600 ) ( * 27000 ) CDS_via1_VV
    NEW M2 ( 37800 22400 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[9]
  ( Counter_Burst_Transfer_add_69_28_g939_730256179 S0 ) ( g2413_730256179 D )
  + ROUTED M2 ( 33400 32400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 32200 32400 ) RECT ( -50 -430 50 50 )
    NEW M1 ( 33400 32400 ) ( 34400 * 0 )
    NEW M3 ( 32200 32400 ) ( 33400 * ) CDS_via2
    NEW M2 ( 33400 32400 ) CDS_via1_HV
    NEW M3 ( 32200 32400 ) CDS_via2
    NEW M2 ( 32200 32400 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[8]
  ( Counter_Burst_Transfer_add_69_28_g940_730256179 S0 ) ( g2412_730256179 D )
  + ROUTED M2 ( 35200 35200 ) ( * 36200 ) CDS_via2
    NEW M3 ( 32000 36200 ) ( 35200 * )
    NEW M2 ( 32000 36200 ) ( * 37400 ) CDS_via1_VV
    NEW M2 ( 35200 35200 ) CDS_via1_VV
    NEW M3 ( 32000 36200 ) CDS_via2
 ;
- Counter_Burst_Transfer_plus_69_28[7]
  ( Counter_Burst_Transfer_add_69_28_g941_730256179 S0 ) ( g2411_730256179 F )
  + ROUTED M2 ( 40400 37200 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 37800 35200 ) ( * 37200 ) CDS_via2
    NEW M3 ( 37800 37200 ) ( 40400 * ) CDS_via2
    NEW M2 ( 40400 37200 ) ( * 37400 ) CDS_via1_HV
    NEW M2 ( 37800 35200 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[6]
  ( Counter_Burst_Transfer_add_69_28_g942_730256179 S0 ) ( g2409_730256179 A )
  + ROUTED M2 ( 40000 32800 ) ( * 33000 )
    NEW M2 ( 40000 33000 ) ( 41200 * )
    NEW M2 ( 41200 33000 ) ( * 34400 ) CDS_via1_VV
    NEW M2 ( 40000 32800 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[5]
  ( Counter_Burst_Transfer_add_69_28_g943_730256179 S0 ) ( g2410_730256179 B )
  + ROUTED M2 ( 42000 32800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 38600 32800 ) RECT ( -50 -50 50 230 )
    NEW M3 ( 38600 32800 ) ( 42000 * ) CDS_via2
    NEW M2 ( 38600 32600 ) ( * 32800 ) CDS_via2
    NEW M2 ( 42000 32800 ) CDS_via1_VV
    NEW M2 ( 38600 32600 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[4]
  ( Counter_Burst_Transfer_add_69_28_g944_730256179 S0 ) ( g2406_730256179 E )
  + ROUTED M1 ( 44600 29600 ) ( 45800 * 0 )
    NEW M2 ( 44600 29400 ) ( * 29600 ) CDS_via1_HV
    NEW M2 ( 43800 29400 ) ( 44600 * )
    NEW M2 ( 43800 29200 ) ( * 29400 )
    NEW M2 ( 43800 29200 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_plus_69_28[3]
  ( Counter_Burst_Transfer_add_69_28_g945_730256179 S0 ) ( g2397_730256179 B )
  + ROUTED M1 ( 44000 32400 ) ( 46200 * 0 )
    NEW M2 ( 44000 32400 ) ( * 32600 )
    NEW M2 ( 43800 32600 ) ( 44000 * )
    NEW M2 ( 43800 32600 ) ( * 34600 ) CDS_via1_VV
    NEW M2 ( 44000 32400 ) CDS_via1_HV
 ;
- Counter_Burst_Transfer_add_69_28_n_635
  ( Counter_Burst_Transfer_add_69_28_g918_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g917_730256179 B )
  + ROUTED M2 ( 26600 19800 ) ( * 20800 ) CDS_via2
    NEW M3 ( 25400 20800 ) ( 26600 * )
    NEW M3 ( 25400 20800 ) ( * 20900 )
    NEW M3 ( 21800 20900 ) ( 25400 * )
    NEW M3 ( 20600 20800 ) ( 21800 * )
    NEW M3 ( 21800 20800 ) ( * 20900 )
    NEW M2 ( 20600 20800 ) ( * 21800 ) CDS_via1_HV
    NEW M2 ( 26600 19800 ) CDS_via1_VV
    NEW M3 ( 20600 20800 ) CDS_via2
 ;
- Counter_Burst_Transfer_add_69_28_n_637
  ( Counter_Burst_Transfer_add_69_28_g919_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g918_730256179 B0 )
  + ROUTED M2 ( 22000 17000 ) ( * 18400 ) CDS_via2
    NEW M3 ( 22000 18400 ) ( 27400 * ) CDS_via2
    NEW M2 ( 27400 18400 ) ( * 19000 ) CDS_via1_VV
    NEW M2 ( 22000 17000 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_639
  ( Counter_Burst_Transfer_add_69_28_g920_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g919_730256179 B0 )
  + ROUTED M2 ( 17400 14600 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 17400 14600 ) ( 18600 * )
    NEW M3 ( 18600 14500 ) ( * 14600 )
    NEW M3 ( 18600 14500 ) ( 21600 * )
    NEW M3 ( 21600 14500 ) ( * 14600 )
    NEW M3 ( 21600 14600 ) ( 23000 * ) CDS_via2
    NEW M2 ( 23000 14600 ) ( * 16800 ) CDS_via1_VV
    NEW M2 ( 17400 14600 ) CDS_via1_VV
    NEW M3 ( 17400 14600 ) CDS_via2
 ;
- Counter_Burst_Transfer_add_69_28_n_641
  ( Counter_Burst_Transfer_add_69_28_g921_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g920_730256179 B0 )
  + ROUTED M2 ( 18200 9400 ) ( * 13800 ) CDS_via1_VV
    NEW M2 ( 18200 9400 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_643
  ( Counter_Burst_Transfer_add_69_28_g922_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g921_730256179 B0 )
  + ROUTED M2 ( 19000 8600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 22000 6600 ) ( * 8600 ) CDS_via2
    NEW M3 ( 19000 8600 ) ( 22000 * )
    NEW M2 ( 22000 6600 ) CDS_via1_VV
    NEW M3 ( 19000 8600 ) CDS_via2
    NEW M2 ( 19000 8600 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_645
  ( Counter_Burst_Transfer_add_69_28_g923_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g922_730256179 B0 )
  + ROUTED M2 ( 20600 10000 ) ( * 11000 ) CDS_via1_VV
    NEW M3 ( 20600 10000 ) ( 23000 * ) CDS_via2
    NEW M2 ( 23000 6600 ) ( * 10000 )
    NEW M3 ( 20600 10000 ) CDS_via2
    NEW M2 ( 23000 6600 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_647
  ( Counter_Burst_Transfer_add_69_28_g924_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g923_730256179 B0 )
  + ROUTED M2 ( 30200 5600 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 30200 5600 ) ( * 5800 ) CDS_via1_VV
    NEW M3 ( 27000 5600 ) ( 30200 * ) CDS_via2
    NEW M3 ( 21000 5500 ) ( 27000 * )
    NEW M3 ( 27000 5500 ) ( * 5600 )
    NEW M3 ( 21000 5500 ) ( * 5600 )
    NEW M3 ( 19800 5600 ) ( 21000 * )
    NEW M2 ( 19800 5600 ) ( * 8600 )
    NEW M2 ( 19800 8600 ) ( 20000 * )
    NEW M2 ( 20000 8600 ) ( * 10400 )
    NEW M2 ( 19800 10400 ) ( 20000 * )
    NEW M2 ( 19800 10400 ) ( * 11000 )
    NEW M2 ( 19600 11000 ) ( 19800 * )
    NEW M2 ( 19600 11000 ) ( * 11600 ) CDS_via1_VV
    NEW M3 ( 19800 5600 ) CDS_via2
 ;
- Counter_Burst_Transfer_add_69_28_n_649
  ( Counter_Burst_Transfer_add_69_28_g925_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g924_730256179 B0 )
  + ROUTED M2 ( 30000 17200 ) ( * 19000 ) CDS_via1_VV
    NEW M2 ( 29400 8600 ) ( * 17200 )
    NEW M2 ( 29400 17200 ) ( 30000 * )
    NEW M3 ( 29400 8600 ) ( 31000 * ) CDS_via2
    NEW M2 ( 31000 6600 ) ( * 8600 )
    NEW M3 ( 29400 8600 ) CDS_via2
    NEW M2 ( 31000 6600 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_651
  ( Counter_Burst_Transfer_add_69_28_g926_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g925_730256179 B0 )
  + ROUTED M2 ( 26400 23600 ) ( * 24200 ) CDS_via1_VV
    NEW M3 ( 26400 23600 ) ( 30800 * ) CDS_via2
    NEW M2 ( 30800 22000 ) ( * 23600 )
    NEW M2 ( 30800 22000 ) ( 31000 * )
    NEW M2 ( 31000 19200 ) ( * 22000 )
    NEW M3 ( 26400 23600 ) CDS_via2
    NEW M2 ( 31000 19200 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_653
  ( Counter_Burst_Transfer_add_69_28_g927_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g926_730256179 B0 )
  + ROUTED M2 ( 30000 25000 ) ( * 26600 ) CDS_via1_VV
    NEW M3 ( 27400 25000 ) ( 30000 * ) CDS_via2
    NEW M2 ( 27400 24400 ) ( * 25000 ) CDS_via2
    NEW M2 ( 27400 24400 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_655
  ( Counter_Burst_Transfer_add_69_28_g928_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g927_730256179 B0 )
  + ROUTED M2 ( 31000 27400 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 20600 27400 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 20600 27400 ) ( * 27600 ) CDS_via2
    NEW M3 ( 20600 27600 ) ( 31000 * ) CDS_via2
    NEW M2 ( 31000 27400 ) ( * 27600 )
    NEW M2 ( 20600 27400 ) CDS_via1_VV
    NEW M2 ( 31000 27400 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_657
  ( Counter_Burst_Transfer_add_69_28_g929_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g928_730256179 B0 )
  + ROUTED M2 ( 33800 27800 ) ( * 29600 ) CDS_via1_VV
    NEW M3 ( 26000 27800 ) ( 33800 * ) CDS_via2
    NEW M3 ( 26000 27800 ) ( * 27900 )
    NEW M3 ( 21000 27900 ) ( 26000 * )
    NEW M3 ( 21000 27800 ) ( * 27900 )
    NEW M3 ( 19600 27800 ) ( 21000 * )
    NEW M2 ( 19600 27400 ) ( * 27800 ) CDS_via2
    NEW M2 ( 19600 27400 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_659
  ( Counter_Burst_Transfer_add_69_28_g930_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g929_730256179 B0 )
  + ROUTED M3 ( 34800 29400 ) RECT ( -430 -50 50 50 )
    NEW M2 ( 34800 29400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 33000 19800 ) ( * 20800 ) CDS_via2
    NEW M3 ( 33000 20800 ) ( 34800 * ) CDS_via3
    NEW M4 ( 34800 20800 ) ( * 29400 ) CDS_via3
    NEW M2 ( 33000 19800 ) CDS_via1_VV
    NEW M3 ( 34800 29400 ) CDS_via2
    NEW M2 ( 34800 29400 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_661
  ( Counter_Burst_Transfer_add_69_28_g931_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g930_730256179 B0 )
  + ROUTED M2 ( 32000 16200 ) ( * 17400 )
    NEW M2 ( 32000 17400 ) ( 32200 * )
    NEW M2 ( 32200 17400 ) ( * 19000 ) CDS_via1_VV
    NEW M2 ( 32000 16200 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_663
  ( Counter_Burst_Transfer_add_69_28_g932_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g931_730256179 B0 )
  + ROUTED M2 ( 34400 11800 ) ( * 16000 ) CDS_via2
    NEW M3 ( 32800 16000 ) ( 34400 * )
    NEW M2 ( 32800 16000 ) ( * 16800 ) CDS_via1_VV
    NEW M2 ( 34400 11800 ) CDS_via1_VV
    NEW M3 ( 32800 16000 ) CDS_via2
 ;
- Counter_Burst_Transfer_add_69_28_n_665
  ( Counter_Burst_Transfer_add_69_28_g933_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g932_730256179 B0 )
  + ROUTED M2 ( 35600 9400 ) ( * 9800 )
    NEW M2 ( 35400 9800 ) ( 35600 * )
    NEW M2 ( 35400 9800 ) ( * 11600 ) CDS_via1_VV
    NEW M2 ( 35600 9400 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_667
  ( Counter_Burst_Transfer_add_69_28_g934_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g933_730256179 B0 )
  + ROUTED M2 ( 42800 12400 ) ( * 13800 ) CDS_via1_VV
    NEW M3 ( 36400 12400 ) ( 42800 * ) CDS_via2
    NEW M2 ( 36400 8800 ) ( * 12400 ) CDS_via2
    NEW M2 ( 36400 8800 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_669
  ( Counter_Burst_Transfer_add_69_28_g935_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g934_730256179 B0 )
  + ROUTED M2 ( 43800 13800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 41200 13800 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 41200 13800 ) ( 43800 * ) CDS_via2
    NEW M2 ( 41200 13800 ) CDS_via1_VV
    NEW M3 ( 41200 13800 ) CDS_via2
    NEW M2 ( 43800 13800 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_671
  ( Counter_Burst_Transfer_add_69_28_g936_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g935_730256179 B0 )
  + ROUTED M2 ( 39600 14600 ) ( * 16200 ) CDS_via1_VV
    NEW M2 ( 39600 14600 ) ( 40200 * )
    NEW M2 ( 40200 14000 ) ( * 14600 )
    NEW M2 ( 40200 14000 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_673
  ( Counter_Burst_Transfer_add_69_28_g937_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g936_730256179 B0 )
  + ROUTED M2 ( 36600 23200 ) ( * 24200 ) CDS_via1_VV
    NEW M3 ( 36600 23200 ) ( 38600 * ) CDS_via2
    NEW M2 ( 38600 21600 ) ( * 23200 )
    NEW M2 ( 38400 21600 ) ( 38600 * )
    NEW M2 ( 38400 21000 ) ( * 21600 )
    NEW M2 ( 38200 18800 ) ( * 21000 )
    NEW M2 ( 38200 21000 ) ( 38400 * )
    NEW M2 ( 38200 18800 ) ( 38400 * )
    NEW M2 ( 38400 18200 ) ( * 18800 )
    NEW M2 ( 38400 18200 ) ( 38600 * )
    NEW M2 ( 38600 17000 ) ( * 18200 )
    NEW M3 ( 36600 23200 ) CDS_via2
    NEW M2 ( 38600 17000 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_675
  ( Counter_Burst_Transfer_add_69_28_g938_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g937_730256179 B0 )
  + ROUTED M2 ( 38000 22200 ) ( * 23600 ) CDS_via2
    NEW M3 ( 35600 23600 ) ( 38000 * )
    NEW M2 ( 35600 23600 ) ( * 24200 ) CDS_via1_VV
    NEW M2 ( 38000 22200 ) CDS_via1_VV
    NEW M3 ( 35600 23600 ) CDS_via2
 ;
- Counter_Burst_Transfer_add_69_28_n_677
  ( Counter_Burst_Transfer_add_69_28_g939_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g938_730256179 B0 )
  + ROUTED M2 ( 39000 22200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 34800 31800 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 34800 31800 ) ( 38400 * ) CDS_via3
    NEW M4 ( 38400 22200 ) ( * 31800 )
    NEW M3 ( 38400 22200 ) ( 39000 * ) CDS_via2
    NEW M2 ( 34800 31800 ) CDS_via1_VV
    NEW M3 ( 34800 31800 ) CDS_via2
    NEW M4 ( 38400 22200 ) CDS_via3
    NEW M2 ( 39000 22200 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_679
  ( Counter_Burst_Transfer_add_69_28_g940_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g939_730256179 B0 )
  + ROUTED M2 ( 35600 32600 ) ( * 35400 ) CDS_via1_VV
    NEW M2 ( 35600 32600 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_681
  ( Counter_Burst_Transfer_add_69_28_g941_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g940_730256179 B0 )
  + ROUTED M2 ( 38000 35000 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 36400 34800 ) RECT ( -50 -230 50 50 )
    NEW M3 ( 36400 35000 ) ( 38000 * ) CDS_via2
    NEW M2 ( 36400 34800 ) ( * 35000 ) CDS_via2
    NEW M2 ( 38000 35000 ) CDS_via1_VV
    NEW M2 ( 36400 34800 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_683
  ( Counter_Burst_Transfer_add_69_28_g942_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g941_730256179 B0 )
  + ROUTED M2 ( 39600 32400 ) ( 40200 * ) CDS_via1_VV
    NEW M2 ( 39600 32400 ) ( * 33200 )
    NEW M2 ( 39000 33200 ) ( 39600 * )
    NEW M2 ( 39000 33200 ) ( * 34600 ) CDS_via1_VV
 ;
- Counter_Burst_Transfer_add_69_28_n_685
  ( Counter_Burst_Transfer_add_69_28_g943_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g942_730256179 B0 )
  + ROUTED M2 ( 42200 32200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 41200 32200 ) RECT ( -50 -230 50 50 )
    NEW M3 ( 41200 32200 ) ( 42200 * ) CDS_via2
    NEW M2 ( 41200 32200 ) ( * 32400 ) CDS_via1_VV
    NEW M2 ( 42200 32200 ) CDS_via1_VV
    NEW M3 ( 41200 32200 ) CDS_via2
 ;
- Counter_Burst_Transfer_add_69_28_n_687
  ( Counter_Burst_Transfer_add_69_28_g944_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g943_730256179 B0 )
  + ROUTED M2 ( 43200 32200 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 46000 30200 ) ( * 32200 ) CDS_via2
    NEW M3 ( 43200 32200 ) ( 46000 * )
    NEW M2 ( 43200 32200 ) ( * 32400 ) CDS_via1_VV
    NEW M2 ( 46000 30200 ) CDS_via1_VV
    NEW M3 ( 43200 32200 ) CDS_via2
 ;
- Counter_Burst_Transfer_add_69_28_n_689
  ( Counter_Burst_Transfer_add_69_28_g945_730256179 CO )
  ( Counter_Burst_Transfer_add_69_28_g944_730256179 B0 )
  + ROUTED M2 ( 46600 31200 ) ( * 31800 ) CDS_via1_VV
    NEW M2 ( 46600 31200 ) ( 47000 * )
    NEW M2 ( 47000 29600 ) ( * 31200 )
    NEW M2 ( 47000 29600 ) CDS_via1_VV
 ;
- N_TRANSFER\[0\]
  ( g2429_730256179 A ) ( g2385_730256179 B0 )
  ( Counter_Burst_Transfer_N_reg\[0\] Q ) ( g1417_730256179 B )
  + ROUTED M2 ( 15400 24600 ) ( * 30200 )
    NEW M2 ( 20800 32000 ) ( * 32200 ) CDS_via1_VV
    NEW M2 ( 19800 32000 ) ( 20800 * )
    NEW M2 ( 19800 30400 ) ( * 32000 )
    NEW M1 ( 15600 30200 ) ( 18800 * 0 )
    NEW M2 ( 15400 30200 ) ( 15600 * ) CDS_via1_HH
    NEW M2 ( 15400 30200 ) ( * 32400 ) CDS_via1_VV
    NEW M2 ( 15400 24600 ) CDS_via1_HV
    NEW M2 ( 19800 30400 ) CDS_via1_VV
 ;
- N_TRANSFER\[1\]
  ( g2385_730256179 A0 ) ( g2350_730256179 D0 )
  ( Counter_Burst_Transfer_N_reg\[1\] Q ) ( g1419_730256179 B )
  + ROUTED M2 ( 15800 32200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 14800 29600 ) ( * 32200 ) CDS_via2
    NEW M2 ( 19000 35800 ) ( * 37400 ) CDS_via1_VV
    NEW M3 ( 14800 35800 ) ( 19000 * ) CDS_via2
    NEW M2 ( 14800 32200 ) ( * 35000 ) CDS_via1_HV
    NEW M2 ( 14800 35000 ) ( * 35800 ) CDS_via2
    NEW M3 ( 14800 32200 ) ( 15800 * ) CDS_via2
    NEW M2 ( 14800 29600 ) CDS_via1_VV
    NEW M2 ( 15800 32200 ) CDS_via1_VV
 ;
- N_TRANSFER\[2\]
  ( g2342_730256179 A0 ) ( g2338_730256179 D0 )
  ( Counter_Burst_Transfer_N_reg\[2\] Q ) ( g1418_730256179 A )
  + ROUTED M2 ( 12400 35400 ) ( 12800 * )
    NEW M2 ( 12400 35400 ) ( * 36800 ) CDS_via1_VV
    NEW M1 ( 12200 27200 0 ) ( 12800 * )
    NEW M1 ( 12800 27200 ) ( * 27400 ) CDS_via1_VV
    NEW M2 ( 12800 27400 ) ( * 29400 ) CDS_via1_VV
    NEW M2 ( 12800 29400 ) ( * 35000 ) CDS_via1_VV
    NEW M2 ( 12800 35000 ) ( * 35400 )
 ;
- N_TRANSFER\[3\]
  ( g2339_730256179 A ) ( g2331_730256179 D0 )
  ( Counter_Burst_Transfer_N_reg\[3\] Q ) ( g1420_730256179 A )
  + ROUTED M2 ( 9600 32800 ) ( * 34400 )
    NEW M2 ( 9400 34400 ) ( 9600 * )
    NEW M2 ( 9400 34400 ) ( * 36800 ) CDS_via1_VV
    NEW M2 ( 9600 30600 ) ( * 32800 ) CDS_via1_VV
    NEW M2 ( 9600 30600 ) ( 10000 * )
    NEW M2 ( 10000 29600 ) ( * 30600 )
    NEW M1 ( 9600 32400 0 ) ( 10000 * 0 )
    NEW M2 ( 10000 29600 ) CDS_via1_VV
 ;
- TOT_TRANSFER_O\[0\]
  ( g2435_730256179 A ) ( reg1_temp_reg\[0\] Q ) ( g1417_730256179 A )
  + ROUTED M2 ( 13800 24400 ) ( * 27000 ) CDS_via1_VV
    NEW M1 ( 13800 24400 ) ( 14400 * 0 )
    NEW M2 ( 13800 27000 ) ( * 28400 ) CDS_via2
    NEW M3 ( 13800 28400 ) ( 16600 * ) CDS_via2
    NEW M2 ( 16600 28400 ) ( * 29400 ) CDS_via1_VV
    NEW M2 ( 13800 24400 ) CDS_via1_HV
 ;
- TOT_TRANSFER_O\[1\]
  ( reg1_temp_reg\[1\] Q ) ( reg1_temp_reg\[1\] D ) ( g1419_730256179 A )
  + ROUTED M2 ( 10400 35200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 6400 35200 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 6400 35200 ) ( 10400 * ) CDS_via2
    NEW M3 ( 10400 35200 ) ( 11000 * )
    NEW M3 ( 11000 35200 ) ( * 35400 )
    NEW M3 ( 11000 35400 ) ( 14000 * )
    NEW M3 ( 14000 35200 ) ( * 35400 )
    NEW M3 ( 14000 35200 ) ( 14600 * ) CDS_via2
    NEW M2 ( 14600 34200 ) ( * 35200 )
    NEW M2 ( 10400 35200 ) CDS_via1_VV
    NEW M2 ( 6400 35200 ) CDS_via1_VV
    NEW M3 ( 6400 35200 ) CDS_via2
    NEW M2 ( 14600 34200 ) CDS_via1_HV
 ;
- TOT_TRANSFER_O\[2\]
  ( reg1_temp_reg\[2\] Q ) ( reg1_temp_reg\[2\] D ) ( g1418_730256179 B )
  + ROUTED M2 ( 12600 40400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 8600 40400 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 8600 40400 ) ( 11800 * ) CDS_via2
    NEW M3 ( 11800 40400 ) ( 12600 * ) CDS_via2
    NEW M2 ( 11800 37800 ) ( * 40400 )
    NEW M3 ( 8600 40400 ) CDS_via2
    NEW M2 ( 8600 40400 ) CDS_via1_VV
    NEW M2 ( 12600 40400 ) CDS_via1_VV
    NEW M2 ( 11800 37800 ) CDS_via1_VV
 ;
- TOT_TRANSFER_O\[3\]
  ( reg1_temp_reg\[3\] Q ) ( reg1_temp_reg\[3\] D ) ( g1420_730256179 B )
  + ROUTED M2 ( 12800 43000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 8800 43000 ) ( 9800 * ) CDS_via2
    NEW M2 ( 8800 42600 ) ( * 43000 ) CDS_via2
    NEW M3 ( 9800 43000 ) ( 12800 * ) CDS_via2
    NEW M2 ( 9800 38000 ) ( * 43000 )
    NEW M2 ( 9000 38000 ) ( 9800 * )
    NEW M2 ( 9000 37800 ) ( * 38000 )
    NEW M2 ( 8800 42600 ) CDS_via1_VV
    NEW M2 ( 12800 43000 ) CDS_via1_VV
    NEW M2 ( 9000 37800 ) CDS_via1_VV
 ;
- n_4
  ( drc_bufs2471_730256179 Z ) ( g2441_730256179 B )
  + ROUTED M2 ( 38600 45400 ) ( * 45600 ) CDS_via1_VV_2cut_NPref_N
    NEW M2 ( 38200 45400 ) ( 38600 * )
    NEW M2 ( 38200 45400 ) CDS_via1_VV
 ;
- n_6
  ( g2456_730256179 Z ) ( g2345_730256179 A )
  + ROUTED M1 ( 15200 39600 0 ) ( 15600 * )
    NEW M1 ( 15600 39600 ) ( * 39800 )
    NEW M1 ( 15600 39800 ) ( 16200 * 0 )
 ;
- n_7
  ( g2448_730256179 Z ) ( g2344_730256179 A )
  + ROUTED M2 ( 16600 43000 ) ( * 44800 ) CDS_via1_VV
    NEW M2 ( 16600 43000 ) CDS_via1_VV
 ;
- n_8
  ( g2440_730256179 Z ) ( TOT_TRANSFER_I_reg\[3\] D )
  + ROUTED M2 ( 7400 46800 ) ( * 48200 ) CDS_via1_VV
    NEW M2 ( 7400 46800 ) ( 7600 * )
    NEW M2 ( 7600 45400 ) ( * 46800 )
    NEW M2 ( 7600 45400 ) CDS_via1_VV
 ;
- n_9
  ( g2439_730256179 Z ) ( g2346_730256179 D )
  + ROUTED M2 ( 17200 48000 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 14800 47400 ) ( * 48000 ) CDS_via2
    NEW M3 ( 14800 48000 ) ( 17200 * ) CDS_via2
    NEW M2 ( 14800 47400 ) CDS_via1_HV
    NEW M2 ( 17200 48000 ) CDS_via1_VV
 ;
- n_10
  ( g2438_730256179 Z ) ( g2425_730256179 C ) ( g2402_730256179 B )
  ( g2349_730256179 C )
  + ROUTED M2 ( 14000 40400 ) ( * 43000 ) CDS_via1_VV
    NEW M2 ( 14000 43000 ) ( * 44200 ) CDS_via2
    NEW M3 ( 14000 44200 ) ( 14600 * )
    NEW M3 ( 14600 44200 ) ( * 44400 )
    NEW M3 ( 14600 44400 ) ( 19600 * )
    NEW M3 ( 19600 44200 ) ( * 44400 )
    NEW M3 ( 19600 44200 ) ( 20200 * ) CDS_via2
    NEW M2 ( 20200 43200 ) ( * 44200 )
    NEW M1 ( 20200 43000 0 ) ( 21400 * ) CDS_via1_HV
    NEW M2 ( 21400 39600 ) ( * 43000 )
    NEW M1 ( 21400 39600 ) ( 22600 * 0 )
    NEW M2 ( 14000 40400 ) CDS_via1_VV_2cut_NPref_N
    NEW M2 ( 20200 43200 ) CDS_via1_VV
    NEW M2 ( 21400 39600 ) CDS_via1_HV
 ;
- n_11
  ( g2444_730256179 Z ) ( g2438_730256179 A ) ( g2345_730256179 D )
  ( g2344_730256179 C )
  + ROUTED M2 ( 6400 38200 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 13200 38400 ) ( * 39800 ) CDS_via1_HV
    NEW M1 ( 13200 39800 ) ( 13800 * 0 )
    NEW M2 ( 6400 38200 ) ( * 38400 ) CDS_via2
    NEW M3 ( 6400 38400 ) ( 13200 * ) CDS_via2
    NEW M3 ( 13200 38400 ) ( 13800 * )
    NEW M3 ( 13800 38400 ) ( * 38600 )
    NEW M3 ( 13800 38600 ) ( 17400 * ) CDS_via2
    NEW M2 ( 17400 38600 ) ( * 39800 ) CDS_via1_VV
    NEW M2 ( 17400 39800 ) ( * 42800 ) CDS_via1_VV
    NEW M2 ( 6400 38200 ) CDS_via1_HV
 ;
- n_12
  ( g2443_730256179 Z ) ( g2431_730256179 B ) ( g2346_730256179 E )
  + ROUTED M2 ( 17000 47600 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 17000 47600 ) ( * 47800 ) CDS_via1_VV
    NEW M1 ( 22800 46000 ) ( 23400 * 0 )
    NEW M2 ( 22800 46000 ) ( * 47400 ) CDS_via2
    NEW M3 ( 22800 47400 ) ( * 47600 )
    NEW M3 ( 17000 47600 ) ( 22800 * )
    NEW M2 ( 17000 45600 ) ( * 47600 ) CDS_via2
    NEW M1 ( 17000 45400 ) ( * 45600 ) CDS_via1_VV
    NEW M1 ( 17000 45400 ) ( 19000 * 0 )
    NEW M2 ( 22800 46000 ) CDS_via1_HV
 ;
- n_13
  ( g2442_730256179 Z ) ( g2437_730256179 A ) ( g2405_730256179 C )
  + ROUTED M1 ( 11200 48600 0 ) ( 11800 * ) CDS_via1_HV
    NEW M2 ( 11800 43600 ) ( * 45400 ) CDS_via1_VV
    NEW M2 ( 11800 45400 ) ( * 48600 )
    NEW M2 ( 11800 43600 ) ( 12000 * )
    NEW M2 ( 12000 42400 ) ( * 43600 )
    NEW M2 ( 12000 42400 ) ( 12200 * )
    NEW M2 ( 12200 40400 ) ( * 42400 )
    NEW M2 ( 12000 39000 ) ( * 40400 )
    NEW M2 ( 12000 40400 ) ( 12200 * )
    NEW M3 ( 12000 39000 ) ( 18000 * )
    NEW M3 ( 18000 38800 ) ( * 39000 )
    NEW M3 ( 18000 38800 ) ( 20400 * )
    NEW M3 ( 20400 38800 ) ( * 39000 )
    NEW M3 ( 20400 39000 ) ( 21800 * ) CDS_via2
    NEW M2 ( 21800 35000 ) ( * 39000 )
    NEW M3 ( 12000 39000 ) CDS_via2
    NEW M2 ( 21800 35000 ) CDS_via1_VV
 ;
- n_14
  ( g2437_730256179 Z ) ( g2408_730256179 E )
  + ROUTED M2 ( 22000 33200 ) ( * 34200 ) CDS_via1_HV
    NEW M3 ( 22000 33200 ) ( 22600 * )
    NEW M3 ( 22600 33000 ) ( * 33200 )
    NEW M3 ( 22600 33000 ) ( 26800 * )
    NEW M3 ( 26800 33000 ) ( * 33200 )
    NEW M3 ( 26800 33200 ) ( 30200 * ) CDS_via2
    NEW M2 ( 30200 30600 ) ( * 33200 )
    NEW M2 ( 30000 27600 ) ( * 30600 )
    NEW M2 ( 30000 30600 ) ( 30200 * )
    NEW M2 ( 30000 27600 ) ( 30200 * )
    NEW M2 ( 30200 27000 ) ( * 27600 )
    NEW M2 ( 30200 27000 ) ( 30400 * )
    NEW M2 ( 30400 25000 ) ( * 27000 )
    NEW M2 ( 30200 22800 ) ( * 25000 )
    NEW M2 ( 30200 25000 ) ( 30400 * )
    NEW M2 ( 30200 22800 ) ( 30600 * )
    NEW M2 ( 30600 17200 ) ( * 22800 )
    NEW M3 ( 22000 33200 ) CDS_via2
    NEW M2 ( 30600 17200 ) CDS_via1_VV
 ;
- n_15
  ( g2441_730256179 Z ) ( g2389_730256179 B ) ( g2388_730256179 B )
  + ROUTED M2 ( 41200 45600 ) RECT ( -50 -430 50 50 )
    NEW M1 ( 38200 44600 0 ) ( 39000 * ) CDS_via1_HV
    NEW M2 ( 39000 44600 ) ( * 45600 ) CDS_via2
    NEW M3 ( 39000 45600 ) ( 41200 * ) CDS_via2
    NEW M1 ( 41200 45600 0 ) ( 42755 * 0 )
    NEW M2 ( 41200 45600 ) CDS_via1_VV
 ;
- n_16
  ( g2435_730256179 Z ) ( reg1_temp_reg\[0\] D )
  + ROUTED M2 ( 17200 28000 ) ( * 29200 ) CDS_via1_VV
    NEW M2 ( 17200 28000 ) ( 17400 * )
    NEW M2 ( 17400 27200 ) ( * 28000 )
    NEW M2 ( 17400 27200 ) CDS_via1_VV
 ;
- n_17
  ( g2433_730256179 Z ) ( g2394_730256179 E )
  + ROUTED M1 ( 38000 47600 ) ( * 47800 0 )
    NEW M1 ( 38000 47600 ) ( 39200 * ) CDS_via1_HV
    NEW M2 ( 39200 47600 ) ( * 48600 )
    NEW M2 ( 39200 48600 ) ( 39600 * )
    NEW M2 ( 39600 48400 ) ( * 48600 )
    NEW M2 ( 39600 48400 ) CDS_via1_VV
 ;
- n_18
  ( g2432_730256179 Z ) ( TOT_TRANSFER_I_reg\[1\] D )
  + ROUTED M1 ( 9600 47200 0 ) ( 10200 * ) CDS_via1_HV
    NEW M2 ( 10200 45400 ) ( * 47200 )
    NEW M2 ( 10200 45400 ) CDS_via1_VV
 ;
- n_19
  ( g2436_730256179 Z ) ( g2425_730256179 B ) ( g2345_730256179 B )
  + ROUTED M2 ( 20400 42600 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 16600 42600 ) ( 20400 * ) CDS_via2
    NEW M2 ( 16600 40000 ) ( * 42600 ) CDS_via2
    NEW M1 ( 20400 44800 ) ( 21800 * 0 )
    NEW M2 ( 20400 42600 ) ( * 44800 ) CDS_via1_HV
    NEW M2 ( 16600 40000 ) CDS_via1_VV
    NEW M2 ( 20400 42600 ) CDS_via1_VV
 ;
- n_20
  ( g2430_730256179 Z ) ( g2349_730256179 A )
  + ROUTED M2 ( 14800 44200 ) ( * 45800 ) CDS_via1_HV
    NEW M2 ( 14600 44200 ) ( 14800 * )
    NEW M2 ( 14600 42800 ) ( * 44200 )
    NEW M2 ( 14600 42800 ) CDS_via1_VV
 ;
- n_21
  ( g2429_730256179 Z ) ( g2399_730256179 B )
  + ROUTED M2 ( 18400 29200 ) ( 19000 * ) CDS_via1_VV
    NEW M2 ( 18400 29200 ) CDS_via1_VV
 ;
- n_22
  ( g2431_730256179 Z ) ( g2336_730256179 B ) ( g2335_730256179 C )
  + ROUTED M1 ( 19200 45600 0 ) ( * 45800 )
    NEW M1 ( 19200 45800 ) ( 19400 * ) CDS_via1_HV
    NEW M2 ( 19400 45800 ) ( * 47600 ) CDS_via1_HV
    NEW M1 ( 19200 44600 0 ) ( 19400 * ) CDS_via1_VV
    NEW M2 ( 19400 41800 ) ( * 44600 )
    NEW M2 ( 19400 41800 ) ( 19600 * )
    NEW M2 ( 19600 38000 ) ( * 41800 )
    NEW M2 ( 19600 38000 ) CDS_via1_VV
 ;
- n_23
  ( g2424_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[19\] D )
  + ROUTED M2 ( 33200 27400 ) ( * 29000 ) CDS_via1_VV
    NEW M2 ( 32600 27400 ) ( 33200 * )
    NEW M2 ( 32600 27200 ) ( * 27400 )
    NEW M2 ( 32600 27200 ) CDS_via1_VV
 ;
- n_24
  ( g2423_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[18\] D )
  + ROUTED M2 ( 32800 22600 ) ( * 23200 ) CDS_via2
    NEW M3 ( 30600 23200 ) ( 32800 * )
    NEW M2 ( 30600 23200 ) ( * 24200 ) CDS_via1_HV
    NEW M1 ( 30600 24200 ) ( 31200 * 0 )
    NEW M2 ( 32800 22600 ) CDS_via1_VV
    NEW M3 ( 30600 23200 ) CDS_via2
 ;
- n_25
  ( g2422_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[17\] D )
  + ROUTED M2 ( 40200 16800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 36200 16800 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 36200 16800 ) ( 40200 * ) CDS_via2
    NEW M2 ( 36200 16800 ) CDS_via1_HV
    NEW M3 ( 36200 16800 ) CDS_via2
    NEW M2 ( 40200 16800 ) CDS_via1_VV
 ;
- n_26
  ( g2421_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[16\] D )
  + ROUTED M1 ( 34200 13400 0 ) ( 34800 * ) CDS_via1_HV
    NEW M2 ( 34800 9000 ) ( * 13400 )
    NEW M2 ( 34800 9000 ) CDS_via1_VV
 ;
- n_27
  ( g2420_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[15\] D )
  + ROUTED M2 ( 33800 11000 ) ( * 11400 ) CDS_via1_VV
    NEW M2 ( 33200 11000 ) ( 33800 * )
    NEW M2 ( 33200 6200 ) ( * 11000 )
    NEW M2 ( 33200 6200 ) CDS_via1_VV
 ;
- n_28
  ( g2419_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[14\] D )
  + ROUTED M2 ( 43400 9200 ) ( * 11400 ) CDS_via1_HV
    NEW M2 ( 43400 9200 ) ( 43600 * )
    NEW M2 ( 43600 8200 ) ( * 9200 )
    NEW M2 ( 43600 8200 ) ( 43800 * )
    NEW M2 ( 43800 6200 ) ( * 8200 )
    NEW M2 ( 43800 6200 ) CDS_via1_VV
 ;
- n_29
  ( g2418_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[13\] D )
  + ROUTED M1 ( 37800 11600 ) ( 39000 * 0 )
    NEW M2 ( 37800 9000 ) ( * 11600 ) CDS_via1_HV
    NEW M2 ( 37800 9000 ) CDS_via1_VV
 ;
- n_30
  ( g2417_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[12\] D )
  + ROUTED M1 ( 36000 19000 0 ) ( 39200 * 0 )
 ;
- n_31
  ( g2416_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[11\] D )
  + ROUTED M2 ( 40800 22400 ) ( * 23800 ) CDS_via1_VV
    NEW M2 ( 39800 22400 ) ( 40800 * )
    NEW M2 ( 39800 22000 ) ( * 22400 )
    NEW M2 ( 39800 22000 ) CDS_via1_VV
 ;
- n_32
  ( g2415_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[20\] D )
  + ROUTED M2 ( 27600 29800 ) ( 27800 * ) CDS_via1_HV
    NEW M2 ( 27600 29800 ) ( * 31800 ) CDS_via2
    NEW M3 ( 24200 31800 ) ( 27600 * )
    NEW M2 ( 24200 31800 ) ( * 32400 ) CDS_via1_VV
    NEW M3 ( 24200 31800 ) CDS_via2
 ;
- n_33
  ( g2414_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[10\] D )
  + ROUTED M2 ( 39800 25800 ) ( * 27000 ) CDS_via1_HV
    NEW M3 ( 37400 25800 ) ( 39800 * ) CDS_via2
    NEW M2 ( 37400 25200 ) ( * 25800 ) CDS_via2
    NEW M2 ( 37200 22800 ) ( * 25200 )
    NEW M2 ( 37200 25200 ) ( 37400 * )
    NEW M2 ( 37200 22800 ) ( 37400 * )
    NEW M2 ( 37400 22200 ) ( * 22800 )
    NEW M1 ( 36800 22200 0 ) ( 37400 * ) CDS_via1_HV
 ;
- n_34
  ( g2413_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[9\] D )
  + ROUTED M2 ( 31200 33000 ) ( * 34200 )
    NEW M2 ( 31000 34200 ) ( 31200 * )
    NEW M2 ( 31000 34200 ) ( * 35000 ) CDS_via1_VV
    NEW M2 ( 31200 33000 ) CDS_via1_VV
 ;
- n_35
  ( g2412_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[8\] D )
  + ROUTED M2 ( 33200 37600 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 31000 37800 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 31000 37800 ) ( 33200 * ) CDS_via2
    NEW M2 ( 33200 37600 ) ( * 37800 )
    NEW M2 ( 31000 37800 ) CDS_via1_VV
    NEW M3 ( 31000 37800 ) CDS_via2
    NEW M2 ( 33200 37600 ) CDS_via1_VV
 ;
- n_36
  ( g2411_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[7\] D )
  + ROUTED M1 ( 38600 38200 ) ( 39000 * 0 )
    NEW M2 ( 38600 38200 ) ( * 39800 ) CDS_via1_HV
    NEW M1 ( 38600 39800 ) ( 39200 * 0 )
    NEW M2 ( 38600 38200 ) CDS_via1_HV
 ;
- n_37
  ( g2410_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[5\] D )
  + ROUTED M2 ( 37800 29800 ) ( * 32200 ) CDS_via1_HV
    NEW M2 ( 37800 29800 ) CDS_via1_VV
 ;
- n_38
  ( g2409_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[6\] D )
  + ROUTED M2 ( 41600 35000 ) ( * 35600 )
    NEW M2 ( 41200 35600 ) ( 41600 * )
    NEW M2 ( 41200 35600 ) ( * 37400 ) CDS_via1_VV
    NEW M2 ( 41600 35000 ) CDS_via1_HV
 ;
- n_39
  ( g2408_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[31\] D )
  + ROUTED M2 ( 29800 14600 ) ( * 16000 ) CDS_via1_HV
    NEW M3 ( 24200 14600 ) ( 29800 * ) CDS_via2
    NEW M2 ( 24200 14200 ) ( * 14600 ) CDS_via2
    NEW M2 ( 24200 14200 ) CDS_via1_VV
 ;
- n_40
  ( g2407_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[30\] D )
  + ROUTED M1 ( 15600 17000 0 ) ( 16000 * 0 )
 ;
- n_41
  ( g2406_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[4\] D )
  + ROUTED M1 ( 41800 29000 ) ( 42200 * 0 )
    NEW M2 ( 41800 28800 ) ( * 29000 ) CDS_via1_HV
    NEW M2 ( 41200 28800 ) ( 41800 * )
    NEW M2 ( 41200 27200 ) ( * 28800 )
    NEW M2 ( 41200 27200 ) CDS_via1_VV
 ;
- n_42
  ( g2425_730256179 Z ) ( g2344_730256179 E ) ( g2335_730256179 B )
  + ROUTED M2 ( 19600 48200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 17200 43400 ) ( 18200 * )
    NEW M2 ( 17200 43000 ) ( * 43400 )
    NEW M1 ( 18200 43000 ) ( 19200 * 0 )
    NEW M2 ( 18200 43000 ) ( * 43400 )
    NEW M2 ( 18200 43400 ) ( * 48200 ) CDS_via2
    NEW M3 ( 18200 48200 ) ( 19600 * ) CDS_via2
    NEW M2 ( 17200 43000 ) CDS_via1_VV
    NEW M2 ( 18200 43000 ) CDS_via1_HV
    NEW M2 ( 19600 48200 ) CDS_via1_VV
 ;
- n_43
  ( g2399_730256179 Z ) ( Counter_Burst_Transfer_N_reg\[0\] D )
  + ROUTED M1 ( 18200 29800 0 ) ( * 30000 )
    NEW M1 ( 16800 30000 ) ( 18200 * )
    NEW M2 ( 16800 30000 ) ( * 32200 ) CDS_via1_HV
    NEW M1 ( 16800 32200 ) ( 17200 * 0 )
    NEW M2 ( 16800 30000 ) CDS_via1_HV
 ;
- n_44
  ( g2398_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[27\] D )
  + ROUTED M1 ( 13400 13400 ) ( 14200 * 0 )
    NEW M2 ( 13400 11800 ) ( * 13400 ) CDS_via1_HV
    NEW M1 ( 13400 11800 ) ( 13800 * 0 )
    NEW M2 ( 13400 11800 ) CDS_via1_HV
 ;
- n_45
  ( g2397_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[3\] D )
  + ROUTED M1 ( 44600 34200 0 ) ( 45400 * ) CDS_via1_HV
    NEW M2 ( 45400 27800 ) ( * 34200 )
    NEW M2 ( 45400 27800 ) ( 45600 * )
    NEW M2 ( 45600 24600 ) ( * 27800 )
    NEW M1 ( 44800 24600 0 ) ( 45600 * ) CDS_via1_HV
 ;
- n_46
  ( g2396_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[26\] D )
  + ROUTED M1 ( 20800 13400 0 ) ( 21600 * ) CDS_via1_HV
    NEW M2 ( 21600 11800 ) ( * 13400 )
    NEW M3 ( 21600 11800 ) ( 26400 * ) CDS_via2_NPrefDir
    NEW M2 ( 26400 11800 ) ( 26600 * )
    NEW M2 ( 26600 11600 ) ( * 11800 )
    NEW M3 ( 21600 11800 ) CDS_via2
    NEW M2 ( 26600 11600 ) CDS_via1_VV
 ;
- n_47
  ( g2395_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[25\] D )
  + ROUTED M2 ( 23800 12200 ) ( * 13400 ) CDS_via1_VV
    NEW M3 ( 23800 12200 ) ( 26800 * ) CDS_via2
    NEW M2 ( 26800 9000 ) ( * 12200 )
    NEW M1 ( 26400 9000 0 ) ( 26800 * ) CDS_via1_VV
    NEW M3 ( 23800 12200 ) CDS_via2
 ;
- n_48
  ( g2394_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[2\] D )
  + ROUTED M2 ( 40600 47200 ) ( * 48000 )
    NEW M2 ( 40600 48000 ) ( 41200 * ) CDS_via1_VV
    NEW M2 ( 40600 47200 ) CDS_via1_HV
 ;
- n_49
  ( g2393_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[24\] D )
  + ROUTED M2 ( 31600 10000 ) ( * 11400 ) CDS_via1_VV
    NEW M3 ( 30400 10000 ) ( 31600 * ) CDS_via2
    NEW M3 ( 26600 9800 ) ( 30400 * )
    NEW M3 ( 30400 9800 ) ( * 10000 )
    NEW M3 ( 26600 9800 ) ( * 10000 )
    NEW M3 ( 24200 10000 ) ( 26600 * )
    NEW M2 ( 24200 6200 ) ( * 10000 ) CDS_via2
    NEW M2 ( 24200 6200 ) CDS_via1_VV
 ;
- n_50
  ( g2392_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[23\] D )
  + ROUTED M2 ( 23200 18000 ) ( * 18600 ) CDS_via1_VV
    NEW M3 ( 23200 18000 ) ( 23800 * ) CDS_via2
    NEW M2 ( 23800 17000 ) ( * 18000 )
    NEW M1 ( 23800 17000 ) ( 24200 * 0 )
    NEW M3 ( 23200 18000 ) CDS_via2
    NEW M2 ( 23800 17000 ) CDS_via1_HV
 ;
- n_51
  ( g2391_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[22\] D )
  + ROUTED M2 ( 23200 23000 ) ( * 23800 ) CDS_via1_VV
    NEW M3 ( 23200 23000 ) ( 26600 * ) CDS_via2
    NEW M2 ( 26600 22000 ) ( * 23000 )
    NEW M3 ( 23200 23000 ) CDS_via2
    NEW M2 ( 26600 22000 ) CDS_via1_VV
 ;
- n_52
  ( g2390_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[21\] D )
  + ROUTED M2 ( 23200 26600 ) ( * 29000 ) CDS_via1_VV
    NEW M3 ( 23200 26600 ) ( 26400 * ) CDS_via2
    NEW M2 ( 26400 26600 ) ( * 26980 ) CDS_via1_VV
    NEW M3 ( 23200 26600 ) CDS_via2
 ;
- n_53
  ( g2389_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[0\] D )
  + ROUTED M1 ( 44000 45000 0 ) ( 45800 * 0 )
 ;
- n_54
  ( g2388_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[1\] D )
  + ROUTED M1 ( 39400 44800 ) ( 40000 * 0 )
    NEW M2 ( 39400 43000 ) ( * 44800 ) CDS_via1_HV
    NEW M2 ( 38400 43000 ) ( 39400 * )
    NEW M2 ( 38400 42800 ) ( * 43000 )
    NEW M2 ( 38400 42800 ) CDS_via1_VV
 ;
- n_55
  ( g2387_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[29\] D )
  + ROUTED M1 ( 16800 19000 0 ) ( 17200 * 0 )
 ;
- n_56
  ( g2386_730256179 Z ) ( Counter_Burst_Transfer_ADR_REG_reg\[28\] D )
  + ROUTED M2 ( 12800 19400 ) ( * 21800 ) CDS_via1_HV
    NEW M1 ( 12800 21800 ) ( 13800 * 0 )
    NEW M2 ( 12800 19400 ) CDS_via1_HV
 ;
- n_57
  ( g2385_730256179 CO ) ( g2342_730256179 B0 )
  + ROUTED M2 ( 14400 32600 ) ( * 33200 ) CDS_via2
    NEW M3 ( 12400 33200 ) ( 14400 * )
    NEW M2 ( 12400 33200 ) ( * 34600 ) CDS_via1_VV
    NEW M2 ( 14400 32600 ) CDS_via1_VV
    NEW M3 ( 12400 33200 ) CDS_via2
 ;
- n_58
  ( g2385_730256179 S0 ) ( g2350_730256179 D1 )
  + ROUTED M2 ( 14200 30200 ) ( * 32400 ) CDS_via1_VV
    NEW M2 ( 14200 30200 ) CDS_via1_VV
 ;
- n_59
  ( g2405_730256179 Z ) ( g2349_730256179 B ) ( g2346_730256179 C )
  ( g2344_730256179 B )
  + ROUTED M2 ( 13400 42600 ) ( * 43400 ) CDS_via2
    NEW M1 ( 13400 42600 ) ( 13800 * 0 )
    NEW M2 ( 16800 43400 ) ( * 46000 )
    NEW M2 ( 16600 46000 ) ( 16800 * )
    NEW M2 ( 16600 46000 ) ( * 47800 ) CDS_via1_VV
    NEW M1 ( 11800 44800 0 ) ( 13400 * ) CDS_via1_HV
    NEW M2 ( 13400 43400 ) ( * 44800 )
    NEW M3 ( 13400 43400 ) ( 14000 * )
    NEW M3 ( 14000 43200 ) ( * 43400 )
    NEW M3 ( 14000 43200 ) ( 16200 * )
    NEW M3 ( 16200 43200 ) ( * 43400 )
    NEW M3 ( 16200 43400 ) ( 16800 * ) CDS_via2
    NEW M2 ( 16800 42800 ) ( * 43400 )
    NEW M2 ( 13400 42600 ) CDS_via1_HV
    NEW M2 ( 16800 42800 ) CDS_via1_VV
 ;
- n_60
  ( g2402_730256179 Z ) ( g2341_730256179 A ) ( g2336_730256179 A )
  + ROUTED M1 ( 22400 40800 ) ( 23200 * 0 )
    NEW M1 ( 22400 40200 ) ( * 40800 )
    NEW M1 ( 20850 40200 0 ) ( 22400 * )
    NEW M2 ( 20800 39200 ) ( * 39800 ) CDS_via1_VV
    NEW M3 ( 19400 39200 ) ( 20800 * ) CDS_via2
    NEW M2 ( 19400 37800 ) ( * 39200 ) CDS_via2
    NEW M2 ( 19400 37800 ) CDS_via1_VV
 ;
- n_61
  ( g2350_730256179 Z ) ( g2343_730256179 B )
  + ROUTED M2 ( 14600 29200 ) ( 15200 * ) CDS_via1_VV
    NEW M2 ( 14600 29200 ) CDS_via1_VV
 ;
- n_62
  ( g2349_730256179 Z ) ( g2345_730256179 F )
  + ROUTED M1 ( 15000 42200 0 ) ( 17000 * )
    NEW M1 ( 17000 42000 ) ( * 42200 )
    NEW M1 ( 17000 42000 ) ( 17200 * ) CDS_via1_HV
    NEW M2 ( 17200 40000 ) ( * 42000 )
    NEW M2 ( 17200 40000 ) CDS_via1_VV
 ;
- n_63
  ( g2346_730256179 Z ) ( g2335_730256179 D )
  + ROUTED M1 ( 16800 48400 0 ) ( 18800 * 0 )
 ;
- n_64
  ( g2345_730256179 Z ) ( g2336_730256179 C )
  + ROUTED M1 ( 17800 39400 0 ) ( 20000 * ) CDS_via1_HV
    NEW M2 ( 20000 37800 ) ( * 39400 )
    NEW M2 ( 20000 37800 ) CDS_via1_VV
 ;
- n_65
  ( g2344_730256179 Z ) ( g2341_730256179 B )
  + ROUTED M1 ( 17800 43400 0 ) ( 18800 * ) CDS_via1_HV
    NEW M2 ( 18800 40400 ) ( * 43400 )
    NEW M1 ( 18800 40400 ) ( 19000 * )
    NEW M1 ( 19000 40200 ) ( * 40400 )
    NEW M1 ( 19000 40200 ) ( 20400 * 0 )
    NEW M2 ( 18800 40400 ) CDS_via1_HV
 ;
- n_66
  ( g2343_730256179 Z ) ( Counter_Burst_Transfer_N_reg\[1\] D )
  + ROUTED M2 ( 15200 29800 ) ( * 33000 )
    NEW M2 ( 15200 33000 ) ( 15400 * )
    NEW M2 ( 15400 33000 ) ( * 37400 ) CDS_via1_VV
    NEW M2 ( 15200 29800 ) CDS_via1_HV
 ;
- n_67
  ( g2342_730256179 CO ) ( g2339_730256179 B )
  + ROUTED M2 ( 11400 33800 ) ( * 34800 ) CDS_via1_VV
    NEW M2 ( 11000 33800 ) ( 11400 * )
    NEW M2 ( 11000 32200 ) ( * 33800 )
    NEW M2 ( 11000 32200 ) CDS_via1_HV
 ;
- n_68
  ( g2342_730256179 S0 ) ( g2338_730256179 D1 )
  + ROUTED M2 ( 11200 34400 ) RECT ( -50 -50 50 230 )
    NEW M2 ( 11200 34200 ) ( * 34400 ) CDS_via1_VV
    NEW M3 ( 11200 34200 ) ( 12200 * ) CDS_via2
    NEW M2 ( 12200 30200 ) ( * 34200 )
    NEW M3 ( 11200 34200 ) CDS_via2
    NEW M2 ( 12200 30200 ) CDS_via1_VV
 ;
- n_69
  ( g2341_730256179 Z ) ( state_reg\[0\] D )
  + ROUTED M2 ( 26800 37800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 20400 37800 ) ( * 39400 ) CDS_via1_HV
    NEW M3 ( 20400 37800 ) ( 26800 * ) CDS_via2
    NEW M1 ( 26400 37800 0 ) ( 26800 * ) CDS_via1_VV
    NEW M3 ( 20400 37800 ) CDS_via2
 ;
- n_70
  ( g2339_730256179 Z ) ( g2331_730256179 D1 )
  + ROUTED M1 ( 10200 31800 0 ) ( 10600 * ) CDS_via1_HV
    NEW M2 ( 10600 30200 ) ( * 31800 )
    NEW M2 ( 10600 30200 ) CDS_via1_VV
 ;
- n_71
  ( g2338_730256179 Z ) ( g2334_730256179 B )
  + ROUTED M2 ( 12600 24200 ) ( * 29200 ) CDS_via1_VV
    NEW M1 ( 12200 24200 0 ) ( 12600 * ) CDS_via1_HV
 ;
- n_72
  ( g2336_730256179 Z ) ( state_reg\[1\] D )
  + ROUTED M2 ( 19400 37000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 17000 37000 ) ( 19400 * ) CDS_via2
    NEW M2 ( 17000 35000 ) ( * 37000 ) CDS_via2
    NEW M2 ( 19400 37000 ) CDS_via1_HV
    NEW M2 ( 17000 35000 ) CDS_via1_VV
 ;
- n_73
  ( g2335_730256179 Z ) ( state_reg\[2\] D )
  + ROUTED M2 ( 19200 47000 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 19200 47000 ) ( * 47200 ) CDS_via1_HV
    NEW M3 ( 19200 47000 ) ( 26435 * ) CDS_via2
    NEW M2 ( 26435 47000 ) ( * 47780 ) CDS_via1_VV
    NEW M3 ( 19200 47000 ) CDS_via2
 ;
- n_74
  ( g2334_730256179 Z ) ( Counter_Burst_Transfer_N_reg\[2\] D )
  + ROUTED M2 ( 12000 24600 ) ( * 25800 ) CDS_via2
    NEW M3 ( 8600 25800 ) ( 12000 * )
    NEW M2 ( 8600 25800 ) ( * 27000 ) CDS_via1_VV
    NEW M2 ( 12000 24600 ) CDS_via1_VV
    NEW M3 ( 8600 25800 ) CDS_via2
 ;
- n_75
  ( g2331_730256179 Z ) ( g2329_730256179 B )
  + ROUTED M2 ( 8200 27800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 10200 27800 ) ( * 29200 ) CDS_via1_VV
    NEW M3 ( 8200 27800 ) ( 10200 * ) CDS_via2
    NEW M3 ( 8200 27800 ) CDS_via2
    NEW M2 ( 8200 27800 ) CDS_via1_VV
 ;
- n_76
  ( g2329_730256179 Z ) ( Counter_Burst_Transfer_N_reg\[3\] D )
  + ROUTED M1 ( 7600 26800 ) ( 8000 * )
    NEW M1 ( 8000 26800 ) ( * 27000 0 )
    NEW M2 ( 7600 26800 ) ( * 31400 ) CDS_via2
    NEW M3 ( 6000 31400 ) ( 7600 * )
    NEW M2 ( 6000 31400 ) ( * 32400 ) CDS_via1_VV
    NEW M2 ( 7600 26800 ) CDS_via1_HV
    NEW M3 ( 6000 31400 ) CDS_via2
 ;
- n_81
  ( g1424_730256179 Z ) ( g1421_730256179 A ) ( g1416_730256179 A )
  ( g1414_730256179 B )
  + ROUTED M1 ( 27800 40000 0 ) ( 29400 * ) CDS_via1_HV
    NEW M2 ( 30000 35000 ) ( * 36600 )
    NEW M2 ( 29800 36600 ) ( 30000 * )
    NEW M2 ( 29800 36600 ) ( * 36800 ) CDS_via1_VV
    NEW M1 ( 29400 37000 ) ( 29800 * 0 )
    NEW M2 ( 29400 37000 ) ( * 40000 )
    NEW M2 ( 29400 40000 ) ( * 40200 )
    NEW M2 ( 29400 40200 ) ( 30200 * )
    NEW M2 ( 30200 40000 ) ( * 40200 )
    NEW M2 ( 30000 35000 ) CDS_via1_VV
    NEW M2 ( 29400 37000 ) CDS_via1_HV
    NEW M2 ( 30200 40000 ) CDS_via1_VV
 ;
- n_82
  ( g1423_730256179 Z ) ( g1415_730256179 A ) ( g1412_730256179 B )
  + ROUTED M2 ( 24400 40800 ) ( * 41600 )
    NEW M2 ( 24400 41600 ) ( 24600 * )
    NEW M2 ( 24600 41600 ) ( * 42000 )
    NEW M2 ( 24600 42000 ) ( 24800 * ) CDS_via1_HH
    NEW M1 ( 24800 42200 0 ) ( 25200 * )
    NEW M1 ( 25200 42200 ) ( * 42600 )
    NEW M1 ( 25200 42600 ) ( 26200 * 0 )
    NEW M2 ( 24400 40800 ) CDS_via1_HV
 ;
- n_83
  ( g1422_730256179 Z ) ( g1413_730256179 A ) ( g1412_730256179 A )
  + ROUTED M2 ( 26400 40400 ) ( 26600 * )
    NEW M2 ( 26400 40000 ) ( * 40400 )
    NEW M2 ( 26200 40000 ) ( 26400 * )
    NEW M2 ( 27600 35000 ) ( * 36200 )
    NEW M2 ( 27200 36200 ) ( 27600 * )
    NEW M2 ( 27200 36200 ) ( * 38200 )
    NEW M2 ( 26800 38200 ) ( 27200 * )
    NEW M2 ( 26800 38200 ) ( * 40400 )
    NEW M2 ( 26600 40400 ) ( 26800 * )
    NEW M2 ( 26600 40400 ) ( * 42600 ) CDS_via1_VV
    NEW M2 ( 26200 40000 ) CDS_via1_VV
    NEW M2 ( 27600 35000 ) CDS_via1_VV
 ;
- n_84
  ( g1420_730256179 Z ) ( g1404_730256179 D )
  + ROUTED M2 ( 13400 38000 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 8800 38000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 8800 38000 ) ( 9400 * )
    NEW M3 ( 9400 37800 ) ( * 38000 )
    NEW M3 ( 9400 37800 ) ( 12800 * )
    NEW M3 ( 12800 37800 ) ( * 38000 )
    NEW M3 ( 12800 38000 ) ( 13400 * ) CDS_via2
    NEW M1 ( 13400 38000 ) ( 14000 * 0 )
    NEW M2 ( 8800 38000 ) CDS_via1_VV
    NEW M3 ( 8800 38000 ) CDS_via2
    NEW M2 ( 13400 38000 ) CDS_via1_HV
 ;
- n_85
  ( g1419_730256179 Z ) ( g1404_730256179 A )
  + ROUTED M1 ( 14000 35400 0 ) ( 14755 * )
    NEW M1 ( 14755 35400 ) ( * 35600 )
    NEW M1 ( 14755 35600 ) ( 15000 * ) CDS_via1_HV
    NEW M2 ( 15000 35600 ) ( * 37200 ) CDS_via1_VV
 ;
- n_86
  ( g1418_730256179 Z ) ( g1404_730256179 C )
  + ROUTED M2 ( 14200 37200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 11800 37000 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 11800 37000 ) ( * 37200 ) CDS_via2
    NEW M3 ( 11800 37200 ) ( 14200 * ) CDS_via2
    NEW M2 ( 11800 37000 ) CDS_via1_HV
    NEW M2 ( 14200 37200 ) CDS_via1_HV
 ;
- n_87
  ( g1417_730256179 Z ) ( g1404_730256179 B )
  + ROUTED M1 ( 14200 24800 ) ( 14600 * 0 )
    NEW M2 ( 14200 24800 ) ( * 29800 )
    NEW M2 ( 14000 29800 ) ( 14200 * )
    NEW M2 ( 14000 29800 ) ( * 30800 )
    NEW M2 ( 13900 30800 ) ( 14000 * )
    NEW M2 ( 13900 30800 ) ( * 32800 )
    NEW M2 ( 13900 32800 ) ( 14000 * )
    NEW M2 ( 14000 32800 ) ( * 36200 )
    NEW M2 ( 14000 36200 ) ( 14600 * )
    NEW M2 ( 14600 36200 ) ( * 37600 )
    NEW M2 ( 14600 37600 ) ( 14800 * )
    NEW M2 ( 14800 37600 ) ( * 37800 ) CDS_via1_VV
    NEW M2 ( 14200 24800 ) CDS_via1_HV
 ;
- n_88
  ( g2429_730256179 B ) ( g2424_730256179 C ) ( g2416_730256179 C )
  ( g2415_730256179 C ) ( g2414_730256179 C ) ( g2413_730256179 C )
  ( g2412_730256179 C ) ( g2411_730256179 E ) ( g2410_730256179 A )
  ( g2409_730256179 B ) ( g2406_730256179 F ) ( g2397_730256179 A )
  ( g2390_730256179 C ) ( g2350_730256179 S0 ) ( g2338_730256179 S0 )
  ( g2331_730256179 S0 ) ( g1414_730256179 Z ) ( g1405_730256179 A )
  ( FE_DBTC0_n_88 A ) ( FE_OFC3_n_88 A )
  + ROUTED M2 ( 44200 34600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 43800 29800 ) RECT ( -50 -50 50 430 )
    NEW M2 ( 40800 34400 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 40600 38000 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 24400 29000 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 21800 29400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 19200 29400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 14000 29400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 10800 29400 ) ( 12000 * ) CDS_via1_HV
    NEW M3 ( 12000 29400 ) ( 14000 * ) CDS_via2
    NEW M3 ( 18600 29400 ) ( 19200 * ) CDS_via2
    NEW M3 ( 18600 29400 ) ( * 29600 )
    NEW M3 ( 16000 29600 ) ( 18600 * )
    NEW M3 ( 16000 29400 ) ( * 29600 )
    NEW M3 ( 14000 29400 ) ( 16000 * )
    NEW M3 ( 19200 29400 ) ( 21800 * ) CDS_via2
    NEW M3 ( 23000 29000 ) ( 24400 * ) CDS_via2
    NEW M3 ( 23000 29000 ) ( * 29400 )
    NEW M3 ( 21800 29400 ) ( 23000 * )
    NEW M3 ( 24400 28400 ) ( 26600 * ) CDS_via2
    NEW M2 ( 24400 28400 ) ( * 29000 )
    NEW M2 ( 24400 29000 ) ( * 29200 ) CDS_via1_VV
    NEW M3 ( 26600 28000 ) ( 27600 * ) CDS_via2
    NEW M2 ( 26600 28000 ) ( * 28400 )
    NEW M2 ( 26600 28400 ) ( * 29200 ) CDS_via1_VV
    NEW M2 ( 32000 28000 ) ( * 29400 ) CDS_via1_VV
    NEW M3 ( 27600 28000 ) ( 32000 * ) CDS_via2
    NEW M2 ( 27600 27200 ) ( * 28000 )
    NEW M2 ( 27600 27200 ) ( 27800 * ) CDS_via1_VV
    NEW M2 ( 32400 31200 ) ( * 32600 ) CDS_via1_VV
    NEW M2 ( 32000 31200 ) ( 32400 * )
    NEW M2 ( 32000 29400 ) ( * 31200 )
    NEW M2 ( 32200 34400 ) ( * 38000 ) CDS_via1_VV
    NEW M2 ( 32200 38000 ) ( * 41400 ) CDS_via2
    NEW M2 ( 32200 34400 ) ( 32400 * )
    NEW M2 ( 32400 32600 ) ( * 34400 )
    NEW M2 ( 38600 27400 ) ( * 27600 ) CDS_via1_VV
    NEW M2 ( 38600 27600 ) ( * 29800 ) CDS_via2
    NEW M3 ( 38600 27400 ) ( 39600 * ) CDS_via2
    NEW M2 ( 39600 24200 ) ( * 27400 )
    NEW M3 ( 38200 38000 ) ( 40600 * ) CDS_via2
    NEW M2 ( 40800 34400 ) ( * 34600 ) CDS_via1_VV
    NEW M2 ( 38200 30000 ) ( * 32800 ) CDS_via1_VV
    NEW M2 ( 38200 32800 ) ( * 34400 ) CDS_via2
    NEW M2 ( 38200 30000 ) ( 38600 * )
    NEW M2 ( 38600 29800 ) ( * 30000 )
    NEW M3 ( 38600 29800 ) ( 43800 * ) CDS_via2
    NEW M1 ( 27800 40600 0 ) ( 29400 * ) CDS_via1_HV
    NEW M2 ( 29400 40600 ) ( * 41400 ) CDS_via2
    NEW M3 ( 29400 41400 ) ( 32200 * )
    NEW M3 ( 32200 41400 ) ( 38200 * ) CDS_via2
    NEW M2 ( 38200 39800 ) ( * 41400 )
    NEW M2 ( 38200 34400 ) ( * 38000 ) CDS_via2
    NEW M2 ( 38200 38000 ) ( * 39800 ) CDS_via1_VV
    NEW M3 ( 38200 34400 ) ( 40800 * ) CDS_via2
    NEW M3 ( 40800 34400 ) ( 43000 * )
    NEW M3 ( 43000 34400 ) ( * 34600 )
    NEW M3 ( 43000 34600 ) ( 44200 * ) CDS_via2
    NEW M2 ( 10800 29400 ) CDS_via1_HV
    NEW M3 ( 12000 29400 ) CDS_via2
    NEW M2 ( 14000 29400 ) CDS_via1_HV
    NEW M2 ( 19200 29400 ) CDS_via1_VV
    NEW M2 ( 21800 29400 ) CDS_via1_VV
    NEW M3 ( 24400 28400 ) CDS_via2
    NEW M3 ( 26600 28000 ) CDS_via2
    NEW M3 ( 38600 27400 ) CDS_via2
    NEW M2 ( 39600 24200 ) CDS_via1_VV
    NEW M2 ( 40600 38000 ) CDS_via1_VV
    NEW M2 ( 43800 29800 ) CDS_via1_HV
    NEW M2 ( 44200 34600 ) CDS_via1_VV
 ;
- n_90
  ( g1412_730256179 Z ) ( g1406_730256179 A ) ( g1399_730256179 D0 )
  + ROUTED M3 ( 25200 43800 ) ( 26400 * ) CDS_via2
    NEW M3 ( 23000 43700 ) ( 25200 * )
    NEW M3 ( 25200 43700 ) ( * 43800 )
    NEW M3 ( 23000 43700 ) ( * 43800 )
    NEW M3 ( 21800 43800 ) ( 23000 * )
    NEW M2 ( 21800 39600 ) ( * 43800 ) CDS_via2
    NEW M2 ( 21600 39600 ) ( 21800 * )
    NEW M2 ( 21600 38600 ) ( * 39600 )
    NEW M2 ( 21400 38600 ) ( 21600 * )
    NEW M2 ( 21400 38000 ) ( * 38600 )
    NEW M2 ( 21200 34600 ) ( * 38000 )
    NEW M2 ( 21200 38000 ) ( 21400 * )
    NEW M2 ( 21200 34600 ) ( 21400 * )
    NEW M2 ( 21400 32600 ) ( * 34600 )
    NEW M1 ( 21400 32600 ) ( 22000 * 0 )
    NEW M2 ( 26400 43400 ) ( * 43800 )
    NEW M3 ( 26400 43800 ) ( 27600 * )
    NEW M3 ( 27600 43700 ) ( * 43800 )
    NEW M3 ( 27600 43700 ) ( 29400 * )
    NEW M3 ( 29400 43700 ) ( * 43800 )
    NEW M3 ( 29400 43800 ) ( 30600 * ) CDS_via2
    NEW M2 ( 30600 43800 ) ( * 47600 )
    NEW M2 ( 30600 47600 ) ( 31000 * )
    NEW M2 ( 31000 47600 ) ( * 47800 ) CDS_via1_VV
    NEW M2 ( 21400 32600 ) CDS_via1_HV
    NEW M2 ( 26400 43400 ) CDS_via1_VV
 ;
- n_91
  ( g1409_730256179 Z ) ( g1398_730256179 S0 )
  + ROUTED M2 ( 32200 46000 ) ( * 46200 )
    NEW M2 ( 32000 46200 ) ( 32200 * )
    NEW M2 ( 32000 46200 ) ( * 47800 ) CDS_via1_VV
    NEW M2 ( 32200 46000 ) CDS_via1_HV
 ;
- n_92
  ( g1408_730256179 Z ) ( g1403_730256179 A ) ( g1397_730256179 B )
  + ROUTED M2 ( 34200 47200 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 27600 47200 ) ( * 47800 ) CDS_via1_VV
    NEW M2 ( 27600 46000 ) ( * 47200 ) CDS_via2
    NEW M3 ( 27600 47200 ) ( 34200 * ) CDS_via2
    NEW M2 ( 27600 46000 ) CDS_via1_HV
    NEW M2 ( 34200 47200 ) CDS_via1_HV
 ;
- n_93
  ( g1407_730256179 Z ) ( g1402_730256179 C ) ( g1401_730256179 C )
  + ROUTED M2 ( 27200 42000 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 27200 42000 ) ( 30800 * ) CDS_via2
    NEW M2 ( 30800 42000 ) ( * 44800 ) CDS_via1_HV_2cut_N
    NEW M2 ( 30800 44800 ) ( * 45000 ) CDS_via2
    NEW M3 ( 30800 45000 ) ( 31600 * )
    NEW M3 ( 31600 44800 ) ( * 45000 )
    NEW M3 ( 31600 44800 ) ( 33200 * )
    NEW M3 ( 33200 44800 ) ( * 45000 )
    NEW M3 ( 33200 45000 ) ( 33800 * ) CDS_via2
    NEW M2 ( 33800 45000 ) ( * 47800 ) CDS_via1_VV
    NEW M2 ( 27200 42000 ) CDS_via1_HV
    NEW M3 ( 27200 42000 ) CDS_via2
 ;
- n_94
  ( g1406_730256179 Z ) ( g228_730256179 E ) ( g227_730256179 E )
  ( g226_730256179 E ) ( g225_730256179 E ) ( g223_730256179 E )
  ( g224_730256179 E ) ( g222_730256179 E ) ( g221_730256179 E )
  ( g232_730256179 E ) ( g231_730256179 E ) ( g229_730256179 E )
  ( g230_730256179 E ) ( FE_OFC7_n_94 A )
  + ROUTED M2 ( 12800 16800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 10200 21600 ) RECT ( -50 -50 50 230 )
    NEW M2 ( 6200 16200 ) ( * 16800 ) CDS_via2
    NEW M2 ( 6800 28600 ) ( * 29600 ) CDS_via1_VV
    NEW M2 ( 7400 19200 ) ( * 19800 ) CDS_via1_VV
    NEW M2 ( 8200 16200 ) ( * 16800 ) CDS_via2
    NEW M2 ( 8200 21600 ) ( * 25000 ) CDS_via1_VV
    NEW M2 ( 6200 19200 ) ( * 21400 ) CDS_via1_VV
    NEW M2 ( 6200 21400 ) ( * 25000 ) CDS_via1_VV
    NEW M2 ( 6200 25000 ) ( * 26600 ) CDS_via1_VV
    NEW M2 ( 6200 26600 ) ( * 28600 ) CDS_via2
    NEW M3 ( 6200 28600 ) ( 6800 * ) CDS_via2
    NEW M3 ( 6800 28600 ) ( 8200 * ) CDS_via2
    NEW M2 ( 8200 28600 ) ( * 30200 ) CDS_via1_VV
    NEW M2 ( 10200 21400 ) ( * 21600 ) CDS_via2
    NEW M2 ( 10200 24800 ) ( * 25000 ) CDS_via1_VV
    NEW M1 ( 22400 31800 ) ( * 32000 0 )
    NEW M1 ( 21600 31800 ) ( 22400 * )
    NEW M2 ( 21600 29800 ) ( * 31800 ) CDS_via1_HV
    NEW M2 ( 21500 27600 ) ( * 29800 )
    NEW M2 ( 21500 29800 ) ( 21600 * )
    NEW M2 ( 21500 27600 ) ( 21600 * )
    NEW M2 ( 21600 25200 ) ( * 27600 )
    NEW M2 ( 21400 25200 ) ( 21600 * )
    NEW M2 ( 21400 24800 ) ( * 25200 )
    NEW M3 ( 13800 24800 ) ( 21400 * ) CDS_via2
    NEW M3 ( 13800 24800 ) ( * 24900 )
    NEW M3 ( 11800 24900 ) ( 13800 * )
    NEW M3 ( 11800 24800 ) ( * 24900 )
    NEW M3 ( 10200 24800 ) ( 11800 * )
    NEW M2 ( 10200 21600 ) ( * 24800 ) CDS_via2
    NEW M3 ( 8200 21600 ) ( 10200 * )
    NEW M2 ( 8200 21400 ) ( * 21600 ) CDS_via2
    NEW M2 ( 8200 19200 ) ( * 21400 ) CDS_via1_VV
    NEW M3 ( 7400 19200 ) ( 8200 * ) CDS_via2
    NEW M3 ( 6200 19200 ) ( 7400 * ) CDS_via2
    NEW M2 ( 6200 16800 ) ( * 19200 ) CDS_via2
    NEW M3 ( 6200 16800 ) ( 8200 * )
    NEW M3 ( 8200 16800 ) ( 8800 * )
    NEW M3 ( 8800 16600 ) ( * 16800 )
    NEW M3 ( 8800 16600 ) ( 12200 * )
    NEW M3 ( 12200 16600 ) ( * 16800 )
    NEW M3 ( 12200 16800 ) ( 12800 * ) CDS_via2
    NEW M2 ( 6200 16200 ) CDS_via1_VV
    NEW M2 ( 8200 16200 ) CDS_via1_VV
    NEW M2 ( 10200 21400 ) CDS_via1_VV
    NEW M2 ( 12800 16800 ) CDS_via1_VV
 ;
- n_95
  ( g1402_730256179 Z ) ( g1400_730256179 A )
  + ROUTED M2 ( 33400 48600 ) RECT ( -50 -50 50 230 )
    NEW M2 ( 22400 48200 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 33400 48400 ) ( * 48600 ) CDS_via1_HV
    NEW M3 ( 22400 48400 ) ( 33400 * ) CDS_via2
    NEW M2 ( 22400 48200 ) ( * 48400 ) CDS_via2
    NEW M2 ( 22400 48200 ) CDS_via1_VV
 ;
- n_96
  ( g1401_730256179 Z ) ( g204_730256179 E ) ( g187_730256179 E )
  ( g179_730256179 E ) ( g176_730256179 E ) ( g203_730256179 E )
  ( g216_730256179 E ) ( g215_730256179 E ) ( g209_730256179 E )
  ( g208_730256179 E ) ( g207_730256179 E ) ( g206_730256179 E )
  ( g205_730256179 E ) ( FE_OFC8_n_96 A )
  + ROUTED M2 ( 48600 47400 ) RECT ( -50 -50 50 430 )
    NEW M2 ( 47000 40600 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 46600 47400 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 29800 42400 ) RECT ( -430 -50 50 50 )
    NEW M3 ( 27400 38400 ) ( 29800 * ) CDS_via3
    NEW M2 ( 27400 37000 ) ( * 38400 ) CDS_via2
    NEW M2 ( 27400 37000 ) ( 27800 * ) CDS_via1_HH
    NEW M2 ( 44400 40600 ) ( * 42200 ) CDS_via1_HV
    NEW M2 ( 46800 32000 ) ( * 35400 ) CDS_via1_HV
    NEW M2 ( 46800 35400 ) ( * 37000 ) CDS_via1_HV
    NEW M3 ( 46800 32000 ) ( 48200 * ) CDS_via2
    NEW M2 ( 48200 29200 ) ( * 32000 )
    NEW M2 ( 47800 28600 ) ( * 29200 )
    NEW M2 ( 47800 29200 ) ( 48200 * )
    NEW M2 ( 47800 28600 ) ( 48000 * )
    NEW M2 ( 48000 26400 ) ( * 28600 )
    NEW M2 ( 47800 26400 ) ( 48000 * )
    NEW M2 ( 47800 24800 ) ( * 26400 )
    NEW M2 ( 48600 35400 ) ( * 37000 ) CDS_via1_VV
    NEW M2 ( 46800 37000 ) ( * 40200 )
    NEW M3 ( 46800 37000 ) ( 48600 * ) CDS_via2
    NEW M2 ( 48600 37000 ) ( * 40600 ) CDS_via1_VV
    NEW M2 ( 48600 40600 ) ( * 42200 ) CDS_via1_VV
    NEW M2 ( 29800 42400 ) ( * 44800 ) CDS_via1_HV
    NEW M4 ( 29800 38400 ) ( * 42400 ) CDS_via3
    NEW M3 ( 29800 38400 ) ( 33400 * )
    NEW M3 ( 33400 38400 ) ( * 38600 )
    NEW M3 ( 33400 38600 ) ( 37000 * )
    NEW M3 ( 37000 38400 ) ( * 38600 )
    NEW M3 ( 37000 38400 ) ( 44400 * ) CDS_via2
    NEW M2 ( 44400 38400 ) ( * 40600 ) CDS_via1_VV
    NEW M3 ( 44400 40600 ) ( 47000 * ) CDS_via2
    NEW M2 ( 47000 40200 ) ( * 40600 ) CDS_via1_HV
    NEW M2 ( 46600 40200 ) ( 46800 * )
    NEW M2 ( 46800 40200 ) ( 47000 * )
    NEW M2 ( 46600 40200 ) ( * 47400 ) CDS_via1_VV
    NEW M3 ( 46600 47400 ) ( 48600 * ) CDS_via2
    NEW M3 ( 46800 32000 ) CDS_via2
    NEW M2 ( 47800 24800 ) CDS_via1_VV
    NEW M2 ( 48600 35400 ) CDS_via1_VV
    NEW M3 ( 46800 37000 ) CDS_via2
    NEW M3 ( 29800 42400 ) CDS_via2
    NEW M3 ( 44400 40600 ) CDS_via2
    NEW M3 ( 46600 47400 ) CDS_via2
    NEW M2 ( 48600 47400 ) CDS_via1_HV
 ;
- n_97
  ( state_reg\[1\] RN ) ( reg1_temp_reg\[3\] RN ) ( reg1_temp_reg\[2\] RN )
  ( reg0_temp_reg\[2\] RN ) ( Counter_Burst_Transfer_N_reg\[1\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[22\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[21\] RN )
  ( Counter_Burst_Transfer_ADR_REG_reg\[20\] RN ) ( g939_730256179 Z )
  ( FE_OFC4_n_97 A ) ( FE_OFC5_n_97 A )
  + ROUTED M2 ( 30800 32400 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 11800 43000 ) RECT ( -50 -230 50 50 )
    NEW M3 ( 16600 34400 ) ( 18200 * ) CDS_via2
    NEW M2 ( 16600 34400 ) ( * 34800 ) CDS_via1_VV
    NEW M2 ( 19800 34400 ) ( * 34800 ) CDS_via1_HV
    NEW M2 ( 27000 30600 ) ( * 32400 ) CDS_via1_HV
    NEW M3 ( 23800 30600 ) ( 27000 * ) CDS_via2
    NEW M2 ( 23800 27400 ) ( * 30600 ) CDS_via2
    NEW M2 ( 23800 22000 ) ( * 27400 ) CDS_via1_VV
    NEW M2 ( 26600 34600 ) ( * 34800 )
    NEW M2 ( 26200 34800 ) ( 26600 * )
    NEW M1 ( 6090 47600 0 ) ( 6800 * ) CDS_via1_HV
    NEW M2 ( 6800 43400 ) ( * 47600 )
    NEW M3 ( 6800 43400 ) ( 10200 * )
    NEW M3 ( 10200 43200 ) ( * 43400 )
    NEW M3 ( 10200 43200 ) ( 11800 * ) CDS_via2
    NEW M2 ( 11800 43000 ) ( * 43200 )
    NEW M2 ( 11800 40800 ) ( * 43000 ) CDS_via1_VV
    NEW M2 ( 11600 39800 ) ( * 40800 )
    NEW M2 ( 11600 40800 ) ( 11800 * )
    NEW M3 ( 11600 39800 ) ( 13200 * )
    NEW M3 ( 13200 39800 ) ( * 40000 )
    NEW M3 ( 13200 40000 ) ( 17600 * )
    NEW M3 ( 17600 39800 ) ( * 40000 )
    NEW M3 ( 17600 39800 ) ( 18200 * ) CDS_via2
    NEW M2 ( 18200 34400 ) ( * 37600 ) CDS_via1_HV
    NEW M2 ( 18200 37600 ) ( * 39800 )
    NEW M3 ( 18200 34400 ) ( 19800 * ) CDS_via2
    NEW M3 ( 19800 34400 ) ( 20400 * )
    NEW M3 ( 20400 34200 ) ( * 34400 )
    NEW M3 ( 20400 34200 ) ( 26000 * )
    NEW M3 ( 26000 34200 ) ( * 34400 )
    NEW M3 ( 26000 34400 ) ( 26600 * ) CDS_via2
    NEW M2 ( 26600 34400 ) ( * 34600 )
    NEW M2 ( 26600 34600 ) ( 27000 * )
    NEW M2 ( 27000 32400 ) ( * 34600 )
    NEW M3 ( 27000 32400 ) ( 30800 * ) CDS_via2
    NEW M2 ( 11600 39800 ) CDS_via1_VV
    NEW M3 ( 16600 34400 ) CDS_via2
    NEW M2 ( 23800 22000 ) CDS_via1_HV
    NEW M2 ( 26200 34800 ) CDS_via1_HV
    NEW M3 ( 6800 43400 ) CDS_via2
    NEW M3 ( 11600 39800 ) CDS_via2
    NEW M3 ( 27000 32400 ) CDS_via2
    NEW M2 ( 30800 32400 ) CDS_via1_VV
 ;
- n_135
  ( g2349_730256179 D ) ( g2335_730256179 A ) ( g1421_730256179 Z )
  ( g1402_730256179 A )
  + ROUTED M2 ( 29800 39800 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 14400 45400 ) ( 19800 * ) CDS_via2
    NEW M3 ( 14400 45200 ) ( * 45400 )
    NEW M3 ( 14200 45200 ) ( 14400 * )
    NEW M2 ( 14200 44200 ) ( * 45200 ) CDS_via2
    NEW M2 ( 14200 44200 ) ( 14400 * )
    NEW M2 ( 14400 42600 ) ( * 44200 )
    NEW M3 ( 28000 44000 ) ( 32200 * ) CDS_via3
    NEW M3 ( 28000 44000 ) ( * 44100 )
    NEW M3 ( 24800 44100 ) ( 28000 * )
    NEW M3 ( 20800 44000 ) ( 24800 * )
    NEW M3 ( 24800 44000 ) ( * 44100 )
    NEW M2 ( 20800 44000 ) ( * 45400 ) CDS_via2
    NEW M3 ( 19800 45400 ) ( 20800 * )
    NEW M2 ( 19800 45400 ) ( * 47600 ) CDS_via1_VV
    NEW M3 ( 29800 39800 ) ( 32200 * ) CDS_via3
    NEW M4 ( 32200 39800 ) ( * 44000 )
    NEW M3 ( 32200 44000 ) ( 33200 * ) CDS_via2
    NEW M2 ( 33200 44000 ) ( * 47600 ) CDS_via1_VV
    NEW M2 ( 14400 42600 ) CDS_via1_VV
    NEW M3 ( 20800 44000 ) CDS_via2
    NEW M2 ( 29800 39800 ) CDS_via1_VV
    NEW M3 ( 29800 39800 ) CDS_via2
 ;
- n_136
  ( g2443_730256179 A ) ( g1426_730256179 Z ) ( g1409_730256179 A )
  ( g1402_730256179 B ) ( g1399_730256179 S0 )
  + ROUTED M2 ( 31800 45200 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 26600 45000 ) RECT ( -50 -230 50 50 )
    NEW M3 ( 24000 45200 ) ( 26600 * ) CDS_via2
    NEW M2 ( 24000 45200 ) ( * 45800 ) CDS_via1_VV
    NEW M2 ( 31800 45400 ) ( * 47000 )
    NEW M2 ( 31000 47000 ) ( 31800 * )
    NEW M2 ( 31000 47000 ) ( * 47200 ) CDS_via1_HV
    NEW M2 ( 31800 45200 ) ( * 45400 ) CDS_via2
    NEW M2 ( 26600 45000 ) ( * 45200 )
    NEW M3 ( 26600 45200 ) ( 30400 * )
    NEW M3 ( 30400 45200 ) ( * 45400 )
    NEW M3 ( 30400 45400 ) ( 31800 * )
    NEW M3 ( 31800 45400 ) ( 33400 * ) CDS_via2
    NEW M2 ( 33400 45400 ) ( * 47800 ) CDS_via1_VV
    NEW M3 ( 24000 45200 ) CDS_via2
    NEW M2 ( 31800 45200 ) CDS_via1_VV
    NEW M2 ( 26600 45000 ) CDS_via1_VV
 ;
- n_169
  ( g2344_730256179 D ) ( g1415_730256179 Z ) ( g1408_730256179 C )
  ( g1401_730256179 A )
  + ROUTED M2 ( 24200 43000 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 17800 43000 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 24200 43000 ) ( * 43200 ) CDS_via1_HV
    NEW M3 ( 20800 43000 ) ( 24200 * ) CDS_via2
    NEW M3 ( 20800 43000 ) ( * 43200 )
    NEW M3 ( 18400 43200 ) ( 20800 * )
    NEW M3 ( 18400 43000 ) ( * 43200 )
    NEW M3 ( 17800 43000 ) ( 18400 * )
    NEW M2 ( 27600 44400 ) ( * 45000 )
    NEW M2 ( 27600 45000 ) ( 27800 * ) CDS_via1_VV
    NEW M2 ( 24200 43200 ) ( * 44400 ) CDS_via2
    NEW M3 ( 24200 44400 ) ( 24800 * )
    NEW M3 ( 24800 44400 ) ( * 44600 )
    NEW M3 ( 24800 44600 ) ( 27000 * )
    NEW M3 ( 27000 44400 ) ( * 44600 )
    NEW M3 ( 27000 44400 ) ( 27600 * ) CDS_via2
    NEW M3 ( 27600 44400 ) ( 28200 * )
    NEW M3 ( 28200 44400 ) ( * 44600 )
    NEW M3 ( 28200 44600 ) ( 30200 * )
    NEW M3 ( 30200 44400 ) ( * 44600 )
    NEW M3 ( 30200 44400 ) ( 31000 * )
    NEW M3 ( 31000 44200 ) ( * 44400 )
    NEW M3 ( 31000 44200 ) ( 31200 * ) CDS_via2
    NEW M2 ( 31200 44200 ) ( * 45200 ) CDS_via1_VV
    NEW M3 ( 17800 43000 ) CDS_via2
    NEW M2 ( 17800 43000 ) CDS_via1_VV
 ;
- n_170
  ( g2425_730256179 D ) ( g2345_730256179 E ) ( g1413_730256179 Z )
  ( g1407_730256179 B )
  + ROUTED M2 ( 26600 39800 ) RECT ( -50 -230 50 50 )
    NEW M3 ( 18000 42200 ) ( 19800 * ) CDS_via2
    NEW M2 ( 18000 41800 ) ( * 42200 ) CDS_via2
    NEW M2 ( 17800 41800 ) ( 18000 * )
    NEW M2 ( 17800 40000 ) ( * 41800 )
    NEW M3 ( 26800 42400 ) ( 27600 * ) CDS_via2
    NEW M3 ( 26800 42200 ) ( * 42400 )
    NEW M3 ( 26200 42200 ) ( 26800 * )
    NEW M3 ( 26200 42000 ) ( * 42200 )
    NEW M3 ( 25600 42000 ) ( 26200 * )
    NEW M3 ( 23600 41800 ) ( 25600 * )
    NEW M3 ( 25600 41800 ) ( * 42000 )
    NEW M3 ( 23600 41800 ) ( * 42000 )
    NEW M3 ( 22200 42000 ) ( 23600 * )
    NEW M3 ( 22200 42000 ) ( * 42200 )
    NEW M3 ( 19800 42200 ) ( 22200 * )
    NEW M2 ( 19800 42200 ) ( * 42800 ) CDS_via1_VV
    NEW M2 ( 26600 39800 ) ( * 40000 ) CDS_via2
    NEW M3 ( 26600 40000 ) ( 27200 * ) CDS_via2
    NEW M2 ( 27200 40000 ) ( * 40600 )
    NEW M2 ( 27200 40600 ) ( 27600 * )
    NEW M2 ( 27600 40600 ) ( * 42400 )
    NEW M2 ( 27600 42400 ) ( * 42800 )
    NEW M2 ( 27600 42800 ) ( 27800 * ) CDS_via1_VV
    NEW M2 ( 17800 40000 ) CDS_via1_VV
    NEW M2 ( 26600 39800 ) CDS_via1_VV
 ;
- n_171
  ( g2436_730256179 A ) ( g1425_730256179 Z ) ( g1409_730256179 B )
  ( g1407_730256179 A )
  + ROUTED M2 ( 23600 43400 ) ( * 44200 )
    NEW M2 ( 23000 44200 ) ( 23600 * )
    NEW M2 ( 23000 44200 ) ( * 45800 ) CDS_via1_HV
    NEW M1 ( 22400 45800 0 ) ( 23000 * )
    NEW M2 ( 27400 43000 ) ( * 43400 ) CDS_via2
    NEW M2 ( 23600 43200 ) ( * 43400 ) CDS_via2
    NEW M3 ( 23600 43400 ) ( 27400 * )
    NEW M3 ( 27400 43400 ) ( 32000 * ) CDS_via2
    NEW M2 ( 32000 43400 ) ( * 45000 ) CDS_via1_VV
    NEW M2 ( 27400 43000 ) CDS_via1_HV_2cut_N
    NEW M2 ( 23600 43200 ) CDS_via1_HV
 ;
- n_172
  ( g1416_730256179 Z ) ( FE_OFC0_n_172 A )
  + ROUTED M2 ( 30400 38000 ) ( * 39200 )
    NEW M2 ( 30400 39200 ) ( 30800 * )
    NEW M2 ( 30800 39200 ) ( * 40000 ) CDS_via1_VV
    NEW M2 ( 30400 38000 ) CDS_via1_HV
 ;
- n_315
  ( g2439_730256179 A ) ( g2345_730256179 C ) ( g1404_730256179 Z )
  ( g1400_730256179 B ) ( g1399_730256179 D1 ) ( g1398_730256179 D1 )
  + ROUTED M2 ( 30200 47800 ) RECT ( -50 -430 50 50 )
    NEW M2 ( 21400 48200 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 15400 48200 ) RECT ( -50 -230 50 50 )
    NEW M2 ( 14200 38200 ) RECT ( -50 -430 50 50 )
    NEW M3 ( 15400 48400 ) ( 16800 * ) CDS_via3
    NEW M2 ( 15400 48200 ) ( * 48400 ) CDS_via2
    NEW M2 ( 16800 38200 ) ( * 39800 ) CDS_via1_VV
    NEW M2 ( 21400 48200 ) ( * 48400 ) CDS_via2
    NEW M1 ( 21400 48200 ) ( 22000 * 0 )
    NEW M3 ( 14200 38200 ) ( 16800 * ) CDS_via2
    NEW M4 ( 16800 38200 ) ( * 48400 )
    NEW M3 ( 16800 48400 ) ( 18200 * )
    NEW M3 ( 18200 48400 ) ( * 48500 )
    NEW M3 ( 18200 48500 ) ( 20200 * )
    NEW M3 ( 20200 48400 ) ( * 48500 )
    NEW M3 ( 20200 48400 ) ( 21400 * )
    NEW M3 ( 21400 48400 ) ( 22000 * )
    NEW M3 ( 22000 48200 ) ( * 48400 )
    NEW M3 ( 22000 48200 ) ( 24400 * )
    NEW M3 ( 24400 48000 ) ( * 48200 )
    NEW M3 ( 24400 48000 ) ( 26200 * )
    NEW M3 ( 26200 48000 ) ( * 48200 )
    NEW M3 ( 26200 48200 ) ( 26800 * )
    NEW M3 ( 26800 47800 ) ( * 48200 )
    NEW M3 ( 26800 47800 ) ( 30200 * ) CDS_via2
    NEW M3 ( 30200 47800 ) ( 31600 * ) CDS_via2
    NEW M2 ( 31600 47800 ) ( * 48600 ) CDS_via1_HV
    NEW M2 ( 15400 48200 ) CDS_via1_VV
    NEW M2 ( 21400 48200 ) CDS_via1_HV
    NEW M2 ( 30200 47800 ) CDS_via1_VV
    NEW M2 ( 14200 38200 ) CDS_via1_HV
    NEW M3 ( 14200 38200 ) CDS_via2
    NEW M4 ( 16800 38200 ) CDS_via3
 ;
END NETS

END DESIGN
