{
  "design": {
    "design_info": {
      "boundary_crc": "0xC4C0B31E94FD51B4",
      "device": "xc7z020clg484-2",
      "gen_directory": "../../../../camera.gen/sources_1/bd/sensor_bd",
      "name": "sensor_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_gpio_0": "",
      "proc_sys_reset_0": "",
      "util_ds_buf_0": "",
      "util_ds_buf_1": "",
      "ddr_deserialiser_0": "",
      "ila_0": "",
      "decoder_0": "",
      "fifo_generator_0": "",
      "xlconstant_3": "",
      "bit_aligner_0": "",
      "word_detector_0": "",
      "xlslice_0": "",
      "xlslice_1": ""
    },
    "interface_ports": {
      "S_AXI_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "16"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "sensor_bd_ACLK_0",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0000FFFF",
          "width": "16"
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXI_0_araddr",
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXI_0_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "S_AXI_0_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXI_0_awaddr",
            "direction": "I",
            "left": "8",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXI_0_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "S_AXI_0_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXI_0_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXI_0_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_0_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_0_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "S_AXI_0_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXI_0_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_0_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_0_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "S_AXI_0_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "S_AXI_0_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_AXI_0_wvalid",
            "direction": "I"
          }
        }
      },
      "sen_ddr_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "sen_ddr_clk_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_P": {
            "physical_name": "sen_ddr_clk_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "sen_data_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "sen_data_0_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "sen_data_0_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "ACLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI_0",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "ARESETN_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "sensor_bd_ACLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "10000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ARESETN_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "ddr_clk": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "sensor_bd_util_ds_buf_0_0_IBUF_OUT",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "ddr_clk_ser": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "sensor_bd_util_ds_buf_0_1_IBUF_OUT",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "ddr_data": {
        "direction": "O",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "ip_revision": "31",
        "xci_name": "sensor_bd_axi_gpio_0_0",
        "xci_path": "ip/sensor_bd_axi_gpio_0_0/sensor_bd_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "13"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "sensor_bd_proc_sys_reset_0_2",
        "xci_path": "ip/sensor_bd_proc_sys_reset_0_2/sensor_bd_proc_sys_reset_0_2.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_bd_util_ds_buf_0_0",
        "xci_path": "ip/sensor_bd_util_ds_buf_0_0/sensor_bd_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0"
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "sensor_bd_util_ds_buf_0_1",
        "xci_path": "ip/sensor_bd_util_ds_buf_0_1/sensor_bd_util_ds_buf_0_1.xci",
        "inst_hier_path": "util_ds_buf_1"
      },
      "ddr_deserialiser_0": {
        "vlnv": "xilinx.com:module_ref:ddr_deserialiser:1.0",
        "ip_revision": "1",
        "xci_name": "sensor_bd_ddr_deserialiser_0_0",
        "xci_path": "ip/sensor_bd_ddr_deserialiser_0_0/sensor_bd_ddr_deserialiser_0_0.xci",
        "inst_hier_path": "ddr_deserialiser_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ddr_deserialiser",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ddr_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "sensor_bd_util_ds_buf_0_0_IBUF_OUT",
                "value_src": "default_prop"
              }
            }
          },
          "ddr_data": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "sensor_bd_util_ds_buf_0_1_IBUF_OUT",
                "value_src": "default_prop"
              }
            }
          },
          "data": {
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "14",
        "xci_name": "sensor_bd_ila_0_0",
        "xci_path": "ip/sensor_bd_ila_0_0/sensor_bd_ila_0_0.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "12"
          },
          "C_PROBE10_WIDTH": {
            "value": "12"
          },
          "C_PROBE11_WIDTH": {
            "value": "12"
          },
          "C_PROBE2_WIDTH": {
            "value": "1"
          },
          "C_PROBE3_WIDTH": {
            "value": "1"
          },
          "C_PROBE4_WIDTH": {
            "value": "1"
          },
          "C_PROBE5_WIDTH": {
            "value": "12"
          },
          "C_PROBE6_WIDTH": {
            "value": "12"
          },
          "C_PROBE7_WIDTH": {
            "value": "1"
          }
        }
      },
      "decoder_0": {
        "vlnv": "xilinx.com:module_ref:decoder:1.0",
        "ip_revision": "1",
        "xci_name": "sensor_bd_decoder_0_0",
        "xci_path": "ip/sensor_bd_decoder_0_0/sensor_bd_decoder_0_0.xci",
        "inst_hier_path": "decoder_0",
        "parameters": {
          "DIV": {
            "value": "12"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "decoder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ser_clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "sensor_bd_util_ds_buf_0_0_IBUF_OUT",
                "value_src": "default_prop"
              }
            }
          },
          "nrst_i": {
            "direction": "I"
          },
          "bitslip_i": {
            "direction": "I"
          },
          "ser_data_i": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "par_clk_o": {
            "direction": "O"
          },
          "par_data_o": {
            "direction": "O",
            "left": "11",
            "right": "0",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "sensor_bd_util_ds_buf_0_1_IBUF_OUT",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "ip_revision": "9",
        "xci_name": "sensor_bd_fifo_generator_0_1",
        "xci_path": "ip/sensor_bd_fifo_generator_0_1/sensor_bd_fifo_generator_0_1.xci",
        "inst_hier_path": "fifo_generator_0",
        "parameters": {
          "Fifo_Implementation": {
            "value": "Independent_Clocks_Block_RAM"
          },
          "Input_Data_Width": {
            "value": "12"
          },
          "Input_Depth": {
            "value": "32"
          },
          "Reset_Pin": {
            "value": "false"
          }
        }
      },
      "xlconstant_3": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "sensor_bd_xlconstant_3_0",
        "xci_path": "ip/sensor_bd_xlconstant_3_0/sensor_bd_xlconstant_3_0.xci",
        "inst_hier_path": "xlconstant_3"
      },
      "bit_aligner_0": {
        "vlnv": "xilinx.com:module_ref:bit_aligner:1.0",
        "ip_revision": "1",
        "xci_name": "sensor_bd_bit_aligner_0_0",
        "xci_path": "ip/sensor_bd_bit_aligner_0_0/sensor_bd_bit_aligner_0_0.xci",
        "inst_hier_path": "bit_aligner_0",
        "parameters": {
          "HOLD_OFF_CYCLES": {
            "value": "32"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bit_aligner",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I"
          },
          "n_reset_i": {
            "direction": "I"
          },
          "en_i": {
            "direction": "I",
            "parameters": {
              "PortWidth": {
                "value": "32",
                "value_src": "ip_prop"
              }
            }
          },
          "aligned_i": {
            "direction": "I"
          },
          "bit_slip": {
            "direction": "O"
          }
        }
      },
      "word_detector_0": {
        "vlnv": "xilinx.com:module_ref:word_detector:1.0",
        "ip_revision": "1",
        "xci_name": "sensor_bd_word_detector_0_0",
        "xci_path": "ip/sensor_bd_word_detector_0_0/sensor_bd_word_detector_0_0.xci",
        "inst_hier_path": "word_detector_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "word_detector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I"
          },
          "data_i": {
            "direction": "I",
            "left": "11",
            "right": "0",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "sensor_bd_util_ds_buf_0_1_IBUF_OUT",
                "value_src": "default_prop"
              }
            }
          },
          "word_i": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "detected_o": {
            "direction": "O"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "sensor_bd_xlslice_0_0",
        "xci_path": "ip/sensor_bd_xlslice_0_0/sensor_bd_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "11"
          },
          "DIN_WIDTH": {
            "value": "13"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "sensor_bd_xlslice_1_0",
        "xci_path": "ip/sensor_bd_xlslice_1_0/sensor_bd_xlslice_1_0.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "12"
          },
          "DIN_TO": {
            "value": "12"
          },
          "DIN_WIDTH": {
            "value": "13"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "sen_data_0",
          "util_ds_buf_1/CLK_IN_D"
        ]
      },
      "S_AXI_0_1": {
        "interface_ports": [
          "S_AXI_0",
          "axi_gpio_0/S_AXI"
        ]
      },
      "diff_clk_in_0_1": {
        "interface_ports": [
          "sen_ddr_clk",
          "util_ds_buf_0/CLK_IN_D"
        ]
      }
    },
    "nets": {
      "ACLK_0_1": {
        "ports": [
          "ACLK_0",
          "axi_gpio_0/s_axi_aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "ila_0/clk",
          "fifo_generator_0/rd_clk"
        ]
      },
      "ARESETN_0_1": {
        "ports": [
          "ARESETN_0",
          "axi_gpio_0/s_axi_aresetn",
          "proc_sys_reset_0/ext_reset_in"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "xlslice_0/Din",
          "xlslice_1/Din"
        ]
      },
      "bit_aligner_0_bit_slip": {
        "ports": [
          "bit_aligner_0/bit_slip",
          "decoder_0/bitslip_i",
          "ila_0/probe9"
        ]
      },
      "ddr_deserialiser_0_data": {
        "ports": [
          "ddr_deserialiser_0/data",
          "ddr_data",
          "decoder_0/ser_data_i"
        ]
      },
      "decoder_0_par_clk_o": {
        "ports": [
          "decoder_0/par_clk_o",
          "fifo_generator_0/wr_clk",
          "ila_0/probe4",
          "bit_aligner_0/clk_i",
          "word_detector_0/clk_i"
        ]
      },
      "decoder_0_par_data_o": {
        "ports": [
          "decoder_0/par_data_o",
          "fifo_generator_0/din",
          "ila_0/probe5",
          "word_detector_0/data_i",
          "ila_0/probe10"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "ila_0/probe6"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "ila_0/probe1"
        ]
      },
      "fifo_generator_0_full": {
        "ports": [
          "fifo_generator_0/full",
          "ila_0/probe0"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "ddr_deserialiser_0/ddr_clk",
          "ddr_clk",
          "decoder_0/ser_clk_i",
          "ila_0/probe2"
        ]
      },
      "util_ds_buf_1_IBUF_OUT": {
        "ports": [
          "util_ds_buf_1/IBUF_OUT",
          "ddr_deserialiser_0/ddr_data",
          "ddr_clk_ser",
          "ila_0/probe3"
        ]
      },
      "word_detector_0_detected_o": {
        "ports": [
          "word_detector_0/detected_o",
          "bit_aligner_0/aligned_i",
          "axi_gpio_0/gpio2_io_i",
          "ila_0/probe7"
        ]
      },
      "xlconstant_3_dout": {
        "ports": [
          "xlconstant_3/dout",
          "fifo_generator_0/wr_en",
          "fifo_generator_0/rd_en",
          "decoder_0/nrst_i",
          "bit_aligner_0/n_reset_i"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "word_detector_0/word_i",
          "ila_0/probe11"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "bit_aligner_0/en_i",
          "ila_0/probe8"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_0": {
            "range": "64K",
            "width": "16",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x0000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}