/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_tt0p95v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.950000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 0.950000 ;
    operating_conditions ( "tt0p95v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 0.950000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt0p95v25c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 53855.100000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001420 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.531405, 0.534660, 0.540120, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.531405, 0.534660, 0.540120, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.478264, 0.481194, 0.486108, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.478264, 0.481194, 0.486108, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.023806" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.027002" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001420 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.531405, 0.534660, 0.540120, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.531405, 0.534660, 0.540120, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.478264, 0.481194, 0.486108, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.478264, 0.481194, 0.486108, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.023806" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.027002" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.006155, 0.006155, 0.006155, 0.006155, 0.006155" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.006155, 0.006155, 0.006155, 0.006155, 0.006155" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.276912, 0.289992, 0.303292, 0.329092, 0.380392",\
              "0.284372, 0.297452, 0.310752, 0.336552, 0.387852",\
              "0.290572, 0.303652, 0.316952, 0.342752, 0.394052",\
              "0.296692, 0.309772, 0.323072, 0.348872, 0.400172",\
              "0.300392, 0.313472, 0.326772, 0.352572, 0.403872"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.276912, 0.289992, 0.303292, 0.329092, 0.380392",\
              "0.284372, 0.297452, 0.310752, 0.336552, 0.387852",\
              "0.290572, 0.303652, 0.316952, 0.342752, 0.394052",\
              "0.296692, 0.309772, 0.323072, 0.348872, 0.400172",\
              "0.300392, 0.313472, 0.326772, 0.352572, 0.403872"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.008544, 0.029451, 0.055119, 0.106997, 0.211730",\
              "0.008544, 0.029451, 0.055119, 0.106997, 0.211730",\
              "0.008544, 0.029451, 0.055119, 0.106997, 0.211730",\
              "0.008544, 0.029451, 0.055119, 0.106997, 0.211730",\
              "0.008544, 0.029451, 0.055119, 0.106997, 0.211730"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.008544, 0.029451, 0.055119, 0.106997, 0.211730",\
              "0.008544, 0.029451, 0.055119, 0.106997, 0.211730",\
              "0.008544, 0.029451, 0.055119, 0.106997, 0.211730",\
              "0.008544, 0.029451, 0.055119, 0.106997, 0.211730",\
              "0.008544, 0.029451, 0.055119, 0.106997, 0.211730"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.335496, 0.349566, 0.364371, 0.393561, 0.451521",\
              "0.344211, 0.358281, 0.373086, 0.402276, 0.460236",\
              "0.351456, 0.365526, 0.380331, 0.409521, 0.467481",\
              "0.358596, 0.372666, 0.387471, 0.416661, 0.474621",\
              "0.362901, 0.376971, 0.391776, 0.420966, 0.478926"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.008509, 0.032059, 0.061023, 0.119952, 0.238300",\
              "0.008509, 0.032059, 0.061023, 0.119952, 0.238300",\
              "0.008509, 0.032059, 0.061023, 0.119952, 0.238300",\
              "0.008509, 0.032059, 0.061023, 0.119952, 0.238300",\
              "0.008509, 0.032059, 0.061023, 0.119952, 0.238300"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.335496, 0.349566, 0.364371, 0.393561, 0.451521",\
              "0.344211, 0.358281, 0.373086, 0.402276, 0.460236",\
              "0.351456, 0.365526, 0.380331, 0.409521, 0.467481",\
              "0.358596, 0.372666, 0.387471, 0.416661, 0.474621",\
              "0.362901, 0.376971, 0.391776, 0.420966, 0.478926"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.008509, 0.032059, 0.061023, 0.119952, 0.238300",\
              "0.008509, 0.032059, 0.061023, 0.119952, 0.238300",\
              "0.008509, 0.032059, 0.061023, 0.119952, 0.238300",\
              "0.008509, 0.032059, 0.061023, 0.119952, 0.238300",\
              "0.008509, 0.032059, 0.061023, 0.119952, 0.238300"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.037894 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.098763, 0.107898, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.188265, 0.200865, 0.211365, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.531405, 0.534660, 0.540120, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.531405, 0.534660, 0.540120, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "5.059785" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.101578" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "5.336131" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.103548" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.481606" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.103542" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "4.908868" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.103545" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.060594" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001641 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.033045" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.034612" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.137088, 0.149256, 0.162152, 0.181288, 0.211656",\
              "0.137088, 0.149256, 0.162152, 0.181288, 0.211656",\
              "0.136880, 0.149048, 0.161944, 0.181080, 0.211448",\
              "0.136464, 0.148632, 0.161528, 0.180664, 0.211032",\
              "0.135736, 0.147904, 0.160800, 0.179936, 0.210304"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.137088, 0.149256, 0.162152, 0.181288, 0.211656",\
              "0.137088, 0.149256, 0.162152, 0.181288, 0.211656",\
              "0.136880, 0.149048, 0.161944, 0.181080, 0.211448",\
              "0.136464, 0.148632, 0.161528, 0.180664, 0.211032",\
              "0.135736, 0.147904, 0.160800, 0.179936, 0.210304"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082300, 0.075500, 0.070000, 0.063700, 0.057200",\
              "0.092700, 0.085900, 0.080400, 0.074100, 0.067600",\
              "0.101000, 0.094200, 0.088700, 0.082400, 0.075900",\
              "0.111600, 0.104800, 0.099300, 0.093000, 0.086500",\
              "0.123000, 0.116200, 0.110700, 0.104400, 0.097900"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082300, 0.075500, 0.070000, 0.063700, 0.057200",\
              "0.092700, 0.085900, 0.080400, 0.074100, 0.067600",\
              "0.101000, 0.094200, 0.088700, 0.082400, 0.075900",\
              "0.111600, 0.104800, 0.099300, 0.093000, 0.086500",\
              "0.123000, 0.116200, 0.110700, 0.104400, 0.097900"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001404 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.023806" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.027002" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.115664, 0.125232, 0.135320, 0.148944, 0.165792",\
              "0.115664, 0.125232, 0.135320, 0.148944, 0.165792",\
              "0.115456, 0.125024, 0.135112, 0.148736, 0.165584",\
              "0.114728, 0.124296, 0.134384, 0.148008, 0.164856",\
              "0.114728, 0.124296, 0.134384, 0.148008, 0.164856"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.115664, 0.125232, 0.135320, 0.148944, 0.165792",\
              "0.115664, 0.125232, 0.135320, 0.148944, 0.165792",\
              "0.115456, 0.125024, 0.135112, 0.148736, 0.165584",\
              "0.114728, 0.124296, 0.134384, 0.148008, 0.164856",\
              "0.114728, 0.124296, 0.134384, 0.148008, 0.164856"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.089180, 0.081280, 0.074580, 0.066280, 0.056680",\
              "0.099980, 0.092080, 0.085380, 0.077080, 0.067480",\
              "0.108180, 0.100280, 0.093580, 0.085280, 0.075680",\
              "0.117180, 0.109280, 0.102580, 0.094280, 0.084680",\
              "0.122080, 0.114180, 0.107480, 0.099180, 0.089580"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.089180, 0.081280, 0.074580, 0.066280, 0.056680",\
              "0.099980, 0.092080, 0.085380, 0.077080, 0.067480",\
              "0.108180, 0.100280, 0.093580, 0.085280, 0.075680",\
              "0.117180, 0.109280, 0.102580, 0.094280, 0.084680",\
              "0.122080, 0.114180, 0.107480, 0.099180, 0.089580"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001420 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.009914" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.009984" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.101104, 0.111920, 0.123672, 0.141144, 0.167976",\
              "0.101104, 0.111920, 0.123672, 0.141144, 0.167976",\
              "0.100792, 0.111608, 0.123360, 0.140832, 0.167664",\
              "0.100272, 0.111088, 0.122840, 0.140312, 0.167144",\
              "0.100064, 0.110880, 0.122632, 0.140104, 0.166936"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.101104, 0.111920, 0.123672, 0.141144, 0.167976",\
              "0.101104, 0.111920, 0.123672, 0.141144, 0.167976",\
              "0.100792, 0.111608, 0.123360, 0.140832, 0.167664",\
              "0.100272, 0.111088, 0.122840, 0.140312, 0.167144",\
              "0.100064, 0.110880, 0.122632, 0.140104, 0.166936"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100020, 0.093820, 0.088620, 0.082420, 0.076320",\
              "0.110720, 0.104520, 0.099320, 0.093120, 0.087020",\
              "0.118920, 0.112720, 0.107520, 0.101320, 0.095220",\
              "0.128120, 0.121920, 0.116720, 0.110520, 0.104420",\
              "0.133220, 0.127020, 0.121820, 0.115620, 0.109520"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100020, 0.093820, 0.088620, 0.082420, 0.076320",\
              "0.110720, 0.104520, 0.099320, 0.093120, 0.087020",\
              "0.118920, 0.112720, 0.107520, 0.101320, 0.095220",\
              "0.128120, 0.121920, 0.116720, 0.110520, 0.104420",\
              "0.133220, 0.127020, 0.121820, 0.115620, 0.109520"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000819 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004584" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005217" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.069758, 0.079638, 0.090558, 0.104806, 0.125086",\
              "0.065598, 0.075478, 0.086398, 0.100646, 0.120926",\
              "0.065494, 0.075374, 0.086294, 0.100542, 0.120822",\
              "0.073710, 0.083590, 0.094510, 0.108758, 0.129038",\
              "0.099918, 0.109798, 0.120718, 0.134966, 0.155246"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.069758, 0.079638, 0.090558, 0.104806, 0.125086",\
              "0.065598, 0.075478, 0.086398, 0.100646, 0.120926",\
              "0.065494, 0.075374, 0.086294, 0.100542, 0.120822",\
              "0.073710, 0.083590, 0.094510, 0.108758, 0.129038",\
              "0.099918, 0.109798, 0.120718, 0.134966, 0.155246"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.093700, 0.094200, 0.098000, 0.110900, 0.144500",\
              "0.109400, 0.109900, 0.113700, 0.126600, 0.160200",\
              "0.124300, 0.124800, 0.128600, 0.141500, 0.175100",\
              "0.146400, 0.146900, 0.150700, 0.163600, 0.197200",\
              "0.177000, 0.177500, 0.181300, 0.194200, 0.227800"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093700, 0.094200, 0.098000, 0.110900, 0.144500",\
              "0.109400, 0.109900, 0.113700, 0.126600, 0.160200",\
              "0.124300, 0.124800, 0.128600, 0.141500, 0.175100",\
              "0.146400, 0.146900, 0.150700, 0.163600, 0.197200",\
              "0.177000, 0.177500, 0.181300, 0.194200, 0.227800"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000820 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004917" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005914" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.069758, 0.079638, 0.090558, 0.104806, 0.125086",\
              "0.065598, 0.075478, 0.086398, 0.100646, 0.120926",\
              "0.065494, 0.075374, 0.086294, 0.100542, 0.120822",\
              "0.073710, 0.083590, 0.094510, 0.108758, 0.129038",\
              "0.099918, 0.109798, 0.120718, 0.134966, 0.155246"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.069758, 0.079638, 0.090558, 0.104806, 0.125086",\
              "0.065598, 0.075478, 0.086398, 0.100646, 0.120926",\
              "0.065494, 0.075374, 0.086294, 0.100542, 0.120822",\
              "0.073710, 0.083590, 0.094510, 0.108758, 0.129038",\
              "0.099918, 0.109798, 0.120718, 0.134966, 0.155246"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.093900, 0.094400, 0.098200, 0.111100, 0.144700",\
              "0.109600, 0.110100, 0.113900, 0.126800, 0.160400",\
              "0.124500, 0.125000, 0.128800, 0.141700, 0.175300",\
              "0.146600, 0.147100, 0.150900, 0.163800, 0.197400",\
              "0.177200, 0.177700, 0.181500, 0.194400, 0.228000"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093900, 0.094400, 0.098200, 0.111100, 0.144700",\
              "0.109600, 0.110100, 0.113900, 0.126800, 0.160400",\
              "0.124500, 0.125000, 0.128800, 0.141700, 0.175300",\
              "0.146600, 0.147100, 0.150900, 0.163800, 0.197400",\
              "0.177200, 0.177700, 0.181500, 0.194400, 0.228000"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 3.210496 ;
    }
}
}
