// Seed: 1419195199
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input wire id_2,
    input wor id_3,
    input wand id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply1 id_7
    , id_22,
    input tri0 id_8,
    output tri0 id_9,
    input tri1 id_10
    , id_23,
    input tri0 id_11,
    output tri id_12,
    input tri id_13,
    output tri0 id_14,
    input uwire id_15,
    input wand id_16,
    output tri id_17,
    input tri1 id_18,
    output supply1 id_19
    , id_24,
    input tri1 id_20
);
  assign id_12 = 1;
  assign id_17 = 1 ? 1 : 1;
  id_25(
      .id_0(id_15), .id_1(), .id_2(1), .id_3(1), .id_4()
  );
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1
);
  assign id_0 = id_1;
  always @(posedge 1);
  wire id_3;
  module_0(
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1
  );
endmodule
