0.7
2020.2
May  7 2023
15:10:42
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/sources/RV32I.v,1702064685,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/sources/data_mem.v,,RV32I,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/sources/alu.v,1702063212,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/sources/imm_gen.v,,alu,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/sources/control_unit.v,1702063212,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/sources/instr_mem.v,,control_unit,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/sources/data_mem.v,1702063212,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_control_unit.v,,data_mem,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/sources/imm_gen.v,1702063212,verilog,,,,imm_gen,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/sources/instr_mem.v,1702063212,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/sources/RV32I.v,,instr_mem,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/sources/reg_file.v,1702063212,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_instr_mem.v,,reg_file,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_RV32I.v,1702063212,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/sources/control_unit.v,,tb_RV32I,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_alu.v,1702063212,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_reg_file.v,,tb_alu,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_control_unit.v,1702063212,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_imm_gen.v,,tb_control_unit,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_data_mem.v,1702063212,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_RV32I.v,,tb_data_mem,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_imm_gen.v,1702063212,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_alu.v,,tb_imm_gen,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_instr_mem.v,1702063212,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_data_mem.v,,tb_instr_mem,,,,,,,,
/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/testbenches/tb_reg_file.v,1702063212,verilog,,/home/va/Documents/MsCE/Proj/riscv_32i/riscv_32i.srcs/sim_1/new/sources/alu.v,,tb_reg_file,,,,,,,,
