Timing Analyzer report for prince_chip_10010200
Mon May 15 18:36:29 2006
Version 5.1 Build 216 03/06/2006 Service Pack 2.01 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Ignored Timing Assignments
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                                                                                                   ; To                                                                                                                                                                                                                                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 15.349 ns                        ; enet_Data[3]                                                                                                                                                                                           ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC3|regout ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 17.129 ns                        ; dual_processor:inst|watchdog:the_watchdog|internal_counter[7]                                                                                                                                          ; watchdog_relay_n                                                                                                                                                                                                                                    ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 5.139 ns                         ; RESET_SWITCH_out                                                                                                                                                                                       ; enet_RST                                                                                                                                                                                                                                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.911 ns                         ; MISO_adc_spi                                                                                                                                                                                           ; inst16                                                                                                                                                                                                                                              ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 51.53 MHz ( period = 19.406 ns ) ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP20K200EFC484-1   ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                   ; To                                                                                                                                                                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 51.53 MHz ( period = 19.406 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.865 ns               ;
; N/A                                     ; 51.53 MHz ( period = 19.406 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.865 ns               ;
; N/A                                     ; 51.53 MHz ( period = 19.405 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.864 ns               ;
; N/A                                     ; 51.53 MHz ( period = 19.405 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.864 ns               ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.861 ns               ;
; N/A                                     ; 51.54 MHz ( period = 19.401 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.860 ns               ;
; N/A                                     ; 51.55 MHz ( period = 19.399 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.858 ns               ;
; N/A                                     ; 51.57 MHz ( period = 19.391 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.850 ns               ;
; N/A                                     ; 51.57 MHz ( period = 19.391 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.850 ns               ;
; N/A                                     ; 51.57 MHz ( period = 19.390 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.849 ns               ;
; N/A                                     ; 51.57 MHz ( period = 19.390 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.849 ns               ;
; N/A                                     ; 51.58 MHz ( period = 19.387 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.846 ns               ;
; N/A                                     ; 51.58 MHz ( period = 19.386 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.845 ns               ;
; N/A                                     ; 51.59 MHz ( period = 19.384 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 51.59 MHz ( period = 19.384 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.843 ns               ;
; N/A                                     ; 51.63 MHz ( period = 19.369 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.828 ns               ;
; N/A                                     ; 51.96 MHz ( period = 19.246 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.705 ns               ;
; N/A                                     ; 51.96 MHz ( period = 19.246 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.705 ns               ;
; N/A                                     ; 51.96 MHz ( period = 19.245 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.704 ns               ;
; N/A                                     ; 51.96 MHz ( period = 19.245 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.704 ns               ;
; N/A                                     ; 51.96 MHz ( period = 19.244 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.703 ns               ;
; N/A                                     ; 51.97 MHz ( period = 19.242 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.701 ns               ;
; N/A                                     ; 51.97 MHz ( period = 19.241 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.700 ns               ;
; N/A                                     ; 51.98 MHz ( period = 19.240 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.699 ns               ;
; N/A                                     ; 52.00 MHz ( period = 19.231 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.690 ns               ;
; N/A                                     ; 52.00 MHz ( period = 19.231 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.690 ns               ;
; N/A                                     ; 52.00 MHz ( period = 19.230 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.689 ns               ;
; N/A                                     ; 52.00 MHz ( period = 19.230 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.689 ns               ;
; N/A                                     ; 52.00 MHz ( period = 19.229 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.688 ns               ;
; N/A                                     ; 52.01 MHz ( period = 19.227 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.686 ns               ;
; N/A                                     ; 52.01 MHz ( period = 19.226 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.685 ns               ;
; N/A                                     ; 52.02 MHz ( period = 19.225 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.684 ns               ;
; N/A                                     ; 52.36 MHz ( period = 19.100 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.559 ns               ;
; N/A                                     ; 52.36 MHz ( period = 19.097 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.556 ns               ;
; N/A                                     ; 52.51 MHz ( period = 19.045 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.504 ns               ;
; N/A                                     ; 52.52 MHz ( period = 19.042 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.501 ns               ;
; N/A                                     ; 52.52 MHz ( period = 19.042 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.501 ns               ;
; N/A                                     ; 52.52 MHz ( period = 19.039 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.498 ns               ;
; N/A                                     ; 52.55 MHz ( period = 19.030 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.489 ns               ;
; N/A                                     ; 52.55 MHz ( period = 19.028 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.487 ns               ;
; N/A                                     ; 52.57 MHz ( period = 19.023 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.482 ns               ;
; N/A                                     ; 52.58 MHz ( period = 19.020 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.479 ns               ;
; N/A                                     ; 52.59 MHz ( period = 19.015 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.474 ns               ;
; N/A                                     ; 52.60 MHz ( period = 19.012 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.471 ns               ;
; N/A                                     ; 52.63 MHz ( period = 18.999 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.458 ns               ;
; N/A                                     ; 52.64 MHz ( period = 18.996 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.455 ns               ;
; N/A                                     ; 52.66 MHz ( period = 18.988 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.447 ns               ;
; N/A                                     ; 52.66 MHz ( period = 18.988 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.447 ns               ;
; N/A                                     ; 52.67 MHz ( period = 18.987 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.446 ns               ;
; N/A                                     ; 52.67 MHz ( period = 18.987 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.446 ns               ;
; N/A                                     ; 52.68 MHz ( period = 18.984 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.443 ns               ;
; N/A                                     ; 52.68 MHz ( period = 18.983 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.442 ns               ;
; N/A                                     ; 52.68 MHz ( period = 18.981 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.440 ns               ;
; N/A                                     ; 52.73 MHz ( period = 18.966 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.425 ns               ;
; N/A                                     ; 52.97 MHz ( period = 18.878 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.337 ns               ;
; N/A                                     ; 52.97 MHz ( period = 18.878 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.337 ns               ;
; N/A                                     ; 52.97 MHz ( period = 18.877 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.336 ns               ;
; N/A                                     ; 52.97 MHz ( period = 18.877 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.336 ns               ;
; N/A                                     ; 52.98 MHz ( period = 18.876 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.335 ns               ;
; N/A                                     ; 52.98 MHz ( period = 18.874 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.333 ns               ;
; N/A                                     ; 52.98 MHz ( period = 18.874 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.333 ns               ;
; N/A                                     ; 52.99 MHz ( period = 18.871 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.330 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.865 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.324 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.864 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.323 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.864 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.323 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.863 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.322 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.863 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.322 ns               ;
; N/A                                     ; 53.01 MHz ( period = 18.863 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.322 ns               ;
; N/A                                     ; 53.02 MHz ( period = 18.862 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.321 ns               ;
; N/A                                     ; 53.02 MHz ( period = 18.862 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.321 ns               ;
; N/A                                     ; 53.02 MHz ( period = 18.862 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.321 ns               ;
; N/A                                     ; 53.02 MHz ( period = 18.861 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.320 ns               ;
; N/A                                     ; 53.02 MHz ( period = 18.861 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.320 ns               ;
; N/A                                     ; 53.02 MHz ( period = 18.860 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.319 ns               ;
; N/A                                     ; 53.03 MHz ( period = 18.859 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.318 ns               ;
; N/A                                     ; 53.03 MHz ( period = 18.859 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.318 ns               ;
; N/A                                     ; 53.03 MHz ( period = 18.856 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                        ; clk        ; clk      ; None                        ; None                      ; 18.315 ns               ;
; N/A                                     ; 53.03 MHz ( period = 18.856 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.315 ns               ;
; N/A                                     ; 53.05 MHz ( period = 18.850 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.309 ns               ;
; N/A                                     ; 53.05 MHz ( period = 18.849 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.308 ns               ;
; N/A                                     ; 53.05 MHz ( period = 18.849 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.308 ns               ;
; N/A                                     ; 53.06 MHz ( period = 18.848 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.307 ns               ;
; N/A                                     ; 53.06 MHz ( period = 18.847 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.306 ns               ;
; N/A                                     ; 53.06 MHz ( period = 18.846 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.305 ns               ;
; N/A                                     ; 53.06 MHz ( period = 18.845 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.304 ns               ;
; N/A                                     ; 53.07 MHz ( period = 18.842 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC3|regout ; clk        ; clk      ; None                        ; None                      ; 18.383 ns               ;
; N/A                                     ; 53.08 MHz ( period = 18.841 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.300 ns               ;
; N/A                                     ; 53.09 MHz ( period = 18.837 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.296 ns               ;
; N/A                                     ; 53.09 MHz ( period = 18.836 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.295 ns               ;
; N/A                                     ; 53.09 MHz ( period = 18.836 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.295 ns               ;
; N/A                                     ; 53.09 MHz ( period = 18.835 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.294 ns               ;
; N/A                                     ; 53.10 MHz ( period = 18.833 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.292 ns               ;
; N/A                                     ; 53.11 MHz ( period = 18.828 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.287 ns               ;
; N/A                                     ; 53.11 MHz ( period = 18.828 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.287 ns               ;
; N/A                                     ; 53.11 MHz ( period = 18.828 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.287 ns               ;
; N/A                                     ; 53.12 MHz ( period = 18.827 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.286 ns               ;
; N/A                                     ; 53.12 MHz ( period = 18.827 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.286 ns               ;
; N/A                                     ; 53.12 MHz ( period = 18.826 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.285 ns               ;
; N/A                                     ; 53.12 MHz ( period = 18.824 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.283 ns               ;
; N/A                                     ; 53.12 MHz ( period = 18.824 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.283 ns               ;
; N/A                                     ; 53.13 MHz ( period = 18.823 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.282 ns               ;
; N/A                                     ; 53.13 MHz ( period = 18.822 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.281 ns               ;
; N/A                                     ; 53.13 MHz ( period = 18.822 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.281 ns               ;
; N/A                                     ; 53.13 MHz ( period = 18.821 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.280 ns               ;
; N/A                                     ; 53.13 MHz ( period = 18.821 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.280 ns               ;
; N/A                                     ; 53.13 MHz ( period = 18.820 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.279 ns               ;
; N/A                                     ; 53.14 MHz ( period = 18.818 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.277 ns               ;
; N/A                                     ; 53.15 MHz ( period = 18.815 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.274 ns               ;
; N/A                                     ; 53.15 MHz ( period = 18.813 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.272 ns               ;
; N/A                                     ; 53.17 MHz ( period = 18.809 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.268 ns               ;
; N/A                                     ; 53.19 MHz ( period = 18.800 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.259 ns               ;
; N/A                                     ; 53.29 MHz ( period = 18.765 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.224 ns               ;
; N/A                                     ; 53.29 MHz ( period = 18.765 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.224 ns               ;
; N/A                                     ; 53.29 MHz ( period = 18.764 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.223 ns               ;
; N/A                                     ; 53.29 MHz ( period = 18.764 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.223 ns               ;
; N/A                                     ; 53.30 MHz ( period = 18.761 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.220 ns               ;
; N/A                                     ; 53.30 MHz ( period = 18.760 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.219 ns               ;
; N/A                                     ; 53.31 MHz ( period = 18.758 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.217 ns               ;
; N/A                                     ; 53.35 MHz ( period = 18.743 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.202 ns               ;
; N/A                                     ; 53.44 MHz ( period = 18.711 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.170 ns               ;
; N/A                                     ; 53.44 MHz ( period = 18.711 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.170 ns               ;
; N/A                                     ; 53.45 MHz ( period = 18.710 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.169 ns               ;
; N/A                                     ; 53.45 MHz ( period = 18.710 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.169 ns               ;
; N/A                                     ; 53.46 MHz ( period = 18.707 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.166 ns               ;
; N/A                                     ; 53.46 MHz ( period = 18.706 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.165 ns               ;
; N/A                                     ; 53.46 MHz ( period = 18.704 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.163 ns               ;
; N/A                                     ; 53.51 MHz ( period = 18.689 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.148 ns               ;
; N/A                                     ; 53.54 MHz ( period = 18.676 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.135 ns               ;
; N/A                                     ; 53.55 MHz ( period = 18.673 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.132 ns               ;
; N/A                                     ; 53.58 MHz ( period = 18.662 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[17] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.121 ns               ;
; N/A                                     ; 53.58 MHz ( period = 18.662 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[17] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.121 ns               ;
; N/A                                     ; 53.59 MHz ( period = 18.661 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[17] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.120 ns               ;
; N/A                                     ; 53.59 MHz ( period = 18.661 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[17] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.120 ns               ;
; N/A                                     ; 53.59 MHz ( period = 18.659 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[15] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.118 ns               ;
; N/A                                     ; 53.59 MHz ( period = 18.659 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[15] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.118 ns               ;
; N/A                                     ; 53.60 MHz ( period = 18.658 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[15] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.117 ns               ;
; N/A                                     ; 53.60 MHz ( period = 18.658 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[15] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.117 ns               ;
; N/A                                     ; 53.60 MHz ( period = 18.658 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[17] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.117 ns               ;
; N/A                                     ; 53.60 MHz ( period = 18.657 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[17] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.116 ns               ;
; N/A                                     ; 53.60 MHz ( period = 18.655 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[17] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.114 ns               ;
; N/A                                     ; 53.60 MHz ( period = 18.655 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[15] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.114 ns               ;
; N/A                                     ; 53.61 MHz ( period = 18.654 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[15] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.113 ns               ;
; N/A                                     ; 53.61 MHz ( period = 18.652 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[15] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.111 ns               ;
; N/A                                     ; 53.65 MHz ( period = 18.640 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[17] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.099 ns               ;
; N/A                                     ; 53.66 MHz ( period = 18.637 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[15] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.096 ns               ;
; N/A                                     ; 53.69 MHz ( period = 18.625 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[13] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.084 ns               ;
; N/A                                     ; 53.69 MHz ( period = 18.625 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[13] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.084 ns               ;
; N/A                                     ; 53.69 MHz ( period = 18.624 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[13] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.083 ns               ;
; N/A                                     ; 53.69 MHz ( period = 18.624 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[13] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.083 ns               ;
; N/A                                     ; 53.70 MHz ( period = 18.621 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[13] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.080 ns               ;
; N/A                                     ; 53.70 MHz ( period = 18.621 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.080 ns               ;
; N/A                                     ; 53.71 MHz ( period = 18.620 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[13] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.079 ns               ;
; N/A                                     ; 53.71 MHz ( period = 18.618 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[13] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.077 ns               ;
; N/A                                     ; 53.71 MHz ( period = 18.618 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.077 ns               ;
; N/A                                     ; 53.71 MHz ( period = 18.618 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.077 ns               ;
; N/A                                     ; 53.72 MHz ( period = 18.615 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.074 ns               ;
; N/A                                     ; 53.72 MHz ( period = 18.615 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.074 ns               ;
; N/A                                     ; 53.72 MHz ( period = 18.614 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.073 ns               ;
; N/A                                     ; 53.73 MHz ( period = 18.613 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.072 ns               ;
; N/A                                     ; 53.73 MHz ( period = 18.612 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.071 ns               ;
; N/A                                     ; 53.73 MHz ( period = 18.611 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.070 ns               ;
; N/A                                     ; 53.73 MHz ( period = 18.610 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.069 ns               ;
; N/A                                     ; 53.75 MHz ( period = 18.606 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.065 ns               ;
; N/A                                     ; 53.75 MHz ( period = 18.606 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.065 ns               ;
; N/A                                     ; 53.75 MHz ( period = 18.605 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.064 ns               ;
; N/A                                     ; 53.75 MHz ( period = 18.605 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.064 ns               ;
; N/A                                     ; 53.75 MHz ( period = 18.605 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.064 ns               ;
; N/A                                     ; 53.75 MHz ( period = 18.604 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.063 ns               ;
; N/A                                     ; 53.75 MHz ( period = 18.604 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.063 ns               ;
; N/A                                     ; 53.75 MHz ( period = 18.604 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.063 ns               ;
; N/A                                     ; 53.75 MHz ( period = 18.603 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.062 ns               ;
; N/A                                     ; 53.75 MHz ( period = 18.603 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[13] ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.062 ns               ;
; N/A                                     ; 53.76 MHz ( period = 18.601 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.060 ns               ;
; N/A                                     ; 53.76 MHz ( period = 18.600 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.059 ns               ;
; N/A                                     ; 53.76 MHz ( period = 18.600 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.059 ns               ;
; N/A                                     ; 53.77 MHz ( period = 18.599 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.058 ns               ;
; N/A                                     ; 53.77 MHz ( period = 18.599 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]                  ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.058 ns               ;
; N/A                                     ; 53.77 MHz ( period = 18.599 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.058 ns               ;
; N/A                                     ; 53.77 MHz ( period = 18.598 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.057 ns               ;
; N/A                                     ; 53.77 MHz ( period = 18.597 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.056 ns               ;
; N/A                                     ; 53.78 MHz ( period = 18.596 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.055 ns               ;
; N/A                                     ; 53.78 MHz ( period = 18.596 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.055 ns               ;
; N/A                                     ; 53.78 MHz ( period = 18.595 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.054 ns               ;
; N/A                                     ; 53.78 MHz ( period = 18.595 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC6|regout ; clk        ; clk      ; None                        ; None                      ; 18.136 ns               ;
; N/A                                     ; 53.79 MHz ( period = 18.591 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.050 ns               ;
; N/A                                     ; 53.79 MHz ( period = 18.591 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.050 ns               ;
; N/A                                     ; 53.79 MHz ( period = 18.590 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                            ; clk        ; clk      ; None                        ; None                      ; 18.049 ns               ;
; N/A                                     ; 53.80 MHz ( period = 18.588 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.047 ns               ;
; N/A                                     ; 53.82 MHz ( period = 18.580 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC6|regout ; clk        ; clk      ; None                        ; None                      ; 18.121 ns               ;
; N/A                                     ; 53.84 MHz ( period = 18.575 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.034 ns               ;
; N/A                                     ; 53.84 MHz ( period = 18.572 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write                                                                     ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.031 ns               ;
; N/A                                     ; 53.85 MHz ( period = 18.570 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.029 ns               ;
; N/A                                     ; 53.86 MHz ( period = 18.567 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19] ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.026 ns               ;
; N/A                                     ; 53.89 MHz ( period = 18.555 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.014 ns               ;
; N/A                                     ; 53.90 MHz ( period = 18.552 ns )                    ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14] ; dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.011 ns               ;
; N/A                                     ; 53.91 MHz ( period = 18.551 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.010 ns               ;
; N/A                                     ; 53.91 MHz ( period = 18.551 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.010 ns               ;
; N/A                                     ; 53.91 MHz ( period = 18.550 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.009 ns               ;
; N/A                                     ; 53.91 MHz ( period = 18.550 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.009 ns               ;
; N/A                                     ; 53.91 MHz ( period = 18.549 ns )                    ; dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read                                                                      ; dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]~reg_we                                                                                                    ; clk        ; clk      ; None                        ; None                      ; 18.008 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                     ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                          ; To                                                                                                                                                                                                                                                                                                                       ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 15.349 ns  ; enet_Data[3]                  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC3|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 14.178 ns  ; SRAM_Hi_data-SRAM_Lo_data[3]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC3|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 14.066 ns  ; SRAM_Hi_data-SRAM_Lo_data[6]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC22|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 12.935 ns  ; SRAM_Hi_data-SRAM_Lo_data[6]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC6|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 12.810 ns  ; SRAM_Hi_data-SRAM_Lo_data[2]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC18|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 12.460 ns  ; enet_Data[5]                  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC5|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 12.333 ns  ; SRAM_Hi_data-SRAM_Lo_data[22] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC22|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 12.162 ns  ; enet_Data[11]                 ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC11|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 12.085 ns  ; SRAM_Hi_data-SRAM_Lo_data[5]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[5]                                                                               ; clk      ;
; N/A                                     ; None                                                ; 11.986 ns  ; enet_Data[6]                  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC6|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 11.985 ns  ; SRAM_Hi_data-SRAM_Lo_data[2]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC2|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 11.981 ns  ; SRAM_Hi_data-SRAM_Lo_data[4]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC20|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 11.968 ns  ; enet_Data[4]                  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC4|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 11.929 ns  ; SRAM_Hi_data-SRAM_Lo_data[21] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[5]                                                                               ; clk      ;
; N/A                                     ; None                                                ; 11.839 ns  ; SRAM_Hi_data-SRAM_Lo_data[1]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC1|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 11.780 ns  ; SRAM_Hi_data-SRAM_Lo_data[7]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC7|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 11.749 ns  ; SRAM_Hi_data-SRAM_Lo_data[11] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC11|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 11.693 ns  ; enet_Data[2]                  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC2|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 11.622 ns  ; SRAM_Hi_data-SRAM_Lo_data[12] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC12|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 11.607 ns  ; enet_Data[7]                  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC7|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 11.514 ns  ; enet_Data[14]                 ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC14|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 11.507 ns  ; enet_Data[0]                  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC|regout                                                                       ; clk      ;
; N/A                                     ; None                                                ; 11.405 ns  ; SRAM_Hi_data-SRAM_Lo_data[8]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC24|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 11.365 ns  ; SRAM_Hi_data-SRAM_Lo_data[13] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC29|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 11.305 ns  ; SRAM_Hi_data-SRAM_Lo_data[5]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC21|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 11.253 ns  ; enet_Data[12]                 ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC12|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 11.246 ns  ; enet_Data[9]                  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC9|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 11.173 ns  ; SRAM_Hi_data-SRAM_Lo_data[18] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC18|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 11.171 ns  ; SRAM_Hi_data-SRAM_Lo_data[10] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC10|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 11.166 ns  ; SRAM_Hi_data-SRAM_Lo_data[14] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC14|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 11.149 ns  ; enet_Data[13]                 ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC13|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 11.023 ns  ; enet_Data[15]                 ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC15|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 11.022 ns  ; SRAM_Hi_data-SRAM_Lo_data[4]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC4|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 11.007 ns  ; SRAM_Hi_data-SRAM_Lo_data[15] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC15|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 10.889 ns  ; SRAM_Hi_data-SRAM_Lo_data[15] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC31|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 10.858 ns  ; enet_Data[1]                  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC1|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 10.722 ns  ; SRAM_Hi_data-SRAM_Lo_data[0]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC|regout                                                                       ; clk      ;
; N/A                                     ; None                                                ; 10.605 ns  ; SRAM_Hi_data-SRAM_Lo_data[5]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC5|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 10.328 ns  ; SRAM_Hi_data-SRAM_Lo_data[12] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC28|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 10.288 ns  ; SRAM_Hi_data-SRAM_Lo_data[13] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC13|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 10.092 ns  ; SRAM_Hi_data-SRAM_Lo_data[0]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC16|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 10.069 ns  ; enet_Data[10]                 ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC10|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 9.935 ns   ; SRAM_Hi_data-SRAM_Lo_data[17] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC17|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 9.888 ns   ; SRAM_Hi_data-SRAM_Lo_data[9]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC9|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 9.883 ns   ; SRAM_Hi_data-SRAM_Lo_data[3]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC19|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 9.782 ns   ; SRAM_Hi_data-SRAM_Lo_data[31] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC31|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 9.748 ns   ; SRAM_Hi_data-SRAM_Lo_data[1]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC17|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 9.734 ns   ; SRAM_Hi_data-SRAM_Lo_data[24] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC24|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 9.695 ns   ; SRAM_Hi_data-SRAM_Lo_data[16] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC16|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 9.550 ns   ; SRAM_Hi_data-SRAM_Lo_data[7]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC23|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 9.544 ns   ; SRAM_Hi_data-SRAM_Lo_data[8]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC8|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 9.420 ns   ; SRAM_Hi_data-SRAM_Lo_data[20] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC20|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 9.386 ns   ; SRAM_Hi_data-SRAM_Lo_data[28] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC28|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 9.279 ns   ; SRAM_Hi_data-SRAM_Lo_data[4]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[4]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; 9.142 ns   ; SRAM_Hi_data-SRAM_Lo_data[19] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC19|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 9.118 ns   ; SRAM_Hi_data-SRAM_Lo_data[3]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[3]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; 9.111 ns   ; SRAM_Hi_data-SRAM_Lo_data[11] ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[11]                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; 9.011 ns   ; SRAM_Hi_data-SRAM_Lo_data[23] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC23|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 8.979 ns   ; SRAM_Hi_data-SRAM_Lo_data[29] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC29|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 8.914 ns   ; SRAM_Hi_data-SRAM_Lo_data[20] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[4]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; 8.910 ns   ; SRAM_Hi_data-SRAM_Lo_data[2]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[2]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; 8.901 ns   ; SRAM_Hi_data-SRAM_Lo_data[19] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[3]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; 8.874 ns   ; SRAM_Hi_data-SRAM_Lo_data[18] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[2]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; 8.854 ns   ; SRAM_Hi_data-SRAM_Lo_data[21] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC21|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 8.673 ns   ; SRAM_Hi_data-SRAM_Lo_data[5]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[5]  ; clk      ;
; N/A                                     ; None                                                ; 8.669 ns   ; SRAM_Hi_data-SRAM_Lo_data[5]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[5]  ; clk      ;
; N/A                                     ; None                                                ; 8.597 ns   ; SRAM_Hi_data-SRAM_Lo_data[25] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC25|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 8.571 ns   ; SRAM_Hi_data-SRAM_Lo_data[5]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[5]  ; clk      ;
; N/A                                     ; None                                                ; 8.549 ns   ; SRAM_Hi_data-SRAM_Lo_data[14] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[14] ; clk      ;
; N/A                                     ; None                                                ; 8.549 ns   ; SRAM_Hi_data-SRAM_Lo_data[14] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[14] ; clk      ;
; N/A                                     ; None                                                ; 8.517 ns   ; SRAM_Hi_data-SRAM_Lo_data[21] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[5]  ; clk      ;
; N/A                                     ; None                                                ; 8.513 ns   ; SRAM_Hi_data-SRAM_Lo_data[21] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[5]  ; clk      ;
; N/A                                     ; None                                                ; 8.508 ns   ; SRAM_Hi_data-SRAM_Lo_data[30] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[14] ; clk      ;
; N/A                                     ; None                                                ; 8.508 ns   ; SRAM_Hi_data-SRAM_Lo_data[30] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[14] ; clk      ;
; N/A                                     ; None                                                ; 8.507 ns   ; SRAM_Hi_data-SRAM_Lo_data[9]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC25|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 8.502 ns   ; SRAM_Hi_data-SRAM_Lo_data[17] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[1]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; 8.462 ns   ; SRAM_Hi_data-SRAM_Lo_data[12] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[12]                                                                              ; clk      ;
; N/A                                     ; None                                                ; 8.435 ns   ; SRAM_Hi_data-SRAM_Lo_data[1]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[1]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; 8.426 ns   ; SRAM_Hi_data-SRAM_Lo_data[10] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC26|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 8.415 ns   ; SRAM_Hi_data-SRAM_Lo_data[21] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[5]  ; clk      ;
; N/A                                     ; None                                                ; 8.339 ns   ; SRAM_Hi_data-SRAM_Lo_data[14] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC30|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 8.330 ns   ; SRAM_Hi_data-SRAM_Lo_data[11] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC27|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 8.283 ns   ; SRAM_Hi_data-SRAM_Lo_data[10] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[10] ; clk      ;
; N/A                                     ; None                                                ; 8.263 ns   ; SRAM_Hi_data-SRAM_Lo_data[10] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[10]                                                                              ; clk      ;
; N/A                                     ; None                                                ; 8.170 ns   ; SRAM_Hi_data-SRAM_Lo_data[11] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[11]                                                                              ; clk      ;
; N/A                                     ; None                                                ; 8.096 ns   ; SRAM_Hi_data-SRAM_Lo_data[14] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[14]                                                                              ; clk      ;
; N/A                                     ; None                                                ; 8.055 ns   ; SRAM_Hi_data-SRAM_Lo_data[30] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[14]                                                                              ; clk      ;
; N/A                                     ; None                                                ; 8.045 ns   ; SRAM_Hi_data-SRAM_Lo_data[28] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[12]                                                                              ; clk      ;
; N/A                                     ; None                                                ; 7.898 ns   ; SRAM_Hi_data-SRAM_Lo_data[27] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[11]                                                                              ; clk      ;
; N/A                                     ; None                                                ; 7.864 ns   ; SRAM_Hi_data-SRAM_Lo_data[30] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC30|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 7.651 ns   ; SRAM_Hi_data-SRAM_Lo_data[24] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[8]  ; clk      ;
; N/A                                     ; None                                                ; 7.648 ns   ; SRAM_Hi_data-SRAM_Lo_data[26] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC26|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 7.633 ns   ; SRAM_Hi_data-SRAM_Lo_data[11] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[11] ; clk      ;
; N/A                                     ; None                                                ; 7.609 ns   ; SRAM_Hi_data-SRAM_Lo_data[24] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[8]  ; clk      ;
; N/A                                     ; None                                                ; 7.566 ns   ; SRAM_Hi_data-SRAM_Lo_data[23] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[7]                                                                               ; clk      ;
; N/A                                     ; None                                                ; 7.539 ns   ; SRAM_Hi_data-SRAM_Lo_data[26] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[10] ; clk      ;
; N/A                                     ; None                                                ; 7.519 ns   ; SRAM_Hi_data-SRAM_Lo_data[27] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC27|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; 7.519 ns   ; SRAM_Hi_data-SRAM_Lo_data[26] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[10]                                                                              ; clk      ;
; N/A                                     ; None                                                ; 7.513 ns   ; SRAM_Hi_data-SRAM_Lo_data[14] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[14] ; clk      ;
; N/A                                     ; None                                                ; 7.472 ns   ; SRAM_Hi_data-SRAM_Lo_data[30] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[14] ; clk      ;
; N/A                                     ; None                                                ; 7.452 ns   ; SRAM_Hi_data-SRAM_Lo_data[11] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[11] ; clk      ;
; N/A                                     ; None                                                ; 7.437 ns   ; SRAM_Hi_data-SRAM_Lo_data[11] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[11] ; clk      ;
; N/A                                     ; None                                                ; 7.389 ns   ; SRAM_Hi_data-SRAM_Lo_data[15] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[15]                                                                              ; clk      ;
; N/A                                     ; None                                                ; 7.378 ns   ; SRAM_Hi_data-SRAM_Lo_data[8]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[8]  ; clk      ;
; N/A                                     ; None                                                ; 7.361 ns   ; SRAM_Hi_data-SRAM_Lo_data[27] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[11] ; clk      ;
; N/A                                     ; None                                                ; 7.336 ns   ; SRAM_Hi_data-SRAM_Lo_data[8]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[8]  ; clk      ;
; N/A                                     ; None                                                ; 7.324 ns   ; SRAM_Hi_data-SRAM_Lo_data[7]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[7]                                                                               ; clk      ;
; N/A                                     ; None                                                ; 7.248 ns   ; SRAM_Hi_data-SRAM_Lo_data[29] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[13] ; clk      ;
; N/A                                     ; None                                                ; 7.247 ns   ; SRAM_Hi_data-SRAM_Lo_data[29] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[13] ; clk      ;
; N/A                                     ; None                                                ; 7.200 ns   ; SRAM_Hi_data-SRAM_Lo_data[31] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[15]                                                                              ; clk      ;
; N/A                                     ; None                                                ; 7.180 ns   ; SRAM_Hi_data-SRAM_Lo_data[27] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[11] ; clk      ;
; N/A                                     ; None                                                ; 7.165 ns   ; SRAM_Hi_data-SRAM_Lo_data[27] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[11] ; clk      ;
; N/A                                     ; None                                                ; 7.159 ns   ; SRAM_Hi_data-SRAM_Lo_data[0]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[0]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; 7.143 ns   ; SRAM_Hi_data-SRAM_Lo_data[9]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[9]                                                                               ; clk      ;
; N/A                                     ; None                                                ; 7.110 ns   ; SRAM_Hi_data-SRAM_Lo_data[24] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[8]                                                                               ; clk      ;
; N/A                                     ; None                                                ; 6.999 ns   ; SRAM_Hi_data-SRAM_Lo_data[13] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[13] ; clk      ;
; N/A                                     ; None                                                ; 6.998 ns   ; SRAM_Hi_data-SRAM_Lo_data[13] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[13] ; clk      ;
; N/A                                     ; None                                                ; 6.973 ns   ; SRAM_Hi_data-SRAM_Lo_data[25] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[9]                                                                               ; clk      ;
; N/A                                     ; None                                                ; 6.946 ns   ; SRAM_Hi_data-SRAM_Lo_data[6]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[6]                                                                               ; clk      ;
; N/A                                     ; None                                                ; 6.926 ns   ; SRAM_Hi_data-SRAM_Lo_data[29] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[13]                                                                              ; clk      ;
; N/A                                     ; None                                                ; 6.908 ns   ; SRAM_Hi_data-SRAM_Lo_data[2]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[2]  ; clk      ;
; N/A                                     ; None                                                ; 6.872 ns   ; SRAM_Hi_data-SRAM_Lo_data[18] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[2]  ; clk      ;
; N/A                                     ; None                                                ; 6.837 ns   ; SRAM_Hi_data-SRAM_Lo_data[8]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[8]                                                                               ; clk      ;
; N/A                                     ; None                                                ; 6.800 ns   ; SRAM_Hi_data-SRAM_Lo_data[6]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[6]  ; clk      ;
; N/A                                     ; None                                                ; 6.752 ns   ; SRAM_Hi_data-SRAM_Lo_data[10] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[10] ; clk      ;
; N/A                                     ; None                                                ; 6.733 ns   ; SRAM_Hi_data-SRAM_Lo_data[10] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[10] ; clk      ;
; N/A                                     ; None                                                ; 6.716 ns   ; SRAM_Hi_data-SRAM_Lo_data[16] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[0]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; 6.677 ns   ; SRAM_Hi_data-SRAM_Lo_data[13] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[13]                                                                              ; clk      ;
; N/A                                     ; None                                                ; 6.631 ns   ; SRAM_Hi_data-SRAM_Lo_data[22] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[6]                                                                               ; clk      ;
; N/A                                     ; None                                                ; 6.562 ns   ; SRAM_Hi_data-SRAM_Lo_data[9]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[9]  ; clk      ;
; N/A                                     ; None                                                ; 6.557 ns   ; SRAM_Hi_data-SRAM_Lo_data[0]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[0]  ; clk      ;
; N/A                                     ; None                                                ; 6.542 ns   ; SRAM_Hi_data-SRAM_Lo_data[0]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[0]  ; clk      ;
; N/A                                     ; None                                                ; 6.508 ns   ; SRAM_Hi_data-SRAM_Lo_data[24] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[8]  ; clk      ;
; N/A                                     ; None                                                ; 6.485 ns   ; SRAM_Hi_data-SRAM_Lo_data[22] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[6]  ; clk      ;
; N/A                                     ; None                                                ; 6.466 ns   ; SRAM_Hi_data-SRAM_Lo_data[0]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[0]  ; clk      ;
; N/A                                     ; None                                                ; 6.392 ns   ; SRAM_Hi_data-SRAM_Lo_data[25] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[9]  ; clk      ;
; N/A                                     ; None                                                ; 6.252 ns   ; SRAM_Hi_data-SRAM_Lo_data[6]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[6]  ; clk      ;
; N/A                                     ; None                                                ; 6.251 ns   ; SRAM_Hi_data-SRAM_Lo_data[6]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[6]  ; clk      ;
; N/A                                     ; None                                                ; 6.235 ns   ; SRAM_Hi_data-SRAM_Lo_data[8]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[8]  ; clk      ;
; N/A                                     ; None                                                ; 6.134 ns   ; SRAM_Hi_data-SRAM_Lo_data[3]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[3]  ; clk      ;
; N/A                                     ; None                                                ; 6.114 ns   ; SRAM_Hi_data-SRAM_Lo_data[16] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[0]  ; clk      ;
; N/A                                     ; None                                                ; 6.099 ns   ; SRAM_Hi_data-SRAM_Lo_data[16] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[0]  ; clk      ;
; N/A                                     ; None                                                ; 6.023 ns   ; SRAM_Hi_data-SRAM_Lo_data[16] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[0]  ; clk      ;
; N/A                                     ; None                                                ; 6.008 ns   ; SRAM_Hi_data-SRAM_Lo_data[26] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[10] ; clk      ;
; N/A                                     ; None                                                ; 5.994 ns   ; enet_Data[8]                  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC8|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; 5.989 ns   ; SRAM_Hi_data-SRAM_Lo_data[26] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[10] ; clk      ;
; N/A                                     ; None                                                ; 5.937 ns   ; SRAM_Hi_data-SRAM_Lo_data[22] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[6]  ; clk      ;
; N/A                                     ; None                                                ; 5.936 ns   ; SRAM_Hi_data-SRAM_Lo_data[22] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[6]  ; clk      ;
; N/A                                     ; None                                                ; 5.917 ns   ; SRAM_Hi_data-SRAM_Lo_data[19] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[3]  ; clk      ;
; N/A                                     ; None                                                ; 5.880 ns   ; SRAM_Hi_data-SRAM_Lo_data[4]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[4]  ; clk      ;
; N/A                                     ; None                                                ; 5.880 ns   ; SRAM_Hi_data-SRAM_Lo_data[4]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[4]  ; clk      ;
; N/A                                     ; None                                                ; 5.880 ns   ; SRAM_Hi_data-SRAM_Lo_data[4]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[4]  ; clk      ;
; N/A                                     ; None                                                ; 5.869 ns   ; SRAM_Hi_data-SRAM_Lo_data[9]  ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[9]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 5.788 ns   ; SRAM_Hi_data-SRAM_Lo_data[23] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[7]  ; clk      ;
; N/A                                     ; None                                                ; 5.788 ns   ; SRAM_Hi_data-SRAM_Lo_data[23] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[7]  ; clk      ;
; N/A                                     ; None                                                ; 5.771 ns   ; SRAM_Hi_data-SRAM_Lo_data[12] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[12] ; clk      ;
; N/A                                     ; None                                                ; 5.771 ns   ; SRAM_Hi_data-SRAM_Lo_data[12] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[12] ; clk      ;
; N/A                                     ; None                                                ; 5.758 ns   ; SRAM_Hi_data-SRAM_Lo_data[12] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[12] ; clk      ;
; N/A                                     ; None                                                ; 5.747 ns   ; SRAM_Hi_data-SRAM_Lo_data[23] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[7]  ; clk      ;
; N/A                                     ; None                                                ; 5.731 ns   ; SRAM_Hi_data-SRAM_Lo_data[3]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[3]  ; clk      ;
; N/A                                     ; None                                                ; 5.731 ns   ; SRAM_Hi_data-SRAM_Lo_data[3]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[3]  ; clk      ;
; N/A                                     ; None                                                ; 5.717 ns   ; SRAM_Hi_data-SRAM_Lo_data[15] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[15] ; clk      ;
; N/A                                     ; None                                                ; 5.717 ns   ; SRAM_Hi_data-SRAM_Lo_data[15] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[15] ; clk      ;
; N/A                                     ; None                                                ; 5.687 ns   ; SRAM_Hi_data-SRAM_Lo_data[2]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[2]  ; clk      ;
; N/A                                     ; None                                                ; 5.687 ns   ; SRAM_Hi_data-SRAM_Lo_data[2]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[2]  ; clk      ;
; N/A                                     ; None                                                ; 5.669 ns   ; SRAM_Hi_data-SRAM_Lo_data[15] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[15] ; clk      ;
; N/A                                     ; None                                                ; 5.651 ns   ; SRAM_Hi_data-SRAM_Lo_data[18] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[2]  ; clk      ;
; N/A                                     ; None                                                ; 5.651 ns   ; SRAM_Hi_data-SRAM_Lo_data[18] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[2]  ; clk      ;
; N/A                                     ; None                                                ; 5.599 ns   ; cycle_start_input_300         ; prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|TMPAA                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; 5.578 ns   ; SRAM_Hi_data-SRAM_Lo_data[17] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[1]  ; clk      ;
; N/A                                     ; None                                                ; 5.560 ns   ; SRAM_Hi_data-SRAM_Lo_data[9]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[9]  ; clk      ;
; N/A                                     ; None                                                ; 5.560 ns   ; SRAM_Hi_data-SRAM_Lo_data[9]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[9]  ; clk      ;
; N/A                                     ; None                                                ; 5.546 ns   ; SRAM_Hi_data-SRAM_Lo_data[7]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[7]  ; clk      ;
; N/A                                     ; None                                                ; 5.546 ns   ; SRAM_Hi_data-SRAM_Lo_data[7]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[7]  ; clk      ;
; N/A                                     ; None                                                ; 5.528 ns   ; SRAM_Hi_data-SRAM_Lo_data[31] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[15] ; clk      ;
; N/A                                     ; None                                                ; 5.528 ns   ; SRAM_Hi_data-SRAM_Lo_data[31] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[15] ; clk      ;
; N/A                                     ; None                                                ; 5.515 ns   ; SRAM_Hi_data-SRAM_Lo_data[20] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[4]  ; clk      ;
; N/A                                     ; None                                                ; 5.515 ns   ; SRAM_Hi_data-SRAM_Lo_data[20] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[4]  ; clk      ;
; N/A                                     ; None                                                ; 5.515 ns   ; SRAM_Hi_data-SRAM_Lo_data[20] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[4]  ; clk      ;
; N/A                                     ; None                                                ; 5.514 ns   ; SRAM_Hi_data-SRAM_Lo_data[19] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[3]  ; clk      ;
; N/A                                     ; None                                                ; 5.514 ns   ; SRAM_Hi_data-SRAM_Lo_data[19] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[3]  ; clk      ;
; N/A                                     ; None                                                ; 5.511 ns   ; SRAM_Hi_data-SRAM_Lo_data[1]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[1]  ; clk      ;
; N/A                                     ; None                                                ; 5.505 ns   ; SRAM_Hi_data-SRAM_Lo_data[7]  ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[7]  ; clk      ;
; N/A                                     ; None                                                ; 5.501 ns   ; SRAM_Hi_data-SRAM_Lo_data[4]  ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[4]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 5.480 ns   ; SRAM_Hi_data-SRAM_Lo_data[31] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[15] ; clk      ;
; N/A                                     ; None                                                ; 5.455 ns   ; SRAM_Hi_data-SRAM_Lo_data[6]  ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[6]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 5.390 ns   ; SRAM_Hi_data-SRAM_Lo_data[25] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[9]  ; clk      ;
; N/A                                     ; None                                                ; 5.390 ns   ; SRAM_Hi_data-SRAM_Lo_data[25] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[9]  ; clk      ;
; N/A                                     ; None                                                ; 5.357 ns   ; SRAM_Hi_data-SRAM_Lo_data[29] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[13] ; clk      ;
; N/A                                     ; None                                                ; 5.354 ns   ; SRAM_Hi_data-SRAM_Lo_data[28] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[12] ; clk      ;
; N/A                                     ; None                                                ; 5.354 ns   ; SRAM_Hi_data-SRAM_Lo_data[28] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[12] ; clk      ;
; N/A                                     ; None                                                ; 5.341 ns   ; SRAM_Hi_data-SRAM_Lo_data[28] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[12] ; clk      ;
; N/A                                     ; None                                                ; 5.328 ns   ; opto_io_data[1]               ; dual_processor:inst|opto_data:the_opto_data|readdata[1]                                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; 5.229 ns   ; opto_io_data[0]               ; dual_processor:inst|opto_data:the_opto_data|readdata[0]                                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; 5.222 ns   ; SRAM_Hi_data-SRAM_Lo_data[5]  ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[5]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; 5.198 ns   ; SRAM_Hi_data-SRAM_Lo_data[15] ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[15]                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; 5.179 ns   ; opto_io_data[13]              ; dual_processor:inst|opto_data:the_opto_data|readdata[13]                                                                                                                                                                                                                                                                 ; clk      ;
; N/A                                     ; None                                                ; 5.175 ns   ; SRAM_Hi_data-SRAM_Lo_data[17] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[1]  ; clk      ;
; N/A                                     ; None                                                ; 5.175 ns   ; SRAM_Hi_data-SRAM_Lo_data[17] ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[1]  ; clk      ;
; N/A                                     ; None                                                ; 5.160 ns   ; SRAM_Hi_data-SRAM_Lo_data[0]  ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[0]                                                                                                                                                                                                                   ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                               ;                                                                                                                                                                                                                                                                                                                          ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                  ; To                            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------+------------+
; N/A                                     ; None                                                ; 17.129 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[7]                                                         ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 17.101 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[7]                                                         ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 17.016 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[7]                                                         ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 16.502 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[19]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 16.474 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[19]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 16.389 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[19]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 16.365 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[6]                                                         ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 16.363 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[14]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 16.337 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[5]                                                         ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 16.337 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[6]                                                         ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 16.335 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[14]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 16.309 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[5]                                                         ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 16.252 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[6]                                                         ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 16.250 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[14]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 16.224 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[5]                                                         ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 16.144 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[11]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 16.116 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[11]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 16.073 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[1]                                                         ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 16.055 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[3]                                                         ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 16.045 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[1]                                                         ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 16.031 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[11]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 16.027 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[3]                                                         ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.990 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[2]                                                         ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.962 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[2]                                                         ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.960 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[1]                                                         ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.942 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[3]                                                         ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.937 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[13]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.909 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[13]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.889 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[4]                                                         ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.877 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[2]                                                         ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.861 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[4]                                                         ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.835 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[23]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.824 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[13]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.810 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[21]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.807 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[23]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.782 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[21]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.776 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[4]                                                         ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.770 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[16]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.766 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[18]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.752 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[22]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.742 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[16]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.738 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[18]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.724 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[22]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.722 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[23]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.697 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[21]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.657 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[16]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.653 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[18]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.639 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[22]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.638 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[9]                                                         ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.610 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[9]                                                         ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.576 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[0]                                                         ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.557 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[15]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.548 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[0]                                                         ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.529 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[15]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.525 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[9]                                                         ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.481 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[12]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.463 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[0]                                                         ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.453 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[12]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.444 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[15]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.368 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[12]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.338 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[20]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.310 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[20]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.301 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[17]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.273 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[17]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.265 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[10]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.237 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[10]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.225 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[20]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.188 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[17]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.182 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[8]                                                         ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 15.154 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[8]                                                         ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 15.152 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[10]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 15.069 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[8]                                                         ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 14.771 ns  ; dual_processor:inst|adc_spi:the_adc_spi|transmitting                                                                  ; SSn_adc_spi                   ; clk        ;
; N/A                                     ; None                                                ; 14.638 ns  ; dual_processor:inst|adc_spi:the_adc_spi|SSO_reg                                                                       ; SSn_adc_spi                   ; clk        ;
; N/A                                     ; None                                                ; 14.292 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[24]                                                        ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 14.264 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[24]                                                        ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 14.179 ns  ; dual_processor:inst|watchdog:the_watchdog|internal_counter[24]                                                        ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 14.146 ns  ; dual_processor:inst|watchdog:the_watchdog|delayed_unxcounter_is_zeroxx0                                               ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 14.118 ns  ; dual_processor:inst|watchdog:the_watchdog|delayed_unxcounter_is_zeroxx0                                               ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 14.033 ns  ; dual_processor:inst|watchdog:the_watchdog|delayed_unxcounter_is_zeroxx0                                               ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 13.776 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[13]                                                              ; opto_io_data[13]              ; clk        ;
; N/A                                     ; None                                                ; 13.756 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[12]                                                              ; opto_io_data[12]              ; clk        ;
; N/A                                     ; None                                                ; 13.712 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[1]                                                               ; opto_io_data[1]               ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[23] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[7]  ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[24] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[8]  ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[25] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[27] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[11] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[28] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[26] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[10] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[29] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[6]  ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[5]  ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[21] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[16] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[22] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[18] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[17] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[20] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[19] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[9]  ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[12] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[13] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[14] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[15] ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[2]  ; clk        ;
; N/A                                     ; None                                                ; 13.202 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[0]  ; clk        ;
; N/A                                     ; None                                                ; 13.036 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[8]                                                               ; opto_io_data[8]               ; clk        ;
; N/A                                     ; None                                                ; 12.478 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[14]                                                              ; opto_io_data[14]              ; clk        ;
; N/A                                     ; None                                                ; 12.469 ns  ; dual_processor:inst|opto_control:the_opto_control|data_out[2]                                                         ; rd_n_cont_digital_inputs      ; clk        ;
; N/A                                     ; None                                                ; 12.424 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[10]                                                              ; opto_io_data[10]              ; clk        ;
; N/A                                     ; None                                                ; 12.344 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[15]                                                              ; opto_io_data[15]              ; clk        ;
; N/A                                     ; None                                                ; 12.276 ns  ; dual_processor:inst|opto_data:the_opto_data|data_out[15]                                                              ; opto_io_data[15]              ; clk        ;
; N/A                                     ; None                                                ; 12.273 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[2]                                                               ; opto_io_data[2]               ; clk        ;
; N/A                                     ; None                                                ; 12.262 ns  ; dual_processor:inst|opto_data:the_opto_data|data_out[14]                                                              ; opto_io_data[14]              ; clk        ;
; N/A                                     ; None                                                ; 12.176 ns  ; dual_processor:inst|dac_spi:the_dac_spi|transmitting                                                                  ; SSn_dac_spi[1]                ; clk        ;
; N/A                                     ; None                                                ; 12.145 ns  ; dual_processor:inst|adc_spi:the_adc_spi|delayCounter[1]                                                               ; SSn_adc_spi                   ; clk        ;
; N/A                                     ; None                                                ; 11.995 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[30] ; clk        ;
; N/A                                     ; None                                                ; 11.995 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle              ; SRAM_Hi_data-SRAM_Lo_data[31] ; clk        ;
; N/A                                     ; None                                                ; 11.733 ns  ; dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[1]                                                       ; SSn_dac_spi[1]                ; clk        ;
; N/A                                     ; None                                                ; 11.458 ns  ; dual_processor:inst|dac_spi:the_dac_spi|stateZero                                                                     ; SSn_dac_spi[1]                ; clk        ;
; N/A                                     ; None                                                ; 11.444 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[6]                                                               ; opto_io_data[6]               ; clk        ;
; N/A                                     ; None                                                ; 11.440 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[5]                                                               ; opto_io_data[5]               ; clk        ;
; N/A                                     ; None                                                ; 11.420 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[9]                                                               ; opto_io_data[9]               ; clk        ;
; N/A                                     ; None                                                ; 11.406 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[3]                                                               ; opto_io_data[3]               ; clk        ;
; N/A                                     ; None                                                ; 11.391 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[7]                                                               ; opto_io_data[7]               ; clk        ;
; N/A                                     ; None                                                ; 11.363 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[4]                                                               ; opto_io_data[4]               ; clk        ;
; N/A                                     ; None                                                ; 11.361 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[11]                                                              ; opto_io_data[11]              ; clk        ;
; N/A                                     ; None                                                ; 11.355 ns  ; dual_processor:inst|opto_data:the_opto_data|data_dir[0]                                                               ; opto_io_data[0]               ; clk        ;
; N/A                                     ; None                                                ; 11.290 ns  ; dual_processor:inst|opto_data:the_opto_data|data_out[9]                                                               ; opto_io_data[9]               ; clk        ;
; N/A                                     ; None                                                ; 11.190 ns  ; dual_processor:inst|adc_spi:the_adc_spi|delayCounter[0]                                                               ; SSn_adc_spi                   ; clk        ;
; N/A                                     ; None                                                ; 11.170 ns  ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[8]                  ; clk        ;
; N/A                                     ; None                                                ; 11.155 ns  ; dual_processor:inst|opto_control:the_opto_control|data_out[3]                                                         ; wr_cont_digital_outputs       ; clk        ;
; N/A                                     ; None                                                ; 11.105 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[4]  ; SRAM_Hi_data-SRAM_Lo_data[4]  ; clk        ;
; N/A                                     ; None                                                ; 11.082 ns  ; dual_processor:inst|opto_control:the_opto_control|data_out[0]                                                         ; rd_n_mon_digital_inputs       ; clk        ;
; N/A                                     ; None                                                ; 11.071 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[20] ; SRAM_Hi_data-SRAM_Lo_data[20] ; clk        ;
; N/A                                     ; None                                                ; 11.022 ns  ; dual_processor:inst|opto_control:the_opto_control|data_out[1]                                                         ; wr_mon_digital_outputs        ; clk        ;
; N/A                                     ; None                                                ; 11.015 ns  ; dual_processor:inst|dac_spi:the_dac_spi|SSO_reg                                                                       ; SSn_dac_spi[1]                ; clk        ;
; N/A                                     ; None                                                ; 10.982 ns  ; dual_processor:inst|misc_outs:the_misc_outs|data_out[5]                                                               ; watchdog_relay_n              ; clk        ;
; N/A                                     ; None                                                ; 10.954 ns  ; dual_processor:inst|misc_outs:the_misc_outs|data_out[5]                                                               ; watchdog_OK_n                 ; clk        ;
; N/A                                     ; None                                                ; 10.936 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[27] ; SRAM_Hi_data-SRAM_Lo_data[27] ; clk        ;
; N/A                                     ; None                                                ; 10.895 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[3]  ; SRAM_Hi_data-SRAM_Lo_data[3]  ; clk        ;
; N/A                                     ; None                                                ; 10.869 ns  ; dual_processor:inst|misc_outs:the_misc_outs|data_out[5]                                                               ; watchdog_fault_n              ; clk        ;
; N/A                                     ; None                                                ; 10.605 ns  ; prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|TMPBB                                                 ; ch_b2_LED                     ; clk        ;
; N/A                                     ; None                                                ; 10.481 ns  ; dual_processor:inst|dac_spi:the_dac_spi|transmitting                                                                  ; SSn_dac_spi[3]                ; clk        ;
; N/A                                     ; None                                                ; 10.209 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[29] ; SRAM_Hi_data-SRAM_Lo_data[29] ; clk        ;
; N/A                                     ; None                                                ; 10.183 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[23] ; SRAM_Hi_data-SRAM_Lo_data[23] ; clk        ;
; N/A                                     ; None                                                ; 10.145 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[25] ; SRAM_Hi_data-SRAM_Lo_data[25] ; clk        ;
; N/A                                     ; None                                                ; 10.143 ns  ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[7]                  ; clk        ;
; N/A                                     ; None                                                ; 10.143 ns  ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[3]                  ; clk        ;
; N/A                                     ; None                                                ; 10.143 ns  ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[1]                  ; clk        ;
; N/A                                     ; None                                                ; 10.143 ns  ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[6]                  ; clk        ;
; N/A                                     ; None                                                ; 10.143 ns  ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[5]                  ; clk        ;
; N/A                                     ; None                                                ; 10.143 ns  ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[4]                  ; clk        ;
; N/A                                     ; None                                                ; 10.143 ns  ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[2]                  ; clk        ;
; N/A                                     ; None                                                ; 10.143 ns  ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[0]                  ; clk        ;
; N/A                                     ; None                                                ; 10.121 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[28] ; SRAM_Hi_data-SRAM_Lo_data[28] ; clk        ;
; N/A                                     ; None                                                ; 10.069 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[19] ; SRAM_Hi_data-SRAM_Lo_data[19] ; clk        ;
; N/A                                     ; None                                                ; 10.058 ns  ; dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[3]                                                       ; SSn_dac_spi[3]                ; clk        ;
; N/A                                     ; None                                                ; 10.051 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[1]  ; SRAM_Hi_data-SRAM_Lo_data[1]  ; clk        ;
; N/A                                     ; None                                                ; 10.031 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[18] ; SRAM_Hi_data-SRAM_Lo_data[18] ; clk        ;
; N/A                                     ; None                                                ; 10.020 ns  ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[17] ; SRAM_Hi_data-SRAM_Lo_data[17] ; clk        ;
; N/A                                     ; None                                                ; 10.012 ns  ; prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|TMPBB                                                 ; ch_b3_LED                     ; clk        ;
; N/A                                     ; None                                                ; 10.005 ns  ; dual_processor:inst|opto_data:the_opto_data|data_out[6]                                                               ; opto_io_data[6]               ; clk        ;
; N/A                                     ; None                                                ; 9.982 ns   ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[14] ; SRAM_Hi_data-SRAM_Lo_data[14] ; clk        ;
; N/A                                     ; None                                                ; 9.902 ns   ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[16] ; SRAM_Hi_data-SRAM_Lo_data[16] ; clk        ;
; N/A                                     ; None                                                ; 9.880 ns   ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[24] ; SRAM_Hi_data-SRAM_Lo_data[24] ; clk        ;
; N/A                                     ; None                                                ; 9.857 ns   ; dual_processor:inst|opto_data:the_opto_data|data_out[8]                                                               ; opto_io_data[8]               ; clk        ;
; N/A                                     ; None                                                ; 9.856 ns   ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[12] ; SRAM_Hi_data-SRAM_Lo_data[12] ; clk        ;
; N/A                                     ; None                                                ; 9.838 ns   ; dual_processor:inst|sel_ana17_24:the_sel_ana17_24|data_out[0]                                                         ; cntl_ana_addr0                ; clk        ;
; N/A                                     ; None                                                ; 9.820 ns   ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[15] ; SRAM_Hi_data-SRAM_Lo_data[15] ; clk        ;
; N/A                                     ; None                                                ; 9.816 ns   ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[8]  ; SRAM_Hi_data-SRAM_Lo_data[8]  ; clk        ;
; N/A                                     ; None                                                ; 9.812 ns   ; dual_processor:inst|dac_spi:the_dac_spi|stateZero                                                                     ; SSn_dac_spi[3]                ; clk        ;
; N/A                                     ; None                                                ; 9.781 ns   ; prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|TMPAA                                                 ; ch_a4_LED                     ; clk        ;
; N/A                                     ; None                                                ; 9.781 ns   ; dual_processor:inst|sel_ana17_24:the_sel_ana17_24|data_out[2]                                                         ; cntl_ana_addr2                ; clk        ;
; N/A                                     ; None                                                ; 9.759 ns   ; dual_processor:inst|opto_data:the_opto_data|data_out[1]                                                               ; opto_io_data[1]               ; clk        ;
; N/A                                     ; None                                                ; 9.736 ns   ; dual_processor:inst|opto_data:the_opto_data|data_out[0]                                                               ; opto_io_data[0]               ; clk        ;
; N/A                                     ; None                                                ; 9.736 ns   ; dual_processor:inst|opto_data:the_opto_data|data_out[2]                                                               ; opto_io_data[2]               ; clk        ;
; N/A                                     ; None                                                ; 9.703 ns   ; dual_processor:inst|opto_data:the_opto_data|data_out[11]                                                              ; opto_io_data[11]              ; clk        ;
; N/A                                     ; None                                                ; 9.700 ns   ; dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[31] ; SRAM_Hi_data-SRAM_Lo_data[31] ; clk        ;
; N/A                                     ; None                                                ; 9.695 ns   ; prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|TMPBB                                                 ; ch_b4_LED                     ; clk        ;
; N/A                                     ; None                                                ; 9.693 ns   ; dual_processor:inst|opto_data:the_opto_data|data_out[12]                                                              ; opto_io_data[12]              ; clk        ;
; N/A                                     ; None                                                ; 9.689 ns   ; dual_processor:inst|opto_data:the_opto_data|data_out[10]                                                              ; opto_io_data[10]              ; clk        ;
; N/A                                     ; None                                                ; 9.682 ns   ; dual_processor:inst|opto_data:the_opto_data|data_out[13]                                                              ; opto_io_data[13]              ; clk        ;
; N/A                                     ; None                                                ; 9.659 ns   ; dual_processor:inst|dac_spi:the_dac_spi|transmitting                                                                  ; SSn_dac_spi[2]                ; clk        ;
; N/A                                     ; None                                                ; 9.560 ns   ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[9]                  ; clk        ;
; N/A                                     ; None                                                ; 9.560 ns   ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[10]                 ; clk        ;
; N/A                                     ; None                                                ; 9.560 ns   ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[11]                 ; clk        ;
; N/A                                     ; None                                                ; 9.560 ns   ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[12]                 ; clk        ;
; N/A                                     ; None                                                ; 9.560 ns   ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[13]                 ; clk        ;
; N/A                                     ; None                                                ; 9.560 ns   ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[14]                 ; clk        ;
; N/A                                     ; None                                                ; 9.560 ns   ; dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle          ; enet_Data[15]                 ; clk        ;
; N/A                                     ; None                                                ; 9.557 ns   ; dual_processor:inst|sel_ana17_24:the_sel_ana17_24|data_out[3]                                                         ; sel_cntl_ana_channels         ; clk        ;
; N/A                                     ; None                                                ; 9.508 ns   ; dual_processor:inst|misc_outs:the_misc_outs|data_out[1]                                                               ; watchdog_relay_n              ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                       ;                               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------+------------+


+---------------------------------------------------------------------------+
; tpd                                                                       ;
+-------+-------------------+-----------------+------------------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From             ; To       ;
+-------+-------------------+-----------------+------------------+----------+
; N/A   ; None              ; 5.139 ns        ; RESET_SWITCH_out ; enet_RST ;
+-------+-------------------+-----------------+------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                                               ; To                                                                                                                                                                                                                                                                                                                       ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 1.911 ns  ; MISO_adc_spi                                       ; inst16                                                                                                                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -1.880 ns ; opto_io_data[11]                                   ; dual_processor:inst|opto_data:the_opto_data|readdata[11]                                                                                                                                                                                                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -2.174 ns ; opto_io_data[12]                                   ; dual_processor:inst|opto_data:the_opto_data|readdata[12]                                                                                                                                                                                                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -2.289 ns ; opto_io_data[6]                                    ; dual_processor:inst|opto_data:the_opto_data|readdata[6]                                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -2.376 ns ; opto_io_data[7]                                    ; dual_processor:inst|opto_data:the_opto_data|readdata[7]                                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -2.483 ns ; opto_io_data[9]                                    ; dual_processor:inst|opto_data:the_opto_data|readdata[9]                                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -2.493 ns ; opto_io_data[4]                                    ; dual_processor:inst|opto_data:the_opto_data|readdata[4]                                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -2.523 ns ; opto_io_data[3]                                    ; dual_processor:inst|opto_data:the_opto_data|readdata[3]                                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -2.542 ns ; opto_io_data[5]                                    ; dual_processor:inst|opto_data:the_opto_data|readdata[5]                                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -2.803 ns ; SRAM_Hi_data-SRAM_Lo_data[6]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[6]  ; clk      ;
; N/A                                     ; None                                                ; -2.813 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[8]  ; dual_processor:inst|button_pio:the_button_pio|readdata[8]                                                                                                                                                                                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -2.857 ns ; ch3B_aux_input_303                                 ; prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|TMPBB                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.025 ns ; ch4A_aux_input_304                                 ; prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|TMPAA                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.074 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[1]  ; dual_processor:inst|button_pio:the_button_pio|readdata[1]                                                                                                                                                                                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.102 ns ; opto_io_data[10]                                   ; dual_processor:inst|opto_data:the_opto_data|readdata[10]                                                                                                                                                                                                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.155 ns ; ch_b1_in                                           ; div_by_5:inst5|TMPBB                                                                                                                                                                                                                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -3.166 ns ; MISO_dac_spi                                       ; dual_processor:inst|dac_spi:the_dac_spi|MISO_reg                                                                                                                                                                                                                                                                         ; clk      ;
; N/A                                     ; None                                                ; -3.168 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[3]  ; dual_processor:inst|misc_ins:the_misc_ins|readdata[4]                                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.172 ns ; SRAM_Hi_data-SRAM_Lo_data[3]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[3]  ; clk      ;
; N/A                                     ; None                                                ; -3.182 ns ; SRAM_Hi_data-SRAM_Lo_data[11]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[11] ; clk      ;
; N/A                                     ; None                                                ; -3.198 ns ; SRAM_Hi_data-SRAM_Lo_data[9]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[9]  ; clk      ;
; N/A                                     ; None                                                ; -3.223 ns ; SRAM_Hi_data-SRAM_Lo_data[10]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[10] ; clk      ;
; N/A                                     ; None                                                ; -3.237 ns ; opto_io_data[2]                                    ; dual_processor:inst|opto_data:the_opto_data|readdata[2]                                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.245 ns ; ch_a1_in                                           ; div_by_5:inst5|TMPAA                                                                                                                                                                                                                                                                                                     ; clk      ;
; N/A                                     ; None                                                ; -3.252 ns ; SRAM_Hi_data-SRAM_Lo_data[10]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[10] ; clk      ;
; N/A                                     ; None                                                ; -3.280 ns ; SRAM_Hi_data-SRAM_Lo_data[14]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[14] ; clk      ;
; N/A                                     ; None                                                ; -3.281 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[0]  ; dual_processor:inst|misc_ins:the_misc_ins|readdata[0]                                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.283 ns ; opto_io_data[14]                                   ; dual_processor:inst|opto_data:the_opto_data|readdata[14]                                                                                                                                                                                                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.296 ns ; SRAM_Hi_data-SRAM_Lo_data[5]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[5]  ; clk      ;
; N/A                                     ; None                                                ; -3.300 ns ; SRAM_Hi_data-SRAM_Lo_data[5]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[5]  ; clk      ;
; N/A                                     ; None                                                ; -3.312 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[5]  ; dual_processor:inst|button_pio:the_button_pio|readdata[5]                                                                                                                                                                                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.330 ns ; ch_a2_in                                           ; prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|TMPAA                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.342 ns ; SRAM_Hi_data-SRAM_Lo_data[11]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[11] ; clk      ;
; N/A                                     ; None                                                ; -3.354 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[10] ; dual_processor:inst|button_pio:the_button_pio|readdata[10]                                                                                                                                                                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -3.357 ns ; SRAM_Hi_data-SRAM_Lo_data[11]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[11] ; clk      ;
; N/A                                     ; None                                                ; -3.361 ns ; SRAM_Hi_data-SRAM_Lo_data[0]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[0]  ; clk      ;
; N/A                                     ; None                                                ; -3.366 ns ; opto_io_data[15]                                   ; dual_processor:inst|opto_data:the_opto_data|readdata[15]                                                                                                                                                                                                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -3.379 ns ; SRAM_Hi_data-SRAM_Lo_data[13]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[13] ; clk      ;
; N/A                                     ; None                                                ; -3.379 ns ; SRAM_Hi_data-SRAM_Lo_data[0]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[0]  ; clk      ;
; N/A                                     ; None                                                ; -3.381 ns ; SRAM_Hi_data-SRAM_Lo_data[5]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[5]  ; clk      ;
; N/A                                     ; None                                                ; -3.382 ns ; SRAM_Hi_data-SRAM_Lo_data[0]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[0]  ; clk      ;
; N/A                                     ; None                                                ; -3.402 ns ; SRAM_Hi_data-SRAM_Lo_data[7]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[7]  ; clk      ;
; N/A                                     ; None                                                ; -3.411 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[6]  ; dual_processor:inst|button_pio:the_button_pio|readdata[6]                                                                                                                                                                                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.422 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[7]  ; dual_processor:inst|button_pio:the_button_pio|readdata[7]                                                                                                                                                                                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.423 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[2]  ; dual_processor:inst|button_pio:the_button_pio|readdata[2]                                                                                                                                                                                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.424 ns ; SRAM_Hi_data-SRAM_Lo_data[8]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[8]  ; clk      ;
; N/A                                     ; None                                                ; -3.426 ns ; SRAM_Hi_data-SRAM_Lo_data[10]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[10] ; clk      ;
; N/A                                     ; None                                                ; -3.429 ns ; SRAM_Hi_data-SRAM_Lo_data[1]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[1]  ; clk      ;
; N/A                                     ; None                                                ; -3.432 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[11] ; dual_processor:inst|button_pio:the_button_pio|readdata[11]                                                                                                                                                                                                                                                               ; clk      ;
; N/A                                     ; None                                                ; -3.433 ns ; SRAM_Hi_data-SRAM_Lo_data[7]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[7]  ; clk      ;
; N/A                                     ; None                                                ; -3.466 ns ; SRAM_Hi_data-SRAM_Lo_data[7]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[7]  ; clk      ;
; N/A                                     ; None                                                ; -3.467 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[3]  ; dual_processor:inst|button_pio:the_button_pio|readdata[3]                                                                                                                                                                                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.477 ns ; SRAM_Hi_data-SRAM_Lo_data[9]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[9]  ; clk      ;
; N/A                                     ; None                                                ; -3.480 ns ; SRAM_Hi_data-SRAM_Lo_data[2]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[2]  ; clk      ;
; N/A                                     ; None                                                ; -3.491 ns ; SRAM_Hi_data-SRAM_Lo_data[6]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[6]  ; clk      ;
; N/A                                     ; None                                                ; -3.492 ns ; SRAM_Hi_data-SRAM_Lo_data[6]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[6]  ; clk      ;
; N/A                                     ; None                                                ; -3.493 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[11] ; dual_processor:inst|misc_ins:the_misc_ins|readdata[1]                                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.494 ns ; master_enbl_input_301                              ; prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|TMPBB                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.495 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[2]  ; dual_processor:inst|misc_ins:the_misc_ins|readdata[3]                                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.506 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[1]  ; dual_processor:inst|misc_ins:the_misc_ins|readdata[2]                                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -3.508 ns ; SRAM_Hi_data-SRAM_Lo_data[9]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[9]  ; clk      ;
; N/A                                     ; None                                                ; -3.516 ns ; SRAM_Hi_data-SRAM_Lo_data[13]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[13] ; clk      ;
; N/A                                     ; None                                                ; -3.518 ns ; SRAM_Hi_data-SRAM_Lo_data[13]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[13] ; clk      ;
; N/A                                     ; None                                                ; -3.539 ns ; SRAM_Hi_data-SRAM_Lo_data[14]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[14] ; clk      ;
; N/A                                     ; None                                                ; -3.539 ns ; SRAM_Hi_data-SRAM_Lo_data[14]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[14] ; clk      ;
; N/A                                     ; None                                                ; -3.558 ns ; SRAM_Hi_data-SRAM_Lo_data[2]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[2]  ; clk      ;
; N/A                                     ; None                                                ; -3.566 ns ; SRAM_Hi_data-SRAM_Lo_data[2]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[2]  ; clk      ;
; N/A                                     ; None                                                ; -3.590 ns ; SRAM_Hi_data-SRAM_Lo_data[15]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[15] ; clk      ;
; N/A                                     ; None                                                ; -3.591 ns ; SRAM_Hi_data-SRAM_Lo_data[15]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[15] ; clk      ;
; N/A                                     ; None                                                ; -3.592 ns ; SRAM_Hi_data-SRAM_Lo_data[15]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[15] ; clk      ;
; N/A                                     ; None                                                ; -3.607 ns ; SRAM_Hi_data-SRAM_Lo_data[1]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[1]  ; clk      ;
; N/A                                     ; None                                                ; -3.613 ns ; SRAM_Hi_data-SRAM_Lo_data[8]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[8]  ; clk      ;
; N/A                                     ; None                                                ; -3.616 ns ; SRAM_Hi_data-SRAM_Lo_data[1]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[1]  ; clk      ;
; N/A                                     ; None                                                ; -3.655 ns ; SRAM_Hi_data-SRAM_Lo_data[12]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[12] ; clk      ;
; N/A                                     ; None                                                ; -3.661 ns ; SRAM_Hi_data-SRAM_Lo_data[8]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[8]  ; clk      ;
; N/A                                     ; None                                                ; -3.670 ns ; SRAM_Hi_data-SRAM_Lo_data[4]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[4]  ; clk      ;
; N/A                                     ; None                                                ; -3.675 ns ; SRAM_Hi_data-SRAM_Lo_data[4]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[4]  ; clk      ;
; N/A                                     ; None                                                ; -3.678 ns ; SRAM_Hi_data-SRAM_Lo_data[3]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[3]  ; clk      ;
; N/A                                     ; None                                                ; -3.686 ns ; SRAM_Hi_data-SRAM_Lo_data[3]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[3]  ; clk      ;
; N/A                                     ; None                                                ; -3.698 ns ; SRAM_Hi_data-SRAM_Lo_data[12]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[12] ; clk      ;
; N/A                                     ; None                                                ; -3.700 ns ; SRAM_Hi_data-SRAM_Lo_data[12]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[12] ; clk      ;
; N/A                                     ; None                                                ; -3.711 ns ; DB9_CONNECTOR_rxd_uart2                            ; dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|d1_source_rxd                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.728 ns ; SRAM_Hi_data-SRAM_Lo_data[4]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[4]  ; clk      ;
; N/A                                     ; None                                                ; -3.759 ns ; SRAM_Hi_data-SRAM_Lo_data[9]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[9]                                                                               ; clk      ;
; N/A                                     ; None                                                ; -3.765 ns ; SRAM_Hi_data-SRAM_Lo_data[11]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[11]                                                                              ; clk      ;
; N/A                                     ; None                                                ; -3.805 ns ; SRAM_Hi_data-SRAM_Lo_data[6]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[6]                                                                               ; clk      ;
; N/A                                     ; None                                                ; -3.899 ns ; SRAM_Hi_data-SRAM_Lo_data[14]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[14]                                                                              ; clk      ;
; N/A                                     ; None                                                ; -3.905 ns ; opto_io_data[8]                                    ; dual_processor:inst|opto_data:the_opto_data|readdata[8]                                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -3.950 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[9]  ; dual_processor:inst|button_pio:the_button_pio|readdata[9]                                                                                                                                                                                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -3.973 ns ; SRAM_Hi_data-SRAM_Lo_data[0]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[0]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; -3.992 ns ; ch_b2_in                                           ; prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder1|TMPBB                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -4.012 ns ; SRAM_Hi_data-SRAM_Lo_data[8]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[8]                                                                               ; clk      ;
; N/A                                     ; None                                                ; -4.012 ns ; ch_a1_in                                           ; quad_decoder:inst12|TMPAA                                                                                                                                                                                                                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -4.046 ns ; ch3A_aux_input_302                                 ; prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder2|TMPAA                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -4.049 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[4]  ; dual_processor:inst|button_pio:the_button_pio|readdata[4]                                                                                                                                                                                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -4.084 ns ; DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[0]  ; dual_processor:inst|button_pio:the_button_pio|readdata[0]                                                                                                                                                                                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -4.254 ns ; ch4B_aux_input_305                                 ; prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder3|TMPBB                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -4.326 ns ; ch_b1_in                                           ; quad_decoder:inst12|TMPBB                                                                                                                                                                                                                                                                                                ; clk      ;
; N/A                                     ; None                                                ; -4.362 ns ; DB9_CONNECTOR_rxd                                  ; dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|d1_source_rxd                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -4.390 ns ; SRAM_Hi_data-SRAM_Lo_data[10]                      ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[10]                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -4.393 ns ; SRAM_Hi_data-SRAM_Lo_data[3]                       ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[3]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -4.507 ns ; SRAM_Hi_data-SRAM_Lo_data[2]                       ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[2]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -4.533 ns ; SRAM_Hi_data-SRAM_Lo_data[14]                      ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[14]                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -4.566 ns ; SRAM_Hi_data-SRAM_Lo_data[13]                      ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[13]                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -4.614 ns ; SRAM_Hi_data-SRAM_Lo_data[12]                      ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[12]                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -4.616 ns ; SRAM_Hi_data-SRAM_Lo_data[1]                       ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[1]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -4.623 ns ; SRAM_Hi_data-SRAM_Lo_data[8]                       ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[8]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -4.643 ns ; SRAM_Hi_data-SRAM_Lo_data[7]                       ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[7]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -4.697 ns ; SRAM_Hi_data-SRAM_Lo_data[0]                       ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[0]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -4.712 ns ; SRAM_Hi_data-SRAM_Lo_data[17]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[1]  ; clk      ;
; N/A                                     ; None                                                ; -4.712 ns ; SRAM_Hi_data-SRAM_Lo_data[17]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[1]  ; clk      ;
; N/A                                     ; None                                                ; -4.716 ns ; opto_io_data[13]                                   ; dual_processor:inst|opto_data:the_opto_data|readdata[13]                                                                                                                                                                                                                                                                 ; clk      ;
; N/A                                     ; None                                                ; -4.735 ns ; SRAM_Hi_data-SRAM_Lo_data[15]                      ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[15]                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -4.756 ns ; SRAM_Hi_data-SRAM_Lo_data[10]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[10]                                                                              ; clk      ;
; N/A                                     ; None                                                ; -4.759 ns ; SRAM_Hi_data-SRAM_Lo_data[5]                       ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[5]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -4.766 ns ; opto_io_data[0]                                    ; dual_processor:inst|opto_data:the_opto_data|readdata[0]                                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -4.865 ns ; opto_io_data[1]                                    ; dual_processor:inst|opto_data:the_opto_data|readdata[1]                                                                                                                                                                                                                                                                  ; clk      ;
; N/A                                     ; None                                                ; -4.878 ns ; SRAM_Hi_data-SRAM_Lo_data[28]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[12] ; clk      ;
; N/A                                     ; None                                                ; -4.885 ns ; SRAM_Hi_data-SRAM_Lo_data[13]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[13]                                                                              ; clk      ;
; N/A                                     ; None                                                ; -4.891 ns ; SRAM_Hi_data-SRAM_Lo_data[28]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[12] ; clk      ;
; N/A                                     ; None                                                ; -4.891 ns ; SRAM_Hi_data-SRAM_Lo_data[28]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[12] ; clk      ;
; N/A                                     ; None                                                ; -4.894 ns ; SRAM_Hi_data-SRAM_Lo_data[29]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[13] ; clk      ;
; N/A                                     ; None                                                ; -4.927 ns ; SRAM_Hi_data-SRAM_Lo_data[25]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[9]  ; clk      ;
; N/A                                     ; None                                                ; -4.927 ns ; SRAM_Hi_data-SRAM_Lo_data[25]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[9]  ; clk      ;
; N/A                                     ; None                                                ; -4.992 ns ; SRAM_Hi_data-SRAM_Lo_data[6]                       ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[6]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -5.017 ns ; SRAM_Hi_data-SRAM_Lo_data[31]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[15] ; clk      ;
; N/A                                     ; None                                                ; -5.038 ns ; SRAM_Hi_data-SRAM_Lo_data[4]                       ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[4]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -5.051 ns ; SRAM_Hi_data-SRAM_Lo_data[19]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[3]  ; clk      ;
; N/A                                     ; None                                                ; -5.051 ns ; SRAM_Hi_data-SRAM_Lo_data[19]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[3]  ; clk      ;
; N/A                                     ; None                                                ; -5.052 ns ; SRAM_Hi_data-SRAM_Lo_data[20]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[4]  ; clk      ;
; N/A                                     ; None                                                ; -5.052 ns ; SRAM_Hi_data-SRAM_Lo_data[20]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[4]  ; clk      ;
; N/A                                     ; None                                                ; -5.052 ns ; SRAM_Hi_data-SRAM_Lo_data[20]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[4]  ; clk      ;
; N/A                                     ; None                                                ; -5.065 ns ; SRAM_Hi_data-SRAM_Lo_data[31]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[15] ; clk      ;
; N/A                                     ; None                                                ; -5.065 ns ; SRAM_Hi_data-SRAM_Lo_data[31]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[15] ; clk      ;
; N/A                                     ; None                                                ; -5.115 ns ; SRAM_Hi_data-SRAM_Lo_data[17]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[1]  ; clk      ;
; N/A                                     ; None                                                ; -5.136 ns ; cycle_start_input_300                              ; prince_tie_bar_counter:inst73|simple_quad_decoder:quad_decoder4|TMPAA                                                                                                                                                                                                                                                    ; clk      ;
; N/A                                     ; None                                                ; -5.179 ns ; SRAM_Hi_data-SRAM_Lo_data[7]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[7]                                                                               ; clk      ;
; N/A                                     ; None                                                ; -5.188 ns ; SRAM_Hi_data-SRAM_Lo_data[18]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[2]  ; clk      ;
; N/A                                     ; None                                                ; -5.188 ns ; SRAM_Hi_data-SRAM_Lo_data[18]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[2]  ; clk      ;
; N/A                                     ; None                                                ; -5.241 ns ; SRAM_Hi_data-SRAM_Lo_data[15]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[15]                                                                              ; clk      ;
; N/A                                     ; None                                                ; -5.284 ns ; SRAM_Hi_data-SRAM_Lo_data[23]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[7]  ; clk      ;
; N/A                                     ; None                                                ; -5.325 ns ; SRAM_Hi_data-SRAM_Lo_data[23]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[7]  ; clk      ;
; N/A                                     ; None                                                ; -5.325 ns ; SRAM_Hi_data-SRAM_Lo_data[23]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[7]  ; clk      ;
; N/A                                     ; None                                                ; -5.406 ns ; SRAM_Hi_data-SRAM_Lo_data[9]                       ; dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[9]                                                                                                                                                                                                                   ; clk      ;
; N/A                                     ; None                                                ; -5.454 ns ; SRAM_Hi_data-SRAM_Lo_data[19]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[3]  ; clk      ;
; N/A                                     ; None                                                ; -5.473 ns ; SRAM_Hi_data-SRAM_Lo_data[22]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[6]  ; clk      ;
; N/A                                     ; None                                                ; -5.474 ns ; SRAM_Hi_data-SRAM_Lo_data[22]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[6]  ; clk      ;
; N/A                                     ; None                                                ; -5.526 ns ; SRAM_Hi_data-SRAM_Lo_data[26]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[10] ; clk      ;
; N/A                                     ; None                                                ; -5.531 ns ; enet_Data[8]                                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC8|regout                                                                      ; clk      ;
; N/A                                     ; None                                                ; -5.545 ns ; SRAM_Hi_data-SRAM_Lo_data[26]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[10] ; clk      ;
; N/A                                     ; None                                                ; -5.560 ns ; SRAM_Hi_data-SRAM_Lo_data[16]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[0]  ; clk      ;
; N/A                                     ; None                                                ; -5.636 ns ; SRAM_Hi_data-SRAM_Lo_data[16]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[0]  ; clk      ;
; N/A                                     ; None                                                ; -5.651 ns ; SRAM_Hi_data-SRAM_Lo_data[16]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[0]  ; clk      ;
; N/A                                     ; None                                                ; -5.929 ns ; SRAM_Hi_data-SRAM_Lo_data[25]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[9]  ; clk      ;
; N/A                                     ; None                                                ; -6.022 ns ; SRAM_Hi_data-SRAM_Lo_data[22]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[6]  ; clk      ;
; N/A                                     ; None                                                ; -6.045 ns ; SRAM_Hi_data-SRAM_Lo_data[24]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[8]  ; clk      ;
; N/A                                     ; None                                                ; -6.168 ns ; SRAM_Hi_data-SRAM_Lo_data[22]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[6]                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.253 ns ; SRAM_Hi_data-SRAM_Lo_data[16]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[0]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.373 ns ; SRAM_Hi_data-SRAM_Lo_data[12]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[12]                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.409 ns ; SRAM_Hi_data-SRAM_Lo_data[18]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[2]  ; clk      ;
; N/A                                     ; None                                                ; -6.463 ns ; SRAM_Hi_data-SRAM_Lo_data[29]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[13]                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.510 ns ; SRAM_Hi_data-SRAM_Lo_data[25]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[9]                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.647 ns ; SRAM_Hi_data-SRAM_Lo_data[24]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[8]                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.691 ns ; SRAM_Hi_data-SRAM_Lo_data[5]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[5]                                                                               ; clk      ;
; N/A                                     ; None                                                ; -6.702 ns ; SRAM_Hi_data-SRAM_Lo_data[27]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[11] ; clk      ;
; N/A                                     ; None                                                ; -6.717 ns ; SRAM_Hi_data-SRAM_Lo_data[27]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[11] ; clk      ;
; N/A                                     ; None                                                ; -6.737 ns ; SRAM_Hi_data-SRAM_Lo_data[31]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[15]                                                                              ; clk      ;
; N/A                                     ; None                                                ; -6.782 ns ; SRAM_Hi_data-SRAM_Lo_data[2]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[2]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; -6.784 ns ; SRAM_Hi_data-SRAM_Lo_data[29]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[13] ; clk      ;
; N/A                                     ; None                                                ; -6.785 ns ; SRAM_Hi_data-SRAM_Lo_data[29]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[13] ; clk      ;
; N/A                                     ; None                                                ; -6.898 ns ; SRAM_Hi_data-SRAM_Lo_data[27]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[11] ; clk      ;
; N/A                                     ; None                                                ; -6.920 ns ; SRAM_Hi_data-SRAM_Lo_data[1]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[1]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; -7.009 ns ; SRAM_Hi_data-SRAM_Lo_data[30]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[14] ; clk      ;
; N/A                                     ; None                                                ; -7.041 ns ; SRAM_Hi_data-SRAM_Lo_data[3]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[3]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; -7.056 ns ; SRAM_Hi_data-SRAM_Lo_data[27]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC27|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.056 ns ; SRAM_Hi_data-SRAM_Lo_data[26]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[10]                                                                              ; clk      ;
; N/A                                     ; None                                                ; -7.076 ns ; SRAM_Hi_data-SRAM_Lo_data[26]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[10] ; clk      ;
; N/A                                     ; None                                                ; -7.103 ns ; SRAM_Hi_data-SRAM_Lo_data[23]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[7]                                                                               ; clk      ;
; N/A                                     ; None                                                ; -7.127 ns ; SRAM_Hi_data-SRAM_Lo_data[4]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[4]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; -7.146 ns ; SRAM_Hi_data-SRAM_Lo_data[24]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[8]  ; clk      ;
; N/A                                     ; None                                                ; -7.185 ns ; SRAM_Hi_data-SRAM_Lo_data[26]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC26|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.188 ns ; SRAM_Hi_data-SRAM_Lo_data[24]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[8]  ; clk      ;
; N/A                                     ; None                                                ; -7.401 ns ; SRAM_Hi_data-SRAM_Lo_data[30]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC30|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.435 ns ; SRAM_Hi_data-SRAM_Lo_data[27]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[11]                                                                              ; clk      ;
; N/A                                     ; None                                                ; -7.582 ns ; SRAM_Hi_data-SRAM_Lo_data[28]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[12]                                                                              ; clk      ;
; N/A                                     ; None                                                ; -7.592 ns ; SRAM_Hi_data-SRAM_Lo_data[30]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[14]                                                                              ; clk      ;
; N/A                                     ; None                                                ; -7.867 ns ; SRAM_Hi_data-SRAM_Lo_data[11]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC27|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.876 ns ; SRAM_Hi_data-SRAM_Lo_data[14]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC30|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; -7.952 ns ; SRAM_Hi_data-SRAM_Lo_data[21]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[5]  ; clk      ;
; N/A                                     ; None                                                ; -7.963 ns ; SRAM_Hi_data-SRAM_Lo_data[10]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC26|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; -8.039 ns ; SRAM_Hi_data-SRAM_Lo_data[17]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[1]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; -8.044 ns ; SRAM_Hi_data-SRAM_Lo_data[9]                       ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC25|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; -8.045 ns ; SRAM_Hi_data-SRAM_Lo_data[30]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[14] ; clk      ;
; N/A                                     ; None                                                ; -8.045 ns ; SRAM_Hi_data-SRAM_Lo_data[30]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[14] ; clk      ;
; N/A                                     ; None                                                ; -8.050 ns ; SRAM_Hi_data-SRAM_Lo_data[21]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[5]  ; clk      ;
; N/A                                     ; None                                                ; -8.054 ns ; SRAM_Hi_data-SRAM_Lo_data[21]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[5]  ; clk      ;
; N/A                                     ; None                                                ; -8.134 ns ; SRAM_Hi_data-SRAM_Lo_data[25]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC25|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; -8.391 ns ; SRAM_Hi_data-SRAM_Lo_data[21]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC21|regout                                                                     ; clk      ;
; N/A                                     ; None                                                ; -8.411 ns ; SRAM_Hi_data-SRAM_Lo_data[18]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[2]~reg0                                                                          ; clk      ;
; N/A                                     ; None                                                ; -8.438 ns ; SRAM_Hi_data-SRAM_Lo_data[19]                      ; dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[3]~reg0                                                                          ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                                                    ;                                                                                                                                                                                                                                                                                                                          ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                                                                                                                                                     ;
+----------------+---------------------+------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------------------------------------------------------------+
; Option         ; Setting             ; From ; To                                                                                                                ; Entity Name                                  ; Help                                                          ;
+----------------+---------------------+------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------------------------------------------------------------+
; Maximum Delay  ; 100ns               ;      ; data_in_d1                                                                                                        ; dual_processor_reset_clk_domain_synch_module ; source and/or destination not clocked                         ;
; Clock Settings ; Clk Drv clk to apex ;      ; CLK_DRV_clk_to_apex                                                                                               ;                                              ; No element named CLK_DRV_clk_to_apex was found in the netlist ;
; MAX_DELAY      ; 100.000 ns          ;      ; dual_processor:inst|dual_processor_reset_clk_domain_synch_module:dual_processor_reset_clk_domain_synch|data_in_d1 ;                                              ; Assignment is illegal for node and/or path                    ;
+----------------+---------------------+------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 216 03/06/2006 Service Pack 2.01 SJ Full Version
    Info: Processing started: Mon May 15 18:35:57 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off emc_chip_10010100 -c prince_chip_10010200
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis found one or more latches implemented as combinational loops
    Warning: Node "inst7~5" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[0]~1029" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[1]~1041" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[2]~1053" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[3]~1065" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[4]~1077" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[5]~1089" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[6]~1101" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[7]~1113" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[8]~1125" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[9]~1137" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[10]~1149" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[11]~1161" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[12]~1173" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[13]~1185" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[14]~1197" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[15]~1209" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[16]~1221" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[17]~1233" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[18]~1245" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[19]~1257" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[20]~1269" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[21]~1281" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[22]~1293" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[23]~1305" is a latch
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~reg_din" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~reg_winv" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit0" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit1" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit2" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit3" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit4" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit5" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit6" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit7" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit8" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit9" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit10" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit11" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit12" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit13" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit14" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit15" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit16" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit17" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit18" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit19" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit20" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit21" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit22" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~cam_cell_lit23" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~reg_din" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~reg_winv" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit0" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit1" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit2" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit3" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit4" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit5" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit6" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit7" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit8" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit9" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit10" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit11" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit12" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit13" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit14" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit15" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit16" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit17" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit18" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit19" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit20" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit21" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit22" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~cam_cell_lit23" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~reg_din" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~reg_winv" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit0" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit1" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit2" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit3" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit4" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit5" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit6" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit7" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit8" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit9" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit10" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit11" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit12" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit13" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit14" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit15" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit16" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit17" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit18" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit19" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit20" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit21" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit22" is a latch
    Warning: Node "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~cam_cell_lit23" is a latch
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[21]~1281"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[16]~1221"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[22]~1293"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[18]~1245"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[17]~1233"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[20]~1269"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[19]~1257"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[23]~1305"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[14]~1197"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[15]~1209"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[10]~1149"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[9]~1137"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[4]~1077"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[7]~1113"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[5]~1089"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[8]~1125"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[3]~1065"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[1]~1041"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[11]~1161"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[6]~1101"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[12]~1173"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[13]~1185"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[2]~1053"
Info: Found combinational loop of 1 nodes
    Info: Node "position_velocity_interface_unit:inst18|POSITION_COUNT[0]~1029"
Info: Found combinational loop of 1 nodes
    Info: Node "inst7~5"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]~reg_we0" as buffer
    Info: Detected ripple clock "position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]~reg_we0" as buffer
    Info: Detected ripple clock "position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]~reg_we0" as buffer
    Info: Detected ripple clock "dual_processor:inst|adc_spi:the_adc_spi|SCLK_reg" as buffer
Info: Clock "clk" has Internal fmax of 51.53 MHz between source register "dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19]" and destination memory "dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we" (period= 19.406 ns)
    Info: + Longest register to memory delay is 18.865 ns
        Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC3_7_G1; Fanout = 3; REG Node = 'dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19]'
        Info: 2: + IC(1.098 ns) + CELL(0.713 ns) = 1.955 ns; Loc. = LC10_6_G1; Fanout = 2; COMB Node = 'dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|Equal~130'
        Info: 3: + IC(0.278 ns) + CELL(0.796 ns) = 3.029 ns; Loc. = LC9_6_G1; Fanout = 3; COMB Node = 'dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|Equal~120'
        Info: 4: + IC(0.285 ns) + CELL(0.785 ns) = 4.099 ns; Loc. = LC8_6_G1; Fanout = 3; COMB Node = 'dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|Equal~121'
        Info: 5: + IC(0.306 ns) + CELL(0.320 ns) = 4.725 ns; Loc. = LC6_6_G1; Fanout = 3; COMB Node = 'dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|Equal~119'
        Info: 6: + IC(2.105 ns) + CELL(0.320 ns) = 7.150 ns; Loc. = LC1_6_H1; Fanout = 2; COMB Node = 'dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_firsttransfer~111'
        Info: 7: + IC(0.299 ns) + CELL(0.785 ns) = 8.234 ns; Loc. = LC6_6_H1; Fanout = 11; COMB Node = 'dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_nios_data_master_qualified_request_ad_cmd_ram_s1~76'
        Info: 8: + IC(0.375 ns) + CELL(0.785 ns) = 9.394 ns; Loc. = LC10_5_H1; Fanout = 25; COMB Node = 'dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_grant_vector[1]~49'
        Info: 9: + IC(2.340 ns) + CELL(0.713 ns) = 12.447 ns; Loc. = LC4_12_I1; Fanout = 2; COMB Node = 'dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writebyteenable[0]~117'
        Info: 10: + IC(0.292 ns) + CELL(0.320 ns) = 13.059 ns; Loc. = LC8_12_I1; Fanout = 8; COMB Node = 'dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writebyteenable[1]~118'
        Info: 11: + IC(3.574 ns) + CELL(2.232 ns) = 18.865 ns; Loc. = EC7_1_A2; Fanout = 0; MEM Node = 'dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we'
        Info: Total cell delay = 7.913 ns ( 41.95 % )
        Info: Total interconnect delay = 10.952 ns ( 58.05 % )
    Info: - Smallest clock skew is -0.132 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.295 ns
            Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_L6; Fanout = 7195; CLK Node = 'clk'
            Info: 2: + IC(0.402 ns) + CELL(0.603 ns) = 2.295 ns; Loc. = EC7_1_A2; Fanout = 0; MEM Node = 'dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]~reg_we'
            Info: Total cell delay = 1.893 ns ( 82.48 % )
            Info: Total interconnect delay = 0.402 ns ( 17.52 % )
        Info: - Longest clock path from clock "clk" to source register is 2.427 ns
            Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_L6; Fanout = 7195; CLK Node = 'clk'
            Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC3_7_G1; Fanout = 3; REG Node = 'dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19]'
            Info: Total cell delay = 1.290 ns ( 53.15 % )
            Info: Total interconnect delay = 1.137 ns ( 46.85 % )
    Info: + Micro clock to output delay of source is 0.299 ns
    Info: + Micro setup delay of destination is 0.110 ns
Info: tsu for register "dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC3|regout" (data pin = "enet_Data[3]", clock pin = "clk") is 15.349 ns
    Info: + Longest pin to register delay is 17.616 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_L17; Fanout = 1; PIN Node = 'enet_Data[3]'
        Info: 2: + IC(0.000 ns) + CELL(1.640 ns) = 1.640 ns; Loc. = IOC_L17; Fanout = 1; COMB Node = 'enet_D[3]'
        Info: 3: + IC(5.933 ns) + CELL(0.796 ns) = 8.369 ns; Loc. = LC9_11_F1; Fanout = 1; COMB Node = 'dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15367'
        Info: 4: + IC(1.193 ns) + CELL(0.144 ns) = 9.706 ns; Loc. = LC1_5_F1; Fanout = 1; COMB Node = 'dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15530'
        Info: 5: + IC(0.000 ns) + CELL(0.475 ns) = 10.181 ns; Loc. = LC2_5_F1; Fanout = 1; COMB Node = 'dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15428'
        Info: 6: + IC(0.268 ns) + CELL(0.144 ns) = 10.593 ns; Loc. = LC2_4_F1; Fanout = 1; COMB Node = 'dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15496'
        Info: 7: + IC(0.000 ns) + CELL(0.475 ns) = 11.068 ns; Loc. = LC3_4_F1; Fanout = 1; COMB Node = 'dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~15390'
        Info: 8: + IC(3.330 ns) + CELL(0.320 ns) = 14.718 ns; Loc. = LC10_15_R1; Fanout = 1; COMB Node = 'dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]'
        Info: 9: + IC(2.063 ns) + CELL(0.144 ns) = 16.925 ns; Loc. = LC2_16_S1; Fanout = 1; COMB Node = 'dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F7|cascout'
        Info: 10: + IC(0.000 ns) + CELL(0.299 ns) = 17.224 ns; Loc. = LC3_16_S1; Fanout = 1; COMB Node = 'dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F6|cascout'
        Info: 11: + IC(0.000 ns) + CELL(0.392 ns) = 17.616 ns; Loc. = LC4_16_S1; Fanout = 3; REG Node = 'dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC3|regout'
        Info: Total cell delay = 4.829 ns ( 27.41 % )
        Info: Total interconnect delay = 12.787 ns ( 72.59 % )
    Info: + Micro setup delay of destination is 0.160 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.427 ns
        Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_L6; Fanout = 7195; CLK Node = 'clk'
        Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC4_16_S1; Fanout = 3; REG Node = 'dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC3|regout'
        Info: Total cell delay = 1.290 ns ( 53.15 % )
        Info: Total interconnect delay = 1.137 ns ( 46.85 % )
Info: tco from clock "clk" to destination pin "watchdog_relay_n" through register "dual_processor:inst|watchdog:the_watchdog|internal_counter[7]" is 17.129 ns
    Info: + Longest clock path from clock "clk" to source register is 2.427 ns
        Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_L6; Fanout = 7195; CLK Node = 'clk'
        Info: 2: + IC(1.137 ns) + CELL(0.000 ns) = 2.427 ns; Loc. = LC1_8_M2; Fanout = 3; REG Node = 'dual_processor:inst|watchdog:the_watchdog|internal_counter[7]'
        Info: Total cell delay = 1.290 ns ( 53.15 % )
        Info: Total interconnect delay = 1.137 ns ( 46.85 % )
    Info: + Micro clock to output delay of source is 0.299 ns
    Info: + Longest register to pin delay is 14.403 ns
        Info: 1: + IC(0.000 ns) + CELL(0.144 ns) = 0.144 ns; Loc. = LC1_8_M2; Fanout = 3; REG Node = 'dual_processor:inst|watchdog:the_watchdog|internal_counter[7]'
        Info: 2: + IC(1.132 ns) + CELL(0.537 ns) = 1.813 ns; Loc. = LC2_6_M2; Fanout = 1; COMB Node = 'dual_processor:inst|watchdog:the_watchdog|counter_is_zero~306'
        Info: 3: + IC(0.000 ns) + CELL(0.475 ns) = 2.288 ns; Loc. = LC3_6_M2; Fanout = 3; COMB Node = 'dual_processor:inst|watchdog:the_watchdog|counter_is_zero~302'
        Info: 4: + IC(1.193 ns) + CELL(0.713 ns) = 4.194 ns; Loc. = LC3_9_M2; Fanout = 3; COMB Node = 'dual_processor:inst|watchdog:the_watchdog|timeout_pulse~13'
        Info: 5: + IC(2.796 ns) + CELL(0.320 ns) = 7.310 ns; Loc. = LC5_13_O2; Fanout = 3; COMB Node = 'inst36'
        Info: 6: + IC(0.000 ns) + CELL(1.077 ns) = 8.387 ns; Loc. = LC10_13_O2; Fanout = 3; COMB LOOP Node = 'inst7~5'
            Info: Loc. = LC10_13_O2; Node "inst7~5"
        Info: 7: + IC(0.288 ns) + CELL(0.796 ns) = 9.471 ns; Loc. = LC4_13_O2; Fanout = 3; COMB Node = 'inst7~25'
        Info: 8: + IC(2.442 ns) + CELL(2.490 ns) = 14.403 ns; Loc. = PIN_Y16; Fanout = 0; PIN Node = 'watchdog_relay_n'
        Info: Total cell delay = 6.552 ns ( 45.49 % )
        Info: Total interconnect delay = 7.851 ns ( 54.51 % )
Info: Longest tpd from source pin "RESET_SWITCH_out" to destination pin "enet_RST" is 5.139 ns
    Info: 1: + IC(0.000 ns) + CELL(1.360 ns) = 1.360 ns; Loc. = PIN_F12; Fanout = 2; PIN Node = 'RESET_SWITCH_out'
    Info: 2: + IC(1.369 ns) + CELL(2.410 ns) = 5.139 ns; Loc. = PIN_K5; Fanout = 0; PIN Node = 'enet_RST'
    Info: Total cell delay = 3.770 ns ( 73.36 % )
    Info: Total interconnect delay = 1.369 ns ( 26.64 % )
Info: th for register "inst16" (data pin = "MISO_adc_spi", clock pin = "clk") is 1.911 ns
    Info: + Longest clock path from clock "clk" to destination register is 6.377 ns
        Info: 1: + IC(0.000 ns) + CELL(1.290 ns) = 1.290 ns; Loc. = PIN_L6; Fanout = 7195; CLK Node = 'clk'
        Info: 2: + IC(1.137 ns) + CELL(0.443 ns) = 2.870 ns; Loc. = LC9_15_N1; Fanout = 5; REG Node = 'dual_processor:inst|adc_spi:the_adc_spi|SCLK_reg'
        Info: 3: + IC(3.507 ns) + CELL(0.000 ns) = 6.377 ns; Loc. = LC5_1_A2; Fanout = 1; REG Node = 'inst16'
        Info: Total cell delay = 1.733 ns ( 27.18 % )
        Info: Total interconnect delay = 4.644 ns ( 72.82 % )
    Info: + Micro hold delay of destination is 0.303 ns
    Info: - Shortest pin to register delay is 4.769 ns
        Info: 1: + IC(0.000 ns) + CELL(1.640 ns) = 1.640 ns; Loc. = PIN_B12; Fanout = 1; PIN Node = 'MISO_adc_spi'
        Info: 2: + IC(2.639 ns) + CELL(0.490 ns) = 4.769 ns; Loc. = LC5_1_A2; Fanout = 1; REG Node = 'inst16'
        Info: Total cell delay = 2.130 ns ( 44.66 % )
        Info: Total interconnect delay = 2.639 ns ( 55.34 % )
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 108 warnings
    Info: Processing ended: Mon May 15 18:36:28 2006
    Info: Elapsed time: 00:00:32


