
STM32H7_CM4_ADC_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000831c  08100298  08100298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  081085b4  081085b4  000095b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  081085cc  081085cc  000095cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  081085d0  081085d0  000095d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000010  10000000  081085d4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000011dc  10000020  081085e4  0000a020  2**5
                  ALLOC
  7 ._user_heap_stack 00000604  100011fc  081085e4  0000a1fc  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  0000a010  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000ebb0  00000000  00000000  0000a040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00001f55  00000000  00000000  00018bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000bf0  00000000  00000000  0001ab48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000910  00000000  00000000  0001b738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003aec9  00000000  00000000  0001c048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001103c  00000000  00000000  00056f11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0018ed72  00000000  00000000  00067f4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001f6cbf  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003224  00000000  00000000  001f6d04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000078  00000000  00000000  001f9f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	@ (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	@ (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	@ (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	10000020 	.word	0x10000020
 81002b4:	00000000 	.word	0x00000000
 81002b8:	0810859c 	.word	0x0810859c

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	@ (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	@ (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	@ (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	10000024 	.word	0x10000024
 81002d4:	0810859c 	.word	0x0810859c

081002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002d8:	b480      	push	{r7}
 81002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002dc:	4b09      	ldr	r3, [pc, #36]	@ (8100304 <SystemInit+0x2c>)
 81002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 81002e2:	4a08      	ldr	r2, [pc, #32]	@ (8100304 <SystemInit+0x2c>)
 81002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 81002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002ec:	4b05      	ldr	r3, [pc, #20]	@ (8100304 <SystemInit+0x2c>)
 81002ee:	691b      	ldr	r3, [r3, #16]
 81002f0:	4a04      	ldr	r2, [pc, #16]	@ (8100304 <SystemInit+0x2c>)
 81002f2:	f043 0310 	orr.w	r3, r3, #16
 81002f6:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 81002f8:	bf00      	nop
 81002fa:	46bd      	mov	sp, r7
 81002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100300:	4770      	bx	lr
 8100302:	bf00      	nop
 8100304:	e000ed00 	.word	0xe000ed00

08100308 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8100308:	b480      	push	{r7}
 810030a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 810030c:	4b09      	ldr	r3, [pc, #36]	@ (8100334 <ExitRun0Mode+0x2c>)
 810030e:	68db      	ldr	r3, [r3, #12]
 8100310:	4a08      	ldr	r2, [pc, #32]	@ (8100334 <ExitRun0Mode+0x2c>)
 8100312:	f023 0302 	bic.w	r3, r3, #2
 8100316:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8100318:	bf00      	nop
 810031a:	4b06      	ldr	r3, [pc, #24]	@ (8100334 <ExitRun0Mode+0x2c>)
 810031c:	685b      	ldr	r3, [r3, #4]
 810031e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8100322:	2b00      	cmp	r3, #0
 8100324:	d0f9      	beq.n	810031a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8100326:	bf00      	nop
 8100328:	bf00      	nop
 810032a:	46bd      	mov	sp, r7
 810032c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100330:	4770      	bx	lr
 8100332:	bf00      	nop
 8100334:	58024800 	.word	0x58024800

08100338 <avg_interleaved_block>:
// Helper: average one interleaved block: [CH6,CH5,CH6,CH5,...]
// base  : pointer to first sample in the block
// count : number of half-words in the block (must be even)
static inline void avg_interleaved_block( uint16_t *base, uint32_t count,
                                         uint16_t *avg_ch5, uint16_t *avg_ch6)
{
 8100338:	b480      	push	{r7}
 810033a:	b089      	sub	sp, #36	@ 0x24
 810033c:	af00      	add	r7, sp, #0
 810033e:	60f8      	str	r0, [r7, #12]
 8100340:	60b9      	str	r1, [r7, #8]
 8100342:	607a      	str	r2, [r7, #4]
 8100344:	603b      	str	r3, [r7, #0]
    uint32_t sum5 = 0, sum6 = 0;
 8100346:	2300      	movs	r3, #0
 8100348:	61fb      	str	r3, [r7, #28]
 810034a:	2300      	movs	r3, #0
 810034c:	61bb      	str	r3, [r7, #24]
    // even = CH6, odd = CH5  (because Rank1=CH6, Rank2=CH5)
    for (uint32_t i = 0; i < count; i += 2) {
 810034e:	2300      	movs	r3, #0
 8100350:	617b      	str	r3, [r7, #20]
 8100352:	e015      	b.n	8100380 <avg_interleaved_block+0x48>
        sum6 += base[i + 0];
 8100354:	697b      	ldr	r3, [r7, #20]
 8100356:	005b      	lsls	r3, r3, #1
 8100358:	68fa      	ldr	r2, [r7, #12]
 810035a:	4413      	add	r3, r2
 810035c:	881b      	ldrh	r3, [r3, #0]
 810035e:	461a      	mov	r2, r3
 8100360:	69bb      	ldr	r3, [r7, #24]
 8100362:	4413      	add	r3, r2
 8100364:	61bb      	str	r3, [r7, #24]
        sum5 += base[i + 1];
 8100366:	697b      	ldr	r3, [r7, #20]
 8100368:	3301      	adds	r3, #1
 810036a:	005b      	lsls	r3, r3, #1
 810036c:	68fa      	ldr	r2, [r7, #12]
 810036e:	4413      	add	r3, r2
 8100370:	881b      	ldrh	r3, [r3, #0]
 8100372:	461a      	mov	r2, r3
 8100374:	69fb      	ldr	r3, [r7, #28]
 8100376:	4413      	add	r3, r2
 8100378:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < count; i += 2) {
 810037a:	697b      	ldr	r3, [r7, #20]
 810037c:	3302      	adds	r3, #2
 810037e:	617b      	str	r3, [r7, #20]
 8100380:	697a      	ldr	r2, [r7, #20]
 8100382:	68bb      	ldr	r3, [r7, #8]
 8100384:	429a      	cmp	r2, r3
 8100386:	d3e5      	bcc.n	8100354 <avg_interleaved_block+0x1c>
    }
    uint32_t pairs = count >> 1;      // count/2 samples per channel
 8100388:	68bb      	ldr	r3, [r7, #8]
 810038a:	085b      	lsrs	r3, r3, #1
 810038c:	613b      	str	r3, [r7, #16]
    *avg_ch5 = (uint16_t)(sum5 / pairs);
 810038e:	69fa      	ldr	r2, [r7, #28]
 8100390:	693b      	ldr	r3, [r7, #16]
 8100392:	fbb2 f3f3 	udiv	r3, r2, r3
 8100396:	b29a      	uxth	r2, r3
 8100398:	687b      	ldr	r3, [r7, #4]
 810039a:	801a      	strh	r2, [r3, #0]
    *avg_ch6 = (uint16_t)(sum6 / pairs);
 810039c:	69ba      	ldr	r2, [r7, #24]
 810039e:	693b      	ldr	r3, [r7, #16]
 81003a0:	fbb2 f3f3 	udiv	r3, r2, r3
 81003a4:	b29a      	uxth	r2, r3
 81003a6:	683b      	ldr	r3, [r7, #0]
 81003a8:	801a      	strh	r2, [r3, #0]
}
 81003aa:	bf00      	nop
 81003ac:	3724      	adds	r7, #36	@ 0x24
 81003ae:	46bd      	mov	sp, r7
 81003b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81003b4:	4770      	bx	lr
	...

081003b8 <HAL_ADC_ConvCpltCallback>:


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 81003b8:	b480      	push	{r7}
 81003ba:	b083      	sub	sp, #12
 81003bc:	af00      	add	r7, sp, #0
 81003be:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC2)
 81003c0:	687b      	ldr	r3, [r7, #4]
 81003c2:	681b      	ldr	r3, [r3, #0]
 81003c4:	4a07      	ldr	r2, [pc, #28]	@ (81003e4 <HAL_ADC_ConvCpltCallback+0x2c>)
 81003c6:	4293      	cmp	r3, r2
 81003c8:	d105      	bne.n	81003d6 <HAL_ADC_ConvCpltCallback+0x1e>
  {
	     ch_pair_full_ready = 1;   // full 512 samples/channel now ready
 81003ca:	4b07      	ldr	r3, [pc, #28]	@ (81003e8 <HAL_ADC_ConvCpltCallback+0x30>)
 81003cc:	2201      	movs	r2, #1
 81003ce:	701a      	strb	r2, [r3, #0]
	     full_ready = 1;
 81003d0:	4b06      	ldr	r3, [pc, #24]	@ (81003ec <HAL_ADC_ConvCpltCallback+0x34>)
 81003d2:	2201      	movs	r2, #1
 81003d4:	701a      	strb	r2, [r3, #0]
  }
}
 81003d6:	bf00      	nop
 81003d8:	370c      	adds	r7, #12
 81003da:	46bd      	mov	sp, r7
 81003dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81003e0:	4770      	bx	lr
 81003e2:	bf00      	nop
 81003e4:	40022100 	.word	0x40022100
 81003e8:	100011e1 	.word	0x100011e1
 81003ec:	100011eb 	.word	0x100011eb

081003f0 <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 81003f0:	b480      	push	{r7}
 81003f2:	b083      	sub	sp, #12
 81003f4:	af00      	add	r7, sp, #0
 81003f6:	6078      	str	r0, [r7, #4]
	 if (hadc->Instance == ADC2)
 81003f8:	687b      	ldr	r3, [r7, #4]
 81003fa:	681b      	ldr	r3, [r3, #0]
 81003fc:	4a07      	ldr	r2, [pc, #28]	@ (810041c <HAL_ADC_ConvHalfCpltCallback+0x2c>)
 81003fe:	4293      	cmp	r3, r2
 8100400:	d105      	bne.n	810040e <HAL_ADC_ConvHalfCpltCallback+0x1e>
	  {
			 ch_pair_half_ready = 1;   // you now have the first 256 samples/channel
 8100402:	4b07      	ldr	r3, [pc, #28]	@ (8100420 <HAL_ADC_ConvHalfCpltCallback+0x30>)
 8100404:	2201      	movs	r2, #1
 8100406:	701a      	strb	r2, [r3, #0]
		     half_ready = 1;
 8100408:	4b06      	ldr	r3, [pc, #24]	@ (8100424 <HAL_ADC_ConvHalfCpltCallback+0x34>)
 810040a:	2201      	movs	r2, #1
 810040c:	701a      	strb	r2, [r3, #0]
	  }
}
 810040e:	bf00      	nop
 8100410:	370c      	adds	r7, #12
 8100412:	46bd      	mov	sp, r7
 8100414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100418:	4770      	bx	lr
 810041a:	bf00      	nop
 810041c:	40022100 	.word	0x40022100
 8100420:	100011e0 	.word	0x100011e0
 8100424:	100011ea 	.word	0x100011ea

08100428 <sum>:
static void MX_DMA_Init(void);
static void MX_MDMA_Init(void);
static void MX_ADC2_Init(void);
/* USER CODE BEGIN PFP */
uint32_t sum(uint32_t a, uint32_t b)
{
 8100428:	b480      	push	{r7}
 810042a:	b083      	sub	sp, #12
 810042c:	af00      	add	r7, sp, #0
 810042e:	6078      	str	r0, [r7, #4]
 8100430:	6039      	str	r1, [r7, #0]
	return (a+b);
 8100432:	687a      	ldr	r2, [r7, #4]
 8100434:	683b      	ldr	r3, [r7, #0]
 8100436:	4413      	add	r3, r2
}
 8100438:	4618      	mov	r0, r3
 810043a:	370c      	adds	r7, #12
 810043c:	46bd      	mov	sp, r7
 810043e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100442:	4770      	bx	lr

08100444 <diff>:
uint32_t diff(uint32_t a, uint32_t b)
{
 8100444:	b480      	push	{r7}
 8100446:	b083      	sub	sp, #12
 8100448:	af00      	add	r7, sp, #0
 810044a:	6078      	str	r0, [r7, #4]
 810044c:	6039      	str	r1, [r7, #0]
	if (a>b)
 810044e:	687a      	ldr	r2, [r7, #4]
 8100450:	683b      	ldr	r3, [r7, #0]
 8100452:	429a      	cmp	r2, r3
 8100454:	d903      	bls.n	810045e <diff+0x1a>
		return (a-b);
 8100456:	687a      	ldr	r2, [r7, #4]
 8100458:	683b      	ldr	r3, [r7, #0]
 810045a:	1ad3      	subs	r3, r2, r3
 810045c:	e002      	b.n	8100464 <diff+0x20>
	else
		return (b-a);
 810045e:	683a      	ldr	r2, [r7, #0]
 8100460:	687b      	ldr	r3, [r7, #4]
 8100462:	1ad3      	subs	r3, r2, r3
}
 8100464:	4618      	mov	r0, r3
 8100466:	370c      	adds	r7, #12
 8100468:	46bd      	mov	sp, r7
 810046a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810046e:	4770      	bx	lr

08100470 <mult>:

uint32_t mult(uint32_t a, uint32_t b)
{
 8100470:	b480      	push	{r7}
 8100472:	b083      	sub	sp, #12
 8100474:	af00      	add	r7, sp, #0
 8100476:	6078      	str	r0, [r7, #4]
 8100478:	6039      	str	r1, [r7, #0]
	return (a*b);
 810047a:	687b      	ldr	r3, [r7, #4]
 810047c:	683a      	ldr	r2, [r7, #0]
 810047e:	fb02 f303 	mul.w	r3, r2, r3
}
 8100482:	4618      	mov	r0, r3
 8100484:	370c      	adds	r7, #12
 8100486:	46bd      	mov	sp, r7
 8100488:	f85d 7b04 	ldr.w	r7, [sp], #4
 810048c:	4770      	bx	lr
	...

08100490 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100490:	b580      	push	{r7, lr}
 8100492:	b084      	sub	sp, #16
 8100494:	af02      	add	r7, sp, #8
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100496:	f000 fbbb 	bl	8100c10 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 810049a:	f000 fa2f 	bl	81008fc <MX_GPIO_Init>
  MX_DMA_Init();
 810049e:	f000 f913 	bl	81006c8 <MX_DMA_Init>
  MX_MDMA_Init();
 81004a2:	f000 f931 	bl	8100708 <MX_MDMA_Init>
  MX_ADC2_Init();
 81004a6:	f000 f895 	bl	81005d4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  /* ADC calibration */
   if (HAL_ADCEx_Calibration_Start(&hadc2,
 81004aa:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 81004ae:	2100      	movs	r1, #0
 81004b0:	4839      	ldr	r0, [pc, #228]	@ (8100598 <main+0x108>)
 81004b2:	f002 f953 	bl	810275c <HAL_ADCEx_Calibration_Start>
 81004b6:	4603      	mov	r3, r0
 81004b8:	2b00      	cmp	r3, #0
 81004ba:	d001      	beq.n	81004c0 <main+0x30>
                                   ADC_CALIB_OFFSET,
                                   ADC_SINGLE_ENDED) != HAL_OK)
   {
     Error_Handler();
 81004bc:	f000 fa48 	bl	8100950 <Error_Handler>
   }

   /* Start ADC2 in DMA circular mode */
   if (HAL_ADC_Start_DMA(&hadc2, (uint32_t*)adc_buf, 1024) != HAL_OK)
 81004c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 81004c4:	4935      	ldr	r1, [pc, #212]	@ (810059c <main+0x10c>)
 81004c6:	4834      	ldr	r0, [pc, #208]	@ (8100598 <main+0x108>)
 81004c8:	f001 f88a 	bl	81015e0 <HAL_ADC_Start_DMA>
 81004cc:	4603      	mov	r3, r0
 81004ce:	2b00      	cmp	r3, #0
 81004d0:	d001      	beq.n	81004d6 <main+0x46>
   {
     Error_Handler();
 81004d2:	f000 fa3d 	bl	8100950 <Error_Handler>
   }

   HAL_MDMA_Start_IT(&hmdma_mdma_channel0_dma1_stream0_tc_0,
 81004d6:	4932      	ldr	r1, [pc, #200]	@ (81005a0 <main+0x110>)
 81004d8:	4a32      	ldr	r2, [pc, #200]	@ (81005a4 <main+0x114>)
 81004da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 81004de:	9300      	str	r3, [sp, #0]
 81004e0:	2301      	movs	r3, #1
 81004e2:	4831      	ldr	r0, [pc, #196]	@ (81005a8 <main+0x118>)
 81004e4:	f004 ffe7 	bl	81054b6 <HAL_MDMA_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	   if (ch_pair_half_ready)
 81004e8:	4b30      	ldr	r3, [pc, #192]	@ (81005ac <main+0x11c>)
 81004ea:	781b      	ldrb	r3, [r3, #0]
 81004ec:	b2db      	uxtb	r3, r3
 81004ee:	2b00      	cmp	r3, #0
 81004f0:	d009      	beq.n	8100506 <main+0x76>
	  // First half of the interleaved buffer: adc_buf[0 .. 511]
		// -> 256 samples per channel into [0..255]
//		deinterleave_block(&adc_buf[0], ADC_BUF_LEN/2u,
//						   ch5_data, ch6_data, 0u);

		avg_interleaved_block(&adc_buf[0], ADC_BUF_LEN/2,
 81004f2:	4b2f      	ldr	r3, [pc, #188]	@ (81005b0 <main+0x120>)
 81004f4:	4a2f      	ldr	r2, [pc, #188]	@ (81005b4 <main+0x124>)
 81004f6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 81004fa:	4828      	ldr	r0, [pc, #160]	@ (810059c <main+0x10c>)
 81004fc:	f7ff ff1c 	bl	8100338 <avg_interleaved_block>
													   (uint16_t*)&ch5_avg_half, (uint16_t*)&ch6_avg_half);

   ch_pair_half_ready = 0;
 8100500:	4b2a      	ldr	r3, [pc, #168]	@ (81005ac <main+0x11c>)
 8100502:	2200      	movs	r2, #0
 8100504:	701a      	strb	r2, [r3, #0]
   // ch5_data[0..255] and ch6_data[0..255] just filled
   // e.g., compute quick stats on the first half
		   }

		   if (ch_pair_full_ready) {
 8100506:	4b2c      	ldr	r3, [pc, #176]	@ (81005b8 <main+0x128>)
 8100508:	781b      	ldrb	r3, [r3, #0]
 810050a:	b2db      	uxtb	r3, r3
 810050c:	2b00      	cmp	r3, #0
 810050e:	d028      	beq.n	8100562 <main+0xd2>
			   // Second half of the interleaved buffer: adc_buf[512 .. 1023]
			 		      // -> 256 samples per channel into [256..511]
//			 		      deinterleave_block(&adc_buf[ADC_BUF_LEN/2u], ADC_BUF_LEN/2u,
//			 		                         ch5_data, ch6_data, CH_SAMPLES/2u);

			 		     uint16_t a5 = 0, a6 = 0;
 8100510:	2300      	movs	r3, #0
 8100512:	80fb      	strh	r3, [r7, #6]
 8100514:	2300      	movs	r3, #0
 8100516:	80bb      	strh	r3, [r7, #4]
						 avg_interleaved_block(&adc_buf[0],ADC_BUF_LEN/2, &a5, &a6);
 8100518:	1d3b      	adds	r3, r7, #4
 810051a:	1dba      	adds	r2, r7, #6
 810051c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8100520:	481e      	ldr	r0, [pc, #120]	@ (810059c <main+0x10c>)
 8100522:	f7ff ff09 	bl	8100338 <avg_interleaved_block>
						 uint16_t b5 = 0, b6 = 0;
 8100526:	2300      	movs	r3, #0
 8100528:	807b      	strh	r3, [r7, #2]
 810052a:	2300      	movs	r3, #0
 810052c:	803b      	strh	r3, [r7, #0]
						 avg_interleaved_block(&adc_buf[ADC_BUF_LEN/2], ADC_BUF_LEN/2, &b5, &b6);
 810052e:	463b      	mov	r3, r7
 8100530:	1cba      	adds	r2, r7, #2
 8100532:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8100536:	4821      	ldr	r0, [pc, #132]	@ (81005bc <main+0x12c>)
 8100538:	f7ff fefe 	bl	8100338 <avg_interleaved_block>
						 ch5_avg_full = (uint16_t)(((uint32_t)a5 + b5) / 2u);
 810053c:	88fb      	ldrh	r3, [r7, #6]
 810053e:	461a      	mov	r2, r3
 8100540:	887b      	ldrh	r3, [r7, #2]
 8100542:	4413      	add	r3, r2
 8100544:	085b      	lsrs	r3, r3, #1
 8100546:	b29a      	uxth	r2, r3
 8100548:	4b1d      	ldr	r3, [pc, #116]	@ (81005c0 <main+0x130>)
 810054a:	801a      	strh	r2, [r3, #0]
						 ch6_avg_full = (uint16_t)(((uint32_t)a6 + b6) / 2u);
 810054c:	88bb      	ldrh	r3, [r7, #4]
 810054e:	461a      	mov	r2, r3
 8100550:	883b      	ldrh	r3, [r7, #0]
 8100552:	4413      	add	r3, r2
 8100554:	085b      	lsrs	r3, r3, #1
 8100556:	b29a      	uxth	r2, r3
 8100558:	4b1a      	ldr	r3, [pc, #104]	@ (81005c4 <main+0x134>)
 810055a:	801a      	strh	r2, [r3, #0]


		       ch_pair_full_ready = 0;
 810055c:	4b16      	ldr	r3, [pc, #88]	@ (81005b8 <main+0x128>)
 810055e:	2200      	movs	r2, #0
 8100560:	701a      	strb	r2, [r3, #0]





	  add_result = sum(32,48);
 8100562:	2130      	movs	r1, #48	@ 0x30
 8100564:	2020      	movs	r0, #32
 8100566:	f7ff ff5f 	bl	8100428 <sum>
 810056a:	4603      	mov	r3, r0
 810056c:	4a16      	ldr	r2, [pc, #88]	@ (81005c8 <main+0x138>)
 810056e:	6013      	str	r3, [r2, #0]
	  sub_result = diff(50, 25);
 8100570:	2119      	movs	r1, #25
 8100572:	2032      	movs	r0, #50	@ 0x32
 8100574:	f7ff ff66 	bl	8100444 <diff>
 8100578:	4603      	mov	r3, r0
 810057a:	4a14      	ldr	r2, [pc, #80]	@ (81005cc <main+0x13c>)
 810057c:	6013      	str	r3, [r2, #0]
	  mult_result = mult(20,10);
 810057e:	210a      	movs	r1, #10
 8100580:	2014      	movs	r0, #20
 8100582:	f7ff ff75 	bl	8100470 <mult>
 8100586:	4603      	mov	r3, r0
 8100588:	4a11      	ldr	r2, [pc, #68]	@ (81005d0 <main+0x140>)
 810058a:	6013      	str	r3, [r2, #0]

	  HAL_Delay(1000);
 810058c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8100590:	f000 fbf2 	bl	8100d78 <HAL_Delay>
	   if (ch_pair_half_ready)
 8100594:	e7a8      	b.n	81004e8 <main+0x58>
 8100596:	bf00      	nop
 8100598:	1000003c 	.word	0x1000003c
 810059c:	100001e0 	.word	0x100001e0
 81005a0:	100001e2 	.word	0x100001e2
 81005a4:	100009e0 	.word	0x100009e0
 81005a8:	10000118 	.word	0x10000118
 81005ac:	100011e0 	.word	0x100011e0
 81005b0:	100011e4 	.word	0x100011e4
 81005b4:	100011e2 	.word	0x100011e2
 81005b8:	100011e1 	.word	0x100011e1
 81005bc:	100005e0 	.word	0x100005e0
 81005c0:	100011e6 	.word	0x100011e6
 81005c4:	100011e8 	.word	0x100011e8
 81005c8:	100011ec 	.word	0x100011ec
 81005cc:	100011f0 	.word	0x100011f0
 81005d0:	100011f4 	.word	0x100011f4

081005d4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 81005d4:	b580      	push	{r7, lr}
 81005d6:	b088      	sub	sp, #32
 81005d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 81005da:	1d3b      	adds	r3, r7, #4
 81005dc:	2200      	movs	r2, #0
 81005de:	601a      	str	r2, [r3, #0]
 81005e0:	605a      	str	r2, [r3, #4]
 81005e2:	609a      	str	r2, [r3, #8]
 81005e4:	60da      	str	r2, [r3, #12]
 81005e6:	611a      	str	r2, [r3, #16]
 81005e8:	615a      	str	r2, [r3, #20]
 81005ea:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 81005ec:	4b32      	ldr	r3, [pc, #200]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 81005ee:	4a33      	ldr	r2, [pc, #204]	@ (81006bc <MX_ADC2_Init+0xe8>)
 81005f0:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 81005f2:	4b31      	ldr	r3, [pc, #196]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 81005f4:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 81005f8:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 81005fa:	4b2f      	ldr	r3, [pc, #188]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 81005fc:	2208      	movs	r2, #8
 81005fe:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8100600:	4b2d      	ldr	r3, [pc, #180]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 8100602:	2201      	movs	r2, #1
 8100604:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8100606:	4b2c      	ldr	r3, [pc, #176]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 8100608:	2208      	movs	r2, #8
 810060a:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 810060c:	4b2a      	ldr	r3, [pc, #168]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 810060e:	2200      	movs	r2, #0
 8100610:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8100612:	4b29      	ldr	r3, [pc, #164]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 8100614:	2201      	movs	r2, #1
 8100616:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 2;
 8100618:	4b27      	ldr	r3, [pc, #156]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 810061a:	2202      	movs	r2, #2
 810061c:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 810061e:	4b26      	ldr	r3, [pc, #152]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 8100620:	2200      	movs	r2, #0
 8100622:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8100624:	4b24      	ldr	r3, [pc, #144]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 8100626:	2200      	movs	r2, #0
 8100628:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 810062a:	4b23      	ldr	r3, [pc, #140]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 810062c:	2200      	movs	r2, #0
 810062e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 8100630:	4b21      	ldr	r3, [pc, #132]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 8100632:	2203      	movs	r2, #3
 8100634:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8100636:	4b20      	ldr	r3, [pc, #128]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 8100638:	2200      	movs	r2, #0
 810063a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 810063c:	4b1e      	ldr	r3, [pc, #120]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 810063e:	2200      	movs	r2, #0
 8100640:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8100642:	4b1d      	ldr	r3, [pc, #116]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 8100644:	2200      	movs	r2, #0
 8100646:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 810064a:	4b1b      	ldr	r3, [pc, #108]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 810064c:	2201      	movs	r2, #1
 810064e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8100650:	4819      	ldr	r0, [pc, #100]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 8100652:	f000 fe23 	bl	810129c <HAL_ADC_Init>
 8100656:	4603      	mov	r3, r0
 8100658:	2b00      	cmp	r3, #0
 810065a:	d001      	beq.n	8100660 <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 810065c:	f000 f978 	bl	8100950 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8100660:	4b17      	ldr	r3, [pc, #92]	@ (81006c0 <MX_ADC2_Init+0xec>)
 8100662:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8100664:	2306      	movs	r3, #6
 8100666:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 8100668:	2305      	movs	r3, #5
 810066a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 810066c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8100670:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8100672:	2304      	movs	r3, #4
 8100674:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8100676:	2300      	movs	r3, #0
 8100678:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 810067a:	2300      	movs	r3, #0
 810067c:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 810067e:	1d3b      	adds	r3, r7, #4
 8100680:	4619      	mov	r1, r3
 8100682:	480d      	ldr	r0, [pc, #52]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 8100684:	f001 fabe 	bl	8101c04 <HAL_ADC_ConfigChannel>
 8100688:	4603      	mov	r3, r0
 810068a:	2b00      	cmp	r3, #0
 810068c:	d001      	beq.n	8100692 <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 810068e:	f000 f95f 	bl	8100950 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8100692:	4b0c      	ldr	r3, [pc, #48]	@ (81006c4 <MX_ADC2_Init+0xf0>)
 8100694:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8100696:	230c      	movs	r3, #12
 8100698:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 810069a:	1d3b      	adds	r3, r7, #4
 810069c:	4619      	mov	r1, r3
 810069e:	4806      	ldr	r0, [pc, #24]	@ (81006b8 <MX_ADC2_Init+0xe4>)
 81006a0:	f001 fab0 	bl	8101c04 <HAL_ADC_ConfigChannel>
 81006a4:	4603      	mov	r3, r0
 81006a6:	2b00      	cmp	r3, #0
 81006a8:	d001      	beq.n	81006ae <MX_ADC2_Init+0xda>
  {
    Error_Handler();
 81006aa:	f000 f951 	bl	8100950 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 81006ae:	bf00      	nop
 81006b0:	3720      	adds	r7, #32
 81006b2:	46bd      	mov	sp, r7
 81006b4:	bd80      	pop	{r7, pc}
 81006b6:	bf00      	nop
 81006b8:	1000003c 	.word	0x1000003c
 81006bc:	40022100 	.word	0x40022100
 81006c0:	19200040 	.word	0x19200040
 81006c4:	14f00020 	.word	0x14f00020

081006c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 81006c8:	b580      	push	{r7, lr}
 81006ca:	b082      	sub	sp, #8
 81006cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 81006ce:	4b0d      	ldr	r3, [pc, #52]	@ (8100704 <MX_DMA_Init+0x3c>)
 81006d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81006d4:	4a0b      	ldr	r2, [pc, #44]	@ (8100704 <MX_DMA_Init+0x3c>)
 81006d6:	f043 0301 	orr.w	r3, r3, #1
 81006da:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 81006de:	4b09      	ldr	r3, [pc, #36]	@ (8100704 <MX_DMA_Init+0x3c>)
 81006e0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 81006e4:	f003 0301 	and.w	r3, r3, #1
 81006e8:	607b      	str	r3, [r7, #4]
 81006ea:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 81006ec:	2200      	movs	r2, #0
 81006ee:	2100      	movs	r1, #0
 81006f0:	200b      	movs	r0, #11
 81006f2:	f002 f9a4 	bl	8102a3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 81006f6:	200b      	movs	r0, #11
 81006f8:	f002 f9bb 	bl	8102a72 <HAL_NVIC_EnableIRQ>

}
 81006fc:	bf00      	nop
 81006fe:	3708      	adds	r7, #8
 8100700:	46bd      	mov	sp, r7
 8100702:	bd80      	pop	{r7, pc}
 8100704:	58024400 	.word	0x58024400

08100708 <MX_MDMA_Init>:
  *   hmdma_mdma_channel0_dma1_stream0_tc_0
  *   node_mdma_channel0_dma1_stream0_tc_1
  *   node_mdma_channel0_dma1_stream0_tc_2
  */
static void MX_MDMA_Init(void)
{
 8100708:	b580      	push	{r7, lr}
 810070a:	b096      	sub	sp, #88	@ 0x58
 810070c:	af00      	add	r7, sp, #0

  /* MDMA controller clock enable */
  __HAL_RCC_MDMA_CLK_ENABLE();
 810070e:	4b72      	ldr	r3, [pc, #456]	@ (81008d8 <MX_MDMA_Init+0x1d0>)
 8100710:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8100714:	4a70      	ldr	r2, [pc, #448]	@ (81008d8 <MX_MDMA_Init+0x1d0>)
 8100716:	f043 0301 	orr.w	r3, r3, #1
 810071a:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 810071e:	4b6e      	ldr	r3, [pc, #440]	@ (81008d8 <MX_MDMA_Init+0x1d0>)
 8100720:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8100724:	f003 0301 	and.w	r3, r3, #1
 8100728:	607b      	str	r3, [r7, #4]
 810072a:	687b      	ldr	r3, [r7, #4]
  /* Local variables */
  MDMA_LinkNodeConfTypeDef nodeConfig;

  /* Configure MDMA channel MDMA_Channel0 */
  /* Configure MDMA request hmdma_mdma_channel0_dma1_stream0_tc_0 on MDMA_Channel0 */
  hmdma_mdma_channel0_dma1_stream0_tc_0.Instance = MDMA_Channel0;
 810072c:	4b6b      	ldr	r3, [pc, #428]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 810072e:	4a6c      	ldr	r2, [pc, #432]	@ (81008e0 <MX_MDMA_Init+0x1d8>)
 8100730:	601a      	str	r2, [r3, #0]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 8100732:	4b6a      	ldr	r3, [pc, #424]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 8100734:	2200      	movs	r2, #0
 8100736:	605a      	str	r2, [r3, #4]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 8100738:	4b68      	ldr	r3, [pc, #416]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 810073a:	2200      	movs	r2, #0
 810073c:	609a      	str	r2, [r3, #8]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Priority = MDMA_PRIORITY_LOW;
 810073e:	4b67      	ldr	r3, [pc, #412]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 8100740:	2200      	movs	r2, #0
 8100742:	60da      	str	r2, [r3, #12]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8100744:	4b65      	ldr	r3, [pc, #404]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 8100746:	2200      	movs	r2, #0
 8100748:	611a      	str	r2, [r3, #16]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 810074a:	4b64      	ldr	r3, [pc, #400]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 810074c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 8100750:	615a      	str	r2, [r3, #20]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8100752:	4b62      	ldr	r3, [pc, #392]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 8100754:	f44f 6281 	mov.w	r2, #1032	@ 0x408
 8100758:	619a      	str	r2, [r3, #24]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 810075a:	4b60      	ldr	r3, [pc, #384]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 810075c:	2210      	movs	r2, #16
 810075e:	61da      	str	r2, [r3, #28]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 8100760:	4b5e      	ldr	r3, [pc, #376]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 8100762:	2240      	movs	r2, #64	@ 0x40
 8100764:	621a      	str	r2, [r3, #32]
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 8100766:	4b5d      	ldr	r3, [pc, #372]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 8100768:	2200      	movs	r2, #0
 810076a:	625a      	str	r2, [r3, #36]	@ 0x24
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.BufferTransferLength = 512;
 810076c:	4b5b      	ldr	r3, [pc, #364]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 810076e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8100772:	629a      	str	r2, [r3, #40]	@ 0x28
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBurst = MDMA_SOURCE_BURST_8BEATS;
 8100774:	4b59      	ldr	r3, [pc, #356]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 8100776:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 810077a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBurst = MDMA_DEST_BURST_16BEATS;
 810077c:	4b57      	ldr	r3, [pc, #348]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 810077e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8100782:	631a      	str	r2, [r3, #48]	@ 0x30
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.SourceBlockAddressOffset = 2;
 8100784:	4b55      	ldr	r3, [pc, #340]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 8100786:	2202      	movs	r2, #2
 8100788:	635a      	str	r2, [r3, #52]	@ 0x34
  hmdma_mdma_channel0_dma1_stream0_tc_0.Init.DestBlockAddressOffset = 0;
 810078a:	4b54      	ldr	r3, [pc, #336]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 810078c:	2200      	movs	r2, #0
 810078e:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_MDMA_Init(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 8100790:	4852      	ldr	r0, [pc, #328]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 8100792:	f004 fc0f 	bl	8104fb4 <HAL_MDMA_Init>
 8100796:	4603      	mov	r3, r0
 8100798:	2b00      	cmp	r3, #0
 810079a:	d001      	beq.n	81007a0 <MX_MDMA_Init+0x98>
  {
    Error_Handler();
 810079c:	f000 f8d8 	bl	8100950 <Error_Handler>
  }

  /* Configure post request address and data masks */
  if (HAL_MDMA_ConfigPostRequestMask(&hmdma_mdma_channel0_dma1_stream0_tc_0, 0, 0) != HAL_OK)
 81007a0:	2200      	movs	r2, #0
 81007a2:	2100      	movs	r1, #0
 81007a4:	484d      	ldr	r0, [pc, #308]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 81007a6:	f004 fc51 	bl	810504c <HAL_MDMA_ConfigPostRequestMask>
 81007aa:	4603      	mov	r3, r0
 81007ac:	2b00      	cmp	r3, #0
 81007ae:	d001      	beq.n	81007b4 <MX_MDMA_Init+0xac>
  {
    Error_Handler();
 81007b0:	f000 f8ce 	bl	8100950 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 81007b4:	2300      	movs	r3, #0
 81007b6:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 81007b8:	2300      	movs	r3, #0
 81007ba:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 81007bc:	2300      	movs	r3, #0
 81007be:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 81007c0:	2300      	movs	r3, #0
 81007c2:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 81007c4:	f44f 7381 	mov.w	r3, #258	@ 0x102
 81007c8:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 81007ca:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 81007ce:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 81007d0:	2310      	movs	r3, #16
 81007d2:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 81007d4:	2340      	movs	r3, #64	@ 0x40
 81007d6:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 81007d8:	2300      	movs	r3, #0
 81007da:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 81007dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 81007e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_8BEATS;
 81007e2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 81007e6:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_8BEATS;
 81007e8:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
 81007ec:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 81007ee:	2302      	movs	r3, #2
 81007f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 81007f2:	2300      	movs	r3, #0
 81007f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 81007f6:	2300      	movs	r3, #0
 81007f8:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 81007fa:	2300      	movs	r3, #0
 81007fc:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[1];
 81007fe:	4b39      	ldr	r3, [pc, #228]	@ (81008e4 <MX_MDMA_Init+0x1dc>)
 8100800:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch5_data[0];
 8100802:	4b39      	ldr	r3, [pc, #228]	@ (81008e8 <MX_MDMA_Init+0x1e0>)
 8100804:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 0;
 8100806:	2300      	movs	r3, #0
 8100808:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 810080a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 810080e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_1, &nodeConfig) != HAL_OK)
 8100810:	f107 0308 	add.w	r3, r7, #8
 8100814:	4619      	mov	r1, r3
 8100816:	4835      	ldr	r0, [pc, #212]	@ (81008ec <MX_MDMA_Init+0x1e4>)
 8100818:	f004 fc6a 	bl	81050f0 <HAL_MDMA_LinkedList_CreateNode>
 810081c:	4603      	mov	r3, r0
 810081e:	2b00      	cmp	r3, #0
 8100820:	d001      	beq.n	8100826 <MX_MDMA_Init+0x11e>
  {
    Error_Handler();
 8100822:	f000 f895 	bl	8100950 <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_1 */

  /* USER CODE END mdma_channel0_dma1_stream0_tc_1 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_1, 0) != HAL_OK)
 8100826:	2200      	movs	r2, #0
 8100828:	4930      	ldr	r1, [pc, #192]	@ (81008ec <MX_MDMA_Init+0x1e4>)
 810082a:	482c      	ldr	r0, [pc, #176]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 810082c:	f004 fd3c 	bl	81052a8 <HAL_MDMA_LinkedList_AddNode>
 8100830:	4603      	mov	r3, r0
 8100832:	2b00      	cmp	r3, #0
 8100834:	d001      	beq.n	810083a <MX_MDMA_Init+0x132>
  {
    Error_Handler();
 8100836:	f000 f88b 	bl	8100950 <Error_Handler>
  }

  /* Initialize MDMA link node according to specified parameters */
  nodeConfig.Init.Request = MDMA_REQUEST_DMA1_Stream0_TC;
 810083a:	2300      	movs	r3, #0
 810083c:	60bb      	str	r3, [r7, #8]
  nodeConfig.Init.TransferTriggerMode = MDMA_BUFFER_TRANSFER;
 810083e:	2300      	movs	r3, #0
 8100840:	60fb      	str	r3, [r7, #12]
  nodeConfig.Init.Priority = MDMA_PRIORITY_LOW;
 8100842:	2300      	movs	r3, #0
 8100844:	613b      	str	r3, [r7, #16]
  nodeConfig.Init.Endianness = MDMA_LITTLE_ENDIANNESS_PRESERVE;
 8100846:	2300      	movs	r3, #0
 8100848:	617b      	str	r3, [r7, #20]
  nodeConfig.Init.SourceInc = MDMA_SRC_INC_HALFWORD;
 810084a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 810084e:	61bb      	str	r3, [r7, #24]
  nodeConfig.Init.DestinationInc = MDMA_DEST_INC_HALFWORD;
 8100850:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 8100854:	61fb      	str	r3, [r7, #28]
  nodeConfig.Init.SourceDataSize = MDMA_SRC_DATASIZE_HALFWORD;
 8100856:	2310      	movs	r3, #16
 8100858:	623b      	str	r3, [r7, #32]
  nodeConfig.Init.DestDataSize = MDMA_DEST_DATASIZE_HALFWORD;
 810085a:	2340      	movs	r3, #64	@ 0x40
 810085c:	627b      	str	r3, [r7, #36]	@ 0x24
  nodeConfig.Init.DataAlignment = MDMA_DATAALIGN_RIGHT;
 810085e:	2300      	movs	r3, #0
 8100860:	62bb      	str	r3, [r7, #40]	@ 0x28
  nodeConfig.Init.BufferTransferLength = 512;
 8100862:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8100866:	62fb      	str	r3, [r7, #44]	@ 0x2c
  nodeConfig.Init.SourceBurst = MDMA_SOURCE_BURST_8BEATS;
 8100868:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 810086c:	633b      	str	r3, [r7, #48]	@ 0x30
  nodeConfig.Init.DestBurst = MDMA_DEST_BURST_16BEATS;
 810086e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8100872:	637b      	str	r3, [r7, #52]	@ 0x34
  nodeConfig.Init.SourceBlockAddressOffset = 2;
 8100874:	2302      	movs	r3, #2
 8100876:	63bb      	str	r3, [r7, #56]	@ 0x38
  nodeConfig.Init.DestBlockAddressOffset = 0;
 8100878:	2300      	movs	r3, #0
 810087a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  nodeConfig.PostRequestMaskAddress = 0;
 810087c:	2300      	movs	r3, #0
 810087e:	653b      	str	r3, [r7, #80]	@ 0x50
  nodeConfig.PostRequestMaskData = 0;
 8100880:	2300      	movs	r3, #0
 8100882:	657b      	str	r3, [r7, #84]	@ 0x54
  nodeConfig.SrcAddress = (uint32_t)&adc_buf[0];
 8100884:	4b1a      	ldr	r3, [pc, #104]	@ (81008f0 <MX_MDMA_Init+0x1e8>)
 8100886:	643b      	str	r3, [r7, #64]	@ 0x40
  nodeConfig.DstAddress = (uint32_t)&ch6_data[0];
 8100888:	4b1a      	ldr	r3, [pc, #104]	@ (81008f4 <MX_MDMA_Init+0x1ec>)
 810088a:	647b      	str	r3, [r7, #68]	@ 0x44
  nodeConfig.BlockDataLength = 1;
 810088c:	2301      	movs	r3, #1
 810088e:	64bb      	str	r3, [r7, #72]	@ 0x48
  nodeConfig.BlockCount = 512;
 8100890:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8100894:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_MDMA_LinkedList_CreateNode(&node_mdma_channel0_dma1_stream0_tc_2, &nodeConfig) != HAL_OK)
 8100896:	f107 0308 	add.w	r3, r7, #8
 810089a:	4619      	mov	r1, r3
 810089c:	4816      	ldr	r0, [pc, #88]	@ (81008f8 <MX_MDMA_Init+0x1f0>)
 810089e:	f004 fc27 	bl	81050f0 <HAL_MDMA_LinkedList_CreateNode>
 81008a2:	4603      	mov	r3, r0
 81008a4:	2b00      	cmp	r3, #0
 81008a6:	d001      	beq.n	81008ac <MX_MDMA_Init+0x1a4>
  {
    Error_Handler();
 81008a8:	f000 f852 	bl	8100950 <Error_Handler>
  /* USER CODE BEGIN mdma_channel0_dma1_stream0_tc_2 */

  /* USER CODE END mdma_channel0_dma1_stream0_tc_2 */

  /* Connect a node to the linked list */
  if (HAL_MDMA_LinkedList_AddNode(&hmdma_mdma_channel0_dma1_stream0_tc_0, &node_mdma_channel0_dma1_stream0_tc_2, 0) != HAL_OK)
 81008ac:	2200      	movs	r2, #0
 81008ae:	4912      	ldr	r1, [pc, #72]	@ (81008f8 <MX_MDMA_Init+0x1f0>)
 81008b0:	480a      	ldr	r0, [pc, #40]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 81008b2:	f004 fcf9 	bl	81052a8 <HAL_MDMA_LinkedList_AddNode>
 81008b6:	4603      	mov	r3, r0
 81008b8:	2b00      	cmp	r3, #0
 81008ba:	d001      	beq.n	81008c0 <MX_MDMA_Init+0x1b8>
  {
    Error_Handler();
 81008bc:	f000 f848 	bl	8100950 <Error_Handler>
  }

  /* Make the linked list circular by connecting the last node to the first */
  if (HAL_MDMA_LinkedList_EnableCircularMode(&hmdma_mdma_channel0_dma1_stream0_tc_0) != HAL_OK)
 81008c0:	4806      	ldr	r0, [pc, #24]	@ (81008dc <MX_MDMA_Init+0x1d4>)
 81008c2:	f004 fdb5 	bl	8105430 <HAL_MDMA_LinkedList_EnableCircularMode>
 81008c6:	4603      	mov	r3, r0
 81008c8:	2b00      	cmp	r3, #0
 81008ca:	d001      	beq.n	81008d0 <MX_MDMA_Init+0x1c8>
  {
    Error_Handler();
 81008cc:	f000 f840 	bl	8100950 <Error_Handler>
  }

}
 81008d0:	bf00      	nop
 81008d2:	3758      	adds	r7, #88	@ 0x58
 81008d4:	46bd      	mov	sp, r7
 81008d6:	bd80      	pop	{r7, pc}
 81008d8:	58024400 	.word	0x58024400
 81008dc:	10000118 	.word	0x10000118
 81008e0:	52000040 	.word	0x52000040
 81008e4:	100001e2 	.word	0x100001e2
 81008e8:	100009e0 	.word	0x100009e0
 81008ec:	10000184 	.word	0x10000184
 81008f0:	100001e0 	.word	0x100001e0
 81008f4:	10000de0 	.word	0x10000de0
 81008f8:	100001ac 	.word	0x100001ac

081008fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 81008fc:	b480      	push	{r7}
 81008fe:	b083      	sub	sp, #12
 8100900:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8100902:	4b12      	ldr	r3, [pc, #72]	@ (810094c <MX_GPIO_Init+0x50>)
 8100904:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100908:	4a10      	ldr	r2, [pc, #64]	@ (810094c <MX_GPIO_Init+0x50>)
 810090a:	f043 0302 	orr.w	r3, r3, #2
 810090e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100912:	4b0e      	ldr	r3, [pc, #56]	@ (810094c <MX_GPIO_Init+0x50>)
 8100914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100918:	f003 0302 	and.w	r3, r3, #2
 810091c:	607b      	str	r3, [r7, #4]
 810091e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8100920:	4b0a      	ldr	r3, [pc, #40]	@ (810094c <MX_GPIO_Init+0x50>)
 8100922:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100926:	4a09      	ldr	r2, [pc, #36]	@ (810094c <MX_GPIO_Init+0x50>)
 8100928:	f043 0320 	orr.w	r3, r3, #32
 810092c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100930:	4b06      	ldr	r3, [pc, #24]	@ (810094c <MX_GPIO_Init+0x50>)
 8100932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100936:	f003 0320 	and.w	r3, r3, #32
 810093a:	603b      	str	r3, [r7, #0]
 810093c:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 810093e:	bf00      	nop
 8100940:	370c      	adds	r7, #12
 8100942:	46bd      	mov	sp, r7
 8100944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100948:	4770      	bx	lr
 810094a:	bf00      	nop
 810094c:	58024400 	.word	0x58024400

08100950 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100950:	b480      	push	{r7}
 8100952:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100954:	b672      	cpsid	i
}
 8100956:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100958:	bf00      	nop
 810095a:	e7fd      	b.n	8100958 <Error_Handler+0x8>

0810095c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 810095c:	b480      	push	{r7}
 810095e:	b083      	sub	sp, #12
 8100960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100962:	4b0a      	ldr	r3, [pc, #40]	@ (810098c <HAL_MspInit+0x30>)
 8100964:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100968:	4a08      	ldr	r2, [pc, #32]	@ (810098c <HAL_MspInit+0x30>)
 810096a:	f043 0302 	orr.w	r3, r3, #2
 810096e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8100972:	4b06      	ldr	r3, [pc, #24]	@ (810098c <HAL_MspInit+0x30>)
 8100974:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8100978:	f003 0302 	and.w	r3, r3, #2
 810097c:	607b      	str	r3, [r7, #4]
 810097e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100980:	bf00      	nop
 8100982:	370c      	adds	r7, #12
 8100984:	46bd      	mov	sp, r7
 8100986:	f85d 7b04 	ldr.w	r7, [sp], #4
 810098a:	4770      	bx	lr
 810098c:	58024400 	.word	0x58024400

08100990 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8100990:	b580      	push	{r7, lr}
 8100992:	b0bc      	sub	sp, #240	@ 0xf0
 8100994:	af00      	add	r7, sp, #0
 8100996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100998:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 810099c:	2200      	movs	r2, #0
 810099e:	601a      	str	r2, [r3, #0]
 81009a0:	605a      	str	r2, [r3, #4]
 81009a2:	609a      	str	r2, [r3, #8]
 81009a4:	60da      	str	r2, [r3, #12]
 81009a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81009a8:	f107 0318 	add.w	r3, r7, #24
 81009ac:	22c0      	movs	r2, #192	@ 0xc0
 81009ae:	2100      	movs	r1, #0
 81009b0:	4618      	mov	r0, r3
 81009b2:	f007 fdc7 	bl	8108544 <memset>
  if(hadc->Instance==ADC2)
 81009b6:	687b      	ldr	r3, [r7, #4]
 81009b8:	681b      	ldr	r3, [r3, #0]
 81009ba:	4a57      	ldr	r2, [pc, #348]	@ (8100b18 <HAL_ADC_MspInit+0x188>)
 81009bc:	4293      	cmp	r3, r2
 81009be:	f040 80a7 	bne.w	8100b10 <HAL_ADC_MspInit+0x180>

    /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 81009c2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 81009c6:	f04f 0300 	mov.w	r3, #0
 81009ca:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 4;
 81009ce:	2304      	movs	r3, #4
 81009d0:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 10;
 81009d2:	230a      	movs	r3, #10
 81009d4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 81009d6:	2302      	movs	r3, #2
 81009d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 81009da:	2302      	movs	r3, #2
 81009dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 81009de:	2302      	movs	r3, #2
 81009e0:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 81009e2:	23c0      	movs	r3, #192	@ 0xc0
 81009e4:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 81009e6:	2320      	movs	r3, #32
 81009e8:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 81009ea:	2300      	movs	r3, #0
 81009ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 81009ee:	2300      	movs	r3, #0
 81009f0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81009f4:	f107 0318 	add.w	r3, r7, #24
 81009f8:	4618      	mov	r0, r3
 81009fa:	f005 f8a5 	bl	8105b48 <HAL_RCCEx_PeriphCLKConfig>
 81009fe:	4603      	mov	r3, r0
 8100a00:	2b00      	cmp	r3, #0
 8100a02:	d001      	beq.n	8100a08 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8100a04:	f7ff ffa4 	bl	8100950 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8100a08:	4b44      	ldr	r3, [pc, #272]	@ (8100b1c <HAL_ADC_MspInit+0x18c>)
 8100a0a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100a0e:	4a43      	ldr	r2, [pc, #268]	@ (8100b1c <HAL_ADC_MspInit+0x18c>)
 8100a10:	f043 0320 	orr.w	r3, r3, #32
 8100a14:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100a18:	4b40      	ldr	r3, [pc, #256]	@ (8100b1c <HAL_ADC_MspInit+0x18c>)
 8100a1a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100a1e:	f003 0320 	and.w	r3, r3, #32
 8100a22:	617b      	str	r3, [r7, #20]
 8100a24:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100a26:	4b3d      	ldr	r3, [pc, #244]	@ (8100b1c <HAL_ADC_MspInit+0x18c>)
 8100a28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100a2c:	4a3b      	ldr	r2, [pc, #236]	@ (8100b1c <HAL_ADC_MspInit+0x18c>)
 8100a2e:	f043 0302 	orr.w	r3, r3, #2
 8100a32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100a36:	4b39      	ldr	r3, [pc, #228]	@ (8100b1c <HAL_ADC_MspInit+0x18c>)
 8100a38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100a3c:	f003 0302 	and.w	r3, r3, #2
 8100a40:	613b      	str	r3, [r7, #16]
 8100a42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8100a44:	4b35      	ldr	r3, [pc, #212]	@ (8100b1c <HAL_ADC_MspInit+0x18c>)
 8100a46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100a4a:	4a34      	ldr	r2, [pc, #208]	@ (8100b1c <HAL_ADC_MspInit+0x18c>)
 8100a4c:	f043 0320 	orr.w	r3, r3, #32
 8100a50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8100a54:	4b31      	ldr	r3, [pc, #196]	@ (8100b1c <HAL_ADC_MspInit+0x18c>)
 8100a56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8100a5a:	f003 0320 	and.w	r3, r3, #32
 8100a5e:	60fb      	str	r3, [r7, #12]
 8100a60:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PB1     ------> ADC2_INP5
    PF14     ------> ADC2_INP6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8100a62:	2302      	movs	r3, #2
 8100a64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8100a68:	2303      	movs	r3, #3
 8100a6a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100a6e:	2300      	movs	r3, #0
 8100a70:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8100a74:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8100a78:	4619      	mov	r1, r3
 8100a7a:	4829      	ldr	r0, [pc, #164]	@ (8100b20 <HAL_ADC_MspInit+0x190>)
 8100a7c:	f004 f8ea 	bl	8104c54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8100a80:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8100a84:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8100a88:	2303      	movs	r3, #3
 8100a8a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100a8e:	2300      	movs	r3, #0
 8100a90:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8100a94:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8100a98:	4619      	mov	r1, r3
 8100a9a:	4822      	ldr	r0, [pc, #136]	@ (8100b24 <HAL_ADC_MspInit+0x194>)
 8100a9c:	f004 f8da 	bl	8104c54 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Stream0;
 8100aa0:	4b21      	ldr	r3, [pc, #132]	@ (8100b28 <HAL_ADC_MspInit+0x198>)
 8100aa2:	4a22      	ldr	r2, [pc, #136]	@ (8100b2c <HAL_ADC_MspInit+0x19c>)
 8100aa4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8100aa6:	4b20      	ldr	r3, [pc, #128]	@ (8100b28 <HAL_ADC_MspInit+0x198>)
 8100aa8:	220a      	movs	r2, #10
 8100aaa:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8100aac:	4b1e      	ldr	r3, [pc, #120]	@ (8100b28 <HAL_ADC_MspInit+0x198>)
 8100aae:	2200      	movs	r2, #0
 8100ab0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8100ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8100b28 <HAL_ADC_MspInit+0x198>)
 8100ab4:	2200      	movs	r2, #0
 8100ab6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8100ab8:	4b1b      	ldr	r3, [pc, #108]	@ (8100b28 <HAL_ADC_MspInit+0x198>)
 8100aba:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8100abe:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8100ac0:	4b19      	ldr	r3, [pc, #100]	@ (8100b28 <HAL_ADC_MspInit+0x198>)
 8100ac2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8100ac6:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8100ac8:	4b17      	ldr	r3, [pc, #92]	@ (8100b28 <HAL_ADC_MspInit+0x198>)
 8100aca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8100ace:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8100ad0:	4b15      	ldr	r3, [pc, #84]	@ (8100b28 <HAL_ADC_MspInit+0x198>)
 8100ad2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8100ad6:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8100ad8:	4b13      	ldr	r3, [pc, #76]	@ (8100b28 <HAL_ADC_MspInit+0x198>)
 8100ada:	2200      	movs	r2, #0
 8100adc:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8100ade:	4b12      	ldr	r3, [pc, #72]	@ (8100b28 <HAL_ADC_MspInit+0x198>)
 8100ae0:	2200      	movs	r2, #0
 8100ae2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8100ae4:	4810      	ldr	r0, [pc, #64]	@ (8100b28 <HAL_ADC_MspInit+0x198>)
 8100ae6:	f001 ffdf 	bl	8102aa8 <HAL_DMA_Init>
 8100aea:	4603      	mov	r3, r0
 8100aec:	2b00      	cmp	r3, #0
 8100aee:	d001      	beq.n	8100af4 <HAL_ADC_MspInit+0x164>
    {
      Error_Handler();
 8100af0:	f7ff ff2e 	bl	8100950 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8100af4:	687b      	ldr	r3, [r7, #4]
 8100af6:	4a0c      	ldr	r2, [pc, #48]	@ (8100b28 <HAL_ADC_MspInit+0x198>)
 8100af8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8100afa:	4a0b      	ldr	r2, [pc, #44]	@ (8100b28 <HAL_ADC_MspInit+0x198>)
 8100afc:	687b      	ldr	r3, [r7, #4]
 8100afe:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8100b00:	2200      	movs	r2, #0
 8100b02:	2100      	movs	r1, #0
 8100b04:	2012      	movs	r0, #18
 8100b06:	f001 ff9a 	bl	8102a3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8100b0a:	2012      	movs	r0, #18
 8100b0c:	f001 ffb1 	bl	8102a72 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC2_MspInit 1 */

  }

}
 8100b10:	bf00      	nop
 8100b12:	37f0      	adds	r7, #240	@ 0xf0
 8100b14:	46bd      	mov	sp, r7
 8100b16:	bd80      	pop	{r7, pc}
 8100b18:	40022100 	.word	0x40022100
 8100b1c:	58024400 	.word	0x58024400
 8100b20:	58020400 	.word	0x58020400
 8100b24:	58021400 	.word	0x58021400
 8100b28:	100000a0 	.word	0x100000a0
 8100b2c:	40020010 	.word	0x40020010

08100b30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100b30:	b480      	push	{r7}
 8100b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8100b34:	bf00      	nop
 8100b36:	e7fd      	b.n	8100b34 <NMI_Handler+0x4>

08100b38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8100b38:	b480      	push	{r7}
 8100b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100b3c:	bf00      	nop
 8100b3e:	e7fd      	b.n	8100b3c <HardFault_Handler+0x4>

08100b40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100b40:	b480      	push	{r7}
 8100b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100b44:	bf00      	nop
 8100b46:	e7fd      	b.n	8100b44 <MemManage_Handler+0x4>

08100b48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8100b48:	b480      	push	{r7}
 8100b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8100b4c:	bf00      	nop
 8100b4e:	e7fd      	b.n	8100b4c <BusFault_Handler+0x4>

08100b50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100b50:	b480      	push	{r7}
 8100b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100b54:	bf00      	nop
 8100b56:	e7fd      	b.n	8100b54 <UsageFault_Handler+0x4>

08100b58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8100b58:	b480      	push	{r7}
 8100b5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8100b5c:	bf00      	nop
 8100b5e:	46bd      	mov	sp, r7
 8100b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b64:	4770      	bx	lr

08100b66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100b66:	b480      	push	{r7}
 8100b68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8100b6a:	bf00      	nop
 8100b6c:	46bd      	mov	sp, r7
 8100b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b72:	4770      	bx	lr

08100b74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8100b74:	b480      	push	{r7}
 8100b76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8100b78:	bf00      	nop
 8100b7a:	46bd      	mov	sp, r7
 8100b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100b80:	4770      	bx	lr

08100b82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8100b82:	b580      	push	{r7, lr}
 8100b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8100b86:	f000 f8d7 	bl	8100d38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8100b8a:	bf00      	nop
 8100b8c:	bd80      	pop	{r7, pc}
	...

08100b90 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8100b90:	b580      	push	{r7, lr}
 8100b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8100b94:	4802      	ldr	r0, [pc, #8]	@ (8100ba0 <DMA1_Stream0_IRQHandler+0x10>)
 8100b96:	f002 fd4b 	bl	8103630 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8100b9a:	bf00      	nop
 8100b9c:	bd80      	pop	{r7, pc}
 8100b9e:	bf00      	nop
 8100ba0:	100000a0 	.word	0x100000a0

08100ba4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8100ba4:	b580      	push	{r7, lr}
 8100ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8100ba8:	4802      	ldr	r0, [pc, #8]	@ (8100bb4 <ADC_IRQHandler+0x10>)
 8100baa:	f000 fddd 	bl	8101768 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8100bae:	bf00      	nop
 8100bb0:	bd80      	pop	{r7, pc}
 8100bb2:	bf00      	nop
 8100bb4:	1000003c 	.word	0x1000003c

08100bb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100bb8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8100bf4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8100bbc:	f7ff fba4 	bl	8100308 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8100bc0:	f7ff fb8a 	bl	81002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100bc4:	480c      	ldr	r0, [pc, #48]	@ (8100bf8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100bc6:	490d      	ldr	r1, [pc, #52]	@ (8100bfc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8100c00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8100bca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100bcc:	e002      	b.n	8100bd4 <LoopCopyDataInit>

08100bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8100bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8100bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8100bd2:	3304      	adds	r3, #4

08100bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100bd8:	d3f9      	bcc.n	8100bce <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8100bda:	4a0a      	ldr	r2, [pc, #40]	@ (8100c04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100bdc:	4c0a      	ldr	r4, [pc, #40]	@ (8100c08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8100bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8100be0:	e001      	b.n	8100be6 <LoopFillZerobss>

08100be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8100be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100be4:	3204      	adds	r2, #4

08100be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100be8:	d3fb      	bcc.n	8100be2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8100bea:	f007 fcb3 	bl	8108554 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8100bee:	f7ff fc4f 	bl	8100490 <main>
  bx  lr
 8100bf2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100bf4:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100bf8:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100bfc:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 8100c00:	081085d4 	.word	0x081085d4
  ldr r2, =_sbss
 8100c04:	10000020 	.word	0x10000020
  ldr r4, =_ebss
 8100c08:	100011fc 	.word	0x100011fc

08100c0c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8100c0c:	e7fe      	b.n	8100c0c <ADC3_IRQHandler>
	...

08100c10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8100c10:	b580      	push	{r7, lr}
 8100c12:	b082      	sub	sp, #8
 8100c14:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8100c16:	4b28      	ldr	r3, [pc, #160]	@ (8100cb8 <HAL_Init+0xa8>)
 8100c18:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100c1c:	4a26      	ldr	r2, [pc, #152]	@ (8100cb8 <HAL_Init+0xa8>)
 8100c1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8100c22:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8100c26:	4b24      	ldr	r3, [pc, #144]	@ (8100cb8 <HAL_Init+0xa8>)
 8100c28:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8100c2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8100c30:	603b      	str	r3, [r7, #0]
 8100c32:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8100c34:	4b21      	ldr	r3, [pc, #132]	@ (8100cbc <HAL_Init+0xac>)
 8100c36:	681b      	ldr	r3, [r3, #0]
 8100c38:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 8100c3c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8100c40:	4a1e      	ldr	r2, [pc, #120]	@ (8100cbc <HAL_Init+0xac>)
 8100c42:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8100c46:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8100c48:	4b1c      	ldr	r3, [pc, #112]	@ (8100cbc <HAL_Init+0xac>)
 8100c4a:	681b      	ldr	r3, [r3, #0]
 8100c4c:	4a1b      	ldr	r2, [pc, #108]	@ (8100cbc <HAL_Init+0xac>)
 8100c4e:	f043 0301 	orr.w	r3, r3, #1
 8100c52:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8100c54:	2003      	movs	r0, #3
 8100c56:	f001 fee7 	bl	8102a28 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8100c5a:	f004 fdb3 	bl	81057c4 <HAL_RCC_GetSysClockFreq>
 8100c5e:	4602      	mov	r2, r0
 8100c60:	4b15      	ldr	r3, [pc, #84]	@ (8100cb8 <HAL_Init+0xa8>)
 8100c62:	699b      	ldr	r3, [r3, #24]
 8100c64:	0a1b      	lsrs	r3, r3, #8
 8100c66:	f003 030f 	and.w	r3, r3, #15
 8100c6a:	4915      	ldr	r1, [pc, #84]	@ (8100cc0 <HAL_Init+0xb0>)
 8100c6c:	5ccb      	ldrb	r3, [r1, r3]
 8100c6e:	f003 031f 	and.w	r3, r3, #31
 8100c72:	fa22 f303 	lsr.w	r3, r2, r3
 8100c76:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100c78:	4b0f      	ldr	r3, [pc, #60]	@ (8100cb8 <HAL_Init+0xa8>)
 8100c7a:	699b      	ldr	r3, [r3, #24]
 8100c7c:	f003 030f 	and.w	r3, r3, #15
 8100c80:	4a0f      	ldr	r2, [pc, #60]	@ (8100cc0 <HAL_Init+0xb0>)
 8100c82:	5cd3      	ldrb	r3, [r2, r3]
 8100c84:	f003 031f 	and.w	r3, r3, #31
 8100c88:	687a      	ldr	r2, [r7, #4]
 8100c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8100c8e:	4a0d      	ldr	r2, [pc, #52]	@ (8100cc4 <HAL_Init+0xb4>)
 8100c90:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8100c92:	4b0c      	ldr	r3, [pc, #48]	@ (8100cc4 <HAL_Init+0xb4>)
 8100c94:	681b      	ldr	r3, [r3, #0]
 8100c96:	4a0c      	ldr	r2, [pc, #48]	@ (8100cc8 <HAL_Init+0xb8>)
 8100c98:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100c9a:	2000      	movs	r0, #0
 8100c9c:	f000 f816 	bl	8100ccc <HAL_InitTick>
 8100ca0:	4603      	mov	r3, r0
 8100ca2:	2b00      	cmp	r3, #0
 8100ca4:	d001      	beq.n	8100caa <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100ca6:	2301      	movs	r3, #1
 8100ca8:	e002      	b.n	8100cb0 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100caa:	f7ff fe57 	bl	810095c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8100cae:	2300      	movs	r3, #0
}
 8100cb0:	4618      	mov	r0, r3
 8100cb2:	3708      	adds	r7, #8
 8100cb4:	46bd      	mov	sp, r7
 8100cb6:	bd80      	pop	{r7, pc}
 8100cb8:	58024400 	.word	0x58024400
 8100cbc:	40024400 	.word	0x40024400
 8100cc0:	081085b4 	.word	0x081085b4
 8100cc4:	10000004 	.word	0x10000004
 8100cc8:	10000000 	.word	0x10000000

08100ccc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8100ccc:	b580      	push	{r7, lr}
 8100cce:	b082      	sub	sp, #8
 8100cd0:	af00      	add	r7, sp, #0
 8100cd2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8100cd4:	4b15      	ldr	r3, [pc, #84]	@ (8100d2c <HAL_InitTick+0x60>)
 8100cd6:	781b      	ldrb	r3, [r3, #0]
 8100cd8:	2b00      	cmp	r3, #0
 8100cda:	d101      	bne.n	8100ce0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8100cdc:	2301      	movs	r3, #1
 8100cde:	e021      	b.n	8100d24 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8100ce0:	4b13      	ldr	r3, [pc, #76]	@ (8100d30 <HAL_InitTick+0x64>)
 8100ce2:	681a      	ldr	r2, [r3, #0]
 8100ce4:	4b11      	ldr	r3, [pc, #68]	@ (8100d2c <HAL_InitTick+0x60>)
 8100ce6:	781b      	ldrb	r3, [r3, #0]
 8100ce8:	4619      	mov	r1, r3
 8100cea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8100cee:	fbb3 f3f1 	udiv	r3, r3, r1
 8100cf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8100cf6:	4618      	mov	r0, r3
 8100cf8:	f001 fec9 	bl	8102a8e <HAL_SYSTICK_Config>
 8100cfc:	4603      	mov	r3, r0
 8100cfe:	2b00      	cmp	r3, #0
 8100d00:	d001      	beq.n	8100d06 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8100d02:	2301      	movs	r3, #1
 8100d04:	e00e      	b.n	8100d24 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8100d06:	687b      	ldr	r3, [r7, #4]
 8100d08:	2b0f      	cmp	r3, #15
 8100d0a:	d80a      	bhi.n	8100d22 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8100d0c:	2200      	movs	r2, #0
 8100d0e:	6879      	ldr	r1, [r7, #4]
 8100d10:	f04f 30ff 	mov.w	r0, #4294967295
 8100d14:	f001 fe93 	bl	8102a3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8100d18:	4a06      	ldr	r2, [pc, #24]	@ (8100d34 <HAL_InitTick+0x68>)
 8100d1a:	687b      	ldr	r3, [r7, #4]
 8100d1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8100d1e:	2300      	movs	r3, #0
 8100d20:	e000      	b.n	8100d24 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8100d22:	2301      	movs	r3, #1
}
 8100d24:	4618      	mov	r0, r3
 8100d26:	3708      	adds	r7, #8
 8100d28:	46bd      	mov	sp, r7
 8100d2a:	bd80      	pop	{r7, pc}
 8100d2c:	1000000c 	.word	0x1000000c
 8100d30:	10000000 	.word	0x10000000
 8100d34:	10000008 	.word	0x10000008

08100d38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100d38:	b480      	push	{r7}
 8100d3a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8100d3c:	4b06      	ldr	r3, [pc, #24]	@ (8100d58 <HAL_IncTick+0x20>)
 8100d3e:	781b      	ldrb	r3, [r3, #0]
 8100d40:	461a      	mov	r2, r3
 8100d42:	4b06      	ldr	r3, [pc, #24]	@ (8100d5c <HAL_IncTick+0x24>)
 8100d44:	681b      	ldr	r3, [r3, #0]
 8100d46:	4413      	add	r3, r2
 8100d48:	4a04      	ldr	r2, [pc, #16]	@ (8100d5c <HAL_IncTick+0x24>)
 8100d4a:	6013      	str	r3, [r2, #0]
}
 8100d4c:	bf00      	nop
 8100d4e:	46bd      	mov	sp, r7
 8100d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d54:	4770      	bx	lr
 8100d56:	bf00      	nop
 8100d58:	1000000c 	.word	0x1000000c
 8100d5c:	100011f8 	.word	0x100011f8

08100d60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8100d60:	b480      	push	{r7}
 8100d62:	af00      	add	r7, sp, #0
  return uwTick;
 8100d64:	4b03      	ldr	r3, [pc, #12]	@ (8100d74 <HAL_GetTick+0x14>)
 8100d66:	681b      	ldr	r3, [r3, #0]
}
 8100d68:	4618      	mov	r0, r3
 8100d6a:	46bd      	mov	sp, r7
 8100d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d70:	4770      	bx	lr
 8100d72:	bf00      	nop
 8100d74:	100011f8 	.word	0x100011f8

08100d78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8100d78:	b580      	push	{r7, lr}
 8100d7a:	b084      	sub	sp, #16
 8100d7c:	af00      	add	r7, sp, #0
 8100d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8100d80:	f7ff ffee 	bl	8100d60 <HAL_GetTick>
 8100d84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8100d86:	687b      	ldr	r3, [r7, #4]
 8100d88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8100d8a:	68fb      	ldr	r3, [r7, #12]
 8100d8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8100d90:	d005      	beq.n	8100d9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8100d92:	4b0a      	ldr	r3, [pc, #40]	@ (8100dbc <HAL_Delay+0x44>)
 8100d94:	781b      	ldrb	r3, [r3, #0]
 8100d96:	461a      	mov	r2, r3
 8100d98:	68fb      	ldr	r3, [r7, #12]
 8100d9a:	4413      	add	r3, r2
 8100d9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8100d9e:	bf00      	nop
 8100da0:	f7ff ffde 	bl	8100d60 <HAL_GetTick>
 8100da4:	4602      	mov	r2, r0
 8100da6:	68bb      	ldr	r3, [r7, #8]
 8100da8:	1ad3      	subs	r3, r2, r3
 8100daa:	68fa      	ldr	r2, [r7, #12]
 8100dac:	429a      	cmp	r2, r3
 8100dae:	d8f7      	bhi.n	8100da0 <HAL_Delay+0x28>
  {
  }
}
 8100db0:	bf00      	nop
 8100db2:	bf00      	nop
 8100db4:	3710      	adds	r7, #16
 8100db6:	46bd      	mov	sp, r7
 8100db8:	bd80      	pop	{r7, pc}
 8100dba:	bf00      	nop
 8100dbc:	1000000c 	.word	0x1000000c

08100dc0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8100dc0:	b480      	push	{r7}
 8100dc2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8100dc4:	4b03      	ldr	r3, [pc, #12]	@ (8100dd4 <HAL_GetREVID+0x14>)
 8100dc6:	681b      	ldr	r3, [r3, #0]
 8100dc8:	0c1b      	lsrs	r3, r3, #16
}
 8100dca:	4618      	mov	r0, r3
 8100dcc:	46bd      	mov	sp, r7
 8100dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100dd2:	4770      	bx	lr
 8100dd4:	5c001000 	.word	0x5c001000

08100dd8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8100dd8:	b480      	push	{r7}
 8100dda:	b083      	sub	sp, #12
 8100ddc:	af00      	add	r7, sp, #0
 8100dde:	6078      	str	r0, [r7, #4]
 8100de0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8100de2:	687b      	ldr	r3, [r7, #4]
 8100de4:	689b      	ldr	r3, [r3, #8]
 8100de6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8100dea:	683b      	ldr	r3, [r7, #0]
 8100dec:	431a      	orrs	r2, r3
 8100dee:	687b      	ldr	r3, [r7, #4]
 8100df0:	609a      	str	r2, [r3, #8]
}
 8100df2:	bf00      	nop
 8100df4:	370c      	adds	r7, #12
 8100df6:	46bd      	mov	sp, r7
 8100df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100dfc:	4770      	bx	lr

08100dfe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8100dfe:	b480      	push	{r7}
 8100e00:	b083      	sub	sp, #12
 8100e02:	af00      	add	r7, sp, #0
 8100e04:	6078      	str	r0, [r7, #4]
 8100e06:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8100e08:	687b      	ldr	r3, [r7, #4]
 8100e0a:	689b      	ldr	r3, [r3, #8]
 8100e0c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8100e10:	683b      	ldr	r3, [r7, #0]
 8100e12:	431a      	orrs	r2, r3
 8100e14:	687b      	ldr	r3, [r7, #4]
 8100e16:	609a      	str	r2, [r3, #8]
}
 8100e18:	bf00      	nop
 8100e1a:	370c      	adds	r7, #12
 8100e1c:	46bd      	mov	sp, r7
 8100e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e22:	4770      	bx	lr

08100e24 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8100e24:	b480      	push	{r7}
 8100e26:	b083      	sub	sp, #12
 8100e28:	af00      	add	r7, sp, #0
 8100e2a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8100e2c:	687b      	ldr	r3, [r7, #4]
 8100e2e:	689b      	ldr	r3, [r3, #8]
 8100e30:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8100e34:	4618      	mov	r0, r3
 8100e36:	370c      	adds	r7, #12
 8100e38:	46bd      	mov	sp, r7
 8100e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e3e:	4770      	bx	lr

08100e40 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8100e40:	b480      	push	{r7}
 8100e42:	b087      	sub	sp, #28
 8100e44:	af00      	add	r7, sp, #0
 8100e46:	6078      	str	r0, [r7, #4]
 8100e48:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8100e4a:	683b      	ldr	r3, [r7, #0]
 8100e4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8100e50:	2b00      	cmp	r3, #0
 8100e52:	d107      	bne.n	8100e64 <LL_ADC_SetChannelPreselection+0x24>
 8100e54:	683b      	ldr	r3, [r7, #0]
 8100e56:	0e9b      	lsrs	r3, r3, #26
 8100e58:	f003 031f 	and.w	r3, r3, #31
 8100e5c:	2201      	movs	r2, #1
 8100e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8100e62:	e015      	b.n	8100e90 <LL_ADC_SetChannelPreselection+0x50>
 8100e64:	683b      	ldr	r3, [r7, #0]
 8100e66:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8100e68:	693b      	ldr	r3, [r7, #16]
 8100e6a:	fa93 f3a3 	rbit	r3, r3
 8100e6e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8100e70:	68fb      	ldr	r3, [r7, #12]
 8100e72:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8100e74:	697b      	ldr	r3, [r7, #20]
 8100e76:	2b00      	cmp	r3, #0
 8100e78:	d101      	bne.n	8100e7e <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8100e7a:	2320      	movs	r3, #32
 8100e7c:	e003      	b.n	8100e86 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8100e7e:	697b      	ldr	r3, [r7, #20]
 8100e80:	fab3 f383 	clz	r3, r3
 8100e84:	b2db      	uxtb	r3, r3
 8100e86:	f003 031f 	and.w	r3, r3, #31
 8100e8a:	2201      	movs	r2, #1
 8100e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8100e90:	687a      	ldr	r2, [r7, #4]
 8100e92:	69d2      	ldr	r2, [r2, #28]
 8100e94:	431a      	orrs	r2, r3
 8100e96:	687b      	ldr	r3, [r7, #4]
 8100e98:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8100e9a:	bf00      	nop
 8100e9c:	371c      	adds	r7, #28
 8100e9e:	46bd      	mov	sp, r7
 8100ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ea4:	4770      	bx	lr

08100ea6 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8100ea6:	b480      	push	{r7}
 8100ea8:	b087      	sub	sp, #28
 8100eaa:	af00      	add	r7, sp, #0
 8100eac:	60f8      	str	r0, [r7, #12]
 8100eae:	60b9      	str	r1, [r7, #8]
 8100eb0:	607a      	str	r2, [r7, #4]
 8100eb2:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8100eb4:	68fb      	ldr	r3, [r7, #12]
 8100eb6:	3360      	adds	r3, #96	@ 0x60
 8100eb8:	461a      	mov	r2, r3
 8100eba:	68bb      	ldr	r3, [r7, #8]
 8100ebc:	009b      	lsls	r3, r3, #2
 8100ebe:	4413      	add	r3, r2
 8100ec0:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8100ec2:	697b      	ldr	r3, [r7, #20]
 8100ec4:	681b      	ldr	r3, [r3, #0]
 8100ec6:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8100eca:	687b      	ldr	r3, [r7, #4]
 8100ecc:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8100ed0:	683b      	ldr	r3, [r7, #0]
 8100ed2:	430b      	orrs	r3, r1
 8100ed4:	431a      	orrs	r2, r3
 8100ed6:	697b      	ldr	r3, [r7, #20]
 8100ed8:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8100eda:	bf00      	nop
 8100edc:	371c      	adds	r7, #28
 8100ede:	46bd      	mov	sp, r7
 8100ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ee4:	4770      	bx	lr

08100ee6 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8100ee6:	b480      	push	{r7}
 8100ee8:	b085      	sub	sp, #20
 8100eea:	af00      	add	r7, sp, #0
 8100eec:	60f8      	str	r0, [r7, #12]
 8100eee:	60b9      	str	r1, [r7, #8]
 8100ef0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8100ef2:	68fb      	ldr	r3, [r7, #12]
 8100ef4:	691b      	ldr	r3, [r3, #16]
 8100ef6:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8100efa:	68bb      	ldr	r3, [r7, #8]
 8100efc:	f003 031f 	and.w	r3, r3, #31
 8100f00:	6879      	ldr	r1, [r7, #4]
 8100f02:	fa01 f303 	lsl.w	r3, r1, r3
 8100f06:	431a      	orrs	r2, r3
 8100f08:	68fb      	ldr	r3, [r7, #12]
 8100f0a:	611a      	str	r2, [r3, #16]
}
 8100f0c:	bf00      	nop
 8100f0e:	3714      	adds	r7, #20
 8100f10:	46bd      	mov	sp, r7
 8100f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f16:	4770      	bx	lr

08100f18 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8100f18:	b480      	push	{r7}
 8100f1a:	b087      	sub	sp, #28
 8100f1c:	af00      	add	r7, sp, #0
 8100f1e:	60f8      	str	r0, [r7, #12]
 8100f20:	60b9      	str	r1, [r7, #8]
 8100f22:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8100f24:	68fb      	ldr	r3, [r7, #12]
 8100f26:	3360      	adds	r3, #96	@ 0x60
 8100f28:	461a      	mov	r2, r3
 8100f2a:	68bb      	ldr	r3, [r7, #8]
 8100f2c:	009b      	lsls	r3, r3, #2
 8100f2e:	4413      	add	r3, r2
 8100f30:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8100f32:	697b      	ldr	r3, [r7, #20]
 8100f34:	681b      	ldr	r3, [r3, #0]
 8100f36:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8100f3a:	687b      	ldr	r3, [r7, #4]
 8100f3c:	431a      	orrs	r2, r3
 8100f3e:	697b      	ldr	r3, [r7, #20]
 8100f40:	601a      	str	r2, [r3, #0]
  }
}
 8100f42:	bf00      	nop
 8100f44:	371c      	adds	r7, #28
 8100f46:	46bd      	mov	sp, r7
 8100f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f4c:	4770      	bx	lr

08100f4e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8100f4e:	b480      	push	{r7}
 8100f50:	b083      	sub	sp, #12
 8100f52:	af00      	add	r7, sp, #0
 8100f54:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8100f56:	687b      	ldr	r3, [r7, #4]
 8100f58:	68db      	ldr	r3, [r3, #12]
 8100f5a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8100f5e:	2b00      	cmp	r3, #0
 8100f60:	d101      	bne.n	8100f66 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8100f62:	2301      	movs	r3, #1
 8100f64:	e000      	b.n	8100f68 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8100f66:	2300      	movs	r3, #0
}
 8100f68:	4618      	mov	r0, r3
 8100f6a:	370c      	adds	r7, #12
 8100f6c:	46bd      	mov	sp, r7
 8100f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100f72:	4770      	bx	lr

08100f74 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8100f74:	b480      	push	{r7}
 8100f76:	b087      	sub	sp, #28
 8100f78:	af00      	add	r7, sp, #0
 8100f7a:	60f8      	str	r0, [r7, #12]
 8100f7c:	60b9      	str	r1, [r7, #8]
 8100f7e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8100f80:	68fb      	ldr	r3, [r7, #12]
 8100f82:	3330      	adds	r3, #48	@ 0x30
 8100f84:	461a      	mov	r2, r3
 8100f86:	68bb      	ldr	r3, [r7, #8]
 8100f88:	0a1b      	lsrs	r3, r3, #8
 8100f8a:	009b      	lsls	r3, r3, #2
 8100f8c:	f003 030c 	and.w	r3, r3, #12
 8100f90:	4413      	add	r3, r2
 8100f92:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8100f94:	697b      	ldr	r3, [r7, #20]
 8100f96:	681a      	ldr	r2, [r3, #0]
 8100f98:	68bb      	ldr	r3, [r7, #8]
 8100f9a:	f003 031f 	and.w	r3, r3, #31
 8100f9e:	211f      	movs	r1, #31
 8100fa0:	fa01 f303 	lsl.w	r3, r1, r3
 8100fa4:	43db      	mvns	r3, r3
 8100fa6:	401a      	ands	r2, r3
 8100fa8:	687b      	ldr	r3, [r7, #4]
 8100faa:	0e9b      	lsrs	r3, r3, #26
 8100fac:	f003 011f 	and.w	r1, r3, #31
 8100fb0:	68bb      	ldr	r3, [r7, #8]
 8100fb2:	f003 031f 	and.w	r3, r3, #31
 8100fb6:	fa01 f303 	lsl.w	r3, r1, r3
 8100fba:	431a      	orrs	r2, r3
 8100fbc:	697b      	ldr	r3, [r7, #20]
 8100fbe:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8100fc0:	bf00      	nop
 8100fc2:	371c      	adds	r7, #28
 8100fc4:	46bd      	mov	sp, r7
 8100fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100fca:	4770      	bx	lr

08100fcc <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8100fcc:	b480      	push	{r7}
 8100fce:	b083      	sub	sp, #12
 8100fd0:	af00      	add	r7, sp, #0
 8100fd2:	6078      	str	r0, [r7, #4]
 8100fd4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8100fd6:	687b      	ldr	r3, [r7, #4]
 8100fd8:	68db      	ldr	r3, [r3, #12]
 8100fda:	f023 0203 	bic.w	r2, r3, #3
 8100fde:	683b      	ldr	r3, [r7, #0]
 8100fe0:	431a      	orrs	r2, r3
 8100fe2:	687b      	ldr	r3, [r7, #4]
 8100fe4:	60da      	str	r2, [r3, #12]
}
 8100fe6:	bf00      	nop
 8100fe8:	370c      	adds	r7, #12
 8100fea:	46bd      	mov	sp, r7
 8100fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100ff0:	4770      	bx	lr

08100ff2 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8100ff2:	b480      	push	{r7}
 8100ff4:	b083      	sub	sp, #12
 8100ff6:	af00      	add	r7, sp, #0
 8100ff8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8100ffa:	687b      	ldr	r3, [r7, #4]
 8100ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8100ffe:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8101002:	2b00      	cmp	r3, #0
 8101004:	d101      	bne.n	810100a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8101006:	2301      	movs	r3, #1
 8101008:	e000      	b.n	810100c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 810100a:	2300      	movs	r3, #0
}
 810100c:	4618      	mov	r0, r3
 810100e:	370c      	adds	r7, #12
 8101010:	46bd      	mov	sp, r7
 8101012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101016:	4770      	bx	lr

08101018 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8101018:	b480      	push	{r7}
 810101a:	b087      	sub	sp, #28
 810101c:	af00      	add	r7, sp, #0
 810101e:	60f8      	str	r0, [r7, #12]
 8101020:	60b9      	str	r1, [r7, #8]
 8101022:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8101024:	68fb      	ldr	r3, [r7, #12]
 8101026:	3314      	adds	r3, #20
 8101028:	461a      	mov	r2, r3
 810102a:	68bb      	ldr	r3, [r7, #8]
 810102c:	0e5b      	lsrs	r3, r3, #25
 810102e:	009b      	lsls	r3, r3, #2
 8101030:	f003 0304 	and.w	r3, r3, #4
 8101034:	4413      	add	r3, r2
 8101036:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8101038:	697b      	ldr	r3, [r7, #20]
 810103a:	681a      	ldr	r2, [r3, #0]
 810103c:	68bb      	ldr	r3, [r7, #8]
 810103e:	0d1b      	lsrs	r3, r3, #20
 8101040:	f003 031f 	and.w	r3, r3, #31
 8101044:	2107      	movs	r1, #7
 8101046:	fa01 f303 	lsl.w	r3, r1, r3
 810104a:	43db      	mvns	r3, r3
 810104c:	401a      	ands	r2, r3
 810104e:	68bb      	ldr	r3, [r7, #8]
 8101050:	0d1b      	lsrs	r3, r3, #20
 8101052:	f003 031f 	and.w	r3, r3, #31
 8101056:	6879      	ldr	r1, [r7, #4]
 8101058:	fa01 f303 	lsl.w	r3, r1, r3
 810105c:	431a      	orrs	r2, r3
 810105e:	697b      	ldr	r3, [r7, #20]
 8101060:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8101062:	bf00      	nop
 8101064:	371c      	adds	r7, #28
 8101066:	46bd      	mov	sp, r7
 8101068:	f85d 7b04 	ldr.w	r7, [sp], #4
 810106c:	4770      	bx	lr
	...

08101070 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8101070:	b480      	push	{r7}
 8101072:	b085      	sub	sp, #20
 8101074:	af00      	add	r7, sp, #0
 8101076:	60f8      	str	r0, [r7, #12]
 8101078:	60b9      	str	r1, [r7, #8]
 810107a:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 810107c:	68fb      	ldr	r3, [r7, #12]
 810107e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8101082:	68bb      	ldr	r3, [r7, #8]
 8101084:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8101088:	43db      	mvns	r3, r3
 810108a:	401a      	ands	r2, r3
 810108c:	687b      	ldr	r3, [r7, #4]
 810108e:	f003 0318 	and.w	r3, r3, #24
 8101092:	4908      	ldr	r1, [pc, #32]	@ (81010b4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8101094:	40d9      	lsrs	r1, r3
 8101096:	68bb      	ldr	r3, [r7, #8]
 8101098:	400b      	ands	r3, r1
 810109a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 810109e:	431a      	orrs	r2, r3
 81010a0:	68fb      	ldr	r3, [r7, #12]
 81010a2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 81010a6:	bf00      	nop
 81010a8:	3714      	adds	r7, #20
 81010aa:	46bd      	mov	sp, r7
 81010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010b0:	4770      	bx	lr
 81010b2:	bf00      	nop
 81010b4:	000fffff 	.word	0x000fffff

081010b8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 81010b8:	b480      	push	{r7}
 81010ba:	b083      	sub	sp, #12
 81010bc:	af00      	add	r7, sp, #0
 81010be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 81010c0:	687b      	ldr	r3, [r7, #4]
 81010c2:	689b      	ldr	r3, [r3, #8]
 81010c4:	f003 031f 	and.w	r3, r3, #31
}
 81010c8:	4618      	mov	r0, r3
 81010ca:	370c      	adds	r7, #12
 81010cc:	46bd      	mov	sp, r7
 81010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010d2:	4770      	bx	lr

081010d4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 81010d4:	b480      	push	{r7}
 81010d6:	b083      	sub	sp, #12
 81010d8:	af00      	add	r7, sp, #0
 81010da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 81010dc:	687b      	ldr	r3, [r7, #4]
 81010de:	689b      	ldr	r3, [r3, #8]
 81010e0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 81010e4:	4618      	mov	r0, r3
 81010e6:	370c      	adds	r7, #12
 81010e8:	46bd      	mov	sp, r7
 81010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 81010ee:	4770      	bx	lr

081010f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 81010f0:	b480      	push	{r7}
 81010f2:	b083      	sub	sp, #12
 81010f4:	af00      	add	r7, sp, #0
 81010f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 81010f8:	687b      	ldr	r3, [r7, #4]
 81010fa:	689b      	ldr	r3, [r3, #8]
 81010fc:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8101100:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8101104:	687a      	ldr	r2, [r7, #4]
 8101106:	6093      	str	r3, [r2, #8]
}
 8101108:	bf00      	nop
 810110a:	370c      	adds	r7, #12
 810110c:	46bd      	mov	sp, r7
 810110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101112:	4770      	bx	lr

08101114 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8101114:	b480      	push	{r7}
 8101116:	b083      	sub	sp, #12
 8101118:	af00      	add	r7, sp, #0
 810111a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 810111c:	687b      	ldr	r3, [r7, #4]
 810111e:	689b      	ldr	r3, [r3, #8]
 8101120:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8101124:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8101128:	d101      	bne.n	810112e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 810112a:	2301      	movs	r3, #1
 810112c:	e000      	b.n	8101130 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 810112e:	2300      	movs	r3, #0
}
 8101130:	4618      	mov	r0, r3
 8101132:	370c      	adds	r7, #12
 8101134:	46bd      	mov	sp, r7
 8101136:	f85d 7b04 	ldr.w	r7, [sp], #4
 810113a:	4770      	bx	lr

0810113c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 810113c:	b480      	push	{r7}
 810113e:	b083      	sub	sp, #12
 8101140:	af00      	add	r7, sp, #0
 8101142:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8101144:	687b      	ldr	r3, [r7, #4]
 8101146:	689b      	ldr	r3, [r3, #8]
 8101148:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 810114c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8101150:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8101154:	687b      	ldr	r3, [r7, #4]
 8101156:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8101158:	bf00      	nop
 810115a:	370c      	adds	r7, #12
 810115c:	46bd      	mov	sp, r7
 810115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101162:	4770      	bx	lr

08101164 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8101164:	b480      	push	{r7}
 8101166:	b083      	sub	sp, #12
 8101168:	af00      	add	r7, sp, #0
 810116a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 810116c:	687b      	ldr	r3, [r7, #4]
 810116e:	689b      	ldr	r3, [r3, #8]
 8101170:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8101174:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8101178:	d101      	bne.n	810117e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 810117a:	2301      	movs	r3, #1
 810117c:	e000      	b.n	8101180 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 810117e:	2300      	movs	r3, #0
}
 8101180:	4618      	mov	r0, r3
 8101182:	370c      	adds	r7, #12
 8101184:	46bd      	mov	sp, r7
 8101186:	f85d 7b04 	ldr.w	r7, [sp], #4
 810118a:	4770      	bx	lr

0810118c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 810118c:	b480      	push	{r7}
 810118e:	b083      	sub	sp, #12
 8101190:	af00      	add	r7, sp, #0
 8101192:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8101194:	687b      	ldr	r3, [r7, #4]
 8101196:	689b      	ldr	r3, [r3, #8]
 8101198:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 810119c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 81011a0:	f043 0201 	orr.w	r2, r3, #1
 81011a4:	687b      	ldr	r3, [r7, #4]
 81011a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 81011a8:	bf00      	nop
 81011aa:	370c      	adds	r7, #12
 81011ac:	46bd      	mov	sp, r7
 81011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011b2:	4770      	bx	lr

081011b4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 81011b4:	b480      	push	{r7}
 81011b6:	b083      	sub	sp, #12
 81011b8:	af00      	add	r7, sp, #0
 81011ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 81011bc:	687b      	ldr	r3, [r7, #4]
 81011be:	689b      	ldr	r3, [r3, #8]
 81011c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 81011c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 81011c8:	f043 0202 	orr.w	r2, r3, #2
 81011cc:	687b      	ldr	r3, [r7, #4]
 81011ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 81011d0:	bf00      	nop
 81011d2:	370c      	adds	r7, #12
 81011d4:	46bd      	mov	sp, r7
 81011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81011da:	4770      	bx	lr

081011dc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 81011dc:	b480      	push	{r7}
 81011de:	b083      	sub	sp, #12
 81011e0:	af00      	add	r7, sp, #0
 81011e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 81011e4:	687b      	ldr	r3, [r7, #4]
 81011e6:	689b      	ldr	r3, [r3, #8]
 81011e8:	f003 0301 	and.w	r3, r3, #1
 81011ec:	2b01      	cmp	r3, #1
 81011ee:	d101      	bne.n	81011f4 <LL_ADC_IsEnabled+0x18>
 81011f0:	2301      	movs	r3, #1
 81011f2:	e000      	b.n	81011f6 <LL_ADC_IsEnabled+0x1a>
 81011f4:	2300      	movs	r3, #0
}
 81011f6:	4618      	mov	r0, r3
 81011f8:	370c      	adds	r7, #12
 81011fa:	46bd      	mov	sp, r7
 81011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101200:	4770      	bx	lr

08101202 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8101202:	b480      	push	{r7}
 8101204:	b083      	sub	sp, #12
 8101206:	af00      	add	r7, sp, #0
 8101208:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 810120a:	687b      	ldr	r3, [r7, #4]
 810120c:	689b      	ldr	r3, [r3, #8]
 810120e:	f003 0302 	and.w	r3, r3, #2
 8101212:	2b02      	cmp	r3, #2
 8101214:	d101      	bne.n	810121a <LL_ADC_IsDisableOngoing+0x18>
 8101216:	2301      	movs	r3, #1
 8101218:	e000      	b.n	810121c <LL_ADC_IsDisableOngoing+0x1a>
 810121a:	2300      	movs	r3, #0
}
 810121c:	4618      	mov	r0, r3
 810121e:	370c      	adds	r7, #12
 8101220:	46bd      	mov	sp, r7
 8101222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101226:	4770      	bx	lr

08101228 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8101228:	b480      	push	{r7}
 810122a:	b083      	sub	sp, #12
 810122c:	af00      	add	r7, sp, #0
 810122e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8101230:	687b      	ldr	r3, [r7, #4]
 8101232:	689b      	ldr	r3, [r3, #8]
 8101234:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8101238:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 810123c:	f043 0204 	orr.w	r2, r3, #4
 8101240:	687b      	ldr	r3, [r7, #4]
 8101242:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8101244:	bf00      	nop
 8101246:	370c      	adds	r7, #12
 8101248:	46bd      	mov	sp, r7
 810124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810124e:	4770      	bx	lr

08101250 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8101250:	b480      	push	{r7}
 8101252:	b083      	sub	sp, #12
 8101254:	af00      	add	r7, sp, #0
 8101256:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8101258:	687b      	ldr	r3, [r7, #4]
 810125a:	689b      	ldr	r3, [r3, #8]
 810125c:	f003 0304 	and.w	r3, r3, #4
 8101260:	2b04      	cmp	r3, #4
 8101262:	d101      	bne.n	8101268 <LL_ADC_REG_IsConversionOngoing+0x18>
 8101264:	2301      	movs	r3, #1
 8101266:	e000      	b.n	810126a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8101268:	2300      	movs	r3, #0
}
 810126a:	4618      	mov	r0, r3
 810126c:	370c      	adds	r7, #12
 810126e:	46bd      	mov	sp, r7
 8101270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101274:	4770      	bx	lr

08101276 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8101276:	b480      	push	{r7}
 8101278:	b083      	sub	sp, #12
 810127a:	af00      	add	r7, sp, #0
 810127c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 810127e:	687b      	ldr	r3, [r7, #4]
 8101280:	689b      	ldr	r3, [r3, #8]
 8101282:	f003 0308 	and.w	r3, r3, #8
 8101286:	2b08      	cmp	r3, #8
 8101288:	d101      	bne.n	810128e <LL_ADC_INJ_IsConversionOngoing+0x18>
 810128a:	2301      	movs	r3, #1
 810128c:	e000      	b.n	8101290 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 810128e:	2300      	movs	r3, #0
}
 8101290:	4618      	mov	r0, r3
 8101292:	370c      	adds	r7, #12
 8101294:	46bd      	mov	sp, r7
 8101296:	f85d 7b04 	ldr.w	r7, [sp], #4
 810129a:	4770      	bx	lr

0810129c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 810129c:	b590      	push	{r4, r7, lr}
 810129e:	b089      	sub	sp, #36	@ 0x24
 81012a0:	af00      	add	r7, sp, #0
 81012a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 81012a4:	2300      	movs	r3, #0
 81012a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 81012a8:	2300      	movs	r3, #0
 81012aa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 81012ac:	687b      	ldr	r3, [r7, #4]
 81012ae:	2b00      	cmp	r3, #0
 81012b0:	d101      	bne.n	81012b6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 81012b2:	2301      	movs	r3, #1
 81012b4:	e18f      	b.n	81015d6 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 81012b6:	687b      	ldr	r3, [r7, #4]
 81012b8:	68db      	ldr	r3, [r3, #12]
 81012ba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 81012bc:	687b      	ldr	r3, [r7, #4]
 81012be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81012c0:	2b00      	cmp	r3, #0
 81012c2:	d109      	bne.n	81012d8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 81012c4:	6878      	ldr	r0, [r7, #4]
 81012c6:	f7ff fb63 	bl	8100990 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 81012ca:	687b      	ldr	r3, [r7, #4]
 81012cc:	2200      	movs	r2, #0
 81012ce:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 81012d0:	687b      	ldr	r3, [r7, #4]
 81012d2:	2200      	movs	r2, #0
 81012d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 81012d8:	687b      	ldr	r3, [r7, #4]
 81012da:	681b      	ldr	r3, [r3, #0]
 81012dc:	4618      	mov	r0, r3
 81012de:	f7ff ff19 	bl	8101114 <LL_ADC_IsDeepPowerDownEnabled>
 81012e2:	4603      	mov	r3, r0
 81012e4:	2b00      	cmp	r3, #0
 81012e6:	d004      	beq.n	81012f2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 81012e8:	687b      	ldr	r3, [r7, #4]
 81012ea:	681b      	ldr	r3, [r3, #0]
 81012ec:	4618      	mov	r0, r3
 81012ee:	f7ff feff 	bl	81010f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 81012f2:	687b      	ldr	r3, [r7, #4]
 81012f4:	681b      	ldr	r3, [r3, #0]
 81012f6:	4618      	mov	r0, r3
 81012f8:	f7ff ff34 	bl	8101164 <LL_ADC_IsInternalRegulatorEnabled>
 81012fc:	4603      	mov	r3, r0
 81012fe:	2b00      	cmp	r3, #0
 8101300:	d114      	bne.n	810132c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8101302:	687b      	ldr	r3, [r7, #4]
 8101304:	681b      	ldr	r3, [r3, #0]
 8101306:	4618      	mov	r0, r3
 8101308:	f7ff ff18 	bl	810113c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 810130c:	4b88      	ldr	r3, [pc, #544]	@ (8101530 <HAL_ADC_Init+0x294>)
 810130e:	681b      	ldr	r3, [r3, #0]
 8101310:	099b      	lsrs	r3, r3, #6
 8101312:	4a88      	ldr	r2, [pc, #544]	@ (8101534 <HAL_ADC_Init+0x298>)
 8101314:	fba2 2303 	umull	r2, r3, r2, r3
 8101318:	099b      	lsrs	r3, r3, #6
 810131a:	3301      	adds	r3, #1
 810131c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 810131e:	e002      	b.n	8101326 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8101320:	68bb      	ldr	r3, [r7, #8]
 8101322:	3b01      	subs	r3, #1
 8101324:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8101326:	68bb      	ldr	r3, [r7, #8]
 8101328:	2b00      	cmp	r3, #0
 810132a:	d1f9      	bne.n	8101320 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 810132c:	687b      	ldr	r3, [r7, #4]
 810132e:	681b      	ldr	r3, [r3, #0]
 8101330:	4618      	mov	r0, r3
 8101332:	f7ff ff17 	bl	8101164 <LL_ADC_IsInternalRegulatorEnabled>
 8101336:	4603      	mov	r3, r0
 8101338:	2b00      	cmp	r3, #0
 810133a:	d10d      	bne.n	8101358 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 810133c:	687b      	ldr	r3, [r7, #4]
 810133e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101340:	f043 0210 	orr.w	r2, r3, #16
 8101344:	687b      	ldr	r3, [r7, #4]
 8101346:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8101348:	687b      	ldr	r3, [r7, #4]
 810134a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810134c:	f043 0201 	orr.w	r2, r3, #1
 8101350:	687b      	ldr	r3, [r7, #4]
 8101352:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8101354:	2301      	movs	r3, #1
 8101356:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8101358:	687b      	ldr	r3, [r7, #4]
 810135a:	681b      	ldr	r3, [r3, #0]
 810135c:	4618      	mov	r0, r3
 810135e:	f7ff ff77 	bl	8101250 <LL_ADC_REG_IsConversionOngoing>
 8101362:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8101364:	687b      	ldr	r3, [r7, #4]
 8101366:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101368:	f003 0310 	and.w	r3, r3, #16
 810136c:	2b00      	cmp	r3, #0
 810136e:	f040 8129 	bne.w	81015c4 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8101372:	697b      	ldr	r3, [r7, #20]
 8101374:	2b00      	cmp	r3, #0
 8101376:	f040 8125 	bne.w	81015c4 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 810137a:	687b      	ldr	r3, [r7, #4]
 810137c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810137e:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8101382:	f043 0202 	orr.w	r2, r3, #2
 8101386:	687b      	ldr	r3, [r7, #4]
 8101388:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 810138a:	687b      	ldr	r3, [r7, #4]
 810138c:	681b      	ldr	r3, [r3, #0]
 810138e:	4618      	mov	r0, r3
 8101390:	f7ff ff24 	bl	81011dc <LL_ADC_IsEnabled>
 8101394:	4603      	mov	r3, r0
 8101396:	2b00      	cmp	r3, #0
 8101398:	d136      	bne.n	8101408 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 810139a:	687b      	ldr	r3, [r7, #4]
 810139c:	681b      	ldr	r3, [r3, #0]
 810139e:	4a66      	ldr	r2, [pc, #408]	@ (8101538 <HAL_ADC_Init+0x29c>)
 81013a0:	4293      	cmp	r3, r2
 81013a2:	d004      	beq.n	81013ae <HAL_ADC_Init+0x112>
 81013a4:	687b      	ldr	r3, [r7, #4]
 81013a6:	681b      	ldr	r3, [r3, #0]
 81013a8:	4a64      	ldr	r2, [pc, #400]	@ (810153c <HAL_ADC_Init+0x2a0>)
 81013aa:	4293      	cmp	r3, r2
 81013ac:	d10e      	bne.n	81013cc <HAL_ADC_Init+0x130>
 81013ae:	4862      	ldr	r0, [pc, #392]	@ (8101538 <HAL_ADC_Init+0x29c>)
 81013b0:	f7ff ff14 	bl	81011dc <LL_ADC_IsEnabled>
 81013b4:	4604      	mov	r4, r0
 81013b6:	4861      	ldr	r0, [pc, #388]	@ (810153c <HAL_ADC_Init+0x2a0>)
 81013b8:	f7ff ff10 	bl	81011dc <LL_ADC_IsEnabled>
 81013bc:	4603      	mov	r3, r0
 81013be:	4323      	orrs	r3, r4
 81013c0:	2b00      	cmp	r3, #0
 81013c2:	bf0c      	ite	eq
 81013c4:	2301      	moveq	r3, #1
 81013c6:	2300      	movne	r3, #0
 81013c8:	b2db      	uxtb	r3, r3
 81013ca:	e008      	b.n	81013de <HAL_ADC_Init+0x142>
 81013cc:	485c      	ldr	r0, [pc, #368]	@ (8101540 <HAL_ADC_Init+0x2a4>)
 81013ce:	f7ff ff05 	bl	81011dc <LL_ADC_IsEnabled>
 81013d2:	4603      	mov	r3, r0
 81013d4:	2b00      	cmp	r3, #0
 81013d6:	bf0c      	ite	eq
 81013d8:	2301      	moveq	r3, #1
 81013da:	2300      	movne	r3, #0
 81013dc:	b2db      	uxtb	r3, r3
 81013de:	2b00      	cmp	r3, #0
 81013e0:	d012      	beq.n	8101408 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 81013e2:	687b      	ldr	r3, [r7, #4]
 81013e4:	681b      	ldr	r3, [r3, #0]
 81013e6:	4a54      	ldr	r2, [pc, #336]	@ (8101538 <HAL_ADC_Init+0x29c>)
 81013e8:	4293      	cmp	r3, r2
 81013ea:	d004      	beq.n	81013f6 <HAL_ADC_Init+0x15a>
 81013ec:	687b      	ldr	r3, [r7, #4]
 81013ee:	681b      	ldr	r3, [r3, #0]
 81013f0:	4a52      	ldr	r2, [pc, #328]	@ (810153c <HAL_ADC_Init+0x2a0>)
 81013f2:	4293      	cmp	r3, r2
 81013f4:	d101      	bne.n	81013fa <HAL_ADC_Init+0x15e>
 81013f6:	4a53      	ldr	r2, [pc, #332]	@ (8101544 <HAL_ADC_Init+0x2a8>)
 81013f8:	e000      	b.n	81013fc <HAL_ADC_Init+0x160>
 81013fa:	4a53      	ldr	r2, [pc, #332]	@ (8101548 <HAL_ADC_Init+0x2ac>)
 81013fc:	687b      	ldr	r3, [r7, #4]
 81013fe:	685b      	ldr	r3, [r3, #4]
 8101400:	4619      	mov	r1, r3
 8101402:	4610      	mov	r0, r2
 8101404:	f7ff fce8 	bl	8100dd8 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8101408:	f7ff fcda 	bl	8100dc0 <HAL_GetREVID>
 810140c:	4603      	mov	r3, r0
 810140e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8101412:	4293      	cmp	r3, r2
 8101414:	d914      	bls.n	8101440 <HAL_ADC_Init+0x1a4>
 8101416:	687b      	ldr	r3, [r7, #4]
 8101418:	689b      	ldr	r3, [r3, #8]
 810141a:	2b10      	cmp	r3, #16
 810141c:	d110      	bne.n	8101440 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810141e:	687b      	ldr	r3, [r7, #4]
 8101420:	7d5b      	ldrb	r3, [r3, #21]
 8101422:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8101424:	687b      	ldr	r3, [r7, #4]
 8101426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8101428:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 810142a:	687b      	ldr	r3, [r7, #4]
 810142c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 810142e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8101430:	687b      	ldr	r3, [r7, #4]
 8101432:	7f1b      	ldrb	r3, [r3, #28]
 8101434:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8101436:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8101438:	f043 030c 	orr.w	r3, r3, #12
 810143c:	61bb      	str	r3, [r7, #24]
 810143e:	e00d      	b.n	810145c <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8101440:	687b      	ldr	r3, [r7, #4]
 8101442:	7d5b      	ldrb	r3, [r3, #21]
 8101444:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8101446:	687b      	ldr	r3, [r7, #4]
 8101448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 810144a:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 810144c:	687b      	ldr	r3, [r7, #4]
 810144e:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8101450:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8101452:	687b      	ldr	r3, [r7, #4]
 8101454:	7f1b      	ldrb	r3, [r3, #28]
 8101456:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8101458:	4313      	orrs	r3, r2
 810145a:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 810145c:	687b      	ldr	r3, [r7, #4]
 810145e:	7f1b      	ldrb	r3, [r3, #28]
 8101460:	2b01      	cmp	r3, #1
 8101462:	d106      	bne.n	8101472 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8101464:	687b      	ldr	r3, [r7, #4]
 8101466:	6a1b      	ldr	r3, [r3, #32]
 8101468:	3b01      	subs	r3, #1
 810146a:	045b      	lsls	r3, r3, #17
 810146c:	69ba      	ldr	r2, [r7, #24]
 810146e:	4313      	orrs	r3, r2
 8101470:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8101472:	687b      	ldr	r3, [r7, #4]
 8101474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8101476:	2b00      	cmp	r3, #0
 8101478:	d009      	beq.n	810148e <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 810147a:	687b      	ldr	r3, [r7, #4]
 810147c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 810147e:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8101482:	687b      	ldr	r3, [r7, #4]
 8101484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8101486:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8101488:	69ba      	ldr	r2, [r7, #24]
 810148a:	4313      	orrs	r3, r2
 810148c:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 810148e:	687b      	ldr	r3, [r7, #4]
 8101490:	681b      	ldr	r3, [r3, #0]
 8101492:	68da      	ldr	r2, [r3, #12]
 8101494:	4b2d      	ldr	r3, [pc, #180]	@ (810154c <HAL_ADC_Init+0x2b0>)
 8101496:	4013      	ands	r3, r2
 8101498:	687a      	ldr	r2, [r7, #4]
 810149a:	6812      	ldr	r2, [r2, #0]
 810149c:	69b9      	ldr	r1, [r7, #24]
 810149e:	430b      	orrs	r3, r1
 81014a0:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 81014a2:	687b      	ldr	r3, [r7, #4]
 81014a4:	681b      	ldr	r3, [r3, #0]
 81014a6:	4618      	mov	r0, r3
 81014a8:	f7ff fed2 	bl	8101250 <LL_ADC_REG_IsConversionOngoing>
 81014ac:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 81014ae:	687b      	ldr	r3, [r7, #4]
 81014b0:	681b      	ldr	r3, [r3, #0]
 81014b2:	4618      	mov	r0, r3
 81014b4:	f7ff fedf 	bl	8101276 <LL_ADC_INJ_IsConversionOngoing>
 81014b8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 81014ba:	693b      	ldr	r3, [r7, #16]
 81014bc:	2b00      	cmp	r3, #0
 81014be:	d15f      	bne.n	8101580 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 81014c0:	68fb      	ldr	r3, [r7, #12]
 81014c2:	2b00      	cmp	r3, #0
 81014c4:	d15c      	bne.n	8101580 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 81014c6:	687b      	ldr	r3, [r7, #4]
 81014c8:	7d1b      	ldrb	r3, [r3, #20]
 81014ca:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 81014cc:	687b      	ldr	r3, [r7, #4]
 81014ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 81014d0:	4313      	orrs	r3, r2
 81014d2:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 81014d4:	687b      	ldr	r3, [r7, #4]
 81014d6:	681b      	ldr	r3, [r3, #0]
 81014d8:	68db      	ldr	r3, [r3, #12]
 81014da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 81014de:	f023 0303 	bic.w	r3, r3, #3
 81014e2:	687a      	ldr	r2, [r7, #4]
 81014e4:	6812      	ldr	r2, [r2, #0]
 81014e6:	69b9      	ldr	r1, [r7, #24]
 81014e8:	430b      	orrs	r3, r1
 81014ea:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 81014ec:	687b      	ldr	r3, [r7, #4]
 81014ee:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 81014f2:	2b01      	cmp	r3, #1
 81014f4:	d12e      	bne.n	8101554 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 81014f6:	687b      	ldr	r3, [r7, #4]
 81014f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 81014fa:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 81014fc:	687b      	ldr	r3, [r7, #4]
 81014fe:	681b      	ldr	r3, [r3, #0]
 8101500:	691a      	ldr	r2, [r3, #16]
 8101502:	4b13      	ldr	r3, [pc, #76]	@ (8101550 <HAL_ADC_Init+0x2b4>)
 8101504:	4013      	ands	r3, r2
 8101506:	687a      	ldr	r2, [r7, #4]
 8101508:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 810150a:	3a01      	subs	r2, #1
 810150c:	0411      	lsls	r1, r2, #16
 810150e:	687a      	ldr	r2, [r7, #4]
 8101510:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8101512:	4311      	orrs	r1, r2
 8101514:	687a      	ldr	r2, [r7, #4]
 8101516:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8101518:	4311      	orrs	r1, r2
 810151a:	687a      	ldr	r2, [r7, #4]
 810151c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 810151e:	430a      	orrs	r2, r1
 8101520:	431a      	orrs	r2, r3
 8101522:	687b      	ldr	r3, [r7, #4]
 8101524:	681b      	ldr	r3, [r3, #0]
 8101526:	f042 0201 	orr.w	r2, r2, #1
 810152a:	611a      	str	r2, [r3, #16]
 810152c:	e01a      	b.n	8101564 <HAL_ADC_Init+0x2c8>
 810152e:	bf00      	nop
 8101530:	10000000 	.word	0x10000000
 8101534:	053e2d63 	.word	0x053e2d63
 8101538:	40022000 	.word	0x40022000
 810153c:	40022100 	.word	0x40022100
 8101540:	58026000 	.word	0x58026000
 8101544:	40022300 	.word	0x40022300
 8101548:	58026300 	.word	0x58026300
 810154c:	fff0c003 	.word	0xfff0c003
 8101550:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8101554:	687b      	ldr	r3, [r7, #4]
 8101556:	681b      	ldr	r3, [r3, #0]
 8101558:	691a      	ldr	r2, [r3, #16]
 810155a:	687b      	ldr	r3, [r7, #4]
 810155c:	681b      	ldr	r3, [r3, #0]
 810155e:	f022 0201 	bic.w	r2, r2, #1
 8101562:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8101564:	687b      	ldr	r3, [r7, #4]
 8101566:	681b      	ldr	r3, [r3, #0]
 8101568:	691b      	ldr	r3, [r3, #16]
 810156a:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 810156e:	687b      	ldr	r3, [r7, #4]
 8101570:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8101572:	687b      	ldr	r3, [r7, #4]
 8101574:	681b      	ldr	r3, [r3, #0]
 8101576:	430a      	orrs	r2, r1
 8101578:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 810157a:	6878      	ldr	r0, [r7, #4]
 810157c:	f000 ffb0 	bl	81024e0 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8101580:	687b      	ldr	r3, [r7, #4]
 8101582:	68db      	ldr	r3, [r3, #12]
 8101584:	2b01      	cmp	r3, #1
 8101586:	d10c      	bne.n	81015a2 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8101588:	687b      	ldr	r3, [r7, #4]
 810158a:	681b      	ldr	r3, [r3, #0]
 810158c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810158e:	f023 010f 	bic.w	r1, r3, #15
 8101592:	687b      	ldr	r3, [r7, #4]
 8101594:	699b      	ldr	r3, [r3, #24]
 8101596:	1e5a      	subs	r2, r3, #1
 8101598:	687b      	ldr	r3, [r7, #4]
 810159a:	681b      	ldr	r3, [r3, #0]
 810159c:	430a      	orrs	r2, r1
 810159e:	631a      	str	r2, [r3, #48]	@ 0x30
 81015a0:	e007      	b.n	81015b2 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 81015a2:	687b      	ldr	r3, [r7, #4]
 81015a4:	681b      	ldr	r3, [r3, #0]
 81015a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 81015a8:	687b      	ldr	r3, [r7, #4]
 81015aa:	681b      	ldr	r3, [r3, #0]
 81015ac:	f022 020f 	bic.w	r2, r2, #15
 81015b0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 81015b2:	687b      	ldr	r3, [r7, #4]
 81015b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81015b6:	f023 0303 	bic.w	r3, r3, #3
 81015ba:	f043 0201 	orr.w	r2, r3, #1
 81015be:	687b      	ldr	r3, [r7, #4]
 81015c0:	655a      	str	r2, [r3, #84]	@ 0x54
 81015c2:	e007      	b.n	81015d4 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81015c4:	687b      	ldr	r3, [r7, #4]
 81015c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81015c8:	f043 0210 	orr.w	r2, r3, #16
 81015cc:	687b      	ldr	r3, [r7, #4]
 81015ce:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 81015d0:	2301      	movs	r3, #1
 81015d2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 81015d4:	7ffb      	ldrb	r3, [r7, #31]
}
 81015d6:	4618      	mov	r0, r3
 81015d8:	3724      	adds	r7, #36	@ 0x24
 81015da:	46bd      	mov	sp, r7
 81015dc:	bd90      	pop	{r4, r7, pc}
 81015de:	bf00      	nop

081015e0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 81015e0:	b580      	push	{r7, lr}
 81015e2:	b086      	sub	sp, #24
 81015e4:	af00      	add	r7, sp, #0
 81015e6:	60f8      	str	r0, [r7, #12]
 81015e8:	60b9      	str	r1, [r7, #8]
 81015ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 81015ec:	68fb      	ldr	r3, [r7, #12]
 81015ee:	681b      	ldr	r3, [r3, #0]
 81015f0:	4a56      	ldr	r2, [pc, #344]	@ (810174c <HAL_ADC_Start_DMA+0x16c>)
 81015f2:	4293      	cmp	r3, r2
 81015f4:	d004      	beq.n	8101600 <HAL_ADC_Start_DMA+0x20>
 81015f6:	68fb      	ldr	r3, [r7, #12]
 81015f8:	681b      	ldr	r3, [r3, #0]
 81015fa:	4a55      	ldr	r2, [pc, #340]	@ (8101750 <HAL_ADC_Start_DMA+0x170>)
 81015fc:	4293      	cmp	r3, r2
 81015fe:	d101      	bne.n	8101604 <HAL_ADC_Start_DMA+0x24>
 8101600:	4b54      	ldr	r3, [pc, #336]	@ (8101754 <HAL_ADC_Start_DMA+0x174>)
 8101602:	e000      	b.n	8101606 <HAL_ADC_Start_DMA+0x26>
 8101604:	4b54      	ldr	r3, [pc, #336]	@ (8101758 <HAL_ADC_Start_DMA+0x178>)
 8101606:	4618      	mov	r0, r3
 8101608:	f7ff fd56 	bl	81010b8 <LL_ADC_GetMultimode>
 810160c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 810160e:	68fb      	ldr	r3, [r7, #12]
 8101610:	681b      	ldr	r3, [r3, #0]
 8101612:	4618      	mov	r0, r3
 8101614:	f7ff fe1c 	bl	8101250 <LL_ADC_REG_IsConversionOngoing>
 8101618:	4603      	mov	r3, r0
 810161a:	2b00      	cmp	r3, #0
 810161c:	f040 808e 	bne.w	810173c <HAL_ADC_Start_DMA+0x15c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8101620:	68fb      	ldr	r3, [r7, #12]
 8101622:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8101626:	2b01      	cmp	r3, #1
 8101628:	d101      	bne.n	810162e <HAL_ADC_Start_DMA+0x4e>
 810162a:	2302      	movs	r3, #2
 810162c:	e089      	b.n	8101742 <HAL_ADC_Start_DMA+0x162>
 810162e:	68fb      	ldr	r3, [r7, #12]
 8101630:	2201      	movs	r2, #1
 8101632:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8101636:	693b      	ldr	r3, [r7, #16]
 8101638:	2b00      	cmp	r3, #0
 810163a:	d005      	beq.n	8101648 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 810163c:	693b      	ldr	r3, [r7, #16]
 810163e:	2b05      	cmp	r3, #5
 8101640:	d002      	beq.n	8101648 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8101642:	693b      	ldr	r3, [r7, #16]
 8101644:	2b09      	cmp	r3, #9
 8101646:	d172      	bne.n	810172e <HAL_ADC_Start_DMA+0x14e>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8101648:	68f8      	ldr	r0, [r7, #12]
 810164a:	f000 fdcb 	bl	81021e4 <ADC_Enable>
 810164e:	4603      	mov	r3, r0
 8101650:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8101652:	7dfb      	ldrb	r3, [r7, #23]
 8101654:	2b00      	cmp	r3, #0
 8101656:	d165      	bne.n	8101724 <HAL_ADC_Start_DMA+0x144>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8101658:	68fb      	ldr	r3, [r7, #12]
 810165a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810165c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8101660:	f023 0301 	bic.w	r3, r3, #1
 8101664:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8101668:	68fb      	ldr	r3, [r7, #12]
 810166a:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 810166c:	68fb      	ldr	r3, [r7, #12]
 810166e:	681b      	ldr	r3, [r3, #0]
 8101670:	4a37      	ldr	r2, [pc, #220]	@ (8101750 <HAL_ADC_Start_DMA+0x170>)
 8101672:	4293      	cmp	r3, r2
 8101674:	d002      	beq.n	810167c <HAL_ADC_Start_DMA+0x9c>
 8101676:	68fb      	ldr	r3, [r7, #12]
 8101678:	681b      	ldr	r3, [r3, #0]
 810167a:	e000      	b.n	810167e <HAL_ADC_Start_DMA+0x9e>
 810167c:	4b33      	ldr	r3, [pc, #204]	@ (810174c <HAL_ADC_Start_DMA+0x16c>)
 810167e:	68fa      	ldr	r2, [r7, #12]
 8101680:	6812      	ldr	r2, [r2, #0]
 8101682:	4293      	cmp	r3, r2
 8101684:	d002      	beq.n	810168c <HAL_ADC_Start_DMA+0xac>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8101686:	693b      	ldr	r3, [r7, #16]
 8101688:	2b00      	cmp	r3, #0
 810168a:	d105      	bne.n	8101698 <HAL_ADC_Start_DMA+0xb8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 810168c:	68fb      	ldr	r3, [r7, #12]
 810168e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101690:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8101694:	68fb      	ldr	r3, [r7, #12]
 8101696:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8101698:	68fb      	ldr	r3, [r7, #12]
 810169a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810169c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 81016a0:	2b00      	cmp	r3, #0
 81016a2:	d006      	beq.n	81016b2 <HAL_ADC_Start_DMA+0xd2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 81016a4:	68fb      	ldr	r3, [r7, #12]
 81016a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81016a8:	f023 0206 	bic.w	r2, r3, #6
 81016ac:	68fb      	ldr	r3, [r7, #12]
 81016ae:	659a      	str	r2, [r3, #88]	@ 0x58
 81016b0:	e002      	b.n	81016b8 <HAL_ADC_Start_DMA+0xd8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 81016b2:	68fb      	ldr	r3, [r7, #12]
 81016b4:	2200      	movs	r2, #0
 81016b6:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 81016b8:	68fb      	ldr	r3, [r7, #12]
 81016ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81016bc:	4a27      	ldr	r2, [pc, #156]	@ (810175c <HAL_ADC_Start_DMA+0x17c>)
 81016be:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 81016c0:	68fb      	ldr	r3, [r7, #12]
 81016c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81016c4:	4a26      	ldr	r2, [pc, #152]	@ (8101760 <HAL_ADC_Start_DMA+0x180>)
 81016c6:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 81016c8:	68fb      	ldr	r3, [r7, #12]
 81016ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81016cc:	4a25      	ldr	r2, [pc, #148]	@ (8101764 <HAL_ADC_Start_DMA+0x184>)
 81016ce:	64da      	str	r2, [r3, #76]	@ 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 81016d0:	68fb      	ldr	r3, [r7, #12]
 81016d2:	681b      	ldr	r3, [r3, #0]
 81016d4:	221c      	movs	r2, #28
 81016d6:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 81016d8:	68fb      	ldr	r3, [r7, #12]
 81016da:	2200      	movs	r2, #0
 81016dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 81016e0:	68fb      	ldr	r3, [r7, #12]
 81016e2:	681b      	ldr	r3, [r3, #0]
 81016e4:	685a      	ldr	r2, [r3, #4]
 81016e6:	68fb      	ldr	r3, [r7, #12]
 81016e8:	681b      	ldr	r3, [r3, #0]
 81016ea:	f042 0210 	orr.w	r2, r2, #16
 81016ee:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 81016f0:	68fb      	ldr	r3, [r7, #12]
 81016f2:	681a      	ldr	r2, [r3, #0]
 81016f4:	68fb      	ldr	r3, [r7, #12]
 81016f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81016f8:	4619      	mov	r1, r3
 81016fa:	4610      	mov	r0, r2
 81016fc:	f7ff fc66 	bl	8100fcc <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8101700:	68fb      	ldr	r3, [r7, #12]
 8101702:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8101704:	68fb      	ldr	r3, [r7, #12]
 8101706:	681b      	ldr	r3, [r3, #0]
 8101708:	3340      	adds	r3, #64	@ 0x40
 810170a:	4619      	mov	r1, r3
 810170c:	68ba      	ldr	r2, [r7, #8]
 810170e:	687b      	ldr	r3, [r7, #4]
 8101710:	f001 fd24 	bl	810315c <HAL_DMA_Start_IT>
 8101714:	4603      	mov	r3, r0
 8101716:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8101718:	68fb      	ldr	r3, [r7, #12]
 810171a:	681b      	ldr	r3, [r3, #0]
 810171c:	4618      	mov	r0, r3
 810171e:	f7ff fd83 	bl	8101228 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8101722:	e00d      	b.n	8101740 <HAL_ADC_Start_DMA+0x160>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8101724:	68fb      	ldr	r3, [r7, #12]
 8101726:	2200      	movs	r2, #0
 8101728:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      if (tmp_hal_status == HAL_OK)
 810172c:	e008      	b.n	8101740 <HAL_ADC_Start_DMA+0x160>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 810172e:	2301      	movs	r3, #1
 8101730:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8101732:	68fb      	ldr	r3, [r7, #12]
 8101734:	2200      	movs	r2, #0
 8101736:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 810173a:	e001      	b.n	8101740 <HAL_ADC_Start_DMA+0x160>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 810173c:	2302      	movs	r3, #2
 810173e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8101740:	7dfb      	ldrb	r3, [r7, #23]
}
 8101742:	4618      	mov	r0, r3
 8101744:	3718      	adds	r7, #24
 8101746:	46bd      	mov	sp, r7
 8101748:	bd80      	pop	{r7, pc}
 810174a:	bf00      	nop
 810174c:	40022000 	.word	0x40022000
 8101750:	40022100 	.word	0x40022100
 8101754:	40022300 	.word	0x40022300
 8101758:	58026300 	.word	0x58026300
 810175c:	081023b7 	.word	0x081023b7
 8101760:	0810248f 	.word	0x0810248f
 8101764:	081024ab 	.word	0x081024ab

08101768 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8101768:	b580      	push	{r7, lr}
 810176a:	b08a      	sub	sp, #40	@ 0x28
 810176c:	af00      	add	r7, sp, #0
 810176e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8101770:	2300      	movs	r3, #0
 8101772:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8101774:	687b      	ldr	r3, [r7, #4]
 8101776:	681b      	ldr	r3, [r3, #0]
 8101778:	681b      	ldr	r3, [r3, #0]
 810177a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 810177c:	687b      	ldr	r3, [r7, #4]
 810177e:	681b      	ldr	r3, [r3, #0]
 8101780:	685b      	ldr	r3, [r3, #4]
 8101782:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8101784:	687b      	ldr	r3, [r7, #4]
 8101786:	681b      	ldr	r3, [r3, #0]
 8101788:	4a87      	ldr	r2, [pc, #540]	@ (81019a8 <HAL_ADC_IRQHandler+0x240>)
 810178a:	4293      	cmp	r3, r2
 810178c:	d004      	beq.n	8101798 <HAL_ADC_IRQHandler+0x30>
 810178e:	687b      	ldr	r3, [r7, #4]
 8101790:	681b      	ldr	r3, [r3, #0]
 8101792:	4a86      	ldr	r2, [pc, #536]	@ (81019ac <HAL_ADC_IRQHandler+0x244>)
 8101794:	4293      	cmp	r3, r2
 8101796:	d101      	bne.n	810179c <HAL_ADC_IRQHandler+0x34>
 8101798:	4b85      	ldr	r3, [pc, #532]	@ (81019b0 <HAL_ADC_IRQHandler+0x248>)
 810179a:	e000      	b.n	810179e <HAL_ADC_IRQHandler+0x36>
 810179c:	4b85      	ldr	r3, [pc, #532]	@ (81019b4 <HAL_ADC_IRQHandler+0x24c>)
 810179e:	4618      	mov	r0, r3
 81017a0:	f7ff fc8a 	bl	81010b8 <LL_ADC_GetMultimode>
 81017a4:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 81017a6:	69fb      	ldr	r3, [r7, #28]
 81017a8:	f003 0302 	and.w	r3, r3, #2
 81017ac:	2b00      	cmp	r3, #0
 81017ae:	d017      	beq.n	81017e0 <HAL_ADC_IRQHandler+0x78>
 81017b0:	69bb      	ldr	r3, [r7, #24]
 81017b2:	f003 0302 	and.w	r3, r3, #2
 81017b6:	2b00      	cmp	r3, #0
 81017b8:	d012      	beq.n	81017e0 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 81017ba:	687b      	ldr	r3, [r7, #4]
 81017bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81017be:	f003 0310 	and.w	r3, r3, #16
 81017c2:	2b00      	cmp	r3, #0
 81017c4:	d105      	bne.n	81017d2 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 81017c6:	687b      	ldr	r3, [r7, #4]
 81017c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81017ca:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 81017ce:	687b      	ldr	r3, [r7, #4]
 81017d0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 81017d2:	6878      	ldr	r0, [r7, #4]
 81017d4:	f001 f84e 	bl	8102874 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 81017d8:	687b      	ldr	r3, [r7, #4]
 81017da:	681b      	ldr	r3, [r3, #0]
 81017dc:	2202      	movs	r2, #2
 81017de:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 81017e0:	69fb      	ldr	r3, [r7, #28]
 81017e2:	f003 0304 	and.w	r3, r3, #4
 81017e6:	2b00      	cmp	r3, #0
 81017e8:	d004      	beq.n	81017f4 <HAL_ADC_IRQHandler+0x8c>
 81017ea:	69bb      	ldr	r3, [r7, #24]
 81017ec:	f003 0304 	and.w	r3, r3, #4
 81017f0:	2b00      	cmp	r3, #0
 81017f2:	d10a      	bne.n	810180a <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 81017f4:	69fb      	ldr	r3, [r7, #28]
 81017f6:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 81017fa:	2b00      	cmp	r3, #0
 81017fc:	f000 8083 	beq.w	8101906 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8101800:	69bb      	ldr	r3, [r7, #24]
 8101802:	f003 0308 	and.w	r3, r3, #8
 8101806:	2b00      	cmp	r3, #0
 8101808:	d07d      	beq.n	8101906 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 810180a:	687b      	ldr	r3, [r7, #4]
 810180c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810180e:	f003 0310 	and.w	r3, r3, #16
 8101812:	2b00      	cmp	r3, #0
 8101814:	d105      	bne.n	8101822 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8101816:	687b      	ldr	r3, [r7, #4]
 8101818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810181a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 810181e:	687b      	ldr	r3, [r7, #4]
 8101820:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8101822:	687b      	ldr	r3, [r7, #4]
 8101824:	681b      	ldr	r3, [r3, #0]
 8101826:	4618      	mov	r0, r3
 8101828:	f7ff fb91 	bl	8100f4e <LL_ADC_REG_IsTriggerSourceSWStart>
 810182c:	4603      	mov	r3, r0
 810182e:	2b00      	cmp	r3, #0
 8101830:	d062      	beq.n	81018f8 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8101832:	687b      	ldr	r3, [r7, #4]
 8101834:	681b      	ldr	r3, [r3, #0]
 8101836:	4a5d      	ldr	r2, [pc, #372]	@ (81019ac <HAL_ADC_IRQHandler+0x244>)
 8101838:	4293      	cmp	r3, r2
 810183a:	d002      	beq.n	8101842 <HAL_ADC_IRQHandler+0xda>
 810183c:	687b      	ldr	r3, [r7, #4]
 810183e:	681b      	ldr	r3, [r3, #0]
 8101840:	e000      	b.n	8101844 <HAL_ADC_IRQHandler+0xdc>
 8101842:	4b59      	ldr	r3, [pc, #356]	@ (81019a8 <HAL_ADC_IRQHandler+0x240>)
 8101844:	687a      	ldr	r2, [r7, #4]
 8101846:	6812      	ldr	r2, [r2, #0]
 8101848:	4293      	cmp	r3, r2
 810184a:	d008      	beq.n	810185e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 810184c:	697b      	ldr	r3, [r7, #20]
 810184e:	2b00      	cmp	r3, #0
 8101850:	d005      	beq.n	810185e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8101852:	697b      	ldr	r3, [r7, #20]
 8101854:	2b05      	cmp	r3, #5
 8101856:	d002      	beq.n	810185e <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8101858:	697b      	ldr	r3, [r7, #20]
 810185a:	2b09      	cmp	r3, #9
 810185c:	d104      	bne.n	8101868 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 810185e:	687b      	ldr	r3, [r7, #4]
 8101860:	681b      	ldr	r3, [r3, #0]
 8101862:	68db      	ldr	r3, [r3, #12]
 8101864:	623b      	str	r3, [r7, #32]
 8101866:	e00c      	b.n	8101882 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8101868:	687b      	ldr	r3, [r7, #4]
 810186a:	681b      	ldr	r3, [r3, #0]
 810186c:	4a4f      	ldr	r2, [pc, #316]	@ (81019ac <HAL_ADC_IRQHandler+0x244>)
 810186e:	4293      	cmp	r3, r2
 8101870:	d002      	beq.n	8101878 <HAL_ADC_IRQHandler+0x110>
 8101872:	687b      	ldr	r3, [r7, #4]
 8101874:	681b      	ldr	r3, [r3, #0]
 8101876:	e000      	b.n	810187a <HAL_ADC_IRQHandler+0x112>
 8101878:	4b4b      	ldr	r3, [pc, #300]	@ (81019a8 <HAL_ADC_IRQHandler+0x240>)
 810187a:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 810187c:	693b      	ldr	r3, [r7, #16]
 810187e:	68db      	ldr	r3, [r3, #12]
 8101880:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8101882:	6a3b      	ldr	r3, [r7, #32]
 8101884:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8101888:	2b00      	cmp	r3, #0
 810188a:	d135      	bne.n	81018f8 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 810188c:	687b      	ldr	r3, [r7, #4]
 810188e:	681b      	ldr	r3, [r3, #0]
 8101890:	681b      	ldr	r3, [r3, #0]
 8101892:	f003 0308 	and.w	r3, r3, #8
 8101896:	2b08      	cmp	r3, #8
 8101898:	d12e      	bne.n	81018f8 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 810189a:	687b      	ldr	r3, [r7, #4]
 810189c:	681b      	ldr	r3, [r3, #0]
 810189e:	4618      	mov	r0, r3
 81018a0:	f7ff fcd6 	bl	8101250 <LL_ADC_REG_IsConversionOngoing>
 81018a4:	4603      	mov	r3, r0
 81018a6:	2b00      	cmp	r3, #0
 81018a8:	d11a      	bne.n	81018e0 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 81018aa:	687b      	ldr	r3, [r7, #4]
 81018ac:	681b      	ldr	r3, [r3, #0]
 81018ae:	685a      	ldr	r2, [r3, #4]
 81018b0:	687b      	ldr	r3, [r7, #4]
 81018b2:	681b      	ldr	r3, [r3, #0]
 81018b4:	f022 020c 	bic.w	r2, r2, #12
 81018b8:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 81018ba:	687b      	ldr	r3, [r7, #4]
 81018bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81018be:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 81018c2:	687b      	ldr	r3, [r7, #4]
 81018c4:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 81018c6:	687b      	ldr	r3, [r7, #4]
 81018c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81018ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 81018ce:	2b00      	cmp	r3, #0
 81018d0:	d112      	bne.n	81018f8 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 81018d2:	687b      	ldr	r3, [r7, #4]
 81018d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81018d6:	f043 0201 	orr.w	r2, r3, #1
 81018da:	687b      	ldr	r3, [r7, #4]
 81018dc:	655a      	str	r2, [r3, #84]	@ 0x54
 81018de:	e00b      	b.n	81018f8 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81018e0:	687b      	ldr	r3, [r7, #4]
 81018e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81018e4:	f043 0210 	orr.w	r2, r3, #16
 81018e8:	687b      	ldr	r3, [r7, #4]
 81018ea:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 81018ec:	687b      	ldr	r3, [r7, #4]
 81018ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81018f0:	f043 0201 	orr.w	r2, r3, #1
 81018f4:	687b      	ldr	r3, [r7, #4]
 81018f6:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 81018f8:	6878      	ldr	r0, [r7, #4]
 81018fa:	f7fe fd5d 	bl	81003b8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 81018fe:	687b      	ldr	r3, [r7, #4]
 8101900:	681b      	ldr	r3, [r3, #0]
 8101902:	220c      	movs	r2, #12
 8101904:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8101906:	69fb      	ldr	r3, [r7, #28]
 8101908:	f003 0320 	and.w	r3, r3, #32
 810190c:	2b00      	cmp	r3, #0
 810190e:	d004      	beq.n	810191a <HAL_ADC_IRQHandler+0x1b2>
 8101910:	69bb      	ldr	r3, [r7, #24]
 8101912:	f003 0320 	and.w	r3, r3, #32
 8101916:	2b00      	cmp	r3, #0
 8101918:	d10b      	bne.n	8101932 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 810191a:	69fb      	ldr	r3, [r7, #28]
 810191c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8101920:	2b00      	cmp	r3, #0
 8101922:	f000 80a0 	beq.w	8101a66 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8101926:	69bb      	ldr	r3, [r7, #24]
 8101928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 810192c:	2b00      	cmp	r3, #0
 810192e:	f000 809a 	beq.w	8101a66 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8101932:	687b      	ldr	r3, [r7, #4]
 8101934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101936:	f003 0310 	and.w	r3, r3, #16
 810193a:	2b00      	cmp	r3, #0
 810193c:	d105      	bne.n	810194a <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 810193e:	687b      	ldr	r3, [r7, #4]
 8101940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101942:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8101946:	687b      	ldr	r3, [r7, #4]
 8101948:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 810194a:	687b      	ldr	r3, [r7, #4]
 810194c:	681b      	ldr	r3, [r3, #0]
 810194e:	4618      	mov	r0, r3
 8101950:	f7ff fb4f 	bl	8100ff2 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8101954:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8101956:	687b      	ldr	r3, [r7, #4]
 8101958:	681b      	ldr	r3, [r3, #0]
 810195a:	4618      	mov	r0, r3
 810195c:	f7ff faf7 	bl	8100f4e <LL_ADC_REG_IsTriggerSourceSWStart>
 8101960:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8101962:	687b      	ldr	r3, [r7, #4]
 8101964:	681b      	ldr	r3, [r3, #0]
 8101966:	4a11      	ldr	r2, [pc, #68]	@ (81019ac <HAL_ADC_IRQHandler+0x244>)
 8101968:	4293      	cmp	r3, r2
 810196a:	d002      	beq.n	8101972 <HAL_ADC_IRQHandler+0x20a>
 810196c:	687b      	ldr	r3, [r7, #4]
 810196e:	681b      	ldr	r3, [r3, #0]
 8101970:	e000      	b.n	8101974 <HAL_ADC_IRQHandler+0x20c>
 8101972:	4b0d      	ldr	r3, [pc, #52]	@ (81019a8 <HAL_ADC_IRQHandler+0x240>)
 8101974:	687a      	ldr	r2, [r7, #4]
 8101976:	6812      	ldr	r2, [r2, #0]
 8101978:	4293      	cmp	r3, r2
 810197a:	d008      	beq.n	810198e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 810197c:	697b      	ldr	r3, [r7, #20]
 810197e:	2b00      	cmp	r3, #0
 8101980:	d005      	beq.n	810198e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8101982:	697b      	ldr	r3, [r7, #20]
 8101984:	2b06      	cmp	r3, #6
 8101986:	d002      	beq.n	810198e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8101988:	697b      	ldr	r3, [r7, #20]
 810198a:	2b07      	cmp	r3, #7
 810198c:	d104      	bne.n	8101998 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 810198e:	687b      	ldr	r3, [r7, #4]
 8101990:	681b      	ldr	r3, [r3, #0]
 8101992:	68db      	ldr	r3, [r3, #12]
 8101994:	623b      	str	r3, [r7, #32]
 8101996:	e014      	b.n	81019c2 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8101998:	687b      	ldr	r3, [r7, #4]
 810199a:	681b      	ldr	r3, [r3, #0]
 810199c:	4a03      	ldr	r2, [pc, #12]	@ (81019ac <HAL_ADC_IRQHandler+0x244>)
 810199e:	4293      	cmp	r3, r2
 81019a0:	d00a      	beq.n	81019b8 <HAL_ADC_IRQHandler+0x250>
 81019a2:	687b      	ldr	r3, [r7, #4]
 81019a4:	681b      	ldr	r3, [r3, #0]
 81019a6:	e008      	b.n	81019ba <HAL_ADC_IRQHandler+0x252>
 81019a8:	40022000 	.word	0x40022000
 81019ac:	40022100 	.word	0x40022100
 81019b0:	40022300 	.word	0x40022300
 81019b4:	58026300 	.word	0x58026300
 81019b8:	4b84      	ldr	r3, [pc, #528]	@ (8101bcc <HAL_ADC_IRQHandler+0x464>)
 81019ba:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 81019bc:	693b      	ldr	r3, [r7, #16]
 81019be:	68db      	ldr	r3, [r3, #12]
 81019c0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 81019c2:	68fb      	ldr	r3, [r7, #12]
 81019c4:	2b00      	cmp	r3, #0
 81019c6:	d047      	beq.n	8101a58 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 81019c8:	6a3b      	ldr	r3, [r7, #32]
 81019ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81019ce:	2b00      	cmp	r3, #0
 81019d0:	d007      	beq.n	81019e2 <HAL_ADC_IRQHandler+0x27a>
 81019d2:	68bb      	ldr	r3, [r7, #8]
 81019d4:	2b00      	cmp	r3, #0
 81019d6:	d03f      	beq.n	8101a58 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 81019d8:	6a3b      	ldr	r3, [r7, #32]
 81019da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 81019de:	2b00      	cmp	r3, #0
 81019e0:	d13a      	bne.n	8101a58 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 81019e2:	687b      	ldr	r3, [r7, #4]
 81019e4:	681b      	ldr	r3, [r3, #0]
 81019e6:	681b      	ldr	r3, [r3, #0]
 81019e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 81019ec:	2b40      	cmp	r3, #64	@ 0x40
 81019ee:	d133      	bne.n	8101a58 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 81019f0:	6a3b      	ldr	r3, [r7, #32]
 81019f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 81019f6:	2b00      	cmp	r3, #0
 81019f8:	d12e      	bne.n	8101a58 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 81019fa:	687b      	ldr	r3, [r7, #4]
 81019fc:	681b      	ldr	r3, [r3, #0]
 81019fe:	4618      	mov	r0, r3
 8101a00:	f7ff fc39 	bl	8101276 <LL_ADC_INJ_IsConversionOngoing>
 8101a04:	4603      	mov	r3, r0
 8101a06:	2b00      	cmp	r3, #0
 8101a08:	d11a      	bne.n	8101a40 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8101a0a:	687b      	ldr	r3, [r7, #4]
 8101a0c:	681b      	ldr	r3, [r3, #0]
 8101a0e:	685a      	ldr	r2, [r3, #4]
 8101a10:	687b      	ldr	r3, [r7, #4]
 8101a12:	681b      	ldr	r3, [r3, #0]
 8101a14:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8101a18:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8101a1a:	687b      	ldr	r3, [r7, #4]
 8101a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101a1e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8101a22:	687b      	ldr	r3, [r7, #4]
 8101a24:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8101a26:	687b      	ldr	r3, [r7, #4]
 8101a28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101a2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8101a2e:	2b00      	cmp	r3, #0
 8101a30:	d112      	bne.n	8101a58 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8101a32:	687b      	ldr	r3, [r7, #4]
 8101a34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101a36:	f043 0201 	orr.w	r2, r3, #1
 8101a3a:	687b      	ldr	r3, [r7, #4]
 8101a3c:	655a      	str	r2, [r3, #84]	@ 0x54
 8101a3e:	e00b      	b.n	8101a58 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8101a40:	687b      	ldr	r3, [r7, #4]
 8101a42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101a44:	f043 0210 	orr.w	r2, r3, #16
 8101a48:	687b      	ldr	r3, [r7, #4]
 8101a4a:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8101a4c:	687b      	ldr	r3, [r7, #4]
 8101a4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101a50:	f043 0201 	orr.w	r2, r3, #1
 8101a54:	687b      	ldr	r3, [r7, #4]
 8101a56:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8101a58:	6878      	ldr	r0, [r7, #4]
 8101a5a:	f000 fee3 	bl	8102824 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8101a5e:	687b      	ldr	r3, [r7, #4]
 8101a60:	681b      	ldr	r3, [r3, #0]
 8101a62:	2260      	movs	r2, #96	@ 0x60
 8101a64:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8101a66:	69fb      	ldr	r3, [r7, #28]
 8101a68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8101a6c:	2b00      	cmp	r3, #0
 8101a6e:	d011      	beq.n	8101a94 <HAL_ADC_IRQHandler+0x32c>
 8101a70:	69bb      	ldr	r3, [r7, #24]
 8101a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8101a76:	2b00      	cmp	r3, #0
 8101a78:	d00c      	beq.n	8101a94 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8101a7a:	687b      	ldr	r3, [r7, #4]
 8101a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101a7e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8101a82:	687b      	ldr	r3, [r7, #4]
 8101a84:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8101a86:	6878      	ldr	r0, [r7, #4]
 8101a88:	f000 f8a8 	bl	8101bdc <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8101a8c:	687b      	ldr	r3, [r7, #4]
 8101a8e:	681b      	ldr	r3, [r3, #0]
 8101a90:	2280      	movs	r2, #128	@ 0x80
 8101a92:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8101a94:	69fb      	ldr	r3, [r7, #28]
 8101a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8101a9a:	2b00      	cmp	r3, #0
 8101a9c:	d012      	beq.n	8101ac4 <HAL_ADC_IRQHandler+0x35c>
 8101a9e:	69bb      	ldr	r3, [r7, #24]
 8101aa0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8101aa4:	2b00      	cmp	r3, #0
 8101aa6:	d00d      	beq.n	8101ac4 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8101aa8:	687b      	ldr	r3, [r7, #4]
 8101aaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101aac:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8101ab0:	687b      	ldr	r3, [r7, #4]
 8101ab2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8101ab4:	6878      	ldr	r0, [r7, #4]
 8101ab6:	f000 fec9 	bl	810284c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8101aba:	687b      	ldr	r3, [r7, #4]
 8101abc:	681b      	ldr	r3, [r3, #0]
 8101abe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8101ac2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8101ac4:	69fb      	ldr	r3, [r7, #28]
 8101ac6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8101aca:	2b00      	cmp	r3, #0
 8101acc:	d012      	beq.n	8101af4 <HAL_ADC_IRQHandler+0x38c>
 8101ace:	69bb      	ldr	r3, [r7, #24]
 8101ad0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8101ad4:	2b00      	cmp	r3, #0
 8101ad6:	d00d      	beq.n	8101af4 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8101ad8:	687b      	ldr	r3, [r7, #4]
 8101ada:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101adc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8101ae0:	687b      	ldr	r3, [r7, #4]
 8101ae2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8101ae4:	6878      	ldr	r0, [r7, #4]
 8101ae6:	f000 febb 	bl	8102860 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8101aea:	687b      	ldr	r3, [r7, #4]
 8101aec:	681b      	ldr	r3, [r3, #0]
 8101aee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8101af2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8101af4:	69fb      	ldr	r3, [r7, #28]
 8101af6:	f003 0310 	and.w	r3, r3, #16
 8101afa:	2b00      	cmp	r3, #0
 8101afc:	d043      	beq.n	8101b86 <HAL_ADC_IRQHandler+0x41e>
 8101afe:	69bb      	ldr	r3, [r7, #24]
 8101b00:	f003 0310 	and.w	r3, r3, #16
 8101b04:	2b00      	cmp	r3, #0
 8101b06:	d03e      	beq.n	8101b86 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8101b08:	687b      	ldr	r3, [r7, #4]
 8101b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8101b0c:	2b00      	cmp	r3, #0
 8101b0e:	d102      	bne.n	8101b16 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8101b10:	2301      	movs	r3, #1
 8101b12:	627b      	str	r3, [r7, #36]	@ 0x24
 8101b14:	e021      	b.n	8101b5a <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8101b16:	697b      	ldr	r3, [r7, #20]
 8101b18:	2b00      	cmp	r3, #0
 8101b1a:	d015      	beq.n	8101b48 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8101b1c:	687b      	ldr	r3, [r7, #4]
 8101b1e:	681b      	ldr	r3, [r3, #0]
 8101b20:	4a2a      	ldr	r2, [pc, #168]	@ (8101bcc <HAL_ADC_IRQHandler+0x464>)
 8101b22:	4293      	cmp	r3, r2
 8101b24:	d004      	beq.n	8101b30 <HAL_ADC_IRQHandler+0x3c8>
 8101b26:	687b      	ldr	r3, [r7, #4]
 8101b28:	681b      	ldr	r3, [r3, #0]
 8101b2a:	4a29      	ldr	r2, [pc, #164]	@ (8101bd0 <HAL_ADC_IRQHandler+0x468>)
 8101b2c:	4293      	cmp	r3, r2
 8101b2e:	d101      	bne.n	8101b34 <HAL_ADC_IRQHandler+0x3cc>
 8101b30:	4b28      	ldr	r3, [pc, #160]	@ (8101bd4 <HAL_ADC_IRQHandler+0x46c>)
 8101b32:	e000      	b.n	8101b36 <HAL_ADC_IRQHandler+0x3ce>
 8101b34:	4b28      	ldr	r3, [pc, #160]	@ (8101bd8 <HAL_ADC_IRQHandler+0x470>)
 8101b36:	4618      	mov	r0, r3
 8101b38:	f7ff facc 	bl	81010d4 <LL_ADC_GetMultiDMATransfer>
 8101b3c:	4603      	mov	r3, r0
 8101b3e:	2b00      	cmp	r3, #0
 8101b40:	d00b      	beq.n	8101b5a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8101b42:	2301      	movs	r3, #1
 8101b44:	627b      	str	r3, [r7, #36]	@ 0x24
 8101b46:	e008      	b.n	8101b5a <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8101b48:	687b      	ldr	r3, [r7, #4]
 8101b4a:	681b      	ldr	r3, [r3, #0]
 8101b4c:	68db      	ldr	r3, [r3, #12]
 8101b4e:	f003 0303 	and.w	r3, r3, #3
 8101b52:	2b00      	cmp	r3, #0
 8101b54:	d001      	beq.n	8101b5a <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8101b56:	2301      	movs	r3, #1
 8101b58:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8101b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8101b5c:	2b01      	cmp	r3, #1
 8101b5e:	d10e      	bne.n	8101b7e <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8101b60:	687b      	ldr	r3, [r7, #4]
 8101b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101b64:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8101b68:	687b      	ldr	r3, [r7, #4]
 8101b6a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8101b6c:	687b      	ldr	r3, [r7, #4]
 8101b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101b70:	f043 0202 	orr.w	r2, r3, #2
 8101b74:	687b      	ldr	r3, [r7, #4]
 8101b76:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8101b78:	6878      	ldr	r0, [r7, #4]
 8101b7a:	f000 f839 	bl	8101bf0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8101b7e:	687b      	ldr	r3, [r7, #4]
 8101b80:	681b      	ldr	r3, [r3, #0]
 8101b82:	2210      	movs	r2, #16
 8101b84:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8101b86:	69fb      	ldr	r3, [r7, #28]
 8101b88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8101b8c:	2b00      	cmp	r3, #0
 8101b8e:	d018      	beq.n	8101bc2 <HAL_ADC_IRQHandler+0x45a>
 8101b90:	69bb      	ldr	r3, [r7, #24]
 8101b92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8101b96:	2b00      	cmp	r3, #0
 8101b98:	d013      	beq.n	8101bc2 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8101b9a:	687b      	ldr	r3, [r7, #4]
 8101b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8101b9e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8101ba2:	687b      	ldr	r3, [r7, #4]
 8101ba4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8101ba6:	687b      	ldr	r3, [r7, #4]
 8101ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8101baa:	f043 0208 	orr.w	r2, r3, #8
 8101bae:	687b      	ldr	r3, [r7, #4]
 8101bb0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8101bb2:	687b      	ldr	r3, [r7, #4]
 8101bb4:	681b      	ldr	r3, [r3, #0]
 8101bb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8101bba:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8101bbc:	6878      	ldr	r0, [r7, #4]
 8101bbe:	f000 fe3b 	bl	8102838 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8101bc2:	bf00      	nop
 8101bc4:	3728      	adds	r7, #40	@ 0x28
 8101bc6:	46bd      	mov	sp, r7
 8101bc8:	bd80      	pop	{r7, pc}
 8101bca:	bf00      	nop
 8101bcc:	40022000 	.word	0x40022000
 8101bd0:	40022100 	.word	0x40022100
 8101bd4:	40022300 	.word	0x40022300
 8101bd8:	58026300 	.word	0x58026300

08101bdc <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8101bdc:	b480      	push	{r7}
 8101bde:	b083      	sub	sp, #12
 8101be0:	af00      	add	r7, sp, #0
 8101be2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8101be4:	bf00      	nop
 8101be6:	370c      	adds	r7, #12
 8101be8:	46bd      	mov	sp, r7
 8101bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101bee:	4770      	bx	lr

08101bf0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8101bf0:	b480      	push	{r7}
 8101bf2:	b083      	sub	sp, #12
 8101bf4:	af00      	add	r7, sp, #0
 8101bf6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8101bf8:	bf00      	nop
 8101bfa:	370c      	adds	r7, #12
 8101bfc:	46bd      	mov	sp, r7
 8101bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c02:	4770      	bx	lr

08101c04 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8101c04:	b590      	push	{r4, r7, lr}
 8101c06:	b08d      	sub	sp, #52	@ 0x34
 8101c08:	af00      	add	r7, sp, #0
 8101c0a:	6078      	str	r0, [r7, #4]
 8101c0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8101c0e:	2300      	movs	r3, #0
 8101c10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8101c14:	2300      	movs	r3, #0
 8101c16:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8101c18:	683b      	ldr	r3, [r7, #0]
 8101c1a:	68db      	ldr	r3, [r3, #12]
 8101c1c:	4a65      	ldr	r2, [pc, #404]	@ (8101db4 <HAL_ADC_ConfigChannel+0x1b0>)
 8101c1e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8101c20:	687b      	ldr	r3, [r7, #4]
 8101c22:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8101c26:	2b01      	cmp	r3, #1
 8101c28:	d101      	bne.n	8101c2e <HAL_ADC_ConfigChannel+0x2a>
 8101c2a:	2302      	movs	r3, #2
 8101c2c:	e2c7      	b.n	81021be <HAL_ADC_ConfigChannel+0x5ba>
 8101c2e:	687b      	ldr	r3, [r7, #4]
 8101c30:	2201      	movs	r2, #1
 8101c32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8101c36:	687b      	ldr	r3, [r7, #4]
 8101c38:	681b      	ldr	r3, [r3, #0]
 8101c3a:	4618      	mov	r0, r3
 8101c3c:	f7ff fb08 	bl	8101250 <LL_ADC_REG_IsConversionOngoing>
 8101c40:	4603      	mov	r3, r0
 8101c42:	2b00      	cmp	r3, #0
 8101c44:	f040 82ac 	bne.w	81021a0 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8101c48:	683b      	ldr	r3, [r7, #0]
 8101c4a:	681b      	ldr	r3, [r3, #0]
 8101c4c:	2b00      	cmp	r3, #0
 8101c4e:	db2c      	blt.n	8101caa <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8101c50:	683b      	ldr	r3, [r7, #0]
 8101c52:	681b      	ldr	r3, [r3, #0]
 8101c54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8101c58:	2b00      	cmp	r3, #0
 8101c5a:	d108      	bne.n	8101c6e <HAL_ADC_ConfigChannel+0x6a>
 8101c5c:	683b      	ldr	r3, [r7, #0]
 8101c5e:	681b      	ldr	r3, [r3, #0]
 8101c60:	0e9b      	lsrs	r3, r3, #26
 8101c62:	f003 031f 	and.w	r3, r3, #31
 8101c66:	2201      	movs	r2, #1
 8101c68:	fa02 f303 	lsl.w	r3, r2, r3
 8101c6c:	e016      	b.n	8101c9c <HAL_ADC_ConfigChannel+0x98>
 8101c6e:	683b      	ldr	r3, [r7, #0]
 8101c70:	681b      	ldr	r3, [r3, #0]
 8101c72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8101c74:	697b      	ldr	r3, [r7, #20]
 8101c76:	fa93 f3a3 	rbit	r3, r3
 8101c7a:	613b      	str	r3, [r7, #16]
  return result;
 8101c7c:	693b      	ldr	r3, [r7, #16]
 8101c7e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8101c80:	69bb      	ldr	r3, [r7, #24]
 8101c82:	2b00      	cmp	r3, #0
 8101c84:	d101      	bne.n	8101c8a <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8101c86:	2320      	movs	r3, #32
 8101c88:	e003      	b.n	8101c92 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8101c8a:	69bb      	ldr	r3, [r7, #24]
 8101c8c:	fab3 f383 	clz	r3, r3
 8101c90:	b2db      	uxtb	r3, r3
 8101c92:	f003 031f 	and.w	r3, r3, #31
 8101c96:	2201      	movs	r2, #1
 8101c98:	fa02 f303 	lsl.w	r3, r2, r3
 8101c9c:	687a      	ldr	r2, [r7, #4]
 8101c9e:	6812      	ldr	r2, [r2, #0]
 8101ca0:	69d1      	ldr	r1, [r2, #28]
 8101ca2:	687a      	ldr	r2, [r7, #4]
 8101ca4:	6812      	ldr	r2, [r2, #0]
 8101ca6:	430b      	orrs	r3, r1
 8101ca8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8101caa:	687b      	ldr	r3, [r7, #4]
 8101cac:	6818      	ldr	r0, [r3, #0]
 8101cae:	683b      	ldr	r3, [r7, #0]
 8101cb0:	6859      	ldr	r1, [r3, #4]
 8101cb2:	683b      	ldr	r3, [r7, #0]
 8101cb4:	681b      	ldr	r3, [r3, #0]
 8101cb6:	461a      	mov	r2, r3
 8101cb8:	f7ff f95c 	bl	8100f74 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8101cbc:	687b      	ldr	r3, [r7, #4]
 8101cbe:	681b      	ldr	r3, [r3, #0]
 8101cc0:	4618      	mov	r0, r3
 8101cc2:	f7ff fac5 	bl	8101250 <LL_ADC_REG_IsConversionOngoing>
 8101cc6:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8101cc8:	687b      	ldr	r3, [r7, #4]
 8101cca:	681b      	ldr	r3, [r3, #0]
 8101ccc:	4618      	mov	r0, r3
 8101cce:	f7ff fad2 	bl	8101276 <LL_ADC_INJ_IsConversionOngoing>
 8101cd2:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8101cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8101cd6:	2b00      	cmp	r3, #0
 8101cd8:	f040 80b8 	bne.w	8101e4c <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8101cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8101cde:	2b00      	cmp	r3, #0
 8101ce0:	f040 80b4 	bne.w	8101e4c <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8101ce4:	687b      	ldr	r3, [r7, #4]
 8101ce6:	6818      	ldr	r0, [r3, #0]
 8101ce8:	683b      	ldr	r3, [r7, #0]
 8101cea:	6819      	ldr	r1, [r3, #0]
 8101cec:	683b      	ldr	r3, [r7, #0]
 8101cee:	689b      	ldr	r3, [r3, #8]
 8101cf0:	461a      	mov	r2, r3
 8101cf2:	f7ff f991 	bl	8101018 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8101cf6:	4b30      	ldr	r3, [pc, #192]	@ (8101db8 <HAL_ADC_ConfigChannel+0x1b4>)
 8101cf8:	681b      	ldr	r3, [r3, #0]
 8101cfa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8101cfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8101d02:	d10b      	bne.n	8101d1c <HAL_ADC_ConfigChannel+0x118>
 8101d04:	683b      	ldr	r3, [r7, #0]
 8101d06:	695a      	ldr	r2, [r3, #20]
 8101d08:	687b      	ldr	r3, [r7, #4]
 8101d0a:	681b      	ldr	r3, [r3, #0]
 8101d0c:	68db      	ldr	r3, [r3, #12]
 8101d0e:	089b      	lsrs	r3, r3, #2
 8101d10:	f003 0307 	and.w	r3, r3, #7
 8101d14:	005b      	lsls	r3, r3, #1
 8101d16:	fa02 f303 	lsl.w	r3, r2, r3
 8101d1a:	e01d      	b.n	8101d58 <HAL_ADC_ConfigChannel+0x154>
 8101d1c:	687b      	ldr	r3, [r7, #4]
 8101d1e:	681b      	ldr	r3, [r3, #0]
 8101d20:	68db      	ldr	r3, [r3, #12]
 8101d22:	f003 0310 	and.w	r3, r3, #16
 8101d26:	2b00      	cmp	r3, #0
 8101d28:	d10b      	bne.n	8101d42 <HAL_ADC_ConfigChannel+0x13e>
 8101d2a:	683b      	ldr	r3, [r7, #0]
 8101d2c:	695a      	ldr	r2, [r3, #20]
 8101d2e:	687b      	ldr	r3, [r7, #4]
 8101d30:	681b      	ldr	r3, [r3, #0]
 8101d32:	68db      	ldr	r3, [r3, #12]
 8101d34:	089b      	lsrs	r3, r3, #2
 8101d36:	f003 0307 	and.w	r3, r3, #7
 8101d3a:	005b      	lsls	r3, r3, #1
 8101d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8101d40:	e00a      	b.n	8101d58 <HAL_ADC_ConfigChannel+0x154>
 8101d42:	683b      	ldr	r3, [r7, #0]
 8101d44:	695a      	ldr	r2, [r3, #20]
 8101d46:	687b      	ldr	r3, [r7, #4]
 8101d48:	681b      	ldr	r3, [r3, #0]
 8101d4a:	68db      	ldr	r3, [r3, #12]
 8101d4c:	089b      	lsrs	r3, r3, #2
 8101d4e:	f003 0304 	and.w	r3, r3, #4
 8101d52:	005b      	lsls	r3, r3, #1
 8101d54:	fa02 f303 	lsl.w	r3, r2, r3
 8101d58:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8101d5a:	683b      	ldr	r3, [r7, #0]
 8101d5c:	691b      	ldr	r3, [r3, #16]
 8101d5e:	2b04      	cmp	r3, #4
 8101d60:	d02c      	beq.n	8101dbc <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8101d62:	687b      	ldr	r3, [r7, #4]
 8101d64:	6818      	ldr	r0, [r3, #0]
 8101d66:	683b      	ldr	r3, [r7, #0]
 8101d68:	6919      	ldr	r1, [r3, #16]
 8101d6a:	683b      	ldr	r3, [r7, #0]
 8101d6c:	681a      	ldr	r2, [r3, #0]
 8101d6e:	6a3b      	ldr	r3, [r7, #32]
 8101d70:	f7ff f899 	bl	8100ea6 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8101d74:	687b      	ldr	r3, [r7, #4]
 8101d76:	6818      	ldr	r0, [r3, #0]
 8101d78:	683b      	ldr	r3, [r7, #0]
 8101d7a:	6919      	ldr	r1, [r3, #16]
 8101d7c:	683b      	ldr	r3, [r7, #0]
 8101d7e:	7e5b      	ldrb	r3, [r3, #25]
 8101d80:	2b01      	cmp	r3, #1
 8101d82:	d102      	bne.n	8101d8a <HAL_ADC_ConfigChannel+0x186>
 8101d84:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8101d88:	e000      	b.n	8101d8c <HAL_ADC_ConfigChannel+0x188>
 8101d8a:	2300      	movs	r3, #0
 8101d8c:	461a      	mov	r2, r3
 8101d8e:	f7ff f8c3 	bl	8100f18 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8101d92:	687b      	ldr	r3, [r7, #4]
 8101d94:	6818      	ldr	r0, [r3, #0]
 8101d96:	683b      	ldr	r3, [r7, #0]
 8101d98:	6919      	ldr	r1, [r3, #16]
 8101d9a:	683b      	ldr	r3, [r7, #0]
 8101d9c:	7e1b      	ldrb	r3, [r3, #24]
 8101d9e:	2b01      	cmp	r3, #1
 8101da0:	d102      	bne.n	8101da8 <HAL_ADC_ConfigChannel+0x1a4>
 8101da2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8101da6:	e000      	b.n	8101daa <HAL_ADC_ConfigChannel+0x1a6>
 8101da8:	2300      	movs	r3, #0
 8101daa:	461a      	mov	r2, r3
 8101dac:	f7ff f89b 	bl	8100ee6 <LL_ADC_SetDataRightShift>
 8101db0:	e04c      	b.n	8101e4c <HAL_ADC_ConfigChannel+0x248>
 8101db2:	bf00      	nop
 8101db4:	47ff0000 	.word	0x47ff0000
 8101db8:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8101dbc:	687b      	ldr	r3, [r7, #4]
 8101dbe:	681b      	ldr	r3, [r3, #0]
 8101dc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8101dc2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8101dc6:	683b      	ldr	r3, [r7, #0]
 8101dc8:	681b      	ldr	r3, [r3, #0]
 8101dca:	069b      	lsls	r3, r3, #26
 8101dcc:	429a      	cmp	r2, r3
 8101dce:	d107      	bne.n	8101de0 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8101dd0:	687b      	ldr	r3, [r7, #4]
 8101dd2:	681b      	ldr	r3, [r3, #0]
 8101dd4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8101dd6:	687b      	ldr	r3, [r7, #4]
 8101dd8:	681b      	ldr	r3, [r3, #0]
 8101dda:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8101dde:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8101de0:	687b      	ldr	r3, [r7, #4]
 8101de2:	681b      	ldr	r3, [r3, #0]
 8101de4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8101de6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8101dea:	683b      	ldr	r3, [r7, #0]
 8101dec:	681b      	ldr	r3, [r3, #0]
 8101dee:	069b      	lsls	r3, r3, #26
 8101df0:	429a      	cmp	r2, r3
 8101df2:	d107      	bne.n	8101e04 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8101df4:	687b      	ldr	r3, [r7, #4]
 8101df6:	681b      	ldr	r3, [r3, #0]
 8101df8:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8101dfa:	687b      	ldr	r3, [r7, #4]
 8101dfc:	681b      	ldr	r3, [r3, #0]
 8101dfe:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8101e02:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8101e04:	687b      	ldr	r3, [r7, #4]
 8101e06:	681b      	ldr	r3, [r3, #0]
 8101e08:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8101e0a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8101e0e:	683b      	ldr	r3, [r7, #0]
 8101e10:	681b      	ldr	r3, [r3, #0]
 8101e12:	069b      	lsls	r3, r3, #26
 8101e14:	429a      	cmp	r2, r3
 8101e16:	d107      	bne.n	8101e28 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8101e18:	687b      	ldr	r3, [r7, #4]
 8101e1a:	681b      	ldr	r3, [r3, #0]
 8101e1c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8101e1e:	687b      	ldr	r3, [r7, #4]
 8101e20:	681b      	ldr	r3, [r3, #0]
 8101e22:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8101e26:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8101e28:	687b      	ldr	r3, [r7, #4]
 8101e2a:	681b      	ldr	r3, [r3, #0]
 8101e2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8101e2e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8101e32:	683b      	ldr	r3, [r7, #0]
 8101e34:	681b      	ldr	r3, [r3, #0]
 8101e36:	069b      	lsls	r3, r3, #26
 8101e38:	429a      	cmp	r2, r3
 8101e3a:	d107      	bne.n	8101e4c <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8101e3c:	687b      	ldr	r3, [r7, #4]
 8101e3e:	681b      	ldr	r3, [r3, #0]
 8101e40:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8101e42:	687b      	ldr	r3, [r7, #4]
 8101e44:	681b      	ldr	r3, [r3, #0]
 8101e46:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8101e4a:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8101e4c:	687b      	ldr	r3, [r7, #4]
 8101e4e:	681b      	ldr	r3, [r3, #0]
 8101e50:	4618      	mov	r0, r3
 8101e52:	f7ff f9c3 	bl	81011dc <LL_ADC_IsEnabled>
 8101e56:	4603      	mov	r3, r0
 8101e58:	2b00      	cmp	r3, #0
 8101e5a:	f040 81aa 	bne.w	81021b2 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8101e5e:	687b      	ldr	r3, [r7, #4]
 8101e60:	6818      	ldr	r0, [r3, #0]
 8101e62:	683b      	ldr	r3, [r7, #0]
 8101e64:	6819      	ldr	r1, [r3, #0]
 8101e66:	683b      	ldr	r3, [r7, #0]
 8101e68:	68db      	ldr	r3, [r3, #12]
 8101e6a:	461a      	mov	r2, r3
 8101e6c:	f7ff f900 	bl	8101070 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8101e70:	683b      	ldr	r3, [r7, #0]
 8101e72:	68db      	ldr	r3, [r3, #12]
 8101e74:	4a87      	ldr	r2, [pc, #540]	@ (8102094 <HAL_ADC_ConfigChannel+0x490>)
 8101e76:	4293      	cmp	r3, r2
 8101e78:	f040 809a 	bne.w	8101fb0 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8101e7c:	687b      	ldr	r3, [r7, #4]
 8101e7e:	681a      	ldr	r2, [r3, #0]
 8101e80:	687b      	ldr	r3, [r7, #4]
 8101e82:	681b      	ldr	r3, [r3, #0]
 8101e84:	4984      	ldr	r1, [pc, #528]	@ (8102098 <HAL_ADC_ConfigChannel+0x494>)
 8101e86:	428b      	cmp	r3, r1
 8101e88:	d147      	bne.n	8101f1a <HAL_ADC_ConfigChannel+0x316>
 8101e8a:	683b      	ldr	r3, [r7, #0]
 8101e8c:	681b      	ldr	r3, [r3, #0]
 8101e8e:	4983      	ldr	r1, [pc, #524]	@ (810209c <HAL_ADC_ConfigChannel+0x498>)
 8101e90:	428b      	cmp	r3, r1
 8101e92:	d040      	beq.n	8101f16 <HAL_ADC_ConfigChannel+0x312>
 8101e94:	683b      	ldr	r3, [r7, #0]
 8101e96:	681b      	ldr	r3, [r3, #0]
 8101e98:	4981      	ldr	r1, [pc, #516]	@ (81020a0 <HAL_ADC_ConfigChannel+0x49c>)
 8101e9a:	428b      	cmp	r3, r1
 8101e9c:	d039      	beq.n	8101f12 <HAL_ADC_ConfigChannel+0x30e>
 8101e9e:	683b      	ldr	r3, [r7, #0]
 8101ea0:	681b      	ldr	r3, [r3, #0]
 8101ea2:	4980      	ldr	r1, [pc, #512]	@ (81020a4 <HAL_ADC_ConfigChannel+0x4a0>)
 8101ea4:	428b      	cmp	r3, r1
 8101ea6:	d032      	beq.n	8101f0e <HAL_ADC_ConfigChannel+0x30a>
 8101ea8:	683b      	ldr	r3, [r7, #0]
 8101eaa:	681b      	ldr	r3, [r3, #0]
 8101eac:	497e      	ldr	r1, [pc, #504]	@ (81020a8 <HAL_ADC_ConfigChannel+0x4a4>)
 8101eae:	428b      	cmp	r3, r1
 8101eb0:	d02b      	beq.n	8101f0a <HAL_ADC_ConfigChannel+0x306>
 8101eb2:	683b      	ldr	r3, [r7, #0]
 8101eb4:	681b      	ldr	r3, [r3, #0]
 8101eb6:	497d      	ldr	r1, [pc, #500]	@ (81020ac <HAL_ADC_ConfigChannel+0x4a8>)
 8101eb8:	428b      	cmp	r3, r1
 8101eba:	d024      	beq.n	8101f06 <HAL_ADC_ConfigChannel+0x302>
 8101ebc:	683b      	ldr	r3, [r7, #0]
 8101ebe:	681b      	ldr	r3, [r3, #0]
 8101ec0:	497b      	ldr	r1, [pc, #492]	@ (81020b0 <HAL_ADC_ConfigChannel+0x4ac>)
 8101ec2:	428b      	cmp	r3, r1
 8101ec4:	d01d      	beq.n	8101f02 <HAL_ADC_ConfigChannel+0x2fe>
 8101ec6:	683b      	ldr	r3, [r7, #0]
 8101ec8:	681b      	ldr	r3, [r3, #0]
 8101eca:	497a      	ldr	r1, [pc, #488]	@ (81020b4 <HAL_ADC_ConfigChannel+0x4b0>)
 8101ecc:	428b      	cmp	r3, r1
 8101ece:	d016      	beq.n	8101efe <HAL_ADC_ConfigChannel+0x2fa>
 8101ed0:	683b      	ldr	r3, [r7, #0]
 8101ed2:	681b      	ldr	r3, [r3, #0]
 8101ed4:	4978      	ldr	r1, [pc, #480]	@ (81020b8 <HAL_ADC_ConfigChannel+0x4b4>)
 8101ed6:	428b      	cmp	r3, r1
 8101ed8:	d00f      	beq.n	8101efa <HAL_ADC_ConfigChannel+0x2f6>
 8101eda:	683b      	ldr	r3, [r7, #0]
 8101edc:	681b      	ldr	r3, [r3, #0]
 8101ede:	4977      	ldr	r1, [pc, #476]	@ (81020bc <HAL_ADC_ConfigChannel+0x4b8>)
 8101ee0:	428b      	cmp	r3, r1
 8101ee2:	d008      	beq.n	8101ef6 <HAL_ADC_ConfigChannel+0x2f2>
 8101ee4:	683b      	ldr	r3, [r7, #0]
 8101ee6:	681b      	ldr	r3, [r3, #0]
 8101ee8:	4975      	ldr	r1, [pc, #468]	@ (81020c0 <HAL_ADC_ConfigChannel+0x4bc>)
 8101eea:	428b      	cmp	r3, r1
 8101eec:	d101      	bne.n	8101ef2 <HAL_ADC_ConfigChannel+0x2ee>
 8101eee:	4b75      	ldr	r3, [pc, #468]	@ (81020c4 <HAL_ADC_ConfigChannel+0x4c0>)
 8101ef0:	e05a      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101ef2:	2300      	movs	r3, #0
 8101ef4:	e058      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101ef6:	4b74      	ldr	r3, [pc, #464]	@ (81020c8 <HAL_ADC_ConfigChannel+0x4c4>)
 8101ef8:	e056      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101efa:	4b74      	ldr	r3, [pc, #464]	@ (81020cc <HAL_ADC_ConfigChannel+0x4c8>)
 8101efc:	e054      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101efe:	4b6e      	ldr	r3, [pc, #440]	@ (81020b8 <HAL_ADC_ConfigChannel+0x4b4>)
 8101f00:	e052      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f02:	4b6c      	ldr	r3, [pc, #432]	@ (81020b4 <HAL_ADC_ConfigChannel+0x4b0>)
 8101f04:	e050      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f06:	4b72      	ldr	r3, [pc, #456]	@ (81020d0 <HAL_ADC_ConfigChannel+0x4cc>)
 8101f08:	e04e      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f0a:	4b72      	ldr	r3, [pc, #456]	@ (81020d4 <HAL_ADC_ConfigChannel+0x4d0>)
 8101f0c:	e04c      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f0e:	4b72      	ldr	r3, [pc, #456]	@ (81020d8 <HAL_ADC_ConfigChannel+0x4d4>)
 8101f10:	e04a      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f12:	4b72      	ldr	r3, [pc, #456]	@ (81020dc <HAL_ADC_ConfigChannel+0x4d8>)
 8101f14:	e048      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f16:	2301      	movs	r3, #1
 8101f18:	e046      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f1a:	687b      	ldr	r3, [r7, #4]
 8101f1c:	681b      	ldr	r3, [r3, #0]
 8101f1e:	4970      	ldr	r1, [pc, #448]	@ (81020e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8101f20:	428b      	cmp	r3, r1
 8101f22:	d140      	bne.n	8101fa6 <HAL_ADC_ConfigChannel+0x3a2>
 8101f24:	683b      	ldr	r3, [r7, #0]
 8101f26:	681b      	ldr	r3, [r3, #0]
 8101f28:	495c      	ldr	r1, [pc, #368]	@ (810209c <HAL_ADC_ConfigChannel+0x498>)
 8101f2a:	428b      	cmp	r3, r1
 8101f2c:	d039      	beq.n	8101fa2 <HAL_ADC_ConfigChannel+0x39e>
 8101f2e:	683b      	ldr	r3, [r7, #0]
 8101f30:	681b      	ldr	r3, [r3, #0]
 8101f32:	495b      	ldr	r1, [pc, #364]	@ (81020a0 <HAL_ADC_ConfigChannel+0x49c>)
 8101f34:	428b      	cmp	r3, r1
 8101f36:	d032      	beq.n	8101f9e <HAL_ADC_ConfigChannel+0x39a>
 8101f38:	683b      	ldr	r3, [r7, #0]
 8101f3a:	681b      	ldr	r3, [r3, #0]
 8101f3c:	4959      	ldr	r1, [pc, #356]	@ (81020a4 <HAL_ADC_ConfigChannel+0x4a0>)
 8101f3e:	428b      	cmp	r3, r1
 8101f40:	d02b      	beq.n	8101f9a <HAL_ADC_ConfigChannel+0x396>
 8101f42:	683b      	ldr	r3, [r7, #0]
 8101f44:	681b      	ldr	r3, [r3, #0]
 8101f46:	4958      	ldr	r1, [pc, #352]	@ (81020a8 <HAL_ADC_ConfigChannel+0x4a4>)
 8101f48:	428b      	cmp	r3, r1
 8101f4a:	d024      	beq.n	8101f96 <HAL_ADC_ConfigChannel+0x392>
 8101f4c:	683b      	ldr	r3, [r7, #0]
 8101f4e:	681b      	ldr	r3, [r3, #0]
 8101f50:	4956      	ldr	r1, [pc, #344]	@ (81020ac <HAL_ADC_ConfigChannel+0x4a8>)
 8101f52:	428b      	cmp	r3, r1
 8101f54:	d01d      	beq.n	8101f92 <HAL_ADC_ConfigChannel+0x38e>
 8101f56:	683b      	ldr	r3, [r7, #0]
 8101f58:	681b      	ldr	r3, [r3, #0]
 8101f5a:	4955      	ldr	r1, [pc, #340]	@ (81020b0 <HAL_ADC_ConfigChannel+0x4ac>)
 8101f5c:	428b      	cmp	r3, r1
 8101f5e:	d016      	beq.n	8101f8e <HAL_ADC_ConfigChannel+0x38a>
 8101f60:	683b      	ldr	r3, [r7, #0]
 8101f62:	681b      	ldr	r3, [r3, #0]
 8101f64:	4953      	ldr	r1, [pc, #332]	@ (81020b4 <HAL_ADC_ConfigChannel+0x4b0>)
 8101f66:	428b      	cmp	r3, r1
 8101f68:	d00f      	beq.n	8101f8a <HAL_ADC_ConfigChannel+0x386>
 8101f6a:	683b      	ldr	r3, [r7, #0]
 8101f6c:	681b      	ldr	r3, [r3, #0]
 8101f6e:	4952      	ldr	r1, [pc, #328]	@ (81020b8 <HAL_ADC_ConfigChannel+0x4b4>)
 8101f70:	428b      	cmp	r3, r1
 8101f72:	d008      	beq.n	8101f86 <HAL_ADC_ConfigChannel+0x382>
 8101f74:	683b      	ldr	r3, [r7, #0]
 8101f76:	681b      	ldr	r3, [r3, #0]
 8101f78:	4951      	ldr	r1, [pc, #324]	@ (81020c0 <HAL_ADC_ConfigChannel+0x4bc>)
 8101f7a:	428b      	cmp	r3, r1
 8101f7c:	d101      	bne.n	8101f82 <HAL_ADC_ConfigChannel+0x37e>
 8101f7e:	4b51      	ldr	r3, [pc, #324]	@ (81020c4 <HAL_ADC_ConfigChannel+0x4c0>)
 8101f80:	e012      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f82:	2300      	movs	r3, #0
 8101f84:	e010      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f86:	4b51      	ldr	r3, [pc, #324]	@ (81020cc <HAL_ADC_ConfigChannel+0x4c8>)
 8101f88:	e00e      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f8a:	4b4b      	ldr	r3, [pc, #300]	@ (81020b8 <HAL_ADC_ConfigChannel+0x4b4>)
 8101f8c:	e00c      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f8e:	4b49      	ldr	r3, [pc, #292]	@ (81020b4 <HAL_ADC_ConfigChannel+0x4b0>)
 8101f90:	e00a      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f92:	4b4f      	ldr	r3, [pc, #316]	@ (81020d0 <HAL_ADC_ConfigChannel+0x4cc>)
 8101f94:	e008      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f96:	4b4f      	ldr	r3, [pc, #316]	@ (81020d4 <HAL_ADC_ConfigChannel+0x4d0>)
 8101f98:	e006      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f9a:	4b4f      	ldr	r3, [pc, #316]	@ (81020d8 <HAL_ADC_ConfigChannel+0x4d4>)
 8101f9c:	e004      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101f9e:	4b4f      	ldr	r3, [pc, #316]	@ (81020dc <HAL_ADC_ConfigChannel+0x4d8>)
 8101fa0:	e002      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101fa2:	2301      	movs	r3, #1
 8101fa4:	e000      	b.n	8101fa8 <HAL_ADC_ConfigChannel+0x3a4>
 8101fa6:	2300      	movs	r3, #0
 8101fa8:	4619      	mov	r1, r3
 8101faa:	4610      	mov	r0, r2
 8101fac:	f7fe ff48 	bl	8100e40 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8101fb0:	683b      	ldr	r3, [r7, #0]
 8101fb2:	681b      	ldr	r3, [r3, #0]
 8101fb4:	2b00      	cmp	r3, #0
 8101fb6:	f280 80fc 	bge.w	81021b2 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8101fba:	687b      	ldr	r3, [r7, #4]
 8101fbc:	681b      	ldr	r3, [r3, #0]
 8101fbe:	4a36      	ldr	r2, [pc, #216]	@ (8102098 <HAL_ADC_ConfigChannel+0x494>)
 8101fc0:	4293      	cmp	r3, r2
 8101fc2:	d004      	beq.n	8101fce <HAL_ADC_ConfigChannel+0x3ca>
 8101fc4:	687b      	ldr	r3, [r7, #4]
 8101fc6:	681b      	ldr	r3, [r3, #0]
 8101fc8:	4a45      	ldr	r2, [pc, #276]	@ (81020e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8101fca:	4293      	cmp	r3, r2
 8101fcc:	d101      	bne.n	8101fd2 <HAL_ADC_ConfigChannel+0x3ce>
 8101fce:	4b45      	ldr	r3, [pc, #276]	@ (81020e4 <HAL_ADC_ConfigChannel+0x4e0>)
 8101fd0:	e000      	b.n	8101fd4 <HAL_ADC_ConfigChannel+0x3d0>
 8101fd2:	4b45      	ldr	r3, [pc, #276]	@ (81020e8 <HAL_ADC_ConfigChannel+0x4e4>)
 8101fd4:	4618      	mov	r0, r3
 8101fd6:	f7fe ff25 	bl	8100e24 <LL_ADC_GetCommonPathInternalCh>
 8101fda:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8101fdc:	687b      	ldr	r3, [r7, #4]
 8101fde:	681b      	ldr	r3, [r3, #0]
 8101fe0:	4a2d      	ldr	r2, [pc, #180]	@ (8102098 <HAL_ADC_ConfigChannel+0x494>)
 8101fe2:	4293      	cmp	r3, r2
 8101fe4:	d004      	beq.n	8101ff0 <HAL_ADC_ConfigChannel+0x3ec>
 8101fe6:	687b      	ldr	r3, [r7, #4]
 8101fe8:	681b      	ldr	r3, [r3, #0]
 8101fea:	4a3d      	ldr	r2, [pc, #244]	@ (81020e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8101fec:	4293      	cmp	r3, r2
 8101fee:	d10e      	bne.n	810200e <HAL_ADC_ConfigChannel+0x40a>
 8101ff0:	4829      	ldr	r0, [pc, #164]	@ (8102098 <HAL_ADC_ConfigChannel+0x494>)
 8101ff2:	f7ff f8f3 	bl	81011dc <LL_ADC_IsEnabled>
 8101ff6:	4604      	mov	r4, r0
 8101ff8:	4839      	ldr	r0, [pc, #228]	@ (81020e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8101ffa:	f7ff f8ef 	bl	81011dc <LL_ADC_IsEnabled>
 8101ffe:	4603      	mov	r3, r0
 8102000:	4323      	orrs	r3, r4
 8102002:	2b00      	cmp	r3, #0
 8102004:	bf0c      	ite	eq
 8102006:	2301      	moveq	r3, #1
 8102008:	2300      	movne	r3, #0
 810200a:	b2db      	uxtb	r3, r3
 810200c:	e008      	b.n	8102020 <HAL_ADC_ConfigChannel+0x41c>
 810200e:	4837      	ldr	r0, [pc, #220]	@ (81020ec <HAL_ADC_ConfigChannel+0x4e8>)
 8102010:	f7ff f8e4 	bl	81011dc <LL_ADC_IsEnabled>
 8102014:	4603      	mov	r3, r0
 8102016:	2b00      	cmp	r3, #0
 8102018:	bf0c      	ite	eq
 810201a:	2301      	moveq	r3, #1
 810201c:	2300      	movne	r3, #0
 810201e:	b2db      	uxtb	r3, r3
 8102020:	2b00      	cmp	r3, #0
 8102022:	f000 80b3 	beq.w	810218c <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8102026:	683b      	ldr	r3, [r7, #0]
 8102028:	681b      	ldr	r3, [r3, #0]
 810202a:	4a31      	ldr	r2, [pc, #196]	@ (81020f0 <HAL_ADC_ConfigChannel+0x4ec>)
 810202c:	4293      	cmp	r3, r2
 810202e:	d165      	bne.n	81020fc <HAL_ADC_ConfigChannel+0x4f8>
 8102030:	69fb      	ldr	r3, [r7, #28]
 8102032:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8102036:	2b00      	cmp	r3, #0
 8102038:	d160      	bne.n	81020fc <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 810203a:	687b      	ldr	r3, [r7, #4]
 810203c:	681b      	ldr	r3, [r3, #0]
 810203e:	4a2b      	ldr	r2, [pc, #172]	@ (81020ec <HAL_ADC_ConfigChannel+0x4e8>)
 8102040:	4293      	cmp	r3, r2
 8102042:	f040 80b6 	bne.w	81021b2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8102046:	687b      	ldr	r3, [r7, #4]
 8102048:	681b      	ldr	r3, [r3, #0]
 810204a:	4a13      	ldr	r2, [pc, #76]	@ (8102098 <HAL_ADC_ConfigChannel+0x494>)
 810204c:	4293      	cmp	r3, r2
 810204e:	d004      	beq.n	810205a <HAL_ADC_ConfigChannel+0x456>
 8102050:	687b      	ldr	r3, [r7, #4]
 8102052:	681b      	ldr	r3, [r3, #0]
 8102054:	4a22      	ldr	r2, [pc, #136]	@ (81020e0 <HAL_ADC_ConfigChannel+0x4dc>)
 8102056:	4293      	cmp	r3, r2
 8102058:	d101      	bne.n	810205e <HAL_ADC_ConfigChannel+0x45a>
 810205a:	4a22      	ldr	r2, [pc, #136]	@ (81020e4 <HAL_ADC_ConfigChannel+0x4e0>)
 810205c:	e000      	b.n	8102060 <HAL_ADC_ConfigChannel+0x45c>
 810205e:	4a22      	ldr	r2, [pc, #136]	@ (81020e8 <HAL_ADC_ConfigChannel+0x4e4>)
 8102060:	69fb      	ldr	r3, [r7, #28]
 8102062:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8102066:	4619      	mov	r1, r3
 8102068:	4610      	mov	r0, r2
 810206a:	f7fe fec8 	bl	8100dfe <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 810206e:	4b21      	ldr	r3, [pc, #132]	@ (81020f4 <HAL_ADC_ConfigChannel+0x4f0>)
 8102070:	681b      	ldr	r3, [r3, #0]
 8102072:	099b      	lsrs	r3, r3, #6
 8102074:	4a20      	ldr	r2, [pc, #128]	@ (81020f8 <HAL_ADC_ConfigChannel+0x4f4>)
 8102076:	fba2 2303 	umull	r2, r3, r2, r3
 810207a:	099b      	lsrs	r3, r3, #6
 810207c:	3301      	adds	r3, #1
 810207e:	005b      	lsls	r3, r3, #1
 8102080:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8102082:	e002      	b.n	810208a <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8102084:	68fb      	ldr	r3, [r7, #12]
 8102086:	3b01      	subs	r3, #1
 8102088:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 810208a:	68fb      	ldr	r3, [r7, #12]
 810208c:	2b00      	cmp	r3, #0
 810208e:	d1f9      	bne.n	8102084 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8102090:	e08f      	b.n	81021b2 <HAL_ADC_ConfigChannel+0x5ae>
 8102092:	bf00      	nop
 8102094:	47ff0000 	.word	0x47ff0000
 8102098:	40022000 	.word	0x40022000
 810209c:	04300002 	.word	0x04300002
 81020a0:	08600004 	.word	0x08600004
 81020a4:	0c900008 	.word	0x0c900008
 81020a8:	10c00010 	.word	0x10c00010
 81020ac:	14f00020 	.word	0x14f00020
 81020b0:	2a000400 	.word	0x2a000400
 81020b4:	2e300800 	.word	0x2e300800
 81020b8:	32601000 	.word	0x32601000
 81020bc:	43210000 	.word	0x43210000
 81020c0:	4b840000 	.word	0x4b840000
 81020c4:	4fb80000 	.word	0x4fb80000
 81020c8:	47520000 	.word	0x47520000
 81020cc:	36902000 	.word	0x36902000
 81020d0:	25b00200 	.word	0x25b00200
 81020d4:	21800100 	.word	0x21800100
 81020d8:	1d500080 	.word	0x1d500080
 81020dc:	19200040 	.word	0x19200040
 81020e0:	40022100 	.word	0x40022100
 81020e4:	40022300 	.word	0x40022300
 81020e8:	58026300 	.word	0x58026300
 81020ec:	58026000 	.word	0x58026000
 81020f0:	cb840000 	.word	0xcb840000
 81020f4:	10000000 	.word	0x10000000
 81020f8:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 81020fc:	683b      	ldr	r3, [r7, #0]
 81020fe:	681b      	ldr	r3, [r3, #0]
 8102100:	4a31      	ldr	r2, [pc, #196]	@ (81021c8 <HAL_ADC_ConfigChannel+0x5c4>)
 8102102:	4293      	cmp	r3, r2
 8102104:	d11e      	bne.n	8102144 <HAL_ADC_ConfigChannel+0x540>
 8102106:	69fb      	ldr	r3, [r7, #28]
 8102108:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 810210c:	2b00      	cmp	r3, #0
 810210e:	d119      	bne.n	8102144 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8102110:	687b      	ldr	r3, [r7, #4]
 8102112:	681b      	ldr	r3, [r3, #0]
 8102114:	4a2d      	ldr	r2, [pc, #180]	@ (81021cc <HAL_ADC_ConfigChannel+0x5c8>)
 8102116:	4293      	cmp	r3, r2
 8102118:	d14b      	bne.n	81021b2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 810211a:	687b      	ldr	r3, [r7, #4]
 810211c:	681b      	ldr	r3, [r3, #0]
 810211e:	4a2c      	ldr	r2, [pc, #176]	@ (81021d0 <HAL_ADC_ConfigChannel+0x5cc>)
 8102120:	4293      	cmp	r3, r2
 8102122:	d004      	beq.n	810212e <HAL_ADC_ConfigChannel+0x52a>
 8102124:	687b      	ldr	r3, [r7, #4]
 8102126:	681b      	ldr	r3, [r3, #0]
 8102128:	4a2a      	ldr	r2, [pc, #168]	@ (81021d4 <HAL_ADC_ConfigChannel+0x5d0>)
 810212a:	4293      	cmp	r3, r2
 810212c:	d101      	bne.n	8102132 <HAL_ADC_ConfigChannel+0x52e>
 810212e:	4a2a      	ldr	r2, [pc, #168]	@ (81021d8 <HAL_ADC_ConfigChannel+0x5d4>)
 8102130:	e000      	b.n	8102134 <HAL_ADC_ConfigChannel+0x530>
 8102132:	4a2a      	ldr	r2, [pc, #168]	@ (81021dc <HAL_ADC_ConfigChannel+0x5d8>)
 8102134:	69fb      	ldr	r3, [r7, #28]
 8102136:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 810213a:	4619      	mov	r1, r3
 810213c:	4610      	mov	r0, r2
 810213e:	f7fe fe5e 	bl	8100dfe <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8102142:	e036      	b.n	81021b2 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8102144:	683b      	ldr	r3, [r7, #0]
 8102146:	681b      	ldr	r3, [r3, #0]
 8102148:	4a25      	ldr	r2, [pc, #148]	@ (81021e0 <HAL_ADC_ConfigChannel+0x5dc>)
 810214a:	4293      	cmp	r3, r2
 810214c:	d131      	bne.n	81021b2 <HAL_ADC_ConfigChannel+0x5ae>
 810214e:	69fb      	ldr	r3, [r7, #28]
 8102150:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8102154:	2b00      	cmp	r3, #0
 8102156:	d12c      	bne.n	81021b2 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8102158:	687b      	ldr	r3, [r7, #4]
 810215a:	681b      	ldr	r3, [r3, #0]
 810215c:	4a1b      	ldr	r2, [pc, #108]	@ (81021cc <HAL_ADC_ConfigChannel+0x5c8>)
 810215e:	4293      	cmp	r3, r2
 8102160:	d127      	bne.n	81021b2 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8102162:	687b      	ldr	r3, [r7, #4]
 8102164:	681b      	ldr	r3, [r3, #0]
 8102166:	4a1a      	ldr	r2, [pc, #104]	@ (81021d0 <HAL_ADC_ConfigChannel+0x5cc>)
 8102168:	4293      	cmp	r3, r2
 810216a:	d004      	beq.n	8102176 <HAL_ADC_ConfigChannel+0x572>
 810216c:	687b      	ldr	r3, [r7, #4]
 810216e:	681b      	ldr	r3, [r3, #0]
 8102170:	4a18      	ldr	r2, [pc, #96]	@ (81021d4 <HAL_ADC_ConfigChannel+0x5d0>)
 8102172:	4293      	cmp	r3, r2
 8102174:	d101      	bne.n	810217a <HAL_ADC_ConfigChannel+0x576>
 8102176:	4a18      	ldr	r2, [pc, #96]	@ (81021d8 <HAL_ADC_ConfigChannel+0x5d4>)
 8102178:	e000      	b.n	810217c <HAL_ADC_ConfigChannel+0x578>
 810217a:	4a18      	ldr	r2, [pc, #96]	@ (81021dc <HAL_ADC_ConfigChannel+0x5d8>)
 810217c:	69fb      	ldr	r3, [r7, #28]
 810217e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8102182:	4619      	mov	r1, r3
 8102184:	4610      	mov	r0, r2
 8102186:	f7fe fe3a 	bl	8100dfe <LL_ADC_SetCommonPathInternalCh>
 810218a:	e012      	b.n	81021b2 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 810218c:	687b      	ldr	r3, [r7, #4]
 810218e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102190:	f043 0220 	orr.w	r2, r3, #32
 8102194:	687b      	ldr	r3, [r7, #4]
 8102196:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8102198:	2301      	movs	r3, #1
 810219a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 810219e:	e008      	b.n	81021b2 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 81021a0:	687b      	ldr	r3, [r7, #4]
 81021a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81021a4:	f043 0220 	orr.w	r2, r3, #32
 81021a8:	687b      	ldr	r3, [r7, #4]
 81021aa:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 81021ac:	2301      	movs	r3, #1
 81021ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 81021b2:	687b      	ldr	r3, [r7, #4]
 81021b4:	2200      	movs	r2, #0
 81021b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 81021ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 81021be:	4618      	mov	r0, r3
 81021c0:	3734      	adds	r7, #52	@ 0x34
 81021c2:	46bd      	mov	sp, r7
 81021c4:	bd90      	pop	{r4, r7, pc}
 81021c6:	bf00      	nop
 81021c8:	c7520000 	.word	0xc7520000
 81021cc:	58026000 	.word	0x58026000
 81021d0:	40022000 	.word	0x40022000
 81021d4:	40022100 	.word	0x40022100
 81021d8:	40022300 	.word	0x40022300
 81021dc:	58026300 	.word	0x58026300
 81021e0:	cfb80000 	.word	0xcfb80000

081021e4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 81021e4:	b580      	push	{r7, lr}
 81021e6:	b084      	sub	sp, #16
 81021e8:	af00      	add	r7, sp, #0
 81021ea:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 81021ec:	687b      	ldr	r3, [r7, #4]
 81021ee:	681b      	ldr	r3, [r3, #0]
 81021f0:	4618      	mov	r0, r3
 81021f2:	f7fe fff3 	bl	81011dc <LL_ADC_IsEnabled>
 81021f6:	4603      	mov	r3, r0
 81021f8:	2b00      	cmp	r3, #0
 81021fa:	d16e      	bne.n	81022da <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 81021fc:	687b      	ldr	r3, [r7, #4]
 81021fe:	681b      	ldr	r3, [r3, #0]
 8102200:	689a      	ldr	r2, [r3, #8]
 8102202:	4b38      	ldr	r3, [pc, #224]	@ (81022e4 <ADC_Enable+0x100>)
 8102204:	4013      	ands	r3, r2
 8102206:	2b00      	cmp	r3, #0
 8102208:	d00d      	beq.n	8102226 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 810220a:	687b      	ldr	r3, [r7, #4]
 810220c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810220e:	f043 0210 	orr.w	r2, r3, #16
 8102212:	687b      	ldr	r3, [r7, #4]
 8102214:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102216:	687b      	ldr	r3, [r7, #4]
 8102218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810221a:	f043 0201 	orr.w	r2, r3, #1
 810221e:	687b      	ldr	r3, [r7, #4]
 8102220:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8102222:	2301      	movs	r3, #1
 8102224:	e05a      	b.n	81022dc <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8102226:	687b      	ldr	r3, [r7, #4]
 8102228:	681b      	ldr	r3, [r3, #0]
 810222a:	4618      	mov	r0, r3
 810222c:	f7fe ffae 	bl	810118c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8102230:	f7fe fd96 	bl	8100d60 <HAL_GetTick>
 8102234:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8102236:	687b      	ldr	r3, [r7, #4]
 8102238:	681b      	ldr	r3, [r3, #0]
 810223a:	4a2b      	ldr	r2, [pc, #172]	@ (81022e8 <ADC_Enable+0x104>)
 810223c:	4293      	cmp	r3, r2
 810223e:	d004      	beq.n	810224a <ADC_Enable+0x66>
 8102240:	687b      	ldr	r3, [r7, #4]
 8102242:	681b      	ldr	r3, [r3, #0]
 8102244:	4a29      	ldr	r2, [pc, #164]	@ (81022ec <ADC_Enable+0x108>)
 8102246:	4293      	cmp	r3, r2
 8102248:	d101      	bne.n	810224e <ADC_Enable+0x6a>
 810224a:	4b29      	ldr	r3, [pc, #164]	@ (81022f0 <ADC_Enable+0x10c>)
 810224c:	e000      	b.n	8102250 <ADC_Enable+0x6c>
 810224e:	4b29      	ldr	r3, [pc, #164]	@ (81022f4 <ADC_Enable+0x110>)
 8102250:	4618      	mov	r0, r3
 8102252:	f7fe ff31 	bl	81010b8 <LL_ADC_GetMultimode>
 8102256:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8102258:	687b      	ldr	r3, [r7, #4]
 810225a:	681b      	ldr	r3, [r3, #0]
 810225c:	4a23      	ldr	r2, [pc, #140]	@ (81022ec <ADC_Enable+0x108>)
 810225e:	4293      	cmp	r3, r2
 8102260:	d002      	beq.n	8102268 <ADC_Enable+0x84>
 8102262:	687b      	ldr	r3, [r7, #4]
 8102264:	681b      	ldr	r3, [r3, #0]
 8102266:	e000      	b.n	810226a <ADC_Enable+0x86>
 8102268:	4b1f      	ldr	r3, [pc, #124]	@ (81022e8 <ADC_Enable+0x104>)
 810226a:	687a      	ldr	r2, [r7, #4]
 810226c:	6812      	ldr	r2, [r2, #0]
 810226e:	4293      	cmp	r3, r2
 8102270:	d02c      	beq.n	81022cc <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8102272:	68bb      	ldr	r3, [r7, #8]
 8102274:	2b00      	cmp	r3, #0
 8102276:	d130      	bne.n	81022da <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8102278:	e028      	b.n	81022cc <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 810227a:	687b      	ldr	r3, [r7, #4]
 810227c:	681b      	ldr	r3, [r3, #0]
 810227e:	4618      	mov	r0, r3
 8102280:	f7fe ffac 	bl	81011dc <LL_ADC_IsEnabled>
 8102284:	4603      	mov	r3, r0
 8102286:	2b00      	cmp	r3, #0
 8102288:	d104      	bne.n	8102294 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 810228a:	687b      	ldr	r3, [r7, #4]
 810228c:	681b      	ldr	r3, [r3, #0]
 810228e:	4618      	mov	r0, r3
 8102290:	f7fe ff7c 	bl	810118c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8102294:	f7fe fd64 	bl	8100d60 <HAL_GetTick>
 8102298:	4602      	mov	r2, r0
 810229a:	68fb      	ldr	r3, [r7, #12]
 810229c:	1ad3      	subs	r3, r2, r3
 810229e:	2b02      	cmp	r3, #2
 81022a0:	d914      	bls.n	81022cc <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 81022a2:	687b      	ldr	r3, [r7, #4]
 81022a4:	681b      	ldr	r3, [r3, #0]
 81022a6:	681b      	ldr	r3, [r3, #0]
 81022a8:	f003 0301 	and.w	r3, r3, #1
 81022ac:	2b01      	cmp	r3, #1
 81022ae:	d00d      	beq.n	81022cc <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 81022b0:	687b      	ldr	r3, [r7, #4]
 81022b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81022b4:	f043 0210 	orr.w	r2, r3, #16
 81022b8:	687b      	ldr	r3, [r7, #4]
 81022ba:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 81022bc:	687b      	ldr	r3, [r7, #4]
 81022be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81022c0:	f043 0201 	orr.w	r2, r3, #1
 81022c4:	687b      	ldr	r3, [r7, #4]
 81022c6:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 81022c8:	2301      	movs	r3, #1
 81022ca:	e007      	b.n	81022dc <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 81022cc:	687b      	ldr	r3, [r7, #4]
 81022ce:	681b      	ldr	r3, [r3, #0]
 81022d0:	681b      	ldr	r3, [r3, #0]
 81022d2:	f003 0301 	and.w	r3, r3, #1
 81022d6:	2b01      	cmp	r3, #1
 81022d8:	d1cf      	bne.n	810227a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 81022da:	2300      	movs	r3, #0
}
 81022dc:	4618      	mov	r0, r3
 81022de:	3710      	adds	r7, #16
 81022e0:	46bd      	mov	sp, r7
 81022e2:	bd80      	pop	{r7, pc}
 81022e4:	8000003f 	.word	0x8000003f
 81022e8:	40022000 	.word	0x40022000
 81022ec:	40022100 	.word	0x40022100
 81022f0:	40022300 	.word	0x40022300
 81022f4:	58026300 	.word	0x58026300

081022f8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 81022f8:	b580      	push	{r7, lr}
 81022fa:	b084      	sub	sp, #16
 81022fc:	af00      	add	r7, sp, #0
 81022fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8102300:	687b      	ldr	r3, [r7, #4]
 8102302:	681b      	ldr	r3, [r3, #0]
 8102304:	4618      	mov	r0, r3
 8102306:	f7fe ff7c 	bl	8101202 <LL_ADC_IsDisableOngoing>
 810230a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 810230c:	687b      	ldr	r3, [r7, #4]
 810230e:	681b      	ldr	r3, [r3, #0]
 8102310:	4618      	mov	r0, r3
 8102312:	f7fe ff63 	bl	81011dc <LL_ADC_IsEnabled>
 8102316:	4603      	mov	r3, r0
 8102318:	2b00      	cmp	r3, #0
 810231a:	d047      	beq.n	81023ac <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 810231c:	68fb      	ldr	r3, [r7, #12]
 810231e:	2b00      	cmp	r3, #0
 8102320:	d144      	bne.n	81023ac <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8102322:	687b      	ldr	r3, [r7, #4]
 8102324:	681b      	ldr	r3, [r3, #0]
 8102326:	689b      	ldr	r3, [r3, #8]
 8102328:	f003 030d 	and.w	r3, r3, #13
 810232c:	2b01      	cmp	r3, #1
 810232e:	d10c      	bne.n	810234a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8102330:	687b      	ldr	r3, [r7, #4]
 8102332:	681b      	ldr	r3, [r3, #0]
 8102334:	4618      	mov	r0, r3
 8102336:	f7fe ff3d 	bl	81011b4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 810233a:	687b      	ldr	r3, [r7, #4]
 810233c:	681b      	ldr	r3, [r3, #0]
 810233e:	2203      	movs	r2, #3
 8102340:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8102342:	f7fe fd0d 	bl	8100d60 <HAL_GetTick>
 8102346:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8102348:	e029      	b.n	810239e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 810234a:	687b      	ldr	r3, [r7, #4]
 810234c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810234e:	f043 0210 	orr.w	r2, r3, #16
 8102352:	687b      	ldr	r3, [r7, #4]
 8102354:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8102356:	687b      	ldr	r3, [r7, #4]
 8102358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810235a:	f043 0201 	orr.w	r2, r3, #1
 810235e:	687b      	ldr	r3, [r7, #4]
 8102360:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8102362:	2301      	movs	r3, #1
 8102364:	e023      	b.n	81023ae <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8102366:	f7fe fcfb 	bl	8100d60 <HAL_GetTick>
 810236a:	4602      	mov	r2, r0
 810236c:	68bb      	ldr	r3, [r7, #8]
 810236e:	1ad3      	subs	r3, r2, r3
 8102370:	2b02      	cmp	r3, #2
 8102372:	d914      	bls.n	810239e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8102374:	687b      	ldr	r3, [r7, #4]
 8102376:	681b      	ldr	r3, [r3, #0]
 8102378:	689b      	ldr	r3, [r3, #8]
 810237a:	f003 0301 	and.w	r3, r3, #1
 810237e:	2b00      	cmp	r3, #0
 8102380:	d00d      	beq.n	810239e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102382:	687b      	ldr	r3, [r7, #4]
 8102384:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102386:	f043 0210 	orr.w	r2, r3, #16
 810238a:	687b      	ldr	r3, [r7, #4]
 810238c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 810238e:	687b      	ldr	r3, [r7, #4]
 8102390:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8102392:	f043 0201 	orr.w	r2, r3, #1
 8102396:	687b      	ldr	r3, [r7, #4]
 8102398:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 810239a:	2301      	movs	r3, #1
 810239c:	e007      	b.n	81023ae <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 810239e:	687b      	ldr	r3, [r7, #4]
 81023a0:	681b      	ldr	r3, [r3, #0]
 81023a2:	689b      	ldr	r3, [r3, #8]
 81023a4:	f003 0301 	and.w	r3, r3, #1
 81023a8:	2b00      	cmp	r3, #0
 81023aa:	d1dc      	bne.n	8102366 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 81023ac:	2300      	movs	r3, #0
}
 81023ae:	4618      	mov	r0, r3
 81023b0:	3710      	adds	r7, #16
 81023b2:	46bd      	mov	sp, r7
 81023b4:	bd80      	pop	{r7, pc}

081023b6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 81023b6:	b580      	push	{r7, lr}
 81023b8:	b084      	sub	sp, #16
 81023ba:	af00      	add	r7, sp, #0
 81023bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 81023be:	687b      	ldr	r3, [r7, #4]
 81023c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81023c2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 81023c4:	68fb      	ldr	r3, [r7, #12]
 81023c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81023c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 81023cc:	2b00      	cmp	r3, #0
 81023ce:	d14b      	bne.n	8102468 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 81023d0:	68fb      	ldr	r3, [r7, #12]
 81023d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81023d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 81023d8:	68fb      	ldr	r3, [r7, #12]
 81023da:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 81023dc:	68fb      	ldr	r3, [r7, #12]
 81023de:	681b      	ldr	r3, [r3, #0]
 81023e0:	681b      	ldr	r3, [r3, #0]
 81023e2:	f003 0308 	and.w	r3, r3, #8
 81023e6:	2b00      	cmp	r3, #0
 81023e8:	d021      	beq.n	810242e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 81023ea:	68fb      	ldr	r3, [r7, #12]
 81023ec:	681b      	ldr	r3, [r3, #0]
 81023ee:	4618      	mov	r0, r3
 81023f0:	f7fe fdad 	bl	8100f4e <LL_ADC_REG_IsTriggerSourceSWStart>
 81023f4:	4603      	mov	r3, r0
 81023f6:	2b00      	cmp	r3, #0
 81023f8:	d032      	beq.n	8102460 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 81023fa:	68fb      	ldr	r3, [r7, #12]
 81023fc:	681b      	ldr	r3, [r3, #0]
 81023fe:	68db      	ldr	r3, [r3, #12]
 8102400:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8102404:	2b00      	cmp	r3, #0
 8102406:	d12b      	bne.n	8102460 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8102408:	68fb      	ldr	r3, [r7, #12]
 810240a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810240c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8102410:	68fb      	ldr	r3, [r7, #12]
 8102412:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8102414:	68fb      	ldr	r3, [r7, #12]
 8102416:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102418:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 810241c:	2b00      	cmp	r3, #0
 810241e:	d11f      	bne.n	8102460 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8102420:	68fb      	ldr	r3, [r7, #12]
 8102422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102424:	f043 0201 	orr.w	r2, r3, #1
 8102428:	68fb      	ldr	r3, [r7, #12]
 810242a:	655a      	str	r2, [r3, #84]	@ 0x54
 810242c:	e018      	b.n	8102460 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 810242e:	68fb      	ldr	r3, [r7, #12]
 8102430:	681b      	ldr	r3, [r3, #0]
 8102432:	68db      	ldr	r3, [r3, #12]
 8102434:	f003 0303 	and.w	r3, r3, #3
 8102438:	2b00      	cmp	r3, #0
 810243a:	d111      	bne.n	8102460 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 810243c:	68fb      	ldr	r3, [r7, #12]
 810243e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102440:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8102444:	68fb      	ldr	r3, [r7, #12]
 8102446:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8102448:	68fb      	ldr	r3, [r7, #12]
 810244a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810244c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8102450:	2b00      	cmp	r3, #0
 8102452:	d105      	bne.n	8102460 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8102454:	68fb      	ldr	r3, [r7, #12]
 8102456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102458:	f043 0201 	orr.w	r2, r3, #1
 810245c:	68fb      	ldr	r3, [r7, #12]
 810245e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8102460:	68f8      	ldr	r0, [r7, #12]
 8102462:	f7fd ffa9 	bl	81003b8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8102466:	e00e      	b.n	8102486 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8102468:	68fb      	ldr	r3, [r7, #12]
 810246a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810246c:	f003 0310 	and.w	r3, r3, #16
 8102470:	2b00      	cmp	r3, #0
 8102472:	d003      	beq.n	810247c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8102474:	68f8      	ldr	r0, [r7, #12]
 8102476:	f7ff fbbb 	bl	8101bf0 <HAL_ADC_ErrorCallback>
}
 810247a:	e004      	b.n	8102486 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 810247c:	68fb      	ldr	r3, [r7, #12]
 810247e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8102482:	6878      	ldr	r0, [r7, #4]
 8102484:	4798      	blx	r3
}
 8102486:	bf00      	nop
 8102488:	3710      	adds	r7, #16
 810248a:	46bd      	mov	sp, r7
 810248c:	bd80      	pop	{r7, pc}

0810248e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 810248e:	b580      	push	{r7, lr}
 8102490:	b084      	sub	sp, #16
 8102492:	af00      	add	r7, sp, #0
 8102494:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8102496:	687b      	ldr	r3, [r7, #4]
 8102498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810249a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 810249c:	68f8      	ldr	r0, [r7, #12]
 810249e:	f7fd ffa7 	bl	81003f0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 81024a2:	bf00      	nop
 81024a4:	3710      	adds	r7, #16
 81024a6:	46bd      	mov	sp, r7
 81024a8:	bd80      	pop	{r7, pc}

081024aa <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 81024aa:	b580      	push	{r7, lr}
 81024ac:	b084      	sub	sp, #16
 81024ae:	af00      	add	r7, sp, #0
 81024b0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 81024b2:	687b      	ldr	r3, [r7, #4]
 81024b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 81024b6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 81024b8:	68fb      	ldr	r3, [r7, #12]
 81024ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81024bc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 81024c0:	68fb      	ldr	r3, [r7, #12]
 81024c2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 81024c4:	68fb      	ldr	r3, [r7, #12]
 81024c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81024c8:	f043 0204 	orr.w	r2, r3, #4
 81024cc:	68fb      	ldr	r3, [r7, #12]
 81024ce:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 81024d0:	68f8      	ldr	r0, [r7, #12]
 81024d2:	f7ff fb8d 	bl	8101bf0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 81024d6:	bf00      	nop
 81024d8:	3710      	adds	r7, #16
 81024da:	46bd      	mov	sp, r7
 81024dc:	bd80      	pop	{r7, pc}
	...

081024e0 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 81024e0:	b580      	push	{r7, lr}
 81024e2:	b084      	sub	sp, #16
 81024e4:	af00      	add	r7, sp, #0
 81024e6:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 81024e8:	687b      	ldr	r3, [r7, #4]
 81024ea:	681b      	ldr	r3, [r3, #0]
 81024ec:	4a7a      	ldr	r2, [pc, #488]	@ (81026d8 <ADC_ConfigureBoostMode+0x1f8>)
 81024ee:	4293      	cmp	r3, r2
 81024f0:	d004      	beq.n	81024fc <ADC_ConfigureBoostMode+0x1c>
 81024f2:	687b      	ldr	r3, [r7, #4]
 81024f4:	681b      	ldr	r3, [r3, #0]
 81024f6:	4a79      	ldr	r2, [pc, #484]	@ (81026dc <ADC_ConfigureBoostMode+0x1fc>)
 81024f8:	4293      	cmp	r3, r2
 81024fa:	d109      	bne.n	8102510 <ADC_ConfigureBoostMode+0x30>
 81024fc:	4b78      	ldr	r3, [pc, #480]	@ (81026e0 <ADC_ConfigureBoostMode+0x200>)
 81024fe:	689b      	ldr	r3, [r3, #8]
 8102500:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8102504:	2b00      	cmp	r3, #0
 8102506:	bf14      	ite	ne
 8102508:	2301      	movne	r3, #1
 810250a:	2300      	moveq	r3, #0
 810250c:	b2db      	uxtb	r3, r3
 810250e:	e008      	b.n	8102522 <ADC_ConfigureBoostMode+0x42>
 8102510:	4b74      	ldr	r3, [pc, #464]	@ (81026e4 <ADC_ConfigureBoostMode+0x204>)
 8102512:	689b      	ldr	r3, [r3, #8]
 8102514:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8102518:	2b00      	cmp	r3, #0
 810251a:	bf14      	ite	ne
 810251c:	2301      	movne	r3, #1
 810251e:	2300      	moveq	r3, #0
 8102520:	b2db      	uxtb	r3, r3
 8102522:	2b00      	cmp	r3, #0
 8102524:	d01c      	beq.n	8102560 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8102526:	f003 fac7 	bl	8105ab8 <HAL_RCC_GetHCLKFreq>
 810252a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 810252c:	687b      	ldr	r3, [r7, #4]
 810252e:	685b      	ldr	r3, [r3, #4]
 8102530:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8102534:	d010      	beq.n	8102558 <ADC_ConfigureBoostMode+0x78>
 8102536:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 810253a:	d873      	bhi.n	8102624 <ADC_ConfigureBoostMode+0x144>
 810253c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8102540:	d002      	beq.n	8102548 <ADC_ConfigureBoostMode+0x68>
 8102542:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8102546:	d16d      	bne.n	8102624 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8102548:	687b      	ldr	r3, [r7, #4]
 810254a:	685b      	ldr	r3, [r3, #4]
 810254c:	0c1b      	lsrs	r3, r3, #16
 810254e:	68fa      	ldr	r2, [r7, #12]
 8102550:	fbb2 f3f3 	udiv	r3, r2, r3
 8102554:	60fb      	str	r3, [r7, #12]
        break;
 8102556:	e068      	b.n	810262a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8102558:	68fb      	ldr	r3, [r7, #12]
 810255a:	089b      	lsrs	r3, r3, #2
 810255c:	60fb      	str	r3, [r7, #12]
        break;
 810255e:	e064      	b.n	810262a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8102560:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8102564:	f04f 0100 	mov.w	r1, #0
 8102568:	f004 fcf8 	bl	8106f5c <HAL_RCCEx_GetPeriphCLKFreq>
 810256c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 810256e:	687b      	ldr	r3, [r7, #4]
 8102570:	685b      	ldr	r3, [r3, #4]
 8102572:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8102576:	d051      	beq.n	810261c <ADC_ConfigureBoostMode+0x13c>
 8102578:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 810257c:	d854      	bhi.n	8102628 <ADC_ConfigureBoostMode+0x148>
 810257e:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8102582:	d047      	beq.n	8102614 <ADC_ConfigureBoostMode+0x134>
 8102584:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8102588:	d84e      	bhi.n	8102628 <ADC_ConfigureBoostMode+0x148>
 810258a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 810258e:	d03d      	beq.n	810260c <ADC_ConfigureBoostMode+0x12c>
 8102590:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8102594:	d848      	bhi.n	8102628 <ADC_ConfigureBoostMode+0x148>
 8102596:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810259a:	d033      	beq.n	8102604 <ADC_ConfigureBoostMode+0x124>
 810259c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 81025a0:	d842      	bhi.n	8102628 <ADC_ConfigureBoostMode+0x148>
 81025a2:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 81025a6:	d029      	beq.n	81025fc <ADC_ConfigureBoostMode+0x11c>
 81025a8:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 81025ac:	d83c      	bhi.n	8102628 <ADC_ConfigureBoostMode+0x148>
 81025ae:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 81025b2:	d01a      	beq.n	81025ea <ADC_ConfigureBoostMode+0x10a>
 81025b4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 81025b8:	d836      	bhi.n	8102628 <ADC_ConfigureBoostMode+0x148>
 81025ba:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 81025be:	d014      	beq.n	81025ea <ADC_ConfigureBoostMode+0x10a>
 81025c0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 81025c4:	d830      	bhi.n	8102628 <ADC_ConfigureBoostMode+0x148>
 81025c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81025ca:	d00e      	beq.n	81025ea <ADC_ConfigureBoostMode+0x10a>
 81025cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 81025d0:	d82a      	bhi.n	8102628 <ADC_ConfigureBoostMode+0x148>
 81025d2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 81025d6:	d008      	beq.n	81025ea <ADC_ConfigureBoostMode+0x10a>
 81025d8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 81025dc:	d824      	bhi.n	8102628 <ADC_ConfigureBoostMode+0x148>
 81025de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 81025e2:	d002      	beq.n	81025ea <ADC_ConfigureBoostMode+0x10a>
 81025e4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 81025e8:	d11e      	bne.n	8102628 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 81025ea:	687b      	ldr	r3, [r7, #4]
 81025ec:	685b      	ldr	r3, [r3, #4]
 81025ee:	0c9b      	lsrs	r3, r3, #18
 81025f0:	005b      	lsls	r3, r3, #1
 81025f2:	68fa      	ldr	r2, [r7, #12]
 81025f4:	fbb2 f3f3 	udiv	r3, r2, r3
 81025f8:	60fb      	str	r3, [r7, #12]
        break;
 81025fa:	e016      	b.n	810262a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 81025fc:	68fb      	ldr	r3, [r7, #12]
 81025fe:	091b      	lsrs	r3, r3, #4
 8102600:	60fb      	str	r3, [r7, #12]
        break;
 8102602:	e012      	b.n	810262a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8102604:	68fb      	ldr	r3, [r7, #12]
 8102606:	095b      	lsrs	r3, r3, #5
 8102608:	60fb      	str	r3, [r7, #12]
        break;
 810260a:	e00e      	b.n	810262a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 810260c:	68fb      	ldr	r3, [r7, #12]
 810260e:	099b      	lsrs	r3, r3, #6
 8102610:	60fb      	str	r3, [r7, #12]
        break;
 8102612:	e00a      	b.n	810262a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8102614:	68fb      	ldr	r3, [r7, #12]
 8102616:	09db      	lsrs	r3, r3, #7
 8102618:	60fb      	str	r3, [r7, #12]
        break;
 810261a:	e006      	b.n	810262a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 810261c:	68fb      	ldr	r3, [r7, #12]
 810261e:	0a1b      	lsrs	r3, r3, #8
 8102620:	60fb      	str	r3, [r7, #12]
        break;
 8102622:	e002      	b.n	810262a <ADC_ConfigureBoostMode+0x14a>
        break;
 8102624:	bf00      	nop
 8102626:	e000      	b.n	810262a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8102628:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 810262a:	f7fe fbc9 	bl	8100dc0 <HAL_GetREVID>
 810262e:	4603      	mov	r3, r0
 8102630:	f241 0203 	movw	r2, #4099	@ 0x1003
 8102634:	4293      	cmp	r3, r2
 8102636:	d815      	bhi.n	8102664 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8102638:	68fb      	ldr	r3, [r7, #12]
 810263a:	4a2b      	ldr	r2, [pc, #172]	@ (81026e8 <ADC_ConfigureBoostMode+0x208>)
 810263c:	4293      	cmp	r3, r2
 810263e:	d908      	bls.n	8102652 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8102640:	687b      	ldr	r3, [r7, #4]
 8102642:	681b      	ldr	r3, [r3, #0]
 8102644:	689a      	ldr	r2, [r3, #8]
 8102646:	687b      	ldr	r3, [r7, #4]
 8102648:	681b      	ldr	r3, [r3, #0]
 810264a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 810264e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8102650:	e03e      	b.n	81026d0 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8102652:	687b      	ldr	r3, [r7, #4]
 8102654:	681b      	ldr	r3, [r3, #0]
 8102656:	689a      	ldr	r2, [r3, #8]
 8102658:	687b      	ldr	r3, [r7, #4]
 810265a:	681b      	ldr	r3, [r3, #0]
 810265c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8102660:	609a      	str	r2, [r3, #8]
}
 8102662:	e035      	b.n	81026d0 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8102664:	68fb      	ldr	r3, [r7, #12]
 8102666:	085b      	lsrs	r3, r3, #1
 8102668:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 810266a:	68fb      	ldr	r3, [r7, #12]
 810266c:	4a1f      	ldr	r2, [pc, #124]	@ (81026ec <ADC_ConfigureBoostMode+0x20c>)
 810266e:	4293      	cmp	r3, r2
 8102670:	d808      	bhi.n	8102684 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8102672:	687b      	ldr	r3, [r7, #4]
 8102674:	681b      	ldr	r3, [r3, #0]
 8102676:	689a      	ldr	r2, [r3, #8]
 8102678:	687b      	ldr	r3, [r7, #4]
 810267a:	681b      	ldr	r3, [r3, #0]
 810267c:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8102680:	609a      	str	r2, [r3, #8]
}
 8102682:	e025      	b.n	81026d0 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8102684:	68fb      	ldr	r3, [r7, #12]
 8102686:	4a1a      	ldr	r2, [pc, #104]	@ (81026f0 <ADC_ConfigureBoostMode+0x210>)
 8102688:	4293      	cmp	r3, r2
 810268a:	d80a      	bhi.n	81026a2 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 810268c:	687b      	ldr	r3, [r7, #4]
 810268e:	681b      	ldr	r3, [r3, #0]
 8102690:	689b      	ldr	r3, [r3, #8]
 8102692:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8102696:	687b      	ldr	r3, [r7, #4]
 8102698:	681b      	ldr	r3, [r3, #0]
 810269a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 810269e:	609a      	str	r2, [r3, #8]
}
 81026a0:	e016      	b.n	81026d0 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 81026a2:	68fb      	ldr	r3, [r7, #12]
 81026a4:	4a13      	ldr	r2, [pc, #76]	@ (81026f4 <ADC_ConfigureBoostMode+0x214>)
 81026a6:	4293      	cmp	r3, r2
 81026a8:	d80a      	bhi.n	81026c0 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 81026aa:	687b      	ldr	r3, [r7, #4]
 81026ac:	681b      	ldr	r3, [r3, #0]
 81026ae:	689b      	ldr	r3, [r3, #8]
 81026b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 81026b4:	687b      	ldr	r3, [r7, #4]
 81026b6:	681b      	ldr	r3, [r3, #0]
 81026b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 81026bc:	609a      	str	r2, [r3, #8]
}
 81026be:	e007      	b.n	81026d0 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 81026c0:	687b      	ldr	r3, [r7, #4]
 81026c2:	681b      	ldr	r3, [r3, #0]
 81026c4:	689a      	ldr	r2, [r3, #8]
 81026c6:	687b      	ldr	r3, [r7, #4]
 81026c8:	681b      	ldr	r3, [r3, #0]
 81026ca:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 81026ce:	609a      	str	r2, [r3, #8]
}
 81026d0:	bf00      	nop
 81026d2:	3710      	adds	r7, #16
 81026d4:	46bd      	mov	sp, r7
 81026d6:	bd80      	pop	{r7, pc}
 81026d8:	40022000 	.word	0x40022000
 81026dc:	40022100 	.word	0x40022100
 81026e0:	40022300 	.word	0x40022300
 81026e4:	58026300 	.word	0x58026300
 81026e8:	01312d00 	.word	0x01312d00
 81026ec:	005f5e10 	.word	0x005f5e10
 81026f0:	00bebc20 	.word	0x00bebc20
 81026f4:	017d7840 	.word	0x017d7840

081026f8 <LL_ADC_StartCalibration>:
{
 81026f8:	b480      	push	{r7}
 81026fa:	b085      	sub	sp, #20
 81026fc:	af00      	add	r7, sp, #0
 81026fe:	60f8      	str	r0, [r7, #12]
 8102700:	60b9      	str	r1, [r7, #8]
 8102702:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8102704:	68fb      	ldr	r3, [r7, #12]
 8102706:	689a      	ldr	r2, [r3, #8]
 8102708:	4b09      	ldr	r3, [pc, #36]	@ (8102730 <LL_ADC_StartCalibration+0x38>)
 810270a:	4013      	ands	r3, r2
 810270c:	68ba      	ldr	r2, [r7, #8]
 810270e:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8102712:	687a      	ldr	r2, [r7, #4]
 8102714:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8102718:	430a      	orrs	r2, r1
 810271a:	4313      	orrs	r3, r2
 810271c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8102720:	68fb      	ldr	r3, [r7, #12]
 8102722:	609a      	str	r2, [r3, #8]
}
 8102724:	bf00      	nop
 8102726:	3714      	adds	r7, #20
 8102728:	46bd      	mov	sp, r7
 810272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810272e:	4770      	bx	lr
 8102730:	3ffeffc0 	.word	0x3ffeffc0

08102734 <LL_ADC_IsCalibrationOnGoing>:
{
 8102734:	b480      	push	{r7}
 8102736:	b083      	sub	sp, #12
 8102738:	af00      	add	r7, sp, #0
 810273a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 810273c:	687b      	ldr	r3, [r7, #4]
 810273e:	689b      	ldr	r3, [r3, #8]
 8102740:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8102744:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8102748:	d101      	bne.n	810274e <LL_ADC_IsCalibrationOnGoing+0x1a>
 810274a:	2301      	movs	r3, #1
 810274c:	e000      	b.n	8102750 <LL_ADC_IsCalibrationOnGoing+0x1c>
 810274e:	2300      	movs	r3, #0
}
 8102750:	4618      	mov	r0, r3
 8102752:	370c      	adds	r7, #12
 8102754:	46bd      	mov	sp, r7
 8102756:	f85d 7b04 	ldr.w	r7, [sp], #4
 810275a:	4770      	bx	lr

0810275c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 810275c:	b580      	push	{r7, lr}
 810275e:	b086      	sub	sp, #24
 8102760:	af00      	add	r7, sp, #0
 8102762:	60f8      	str	r0, [r7, #12]
 8102764:	60b9      	str	r1, [r7, #8]
 8102766:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8102768:	2300      	movs	r3, #0
 810276a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 810276c:	68fb      	ldr	r3, [r7, #12]
 810276e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8102772:	2b01      	cmp	r3, #1
 8102774:	d101      	bne.n	810277a <HAL_ADCEx_Calibration_Start+0x1e>
 8102776:	2302      	movs	r3, #2
 8102778:	e04e      	b.n	8102818 <HAL_ADCEx_Calibration_Start+0xbc>
 810277a:	68fb      	ldr	r3, [r7, #12]
 810277c:	2201      	movs	r2, #1
 810277e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8102782:	68f8      	ldr	r0, [r7, #12]
 8102784:	f7ff fdb8 	bl	81022f8 <ADC_Disable>
 8102788:	4603      	mov	r3, r0
 810278a:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 810278c:	7dfb      	ldrb	r3, [r7, #23]
 810278e:	2b00      	cmp	r3, #0
 8102790:	d137      	bne.n	8102802 <HAL_ADCEx_Calibration_Start+0xa6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8102792:	68fb      	ldr	r3, [r7, #12]
 8102794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102796:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 810279a:	f023 0302 	bic.w	r3, r3, #2
 810279e:	f043 0202 	orr.w	r2, r3, #2
 81027a2:	68fb      	ldr	r3, [r7, #12]
 81027a4:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 81027a6:	68fb      	ldr	r3, [r7, #12]
 81027a8:	681b      	ldr	r3, [r3, #0]
 81027aa:	687a      	ldr	r2, [r7, #4]
 81027ac:	68b9      	ldr	r1, [r7, #8]
 81027ae:	4618      	mov	r0, r3
 81027b0:	f7ff ffa2 	bl	81026f8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 81027b4:	e014      	b.n	81027e0 <HAL_ADCEx_Calibration_Start+0x84>
    {
      wait_loop_index++;
 81027b6:	693b      	ldr	r3, [r7, #16]
 81027b8:	3301      	adds	r3, #1
 81027ba:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 81027bc:	693b      	ldr	r3, [r7, #16]
 81027be:	4a18      	ldr	r2, [pc, #96]	@ (8102820 <HAL_ADCEx_Calibration_Start+0xc4>)
 81027c0:	4293      	cmp	r3, r2
 81027c2:	d30d      	bcc.n	81027e0 <HAL_ADCEx_Calibration_Start+0x84>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 81027c4:	68fb      	ldr	r3, [r7, #12]
 81027c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81027c8:	f023 0312 	bic.w	r3, r3, #18
 81027cc:	f043 0210 	orr.w	r2, r3, #16
 81027d0:	68fb      	ldr	r3, [r7, #12]
 81027d2:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 81027d4:	68fb      	ldr	r3, [r7, #12]
 81027d6:	2200      	movs	r2, #0
 81027d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 81027dc:	2301      	movs	r3, #1
 81027de:	e01b      	b.n	8102818 <HAL_ADCEx_Calibration_Start+0xbc>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 81027e0:	68fb      	ldr	r3, [r7, #12]
 81027e2:	681b      	ldr	r3, [r3, #0]
 81027e4:	4618      	mov	r0, r3
 81027e6:	f7ff ffa5 	bl	8102734 <LL_ADC_IsCalibrationOnGoing>
 81027ea:	4603      	mov	r3, r0
 81027ec:	2b00      	cmp	r3, #0
 81027ee:	d1e2      	bne.n	81027b6 <HAL_ADCEx_Calibration_Start+0x5a>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 81027f0:	68fb      	ldr	r3, [r7, #12]
 81027f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81027f4:	f023 0303 	bic.w	r3, r3, #3
 81027f8:	f043 0201 	orr.w	r2, r3, #1
 81027fc:	68fb      	ldr	r3, [r7, #12]
 81027fe:	655a      	str	r2, [r3, #84]	@ 0x54
 8102800:	e005      	b.n	810280e <HAL_ADCEx_Calibration_Start+0xb2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8102802:	68fb      	ldr	r3, [r7, #12]
 8102804:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8102806:	f043 0210 	orr.w	r2, r3, #16
 810280a:	68fb      	ldr	r3, [r7, #12]
 810280c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 810280e:	68fb      	ldr	r3, [r7, #12]
 8102810:	2200      	movs	r2, #0
 8102812:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8102816:	7dfb      	ldrb	r3, [r7, #23]
}
 8102818:	4618      	mov	r0, r3
 810281a:	3718      	adds	r7, #24
 810281c:	46bd      	mov	sp, r7
 810281e:	bd80      	pop	{r7, pc}
 8102820:	25c3f800 	.word	0x25c3f800

08102824 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8102824:	b480      	push	{r7}
 8102826:	b083      	sub	sp, #12
 8102828:	af00      	add	r7, sp, #0
 810282a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 810282c:	bf00      	nop
 810282e:	370c      	adds	r7, #12
 8102830:	46bd      	mov	sp, r7
 8102832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102836:	4770      	bx	lr

08102838 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8102838:	b480      	push	{r7}
 810283a:	b083      	sub	sp, #12
 810283c:	af00      	add	r7, sp, #0
 810283e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8102840:	bf00      	nop
 8102842:	370c      	adds	r7, #12
 8102844:	46bd      	mov	sp, r7
 8102846:	f85d 7b04 	ldr.w	r7, [sp], #4
 810284a:	4770      	bx	lr

0810284c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 810284c:	b480      	push	{r7}
 810284e:	b083      	sub	sp, #12
 8102850:	af00      	add	r7, sp, #0
 8102852:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8102854:	bf00      	nop
 8102856:	370c      	adds	r7, #12
 8102858:	46bd      	mov	sp, r7
 810285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810285e:	4770      	bx	lr

08102860 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8102860:	b480      	push	{r7}
 8102862:	b083      	sub	sp, #12
 8102864:	af00      	add	r7, sp, #0
 8102866:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8102868:	bf00      	nop
 810286a:	370c      	adds	r7, #12
 810286c:	46bd      	mov	sp, r7
 810286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102872:	4770      	bx	lr

08102874 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8102874:	b480      	push	{r7}
 8102876:	b083      	sub	sp, #12
 8102878:	af00      	add	r7, sp, #0
 810287a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 810287c:	bf00      	nop
 810287e:	370c      	adds	r7, #12
 8102880:	46bd      	mov	sp, r7
 8102882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102886:	4770      	bx	lr

08102888 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102888:	b480      	push	{r7}
 810288a:	b085      	sub	sp, #20
 810288c:	af00      	add	r7, sp, #0
 810288e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8102890:	687b      	ldr	r3, [r7, #4]
 8102892:	f003 0307 	and.w	r3, r3, #7
 8102896:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8102898:	4b0c      	ldr	r3, [pc, #48]	@ (81028cc <__NVIC_SetPriorityGrouping+0x44>)
 810289a:	68db      	ldr	r3, [r3, #12]
 810289c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 810289e:	68ba      	ldr	r2, [r7, #8]
 81028a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 81028a4:	4013      	ands	r3, r2
 81028a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81028a8:	68fb      	ldr	r3, [r7, #12]
 81028aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81028ac:	68bb      	ldr	r3, [r7, #8]
 81028ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81028b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 81028b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81028b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81028ba:	4a04      	ldr	r2, [pc, #16]	@ (81028cc <__NVIC_SetPriorityGrouping+0x44>)
 81028bc:	68bb      	ldr	r3, [r7, #8]
 81028be:	60d3      	str	r3, [r2, #12]
}
 81028c0:	bf00      	nop
 81028c2:	3714      	adds	r7, #20
 81028c4:	46bd      	mov	sp, r7
 81028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81028ca:	4770      	bx	lr
 81028cc:	e000ed00 	.word	0xe000ed00

081028d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81028d0:	b480      	push	{r7}
 81028d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81028d4:	4b04      	ldr	r3, [pc, #16]	@ (81028e8 <__NVIC_GetPriorityGrouping+0x18>)
 81028d6:	68db      	ldr	r3, [r3, #12]
 81028d8:	0a1b      	lsrs	r3, r3, #8
 81028da:	f003 0307 	and.w	r3, r3, #7
}
 81028de:	4618      	mov	r0, r3
 81028e0:	46bd      	mov	sp, r7
 81028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81028e6:	4770      	bx	lr
 81028e8:	e000ed00 	.word	0xe000ed00

081028ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81028ec:	b480      	push	{r7}
 81028ee:	b083      	sub	sp, #12
 81028f0:	af00      	add	r7, sp, #0
 81028f2:	4603      	mov	r3, r0
 81028f4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81028f6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 81028fa:	2b00      	cmp	r3, #0
 81028fc:	db0b      	blt.n	8102916 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 81028fe:	88fb      	ldrh	r3, [r7, #6]
 8102900:	f003 021f 	and.w	r2, r3, #31
 8102904:	4907      	ldr	r1, [pc, #28]	@ (8102924 <__NVIC_EnableIRQ+0x38>)
 8102906:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810290a:	095b      	lsrs	r3, r3, #5
 810290c:	2001      	movs	r0, #1
 810290e:	fa00 f202 	lsl.w	r2, r0, r2
 8102912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8102916:	bf00      	nop
 8102918:	370c      	adds	r7, #12
 810291a:	46bd      	mov	sp, r7
 810291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102920:	4770      	bx	lr
 8102922:	bf00      	nop
 8102924:	e000e100 	.word	0xe000e100

08102928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8102928:	b480      	push	{r7}
 810292a:	b083      	sub	sp, #12
 810292c:	af00      	add	r7, sp, #0
 810292e:	4603      	mov	r3, r0
 8102930:	6039      	str	r1, [r7, #0]
 8102932:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8102934:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102938:	2b00      	cmp	r3, #0
 810293a:	db0a      	blt.n	8102952 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810293c:	683b      	ldr	r3, [r7, #0]
 810293e:	b2da      	uxtb	r2, r3
 8102940:	490c      	ldr	r1, [pc, #48]	@ (8102974 <__NVIC_SetPriority+0x4c>)
 8102942:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102946:	0112      	lsls	r2, r2, #4
 8102948:	b2d2      	uxtb	r2, r2
 810294a:	440b      	add	r3, r1
 810294c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8102950:	e00a      	b.n	8102968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8102952:	683b      	ldr	r3, [r7, #0]
 8102954:	b2da      	uxtb	r2, r3
 8102956:	4908      	ldr	r1, [pc, #32]	@ (8102978 <__NVIC_SetPriority+0x50>)
 8102958:	88fb      	ldrh	r3, [r7, #6]
 810295a:	f003 030f 	and.w	r3, r3, #15
 810295e:	3b04      	subs	r3, #4
 8102960:	0112      	lsls	r2, r2, #4
 8102962:	b2d2      	uxtb	r2, r2
 8102964:	440b      	add	r3, r1
 8102966:	761a      	strb	r2, [r3, #24]
}
 8102968:	bf00      	nop
 810296a:	370c      	adds	r7, #12
 810296c:	46bd      	mov	sp, r7
 810296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102972:	4770      	bx	lr
 8102974:	e000e100 	.word	0xe000e100
 8102978:	e000ed00 	.word	0xe000ed00

0810297c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 810297c:	b480      	push	{r7}
 810297e:	b089      	sub	sp, #36	@ 0x24
 8102980:	af00      	add	r7, sp, #0
 8102982:	60f8      	str	r0, [r7, #12]
 8102984:	60b9      	str	r1, [r7, #8]
 8102986:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8102988:	68fb      	ldr	r3, [r7, #12]
 810298a:	f003 0307 	and.w	r3, r3, #7
 810298e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8102990:	69fb      	ldr	r3, [r7, #28]
 8102992:	f1c3 0307 	rsb	r3, r3, #7
 8102996:	2b04      	cmp	r3, #4
 8102998:	bf28      	it	cs
 810299a:	2304      	movcs	r3, #4
 810299c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 810299e:	69fb      	ldr	r3, [r7, #28]
 81029a0:	3304      	adds	r3, #4
 81029a2:	2b06      	cmp	r3, #6
 81029a4:	d902      	bls.n	81029ac <NVIC_EncodePriority+0x30>
 81029a6:	69fb      	ldr	r3, [r7, #28]
 81029a8:	3b03      	subs	r3, #3
 81029aa:	e000      	b.n	81029ae <NVIC_EncodePriority+0x32>
 81029ac:	2300      	movs	r3, #0
 81029ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81029b0:	f04f 32ff 	mov.w	r2, #4294967295
 81029b4:	69bb      	ldr	r3, [r7, #24]
 81029b6:	fa02 f303 	lsl.w	r3, r2, r3
 81029ba:	43da      	mvns	r2, r3
 81029bc:	68bb      	ldr	r3, [r7, #8]
 81029be:	401a      	ands	r2, r3
 81029c0:	697b      	ldr	r3, [r7, #20]
 81029c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81029c4:	f04f 31ff 	mov.w	r1, #4294967295
 81029c8:	697b      	ldr	r3, [r7, #20]
 81029ca:	fa01 f303 	lsl.w	r3, r1, r3
 81029ce:	43d9      	mvns	r1, r3
 81029d0:	687b      	ldr	r3, [r7, #4]
 81029d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81029d4:	4313      	orrs	r3, r2
         );
}
 81029d6:	4618      	mov	r0, r3
 81029d8:	3724      	adds	r7, #36	@ 0x24
 81029da:	46bd      	mov	sp, r7
 81029dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 81029e0:	4770      	bx	lr
	...

081029e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 81029e4:	b580      	push	{r7, lr}
 81029e6:	b082      	sub	sp, #8
 81029e8:	af00      	add	r7, sp, #0
 81029ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 81029ec:	687b      	ldr	r3, [r7, #4]
 81029ee:	3b01      	subs	r3, #1
 81029f0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 81029f4:	d301      	bcc.n	81029fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 81029f6:	2301      	movs	r3, #1
 81029f8:	e00f      	b.n	8102a1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 81029fa:	4a0a      	ldr	r2, [pc, #40]	@ (8102a24 <SysTick_Config+0x40>)
 81029fc:	687b      	ldr	r3, [r7, #4]
 81029fe:	3b01      	subs	r3, #1
 8102a00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8102a02:	210f      	movs	r1, #15
 8102a04:	f04f 30ff 	mov.w	r0, #4294967295
 8102a08:	f7ff ff8e 	bl	8102928 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8102a0c:	4b05      	ldr	r3, [pc, #20]	@ (8102a24 <SysTick_Config+0x40>)
 8102a0e:	2200      	movs	r2, #0
 8102a10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8102a12:	4b04      	ldr	r3, [pc, #16]	@ (8102a24 <SysTick_Config+0x40>)
 8102a14:	2207      	movs	r2, #7
 8102a16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8102a18:	2300      	movs	r3, #0
}
 8102a1a:	4618      	mov	r0, r3
 8102a1c:	3708      	adds	r7, #8
 8102a1e:	46bd      	mov	sp, r7
 8102a20:	bd80      	pop	{r7, pc}
 8102a22:	bf00      	nop
 8102a24:	e000e010 	.word	0xe000e010

08102a28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8102a28:	b580      	push	{r7, lr}
 8102a2a:	b082      	sub	sp, #8
 8102a2c:	af00      	add	r7, sp, #0
 8102a2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8102a30:	6878      	ldr	r0, [r7, #4]
 8102a32:	f7ff ff29 	bl	8102888 <__NVIC_SetPriorityGrouping>
}
 8102a36:	bf00      	nop
 8102a38:	3708      	adds	r7, #8
 8102a3a:	46bd      	mov	sp, r7
 8102a3c:	bd80      	pop	{r7, pc}

08102a3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8102a3e:	b580      	push	{r7, lr}
 8102a40:	b086      	sub	sp, #24
 8102a42:	af00      	add	r7, sp, #0
 8102a44:	4603      	mov	r3, r0
 8102a46:	60b9      	str	r1, [r7, #8]
 8102a48:	607a      	str	r2, [r7, #4]
 8102a4a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8102a4c:	f7ff ff40 	bl	81028d0 <__NVIC_GetPriorityGrouping>
 8102a50:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8102a52:	687a      	ldr	r2, [r7, #4]
 8102a54:	68b9      	ldr	r1, [r7, #8]
 8102a56:	6978      	ldr	r0, [r7, #20]
 8102a58:	f7ff ff90 	bl	810297c <NVIC_EncodePriority>
 8102a5c:	4602      	mov	r2, r0
 8102a5e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8102a62:	4611      	mov	r1, r2
 8102a64:	4618      	mov	r0, r3
 8102a66:	f7ff ff5f 	bl	8102928 <__NVIC_SetPriority>
}
 8102a6a:	bf00      	nop
 8102a6c:	3718      	adds	r7, #24
 8102a6e:	46bd      	mov	sp, r7
 8102a70:	bd80      	pop	{r7, pc}

08102a72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8102a72:	b580      	push	{r7, lr}
 8102a74:	b082      	sub	sp, #8
 8102a76:	af00      	add	r7, sp, #0
 8102a78:	4603      	mov	r3, r0
 8102a7a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8102a7c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8102a80:	4618      	mov	r0, r3
 8102a82:	f7ff ff33 	bl	81028ec <__NVIC_EnableIRQ>
}
 8102a86:	bf00      	nop
 8102a88:	3708      	adds	r7, #8
 8102a8a:	46bd      	mov	sp, r7
 8102a8c:	bd80      	pop	{r7, pc}

08102a8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8102a8e:	b580      	push	{r7, lr}
 8102a90:	b082      	sub	sp, #8
 8102a92:	af00      	add	r7, sp, #0
 8102a94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8102a96:	6878      	ldr	r0, [r7, #4]
 8102a98:	f7ff ffa4 	bl	81029e4 <SysTick_Config>
 8102a9c:	4603      	mov	r3, r0
}
 8102a9e:	4618      	mov	r0, r3
 8102aa0:	3708      	adds	r7, #8
 8102aa2:	46bd      	mov	sp, r7
 8102aa4:	bd80      	pop	{r7, pc}
	...

08102aa8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8102aa8:	b580      	push	{r7, lr}
 8102aaa:	b086      	sub	sp, #24
 8102aac:	af00      	add	r7, sp, #0
 8102aae:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8102ab0:	f7fe f956 	bl	8100d60 <HAL_GetTick>
 8102ab4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8102ab6:	687b      	ldr	r3, [r7, #4]
 8102ab8:	2b00      	cmp	r3, #0
 8102aba:	d101      	bne.n	8102ac0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8102abc:	2301      	movs	r3, #1
 8102abe:	e314      	b.n	81030ea <HAL_DMA_Init+0x642>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8102ac0:	687b      	ldr	r3, [r7, #4]
 8102ac2:	681b      	ldr	r3, [r3, #0]
 8102ac4:	4a66      	ldr	r2, [pc, #408]	@ (8102c60 <HAL_DMA_Init+0x1b8>)
 8102ac6:	4293      	cmp	r3, r2
 8102ac8:	d04a      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102aca:	687b      	ldr	r3, [r7, #4]
 8102acc:	681b      	ldr	r3, [r3, #0]
 8102ace:	4a65      	ldr	r2, [pc, #404]	@ (8102c64 <HAL_DMA_Init+0x1bc>)
 8102ad0:	4293      	cmp	r3, r2
 8102ad2:	d045      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102ad4:	687b      	ldr	r3, [r7, #4]
 8102ad6:	681b      	ldr	r3, [r3, #0]
 8102ad8:	4a63      	ldr	r2, [pc, #396]	@ (8102c68 <HAL_DMA_Init+0x1c0>)
 8102ada:	4293      	cmp	r3, r2
 8102adc:	d040      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102ade:	687b      	ldr	r3, [r7, #4]
 8102ae0:	681b      	ldr	r3, [r3, #0]
 8102ae2:	4a62      	ldr	r2, [pc, #392]	@ (8102c6c <HAL_DMA_Init+0x1c4>)
 8102ae4:	4293      	cmp	r3, r2
 8102ae6:	d03b      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102ae8:	687b      	ldr	r3, [r7, #4]
 8102aea:	681b      	ldr	r3, [r3, #0]
 8102aec:	4a60      	ldr	r2, [pc, #384]	@ (8102c70 <HAL_DMA_Init+0x1c8>)
 8102aee:	4293      	cmp	r3, r2
 8102af0:	d036      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102af2:	687b      	ldr	r3, [r7, #4]
 8102af4:	681b      	ldr	r3, [r3, #0]
 8102af6:	4a5f      	ldr	r2, [pc, #380]	@ (8102c74 <HAL_DMA_Init+0x1cc>)
 8102af8:	4293      	cmp	r3, r2
 8102afa:	d031      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102afc:	687b      	ldr	r3, [r7, #4]
 8102afe:	681b      	ldr	r3, [r3, #0]
 8102b00:	4a5d      	ldr	r2, [pc, #372]	@ (8102c78 <HAL_DMA_Init+0x1d0>)
 8102b02:	4293      	cmp	r3, r2
 8102b04:	d02c      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102b06:	687b      	ldr	r3, [r7, #4]
 8102b08:	681b      	ldr	r3, [r3, #0]
 8102b0a:	4a5c      	ldr	r2, [pc, #368]	@ (8102c7c <HAL_DMA_Init+0x1d4>)
 8102b0c:	4293      	cmp	r3, r2
 8102b0e:	d027      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102b10:	687b      	ldr	r3, [r7, #4]
 8102b12:	681b      	ldr	r3, [r3, #0]
 8102b14:	4a5a      	ldr	r2, [pc, #360]	@ (8102c80 <HAL_DMA_Init+0x1d8>)
 8102b16:	4293      	cmp	r3, r2
 8102b18:	d022      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102b1a:	687b      	ldr	r3, [r7, #4]
 8102b1c:	681b      	ldr	r3, [r3, #0]
 8102b1e:	4a59      	ldr	r2, [pc, #356]	@ (8102c84 <HAL_DMA_Init+0x1dc>)
 8102b20:	4293      	cmp	r3, r2
 8102b22:	d01d      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102b24:	687b      	ldr	r3, [r7, #4]
 8102b26:	681b      	ldr	r3, [r3, #0]
 8102b28:	4a57      	ldr	r2, [pc, #348]	@ (8102c88 <HAL_DMA_Init+0x1e0>)
 8102b2a:	4293      	cmp	r3, r2
 8102b2c:	d018      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102b2e:	687b      	ldr	r3, [r7, #4]
 8102b30:	681b      	ldr	r3, [r3, #0]
 8102b32:	4a56      	ldr	r2, [pc, #344]	@ (8102c8c <HAL_DMA_Init+0x1e4>)
 8102b34:	4293      	cmp	r3, r2
 8102b36:	d013      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102b38:	687b      	ldr	r3, [r7, #4]
 8102b3a:	681b      	ldr	r3, [r3, #0]
 8102b3c:	4a54      	ldr	r2, [pc, #336]	@ (8102c90 <HAL_DMA_Init+0x1e8>)
 8102b3e:	4293      	cmp	r3, r2
 8102b40:	d00e      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102b42:	687b      	ldr	r3, [r7, #4]
 8102b44:	681b      	ldr	r3, [r3, #0]
 8102b46:	4a53      	ldr	r2, [pc, #332]	@ (8102c94 <HAL_DMA_Init+0x1ec>)
 8102b48:	4293      	cmp	r3, r2
 8102b4a:	d009      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102b4c:	687b      	ldr	r3, [r7, #4]
 8102b4e:	681b      	ldr	r3, [r3, #0]
 8102b50:	4a51      	ldr	r2, [pc, #324]	@ (8102c98 <HAL_DMA_Init+0x1f0>)
 8102b52:	4293      	cmp	r3, r2
 8102b54:	d004      	beq.n	8102b60 <HAL_DMA_Init+0xb8>
 8102b56:	687b      	ldr	r3, [r7, #4]
 8102b58:	681b      	ldr	r3, [r3, #0]
 8102b5a:	4a50      	ldr	r2, [pc, #320]	@ (8102c9c <HAL_DMA_Init+0x1f4>)
 8102b5c:	4293      	cmp	r3, r2
 8102b5e:	d101      	bne.n	8102b64 <HAL_DMA_Init+0xbc>
 8102b60:	2301      	movs	r3, #1
 8102b62:	e000      	b.n	8102b66 <HAL_DMA_Init+0xbe>
 8102b64:	2300      	movs	r3, #0
 8102b66:	2b00      	cmp	r3, #0
 8102b68:	f000 813b 	beq.w	8102de2 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8102b6c:	687b      	ldr	r3, [r7, #4]
 8102b6e:	2202      	movs	r2, #2
 8102b70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8102b74:	687b      	ldr	r3, [r7, #4]
 8102b76:	2200      	movs	r2, #0
 8102b78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8102b7c:	687b      	ldr	r3, [r7, #4]
 8102b7e:	681b      	ldr	r3, [r3, #0]
 8102b80:	4a37      	ldr	r2, [pc, #220]	@ (8102c60 <HAL_DMA_Init+0x1b8>)
 8102b82:	4293      	cmp	r3, r2
 8102b84:	d04a      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102b86:	687b      	ldr	r3, [r7, #4]
 8102b88:	681b      	ldr	r3, [r3, #0]
 8102b8a:	4a36      	ldr	r2, [pc, #216]	@ (8102c64 <HAL_DMA_Init+0x1bc>)
 8102b8c:	4293      	cmp	r3, r2
 8102b8e:	d045      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102b90:	687b      	ldr	r3, [r7, #4]
 8102b92:	681b      	ldr	r3, [r3, #0]
 8102b94:	4a34      	ldr	r2, [pc, #208]	@ (8102c68 <HAL_DMA_Init+0x1c0>)
 8102b96:	4293      	cmp	r3, r2
 8102b98:	d040      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102b9a:	687b      	ldr	r3, [r7, #4]
 8102b9c:	681b      	ldr	r3, [r3, #0]
 8102b9e:	4a33      	ldr	r2, [pc, #204]	@ (8102c6c <HAL_DMA_Init+0x1c4>)
 8102ba0:	4293      	cmp	r3, r2
 8102ba2:	d03b      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102ba4:	687b      	ldr	r3, [r7, #4]
 8102ba6:	681b      	ldr	r3, [r3, #0]
 8102ba8:	4a31      	ldr	r2, [pc, #196]	@ (8102c70 <HAL_DMA_Init+0x1c8>)
 8102baa:	4293      	cmp	r3, r2
 8102bac:	d036      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102bae:	687b      	ldr	r3, [r7, #4]
 8102bb0:	681b      	ldr	r3, [r3, #0]
 8102bb2:	4a30      	ldr	r2, [pc, #192]	@ (8102c74 <HAL_DMA_Init+0x1cc>)
 8102bb4:	4293      	cmp	r3, r2
 8102bb6:	d031      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102bb8:	687b      	ldr	r3, [r7, #4]
 8102bba:	681b      	ldr	r3, [r3, #0]
 8102bbc:	4a2e      	ldr	r2, [pc, #184]	@ (8102c78 <HAL_DMA_Init+0x1d0>)
 8102bbe:	4293      	cmp	r3, r2
 8102bc0:	d02c      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102bc2:	687b      	ldr	r3, [r7, #4]
 8102bc4:	681b      	ldr	r3, [r3, #0]
 8102bc6:	4a2d      	ldr	r2, [pc, #180]	@ (8102c7c <HAL_DMA_Init+0x1d4>)
 8102bc8:	4293      	cmp	r3, r2
 8102bca:	d027      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102bcc:	687b      	ldr	r3, [r7, #4]
 8102bce:	681b      	ldr	r3, [r3, #0]
 8102bd0:	4a2b      	ldr	r2, [pc, #172]	@ (8102c80 <HAL_DMA_Init+0x1d8>)
 8102bd2:	4293      	cmp	r3, r2
 8102bd4:	d022      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102bd6:	687b      	ldr	r3, [r7, #4]
 8102bd8:	681b      	ldr	r3, [r3, #0]
 8102bda:	4a2a      	ldr	r2, [pc, #168]	@ (8102c84 <HAL_DMA_Init+0x1dc>)
 8102bdc:	4293      	cmp	r3, r2
 8102bde:	d01d      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102be0:	687b      	ldr	r3, [r7, #4]
 8102be2:	681b      	ldr	r3, [r3, #0]
 8102be4:	4a28      	ldr	r2, [pc, #160]	@ (8102c88 <HAL_DMA_Init+0x1e0>)
 8102be6:	4293      	cmp	r3, r2
 8102be8:	d018      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102bea:	687b      	ldr	r3, [r7, #4]
 8102bec:	681b      	ldr	r3, [r3, #0]
 8102bee:	4a27      	ldr	r2, [pc, #156]	@ (8102c8c <HAL_DMA_Init+0x1e4>)
 8102bf0:	4293      	cmp	r3, r2
 8102bf2:	d013      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102bf4:	687b      	ldr	r3, [r7, #4]
 8102bf6:	681b      	ldr	r3, [r3, #0]
 8102bf8:	4a25      	ldr	r2, [pc, #148]	@ (8102c90 <HAL_DMA_Init+0x1e8>)
 8102bfa:	4293      	cmp	r3, r2
 8102bfc:	d00e      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102bfe:	687b      	ldr	r3, [r7, #4]
 8102c00:	681b      	ldr	r3, [r3, #0]
 8102c02:	4a24      	ldr	r2, [pc, #144]	@ (8102c94 <HAL_DMA_Init+0x1ec>)
 8102c04:	4293      	cmp	r3, r2
 8102c06:	d009      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102c08:	687b      	ldr	r3, [r7, #4]
 8102c0a:	681b      	ldr	r3, [r3, #0]
 8102c0c:	4a22      	ldr	r2, [pc, #136]	@ (8102c98 <HAL_DMA_Init+0x1f0>)
 8102c0e:	4293      	cmp	r3, r2
 8102c10:	d004      	beq.n	8102c1c <HAL_DMA_Init+0x174>
 8102c12:	687b      	ldr	r3, [r7, #4]
 8102c14:	681b      	ldr	r3, [r3, #0]
 8102c16:	4a21      	ldr	r2, [pc, #132]	@ (8102c9c <HAL_DMA_Init+0x1f4>)
 8102c18:	4293      	cmp	r3, r2
 8102c1a:	d108      	bne.n	8102c2e <HAL_DMA_Init+0x186>
 8102c1c:	687b      	ldr	r3, [r7, #4]
 8102c1e:	681b      	ldr	r3, [r3, #0]
 8102c20:	681a      	ldr	r2, [r3, #0]
 8102c22:	687b      	ldr	r3, [r7, #4]
 8102c24:	681b      	ldr	r3, [r3, #0]
 8102c26:	f022 0201 	bic.w	r2, r2, #1
 8102c2a:	601a      	str	r2, [r3, #0]
 8102c2c:	e007      	b.n	8102c3e <HAL_DMA_Init+0x196>
 8102c2e:	687b      	ldr	r3, [r7, #4]
 8102c30:	681b      	ldr	r3, [r3, #0]
 8102c32:	681a      	ldr	r2, [r3, #0]
 8102c34:	687b      	ldr	r3, [r7, #4]
 8102c36:	681b      	ldr	r3, [r3, #0]
 8102c38:	f022 0201 	bic.w	r2, r2, #1
 8102c3c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8102c3e:	e02f      	b.n	8102ca0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8102c40:	f7fe f88e 	bl	8100d60 <HAL_GetTick>
 8102c44:	4602      	mov	r2, r0
 8102c46:	693b      	ldr	r3, [r7, #16]
 8102c48:	1ad3      	subs	r3, r2, r3
 8102c4a:	2b05      	cmp	r3, #5
 8102c4c:	d928      	bls.n	8102ca0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8102c4e:	687b      	ldr	r3, [r7, #4]
 8102c50:	2220      	movs	r2, #32
 8102c52:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8102c54:	687b      	ldr	r3, [r7, #4]
 8102c56:	2203      	movs	r2, #3
 8102c58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8102c5c:	2301      	movs	r3, #1
 8102c5e:	e244      	b.n	81030ea <HAL_DMA_Init+0x642>
 8102c60:	40020010 	.word	0x40020010
 8102c64:	40020028 	.word	0x40020028
 8102c68:	40020040 	.word	0x40020040
 8102c6c:	40020058 	.word	0x40020058
 8102c70:	40020070 	.word	0x40020070
 8102c74:	40020088 	.word	0x40020088
 8102c78:	400200a0 	.word	0x400200a0
 8102c7c:	400200b8 	.word	0x400200b8
 8102c80:	40020410 	.word	0x40020410
 8102c84:	40020428 	.word	0x40020428
 8102c88:	40020440 	.word	0x40020440
 8102c8c:	40020458 	.word	0x40020458
 8102c90:	40020470 	.word	0x40020470
 8102c94:	40020488 	.word	0x40020488
 8102c98:	400204a0 	.word	0x400204a0
 8102c9c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8102ca0:	687b      	ldr	r3, [r7, #4]
 8102ca2:	681b      	ldr	r3, [r3, #0]
 8102ca4:	681b      	ldr	r3, [r3, #0]
 8102ca6:	f003 0301 	and.w	r3, r3, #1
 8102caa:	2b00      	cmp	r3, #0
 8102cac:	d1c8      	bne.n	8102c40 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8102cae:	687b      	ldr	r3, [r7, #4]
 8102cb0:	681b      	ldr	r3, [r3, #0]
 8102cb2:	681b      	ldr	r3, [r3, #0]
 8102cb4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8102cb6:	697a      	ldr	r2, [r7, #20]
 8102cb8:	4b84      	ldr	r3, [pc, #528]	@ (8102ecc <HAL_DMA_Init+0x424>)
 8102cba:	4013      	ands	r3, r2
 8102cbc:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8102cbe:	687b      	ldr	r3, [r7, #4]
 8102cc0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8102cc2:	687b      	ldr	r3, [r7, #4]
 8102cc4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8102cc6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8102cc8:	687b      	ldr	r3, [r7, #4]
 8102cca:	691b      	ldr	r3, [r3, #16]
 8102ccc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8102cce:	687b      	ldr	r3, [r7, #4]
 8102cd0:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8102cd2:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8102cd4:	687b      	ldr	r3, [r7, #4]
 8102cd6:	699b      	ldr	r3, [r3, #24]
 8102cd8:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8102cda:	687b      	ldr	r3, [r7, #4]
 8102cdc:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8102cde:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8102ce0:	687b      	ldr	r3, [r7, #4]
 8102ce2:	6a1b      	ldr	r3, [r3, #32]
 8102ce4:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8102ce6:	697a      	ldr	r2, [r7, #20]
 8102ce8:	4313      	orrs	r3, r2
 8102cea:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8102cec:	687b      	ldr	r3, [r7, #4]
 8102cee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102cf0:	2b04      	cmp	r3, #4
 8102cf2:	d107      	bne.n	8102d04 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8102cf4:	687b      	ldr	r3, [r7, #4]
 8102cf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8102cf8:	687b      	ldr	r3, [r7, #4]
 8102cfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8102cfc:	4313      	orrs	r3, r2
 8102cfe:	697a      	ldr	r2, [r7, #20]
 8102d00:	4313      	orrs	r3, r2
 8102d02:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8102d04:	4b72      	ldr	r3, [pc, #456]	@ (8102ed0 <HAL_DMA_Init+0x428>)
 8102d06:	681b      	ldr	r3, [r3, #0]
 8102d08:	0c1b      	lsrs	r3, r3, #16
 8102d0a:	041b      	lsls	r3, r3, #16
 8102d0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8102d10:	d328      	bcc.n	8102d64 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8102d12:	687b      	ldr	r3, [r7, #4]
 8102d14:	685b      	ldr	r3, [r3, #4]
 8102d16:	2b28      	cmp	r3, #40	@ 0x28
 8102d18:	d903      	bls.n	8102d22 <HAL_DMA_Init+0x27a>
 8102d1a:	687b      	ldr	r3, [r7, #4]
 8102d1c:	685b      	ldr	r3, [r3, #4]
 8102d1e:	2b2e      	cmp	r3, #46	@ 0x2e
 8102d20:	d917      	bls.n	8102d52 <HAL_DMA_Init+0x2aa>
 8102d22:	687b      	ldr	r3, [r7, #4]
 8102d24:	685b      	ldr	r3, [r3, #4]
 8102d26:	2b3e      	cmp	r3, #62	@ 0x3e
 8102d28:	d903      	bls.n	8102d32 <HAL_DMA_Init+0x28a>
 8102d2a:	687b      	ldr	r3, [r7, #4]
 8102d2c:	685b      	ldr	r3, [r3, #4]
 8102d2e:	2b42      	cmp	r3, #66	@ 0x42
 8102d30:	d90f      	bls.n	8102d52 <HAL_DMA_Init+0x2aa>
 8102d32:	687b      	ldr	r3, [r7, #4]
 8102d34:	685b      	ldr	r3, [r3, #4]
 8102d36:	2b46      	cmp	r3, #70	@ 0x46
 8102d38:	d903      	bls.n	8102d42 <HAL_DMA_Init+0x29a>
 8102d3a:	687b      	ldr	r3, [r7, #4]
 8102d3c:	685b      	ldr	r3, [r3, #4]
 8102d3e:	2b48      	cmp	r3, #72	@ 0x48
 8102d40:	d907      	bls.n	8102d52 <HAL_DMA_Init+0x2aa>
 8102d42:	687b      	ldr	r3, [r7, #4]
 8102d44:	685b      	ldr	r3, [r3, #4]
 8102d46:	2b4e      	cmp	r3, #78	@ 0x4e
 8102d48:	d905      	bls.n	8102d56 <HAL_DMA_Init+0x2ae>
 8102d4a:	687b      	ldr	r3, [r7, #4]
 8102d4c:	685b      	ldr	r3, [r3, #4]
 8102d4e:	2b52      	cmp	r3, #82	@ 0x52
 8102d50:	d801      	bhi.n	8102d56 <HAL_DMA_Init+0x2ae>
 8102d52:	2301      	movs	r3, #1
 8102d54:	e000      	b.n	8102d58 <HAL_DMA_Init+0x2b0>
 8102d56:	2300      	movs	r3, #0
 8102d58:	2b00      	cmp	r3, #0
 8102d5a:	d003      	beq.n	8102d64 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8102d5c:	697b      	ldr	r3, [r7, #20]
 8102d5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8102d62:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8102d64:	687b      	ldr	r3, [r7, #4]
 8102d66:	681b      	ldr	r3, [r3, #0]
 8102d68:	697a      	ldr	r2, [r7, #20]
 8102d6a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8102d6c:	687b      	ldr	r3, [r7, #4]
 8102d6e:	681b      	ldr	r3, [r3, #0]
 8102d70:	695b      	ldr	r3, [r3, #20]
 8102d72:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8102d74:	697b      	ldr	r3, [r7, #20]
 8102d76:	f023 0307 	bic.w	r3, r3, #7
 8102d7a:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8102d7c:	687b      	ldr	r3, [r7, #4]
 8102d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102d80:	697a      	ldr	r2, [r7, #20]
 8102d82:	4313      	orrs	r3, r2
 8102d84:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8102d86:	687b      	ldr	r3, [r7, #4]
 8102d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8102d8a:	2b04      	cmp	r3, #4
 8102d8c:	d117      	bne.n	8102dbe <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8102d8e:	687b      	ldr	r3, [r7, #4]
 8102d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8102d92:	697a      	ldr	r2, [r7, #20]
 8102d94:	4313      	orrs	r3, r2
 8102d96:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8102d98:	687b      	ldr	r3, [r7, #4]
 8102d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8102d9c:	2b00      	cmp	r3, #0
 8102d9e:	d00e      	beq.n	8102dbe <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8102da0:	6878      	ldr	r0, [r7, #4]
 8102da2:	f001 fdcd 	bl	8104940 <DMA_CheckFifoParam>
 8102da6:	4603      	mov	r3, r0
 8102da8:	2b00      	cmp	r3, #0
 8102daa:	d008      	beq.n	8102dbe <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8102dac:	687b      	ldr	r3, [r7, #4]
 8102dae:	2240      	movs	r2, #64	@ 0x40
 8102db0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8102db2:	687b      	ldr	r3, [r7, #4]
 8102db4:	2201      	movs	r2, #1
 8102db6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8102dba:	2301      	movs	r3, #1
 8102dbc:	e195      	b.n	81030ea <HAL_DMA_Init+0x642>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8102dbe:	687b      	ldr	r3, [r7, #4]
 8102dc0:	681b      	ldr	r3, [r3, #0]
 8102dc2:	697a      	ldr	r2, [r7, #20]
 8102dc4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8102dc6:	6878      	ldr	r0, [r7, #4]
 8102dc8:	f001 fd08 	bl	81047dc <DMA_CalcBaseAndBitshift>
 8102dcc:	4603      	mov	r3, r0
 8102dce:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8102dd0:	687b      	ldr	r3, [r7, #4]
 8102dd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8102dd4:	f003 031f 	and.w	r3, r3, #31
 8102dd8:	223f      	movs	r2, #63	@ 0x3f
 8102dda:	409a      	lsls	r2, r3
 8102ddc:	68bb      	ldr	r3, [r7, #8]
 8102dde:	609a      	str	r2, [r3, #8]
 8102de0:	e0cb      	b.n	8102f7a <HAL_DMA_Init+0x4d2>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8102de2:	687b      	ldr	r3, [r7, #4]
 8102de4:	681b      	ldr	r3, [r3, #0]
 8102de6:	4a3b      	ldr	r2, [pc, #236]	@ (8102ed4 <HAL_DMA_Init+0x42c>)
 8102de8:	4293      	cmp	r3, r2
 8102dea:	d022      	beq.n	8102e32 <HAL_DMA_Init+0x38a>
 8102dec:	687b      	ldr	r3, [r7, #4]
 8102dee:	681b      	ldr	r3, [r3, #0]
 8102df0:	4a39      	ldr	r2, [pc, #228]	@ (8102ed8 <HAL_DMA_Init+0x430>)
 8102df2:	4293      	cmp	r3, r2
 8102df4:	d01d      	beq.n	8102e32 <HAL_DMA_Init+0x38a>
 8102df6:	687b      	ldr	r3, [r7, #4]
 8102df8:	681b      	ldr	r3, [r3, #0]
 8102dfa:	4a38      	ldr	r2, [pc, #224]	@ (8102edc <HAL_DMA_Init+0x434>)
 8102dfc:	4293      	cmp	r3, r2
 8102dfe:	d018      	beq.n	8102e32 <HAL_DMA_Init+0x38a>
 8102e00:	687b      	ldr	r3, [r7, #4]
 8102e02:	681b      	ldr	r3, [r3, #0]
 8102e04:	4a36      	ldr	r2, [pc, #216]	@ (8102ee0 <HAL_DMA_Init+0x438>)
 8102e06:	4293      	cmp	r3, r2
 8102e08:	d013      	beq.n	8102e32 <HAL_DMA_Init+0x38a>
 8102e0a:	687b      	ldr	r3, [r7, #4]
 8102e0c:	681b      	ldr	r3, [r3, #0]
 8102e0e:	4a35      	ldr	r2, [pc, #212]	@ (8102ee4 <HAL_DMA_Init+0x43c>)
 8102e10:	4293      	cmp	r3, r2
 8102e12:	d00e      	beq.n	8102e32 <HAL_DMA_Init+0x38a>
 8102e14:	687b      	ldr	r3, [r7, #4]
 8102e16:	681b      	ldr	r3, [r3, #0]
 8102e18:	4a33      	ldr	r2, [pc, #204]	@ (8102ee8 <HAL_DMA_Init+0x440>)
 8102e1a:	4293      	cmp	r3, r2
 8102e1c:	d009      	beq.n	8102e32 <HAL_DMA_Init+0x38a>
 8102e1e:	687b      	ldr	r3, [r7, #4]
 8102e20:	681b      	ldr	r3, [r3, #0]
 8102e22:	4a32      	ldr	r2, [pc, #200]	@ (8102eec <HAL_DMA_Init+0x444>)
 8102e24:	4293      	cmp	r3, r2
 8102e26:	d004      	beq.n	8102e32 <HAL_DMA_Init+0x38a>
 8102e28:	687b      	ldr	r3, [r7, #4]
 8102e2a:	681b      	ldr	r3, [r3, #0]
 8102e2c:	4a30      	ldr	r2, [pc, #192]	@ (8102ef0 <HAL_DMA_Init+0x448>)
 8102e2e:	4293      	cmp	r3, r2
 8102e30:	d101      	bne.n	8102e36 <HAL_DMA_Init+0x38e>
 8102e32:	2301      	movs	r3, #1
 8102e34:	e000      	b.n	8102e38 <HAL_DMA_Init+0x390>
 8102e36:	2300      	movs	r3, #0
 8102e38:	2b00      	cmp	r3, #0
 8102e3a:	f000 8095 	beq.w	8102f68 <HAL_DMA_Init+0x4c0>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8102e3e:	687b      	ldr	r3, [r7, #4]
 8102e40:	681b      	ldr	r3, [r3, #0]
 8102e42:	4a24      	ldr	r2, [pc, #144]	@ (8102ed4 <HAL_DMA_Init+0x42c>)
 8102e44:	4293      	cmp	r3, r2
 8102e46:	d021      	beq.n	8102e8c <HAL_DMA_Init+0x3e4>
 8102e48:	687b      	ldr	r3, [r7, #4]
 8102e4a:	681b      	ldr	r3, [r3, #0]
 8102e4c:	4a22      	ldr	r2, [pc, #136]	@ (8102ed8 <HAL_DMA_Init+0x430>)
 8102e4e:	4293      	cmp	r3, r2
 8102e50:	d01c      	beq.n	8102e8c <HAL_DMA_Init+0x3e4>
 8102e52:	687b      	ldr	r3, [r7, #4]
 8102e54:	681b      	ldr	r3, [r3, #0]
 8102e56:	4a21      	ldr	r2, [pc, #132]	@ (8102edc <HAL_DMA_Init+0x434>)
 8102e58:	4293      	cmp	r3, r2
 8102e5a:	d017      	beq.n	8102e8c <HAL_DMA_Init+0x3e4>
 8102e5c:	687b      	ldr	r3, [r7, #4]
 8102e5e:	681b      	ldr	r3, [r3, #0]
 8102e60:	4a1f      	ldr	r2, [pc, #124]	@ (8102ee0 <HAL_DMA_Init+0x438>)
 8102e62:	4293      	cmp	r3, r2
 8102e64:	d012      	beq.n	8102e8c <HAL_DMA_Init+0x3e4>
 8102e66:	687b      	ldr	r3, [r7, #4]
 8102e68:	681b      	ldr	r3, [r3, #0]
 8102e6a:	4a1e      	ldr	r2, [pc, #120]	@ (8102ee4 <HAL_DMA_Init+0x43c>)
 8102e6c:	4293      	cmp	r3, r2
 8102e6e:	d00d      	beq.n	8102e8c <HAL_DMA_Init+0x3e4>
 8102e70:	687b      	ldr	r3, [r7, #4]
 8102e72:	681b      	ldr	r3, [r3, #0]
 8102e74:	4a1c      	ldr	r2, [pc, #112]	@ (8102ee8 <HAL_DMA_Init+0x440>)
 8102e76:	4293      	cmp	r3, r2
 8102e78:	d008      	beq.n	8102e8c <HAL_DMA_Init+0x3e4>
 8102e7a:	687b      	ldr	r3, [r7, #4]
 8102e7c:	681b      	ldr	r3, [r3, #0]
 8102e7e:	4a1b      	ldr	r2, [pc, #108]	@ (8102eec <HAL_DMA_Init+0x444>)
 8102e80:	4293      	cmp	r3, r2
 8102e82:	d003      	beq.n	8102e8c <HAL_DMA_Init+0x3e4>
 8102e84:	687b      	ldr	r3, [r7, #4]
 8102e86:	681b      	ldr	r3, [r3, #0]
 8102e88:	4a19      	ldr	r2, [pc, #100]	@ (8102ef0 <HAL_DMA_Init+0x448>)
 8102e8a:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8102e8c:	687b      	ldr	r3, [r7, #4]
 8102e8e:	2202      	movs	r2, #2
 8102e90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8102e94:	687b      	ldr	r3, [r7, #4]
 8102e96:	2200      	movs	r2, #0
 8102e98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8102e9c:	687b      	ldr	r3, [r7, #4]
 8102e9e:	681b      	ldr	r3, [r3, #0]
 8102ea0:	681b      	ldr	r3, [r3, #0]
 8102ea2:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8102ea4:	697b      	ldr	r3, [r7, #20]
 8102ea6:	f423 33ff 	bic.w	r3, r3, #130560	@ 0x1fe00
 8102eaa:	f423 73f8 	bic.w	r3, r3, #496	@ 0x1f0
 8102eae:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8102eb0:	687b      	ldr	r3, [r7, #4]
 8102eb2:	689b      	ldr	r3, [r3, #8]
 8102eb4:	2b40      	cmp	r3, #64	@ 0x40
 8102eb6:	d01d      	beq.n	8102ef4 <HAL_DMA_Init+0x44c>
 8102eb8:	687b      	ldr	r3, [r7, #4]
 8102eba:	689b      	ldr	r3, [r3, #8]
 8102ebc:	2b80      	cmp	r3, #128	@ 0x80
 8102ebe:	d102      	bne.n	8102ec6 <HAL_DMA_Init+0x41e>
 8102ec0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8102ec4:	e017      	b.n	8102ef6 <HAL_DMA_Init+0x44e>
 8102ec6:	2300      	movs	r3, #0
 8102ec8:	e015      	b.n	8102ef6 <HAL_DMA_Init+0x44e>
 8102eca:	bf00      	nop
 8102ecc:	fe10803f 	.word	0xfe10803f
 8102ed0:	5c001000 	.word	0x5c001000
 8102ed4:	58025408 	.word	0x58025408
 8102ed8:	5802541c 	.word	0x5802541c
 8102edc:	58025430 	.word	0x58025430
 8102ee0:	58025444 	.word	0x58025444
 8102ee4:	58025458 	.word	0x58025458
 8102ee8:	5802546c 	.word	0x5802546c
 8102eec:	58025480 	.word	0x58025480
 8102ef0:	58025494 	.word	0x58025494
 8102ef4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8102ef6:	687a      	ldr	r2, [r7, #4]
 8102ef8:	68d2      	ldr	r2, [r2, #12]
 8102efa:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8102efc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8102efe:	687b      	ldr	r3, [r7, #4]
 8102f00:	691b      	ldr	r3, [r3, #16]
 8102f02:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8102f04:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8102f06:	687b      	ldr	r3, [r7, #4]
 8102f08:	695b      	ldr	r3, [r3, #20]
 8102f0a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8102f0c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8102f0e:	687b      	ldr	r3, [r7, #4]
 8102f10:	699b      	ldr	r3, [r3, #24]
 8102f12:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8102f14:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8102f16:	687b      	ldr	r3, [r7, #4]
 8102f18:	69db      	ldr	r3, [r3, #28]
 8102f1a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8102f1c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8102f1e:	687b      	ldr	r3, [r7, #4]
 8102f20:	6a1b      	ldr	r3, [r3, #32]
 8102f22:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8102f24:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8102f26:	697a      	ldr	r2, [r7, #20]
 8102f28:	4313      	orrs	r3, r2
 8102f2a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8102f2c:	687b      	ldr	r3, [r7, #4]
 8102f2e:	681b      	ldr	r3, [r3, #0]
 8102f30:	697a      	ldr	r2, [r7, #20]
 8102f32:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8102f34:	687b      	ldr	r3, [r7, #4]
 8102f36:	681b      	ldr	r3, [r3, #0]
 8102f38:	461a      	mov	r2, r3
 8102f3a:	4b6e      	ldr	r3, [pc, #440]	@ (81030f4 <HAL_DMA_Init+0x64c>)
 8102f3c:	4413      	add	r3, r2
 8102f3e:	4a6e      	ldr	r2, [pc, #440]	@ (81030f8 <HAL_DMA_Init+0x650>)
 8102f40:	fba2 2303 	umull	r2, r3, r2, r3
 8102f44:	091b      	lsrs	r3, r3, #4
 8102f46:	009a      	lsls	r2, r3, #2
 8102f48:	687b      	ldr	r3, [r7, #4]
 8102f4a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8102f4c:	6878      	ldr	r0, [r7, #4]
 8102f4e:	f001 fc45 	bl	81047dc <DMA_CalcBaseAndBitshift>
 8102f52:	4603      	mov	r3, r0
 8102f54:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8102f56:	687b      	ldr	r3, [r7, #4]
 8102f58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8102f5a:	f003 031f 	and.w	r3, r3, #31
 8102f5e:	2201      	movs	r2, #1
 8102f60:	409a      	lsls	r2, r3
 8102f62:	68fb      	ldr	r3, [r7, #12]
 8102f64:	605a      	str	r2, [r3, #4]
 8102f66:	e008      	b.n	8102f7a <HAL_DMA_Init+0x4d2>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8102f68:	687b      	ldr	r3, [r7, #4]
 8102f6a:	2240      	movs	r2, #64	@ 0x40
 8102f6c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8102f6e:	687b      	ldr	r3, [r7, #4]
 8102f70:	2203      	movs	r2, #3
 8102f72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8102f76:	2301      	movs	r3, #1
 8102f78:	e0b7      	b.n	81030ea <HAL_DMA_Init+0x642>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8102f7a:	687b      	ldr	r3, [r7, #4]
 8102f7c:	681b      	ldr	r3, [r3, #0]
 8102f7e:	4a5f      	ldr	r2, [pc, #380]	@ (81030fc <HAL_DMA_Init+0x654>)
 8102f80:	4293      	cmp	r3, r2
 8102f82:	d072      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8102f84:	687b      	ldr	r3, [r7, #4]
 8102f86:	681b      	ldr	r3, [r3, #0]
 8102f88:	4a5d      	ldr	r2, [pc, #372]	@ (8103100 <HAL_DMA_Init+0x658>)
 8102f8a:	4293      	cmp	r3, r2
 8102f8c:	d06d      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8102f8e:	687b      	ldr	r3, [r7, #4]
 8102f90:	681b      	ldr	r3, [r3, #0]
 8102f92:	4a5c      	ldr	r2, [pc, #368]	@ (8103104 <HAL_DMA_Init+0x65c>)
 8102f94:	4293      	cmp	r3, r2
 8102f96:	d068      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8102f98:	687b      	ldr	r3, [r7, #4]
 8102f9a:	681b      	ldr	r3, [r3, #0]
 8102f9c:	4a5a      	ldr	r2, [pc, #360]	@ (8103108 <HAL_DMA_Init+0x660>)
 8102f9e:	4293      	cmp	r3, r2
 8102fa0:	d063      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8102fa2:	687b      	ldr	r3, [r7, #4]
 8102fa4:	681b      	ldr	r3, [r3, #0]
 8102fa6:	4a59      	ldr	r2, [pc, #356]	@ (810310c <HAL_DMA_Init+0x664>)
 8102fa8:	4293      	cmp	r3, r2
 8102faa:	d05e      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8102fac:	687b      	ldr	r3, [r7, #4]
 8102fae:	681b      	ldr	r3, [r3, #0]
 8102fb0:	4a57      	ldr	r2, [pc, #348]	@ (8103110 <HAL_DMA_Init+0x668>)
 8102fb2:	4293      	cmp	r3, r2
 8102fb4:	d059      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8102fb6:	687b      	ldr	r3, [r7, #4]
 8102fb8:	681b      	ldr	r3, [r3, #0]
 8102fba:	4a56      	ldr	r2, [pc, #344]	@ (8103114 <HAL_DMA_Init+0x66c>)
 8102fbc:	4293      	cmp	r3, r2
 8102fbe:	d054      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8102fc0:	687b      	ldr	r3, [r7, #4]
 8102fc2:	681b      	ldr	r3, [r3, #0]
 8102fc4:	4a54      	ldr	r2, [pc, #336]	@ (8103118 <HAL_DMA_Init+0x670>)
 8102fc6:	4293      	cmp	r3, r2
 8102fc8:	d04f      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8102fca:	687b      	ldr	r3, [r7, #4]
 8102fcc:	681b      	ldr	r3, [r3, #0]
 8102fce:	4a53      	ldr	r2, [pc, #332]	@ (810311c <HAL_DMA_Init+0x674>)
 8102fd0:	4293      	cmp	r3, r2
 8102fd2:	d04a      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8102fd4:	687b      	ldr	r3, [r7, #4]
 8102fd6:	681b      	ldr	r3, [r3, #0]
 8102fd8:	4a51      	ldr	r2, [pc, #324]	@ (8103120 <HAL_DMA_Init+0x678>)
 8102fda:	4293      	cmp	r3, r2
 8102fdc:	d045      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8102fde:	687b      	ldr	r3, [r7, #4]
 8102fe0:	681b      	ldr	r3, [r3, #0]
 8102fe2:	4a50      	ldr	r2, [pc, #320]	@ (8103124 <HAL_DMA_Init+0x67c>)
 8102fe4:	4293      	cmp	r3, r2
 8102fe6:	d040      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8102fe8:	687b      	ldr	r3, [r7, #4]
 8102fea:	681b      	ldr	r3, [r3, #0]
 8102fec:	4a4e      	ldr	r2, [pc, #312]	@ (8103128 <HAL_DMA_Init+0x680>)
 8102fee:	4293      	cmp	r3, r2
 8102ff0:	d03b      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8102ff2:	687b      	ldr	r3, [r7, #4]
 8102ff4:	681b      	ldr	r3, [r3, #0]
 8102ff6:	4a4d      	ldr	r2, [pc, #308]	@ (810312c <HAL_DMA_Init+0x684>)
 8102ff8:	4293      	cmp	r3, r2
 8102ffa:	d036      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8102ffc:	687b      	ldr	r3, [r7, #4]
 8102ffe:	681b      	ldr	r3, [r3, #0]
 8103000:	4a4b      	ldr	r2, [pc, #300]	@ (8103130 <HAL_DMA_Init+0x688>)
 8103002:	4293      	cmp	r3, r2
 8103004:	d031      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8103006:	687b      	ldr	r3, [r7, #4]
 8103008:	681b      	ldr	r3, [r3, #0]
 810300a:	4a4a      	ldr	r2, [pc, #296]	@ (8103134 <HAL_DMA_Init+0x68c>)
 810300c:	4293      	cmp	r3, r2
 810300e:	d02c      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8103010:	687b      	ldr	r3, [r7, #4]
 8103012:	681b      	ldr	r3, [r3, #0]
 8103014:	4a48      	ldr	r2, [pc, #288]	@ (8103138 <HAL_DMA_Init+0x690>)
 8103016:	4293      	cmp	r3, r2
 8103018:	d027      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 810301a:	687b      	ldr	r3, [r7, #4]
 810301c:	681b      	ldr	r3, [r3, #0]
 810301e:	4a47      	ldr	r2, [pc, #284]	@ (810313c <HAL_DMA_Init+0x694>)
 8103020:	4293      	cmp	r3, r2
 8103022:	d022      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8103024:	687b      	ldr	r3, [r7, #4]
 8103026:	681b      	ldr	r3, [r3, #0]
 8103028:	4a45      	ldr	r2, [pc, #276]	@ (8103140 <HAL_DMA_Init+0x698>)
 810302a:	4293      	cmp	r3, r2
 810302c:	d01d      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 810302e:	687b      	ldr	r3, [r7, #4]
 8103030:	681b      	ldr	r3, [r3, #0]
 8103032:	4a44      	ldr	r2, [pc, #272]	@ (8103144 <HAL_DMA_Init+0x69c>)
 8103034:	4293      	cmp	r3, r2
 8103036:	d018      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8103038:	687b      	ldr	r3, [r7, #4]
 810303a:	681b      	ldr	r3, [r3, #0]
 810303c:	4a42      	ldr	r2, [pc, #264]	@ (8103148 <HAL_DMA_Init+0x6a0>)
 810303e:	4293      	cmp	r3, r2
 8103040:	d013      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8103042:	687b      	ldr	r3, [r7, #4]
 8103044:	681b      	ldr	r3, [r3, #0]
 8103046:	4a41      	ldr	r2, [pc, #260]	@ (810314c <HAL_DMA_Init+0x6a4>)
 8103048:	4293      	cmp	r3, r2
 810304a:	d00e      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 810304c:	687b      	ldr	r3, [r7, #4]
 810304e:	681b      	ldr	r3, [r3, #0]
 8103050:	4a3f      	ldr	r2, [pc, #252]	@ (8103150 <HAL_DMA_Init+0x6a8>)
 8103052:	4293      	cmp	r3, r2
 8103054:	d009      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8103056:	687b      	ldr	r3, [r7, #4]
 8103058:	681b      	ldr	r3, [r3, #0]
 810305a:	4a3e      	ldr	r2, [pc, #248]	@ (8103154 <HAL_DMA_Init+0x6ac>)
 810305c:	4293      	cmp	r3, r2
 810305e:	d004      	beq.n	810306a <HAL_DMA_Init+0x5c2>
 8103060:	687b      	ldr	r3, [r7, #4]
 8103062:	681b      	ldr	r3, [r3, #0]
 8103064:	4a3c      	ldr	r2, [pc, #240]	@ (8103158 <HAL_DMA_Init+0x6b0>)
 8103066:	4293      	cmp	r3, r2
 8103068:	d101      	bne.n	810306e <HAL_DMA_Init+0x5c6>
 810306a:	2301      	movs	r3, #1
 810306c:	e000      	b.n	8103070 <HAL_DMA_Init+0x5c8>
 810306e:	2300      	movs	r3, #0
 8103070:	2b00      	cmp	r3, #0
 8103072:	d032      	beq.n	81030da <HAL_DMA_Init+0x632>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8103074:	6878      	ldr	r0, [r7, #4]
 8103076:	f001 fcdf 	bl	8104a38 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 810307a:	687b      	ldr	r3, [r7, #4]
 810307c:	689b      	ldr	r3, [r3, #8]
 810307e:	2b80      	cmp	r3, #128	@ 0x80
 8103080:	d102      	bne.n	8103088 <HAL_DMA_Init+0x5e0>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8103082:	687b      	ldr	r3, [r7, #4]
 8103084:	2200      	movs	r2, #0
 8103086:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8103088:	687b      	ldr	r3, [r7, #4]
 810308a:	685a      	ldr	r2, [r3, #4]
 810308c:	687b      	ldr	r3, [r7, #4]
 810308e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8103090:	b2d2      	uxtb	r2, r2
 8103092:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8103094:	687b      	ldr	r3, [r7, #4]
 8103096:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8103098:	687a      	ldr	r2, [r7, #4]
 810309a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 810309c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 810309e:	687b      	ldr	r3, [r7, #4]
 81030a0:	685b      	ldr	r3, [r3, #4]
 81030a2:	2b00      	cmp	r3, #0
 81030a4:	d010      	beq.n	81030c8 <HAL_DMA_Init+0x620>
 81030a6:	687b      	ldr	r3, [r7, #4]
 81030a8:	685b      	ldr	r3, [r3, #4]
 81030aa:	2b08      	cmp	r3, #8
 81030ac:	d80c      	bhi.n	81030c8 <HAL_DMA_Init+0x620>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 81030ae:	6878      	ldr	r0, [r7, #4]
 81030b0:	f001 fd5c 	bl	8104b6c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 81030b4:	687b      	ldr	r3, [r7, #4]
 81030b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81030b8:	2200      	movs	r2, #0
 81030ba:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 81030bc:	687b      	ldr	r3, [r7, #4]
 81030be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81030c0:	687a      	ldr	r2, [r7, #4]
 81030c2:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 81030c4:	605a      	str	r2, [r3, #4]
 81030c6:	e008      	b.n	81030da <HAL_DMA_Init+0x632>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 81030c8:	687b      	ldr	r3, [r7, #4]
 81030ca:	2200      	movs	r2, #0
 81030cc:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 81030ce:	687b      	ldr	r3, [r7, #4]
 81030d0:	2200      	movs	r2, #0
 81030d2:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 81030d4:	687b      	ldr	r3, [r7, #4]
 81030d6:	2200      	movs	r2, #0
 81030d8:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 81030da:	687b      	ldr	r3, [r7, #4]
 81030dc:	2200      	movs	r2, #0
 81030de:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 81030e0:	687b      	ldr	r3, [r7, #4]
 81030e2:	2201      	movs	r2, #1
 81030e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 81030e8:	2300      	movs	r3, #0
}
 81030ea:	4618      	mov	r0, r3
 81030ec:	3718      	adds	r7, #24
 81030ee:	46bd      	mov	sp, r7
 81030f0:	bd80      	pop	{r7, pc}
 81030f2:	bf00      	nop
 81030f4:	a7fdabf8 	.word	0xa7fdabf8
 81030f8:	cccccccd 	.word	0xcccccccd
 81030fc:	40020010 	.word	0x40020010
 8103100:	40020028 	.word	0x40020028
 8103104:	40020040 	.word	0x40020040
 8103108:	40020058 	.word	0x40020058
 810310c:	40020070 	.word	0x40020070
 8103110:	40020088 	.word	0x40020088
 8103114:	400200a0 	.word	0x400200a0
 8103118:	400200b8 	.word	0x400200b8
 810311c:	40020410 	.word	0x40020410
 8103120:	40020428 	.word	0x40020428
 8103124:	40020440 	.word	0x40020440
 8103128:	40020458 	.word	0x40020458
 810312c:	40020470 	.word	0x40020470
 8103130:	40020488 	.word	0x40020488
 8103134:	400204a0 	.word	0x400204a0
 8103138:	400204b8 	.word	0x400204b8
 810313c:	58025408 	.word	0x58025408
 8103140:	5802541c 	.word	0x5802541c
 8103144:	58025430 	.word	0x58025430
 8103148:	58025444 	.word	0x58025444
 810314c:	58025458 	.word	0x58025458
 8103150:	5802546c 	.word	0x5802546c
 8103154:	58025480 	.word	0x58025480
 8103158:	58025494 	.word	0x58025494

0810315c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 810315c:	b580      	push	{r7, lr}
 810315e:	b086      	sub	sp, #24
 8103160:	af00      	add	r7, sp, #0
 8103162:	60f8      	str	r0, [r7, #12]
 8103164:	60b9      	str	r1, [r7, #8]
 8103166:	607a      	str	r2, [r7, #4]
 8103168:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 810316a:	2300      	movs	r3, #0
 810316c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 810316e:	68fb      	ldr	r3, [r7, #12]
 8103170:	2b00      	cmp	r3, #0
 8103172:	d101      	bne.n	8103178 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8103174:	2301      	movs	r3, #1
 8103176:	e226      	b.n	81035c6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8103178:	68fb      	ldr	r3, [r7, #12]
 810317a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 810317e:	2b01      	cmp	r3, #1
 8103180:	d101      	bne.n	8103186 <HAL_DMA_Start_IT+0x2a>
 8103182:	2302      	movs	r3, #2
 8103184:	e21f      	b.n	81035c6 <HAL_DMA_Start_IT+0x46a>
 8103186:	68fb      	ldr	r3, [r7, #12]
 8103188:	2201      	movs	r2, #1
 810318a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 810318e:	68fb      	ldr	r3, [r7, #12]
 8103190:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8103194:	b2db      	uxtb	r3, r3
 8103196:	2b01      	cmp	r3, #1
 8103198:	f040 820a 	bne.w	81035b0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 810319c:	68fb      	ldr	r3, [r7, #12]
 810319e:	2202      	movs	r2, #2
 81031a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 81031a4:	68fb      	ldr	r3, [r7, #12]
 81031a6:	2200      	movs	r2, #0
 81031a8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 81031aa:	68fb      	ldr	r3, [r7, #12]
 81031ac:	681b      	ldr	r3, [r3, #0]
 81031ae:	4a68      	ldr	r2, [pc, #416]	@ (8103350 <HAL_DMA_Start_IT+0x1f4>)
 81031b0:	4293      	cmp	r3, r2
 81031b2:	d04a      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 81031b4:	68fb      	ldr	r3, [r7, #12]
 81031b6:	681b      	ldr	r3, [r3, #0]
 81031b8:	4a66      	ldr	r2, [pc, #408]	@ (8103354 <HAL_DMA_Start_IT+0x1f8>)
 81031ba:	4293      	cmp	r3, r2
 81031bc:	d045      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 81031be:	68fb      	ldr	r3, [r7, #12]
 81031c0:	681b      	ldr	r3, [r3, #0]
 81031c2:	4a65      	ldr	r2, [pc, #404]	@ (8103358 <HAL_DMA_Start_IT+0x1fc>)
 81031c4:	4293      	cmp	r3, r2
 81031c6:	d040      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 81031c8:	68fb      	ldr	r3, [r7, #12]
 81031ca:	681b      	ldr	r3, [r3, #0]
 81031cc:	4a63      	ldr	r2, [pc, #396]	@ (810335c <HAL_DMA_Start_IT+0x200>)
 81031ce:	4293      	cmp	r3, r2
 81031d0:	d03b      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 81031d2:	68fb      	ldr	r3, [r7, #12]
 81031d4:	681b      	ldr	r3, [r3, #0]
 81031d6:	4a62      	ldr	r2, [pc, #392]	@ (8103360 <HAL_DMA_Start_IT+0x204>)
 81031d8:	4293      	cmp	r3, r2
 81031da:	d036      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 81031dc:	68fb      	ldr	r3, [r7, #12]
 81031de:	681b      	ldr	r3, [r3, #0]
 81031e0:	4a60      	ldr	r2, [pc, #384]	@ (8103364 <HAL_DMA_Start_IT+0x208>)
 81031e2:	4293      	cmp	r3, r2
 81031e4:	d031      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 81031e6:	68fb      	ldr	r3, [r7, #12]
 81031e8:	681b      	ldr	r3, [r3, #0]
 81031ea:	4a5f      	ldr	r2, [pc, #380]	@ (8103368 <HAL_DMA_Start_IT+0x20c>)
 81031ec:	4293      	cmp	r3, r2
 81031ee:	d02c      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 81031f0:	68fb      	ldr	r3, [r7, #12]
 81031f2:	681b      	ldr	r3, [r3, #0]
 81031f4:	4a5d      	ldr	r2, [pc, #372]	@ (810336c <HAL_DMA_Start_IT+0x210>)
 81031f6:	4293      	cmp	r3, r2
 81031f8:	d027      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 81031fa:	68fb      	ldr	r3, [r7, #12]
 81031fc:	681b      	ldr	r3, [r3, #0]
 81031fe:	4a5c      	ldr	r2, [pc, #368]	@ (8103370 <HAL_DMA_Start_IT+0x214>)
 8103200:	4293      	cmp	r3, r2
 8103202:	d022      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 8103204:	68fb      	ldr	r3, [r7, #12]
 8103206:	681b      	ldr	r3, [r3, #0]
 8103208:	4a5a      	ldr	r2, [pc, #360]	@ (8103374 <HAL_DMA_Start_IT+0x218>)
 810320a:	4293      	cmp	r3, r2
 810320c:	d01d      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 810320e:	68fb      	ldr	r3, [r7, #12]
 8103210:	681b      	ldr	r3, [r3, #0]
 8103212:	4a59      	ldr	r2, [pc, #356]	@ (8103378 <HAL_DMA_Start_IT+0x21c>)
 8103214:	4293      	cmp	r3, r2
 8103216:	d018      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 8103218:	68fb      	ldr	r3, [r7, #12]
 810321a:	681b      	ldr	r3, [r3, #0]
 810321c:	4a57      	ldr	r2, [pc, #348]	@ (810337c <HAL_DMA_Start_IT+0x220>)
 810321e:	4293      	cmp	r3, r2
 8103220:	d013      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 8103222:	68fb      	ldr	r3, [r7, #12]
 8103224:	681b      	ldr	r3, [r3, #0]
 8103226:	4a56      	ldr	r2, [pc, #344]	@ (8103380 <HAL_DMA_Start_IT+0x224>)
 8103228:	4293      	cmp	r3, r2
 810322a:	d00e      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 810322c:	68fb      	ldr	r3, [r7, #12]
 810322e:	681b      	ldr	r3, [r3, #0]
 8103230:	4a54      	ldr	r2, [pc, #336]	@ (8103384 <HAL_DMA_Start_IT+0x228>)
 8103232:	4293      	cmp	r3, r2
 8103234:	d009      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 8103236:	68fb      	ldr	r3, [r7, #12]
 8103238:	681b      	ldr	r3, [r3, #0]
 810323a:	4a53      	ldr	r2, [pc, #332]	@ (8103388 <HAL_DMA_Start_IT+0x22c>)
 810323c:	4293      	cmp	r3, r2
 810323e:	d004      	beq.n	810324a <HAL_DMA_Start_IT+0xee>
 8103240:	68fb      	ldr	r3, [r7, #12]
 8103242:	681b      	ldr	r3, [r3, #0]
 8103244:	4a51      	ldr	r2, [pc, #324]	@ (810338c <HAL_DMA_Start_IT+0x230>)
 8103246:	4293      	cmp	r3, r2
 8103248:	d108      	bne.n	810325c <HAL_DMA_Start_IT+0x100>
 810324a:	68fb      	ldr	r3, [r7, #12]
 810324c:	681b      	ldr	r3, [r3, #0]
 810324e:	681a      	ldr	r2, [r3, #0]
 8103250:	68fb      	ldr	r3, [r7, #12]
 8103252:	681b      	ldr	r3, [r3, #0]
 8103254:	f022 0201 	bic.w	r2, r2, #1
 8103258:	601a      	str	r2, [r3, #0]
 810325a:	e007      	b.n	810326c <HAL_DMA_Start_IT+0x110>
 810325c:	68fb      	ldr	r3, [r7, #12]
 810325e:	681b      	ldr	r3, [r3, #0]
 8103260:	681a      	ldr	r2, [r3, #0]
 8103262:	68fb      	ldr	r3, [r7, #12]
 8103264:	681b      	ldr	r3, [r3, #0]
 8103266:	f022 0201 	bic.w	r2, r2, #1
 810326a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 810326c:	683b      	ldr	r3, [r7, #0]
 810326e:	687a      	ldr	r2, [r7, #4]
 8103270:	68b9      	ldr	r1, [r7, #8]
 8103272:	68f8      	ldr	r0, [r7, #12]
 8103274:	f001 f906 	bl	8104484 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8103278:	68fb      	ldr	r3, [r7, #12]
 810327a:	681b      	ldr	r3, [r3, #0]
 810327c:	4a34      	ldr	r2, [pc, #208]	@ (8103350 <HAL_DMA_Start_IT+0x1f4>)
 810327e:	4293      	cmp	r3, r2
 8103280:	d04a      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 8103282:	68fb      	ldr	r3, [r7, #12]
 8103284:	681b      	ldr	r3, [r3, #0]
 8103286:	4a33      	ldr	r2, [pc, #204]	@ (8103354 <HAL_DMA_Start_IT+0x1f8>)
 8103288:	4293      	cmp	r3, r2
 810328a:	d045      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 810328c:	68fb      	ldr	r3, [r7, #12]
 810328e:	681b      	ldr	r3, [r3, #0]
 8103290:	4a31      	ldr	r2, [pc, #196]	@ (8103358 <HAL_DMA_Start_IT+0x1fc>)
 8103292:	4293      	cmp	r3, r2
 8103294:	d040      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 8103296:	68fb      	ldr	r3, [r7, #12]
 8103298:	681b      	ldr	r3, [r3, #0]
 810329a:	4a30      	ldr	r2, [pc, #192]	@ (810335c <HAL_DMA_Start_IT+0x200>)
 810329c:	4293      	cmp	r3, r2
 810329e:	d03b      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 81032a0:	68fb      	ldr	r3, [r7, #12]
 81032a2:	681b      	ldr	r3, [r3, #0]
 81032a4:	4a2e      	ldr	r2, [pc, #184]	@ (8103360 <HAL_DMA_Start_IT+0x204>)
 81032a6:	4293      	cmp	r3, r2
 81032a8:	d036      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 81032aa:	68fb      	ldr	r3, [r7, #12]
 81032ac:	681b      	ldr	r3, [r3, #0]
 81032ae:	4a2d      	ldr	r2, [pc, #180]	@ (8103364 <HAL_DMA_Start_IT+0x208>)
 81032b0:	4293      	cmp	r3, r2
 81032b2:	d031      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 81032b4:	68fb      	ldr	r3, [r7, #12]
 81032b6:	681b      	ldr	r3, [r3, #0]
 81032b8:	4a2b      	ldr	r2, [pc, #172]	@ (8103368 <HAL_DMA_Start_IT+0x20c>)
 81032ba:	4293      	cmp	r3, r2
 81032bc:	d02c      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 81032be:	68fb      	ldr	r3, [r7, #12]
 81032c0:	681b      	ldr	r3, [r3, #0]
 81032c2:	4a2a      	ldr	r2, [pc, #168]	@ (810336c <HAL_DMA_Start_IT+0x210>)
 81032c4:	4293      	cmp	r3, r2
 81032c6:	d027      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 81032c8:	68fb      	ldr	r3, [r7, #12]
 81032ca:	681b      	ldr	r3, [r3, #0]
 81032cc:	4a28      	ldr	r2, [pc, #160]	@ (8103370 <HAL_DMA_Start_IT+0x214>)
 81032ce:	4293      	cmp	r3, r2
 81032d0:	d022      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 81032d2:	68fb      	ldr	r3, [r7, #12]
 81032d4:	681b      	ldr	r3, [r3, #0]
 81032d6:	4a27      	ldr	r2, [pc, #156]	@ (8103374 <HAL_DMA_Start_IT+0x218>)
 81032d8:	4293      	cmp	r3, r2
 81032da:	d01d      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 81032dc:	68fb      	ldr	r3, [r7, #12]
 81032de:	681b      	ldr	r3, [r3, #0]
 81032e0:	4a25      	ldr	r2, [pc, #148]	@ (8103378 <HAL_DMA_Start_IT+0x21c>)
 81032e2:	4293      	cmp	r3, r2
 81032e4:	d018      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 81032e6:	68fb      	ldr	r3, [r7, #12]
 81032e8:	681b      	ldr	r3, [r3, #0]
 81032ea:	4a24      	ldr	r2, [pc, #144]	@ (810337c <HAL_DMA_Start_IT+0x220>)
 81032ec:	4293      	cmp	r3, r2
 81032ee:	d013      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 81032f0:	68fb      	ldr	r3, [r7, #12]
 81032f2:	681b      	ldr	r3, [r3, #0]
 81032f4:	4a22      	ldr	r2, [pc, #136]	@ (8103380 <HAL_DMA_Start_IT+0x224>)
 81032f6:	4293      	cmp	r3, r2
 81032f8:	d00e      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 81032fa:	68fb      	ldr	r3, [r7, #12]
 81032fc:	681b      	ldr	r3, [r3, #0]
 81032fe:	4a21      	ldr	r2, [pc, #132]	@ (8103384 <HAL_DMA_Start_IT+0x228>)
 8103300:	4293      	cmp	r3, r2
 8103302:	d009      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 8103304:	68fb      	ldr	r3, [r7, #12]
 8103306:	681b      	ldr	r3, [r3, #0]
 8103308:	4a1f      	ldr	r2, [pc, #124]	@ (8103388 <HAL_DMA_Start_IT+0x22c>)
 810330a:	4293      	cmp	r3, r2
 810330c:	d004      	beq.n	8103318 <HAL_DMA_Start_IT+0x1bc>
 810330e:	68fb      	ldr	r3, [r7, #12]
 8103310:	681b      	ldr	r3, [r3, #0]
 8103312:	4a1e      	ldr	r2, [pc, #120]	@ (810338c <HAL_DMA_Start_IT+0x230>)
 8103314:	4293      	cmp	r3, r2
 8103316:	d101      	bne.n	810331c <HAL_DMA_Start_IT+0x1c0>
 8103318:	2301      	movs	r3, #1
 810331a:	e000      	b.n	810331e <HAL_DMA_Start_IT+0x1c2>
 810331c:	2300      	movs	r3, #0
 810331e:	2b00      	cmp	r3, #0
 8103320:	d036      	beq.n	8103390 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8103322:	68fb      	ldr	r3, [r7, #12]
 8103324:	681b      	ldr	r3, [r3, #0]
 8103326:	681b      	ldr	r3, [r3, #0]
 8103328:	f023 021e 	bic.w	r2, r3, #30
 810332c:	68fb      	ldr	r3, [r7, #12]
 810332e:	681b      	ldr	r3, [r3, #0]
 8103330:	f042 0216 	orr.w	r2, r2, #22
 8103334:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8103336:	68fb      	ldr	r3, [r7, #12]
 8103338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 810333a:	2b00      	cmp	r3, #0
 810333c:	d03e      	beq.n	81033bc <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 810333e:	68fb      	ldr	r3, [r7, #12]
 8103340:	681b      	ldr	r3, [r3, #0]
 8103342:	681a      	ldr	r2, [r3, #0]
 8103344:	68fb      	ldr	r3, [r7, #12]
 8103346:	681b      	ldr	r3, [r3, #0]
 8103348:	f042 0208 	orr.w	r2, r2, #8
 810334c:	601a      	str	r2, [r3, #0]
 810334e:	e035      	b.n	81033bc <HAL_DMA_Start_IT+0x260>
 8103350:	40020010 	.word	0x40020010
 8103354:	40020028 	.word	0x40020028
 8103358:	40020040 	.word	0x40020040
 810335c:	40020058 	.word	0x40020058
 8103360:	40020070 	.word	0x40020070
 8103364:	40020088 	.word	0x40020088
 8103368:	400200a0 	.word	0x400200a0
 810336c:	400200b8 	.word	0x400200b8
 8103370:	40020410 	.word	0x40020410
 8103374:	40020428 	.word	0x40020428
 8103378:	40020440 	.word	0x40020440
 810337c:	40020458 	.word	0x40020458
 8103380:	40020470 	.word	0x40020470
 8103384:	40020488 	.word	0x40020488
 8103388:	400204a0 	.word	0x400204a0
 810338c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8103390:	68fb      	ldr	r3, [r7, #12]
 8103392:	681b      	ldr	r3, [r3, #0]
 8103394:	681b      	ldr	r3, [r3, #0]
 8103396:	f023 020e 	bic.w	r2, r3, #14
 810339a:	68fb      	ldr	r3, [r7, #12]
 810339c:	681b      	ldr	r3, [r3, #0]
 810339e:	f042 020a 	orr.w	r2, r2, #10
 81033a2:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 81033a4:	68fb      	ldr	r3, [r7, #12]
 81033a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 81033a8:	2b00      	cmp	r3, #0
 81033aa:	d007      	beq.n	81033bc <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 81033ac:	68fb      	ldr	r3, [r7, #12]
 81033ae:	681b      	ldr	r3, [r3, #0]
 81033b0:	681a      	ldr	r2, [r3, #0]
 81033b2:	68fb      	ldr	r3, [r7, #12]
 81033b4:	681b      	ldr	r3, [r3, #0]
 81033b6:	f042 0204 	orr.w	r2, r2, #4
 81033ba:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 81033bc:	68fb      	ldr	r3, [r7, #12]
 81033be:	681b      	ldr	r3, [r3, #0]
 81033c0:	4a83      	ldr	r2, [pc, #524]	@ (81035d0 <HAL_DMA_Start_IT+0x474>)
 81033c2:	4293      	cmp	r3, r2
 81033c4:	d072      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 81033c6:	68fb      	ldr	r3, [r7, #12]
 81033c8:	681b      	ldr	r3, [r3, #0]
 81033ca:	4a82      	ldr	r2, [pc, #520]	@ (81035d4 <HAL_DMA_Start_IT+0x478>)
 81033cc:	4293      	cmp	r3, r2
 81033ce:	d06d      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 81033d0:	68fb      	ldr	r3, [r7, #12]
 81033d2:	681b      	ldr	r3, [r3, #0]
 81033d4:	4a80      	ldr	r2, [pc, #512]	@ (81035d8 <HAL_DMA_Start_IT+0x47c>)
 81033d6:	4293      	cmp	r3, r2
 81033d8:	d068      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 81033da:	68fb      	ldr	r3, [r7, #12]
 81033dc:	681b      	ldr	r3, [r3, #0]
 81033de:	4a7f      	ldr	r2, [pc, #508]	@ (81035dc <HAL_DMA_Start_IT+0x480>)
 81033e0:	4293      	cmp	r3, r2
 81033e2:	d063      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 81033e4:	68fb      	ldr	r3, [r7, #12]
 81033e6:	681b      	ldr	r3, [r3, #0]
 81033e8:	4a7d      	ldr	r2, [pc, #500]	@ (81035e0 <HAL_DMA_Start_IT+0x484>)
 81033ea:	4293      	cmp	r3, r2
 81033ec:	d05e      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 81033ee:	68fb      	ldr	r3, [r7, #12]
 81033f0:	681b      	ldr	r3, [r3, #0]
 81033f2:	4a7c      	ldr	r2, [pc, #496]	@ (81035e4 <HAL_DMA_Start_IT+0x488>)
 81033f4:	4293      	cmp	r3, r2
 81033f6:	d059      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 81033f8:	68fb      	ldr	r3, [r7, #12]
 81033fa:	681b      	ldr	r3, [r3, #0]
 81033fc:	4a7a      	ldr	r2, [pc, #488]	@ (81035e8 <HAL_DMA_Start_IT+0x48c>)
 81033fe:	4293      	cmp	r3, r2
 8103400:	d054      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 8103402:	68fb      	ldr	r3, [r7, #12]
 8103404:	681b      	ldr	r3, [r3, #0]
 8103406:	4a79      	ldr	r2, [pc, #484]	@ (81035ec <HAL_DMA_Start_IT+0x490>)
 8103408:	4293      	cmp	r3, r2
 810340a:	d04f      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 810340c:	68fb      	ldr	r3, [r7, #12]
 810340e:	681b      	ldr	r3, [r3, #0]
 8103410:	4a77      	ldr	r2, [pc, #476]	@ (81035f0 <HAL_DMA_Start_IT+0x494>)
 8103412:	4293      	cmp	r3, r2
 8103414:	d04a      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 8103416:	68fb      	ldr	r3, [r7, #12]
 8103418:	681b      	ldr	r3, [r3, #0]
 810341a:	4a76      	ldr	r2, [pc, #472]	@ (81035f4 <HAL_DMA_Start_IT+0x498>)
 810341c:	4293      	cmp	r3, r2
 810341e:	d045      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 8103420:	68fb      	ldr	r3, [r7, #12]
 8103422:	681b      	ldr	r3, [r3, #0]
 8103424:	4a74      	ldr	r2, [pc, #464]	@ (81035f8 <HAL_DMA_Start_IT+0x49c>)
 8103426:	4293      	cmp	r3, r2
 8103428:	d040      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 810342a:	68fb      	ldr	r3, [r7, #12]
 810342c:	681b      	ldr	r3, [r3, #0]
 810342e:	4a73      	ldr	r2, [pc, #460]	@ (81035fc <HAL_DMA_Start_IT+0x4a0>)
 8103430:	4293      	cmp	r3, r2
 8103432:	d03b      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 8103434:	68fb      	ldr	r3, [r7, #12]
 8103436:	681b      	ldr	r3, [r3, #0]
 8103438:	4a71      	ldr	r2, [pc, #452]	@ (8103600 <HAL_DMA_Start_IT+0x4a4>)
 810343a:	4293      	cmp	r3, r2
 810343c:	d036      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 810343e:	68fb      	ldr	r3, [r7, #12]
 8103440:	681b      	ldr	r3, [r3, #0]
 8103442:	4a70      	ldr	r2, [pc, #448]	@ (8103604 <HAL_DMA_Start_IT+0x4a8>)
 8103444:	4293      	cmp	r3, r2
 8103446:	d031      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 8103448:	68fb      	ldr	r3, [r7, #12]
 810344a:	681b      	ldr	r3, [r3, #0]
 810344c:	4a6e      	ldr	r2, [pc, #440]	@ (8103608 <HAL_DMA_Start_IT+0x4ac>)
 810344e:	4293      	cmp	r3, r2
 8103450:	d02c      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 8103452:	68fb      	ldr	r3, [r7, #12]
 8103454:	681b      	ldr	r3, [r3, #0]
 8103456:	4a6d      	ldr	r2, [pc, #436]	@ (810360c <HAL_DMA_Start_IT+0x4b0>)
 8103458:	4293      	cmp	r3, r2
 810345a:	d027      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 810345c:	68fb      	ldr	r3, [r7, #12]
 810345e:	681b      	ldr	r3, [r3, #0]
 8103460:	4a6b      	ldr	r2, [pc, #428]	@ (8103610 <HAL_DMA_Start_IT+0x4b4>)
 8103462:	4293      	cmp	r3, r2
 8103464:	d022      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 8103466:	68fb      	ldr	r3, [r7, #12]
 8103468:	681b      	ldr	r3, [r3, #0]
 810346a:	4a6a      	ldr	r2, [pc, #424]	@ (8103614 <HAL_DMA_Start_IT+0x4b8>)
 810346c:	4293      	cmp	r3, r2
 810346e:	d01d      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 8103470:	68fb      	ldr	r3, [r7, #12]
 8103472:	681b      	ldr	r3, [r3, #0]
 8103474:	4a68      	ldr	r2, [pc, #416]	@ (8103618 <HAL_DMA_Start_IT+0x4bc>)
 8103476:	4293      	cmp	r3, r2
 8103478:	d018      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 810347a:	68fb      	ldr	r3, [r7, #12]
 810347c:	681b      	ldr	r3, [r3, #0]
 810347e:	4a67      	ldr	r2, [pc, #412]	@ (810361c <HAL_DMA_Start_IT+0x4c0>)
 8103480:	4293      	cmp	r3, r2
 8103482:	d013      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 8103484:	68fb      	ldr	r3, [r7, #12]
 8103486:	681b      	ldr	r3, [r3, #0]
 8103488:	4a65      	ldr	r2, [pc, #404]	@ (8103620 <HAL_DMA_Start_IT+0x4c4>)
 810348a:	4293      	cmp	r3, r2
 810348c:	d00e      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 810348e:	68fb      	ldr	r3, [r7, #12]
 8103490:	681b      	ldr	r3, [r3, #0]
 8103492:	4a64      	ldr	r2, [pc, #400]	@ (8103624 <HAL_DMA_Start_IT+0x4c8>)
 8103494:	4293      	cmp	r3, r2
 8103496:	d009      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 8103498:	68fb      	ldr	r3, [r7, #12]
 810349a:	681b      	ldr	r3, [r3, #0]
 810349c:	4a62      	ldr	r2, [pc, #392]	@ (8103628 <HAL_DMA_Start_IT+0x4cc>)
 810349e:	4293      	cmp	r3, r2
 81034a0:	d004      	beq.n	81034ac <HAL_DMA_Start_IT+0x350>
 81034a2:	68fb      	ldr	r3, [r7, #12]
 81034a4:	681b      	ldr	r3, [r3, #0]
 81034a6:	4a61      	ldr	r2, [pc, #388]	@ (810362c <HAL_DMA_Start_IT+0x4d0>)
 81034a8:	4293      	cmp	r3, r2
 81034aa:	d101      	bne.n	81034b0 <HAL_DMA_Start_IT+0x354>
 81034ac:	2301      	movs	r3, #1
 81034ae:	e000      	b.n	81034b2 <HAL_DMA_Start_IT+0x356>
 81034b0:	2300      	movs	r3, #0
 81034b2:	2b00      	cmp	r3, #0
 81034b4:	d01a      	beq.n	81034ec <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 81034b6:	68fb      	ldr	r3, [r7, #12]
 81034b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81034ba:	681b      	ldr	r3, [r3, #0]
 81034bc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 81034c0:	2b00      	cmp	r3, #0
 81034c2:	d007      	beq.n	81034d4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 81034c4:	68fb      	ldr	r3, [r7, #12]
 81034c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81034c8:	681a      	ldr	r2, [r3, #0]
 81034ca:	68fb      	ldr	r3, [r7, #12]
 81034cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 81034ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 81034d2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 81034d4:	68fb      	ldr	r3, [r7, #12]
 81034d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81034d8:	2b00      	cmp	r3, #0
 81034da:	d007      	beq.n	81034ec <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 81034dc:	68fb      	ldr	r3, [r7, #12]
 81034de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81034e0:	681a      	ldr	r2, [r3, #0]
 81034e2:	68fb      	ldr	r3, [r7, #12]
 81034e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81034e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 81034ea:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 81034ec:	68fb      	ldr	r3, [r7, #12]
 81034ee:	681b      	ldr	r3, [r3, #0]
 81034f0:	4a37      	ldr	r2, [pc, #220]	@ (81035d0 <HAL_DMA_Start_IT+0x474>)
 81034f2:	4293      	cmp	r3, r2
 81034f4:	d04a      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 81034f6:	68fb      	ldr	r3, [r7, #12]
 81034f8:	681b      	ldr	r3, [r3, #0]
 81034fa:	4a36      	ldr	r2, [pc, #216]	@ (81035d4 <HAL_DMA_Start_IT+0x478>)
 81034fc:	4293      	cmp	r3, r2
 81034fe:	d045      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 8103500:	68fb      	ldr	r3, [r7, #12]
 8103502:	681b      	ldr	r3, [r3, #0]
 8103504:	4a34      	ldr	r2, [pc, #208]	@ (81035d8 <HAL_DMA_Start_IT+0x47c>)
 8103506:	4293      	cmp	r3, r2
 8103508:	d040      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 810350a:	68fb      	ldr	r3, [r7, #12]
 810350c:	681b      	ldr	r3, [r3, #0]
 810350e:	4a33      	ldr	r2, [pc, #204]	@ (81035dc <HAL_DMA_Start_IT+0x480>)
 8103510:	4293      	cmp	r3, r2
 8103512:	d03b      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 8103514:	68fb      	ldr	r3, [r7, #12]
 8103516:	681b      	ldr	r3, [r3, #0]
 8103518:	4a31      	ldr	r2, [pc, #196]	@ (81035e0 <HAL_DMA_Start_IT+0x484>)
 810351a:	4293      	cmp	r3, r2
 810351c:	d036      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 810351e:	68fb      	ldr	r3, [r7, #12]
 8103520:	681b      	ldr	r3, [r3, #0]
 8103522:	4a30      	ldr	r2, [pc, #192]	@ (81035e4 <HAL_DMA_Start_IT+0x488>)
 8103524:	4293      	cmp	r3, r2
 8103526:	d031      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 8103528:	68fb      	ldr	r3, [r7, #12]
 810352a:	681b      	ldr	r3, [r3, #0]
 810352c:	4a2e      	ldr	r2, [pc, #184]	@ (81035e8 <HAL_DMA_Start_IT+0x48c>)
 810352e:	4293      	cmp	r3, r2
 8103530:	d02c      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 8103532:	68fb      	ldr	r3, [r7, #12]
 8103534:	681b      	ldr	r3, [r3, #0]
 8103536:	4a2d      	ldr	r2, [pc, #180]	@ (81035ec <HAL_DMA_Start_IT+0x490>)
 8103538:	4293      	cmp	r3, r2
 810353a:	d027      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 810353c:	68fb      	ldr	r3, [r7, #12]
 810353e:	681b      	ldr	r3, [r3, #0]
 8103540:	4a2b      	ldr	r2, [pc, #172]	@ (81035f0 <HAL_DMA_Start_IT+0x494>)
 8103542:	4293      	cmp	r3, r2
 8103544:	d022      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 8103546:	68fb      	ldr	r3, [r7, #12]
 8103548:	681b      	ldr	r3, [r3, #0]
 810354a:	4a2a      	ldr	r2, [pc, #168]	@ (81035f4 <HAL_DMA_Start_IT+0x498>)
 810354c:	4293      	cmp	r3, r2
 810354e:	d01d      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 8103550:	68fb      	ldr	r3, [r7, #12]
 8103552:	681b      	ldr	r3, [r3, #0]
 8103554:	4a28      	ldr	r2, [pc, #160]	@ (81035f8 <HAL_DMA_Start_IT+0x49c>)
 8103556:	4293      	cmp	r3, r2
 8103558:	d018      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 810355a:	68fb      	ldr	r3, [r7, #12]
 810355c:	681b      	ldr	r3, [r3, #0]
 810355e:	4a27      	ldr	r2, [pc, #156]	@ (81035fc <HAL_DMA_Start_IT+0x4a0>)
 8103560:	4293      	cmp	r3, r2
 8103562:	d013      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 8103564:	68fb      	ldr	r3, [r7, #12]
 8103566:	681b      	ldr	r3, [r3, #0]
 8103568:	4a25      	ldr	r2, [pc, #148]	@ (8103600 <HAL_DMA_Start_IT+0x4a4>)
 810356a:	4293      	cmp	r3, r2
 810356c:	d00e      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 810356e:	68fb      	ldr	r3, [r7, #12]
 8103570:	681b      	ldr	r3, [r3, #0]
 8103572:	4a24      	ldr	r2, [pc, #144]	@ (8103604 <HAL_DMA_Start_IT+0x4a8>)
 8103574:	4293      	cmp	r3, r2
 8103576:	d009      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 8103578:	68fb      	ldr	r3, [r7, #12]
 810357a:	681b      	ldr	r3, [r3, #0]
 810357c:	4a22      	ldr	r2, [pc, #136]	@ (8103608 <HAL_DMA_Start_IT+0x4ac>)
 810357e:	4293      	cmp	r3, r2
 8103580:	d004      	beq.n	810358c <HAL_DMA_Start_IT+0x430>
 8103582:	68fb      	ldr	r3, [r7, #12]
 8103584:	681b      	ldr	r3, [r3, #0]
 8103586:	4a21      	ldr	r2, [pc, #132]	@ (810360c <HAL_DMA_Start_IT+0x4b0>)
 8103588:	4293      	cmp	r3, r2
 810358a:	d108      	bne.n	810359e <HAL_DMA_Start_IT+0x442>
 810358c:	68fb      	ldr	r3, [r7, #12]
 810358e:	681b      	ldr	r3, [r3, #0]
 8103590:	681a      	ldr	r2, [r3, #0]
 8103592:	68fb      	ldr	r3, [r7, #12]
 8103594:	681b      	ldr	r3, [r3, #0]
 8103596:	f042 0201 	orr.w	r2, r2, #1
 810359a:	601a      	str	r2, [r3, #0]
 810359c:	e012      	b.n	81035c4 <HAL_DMA_Start_IT+0x468>
 810359e:	68fb      	ldr	r3, [r7, #12]
 81035a0:	681b      	ldr	r3, [r3, #0]
 81035a2:	681a      	ldr	r2, [r3, #0]
 81035a4:	68fb      	ldr	r3, [r7, #12]
 81035a6:	681b      	ldr	r3, [r3, #0]
 81035a8:	f042 0201 	orr.w	r2, r2, #1
 81035ac:	601a      	str	r2, [r3, #0]
 81035ae:	e009      	b.n	81035c4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 81035b0:	68fb      	ldr	r3, [r7, #12]
 81035b2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 81035b6:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 81035b8:	68fb      	ldr	r3, [r7, #12]
 81035ba:	2200      	movs	r2, #0
 81035bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 81035c0:	2301      	movs	r3, #1
 81035c2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 81035c4:	7dfb      	ldrb	r3, [r7, #23]
}
 81035c6:	4618      	mov	r0, r3
 81035c8:	3718      	adds	r7, #24
 81035ca:	46bd      	mov	sp, r7
 81035cc:	bd80      	pop	{r7, pc}
 81035ce:	bf00      	nop
 81035d0:	40020010 	.word	0x40020010
 81035d4:	40020028 	.word	0x40020028
 81035d8:	40020040 	.word	0x40020040
 81035dc:	40020058 	.word	0x40020058
 81035e0:	40020070 	.word	0x40020070
 81035e4:	40020088 	.word	0x40020088
 81035e8:	400200a0 	.word	0x400200a0
 81035ec:	400200b8 	.word	0x400200b8
 81035f0:	40020410 	.word	0x40020410
 81035f4:	40020428 	.word	0x40020428
 81035f8:	40020440 	.word	0x40020440
 81035fc:	40020458 	.word	0x40020458
 8103600:	40020470 	.word	0x40020470
 8103604:	40020488 	.word	0x40020488
 8103608:	400204a0 	.word	0x400204a0
 810360c:	400204b8 	.word	0x400204b8
 8103610:	58025408 	.word	0x58025408
 8103614:	5802541c 	.word	0x5802541c
 8103618:	58025430 	.word	0x58025430
 810361c:	58025444 	.word	0x58025444
 8103620:	58025458 	.word	0x58025458
 8103624:	5802546c 	.word	0x5802546c
 8103628:	58025480 	.word	0x58025480
 810362c:	58025494 	.word	0x58025494

08103630 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8103630:	b580      	push	{r7, lr}
 8103632:	b08a      	sub	sp, #40	@ 0x28
 8103634:	af00      	add	r7, sp, #0
 8103636:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8103638:	2300      	movs	r3, #0
 810363a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 810363c:	4b67      	ldr	r3, [pc, #412]	@ (81037dc <HAL_DMA_IRQHandler+0x1ac>)
 810363e:	681b      	ldr	r3, [r3, #0]
 8103640:	4a67      	ldr	r2, [pc, #412]	@ (81037e0 <HAL_DMA_IRQHandler+0x1b0>)
 8103642:	fba2 2303 	umull	r2, r3, r2, r3
 8103646:	0a9b      	lsrs	r3, r3, #10
 8103648:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 810364a:	687b      	ldr	r3, [r7, #4]
 810364c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810364e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8103650:	687b      	ldr	r3, [r7, #4]
 8103652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8103654:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8103656:	6a3b      	ldr	r3, [r7, #32]
 8103658:	681b      	ldr	r3, [r3, #0]
 810365a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 810365c:	69fb      	ldr	r3, [r7, #28]
 810365e:	681b      	ldr	r3, [r3, #0]
 8103660:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8103662:	687b      	ldr	r3, [r7, #4]
 8103664:	681b      	ldr	r3, [r3, #0]
 8103666:	4a5f      	ldr	r2, [pc, #380]	@ (81037e4 <HAL_DMA_IRQHandler+0x1b4>)
 8103668:	4293      	cmp	r3, r2
 810366a:	d04a      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 810366c:	687b      	ldr	r3, [r7, #4]
 810366e:	681b      	ldr	r3, [r3, #0]
 8103670:	4a5d      	ldr	r2, [pc, #372]	@ (81037e8 <HAL_DMA_IRQHandler+0x1b8>)
 8103672:	4293      	cmp	r3, r2
 8103674:	d045      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 8103676:	687b      	ldr	r3, [r7, #4]
 8103678:	681b      	ldr	r3, [r3, #0]
 810367a:	4a5c      	ldr	r2, [pc, #368]	@ (81037ec <HAL_DMA_IRQHandler+0x1bc>)
 810367c:	4293      	cmp	r3, r2
 810367e:	d040      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 8103680:	687b      	ldr	r3, [r7, #4]
 8103682:	681b      	ldr	r3, [r3, #0]
 8103684:	4a5a      	ldr	r2, [pc, #360]	@ (81037f0 <HAL_DMA_IRQHandler+0x1c0>)
 8103686:	4293      	cmp	r3, r2
 8103688:	d03b      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 810368a:	687b      	ldr	r3, [r7, #4]
 810368c:	681b      	ldr	r3, [r3, #0]
 810368e:	4a59      	ldr	r2, [pc, #356]	@ (81037f4 <HAL_DMA_IRQHandler+0x1c4>)
 8103690:	4293      	cmp	r3, r2
 8103692:	d036      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 8103694:	687b      	ldr	r3, [r7, #4]
 8103696:	681b      	ldr	r3, [r3, #0]
 8103698:	4a57      	ldr	r2, [pc, #348]	@ (81037f8 <HAL_DMA_IRQHandler+0x1c8>)
 810369a:	4293      	cmp	r3, r2
 810369c:	d031      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 810369e:	687b      	ldr	r3, [r7, #4]
 81036a0:	681b      	ldr	r3, [r3, #0]
 81036a2:	4a56      	ldr	r2, [pc, #344]	@ (81037fc <HAL_DMA_IRQHandler+0x1cc>)
 81036a4:	4293      	cmp	r3, r2
 81036a6:	d02c      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 81036a8:	687b      	ldr	r3, [r7, #4]
 81036aa:	681b      	ldr	r3, [r3, #0]
 81036ac:	4a54      	ldr	r2, [pc, #336]	@ (8103800 <HAL_DMA_IRQHandler+0x1d0>)
 81036ae:	4293      	cmp	r3, r2
 81036b0:	d027      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 81036b2:	687b      	ldr	r3, [r7, #4]
 81036b4:	681b      	ldr	r3, [r3, #0]
 81036b6:	4a53      	ldr	r2, [pc, #332]	@ (8103804 <HAL_DMA_IRQHandler+0x1d4>)
 81036b8:	4293      	cmp	r3, r2
 81036ba:	d022      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 81036bc:	687b      	ldr	r3, [r7, #4]
 81036be:	681b      	ldr	r3, [r3, #0]
 81036c0:	4a51      	ldr	r2, [pc, #324]	@ (8103808 <HAL_DMA_IRQHandler+0x1d8>)
 81036c2:	4293      	cmp	r3, r2
 81036c4:	d01d      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 81036c6:	687b      	ldr	r3, [r7, #4]
 81036c8:	681b      	ldr	r3, [r3, #0]
 81036ca:	4a50      	ldr	r2, [pc, #320]	@ (810380c <HAL_DMA_IRQHandler+0x1dc>)
 81036cc:	4293      	cmp	r3, r2
 81036ce:	d018      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 81036d0:	687b      	ldr	r3, [r7, #4]
 81036d2:	681b      	ldr	r3, [r3, #0]
 81036d4:	4a4e      	ldr	r2, [pc, #312]	@ (8103810 <HAL_DMA_IRQHandler+0x1e0>)
 81036d6:	4293      	cmp	r3, r2
 81036d8:	d013      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 81036da:	687b      	ldr	r3, [r7, #4]
 81036dc:	681b      	ldr	r3, [r3, #0]
 81036de:	4a4d      	ldr	r2, [pc, #308]	@ (8103814 <HAL_DMA_IRQHandler+0x1e4>)
 81036e0:	4293      	cmp	r3, r2
 81036e2:	d00e      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 81036e4:	687b      	ldr	r3, [r7, #4]
 81036e6:	681b      	ldr	r3, [r3, #0]
 81036e8:	4a4b      	ldr	r2, [pc, #300]	@ (8103818 <HAL_DMA_IRQHandler+0x1e8>)
 81036ea:	4293      	cmp	r3, r2
 81036ec:	d009      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 81036ee:	687b      	ldr	r3, [r7, #4]
 81036f0:	681b      	ldr	r3, [r3, #0]
 81036f2:	4a4a      	ldr	r2, [pc, #296]	@ (810381c <HAL_DMA_IRQHandler+0x1ec>)
 81036f4:	4293      	cmp	r3, r2
 81036f6:	d004      	beq.n	8103702 <HAL_DMA_IRQHandler+0xd2>
 81036f8:	687b      	ldr	r3, [r7, #4]
 81036fa:	681b      	ldr	r3, [r3, #0]
 81036fc:	4a48      	ldr	r2, [pc, #288]	@ (8103820 <HAL_DMA_IRQHandler+0x1f0>)
 81036fe:	4293      	cmp	r3, r2
 8103700:	d101      	bne.n	8103706 <HAL_DMA_IRQHandler+0xd6>
 8103702:	2301      	movs	r3, #1
 8103704:	e000      	b.n	8103708 <HAL_DMA_IRQHandler+0xd8>
 8103706:	2300      	movs	r3, #0
 8103708:	2b00      	cmp	r3, #0
 810370a:	f000 842b 	beq.w	8103f64 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 810370e:	687b      	ldr	r3, [r7, #4]
 8103710:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103712:	f003 031f 	and.w	r3, r3, #31
 8103716:	2208      	movs	r2, #8
 8103718:	409a      	lsls	r2, r3
 810371a:	69bb      	ldr	r3, [r7, #24]
 810371c:	4013      	ands	r3, r2
 810371e:	2b00      	cmp	r3, #0
 8103720:	f000 80a2 	beq.w	8103868 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8103724:	687b      	ldr	r3, [r7, #4]
 8103726:	681b      	ldr	r3, [r3, #0]
 8103728:	4a2e      	ldr	r2, [pc, #184]	@ (81037e4 <HAL_DMA_IRQHandler+0x1b4>)
 810372a:	4293      	cmp	r3, r2
 810372c:	d04a      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 810372e:	687b      	ldr	r3, [r7, #4]
 8103730:	681b      	ldr	r3, [r3, #0]
 8103732:	4a2d      	ldr	r2, [pc, #180]	@ (81037e8 <HAL_DMA_IRQHandler+0x1b8>)
 8103734:	4293      	cmp	r3, r2
 8103736:	d045      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 8103738:	687b      	ldr	r3, [r7, #4]
 810373a:	681b      	ldr	r3, [r3, #0]
 810373c:	4a2b      	ldr	r2, [pc, #172]	@ (81037ec <HAL_DMA_IRQHandler+0x1bc>)
 810373e:	4293      	cmp	r3, r2
 8103740:	d040      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 8103742:	687b      	ldr	r3, [r7, #4]
 8103744:	681b      	ldr	r3, [r3, #0]
 8103746:	4a2a      	ldr	r2, [pc, #168]	@ (81037f0 <HAL_DMA_IRQHandler+0x1c0>)
 8103748:	4293      	cmp	r3, r2
 810374a:	d03b      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 810374c:	687b      	ldr	r3, [r7, #4]
 810374e:	681b      	ldr	r3, [r3, #0]
 8103750:	4a28      	ldr	r2, [pc, #160]	@ (81037f4 <HAL_DMA_IRQHandler+0x1c4>)
 8103752:	4293      	cmp	r3, r2
 8103754:	d036      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 8103756:	687b      	ldr	r3, [r7, #4]
 8103758:	681b      	ldr	r3, [r3, #0]
 810375a:	4a27      	ldr	r2, [pc, #156]	@ (81037f8 <HAL_DMA_IRQHandler+0x1c8>)
 810375c:	4293      	cmp	r3, r2
 810375e:	d031      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 8103760:	687b      	ldr	r3, [r7, #4]
 8103762:	681b      	ldr	r3, [r3, #0]
 8103764:	4a25      	ldr	r2, [pc, #148]	@ (81037fc <HAL_DMA_IRQHandler+0x1cc>)
 8103766:	4293      	cmp	r3, r2
 8103768:	d02c      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 810376a:	687b      	ldr	r3, [r7, #4]
 810376c:	681b      	ldr	r3, [r3, #0]
 810376e:	4a24      	ldr	r2, [pc, #144]	@ (8103800 <HAL_DMA_IRQHandler+0x1d0>)
 8103770:	4293      	cmp	r3, r2
 8103772:	d027      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 8103774:	687b      	ldr	r3, [r7, #4]
 8103776:	681b      	ldr	r3, [r3, #0]
 8103778:	4a22      	ldr	r2, [pc, #136]	@ (8103804 <HAL_DMA_IRQHandler+0x1d4>)
 810377a:	4293      	cmp	r3, r2
 810377c:	d022      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 810377e:	687b      	ldr	r3, [r7, #4]
 8103780:	681b      	ldr	r3, [r3, #0]
 8103782:	4a21      	ldr	r2, [pc, #132]	@ (8103808 <HAL_DMA_IRQHandler+0x1d8>)
 8103784:	4293      	cmp	r3, r2
 8103786:	d01d      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 8103788:	687b      	ldr	r3, [r7, #4]
 810378a:	681b      	ldr	r3, [r3, #0]
 810378c:	4a1f      	ldr	r2, [pc, #124]	@ (810380c <HAL_DMA_IRQHandler+0x1dc>)
 810378e:	4293      	cmp	r3, r2
 8103790:	d018      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 8103792:	687b      	ldr	r3, [r7, #4]
 8103794:	681b      	ldr	r3, [r3, #0]
 8103796:	4a1e      	ldr	r2, [pc, #120]	@ (8103810 <HAL_DMA_IRQHandler+0x1e0>)
 8103798:	4293      	cmp	r3, r2
 810379a:	d013      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 810379c:	687b      	ldr	r3, [r7, #4]
 810379e:	681b      	ldr	r3, [r3, #0]
 81037a0:	4a1c      	ldr	r2, [pc, #112]	@ (8103814 <HAL_DMA_IRQHandler+0x1e4>)
 81037a2:	4293      	cmp	r3, r2
 81037a4:	d00e      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 81037a6:	687b      	ldr	r3, [r7, #4]
 81037a8:	681b      	ldr	r3, [r3, #0]
 81037aa:	4a1b      	ldr	r2, [pc, #108]	@ (8103818 <HAL_DMA_IRQHandler+0x1e8>)
 81037ac:	4293      	cmp	r3, r2
 81037ae:	d009      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 81037b0:	687b      	ldr	r3, [r7, #4]
 81037b2:	681b      	ldr	r3, [r3, #0]
 81037b4:	4a19      	ldr	r2, [pc, #100]	@ (810381c <HAL_DMA_IRQHandler+0x1ec>)
 81037b6:	4293      	cmp	r3, r2
 81037b8:	d004      	beq.n	81037c4 <HAL_DMA_IRQHandler+0x194>
 81037ba:	687b      	ldr	r3, [r7, #4]
 81037bc:	681b      	ldr	r3, [r3, #0]
 81037be:	4a18      	ldr	r2, [pc, #96]	@ (8103820 <HAL_DMA_IRQHandler+0x1f0>)
 81037c0:	4293      	cmp	r3, r2
 81037c2:	d12f      	bne.n	8103824 <HAL_DMA_IRQHandler+0x1f4>
 81037c4:	687b      	ldr	r3, [r7, #4]
 81037c6:	681b      	ldr	r3, [r3, #0]
 81037c8:	681b      	ldr	r3, [r3, #0]
 81037ca:	f003 0304 	and.w	r3, r3, #4
 81037ce:	2b00      	cmp	r3, #0
 81037d0:	bf14      	ite	ne
 81037d2:	2301      	movne	r3, #1
 81037d4:	2300      	moveq	r3, #0
 81037d6:	b2db      	uxtb	r3, r3
 81037d8:	e02e      	b.n	8103838 <HAL_DMA_IRQHandler+0x208>
 81037da:	bf00      	nop
 81037dc:	10000000 	.word	0x10000000
 81037e0:	1b4e81b5 	.word	0x1b4e81b5
 81037e4:	40020010 	.word	0x40020010
 81037e8:	40020028 	.word	0x40020028
 81037ec:	40020040 	.word	0x40020040
 81037f0:	40020058 	.word	0x40020058
 81037f4:	40020070 	.word	0x40020070
 81037f8:	40020088 	.word	0x40020088
 81037fc:	400200a0 	.word	0x400200a0
 8103800:	400200b8 	.word	0x400200b8
 8103804:	40020410 	.word	0x40020410
 8103808:	40020428 	.word	0x40020428
 810380c:	40020440 	.word	0x40020440
 8103810:	40020458 	.word	0x40020458
 8103814:	40020470 	.word	0x40020470
 8103818:	40020488 	.word	0x40020488
 810381c:	400204a0 	.word	0x400204a0
 8103820:	400204b8 	.word	0x400204b8
 8103824:	687b      	ldr	r3, [r7, #4]
 8103826:	681b      	ldr	r3, [r3, #0]
 8103828:	681b      	ldr	r3, [r3, #0]
 810382a:	f003 0308 	and.w	r3, r3, #8
 810382e:	2b00      	cmp	r3, #0
 8103830:	bf14      	ite	ne
 8103832:	2301      	movne	r3, #1
 8103834:	2300      	moveq	r3, #0
 8103836:	b2db      	uxtb	r3, r3
 8103838:	2b00      	cmp	r3, #0
 810383a:	d015      	beq.n	8103868 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 810383c:	687b      	ldr	r3, [r7, #4]
 810383e:	681b      	ldr	r3, [r3, #0]
 8103840:	681a      	ldr	r2, [r3, #0]
 8103842:	687b      	ldr	r3, [r7, #4]
 8103844:	681b      	ldr	r3, [r3, #0]
 8103846:	f022 0204 	bic.w	r2, r2, #4
 810384a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 810384c:	687b      	ldr	r3, [r7, #4]
 810384e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103850:	f003 031f 	and.w	r3, r3, #31
 8103854:	2208      	movs	r2, #8
 8103856:	409a      	lsls	r2, r3
 8103858:	6a3b      	ldr	r3, [r7, #32]
 810385a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 810385c:	687b      	ldr	r3, [r7, #4]
 810385e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103860:	f043 0201 	orr.w	r2, r3, #1
 8103864:	687b      	ldr	r3, [r7, #4]
 8103866:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103868:	687b      	ldr	r3, [r7, #4]
 810386a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810386c:	f003 031f 	and.w	r3, r3, #31
 8103870:	69ba      	ldr	r2, [r7, #24]
 8103872:	fa22 f303 	lsr.w	r3, r2, r3
 8103876:	f003 0301 	and.w	r3, r3, #1
 810387a:	2b00      	cmp	r3, #0
 810387c:	d06e      	beq.n	810395c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 810387e:	687b      	ldr	r3, [r7, #4]
 8103880:	681b      	ldr	r3, [r3, #0]
 8103882:	4a69      	ldr	r2, [pc, #420]	@ (8103a28 <HAL_DMA_IRQHandler+0x3f8>)
 8103884:	4293      	cmp	r3, r2
 8103886:	d04a      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 8103888:	687b      	ldr	r3, [r7, #4]
 810388a:	681b      	ldr	r3, [r3, #0]
 810388c:	4a67      	ldr	r2, [pc, #412]	@ (8103a2c <HAL_DMA_IRQHandler+0x3fc>)
 810388e:	4293      	cmp	r3, r2
 8103890:	d045      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 8103892:	687b      	ldr	r3, [r7, #4]
 8103894:	681b      	ldr	r3, [r3, #0]
 8103896:	4a66      	ldr	r2, [pc, #408]	@ (8103a30 <HAL_DMA_IRQHandler+0x400>)
 8103898:	4293      	cmp	r3, r2
 810389a:	d040      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 810389c:	687b      	ldr	r3, [r7, #4]
 810389e:	681b      	ldr	r3, [r3, #0]
 81038a0:	4a64      	ldr	r2, [pc, #400]	@ (8103a34 <HAL_DMA_IRQHandler+0x404>)
 81038a2:	4293      	cmp	r3, r2
 81038a4:	d03b      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 81038a6:	687b      	ldr	r3, [r7, #4]
 81038a8:	681b      	ldr	r3, [r3, #0]
 81038aa:	4a63      	ldr	r2, [pc, #396]	@ (8103a38 <HAL_DMA_IRQHandler+0x408>)
 81038ac:	4293      	cmp	r3, r2
 81038ae:	d036      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 81038b0:	687b      	ldr	r3, [r7, #4]
 81038b2:	681b      	ldr	r3, [r3, #0]
 81038b4:	4a61      	ldr	r2, [pc, #388]	@ (8103a3c <HAL_DMA_IRQHandler+0x40c>)
 81038b6:	4293      	cmp	r3, r2
 81038b8:	d031      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 81038ba:	687b      	ldr	r3, [r7, #4]
 81038bc:	681b      	ldr	r3, [r3, #0]
 81038be:	4a60      	ldr	r2, [pc, #384]	@ (8103a40 <HAL_DMA_IRQHandler+0x410>)
 81038c0:	4293      	cmp	r3, r2
 81038c2:	d02c      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 81038c4:	687b      	ldr	r3, [r7, #4]
 81038c6:	681b      	ldr	r3, [r3, #0]
 81038c8:	4a5e      	ldr	r2, [pc, #376]	@ (8103a44 <HAL_DMA_IRQHandler+0x414>)
 81038ca:	4293      	cmp	r3, r2
 81038cc:	d027      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 81038ce:	687b      	ldr	r3, [r7, #4]
 81038d0:	681b      	ldr	r3, [r3, #0]
 81038d2:	4a5d      	ldr	r2, [pc, #372]	@ (8103a48 <HAL_DMA_IRQHandler+0x418>)
 81038d4:	4293      	cmp	r3, r2
 81038d6:	d022      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 81038d8:	687b      	ldr	r3, [r7, #4]
 81038da:	681b      	ldr	r3, [r3, #0]
 81038dc:	4a5b      	ldr	r2, [pc, #364]	@ (8103a4c <HAL_DMA_IRQHandler+0x41c>)
 81038de:	4293      	cmp	r3, r2
 81038e0:	d01d      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 81038e2:	687b      	ldr	r3, [r7, #4]
 81038e4:	681b      	ldr	r3, [r3, #0]
 81038e6:	4a5a      	ldr	r2, [pc, #360]	@ (8103a50 <HAL_DMA_IRQHandler+0x420>)
 81038e8:	4293      	cmp	r3, r2
 81038ea:	d018      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 81038ec:	687b      	ldr	r3, [r7, #4]
 81038ee:	681b      	ldr	r3, [r3, #0]
 81038f0:	4a58      	ldr	r2, [pc, #352]	@ (8103a54 <HAL_DMA_IRQHandler+0x424>)
 81038f2:	4293      	cmp	r3, r2
 81038f4:	d013      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 81038f6:	687b      	ldr	r3, [r7, #4]
 81038f8:	681b      	ldr	r3, [r3, #0]
 81038fa:	4a57      	ldr	r2, [pc, #348]	@ (8103a58 <HAL_DMA_IRQHandler+0x428>)
 81038fc:	4293      	cmp	r3, r2
 81038fe:	d00e      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 8103900:	687b      	ldr	r3, [r7, #4]
 8103902:	681b      	ldr	r3, [r3, #0]
 8103904:	4a55      	ldr	r2, [pc, #340]	@ (8103a5c <HAL_DMA_IRQHandler+0x42c>)
 8103906:	4293      	cmp	r3, r2
 8103908:	d009      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 810390a:	687b      	ldr	r3, [r7, #4]
 810390c:	681b      	ldr	r3, [r3, #0]
 810390e:	4a54      	ldr	r2, [pc, #336]	@ (8103a60 <HAL_DMA_IRQHandler+0x430>)
 8103910:	4293      	cmp	r3, r2
 8103912:	d004      	beq.n	810391e <HAL_DMA_IRQHandler+0x2ee>
 8103914:	687b      	ldr	r3, [r7, #4]
 8103916:	681b      	ldr	r3, [r3, #0]
 8103918:	4a52      	ldr	r2, [pc, #328]	@ (8103a64 <HAL_DMA_IRQHandler+0x434>)
 810391a:	4293      	cmp	r3, r2
 810391c:	d10a      	bne.n	8103934 <HAL_DMA_IRQHandler+0x304>
 810391e:	687b      	ldr	r3, [r7, #4]
 8103920:	681b      	ldr	r3, [r3, #0]
 8103922:	695b      	ldr	r3, [r3, #20]
 8103924:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8103928:	2b00      	cmp	r3, #0
 810392a:	bf14      	ite	ne
 810392c:	2301      	movne	r3, #1
 810392e:	2300      	moveq	r3, #0
 8103930:	b2db      	uxtb	r3, r3
 8103932:	e003      	b.n	810393c <HAL_DMA_IRQHandler+0x30c>
 8103934:	687b      	ldr	r3, [r7, #4]
 8103936:	681b      	ldr	r3, [r3, #0]
 8103938:	681b      	ldr	r3, [r3, #0]
 810393a:	2300      	movs	r3, #0
 810393c:	2b00      	cmp	r3, #0
 810393e:	d00d      	beq.n	810395c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103940:	687b      	ldr	r3, [r7, #4]
 8103942:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103944:	f003 031f 	and.w	r3, r3, #31
 8103948:	2201      	movs	r2, #1
 810394a:	409a      	lsls	r2, r3
 810394c:	6a3b      	ldr	r3, [r7, #32]
 810394e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8103950:	687b      	ldr	r3, [r7, #4]
 8103952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103954:	f043 0202 	orr.w	r2, r3, #2
 8103958:	687b      	ldr	r3, [r7, #4]
 810395a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 810395c:	687b      	ldr	r3, [r7, #4]
 810395e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103960:	f003 031f 	and.w	r3, r3, #31
 8103964:	2204      	movs	r2, #4
 8103966:	409a      	lsls	r2, r3
 8103968:	69bb      	ldr	r3, [r7, #24]
 810396a:	4013      	ands	r3, r2
 810396c:	2b00      	cmp	r3, #0
 810396e:	f000 808f 	beq.w	8103a90 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8103972:	687b      	ldr	r3, [r7, #4]
 8103974:	681b      	ldr	r3, [r3, #0]
 8103976:	4a2c      	ldr	r2, [pc, #176]	@ (8103a28 <HAL_DMA_IRQHandler+0x3f8>)
 8103978:	4293      	cmp	r3, r2
 810397a:	d04a      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 810397c:	687b      	ldr	r3, [r7, #4]
 810397e:	681b      	ldr	r3, [r3, #0]
 8103980:	4a2a      	ldr	r2, [pc, #168]	@ (8103a2c <HAL_DMA_IRQHandler+0x3fc>)
 8103982:	4293      	cmp	r3, r2
 8103984:	d045      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 8103986:	687b      	ldr	r3, [r7, #4]
 8103988:	681b      	ldr	r3, [r3, #0]
 810398a:	4a29      	ldr	r2, [pc, #164]	@ (8103a30 <HAL_DMA_IRQHandler+0x400>)
 810398c:	4293      	cmp	r3, r2
 810398e:	d040      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 8103990:	687b      	ldr	r3, [r7, #4]
 8103992:	681b      	ldr	r3, [r3, #0]
 8103994:	4a27      	ldr	r2, [pc, #156]	@ (8103a34 <HAL_DMA_IRQHandler+0x404>)
 8103996:	4293      	cmp	r3, r2
 8103998:	d03b      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 810399a:	687b      	ldr	r3, [r7, #4]
 810399c:	681b      	ldr	r3, [r3, #0]
 810399e:	4a26      	ldr	r2, [pc, #152]	@ (8103a38 <HAL_DMA_IRQHandler+0x408>)
 81039a0:	4293      	cmp	r3, r2
 81039a2:	d036      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 81039a4:	687b      	ldr	r3, [r7, #4]
 81039a6:	681b      	ldr	r3, [r3, #0]
 81039a8:	4a24      	ldr	r2, [pc, #144]	@ (8103a3c <HAL_DMA_IRQHandler+0x40c>)
 81039aa:	4293      	cmp	r3, r2
 81039ac:	d031      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 81039ae:	687b      	ldr	r3, [r7, #4]
 81039b0:	681b      	ldr	r3, [r3, #0]
 81039b2:	4a23      	ldr	r2, [pc, #140]	@ (8103a40 <HAL_DMA_IRQHandler+0x410>)
 81039b4:	4293      	cmp	r3, r2
 81039b6:	d02c      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 81039b8:	687b      	ldr	r3, [r7, #4]
 81039ba:	681b      	ldr	r3, [r3, #0]
 81039bc:	4a21      	ldr	r2, [pc, #132]	@ (8103a44 <HAL_DMA_IRQHandler+0x414>)
 81039be:	4293      	cmp	r3, r2
 81039c0:	d027      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 81039c2:	687b      	ldr	r3, [r7, #4]
 81039c4:	681b      	ldr	r3, [r3, #0]
 81039c6:	4a20      	ldr	r2, [pc, #128]	@ (8103a48 <HAL_DMA_IRQHandler+0x418>)
 81039c8:	4293      	cmp	r3, r2
 81039ca:	d022      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 81039cc:	687b      	ldr	r3, [r7, #4]
 81039ce:	681b      	ldr	r3, [r3, #0]
 81039d0:	4a1e      	ldr	r2, [pc, #120]	@ (8103a4c <HAL_DMA_IRQHandler+0x41c>)
 81039d2:	4293      	cmp	r3, r2
 81039d4:	d01d      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 81039d6:	687b      	ldr	r3, [r7, #4]
 81039d8:	681b      	ldr	r3, [r3, #0]
 81039da:	4a1d      	ldr	r2, [pc, #116]	@ (8103a50 <HAL_DMA_IRQHandler+0x420>)
 81039dc:	4293      	cmp	r3, r2
 81039de:	d018      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 81039e0:	687b      	ldr	r3, [r7, #4]
 81039e2:	681b      	ldr	r3, [r3, #0]
 81039e4:	4a1b      	ldr	r2, [pc, #108]	@ (8103a54 <HAL_DMA_IRQHandler+0x424>)
 81039e6:	4293      	cmp	r3, r2
 81039e8:	d013      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 81039ea:	687b      	ldr	r3, [r7, #4]
 81039ec:	681b      	ldr	r3, [r3, #0]
 81039ee:	4a1a      	ldr	r2, [pc, #104]	@ (8103a58 <HAL_DMA_IRQHandler+0x428>)
 81039f0:	4293      	cmp	r3, r2
 81039f2:	d00e      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 81039f4:	687b      	ldr	r3, [r7, #4]
 81039f6:	681b      	ldr	r3, [r3, #0]
 81039f8:	4a18      	ldr	r2, [pc, #96]	@ (8103a5c <HAL_DMA_IRQHandler+0x42c>)
 81039fa:	4293      	cmp	r3, r2
 81039fc:	d009      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 81039fe:	687b      	ldr	r3, [r7, #4]
 8103a00:	681b      	ldr	r3, [r3, #0]
 8103a02:	4a17      	ldr	r2, [pc, #92]	@ (8103a60 <HAL_DMA_IRQHandler+0x430>)
 8103a04:	4293      	cmp	r3, r2
 8103a06:	d004      	beq.n	8103a12 <HAL_DMA_IRQHandler+0x3e2>
 8103a08:	687b      	ldr	r3, [r7, #4]
 8103a0a:	681b      	ldr	r3, [r3, #0]
 8103a0c:	4a15      	ldr	r2, [pc, #84]	@ (8103a64 <HAL_DMA_IRQHandler+0x434>)
 8103a0e:	4293      	cmp	r3, r2
 8103a10:	d12a      	bne.n	8103a68 <HAL_DMA_IRQHandler+0x438>
 8103a12:	687b      	ldr	r3, [r7, #4]
 8103a14:	681b      	ldr	r3, [r3, #0]
 8103a16:	681b      	ldr	r3, [r3, #0]
 8103a18:	f003 0302 	and.w	r3, r3, #2
 8103a1c:	2b00      	cmp	r3, #0
 8103a1e:	bf14      	ite	ne
 8103a20:	2301      	movne	r3, #1
 8103a22:	2300      	moveq	r3, #0
 8103a24:	b2db      	uxtb	r3, r3
 8103a26:	e023      	b.n	8103a70 <HAL_DMA_IRQHandler+0x440>
 8103a28:	40020010 	.word	0x40020010
 8103a2c:	40020028 	.word	0x40020028
 8103a30:	40020040 	.word	0x40020040
 8103a34:	40020058 	.word	0x40020058
 8103a38:	40020070 	.word	0x40020070
 8103a3c:	40020088 	.word	0x40020088
 8103a40:	400200a0 	.word	0x400200a0
 8103a44:	400200b8 	.word	0x400200b8
 8103a48:	40020410 	.word	0x40020410
 8103a4c:	40020428 	.word	0x40020428
 8103a50:	40020440 	.word	0x40020440
 8103a54:	40020458 	.word	0x40020458
 8103a58:	40020470 	.word	0x40020470
 8103a5c:	40020488 	.word	0x40020488
 8103a60:	400204a0 	.word	0x400204a0
 8103a64:	400204b8 	.word	0x400204b8
 8103a68:	687b      	ldr	r3, [r7, #4]
 8103a6a:	681b      	ldr	r3, [r3, #0]
 8103a6c:	681b      	ldr	r3, [r3, #0]
 8103a6e:	2300      	movs	r3, #0
 8103a70:	2b00      	cmp	r3, #0
 8103a72:	d00d      	beq.n	8103a90 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103a74:	687b      	ldr	r3, [r7, #4]
 8103a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103a78:	f003 031f 	and.w	r3, r3, #31
 8103a7c:	2204      	movs	r2, #4
 8103a7e:	409a      	lsls	r2, r3
 8103a80:	6a3b      	ldr	r3, [r7, #32]
 8103a82:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8103a84:	687b      	ldr	r3, [r7, #4]
 8103a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103a88:	f043 0204 	orr.w	r2, r3, #4
 8103a8c:	687b      	ldr	r3, [r7, #4]
 8103a8e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103a90:	687b      	ldr	r3, [r7, #4]
 8103a92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103a94:	f003 031f 	and.w	r3, r3, #31
 8103a98:	2210      	movs	r2, #16
 8103a9a:	409a      	lsls	r2, r3
 8103a9c:	69bb      	ldr	r3, [r7, #24]
 8103a9e:	4013      	ands	r3, r2
 8103aa0:	2b00      	cmp	r3, #0
 8103aa2:	f000 80a6 	beq.w	8103bf2 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8103aa6:	687b      	ldr	r3, [r7, #4]
 8103aa8:	681b      	ldr	r3, [r3, #0]
 8103aaa:	4a85      	ldr	r2, [pc, #532]	@ (8103cc0 <HAL_DMA_IRQHandler+0x690>)
 8103aac:	4293      	cmp	r3, r2
 8103aae:	d04a      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103ab0:	687b      	ldr	r3, [r7, #4]
 8103ab2:	681b      	ldr	r3, [r3, #0]
 8103ab4:	4a83      	ldr	r2, [pc, #524]	@ (8103cc4 <HAL_DMA_IRQHandler+0x694>)
 8103ab6:	4293      	cmp	r3, r2
 8103ab8:	d045      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103aba:	687b      	ldr	r3, [r7, #4]
 8103abc:	681b      	ldr	r3, [r3, #0]
 8103abe:	4a82      	ldr	r2, [pc, #520]	@ (8103cc8 <HAL_DMA_IRQHandler+0x698>)
 8103ac0:	4293      	cmp	r3, r2
 8103ac2:	d040      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103ac4:	687b      	ldr	r3, [r7, #4]
 8103ac6:	681b      	ldr	r3, [r3, #0]
 8103ac8:	4a80      	ldr	r2, [pc, #512]	@ (8103ccc <HAL_DMA_IRQHandler+0x69c>)
 8103aca:	4293      	cmp	r3, r2
 8103acc:	d03b      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103ace:	687b      	ldr	r3, [r7, #4]
 8103ad0:	681b      	ldr	r3, [r3, #0]
 8103ad2:	4a7f      	ldr	r2, [pc, #508]	@ (8103cd0 <HAL_DMA_IRQHandler+0x6a0>)
 8103ad4:	4293      	cmp	r3, r2
 8103ad6:	d036      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103ad8:	687b      	ldr	r3, [r7, #4]
 8103ada:	681b      	ldr	r3, [r3, #0]
 8103adc:	4a7d      	ldr	r2, [pc, #500]	@ (8103cd4 <HAL_DMA_IRQHandler+0x6a4>)
 8103ade:	4293      	cmp	r3, r2
 8103ae0:	d031      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103ae2:	687b      	ldr	r3, [r7, #4]
 8103ae4:	681b      	ldr	r3, [r3, #0]
 8103ae6:	4a7c      	ldr	r2, [pc, #496]	@ (8103cd8 <HAL_DMA_IRQHandler+0x6a8>)
 8103ae8:	4293      	cmp	r3, r2
 8103aea:	d02c      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103aec:	687b      	ldr	r3, [r7, #4]
 8103aee:	681b      	ldr	r3, [r3, #0]
 8103af0:	4a7a      	ldr	r2, [pc, #488]	@ (8103cdc <HAL_DMA_IRQHandler+0x6ac>)
 8103af2:	4293      	cmp	r3, r2
 8103af4:	d027      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103af6:	687b      	ldr	r3, [r7, #4]
 8103af8:	681b      	ldr	r3, [r3, #0]
 8103afa:	4a79      	ldr	r2, [pc, #484]	@ (8103ce0 <HAL_DMA_IRQHandler+0x6b0>)
 8103afc:	4293      	cmp	r3, r2
 8103afe:	d022      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103b00:	687b      	ldr	r3, [r7, #4]
 8103b02:	681b      	ldr	r3, [r3, #0]
 8103b04:	4a77      	ldr	r2, [pc, #476]	@ (8103ce4 <HAL_DMA_IRQHandler+0x6b4>)
 8103b06:	4293      	cmp	r3, r2
 8103b08:	d01d      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103b0a:	687b      	ldr	r3, [r7, #4]
 8103b0c:	681b      	ldr	r3, [r3, #0]
 8103b0e:	4a76      	ldr	r2, [pc, #472]	@ (8103ce8 <HAL_DMA_IRQHandler+0x6b8>)
 8103b10:	4293      	cmp	r3, r2
 8103b12:	d018      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103b14:	687b      	ldr	r3, [r7, #4]
 8103b16:	681b      	ldr	r3, [r3, #0]
 8103b18:	4a74      	ldr	r2, [pc, #464]	@ (8103cec <HAL_DMA_IRQHandler+0x6bc>)
 8103b1a:	4293      	cmp	r3, r2
 8103b1c:	d013      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103b1e:	687b      	ldr	r3, [r7, #4]
 8103b20:	681b      	ldr	r3, [r3, #0]
 8103b22:	4a73      	ldr	r2, [pc, #460]	@ (8103cf0 <HAL_DMA_IRQHandler+0x6c0>)
 8103b24:	4293      	cmp	r3, r2
 8103b26:	d00e      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103b28:	687b      	ldr	r3, [r7, #4]
 8103b2a:	681b      	ldr	r3, [r3, #0]
 8103b2c:	4a71      	ldr	r2, [pc, #452]	@ (8103cf4 <HAL_DMA_IRQHandler+0x6c4>)
 8103b2e:	4293      	cmp	r3, r2
 8103b30:	d009      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103b32:	687b      	ldr	r3, [r7, #4]
 8103b34:	681b      	ldr	r3, [r3, #0]
 8103b36:	4a70      	ldr	r2, [pc, #448]	@ (8103cf8 <HAL_DMA_IRQHandler+0x6c8>)
 8103b38:	4293      	cmp	r3, r2
 8103b3a:	d004      	beq.n	8103b46 <HAL_DMA_IRQHandler+0x516>
 8103b3c:	687b      	ldr	r3, [r7, #4]
 8103b3e:	681b      	ldr	r3, [r3, #0]
 8103b40:	4a6e      	ldr	r2, [pc, #440]	@ (8103cfc <HAL_DMA_IRQHandler+0x6cc>)
 8103b42:	4293      	cmp	r3, r2
 8103b44:	d10a      	bne.n	8103b5c <HAL_DMA_IRQHandler+0x52c>
 8103b46:	687b      	ldr	r3, [r7, #4]
 8103b48:	681b      	ldr	r3, [r3, #0]
 8103b4a:	681b      	ldr	r3, [r3, #0]
 8103b4c:	f003 0308 	and.w	r3, r3, #8
 8103b50:	2b00      	cmp	r3, #0
 8103b52:	bf14      	ite	ne
 8103b54:	2301      	movne	r3, #1
 8103b56:	2300      	moveq	r3, #0
 8103b58:	b2db      	uxtb	r3, r3
 8103b5a:	e009      	b.n	8103b70 <HAL_DMA_IRQHandler+0x540>
 8103b5c:	687b      	ldr	r3, [r7, #4]
 8103b5e:	681b      	ldr	r3, [r3, #0]
 8103b60:	681b      	ldr	r3, [r3, #0]
 8103b62:	f003 0304 	and.w	r3, r3, #4
 8103b66:	2b00      	cmp	r3, #0
 8103b68:	bf14      	ite	ne
 8103b6a:	2301      	movne	r3, #1
 8103b6c:	2300      	moveq	r3, #0
 8103b6e:	b2db      	uxtb	r3, r3
 8103b70:	2b00      	cmp	r3, #0
 8103b72:	d03e      	beq.n	8103bf2 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103b74:	687b      	ldr	r3, [r7, #4]
 8103b76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103b78:	f003 031f 	and.w	r3, r3, #31
 8103b7c:	2210      	movs	r2, #16
 8103b7e:	409a      	lsls	r2, r3
 8103b80:	6a3b      	ldr	r3, [r7, #32]
 8103b82:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8103b84:	687b      	ldr	r3, [r7, #4]
 8103b86:	681b      	ldr	r3, [r3, #0]
 8103b88:	681b      	ldr	r3, [r3, #0]
 8103b8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8103b8e:	2b00      	cmp	r3, #0
 8103b90:	d018      	beq.n	8103bc4 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8103b92:	687b      	ldr	r3, [r7, #4]
 8103b94:	681b      	ldr	r3, [r3, #0]
 8103b96:	681b      	ldr	r3, [r3, #0]
 8103b98:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8103b9c:	2b00      	cmp	r3, #0
 8103b9e:	d108      	bne.n	8103bb2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8103ba0:	687b      	ldr	r3, [r7, #4]
 8103ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103ba4:	2b00      	cmp	r3, #0
 8103ba6:	d024      	beq.n	8103bf2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8103ba8:	687b      	ldr	r3, [r7, #4]
 8103baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103bac:	6878      	ldr	r0, [r7, #4]
 8103bae:	4798      	blx	r3
 8103bb0:	e01f      	b.n	8103bf2 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8103bb2:	687b      	ldr	r3, [r7, #4]
 8103bb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103bb6:	2b00      	cmp	r3, #0
 8103bb8:	d01b      	beq.n	8103bf2 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8103bba:	687b      	ldr	r3, [r7, #4]
 8103bbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103bbe:	6878      	ldr	r0, [r7, #4]
 8103bc0:	4798      	blx	r3
 8103bc2:	e016      	b.n	8103bf2 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8103bc4:	687b      	ldr	r3, [r7, #4]
 8103bc6:	681b      	ldr	r3, [r3, #0]
 8103bc8:	681b      	ldr	r3, [r3, #0]
 8103bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103bce:	2b00      	cmp	r3, #0
 8103bd0:	d107      	bne.n	8103be2 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8103bd2:	687b      	ldr	r3, [r7, #4]
 8103bd4:	681b      	ldr	r3, [r3, #0]
 8103bd6:	681a      	ldr	r2, [r3, #0]
 8103bd8:	687b      	ldr	r3, [r7, #4]
 8103bda:	681b      	ldr	r3, [r3, #0]
 8103bdc:	f022 0208 	bic.w	r2, r2, #8
 8103be0:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8103be2:	687b      	ldr	r3, [r7, #4]
 8103be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103be6:	2b00      	cmp	r3, #0
 8103be8:	d003      	beq.n	8103bf2 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8103bea:	687b      	ldr	r3, [r7, #4]
 8103bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103bee:	6878      	ldr	r0, [r7, #4]
 8103bf0:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8103bf2:	687b      	ldr	r3, [r7, #4]
 8103bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103bf6:	f003 031f 	and.w	r3, r3, #31
 8103bfa:	2220      	movs	r2, #32
 8103bfc:	409a      	lsls	r2, r3
 8103bfe:	69bb      	ldr	r3, [r7, #24]
 8103c00:	4013      	ands	r3, r2
 8103c02:	2b00      	cmp	r3, #0
 8103c04:	f000 8110 	beq.w	8103e28 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8103c08:	687b      	ldr	r3, [r7, #4]
 8103c0a:	681b      	ldr	r3, [r3, #0]
 8103c0c:	4a2c      	ldr	r2, [pc, #176]	@ (8103cc0 <HAL_DMA_IRQHandler+0x690>)
 8103c0e:	4293      	cmp	r3, r2
 8103c10:	d04a      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c12:	687b      	ldr	r3, [r7, #4]
 8103c14:	681b      	ldr	r3, [r3, #0]
 8103c16:	4a2b      	ldr	r2, [pc, #172]	@ (8103cc4 <HAL_DMA_IRQHandler+0x694>)
 8103c18:	4293      	cmp	r3, r2
 8103c1a:	d045      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c1c:	687b      	ldr	r3, [r7, #4]
 8103c1e:	681b      	ldr	r3, [r3, #0]
 8103c20:	4a29      	ldr	r2, [pc, #164]	@ (8103cc8 <HAL_DMA_IRQHandler+0x698>)
 8103c22:	4293      	cmp	r3, r2
 8103c24:	d040      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c26:	687b      	ldr	r3, [r7, #4]
 8103c28:	681b      	ldr	r3, [r3, #0]
 8103c2a:	4a28      	ldr	r2, [pc, #160]	@ (8103ccc <HAL_DMA_IRQHandler+0x69c>)
 8103c2c:	4293      	cmp	r3, r2
 8103c2e:	d03b      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c30:	687b      	ldr	r3, [r7, #4]
 8103c32:	681b      	ldr	r3, [r3, #0]
 8103c34:	4a26      	ldr	r2, [pc, #152]	@ (8103cd0 <HAL_DMA_IRQHandler+0x6a0>)
 8103c36:	4293      	cmp	r3, r2
 8103c38:	d036      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c3a:	687b      	ldr	r3, [r7, #4]
 8103c3c:	681b      	ldr	r3, [r3, #0]
 8103c3e:	4a25      	ldr	r2, [pc, #148]	@ (8103cd4 <HAL_DMA_IRQHandler+0x6a4>)
 8103c40:	4293      	cmp	r3, r2
 8103c42:	d031      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c44:	687b      	ldr	r3, [r7, #4]
 8103c46:	681b      	ldr	r3, [r3, #0]
 8103c48:	4a23      	ldr	r2, [pc, #140]	@ (8103cd8 <HAL_DMA_IRQHandler+0x6a8>)
 8103c4a:	4293      	cmp	r3, r2
 8103c4c:	d02c      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c4e:	687b      	ldr	r3, [r7, #4]
 8103c50:	681b      	ldr	r3, [r3, #0]
 8103c52:	4a22      	ldr	r2, [pc, #136]	@ (8103cdc <HAL_DMA_IRQHandler+0x6ac>)
 8103c54:	4293      	cmp	r3, r2
 8103c56:	d027      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c58:	687b      	ldr	r3, [r7, #4]
 8103c5a:	681b      	ldr	r3, [r3, #0]
 8103c5c:	4a20      	ldr	r2, [pc, #128]	@ (8103ce0 <HAL_DMA_IRQHandler+0x6b0>)
 8103c5e:	4293      	cmp	r3, r2
 8103c60:	d022      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c62:	687b      	ldr	r3, [r7, #4]
 8103c64:	681b      	ldr	r3, [r3, #0]
 8103c66:	4a1f      	ldr	r2, [pc, #124]	@ (8103ce4 <HAL_DMA_IRQHandler+0x6b4>)
 8103c68:	4293      	cmp	r3, r2
 8103c6a:	d01d      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c6c:	687b      	ldr	r3, [r7, #4]
 8103c6e:	681b      	ldr	r3, [r3, #0]
 8103c70:	4a1d      	ldr	r2, [pc, #116]	@ (8103ce8 <HAL_DMA_IRQHandler+0x6b8>)
 8103c72:	4293      	cmp	r3, r2
 8103c74:	d018      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c76:	687b      	ldr	r3, [r7, #4]
 8103c78:	681b      	ldr	r3, [r3, #0]
 8103c7a:	4a1c      	ldr	r2, [pc, #112]	@ (8103cec <HAL_DMA_IRQHandler+0x6bc>)
 8103c7c:	4293      	cmp	r3, r2
 8103c7e:	d013      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c80:	687b      	ldr	r3, [r7, #4]
 8103c82:	681b      	ldr	r3, [r3, #0]
 8103c84:	4a1a      	ldr	r2, [pc, #104]	@ (8103cf0 <HAL_DMA_IRQHandler+0x6c0>)
 8103c86:	4293      	cmp	r3, r2
 8103c88:	d00e      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c8a:	687b      	ldr	r3, [r7, #4]
 8103c8c:	681b      	ldr	r3, [r3, #0]
 8103c8e:	4a19      	ldr	r2, [pc, #100]	@ (8103cf4 <HAL_DMA_IRQHandler+0x6c4>)
 8103c90:	4293      	cmp	r3, r2
 8103c92:	d009      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c94:	687b      	ldr	r3, [r7, #4]
 8103c96:	681b      	ldr	r3, [r3, #0]
 8103c98:	4a17      	ldr	r2, [pc, #92]	@ (8103cf8 <HAL_DMA_IRQHandler+0x6c8>)
 8103c9a:	4293      	cmp	r3, r2
 8103c9c:	d004      	beq.n	8103ca8 <HAL_DMA_IRQHandler+0x678>
 8103c9e:	687b      	ldr	r3, [r7, #4]
 8103ca0:	681b      	ldr	r3, [r3, #0]
 8103ca2:	4a16      	ldr	r2, [pc, #88]	@ (8103cfc <HAL_DMA_IRQHandler+0x6cc>)
 8103ca4:	4293      	cmp	r3, r2
 8103ca6:	d12b      	bne.n	8103d00 <HAL_DMA_IRQHandler+0x6d0>
 8103ca8:	687b      	ldr	r3, [r7, #4]
 8103caa:	681b      	ldr	r3, [r3, #0]
 8103cac:	681b      	ldr	r3, [r3, #0]
 8103cae:	f003 0310 	and.w	r3, r3, #16
 8103cb2:	2b00      	cmp	r3, #0
 8103cb4:	bf14      	ite	ne
 8103cb6:	2301      	movne	r3, #1
 8103cb8:	2300      	moveq	r3, #0
 8103cba:	b2db      	uxtb	r3, r3
 8103cbc:	e02a      	b.n	8103d14 <HAL_DMA_IRQHandler+0x6e4>
 8103cbe:	bf00      	nop
 8103cc0:	40020010 	.word	0x40020010
 8103cc4:	40020028 	.word	0x40020028
 8103cc8:	40020040 	.word	0x40020040
 8103ccc:	40020058 	.word	0x40020058
 8103cd0:	40020070 	.word	0x40020070
 8103cd4:	40020088 	.word	0x40020088
 8103cd8:	400200a0 	.word	0x400200a0
 8103cdc:	400200b8 	.word	0x400200b8
 8103ce0:	40020410 	.word	0x40020410
 8103ce4:	40020428 	.word	0x40020428
 8103ce8:	40020440 	.word	0x40020440
 8103cec:	40020458 	.word	0x40020458
 8103cf0:	40020470 	.word	0x40020470
 8103cf4:	40020488 	.word	0x40020488
 8103cf8:	400204a0 	.word	0x400204a0
 8103cfc:	400204b8 	.word	0x400204b8
 8103d00:	687b      	ldr	r3, [r7, #4]
 8103d02:	681b      	ldr	r3, [r3, #0]
 8103d04:	681b      	ldr	r3, [r3, #0]
 8103d06:	f003 0302 	and.w	r3, r3, #2
 8103d0a:	2b00      	cmp	r3, #0
 8103d0c:	bf14      	ite	ne
 8103d0e:	2301      	movne	r3, #1
 8103d10:	2300      	moveq	r3, #0
 8103d12:	b2db      	uxtb	r3, r3
 8103d14:	2b00      	cmp	r3, #0
 8103d16:	f000 8087 	beq.w	8103e28 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8103d1a:	687b      	ldr	r3, [r7, #4]
 8103d1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103d1e:	f003 031f 	and.w	r3, r3, #31
 8103d22:	2220      	movs	r2, #32
 8103d24:	409a      	lsls	r2, r3
 8103d26:	6a3b      	ldr	r3, [r7, #32]
 8103d28:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8103d2a:	687b      	ldr	r3, [r7, #4]
 8103d2c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8103d30:	b2db      	uxtb	r3, r3
 8103d32:	2b04      	cmp	r3, #4
 8103d34:	d139      	bne.n	8103daa <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8103d36:	687b      	ldr	r3, [r7, #4]
 8103d38:	681b      	ldr	r3, [r3, #0]
 8103d3a:	681a      	ldr	r2, [r3, #0]
 8103d3c:	687b      	ldr	r3, [r7, #4]
 8103d3e:	681b      	ldr	r3, [r3, #0]
 8103d40:	f022 0216 	bic.w	r2, r2, #22
 8103d44:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8103d46:	687b      	ldr	r3, [r7, #4]
 8103d48:	681b      	ldr	r3, [r3, #0]
 8103d4a:	695a      	ldr	r2, [r3, #20]
 8103d4c:	687b      	ldr	r3, [r7, #4]
 8103d4e:	681b      	ldr	r3, [r3, #0]
 8103d50:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8103d54:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8103d56:	687b      	ldr	r3, [r7, #4]
 8103d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8103d5a:	2b00      	cmp	r3, #0
 8103d5c:	d103      	bne.n	8103d66 <HAL_DMA_IRQHandler+0x736>
 8103d5e:	687b      	ldr	r3, [r7, #4]
 8103d60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8103d62:	2b00      	cmp	r3, #0
 8103d64:	d007      	beq.n	8103d76 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8103d66:	687b      	ldr	r3, [r7, #4]
 8103d68:	681b      	ldr	r3, [r3, #0]
 8103d6a:	681a      	ldr	r2, [r3, #0]
 8103d6c:	687b      	ldr	r3, [r7, #4]
 8103d6e:	681b      	ldr	r3, [r3, #0]
 8103d70:	f022 0208 	bic.w	r2, r2, #8
 8103d74:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8103d76:	687b      	ldr	r3, [r7, #4]
 8103d78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103d7a:	f003 031f 	and.w	r3, r3, #31
 8103d7e:	223f      	movs	r2, #63	@ 0x3f
 8103d80:	409a      	lsls	r2, r3
 8103d82:	6a3b      	ldr	r3, [r7, #32]
 8103d84:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8103d86:	687b      	ldr	r3, [r7, #4]
 8103d88:	2201      	movs	r2, #1
 8103d8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8103d8e:	687b      	ldr	r3, [r7, #4]
 8103d90:	2200      	movs	r2, #0
 8103d92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8103d96:	687b      	ldr	r3, [r7, #4]
 8103d98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103d9a:	2b00      	cmp	r3, #0
 8103d9c:	f000 834a 	beq.w	8104434 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8103da0:	687b      	ldr	r3, [r7, #4]
 8103da2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8103da4:	6878      	ldr	r0, [r7, #4]
 8103da6:	4798      	blx	r3
          }
          return;
 8103da8:	e344      	b.n	8104434 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8103daa:	687b      	ldr	r3, [r7, #4]
 8103dac:	681b      	ldr	r3, [r3, #0]
 8103dae:	681b      	ldr	r3, [r3, #0]
 8103db0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8103db4:	2b00      	cmp	r3, #0
 8103db6:	d018      	beq.n	8103dea <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8103db8:	687b      	ldr	r3, [r7, #4]
 8103dba:	681b      	ldr	r3, [r3, #0]
 8103dbc:	681b      	ldr	r3, [r3, #0]
 8103dbe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8103dc2:	2b00      	cmp	r3, #0
 8103dc4:	d108      	bne.n	8103dd8 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8103dc6:	687b      	ldr	r3, [r7, #4]
 8103dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103dca:	2b00      	cmp	r3, #0
 8103dcc:	d02c      	beq.n	8103e28 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8103dce:	687b      	ldr	r3, [r7, #4]
 8103dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8103dd2:	6878      	ldr	r0, [r7, #4]
 8103dd4:	4798      	blx	r3
 8103dd6:	e027      	b.n	8103e28 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8103dd8:	687b      	ldr	r3, [r7, #4]
 8103dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103ddc:	2b00      	cmp	r3, #0
 8103dde:	d023      	beq.n	8103e28 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8103de0:	687b      	ldr	r3, [r7, #4]
 8103de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103de4:	6878      	ldr	r0, [r7, #4]
 8103de6:	4798      	blx	r3
 8103de8:	e01e      	b.n	8103e28 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8103dea:	687b      	ldr	r3, [r7, #4]
 8103dec:	681b      	ldr	r3, [r3, #0]
 8103dee:	681b      	ldr	r3, [r3, #0]
 8103df0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8103df4:	2b00      	cmp	r3, #0
 8103df6:	d10f      	bne.n	8103e18 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8103df8:	687b      	ldr	r3, [r7, #4]
 8103dfa:	681b      	ldr	r3, [r3, #0]
 8103dfc:	681a      	ldr	r2, [r3, #0]
 8103dfe:	687b      	ldr	r3, [r7, #4]
 8103e00:	681b      	ldr	r3, [r3, #0]
 8103e02:	f022 0210 	bic.w	r2, r2, #16
 8103e06:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8103e08:	687b      	ldr	r3, [r7, #4]
 8103e0a:	2201      	movs	r2, #1
 8103e0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8103e10:	687b      	ldr	r3, [r7, #4]
 8103e12:	2200      	movs	r2, #0
 8103e14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8103e18:	687b      	ldr	r3, [r7, #4]
 8103e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103e1c:	2b00      	cmp	r3, #0
 8103e1e:	d003      	beq.n	8103e28 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8103e20:	687b      	ldr	r3, [r7, #4]
 8103e22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8103e24:	6878      	ldr	r0, [r7, #4]
 8103e26:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8103e28:	687b      	ldr	r3, [r7, #4]
 8103e2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103e2c:	2b00      	cmp	r3, #0
 8103e2e:	f000 8306 	beq.w	810443e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8103e32:	687b      	ldr	r3, [r7, #4]
 8103e34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8103e36:	f003 0301 	and.w	r3, r3, #1
 8103e3a:	2b00      	cmp	r3, #0
 8103e3c:	f000 8088 	beq.w	8103f50 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8103e40:	687b      	ldr	r3, [r7, #4]
 8103e42:	2204      	movs	r2, #4
 8103e44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8103e48:	687b      	ldr	r3, [r7, #4]
 8103e4a:	681b      	ldr	r3, [r3, #0]
 8103e4c:	4a7a      	ldr	r2, [pc, #488]	@ (8104038 <HAL_DMA_IRQHandler+0xa08>)
 8103e4e:	4293      	cmp	r3, r2
 8103e50:	d04a      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103e52:	687b      	ldr	r3, [r7, #4]
 8103e54:	681b      	ldr	r3, [r3, #0]
 8103e56:	4a79      	ldr	r2, [pc, #484]	@ (810403c <HAL_DMA_IRQHandler+0xa0c>)
 8103e58:	4293      	cmp	r3, r2
 8103e5a:	d045      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103e5c:	687b      	ldr	r3, [r7, #4]
 8103e5e:	681b      	ldr	r3, [r3, #0]
 8103e60:	4a77      	ldr	r2, [pc, #476]	@ (8104040 <HAL_DMA_IRQHandler+0xa10>)
 8103e62:	4293      	cmp	r3, r2
 8103e64:	d040      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103e66:	687b      	ldr	r3, [r7, #4]
 8103e68:	681b      	ldr	r3, [r3, #0]
 8103e6a:	4a76      	ldr	r2, [pc, #472]	@ (8104044 <HAL_DMA_IRQHandler+0xa14>)
 8103e6c:	4293      	cmp	r3, r2
 8103e6e:	d03b      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103e70:	687b      	ldr	r3, [r7, #4]
 8103e72:	681b      	ldr	r3, [r3, #0]
 8103e74:	4a74      	ldr	r2, [pc, #464]	@ (8104048 <HAL_DMA_IRQHandler+0xa18>)
 8103e76:	4293      	cmp	r3, r2
 8103e78:	d036      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103e7a:	687b      	ldr	r3, [r7, #4]
 8103e7c:	681b      	ldr	r3, [r3, #0]
 8103e7e:	4a73      	ldr	r2, [pc, #460]	@ (810404c <HAL_DMA_IRQHandler+0xa1c>)
 8103e80:	4293      	cmp	r3, r2
 8103e82:	d031      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103e84:	687b      	ldr	r3, [r7, #4]
 8103e86:	681b      	ldr	r3, [r3, #0]
 8103e88:	4a71      	ldr	r2, [pc, #452]	@ (8104050 <HAL_DMA_IRQHandler+0xa20>)
 8103e8a:	4293      	cmp	r3, r2
 8103e8c:	d02c      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103e8e:	687b      	ldr	r3, [r7, #4]
 8103e90:	681b      	ldr	r3, [r3, #0]
 8103e92:	4a70      	ldr	r2, [pc, #448]	@ (8104054 <HAL_DMA_IRQHandler+0xa24>)
 8103e94:	4293      	cmp	r3, r2
 8103e96:	d027      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103e98:	687b      	ldr	r3, [r7, #4]
 8103e9a:	681b      	ldr	r3, [r3, #0]
 8103e9c:	4a6e      	ldr	r2, [pc, #440]	@ (8104058 <HAL_DMA_IRQHandler+0xa28>)
 8103e9e:	4293      	cmp	r3, r2
 8103ea0:	d022      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103ea2:	687b      	ldr	r3, [r7, #4]
 8103ea4:	681b      	ldr	r3, [r3, #0]
 8103ea6:	4a6d      	ldr	r2, [pc, #436]	@ (810405c <HAL_DMA_IRQHandler+0xa2c>)
 8103ea8:	4293      	cmp	r3, r2
 8103eaa:	d01d      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103eac:	687b      	ldr	r3, [r7, #4]
 8103eae:	681b      	ldr	r3, [r3, #0]
 8103eb0:	4a6b      	ldr	r2, [pc, #428]	@ (8104060 <HAL_DMA_IRQHandler+0xa30>)
 8103eb2:	4293      	cmp	r3, r2
 8103eb4:	d018      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103eb6:	687b      	ldr	r3, [r7, #4]
 8103eb8:	681b      	ldr	r3, [r3, #0]
 8103eba:	4a6a      	ldr	r2, [pc, #424]	@ (8104064 <HAL_DMA_IRQHandler+0xa34>)
 8103ebc:	4293      	cmp	r3, r2
 8103ebe:	d013      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103ec0:	687b      	ldr	r3, [r7, #4]
 8103ec2:	681b      	ldr	r3, [r3, #0]
 8103ec4:	4a68      	ldr	r2, [pc, #416]	@ (8104068 <HAL_DMA_IRQHandler+0xa38>)
 8103ec6:	4293      	cmp	r3, r2
 8103ec8:	d00e      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103eca:	687b      	ldr	r3, [r7, #4]
 8103ecc:	681b      	ldr	r3, [r3, #0]
 8103ece:	4a67      	ldr	r2, [pc, #412]	@ (810406c <HAL_DMA_IRQHandler+0xa3c>)
 8103ed0:	4293      	cmp	r3, r2
 8103ed2:	d009      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103ed4:	687b      	ldr	r3, [r7, #4]
 8103ed6:	681b      	ldr	r3, [r3, #0]
 8103ed8:	4a65      	ldr	r2, [pc, #404]	@ (8104070 <HAL_DMA_IRQHandler+0xa40>)
 8103eda:	4293      	cmp	r3, r2
 8103edc:	d004      	beq.n	8103ee8 <HAL_DMA_IRQHandler+0x8b8>
 8103ede:	687b      	ldr	r3, [r7, #4]
 8103ee0:	681b      	ldr	r3, [r3, #0]
 8103ee2:	4a64      	ldr	r2, [pc, #400]	@ (8104074 <HAL_DMA_IRQHandler+0xa44>)
 8103ee4:	4293      	cmp	r3, r2
 8103ee6:	d108      	bne.n	8103efa <HAL_DMA_IRQHandler+0x8ca>
 8103ee8:	687b      	ldr	r3, [r7, #4]
 8103eea:	681b      	ldr	r3, [r3, #0]
 8103eec:	681a      	ldr	r2, [r3, #0]
 8103eee:	687b      	ldr	r3, [r7, #4]
 8103ef0:	681b      	ldr	r3, [r3, #0]
 8103ef2:	f022 0201 	bic.w	r2, r2, #1
 8103ef6:	601a      	str	r2, [r3, #0]
 8103ef8:	e007      	b.n	8103f0a <HAL_DMA_IRQHandler+0x8da>
 8103efa:	687b      	ldr	r3, [r7, #4]
 8103efc:	681b      	ldr	r3, [r3, #0]
 8103efe:	681a      	ldr	r2, [r3, #0]
 8103f00:	687b      	ldr	r3, [r7, #4]
 8103f02:	681b      	ldr	r3, [r3, #0]
 8103f04:	f022 0201 	bic.w	r2, r2, #1
 8103f08:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8103f0a:	68fb      	ldr	r3, [r7, #12]
 8103f0c:	3301      	adds	r3, #1
 8103f0e:	60fb      	str	r3, [r7, #12]
 8103f10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8103f12:	429a      	cmp	r2, r3
 8103f14:	d307      	bcc.n	8103f26 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8103f16:	687b      	ldr	r3, [r7, #4]
 8103f18:	681b      	ldr	r3, [r3, #0]
 8103f1a:	681b      	ldr	r3, [r3, #0]
 8103f1c:	f003 0301 	and.w	r3, r3, #1
 8103f20:	2b00      	cmp	r3, #0
 8103f22:	d1f2      	bne.n	8103f0a <HAL_DMA_IRQHandler+0x8da>
 8103f24:	e000      	b.n	8103f28 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8103f26:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8103f28:	687b      	ldr	r3, [r7, #4]
 8103f2a:	681b      	ldr	r3, [r3, #0]
 8103f2c:	681b      	ldr	r3, [r3, #0]
 8103f2e:	f003 0301 	and.w	r3, r3, #1
 8103f32:	2b00      	cmp	r3, #0
 8103f34:	d004      	beq.n	8103f40 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8103f36:	687b      	ldr	r3, [r7, #4]
 8103f38:	2203      	movs	r2, #3
 8103f3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8103f3e:	e003      	b.n	8103f48 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8103f40:	687b      	ldr	r3, [r7, #4]
 8103f42:	2201      	movs	r2, #1
 8103f44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8103f48:	687b      	ldr	r3, [r7, #4]
 8103f4a:	2200      	movs	r2, #0
 8103f4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8103f50:	687b      	ldr	r3, [r7, #4]
 8103f52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103f54:	2b00      	cmp	r3, #0
 8103f56:	f000 8272 	beq.w	810443e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8103f5a:	687b      	ldr	r3, [r7, #4]
 8103f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8103f5e:	6878      	ldr	r0, [r7, #4]
 8103f60:	4798      	blx	r3
 8103f62:	e26c      	b.n	810443e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8103f64:	687b      	ldr	r3, [r7, #4]
 8103f66:	681b      	ldr	r3, [r3, #0]
 8103f68:	4a43      	ldr	r2, [pc, #268]	@ (8104078 <HAL_DMA_IRQHandler+0xa48>)
 8103f6a:	4293      	cmp	r3, r2
 8103f6c:	d022      	beq.n	8103fb4 <HAL_DMA_IRQHandler+0x984>
 8103f6e:	687b      	ldr	r3, [r7, #4]
 8103f70:	681b      	ldr	r3, [r3, #0]
 8103f72:	4a42      	ldr	r2, [pc, #264]	@ (810407c <HAL_DMA_IRQHandler+0xa4c>)
 8103f74:	4293      	cmp	r3, r2
 8103f76:	d01d      	beq.n	8103fb4 <HAL_DMA_IRQHandler+0x984>
 8103f78:	687b      	ldr	r3, [r7, #4]
 8103f7a:	681b      	ldr	r3, [r3, #0]
 8103f7c:	4a40      	ldr	r2, [pc, #256]	@ (8104080 <HAL_DMA_IRQHandler+0xa50>)
 8103f7e:	4293      	cmp	r3, r2
 8103f80:	d018      	beq.n	8103fb4 <HAL_DMA_IRQHandler+0x984>
 8103f82:	687b      	ldr	r3, [r7, #4]
 8103f84:	681b      	ldr	r3, [r3, #0]
 8103f86:	4a3f      	ldr	r2, [pc, #252]	@ (8104084 <HAL_DMA_IRQHandler+0xa54>)
 8103f88:	4293      	cmp	r3, r2
 8103f8a:	d013      	beq.n	8103fb4 <HAL_DMA_IRQHandler+0x984>
 8103f8c:	687b      	ldr	r3, [r7, #4]
 8103f8e:	681b      	ldr	r3, [r3, #0]
 8103f90:	4a3d      	ldr	r2, [pc, #244]	@ (8104088 <HAL_DMA_IRQHandler+0xa58>)
 8103f92:	4293      	cmp	r3, r2
 8103f94:	d00e      	beq.n	8103fb4 <HAL_DMA_IRQHandler+0x984>
 8103f96:	687b      	ldr	r3, [r7, #4]
 8103f98:	681b      	ldr	r3, [r3, #0]
 8103f9a:	4a3c      	ldr	r2, [pc, #240]	@ (810408c <HAL_DMA_IRQHandler+0xa5c>)
 8103f9c:	4293      	cmp	r3, r2
 8103f9e:	d009      	beq.n	8103fb4 <HAL_DMA_IRQHandler+0x984>
 8103fa0:	687b      	ldr	r3, [r7, #4]
 8103fa2:	681b      	ldr	r3, [r3, #0]
 8103fa4:	4a3a      	ldr	r2, [pc, #232]	@ (8104090 <HAL_DMA_IRQHandler+0xa60>)
 8103fa6:	4293      	cmp	r3, r2
 8103fa8:	d004      	beq.n	8103fb4 <HAL_DMA_IRQHandler+0x984>
 8103faa:	687b      	ldr	r3, [r7, #4]
 8103fac:	681b      	ldr	r3, [r3, #0]
 8103fae:	4a39      	ldr	r2, [pc, #228]	@ (8104094 <HAL_DMA_IRQHandler+0xa64>)
 8103fb0:	4293      	cmp	r3, r2
 8103fb2:	d101      	bne.n	8103fb8 <HAL_DMA_IRQHandler+0x988>
 8103fb4:	2301      	movs	r3, #1
 8103fb6:	e000      	b.n	8103fba <HAL_DMA_IRQHandler+0x98a>
 8103fb8:	2300      	movs	r3, #0
 8103fba:	2b00      	cmp	r3, #0
 8103fbc:	f000 823f 	beq.w	810443e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8103fc0:	687b      	ldr	r3, [r7, #4]
 8103fc2:	681b      	ldr	r3, [r3, #0]
 8103fc4:	681b      	ldr	r3, [r3, #0]
 8103fc6:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8103fc8:	687b      	ldr	r3, [r7, #4]
 8103fca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103fcc:	f003 031f 	and.w	r3, r3, #31
 8103fd0:	2204      	movs	r2, #4
 8103fd2:	409a      	lsls	r2, r3
 8103fd4:	697b      	ldr	r3, [r7, #20]
 8103fd6:	4013      	ands	r3, r2
 8103fd8:	2b00      	cmp	r3, #0
 8103fda:	f000 80cd 	beq.w	8104178 <HAL_DMA_IRQHandler+0xb48>
 8103fde:	693b      	ldr	r3, [r7, #16]
 8103fe0:	f003 0304 	and.w	r3, r3, #4
 8103fe4:	2b00      	cmp	r3, #0
 8103fe6:	f000 80c7 	beq.w	8104178 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8103fea:	687b      	ldr	r3, [r7, #4]
 8103fec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8103fee:	f003 031f 	and.w	r3, r3, #31
 8103ff2:	2204      	movs	r2, #4
 8103ff4:	409a      	lsls	r2, r3
 8103ff6:	69fb      	ldr	r3, [r7, #28]
 8103ff8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8103ffa:	693b      	ldr	r3, [r7, #16]
 8103ffc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8104000:	2b00      	cmp	r3, #0
 8104002:	d049      	beq.n	8104098 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8104004:	693b      	ldr	r3, [r7, #16]
 8104006:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 810400a:	2b00      	cmp	r3, #0
 810400c:	d109      	bne.n	8104022 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 810400e:	687b      	ldr	r3, [r7, #4]
 8104010:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8104012:	2b00      	cmp	r3, #0
 8104014:	f000 8210 	beq.w	8104438 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8104018:	687b      	ldr	r3, [r7, #4]
 810401a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810401c:	6878      	ldr	r0, [r7, #4]
 810401e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104020:	e20a      	b.n	8104438 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8104022:	687b      	ldr	r3, [r7, #4]
 8104024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104026:	2b00      	cmp	r3, #0
 8104028:	f000 8206 	beq.w	8104438 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 810402c:	687b      	ldr	r3, [r7, #4]
 810402e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104030:	6878      	ldr	r0, [r7, #4]
 8104032:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104034:	e200      	b.n	8104438 <HAL_DMA_IRQHandler+0xe08>
 8104036:	bf00      	nop
 8104038:	40020010 	.word	0x40020010
 810403c:	40020028 	.word	0x40020028
 8104040:	40020040 	.word	0x40020040
 8104044:	40020058 	.word	0x40020058
 8104048:	40020070 	.word	0x40020070
 810404c:	40020088 	.word	0x40020088
 8104050:	400200a0 	.word	0x400200a0
 8104054:	400200b8 	.word	0x400200b8
 8104058:	40020410 	.word	0x40020410
 810405c:	40020428 	.word	0x40020428
 8104060:	40020440 	.word	0x40020440
 8104064:	40020458 	.word	0x40020458
 8104068:	40020470 	.word	0x40020470
 810406c:	40020488 	.word	0x40020488
 8104070:	400204a0 	.word	0x400204a0
 8104074:	400204b8 	.word	0x400204b8
 8104078:	58025408 	.word	0x58025408
 810407c:	5802541c 	.word	0x5802541c
 8104080:	58025430 	.word	0x58025430
 8104084:	58025444 	.word	0x58025444
 8104088:	58025458 	.word	0x58025458
 810408c:	5802546c 	.word	0x5802546c
 8104090:	58025480 	.word	0x58025480
 8104094:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8104098:	693b      	ldr	r3, [r7, #16]
 810409a:	f003 0320 	and.w	r3, r3, #32
 810409e:	2b00      	cmp	r3, #0
 81040a0:	d160      	bne.n	8104164 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 81040a2:	687b      	ldr	r3, [r7, #4]
 81040a4:	681b      	ldr	r3, [r3, #0]
 81040a6:	4a7f      	ldr	r2, [pc, #508]	@ (81042a4 <HAL_DMA_IRQHandler+0xc74>)
 81040a8:	4293      	cmp	r3, r2
 81040aa:	d04a      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 81040ac:	687b      	ldr	r3, [r7, #4]
 81040ae:	681b      	ldr	r3, [r3, #0]
 81040b0:	4a7d      	ldr	r2, [pc, #500]	@ (81042a8 <HAL_DMA_IRQHandler+0xc78>)
 81040b2:	4293      	cmp	r3, r2
 81040b4:	d045      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 81040b6:	687b      	ldr	r3, [r7, #4]
 81040b8:	681b      	ldr	r3, [r3, #0]
 81040ba:	4a7c      	ldr	r2, [pc, #496]	@ (81042ac <HAL_DMA_IRQHandler+0xc7c>)
 81040bc:	4293      	cmp	r3, r2
 81040be:	d040      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 81040c0:	687b      	ldr	r3, [r7, #4]
 81040c2:	681b      	ldr	r3, [r3, #0]
 81040c4:	4a7a      	ldr	r2, [pc, #488]	@ (81042b0 <HAL_DMA_IRQHandler+0xc80>)
 81040c6:	4293      	cmp	r3, r2
 81040c8:	d03b      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 81040ca:	687b      	ldr	r3, [r7, #4]
 81040cc:	681b      	ldr	r3, [r3, #0]
 81040ce:	4a79      	ldr	r2, [pc, #484]	@ (81042b4 <HAL_DMA_IRQHandler+0xc84>)
 81040d0:	4293      	cmp	r3, r2
 81040d2:	d036      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 81040d4:	687b      	ldr	r3, [r7, #4]
 81040d6:	681b      	ldr	r3, [r3, #0]
 81040d8:	4a77      	ldr	r2, [pc, #476]	@ (81042b8 <HAL_DMA_IRQHandler+0xc88>)
 81040da:	4293      	cmp	r3, r2
 81040dc:	d031      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 81040de:	687b      	ldr	r3, [r7, #4]
 81040e0:	681b      	ldr	r3, [r3, #0]
 81040e2:	4a76      	ldr	r2, [pc, #472]	@ (81042bc <HAL_DMA_IRQHandler+0xc8c>)
 81040e4:	4293      	cmp	r3, r2
 81040e6:	d02c      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 81040e8:	687b      	ldr	r3, [r7, #4]
 81040ea:	681b      	ldr	r3, [r3, #0]
 81040ec:	4a74      	ldr	r2, [pc, #464]	@ (81042c0 <HAL_DMA_IRQHandler+0xc90>)
 81040ee:	4293      	cmp	r3, r2
 81040f0:	d027      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 81040f2:	687b      	ldr	r3, [r7, #4]
 81040f4:	681b      	ldr	r3, [r3, #0]
 81040f6:	4a73      	ldr	r2, [pc, #460]	@ (81042c4 <HAL_DMA_IRQHandler+0xc94>)
 81040f8:	4293      	cmp	r3, r2
 81040fa:	d022      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 81040fc:	687b      	ldr	r3, [r7, #4]
 81040fe:	681b      	ldr	r3, [r3, #0]
 8104100:	4a71      	ldr	r2, [pc, #452]	@ (81042c8 <HAL_DMA_IRQHandler+0xc98>)
 8104102:	4293      	cmp	r3, r2
 8104104:	d01d      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 8104106:	687b      	ldr	r3, [r7, #4]
 8104108:	681b      	ldr	r3, [r3, #0]
 810410a:	4a70      	ldr	r2, [pc, #448]	@ (81042cc <HAL_DMA_IRQHandler+0xc9c>)
 810410c:	4293      	cmp	r3, r2
 810410e:	d018      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 8104110:	687b      	ldr	r3, [r7, #4]
 8104112:	681b      	ldr	r3, [r3, #0]
 8104114:	4a6e      	ldr	r2, [pc, #440]	@ (81042d0 <HAL_DMA_IRQHandler+0xca0>)
 8104116:	4293      	cmp	r3, r2
 8104118:	d013      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 810411a:	687b      	ldr	r3, [r7, #4]
 810411c:	681b      	ldr	r3, [r3, #0]
 810411e:	4a6d      	ldr	r2, [pc, #436]	@ (81042d4 <HAL_DMA_IRQHandler+0xca4>)
 8104120:	4293      	cmp	r3, r2
 8104122:	d00e      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 8104124:	687b      	ldr	r3, [r7, #4]
 8104126:	681b      	ldr	r3, [r3, #0]
 8104128:	4a6b      	ldr	r2, [pc, #428]	@ (81042d8 <HAL_DMA_IRQHandler+0xca8>)
 810412a:	4293      	cmp	r3, r2
 810412c:	d009      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 810412e:	687b      	ldr	r3, [r7, #4]
 8104130:	681b      	ldr	r3, [r3, #0]
 8104132:	4a6a      	ldr	r2, [pc, #424]	@ (81042dc <HAL_DMA_IRQHandler+0xcac>)
 8104134:	4293      	cmp	r3, r2
 8104136:	d004      	beq.n	8104142 <HAL_DMA_IRQHandler+0xb12>
 8104138:	687b      	ldr	r3, [r7, #4]
 810413a:	681b      	ldr	r3, [r3, #0]
 810413c:	4a68      	ldr	r2, [pc, #416]	@ (81042e0 <HAL_DMA_IRQHandler+0xcb0>)
 810413e:	4293      	cmp	r3, r2
 8104140:	d108      	bne.n	8104154 <HAL_DMA_IRQHandler+0xb24>
 8104142:	687b      	ldr	r3, [r7, #4]
 8104144:	681b      	ldr	r3, [r3, #0]
 8104146:	681a      	ldr	r2, [r3, #0]
 8104148:	687b      	ldr	r3, [r7, #4]
 810414a:	681b      	ldr	r3, [r3, #0]
 810414c:	f022 0208 	bic.w	r2, r2, #8
 8104150:	601a      	str	r2, [r3, #0]
 8104152:	e007      	b.n	8104164 <HAL_DMA_IRQHandler+0xb34>
 8104154:	687b      	ldr	r3, [r7, #4]
 8104156:	681b      	ldr	r3, [r3, #0]
 8104158:	681a      	ldr	r2, [r3, #0]
 810415a:	687b      	ldr	r3, [r7, #4]
 810415c:	681b      	ldr	r3, [r3, #0]
 810415e:	f022 0204 	bic.w	r2, r2, #4
 8104162:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8104164:	687b      	ldr	r3, [r7, #4]
 8104166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104168:	2b00      	cmp	r3, #0
 810416a:	f000 8165 	beq.w	8104438 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 810416e:	687b      	ldr	r3, [r7, #4]
 8104170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8104172:	6878      	ldr	r0, [r7, #4]
 8104174:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104176:	e15f      	b.n	8104438 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8104178:	687b      	ldr	r3, [r7, #4]
 810417a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810417c:	f003 031f 	and.w	r3, r3, #31
 8104180:	2202      	movs	r2, #2
 8104182:	409a      	lsls	r2, r3
 8104184:	697b      	ldr	r3, [r7, #20]
 8104186:	4013      	ands	r3, r2
 8104188:	2b00      	cmp	r3, #0
 810418a:	f000 80c5 	beq.w	8104318 <HAL_DMA_IRQHandler+0xce8>
 810418e:	693b      	ldr	r3, [r7, #16]
 8104190:	f003 0302 	and.w	r3, r3, #2
 8104194:	2b00      	cmp	r3, #0
 8104196:	f000 80bf 	beq.w	8104318 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 810419a:	687b      	ldr	r3, [r7, #4]
 810419c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810419e:	f003 031f 	and.w	r3, r3, #31
 81041a2:	2202      	movs	r2, #2
 81041a4:	409a      	lsls	r2, r3
 81041a6:	69fb      	ldr	r3, [r7, #28]
 81041a8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81041aa:	693b      	ldr	r3, [r7, #16]
 81041ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 81041b0:	2b00      	cmp	r3, #0
 81041b2:	d018      	beq.n	81041e6 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 81041b4:	693b      	ldr	r3, [r7, #16]
 81041b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 81041ba:	2b00      	cmp	r3, #0
 81041bc:	d109      	bne.n	81041d2 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 81041be:	687b      	ldr	r3, [r7, #4]
 81041c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81041c2:	2b00      	cmp	r3, #0
 81041c4:	f000 813a 	beq.w	810443c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 81041c8:	687b      	ldr	r3, [r7, #4]
 81041ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81041cc:	6878      	ldr	r0, [r7, #4]
 81041ce:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81041d0:	e134      	b.n	810443c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 81041d2:	687b      	ldr	r3, [r7, #4]
 81041d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81041d6:	2b00      	cmp	r3, #0
 81041d8:	f000 8130 	beq.w	810443c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 81041dc:	687b      	ldr	r3, [r7, #4]
 81041de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 81041e0:	6878      	ldr	r0, [r7, #4]
 81041e2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 81041e4:	e12a      	b.n	810443c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 81041e6:	693b      	ldr	r3, [r7, #16]
 81041e8:	f003 0320 	and.w	r3, r3, #32
 81041ec:	2b00      	cmp	r3, #0
 81041ee:	f040 8089 	bne.w	8104304 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 81041f2:	687b      	ldr	r3, [r7, #4]
 81041f4:	681b      	ldr	r3, [r3, #0]
 81041f6:	4a2b      	ldr	r2, [pc, #172]	@ (81042a4 <HAL_DMA_IRQHandler+0xc74>)
 81041f8:	4293      	cmp	r3, r2
 81041fa:	d04a      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 81041fc:	687b      	ldr	r3, [r7, #4]
 81041fe:	681b      	ldr	r3, [r3, #0]
 8104200:	4a29      	ldr	r2, [pc, #164]	@ (81042a8 <HAL_DMA_IRQHandler+0xc78>)
 8104202:	4293      	cmp	r3, r2
 8104204:	d045      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 8104206:	687b      	ldr	r3, [r7, #4]
 8104208:	681b      	ldr	r3, [r3, #0]
 810420a:	4a28      	ldr	r2, [pc, #160]	@ (81042ac <HAL_DMA_IRQHandler+0xc7c>)
 810420c:	4293      	cmp	r3, r2
 810420e:	d040      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 8104210:	687b      	ldr	r3, [r7, #4]
 8104212:	681b      	ldr	r3, [r3, #0]
 8104214:	4a26      	ldr	r2, [pc, #152]	@ (81042b0 <HAL_DMA_IRQHandler+0xc80>)
 8104216:	4293      	cmp	r3, r2
 8104218:	d03b      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 810421a:	687b      	ldr	r3, [r7, #4]
 810421c:	681b      	ldr	r3, [r3, #0]
 810421e:	4a25      	ldr	r2, [pc, #148]	@ (81042b4 <HAL_DMA_IRQHandler+0xc84>)
 8104220:	4293      	cmp	r3, r2
 8104222:	d036      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 8104224:	687b      	ldr	r3, [r7, #4]
 8104226:	681b      	ldr	r3, [r3, #0]
 8104228:	4a23      	ldr	r2, [pc, #140]	@ (81042b8 <HAL_DMA_IRQHandler+0xc88>)
 810422a:	4293      	cmp	r3, r2
 810422c:	d031      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 810422e:	687b      	ldr	r3, [r7, #4]
 8104230:	681b      	ldr	r3, [r3, #0]
 8104232:	4a22      	ldr	r2, [pc, #136]	@ (81042bc <HAL_DMA_IRQHandler+0xc8c>)
 8104234:	4293      	cmp	r3, r2
 8104236:	d02c      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 8104238:	687b      	ldr	r3, [r7, #4]
 810423a:	681b      	ldr	r3, [r3, #0]
 810423c:	4a20      	ldr	r2, [pc, #128]	@ (81042c0 <HAL_DMA_IRQHandler+0xc90>)
 810423e:	4293      	cmp	r3, r2
 8104240:	d027      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 8104242:	687b      	ldr	r3, [r7, #4]
 8104244:	681b      	ldr	r3, [r3, #0]
 8104246:	4a1f      	ldr	r2, [pc, #124]	@ (81042c4 <HAL_DMA_IRQHandler+0xc94>)
 8104248:	4293      	cmp	r3, r2
 810424a:	d022      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 810424c:	687b      	ldr	r3, [r7, #4]
 810424e:	681b      	ldr	r3, [r3, #0]
 8104250:	4a1d      	ldr	r2, [pc, #116]	@ (81042c8 <HAL_DMA_IRQHandler+0xc98>)
 8104252:	4293      	cmp	r3, r2
 8104254:	d01d      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 8104256:	687b      	ldr	r3, [r7, #4]
 8104258:	681b      	ldr	r3, [r3, #0]
 810425a:	4a1c      	ldr	r2, [pc, #112]	@ (81042cc <HAL_DMA_IRQHandler+0xc9c>)
 810425c:	4293      	cmp	r3, r2
 810425e:	d018      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 8104260:	687b      	ldr	r3, [r7, #4]
 8104262:	681b      	ldr	r3, [r3, #0]
 8104264:	4a1a      	ldr	r2, [pc, #104]	@ (81042d0 <HAL_DMA_IRQHandler+0xca0>)
 8104266:	4293      	cmp	r3, r2
 8104268:	d013      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 810426a:	687b      	ldr	r3, [r7, #4]
 810426c:	681b      	ldr	r3, [r3, #0]
 810426e:	4a19      	ldr	r2, [pc, #100]	@ (81042d4 <HAL_DMA_IRQHandler+0xca4>)
 8104270:	4293      	cmp	r3, r2
 8104272:	d00e      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 8104274:	687b      	ldr	r3, [r7, #4]
 8104276:	681b      	ldr	r3, [r3, #0]
 8104278:	4a17      	ldr	r2, [pc, #92]	@ (81042d8 <HAL_DMA_IRQHandler+0xca8>)
 810427a:	4293      	cmp	r3, r2
 810427c:	d009      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 810427e:	687b      	ldr	r3, [r7, #4]
 8104280:	681b      	ldr	r3, [r3, #0]
 8104282:	4a16      	ldr	r2, [pc, #88]	@ (81042dc <HAL_DMA_IRQHandler+0xcac>)
 8104284:	4293      	cmp	r3, r2
 8104286:	d004      	beq.n	8104292 <HAL_DMA_IRQHandler+0xc62>
 8104288:	687b      	ldr	r3, [r7, #4]
 810428a:	681b      	ldr	r3, [r3, #0]
 810428c:	4a14      	ldr	r2, [pc, #80]	@ (81042e0 <HAL_DMA_IRQHandler+0xcb0>)
 810428e:	4293      	cmp	r3, r2
 8104290:	d128      	bne.n	81042e4 <HAL_DMA_IRQHandler+0xcb4>
 8104292:	687b      	ldr	r3, [r7, #4]
 8104294:	681b      	ldr	r3, [r3, #0]
 8104296:	681a      	ldr	r2, [r3, #0]
 8104298:	687b      	ldr	r3, [r7, #4]
 810429a:	681b      	ldr	r3, [r3, #0]
 810429c:	f022 0214 	bic.w	r2, r2, #20
 81042a0:	601a      	str	r2, [r3, #0]
 81042a2:	e027      	b.n	81042f4 <HAL_DMA_IRQHandler+0xcc4>
 81042a4:	40020010 	.word	0x40020010
 81042a8:	40020028 	.word	0x40020028
 81042ac:	40020040 	.word	0x40020040
 81042b0:	40020058 	.word	0x40020058
 81042b4:	40020070 	.word	0x40020070
 81042b8:	40020088 	.word	0x40020088
 81042bc:	400200a0 	.word	0x400200a0
 81042c0:	400200b8 	.word	0x400200b8
 81042c4:	40020410 	.word	0x40020410
 81042c8:	40020428 	.word	0x40020428
 81042cc:	40020440 	.word	0x40020440
 81042d0:	40020458 	.word	0x40020458
 81042d4:	40020470 	.word	0x40020470
 81042d8:	40020488 	.word	0x40020488
 81042dc:	400204a0 	.word	0x400204a0
 81042e0:	400204b8 	.word	0x400204b8
 81042e4:	687b      	ldr	r3, [r7, #4]
 81042e6:	681b      	ldr	r3, [r3, #0]
 81042e8:	681a      	ldr	r2, [r3, #0]
 81042ea:	687b      	ldr	r3, [r7, #4]
 81042ec:	681b      	ldr	r3, [r3, #0]
 81042ee:	f022 020a 	bic.w	r2, r2, #10
 81042f2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 81042f4:	687b      	ldr	r3, [r7, #4]
 81042f6:	2201      	movs	r2, #1
 81042f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 81042fc:	687b      	ldr	r3, [r7, #4]
 81042fe:	2200      	movs	r2, #0
 8104300:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8104304:	687b      	ldr	r3, [r7, #4]
 8104306:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104308:	2b00      	cmp	r3, #0
 810430a:	f000 8097 	beq.w	810443c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 810430e:	687b      	ldr	r3, [r7, #4]
 8104310:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8104312:	6878      	ldr	r0, [r7, #4]
 8104314:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104316:	e091      	b.n	810443c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8104318:	687b      	ldr	r3, [r7, #4]
 810431a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 810431c:	f003 031f 	and.w	r3, r3, #31
 8104320:	2208      	movs	r2, #8
 8104322:	409a      	lsls	r2, r3
 8104324:	697b      	ldr	r3, [r7, #20]
 8104326:	4013      	ands	r3, r2
 8104328:	2b00      	cmp	r3, #0
 810432a:	f000 8088 	beq.w	810443e <HAL_DMA_IRQHandler+0xe0e>
 810432e:	693b      	ldr	r3, [r7, #16]
 8104330:	f003 0308 	and.w	r3, r3, #8
 8104334:	2b00      	cmp	r3, #0
 8104336:	f000 8082 	beq.w	810443e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 810433a:	687b      	ldr	r3, [r7, #4]
 810433c:	681b      	ldr	r3, [r3, #0]
 810433e:	4a41      	ldr	r2, [pc, #260]	@ (8104444 <HAL_DMA_IRQHandler+0xe14>)
 8104340:	4293      	cmp	r3, r2
 8104342:	d04a      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 8104344:	687b      	ldr	r3, [r7, #4]
 8104346:	681b      	ldr	r3, [r3, #0]
 8104348:	4a3f      	ldr	r2, [pc, #252]	@ (8104448 <HAL_DMA_IRQHandler+0xe18>)
 810434a:	4293      	cmp	r3, r2
 810434c:	d045      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 810434e:	687b      	ldr	r3, [r7, #4]
 8104350:	681b      	ldr	r3, [r3, #0]
 8104352:	4a3e      	ldr	r2, [pc, #248]	@ (810444c <HAL_DMA_IRQHandler+0xe1c>)
 8104354:	4293      	cmp	r3, r2
 8104356:	d040      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 8104358:	687b      	ldr	r3, [r7, #4]
 810435a:	681b      	ldr	r3, [r3, #0]
 810435c:	4a3c      	ldr	r2, [pc, #240]	@ (8104450 <HAL_DMA_IRQHandler+0xe20>)
 810435e:	4293      	cmp	r3, r2
 8104360:	d03b      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 8104362:	687b      	ldr	r3, [r7, #4]
 8104364:	681b      	ldr	r3, [r3, #0]
 8104366:	4a3b      	ldr	r2, [pc, #236]	@ (8104454 <HAL_DMA_IRQHandler+0xe24>)
 8104368:	4293      	cmp	r3, r2
 810436a:	d036      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 810436c:	687b      	ldr	r3, [r7, #4]
 810436e:	681b      	ldr	r3, [r3, #0]
 8104370:	4a39      	ldr	r2, [pc, #228]	@ (8104458 <HAL_DMA_IRQHandler+0xe28>)
 8104372:	4293      	cmp	r3, r2
 8104374:	d031      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 8104376:	687b      	ldr	r3, [r7, #4]
 8104378:	681b      	ldr	r3, [r3, #0]
 810437a:	4a38      	ldr	r2, [pc, #224]	@ (810445c <HAL_DMA_IRQHandler+0xe2c>)
 810437c:	4293      	cmp	r3, r2
 810437e:	d02c      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 8104380:	687b      	ldr	r3, [r7, #4]
 8104382:	681b      	ldr	r3, [r3, #0]
 8104384:	4a36      	ldr	r2, [pc, #216]	@ (8104460 <HAL_DMA_IRQHandler+0xe30>)
 8104386:	4293      	cmp	r3, r2
 8104388:	d027      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 810438a:	687b      	ldr	r3, [r7, #4]
 810438c:	681b      	ldr	r3, [r3, #0]
 810438e:	4a35      	ldr	r2, [pc, #212]	@ (8104464 <HAL_DMA_IRQHandler+0xe34>)
 8104390:	4293      	cmp	r3, r2
 8104392:	d022      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 8104394:	687b      	ldr	r3, [r7, #4]
 8104396:	681b      	ldr	r3, [r3, #0]
 8104398:	4a33      	ldr	r2, [pc, #204]	@ (8104468 <HAL_DMA_IRQHandler+0xe38>)
 810439a:	4293      	cmp	r3, r2
 810439c:	d01d      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 810439e:	687b      	ldr	r3, [r7, #4]
 81043a0:	681b      	ldr	r3, [r3, #0]
 81043a2:	4a32      	ldr	r2, [pc, #200]	@ (810446c <HAL_DMA_IRQHandler+0xe3c>)
 81043a4:	4293      	cmp	r3, r2
 81043a6:	d018      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 81043a8:	687b      	ldr	r3, [r7, #4]
 81043aa:	681b      	ldr	r3, [r3, #0]
 81043ac:	4a30      	ldr	r2, [pc, #192]	@ (8104470 <HAL_DMA_IRQHandler+0xe40>)
 81043ae:	4293      	cmp	r3, r2
 81043b0:	d013      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 81043b2:	687b      	ldr	r3, [r7, #4]
 81043b4:	681b      	ldr	r3, [r3, #0]
 81043b6:	4a2f      	ldr	r2, [pc, #188]	@ (8104474 <HAL_DMA_IRQHandler+0xe44>)
 81043b8:	4293      	cmp	r3, r2
 81043ba:	d00e      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 81043bc:	687b      	ldr	r3, [r7, #4]
 81043be:	681b      	ldr	r3, [r3, #0]
 81043c0:	4a2d      	ldr	r2, [pc, #180]	@ (8104478 <HAL_DMA_IRQHandler+0xe48>)
 81043c2:	4293      	cmp	r3, r2
 81043c4:	d009      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 81043c6:	687b      	ldr	r3, [r7, #4]
 81043c8:	681b      	ldr	r3, [r3, #0]
 81043ca:	4a2c      	ldr	r2, [pc, #176]	@ (810447c <HAL_DMA_IRQHandler+0xe4c>)
 81043cc:	4293      	cmp	r3, r2
 81043ce:	d004      	beq.n	81043da <HAL_DMA_IRQHandler+0xdaa>
 81043d0:	687b      	ldr	r3, [r7, #4]
 81043d2:	681b      	ldr	r3, [r3, #0]
 81043d4:	4a2a      	ldr	r2, [pc, #168]	@ (8104480 <HAL_DMA_IRQHandler+0xe50>)
 81043d6:	4293      	cmp	r3, r2
 81043d8:	d108      	bne.n	81043ec <HAL_DMA_IRQHandler+0xdbc>
 81043da:	687b      	ldr	r3, [r7, #4]
 81043dc:	681b      	ldr	r3, [r3, #0]
 81043de:	681a      	ldr	r2, [r3, #0]
 81043e0:	687b      	ldr	r3, [r7, #4]
 81043e2:	681b      	ldr	r3, [r3, #0]
 81043e4:	f022 021c 	bic.w	r2, r2, #28
 81043e8:	601a      	str	r2, [r3, #0]
 81043ea:	e007      	b.n	81043fc <HAL_DMA_IRQHandler+0xdcc>
 81043ec:	687b      	ldr	r3, [r7, #4]
 81043ee:	681b      	ldr	r3, [r3, #0]
 81043f0:	681a      	ldr	r2, [r3, #0]
 81043f2:	687b      	ldr	r3, [r7, #4]
 81043f4:	681b      	ldr	r3, [r3, #0]
 81043f6:	f022 020e 	bic.w	r2, r2, #14
 81043fa:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 81043fc:	687b      	ldr	r3, [r7, #4]
 81043fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104400:	f003 031f 	and.w	r3, r3, #31
 8104404:	2201      	movs	r2, #1
 8104406:	409a      	lsls	r2, r3
 8104408:	69fb      	ldr	r3, [r7, #28]
 810440a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 810440c:	687b      	ldr	r3, [r7, #4]
 810440e:	2201      	movs	r2, #1
 8104410:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8104412:	687b      	ldr	r3, [r7, #4]
 8104414:	2201      	movs	r2, #1
 8104416:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 810441a:	687b      	ldr	r3, [r7, #4]
 810441c:	2200      	movs	r2, #0
 810441e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8104422:	687b      	ldr	r3, [r7, #4]
 8104424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8104426:	2b00      	cmp	r3, #0
 8104428:	d009      	beq.n	810443e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 810442a:	687b      	ldr	r3, [r7, #4]
 810442c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810442e:	6878      	ldr	r0, [r7, #4]
 8104430:	4798      	blx	r3
 8104432:	e004      	b.n	810443e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8104434:	bf00      	nop
 8104436:	e002      	b.n	810443e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8104438:	bf00      	nop
 810443a:	e000      	b.n	810443e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 810443c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 810443e:	3728      	adds	r7, #40	@ 0x28
 8104440:	46bd      	mov	sp, r7
 8104442:	bd80      	pop	{r7, pc}
 8104444:	40020010 	.word	0x40020010
 8104448:	40020028 	.word	0x40020028
 810444c:	40020040 	.word	0x40020040
 8104450:	40020058 	.word	0x40020058
 8104454:	40020070 	.word	0x40020070
 8104458:	40020088 	.word	0x40020088
 810445c:	400200a0 	.word	0x400200a0
 8104460:	400200b8 	.word	0x400200b8
 8104464:	40020410 	.word	0x40020410
 8104468:	40020428 	.word	0x40020428
 810446c:	40020440 	.word	0x40020440
 8104470:	40020458 	.word	0x40020458
 8104474:	40020470 	.word	0x40020470
 8104478:	40020488 	.word	0x40020488
 810447c:	400204a0 	.word	0x400204a0
 8104480:	400204b8 	.word	0x400204b8

08104484 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8104484:	b480      	push	{r7}
 8104486:	b087      	sub	sp, #28
 8104488:	af00      	add	r7, sp, #0
 810448a:	60f8      	str	r0, [r7, #12]
 810448c:	60b9      	str	r1, [r7, #8]
 810448e:	607a      	str	r2, [r7, #4]
 8104490:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8104492:	68fb      	ldr	r3, [r7, #12]
 8104494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8104496:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8104498:	68fb      	ldr	r3, [r7, #12]
 810449a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810449c:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 810449e:	68fb      	ldr	r3, [r7, #12]
 81044a0:	681b      	ldr	r3, [r3, #0]
 81044a2:	4a7f      	ldr	r2, [pc, #508]	@ (81046a0 <DMA_SetConfig+0x21c>)
 81044a4:	4293      	cmp	r3, r2
 81044a6:	d072      	beq.n	810458e <DMA_SetConfig+0x10a>
 81044a8:	68fb      	ldr	r3, [r7, #12]
 81044aa:	681b      	ldr	r3, [r3, #0]
 81044ac:	4a7d      	ldr	r2, [pc, #500]	@ (81046a4 <DMA_SetConfig+0x220>)
 81044ae:	4293      	cmp	r3, r2
 81044b0:	d06d      	beq.n	810458e <DMA_SetConfig+0x10a>
 81044b2:	68fb      	ldr	r3, [r7, #12]
 81044b4:	681b      	ldr	r3, [r3, #0]
 81044b6:	4a7c      	ldr	r2, [pc, #496]	@ (81046a8 <DMA_SetConfig+0x224>)
 81044b8:	4293      	cmp	r3, r2
 81044ba:	d068      	beq.n	810458e <DMA_SetConfig+0x10a>
 81044bc:	68fb      	ldr	r3, [r7, #12]
 81044be:	681b      	ldr	r3, [r3, #0]
 81044c0:	4a7a      	ldr	r2, [pc, #488]	@ (81046ac <DMA_SetConfig+0x228>)
 81044c2:	4293      	cmp	r3, r2
 81044c4:	d063      	beq.n	810458e <DMA_SetConfig+0x10a>
 81044c6:	68fb      	ldr	r3, [r7, #12]
 81044c8:	681b      	ldr	r3, [r3, #0]
 81044ca:	4a79      	ldr	r2, [pc, #484]	@ (81046b0 <DMA_SetConfig+0x22c>)
 81044cc:	4293      	cmp	r3, r2
 81044ce:	d05e      	beq.n	810458e <DMA_SetConfig+0x10a>
 81044d0:	68fb      	ldr	r3, [r7, #12]
 81044d2:	681b      	ldr	r3, [r3, #0]
 81044d4:	4a77      	ldr	r2, [pc, #476]	@ (81046b4 <DMA_SetConfig+0x230>)
 81044d6:	4293      	cmp	r3, r2
 81044d8:	d059      	beq.n	810458e <DMA_SetConfig+0x10a>
 81044da:	68fb      	ldr	r3, [r7, #12]
 81044dc:	681b      	ldr	r3, [r3, #0]
 81044de:	4a76      	ldr	r2, [pc, #472]	@ (81046b8 <DMA_SetConfig+0x234>)
 81044e0:	4293      	cmp	r3, r2
 81044e2:	d054      	beq.n	810458e <DMA_SetConfig+0x10a>
 81044e4:	68fb      	ldr	r3, [r7, #12]
 81044e6:	681b      	ldr	r3, [r3, #0]
 81044e8:	4a74      	ldr	r2, [pc, #464]	@ (81046bc <DMA_SetConfig+0x238>)
 81044ea:	4293      	cmp	r3, r2
 81044ec:	d04f      	beq.n	810458e <DMA_SetConfig+0x10a>
 81044ee:	68fb      	ldr	r3, [r7, #12]
 81044f0:	681b      	ldr	r3, [r3, #0]
 81044f2:	4a73      	ldr	r2, [pc, #460]	@ (81046c0 <DMA_SetConfig+0x23c>)
 81044f4:	4293      	cmp	r3, r2
 81044f6:	d04a      	beq.n	810458e <DMA_SetConfig+0x10a>
 81044f8:	68fb      	ldr	r3, [r7, #12]
 81044fa:	681b      	ldr	r3, [r3, #0]
 81044fc:	4a71      	ldr	r2, [pc, #452]	@ (81046c4 <DMA_SetConfig+0x240>)
 81044fe:	4293      	cmp	r3, r2
 8104500:	d045      	beq.n	810458e <DMA_SetConfig+0x10a>
 8104502:	68fb      	ldr	r3, [r7, #12]
 8104504:	681b      	ldr	r3, [r3, #0]
 8104506:	4a70      	ldr	r2, [pc, #448]	@ (81046c8 <DMA_SetConfig+0x244>)
 8104508:	4293      	cmp	r3, r2
 810450a:	d040      	beq.n	810458e <DMA_SetConfig+0x10a>
 810450c:	68fb      	ldr	r3, [r7, #12]
 810450e:	681b      	ldr	r3, [r3, #0]
 8104510:	4a6e      	ldr	r2, [pc, #440]	@ (81046cc <DMA_SetConfig+0x248>)
 8104512:	4293      	cmp	r3, r2
 8104514:	d03b      	beq.n	810458e <DMA_SetConfig+0x10a>
 8104516:	68fb      	ldr	r3, [r7, #12]
 8104518:	681b      	ldr	r3, [r3, #0]
 810451a:	4a6d      	ldr	r2, [pc, #436]	@ (81046d0 <DMA_SetConfig+0x24c>)
 810451c:	4293      	cmp	r3, r2
 810451e:	d036      	beq.n	810458e <DMA_SetConfig+0x10a>
 8104520:	68fb      	ldr	r3, [r7, #12]
 8104522:	681b      	ldr	r3, [r3, #0]
 8104524:	4a6b      	ldr	r2, [pc, #428]	@ (81046d4 <DMA_SetConfig+0x250>)
 8104526:	4293      	cmp	r3, r2
 8104528:	d031      	beq.n	810458e <DMA_SetConfig+0x10a>
 810452a:	68fb      	ldr	r3, [r7, #12]
 810452c:	681b      	ldr	r3, [r3, #0]
 810452e:	4a6a      	ldr	r2, [pc, #424]	@ (81046d8 <DMA_SetConfig+0x254>)
 8104530:	4293      	cmp	r3, r2
 8104532:	d02c      	beq.n	810458e <DMA_SetConfig+0x10a>
 8104534:	68fb      	ldr	r3, [r7, #12]
 8104536:	681b      	ldr	r3, [r3, #0]
 8104538:	4a68      	ldr	r2, [pc, #416]	@ (81046dc <DMA_SetConfig+0x258>)
 810453a:	4293      	cmp	r3, r2
 810453c:	d027      	beq.n	810458e <DMA_SetConfig+0x10a>
 810453e:	68fb      	ldr	r3, [r7, #12]
 8104540:	681b      	ldr	r3, [r3, #0]
 8104542:	4a67      	ldr	r2, [pc, #412]	@ (81046e0 <DMA_SetConfig+0x25c>)
 8104544:	4293      	cmp	r3, r2
 8104546:	d022      	beq.n	810458e <DMA_SetConfig+0x10a>
 8104548:	68fb      	ldr	r3, [r7, #12]
 810454a:	681b      	ldr	r3, [r3, #0]
 810454c:	4a65      	ldr	r2, [pc, #404]	@ (81046e4 <DMA_SetConfig+0x260>)
 810454e:	4293      	cmp	r3, r2
 8104550:	d01d      	beq.n	810458e <DMA_SetConfig+0x10a>
 8104552:	68fb      	ldr	r3, [r7, #12]
 8104554:	681b      	ldr	r3, [r3, #0]
 8104556:	4a64      	ldr	r2, [pc, #400]	@ (81046e8 <DMA_SetConfig+0x264>)
 8104558:	4293      	cmp	r3, r2
 810455a:	d018      	beq.n	810458e <DMA_SetConfig+0x10a>
 810455c:	68fb      	ldr	r3, [r7, #12]
 810455e:	681b      	ldr	r3, [r3, #0]
 8104560:	4a62      	ldr	r2, [pc, #392]	@ (81046ec <DMA_SetConfig+0x268>)
 8104562:	4293      	cmp	r3, r2
 8104564:	d013      	beq.n	810458e <DMA_SetConfig+0x10a>
 8104566:	68fb      	ldr	r3, [r7, #12]
 8104568:	681b      	ldr	r3, [r3, #0]
 810456a:	4a61      	ldr	r2, [pc, #388]	@ (81046f0 <DMA_SetConfig+0x26c>)
 810456c:	4293      	cmp	r3, r2
 810456e:	d00e      	beq.n	810458e <DMA_SetConfig+0x10a>
 8104570:	68fb      	ldr	r3, [r7, #12]
 8104572:	681b      	ldr	r3, [r3, #0]
 8104574:	4a5f      	ldr	r2, [pc, #380]	@ (81046f4 <DMA_SetConfig+0x270>)
 8104576:	4293      	cmp	r3, r2
 8104578:	d009      	beq.n	810458e <DMA_SetConfig+0x10a>
 810457a:	68fb      	ldr	r3, [r7, #12]
 810457c:	681b      	ldr	r3, [r3, #0]
 810457e:	4a5e      	ldr	r2, [pc, #376]	@ (81046f8 <DMA_SetConfig+0x274>)
 8104580:	4293      	cmp	r3, r2
 8104582:	d004      	beq.n	810458e <DMA_SetConfig+0x10a>
 8104584:	68fb      	ldr	r3, [r7, #12]
 8104586:	681b      	ldr	r3, [r3, #0]
 8104588:	4a5c      	ldr	r2, [pc, #368]	@ (81046fc <DMA_SetConfig+0x278>)
 810458a:	4293      	cmp	r3, r2
 810458c:	d101      	bne.n	8104592 <DMA_SetConfig+0x10e>
 810458e:	2301      	movs	r3, #1
 8104590:	e000      	b.n	8104594 <DMA_SetConfig+0x110>
 8104592:	2300      	movs	r3, #0
 8104594:	2b00      	cmp	r3, #0
 8104596:	d00d      	beq.n	81045b4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8104598:	68fb      	ldr	r3, [r7, #12]
 810459a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 810459c:	68fa      	ldr	r2, [r7, #12]
 810459e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 81045a0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 81045a2:	68fb      	ldr	r3, [r7, #12]
 81045a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 81045a6:	2b00      	cmp	r3, #0
 81045a8:	d004      	beq.n	81045b4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 81045aa:	68fb      	ldr	r3, [r7, #12]
 81045ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81045ae:	68fa      	ldr	r2, [r7, #12]
 81045b0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 81045b2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81045b4:	68fb      	ldr	r3, [r7, #12]
 81045b6:	681b      	ldr	r3, [r3, #0]
 81045b8:	4a39      	ldr	r2, [pc, #228]	@ (81046a0 <DMA_SetConfig+0x21c>)
 81045ba:	4293      	cmp	r3, r2
 81045bc:	d04a      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 81045be:	68fb      	ldr	r3, [r7, #12]
 81045c0:	681b      	ldr	r3, [r3, #0]
 81045c2:	4a38      	ldr	r2, [pc, #224]	@ (81046a4 <DMA_SetConfig+0x220>)
 81045c4:	4293      	cmp	r3, r2
 81045c6:	d045      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 81045c8:	68fb      	ldr	r3, [r7, #12]
 81045ca:	681b      	ldr	r3, [r3, #0]
 81045cc:	4a36      	ldr	r2, [pc, #216]	@ (81046a8 <DMA_SetConfig+0x224>)
 81045ce:	4293      	cmp	r3, r2
 81045d0:	d040      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 81045d2:	68fb      	ldr	r3, [r7, #12]
 81045d4:	681b      	ldr	r3, [r3, #0]
 81045d6:	4a35      	ldr	r2, [pc, #212]	@ (81046ac <DMA_SetConfig+0x228>)
 81045d8:	4293      	cmp	r3, r2
 81045da:	d03b      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 81045dc:	68fb      	ldr	r3, [r7, #12]
 81045de:	681b      	ldr	r3, [r3, #0]
 81045e0:	4a33      	ldr	r2, [pc, #204]	@ (81046b0 <DMA_SetConfig+0x22c>)
 81045e2:	4293      	cmp	r3, r2
 81045e4:	d036      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 81045e6:	68fb      	ldr	r3, [r7, #12]
 81045e8:	681b      	ldr	r3, [r3, #0]
 81045ea:	4a32      	ldr	r2, [pc, #200]	@ (81046b4 <DMA_SetConfig+0x230>)
 81045ec:	4293      	cmp	r3, r2
 81045ee:	d031      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 81045f0:	68fb      	ldr	r3, [r7, #12]
 81045f2:	681b      	ldr	r3, [r3, #0]
 81045f4:	4a30      	ldr	r2, [pc, #192]	@ (81046b8 <DMA_SetConfig+0x234>)
 81045f6:	4293      	cmp	r3, r2
 81045f8:	d02c      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 81045fa:	68fb      	ldr	r3, [r7, #12]
 81045fc:	681b      	ldr	r3, [r3, #0]
 81045fe:	4a2f      	ldr	r2, [pc, #188]	@ (81046bc <DMA_SetConfig+0x238>)
 8104600:	4293      	cmp	r3, r2
 8104602:	d027      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 8104604:	68fb      	ldr	r3, [r7, #12]
 8104606:	681b      	ldr	r3, [r3, #0]
 8104608:	4a2d      	ldr	r2, [pc, #180]	@ (81046c0 <DMA_SetConfig+0x23c>)
 810460a:	4293      	cmp	r3, r2
 810460c:	d022      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 810460e:	68fb      	ldr	r3, [r7, #12]
 8104610:	681b      	ldr	r3, [r3, #0]
 8104612:	4a2c      	ldr	r2, [pc, #176]	@ (81046c4 <DMA_SetConfig+0x240>)
 8104614:	4293      	cmp	r3, r2
 8104616:	d01d      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 8104618:	68fb      	ldr	r3, [r7, #12]
 810461a:	681b      	ldr	r3, [r3, #0]
 810461c:	4a2a      	ldr	r2, [pc, #168]	@ (81046c8 <DMA_SetConfig+0x244>)
 810461e:	4293      	cmp	r3, r2
 8104620:	d018      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 8104622:	68fb      	ldr	r3, [r7, #12]
 8104624:	681b      	ldr	r3, [r3, #0]
 8104626:	4a29      	ldr	r2, [pc, #164]	@ (81046cc <DMA_SetConfig+0x248>)
 8104628:	4293      	cmp	r3, r2
 810462a:	d013      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 810462c:	68fb      	ldr	r3, [r7, #12]
 810462e:	681b      	ldr	r3, [r3, #0]
 8104630:	4a27      	ldr	r2, [pc, #156]	@ (81046d0 <DMA_SetConfig+0x24c>)
 8104632:	4293      	cmp	r3, r2
 8104634:	d00e      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 8104636:	68fb      	ldr	r3, [r7, #12]
 8104638:	681b      	ldr	r3, [r3, #0]
 810463a:	4a26      	ldr	r2, [pc, #152]	@ (81046d4 <DMA_SetConfig+0x250>)
 810463c:	4293      	cmp	r3, r2
 810463e:	d009      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 8104640:	68fb      	ldr	r3, [r7, #12]
 8104642:	681b      	ldr	r3, [r3, #0]
 8104644:	4a24      	ldr	r2, [pc, #144]	@ (81046d8 <DMA_SetConfig+0x254>)
 8104646:	4293      	cmp	r3, r2
 8104648:	d004      	beq.n	8104654 <DMA_SetConfig+0x1d0>
 810464a:	68fb      	ldr	r3, [r7, #12]
 810464c:	681b      	ldr	r3, [r3, #0]
 810464e:	4a23      	ldr	r2, [pc, #140]	@ (81046dc <DMA_SetConfig+0x258>)
 8104650:	4293      	cmp	r3, r2
 8104652:	d101      	bne.n	8104658 <DMA_SetConfig+0x1d4>
 8104654:	2301      	movs	r3, #1
 8104656:	e000      	b.n	810465a <DMA_SetConfig+0x1d6>
 8104658:	2300      	movs	r3, #0
 810465a:	2b00      	cmp	r3, #0
 810465c:	d059      	beq.n	8104712 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 810465e:	68fb      	ldr	r3, [r7, #12]
 8104660:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104662:	f003 031f 	and.w	r3, r3, #31
 8104666:	223f      	movs	r2, #63	@ 0x3f
 8104668:	409a      	lsls	r2, r3
 810466a:	697b      	ldr	r3, [r7, #20]
 810466c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 810466e:	68fb      	ldr	r3, [r7, #12]
 8104670:	681b      	ldr	r3, [r3, #0]
 8104672:	681a      	ldr	r2, [r3, #0]
 8104674:	68fb      	ldr	r3, [r7, #12]
 8104676:	681b      	ldr	r3, [r3, #0]
 8104678:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 810467c:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 810467e:	68fb      	ldr	r3, [r7, #12]
 8104680:	681b      	ldr	r3, [r3, #0]
 8104682:	683a      	ldr	r2, [r7, #0]
 8104684:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8104686:	68fb      	ldr	r3, [r7, #12]
 8104688:	689b      	ldr	r3, [r3, #8]
 810468a:	2b40      	cmp	r3, #64	@ 0x40
 810468c:	d138      	bne.n	8104700 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 810468e:	68fb      	ldr	r3, [r7, #12]
 8104690:	681b      	ldr	r3, [r3, #0]
 8104692:	687a      	ldr	r2, [r7, #4]
 8104694:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8104696:	68fb      	ldr	r3, [r7, #12]
 8104698:	681b      	ldr	r3, [r3, #0]
 810469a:	68ba      	ldr	r2, [r7, #8]
 810469c:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 810469e:	e086      	b.n	81047ae <DMA_SetConfig+0x32a>
 81046a0:	40020010 	.word	0x40020010
 81046a4:	40020028 	.word	0x40020028
 81046a8:	40020040 	.word	0x40020040
 81046ac:	40020058 	.word	0x40020058
 81046b0:	40020070 	.word	0x40020070
 81046b4:	40020088 	.word	0x40020088
 81046b8:	400200a0 	.word	0x400200a0
 81046bc:	400200b8 	.word	0x400200b8
 81046c0:	40020410 	.word	0x40020410
 81046c4:	40020428 	.word	0x40020428
 81046c8:	40020440 	.word	0x40020440
 81046cc:	40020458 	.word	0x40020458
 81046d0:	40020470 	.word	0x40020470
 81046d4:	40020488 	.word	0x40020488
 81046d8:	400204a0 	.word	0x400204a0
 81046dc:	400204b8 	.word	0x400204b8
 81046e0:	58025408 	.word	0x58025408
 81046e4:	5802541c 	.word	0x5802541c
 81046e8:	58025430 	.word	0x58025430
 81046ec:	58025444 	.word	0x58025444
 81046f0:	58025458 	.word	0x58025458
 81046f4:	5802546c 	.word	0x5802546c
 81046f8:	58025480 	.word	0x58025480
 81046fc:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8104700:	68fb      	ldr	r3, [r7, #12]
 8104702:	681b      	ldr	r3, [r3, #0]
 8104704:	68ba      	ldr	r2, [r7, #8]
 8104706:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8104708:	68fb      	ldr	r3, [r7, #12]
 810470a:	681b      	ldr	r3, [r3, #0]
 810470c:	687a      	ldr	r2, [r7, #4]
 810470e:	60da      	str	r2, [r3, #12]
}
 8104710:	e04d      	b.n	81047ae <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8104712:	68fb      	ldr	r3, [r7, #12]
 8104714:	681b      	ldr	r3, [r3, #0]
 8104716:	4a29      	ldr	r2, [pc, #164]	@ (81047bc <DMA_SetConfig+0x338>)
 8104718:	4293      	cmp	r3, r2
 810471a:	d022      	beq.n	8104762 <DMA_SetConfig+0x2de>
 810471c:	68fb      	ldr	r3, [r7, #12]
 810471e:	681b      	ldr	r3, [r3, #0]
 8104720:	4a27      	ldr	r2, [pc, #156]	@ (81047c0 <DMA_SetConfig+0x33c>)
 8104722:	4293      	cmp	r3, r2
 8104724:	d01d      	beq.n	8104762 <DMA_SetConfig+0x2de>
 8104726:	68fb      	ldr	r3, [r7, #12]
 8104728:	681b      	ldr	r3, [r3, #0]
 810472a:	4a26      	ldr	r2, [pc, #152]	@ (81047c4 <DMA_SetConfig+0x340>)
 810472c:	4293      	cmp	r3, r2
 810472e:	d018      	beq.n	8104762 <DMA_SetConfig+0x2de>
 8104730:	68fb      	ldr	r3, [r7, #12]
 8104732:	681b      	ldr	r3, [r3, #0]
 8104734:	4a24      	ldr	r2, [pc, #144]	@ (81047c8 <DMA_SetConfig+0x344>)
 8104736:	4293      	cmp	r3, r2
 8104738:	d013      	beq.n	8104762 <DMA_SetConfig+0x2de>
 810473a:	68fb      	ldr	r3, [r7, #12]
 810473c:	681b      	ldr	r3, [r3, #0]
 810473e:	4a23      	ldr	r2, [pc, #140]	@ (81047cc <DMA_SetConfig+0x348>)
 8104740:	4293      	cmp	r3, r2
 8104742:	d00e      	beq.n	8104762 <DMA_SetConfig+0x2de>
 8104744:	68fb      	ldr	r3, [r7, #12]
 8104746:	681b      	ldr	r3, [r3, #0]
 8104748:	4a21      	ldr	r2, [pc, #132]	@ (81047d0 <DMA_SetConfig+0x34c>)
 810474a:	4293      	cmp	r3, r2
 810474c:	d009      	beq.n	8104762 <DMA_SetConfig+0x2de>
 810474e:	68fb      	ldr	r3, [r7, #12]
 8104750:	681b      	ldr	r3, [r3, #0]
 8104752:	4a20      	ldr	r2, [pc, #128]	@ (81047d4 <DMA_SetConfig+0x350>)
 8104754:	4293      	cmp	r3, r2
 8104756:	d004      	beq.n	8104762 <DMA_SetConfig+0x2de>
 8104758:	68fb      	ldr	r3, [r7, #12]
 810475a:	681b      	ldr	r3, [r3, #0]
 810475c:	4a1e      	ldr	r2, [pc, #120]	@ (81047d8 <DMA_SetConfig+0x354>)
 810475e:	4293      	cmp	r3, r2
 8104760:	d101      	bne.n	8104766 <DMA_SetConfig+0x2e2>
 8104762:	2301      	movs	r3, #1
 8104764:	e000      	b.n	8104768 <DMA_SetConfig+0x2e4>
 8104766:	2300      	movs	r3, #0
 8104768:	2b00      	cmp	r3, #0
 810476a:	d020      	beq.n	81047ae <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 810476c:	68fb      	ldr	r3, [r7, #12]
 810476e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8104770:	f003 031f 	and.w	r3, r3, #31
 8104774:	2201      	movs	r2, #1
 8104776:	409a      	lsls	r2, r3
 8104778:	693b      	ldr	r3, [r7, #16]
 810477a:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 810477c:	68fb      	ldr	r3, [r7, #12]
 810477e:	681b      	ldr	r3, [r3, #0]
 8104780:	683a      	ldr	r2, [r7, #0]
 8104782:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8104784:	68fb      	ldr	r3, [r7, #12]
 8104786:	689b      	ldr	r3, [r3, #8]
 8104788:	2b40      	cmp	r3, #64	@ 0x40
 810478a:	d108      	bne.n	810479e <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 810478c:	68fb      	ldr	r3, [r7, #12]
 810478e:	681b      	ldr	r3, [r3, #0]
 8104790:	687a      	ldr	r2, [r7, #4]
 8104792:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8104794:	68fb      	ldr	r3, [r7, #12]
 8104796:	681b      	ldr	r3, [r3, #0]
 8104798:	68ba      	ldr	r2, [r7, #8]
 810479a:	60da      	str	r2, [r3, #12]
}
 810479c:	e007      	b.n	81047ae <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 810479e:	68fb      	ldr	r3, [r7, #12]
 81047a0:	681b      	ldr	r3, [r3, #0]
 81047a2:	68ba      	ldr	r2, [r7, #8]
 81047a4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 81047a6:	68fb      	ldr	r3, [r7, #12]
 81047a8:	681b      	ldr	r3, [r3, #0]
 81047aa:	687a      	ldr	r2, [r7, #4]
 81047ac:	60da      	str	r2, [r3, #12]
}
 81047ae:	bf00      	nop
 81047b0:	371c      	adds	r7, #28
 81047b2:	46bd      	mov	sp, r7
 81047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81047b8:	4770      	bx	lr
 81047ba:	bf00      	nop
 81047bc:	58025408 	.word	0x58025408
 81047c0:	5802541c 	.word	0x5802541c
 81047c4:	58025430 	.word	0x58025430
 81047c8:	58025444 	.word	0x58025444
 81047cc:	58025458 	.word	0x58025458
 81047d0:	5802546c 	.word	0x5802546c
 81047d4:	58025480 	.word	0x58025480
 81047d8:	58025494 	.word	0x58025494

081047dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 81047dc:	b480      	push	{r7}
 81047de:	b085      	sub	sp, #20
 81047e0:	af00      	add	r7, sp, #0
 81047e2:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 81047e4:	687b      	ldr	r3, [r7, #4]
 81047e6:	681b      	ldr	r3, [r3, #0]
 81047e8:	4a43      	ldr	r2, [pc, #268]	@ (81048f8 <DMA_CalcBaseAndBitshift+0x11c>)
 81047ea:	4293      	cmp	r3, r2
 81047ec:	d04a      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 81047ee:	687b      	ldr	r3, [r7, #4]
 81047f0:	681b      	ldr	r3, [r3, #0]
 81047f2:	4a42      	ldr	r2, [pc, #264]	@ (81048fc <DMA_CalcBaseAndBitshift+0x120>)
 81047f4:	4293      	cmp	r3, r2
 81047f6:	d045      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 81047f8:	687b      	ldr	r3, [r7, #4]
 81047fa:	681b      	ldr	r3, [r3, #0]
 81047fc:	4a40      	ldr	r2, [pc, #256]	@ (8104900 <DMA_CalcBaseAndBitshift+0x124>)
 81047fe:	4293      	cmp	r3, r2
 8104800:	d040      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 8104802:	687b      	ldr	r3, [r7, #4]
 8104804:	681b      	ldr	r3, [r3, #0]
 8104806:	4a3f      	ldr	r2, [pc, #252]	@ (8104904 <DMA_CalcBaseAndBitshift+0x128>)
 8104808:	4293      	cmp	r3, r2
 810480a:	d03b      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 810480c:	687b      	ldr	r3, [r7, #4]
 810480e:	681b      	ldr	r3, [r3, #0]
 8104810:	4a3d      	ldr	r2, [pc, #244]	@ (8104908 <DMA_CalcBaseAndBitshift+0x12c>)
 8104812:	4293      	cmp	r3, r2
 8104814:	d036      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 8104816:	687b      	ldr	r3, [r7, #4]
 8104818:	681b      	ldr	r3, [r3, #0]
 810481a:	4a3c      	ldr	r2, [pc, #240]	@ (810490c <DMA_CalcBaseAndBitshift+0x130>)
 810481c:	4293      	cmp	r3, r2
 810481e:	d031      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 8104820:	687b      	ldr	r3, [r7, #4]
 8104822:	681b      	ldr	r3, [r3, #0]
 8104824:	4a3a      	ldr	r2, [pc, #232]	@ (8104910 <DMA_CalcBaseAndBitshift+0x134>)
 8104826:	4293      	cmp	r3, r2
 8104828:	d02c      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 810482a:	687b      	ldr	r3, [r7, #4]
 810482c:	681b      	ldr	r3, [r3, #0]
 810482e:	4a39      	ldr	r2, [pc, #228]	@ (8104914 <DMA_CalcBaseAndBitshift+0x138>)
 8104830:	4293      	cmp	r3, r2
 8104832:	d027      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 8104834:	687b      	ldr	r3, [r7, #4]
 8104836:	681b      	ldr	r3, [r3, #0]
 8104838:	4a37      	ldr	r2, [pc, #220]	@ (8104918 <DMA_CalcBaseAndBitshift+0x13c>)
 810483a:	4293      	cmp	r3, r2
 810483c:	d022      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 810483e:	687b      	ldr	r3, [r7, #4]
 8104840:	681b      	ldr	r3, [r3, #0]
 8104842:	4a36      	ldr	r2, [pc, #216]	@ (810491c <DMA_CalcBaseAndBitshift+0x140>)
 8104844:	4293      	cmp	r3, r2
 8104846:	d01d      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 8104848:	687b      	ldr	r3, [r7, #4]
 810484a:	681b      	ldr	r3, [r3, #0]
 810484c:	4a34      	ldr	r2, [pc, #208]	@ (8104920 <DMA_CalcBaseAndBitshift+0x144>)
 810484e:	4293      	cmp	r3, r2
 8104850:	d018      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 8104852:	687b      	ldr	r3, [r7, #4]
 8104854:	681b      	ldr	r3, [r3, #0]
 8104856:	4a33      	ldr	r2, [pc, #204]	@ (8104924 <DMA_CalcBaseAndBitshift+0x148>)
 8104858:	4293      	cmp	r3, r2
 810485a:	d013      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 810485c:	687b      	ldr	r3, [r7, #4]
 810485e:	681b      	ldr	r3, [r3, #0]
 8104860:	4a31      	ldr	r2, [pc, #196]	@ (8104928 <DMA_CalcBaseAndBitshift+0x14c>)
 8104862:	4293      	cmp	r3, r2
 8104864:	d00e      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 8104866:	687b      	ldr	r3, [r7, #4]
 8104868:	681b      	ldr	r3, [r3, #0]
 810486a:	4a30      	ldr	r2, [pc, #192]	@ (810492c <DMA_CalcBaseAndBitshift+0x150>)
 810486c:	4293      	cmp	r3, r2
 810486e:	d009      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 8104870:	687b      	ldr	r3, [r7, #4]
 8104872:	681b      	ldr	r3, [r3, #0]
 8104874:	4a2e      	ldr	r2, [pc, #184]	@ (8104930 <DMA_CalcBaseAndBitshift+0x154>)
 8104876:	4293      	cmp	r3, r2
 8104878:	d004      	beq.n	8104884 <DMA_CalcBaseAndBitshift+0xa8>
 810487a:	687b      	ldr	r3, [r7, #4]
 810487c:	681b      	ldr	r3, [r3, #0]
 810487e:	4a2d      	ldr	r2, [pc, #180]	@ (8104934 <DMA_CalcBaseAndBitshift+0x158>)
 8104880:	4293      	cmp	r3, r2
 8104882:	d101      	bne.n	8104888 <DMA_CalcBaseAndBitshift+0xac>
 8104884:	2301      	movs	r3, #1
 8104886:	e000      	b.n	810488a <DMA_CalcBaseAndBitshift+0xae>
 8104888:	2300      	movs	r3, #0
 810488a:	2b00      	cmp	r3, #0
 810488c:	d026      	beq.n	81048dc <DMA_CalcBaseAndBitshift+0x100>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 810488e:	687b      	ldr	r3, [r7, #4]
 8104890:	681b      	ldr	r3, [r3, #0]
 8104892:	b2db      	uxtb	r3, r3
 8104894:	3b10      	subs	r3, #16
 8104896:	4a28      	ldr	r2, [pc, #160]	@ (8104938 <DMA_CalcBaseAndBitshift+0x15c>)
 8104898:	fba2 2303 	umull	r2, r3, r2, r3
 810489c:	091b      	lsrs	r3, r3, #4
 810489e:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 81048a0:	68fb      	ldr	r3, [r7, #12]
 81048a2:	f003 0307 	and.w	r3, r3, #7
 81048a6:	4a25      	ldr	r2, [pc, #148]	@ (810493c <DMA_CalcBaseAndBitshift+0x160>)
 81048a8:	5cd3      	ldrb	r3, [r2, r3]
 81048aa:	461a      	mov	r2, r3
 81048ac:	687b      	ldr	r3, [r7, #4]
 81048ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 81048b0:	68fb      	ldr	r3, [r7, #12]
 81048b2:	2b03      	cmp	r3, #3
 81048b4:	d909      	bls.n	81048ca <DMA_CalcBaseAndBitshift+0xee>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 81048b6:	687b      	ldr	r3, [r7, #4]
 81048b8:	681b      	ldr	r3, [r3, #0]
 81048ba:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 81048be:	f023 0303 	bic.w	r3, r3, #3
 81048c2:	1d1a      	adds	r2, r3, #4
 81048c4:	687b      	ldr	r3, [r7, #4]
 81048c6:	659a      	str	r2, [r3, #88]	@ 0x58
 81048c8:	e00e      	b.n	81048e8 <DMA_CalcBaseAndBitshift+0x10c>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 81048ca:	687b      	ldr	r3, [r7, #4]
 81048cc:	681b      	ldr	r3, [r3, #0]
 81048ce:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 81048d2:	f023 0303 	bic.w	r3, r3, #3
 81048d6:	687a      	ldr	r2, [r7, #4]
 81048d8:	6593      	str	r3, [r2, #88]	@ 0x58
 81048da:	e005      	b.n	81048e8 <DMA_CalcBaseAndBitshift+0x10c>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 81048dc:	687b      	ldr	r3, [r7, #4]
 81048de:	681b      	ldr	r3, [r3, #0]
 81048e0:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 81048e4:	687b      	ldr	r3, [r7, #4]
 81048e6:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 81048e8:	687b      	ldr	r3, [r7, #4]
 81048ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 81048ec:	4618      	mov	r0, r3
 81048ee:	3714      	adds	r7, #20
 81048f0:	46bd      	mov	sp, r7
 81048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81048f6:	4770      	bx	lr
 81048f8:	40020010 	.word	0x40020010
 81048fc:	40020028 	.word	0x40020028
 8104900:	40020040 	.word	0x40020040
 8104904:	40020058 	.word	0x40020058
 8104908:	40020070 	.word	0x40020070
 810490c:	40020088 	.word	0x40020088
 8104910:	400200a0 	.word	0x400200a0
 8104914:	400200b8 	.word	0x400200b8
 8104918:	40020410 	.word	0x40020410
 810491c:	40020428 	.word	0x40020428
 8104920:	40020440 	.word	0x40020440
 8104924:	40020458 	.word	0x40020458
 8104928:	40020470 	.word	0x40020470
 810492c:	40020488 	.word	0x40020488
 8104930:	400204a0 	.word	0x400204a0
 8104934:	400204b8 	.word	0x400204b8
 8104938:	aaaaaaab 	.word	0xaaaaaaab
 810493c:	081085c4 	.word	0x081085c4

08104940 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8104940:	b480      	push	{r7}
 8104942:	b085      	sub	sp, #20
 8104944:	af00      	add	r7, sp, #0
 8104946:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8104948:	2300      	movs	r3, #0
 810494a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 810494c:	687b      	ldr	r3, [r7, #4]
 810494e:	699b      	ldr	r3, [r3, #24]
 8104950:	2b00      	cmp	r3, #0
 8104952:	d120      	bne.n	8104996 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8104954:	687b      	ldr	r3, [r7, #4]
 8104956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8104958:	2b03      	cmp	r3, #3
 810495a:	d858      	bhi.n	8104a0e <DMA_CheckFifoParam+0xce>
 810495c:	a201      	add	r2, pc, #4	@ (adr r2, 8104964 <DMA_CheckFifoParam+0x24>)
 810495e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104962:	bf00      	nop
 8104964:	08104975 	.word	0x08104975
 8104968:	08104987 	.word	0x08104987
 810496c:	08104975 	.word	0x08104975
 8104970:	08104a0f 	.word	0x08104a0f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8104974:	687b      	ldr	r3, [r7, #4]
 8104976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104978:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 810497c:	2b00      	cmp	r3, #0
 810497e:	d048      	beq.n	8104a12 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8104980:	2301      	movs	r3, #1
 8104982:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104984:	e045      	b.n	8104a12 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8104986:	687b      	ldr	r3, [r7, #4]
 8104988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810498a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 810498e:	d142      	bne.n	8104a16 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8104990:	2301      	movs	r3, #1
 8104992:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8104994:	e03f      	b.n	8104a16 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8104996:	687b      	ldr	r3, [r7, #4]
 8104998:	699b      	ldr	r3, [r3, #24]
 810499a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 810499e:	d123      	bne.n	81049e8 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 81049a0:	687b      	ldr	r3, [r7, #4]
 81049a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81049a4:	2b03      	cmp	r3, #3
 81049a6:	d838      	bhi.n	8104a1a <DMA_CheckFifoParam+0xda>
 81049a8:	a201      	add	r2, pc, #4	@ (adr r2, 81049b0 <DMA_CheckFifoParam+0x70>)
 81049aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81049ae:	bf00      	nop
 81049b0:	081049c1 	.word	0x081049c1
 81049b4:	081049c7 	.word	0x081049c7
 81049b8:	081049c1 	.word	0x081049c1
 81049bc:	081049d9 	.word	0x081049d9
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 81049c0:	2301      	movs	r3, #1
 81049c2:	73fb      	strb	r3, [r7, #15]
        break;
 81049c4:	e030      	b.n	8104a28 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 81049c6:	687b      	ldr	r3, [r7, #4]
 81049c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81049ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 81049ce:	2b00      	cmp	r3, #0
 81049d0:	d025      	beq.n	8104a1e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 81049d2:	2301      	movs	r3, #1
 81049d4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 81049d6:	e022      	b.n	8104a1e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 81049d8:	687b      	ldr	r3, [r7, #4]
 81049da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81049dc:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 81049e0:	d11f      	bne.n	8104a22 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 81049e2:	2301      	movs	r3, #1
 81049e4:	73fb      	strb	r3, [r7, #15]
        }
        break;
 81049e6:	e01c      	b.n	8104a22 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 81049e8:	687b      	ldr	r3, [r7, #4]
 81049ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81049ec:	2b02      	cmp	r3, #2
 81049ee:	d902      	bls.n	81049f6 <DMA_CheckFifoParam+0xb6>
 81049f0:	2b03      	cmp	r3, #3
 81049f2:	d003      	beq.n	81049fc <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 81049f4:	e018      	b.n	8104a28 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 81049f6:	2301      	movs	r3, #1
 81049f8:	73fb      	strb	r3, [r7, #15]
        break;
 81049fa:	e015      	b.n	8104a28 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 81049fc:	687b      	ldr	r3, [r7, #4]
 81049fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8104a00:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8104a04:	2b00      	cmp	r3, #0
 8104a06:	d00e      	beq.n	8104a26 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8104a08:	2301      	movs	r3, #1
 8104a0a:	73fb      	strb	r3, [r7, #15]
    break;
 8104a0c:	e00b      	b.n	8104a26 <DMA_CheckFifoParam+0xe6>
        break;
 8104a0e:	bf00      	nop
 8104a10:	e00a      	b.n	8104a28 <DMA_CheckFifoParam+0xe8>
        break;
 8104a12:	bf00      	nop
 8104a14:	e008      	b.n	8104a28 <DMA_CheckFifoParam+0xe8>
        break;
 8104a16:	bf00      	nop
 8104a18:	e006      	b.n	8104a28 <DMA_CheckFifoParam+0xe8>
        break;
 8104a1a:	bf00      	nop
 8104a1c:	e004      	b.n	8104a28 <DMA_CheckFifoParam+0xe8>
        break;
 8104a1e:	bf00      	nop
 8104a20:	e002      	b.n	8104a28 <DMA_CheckFifoParam+0xe8>
        break;
 8104a22:	bf00      	nop
 8104a24:	e000      	b.n	8104a28 <DMA_CheckFifoParam+0xe8>
    break;
 8104a26:	bf00      	nop
    }
  }

  return status;
 8104a28:	7bfb      	ldrb	r3, [r7, #15]
}
 8104a2a:	4618      	mov	r0, r3
 8104a2c:	3714      	adds	r7, #20
 8104a2e:	46bd      	mov	sp, r7
 8104a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104a34:	4770      	bx	lr
 8104a36:	bf00      	nop

08104a38 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8104a38:	b480      	push	{r7}
 8104a3a:	b085      	sub	sp, #20
 8104a3c:	af00      	add	r7, sp, #0
 8104a3e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8104a40:	687b      	ldr	r3, [r7, #4]
 8104a42:	681b      	ldr	r3, [r3, #0]
 8104a44:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8104a46:	687b      	ldr	r3, [r7, #4]
 8104a48:	681b      	ldr	r3, [r3, #0]
 8104a4a:	4a3a      	ldr	r2, [pc, #232]	@ (8104b34 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8104a4c:	4293      	cmp	r3, r2
 8104a4e:	d022      	beq.n	8104a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104a50:	687b      	ldr	r3, [r7, #4]
 8104a52:	681b      	ldr	r3, [r3, #0]
 8104a54:	4a38      	ldr	r2, [pc, #224]	@ (8104b38 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8104a56:	4293      	cmp	r3, r2
 8104a58:	d01d      	beq.n	8104a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104a5a:	687b      	ldr	r3, [r7, #4]
 8104a5c:	681b      	ldr	r3, [r3, #0]
 8104a5e:	4a37      	ldr	r2, [pc, #220]	@ (8104b3c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8104a60:	4293      	cmp	r3, r2
 8104a62:	d018      	beq.n	8104a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104a64:	687b      	ldr	r3, [r7, #4]
 8104a66:	681b      	ldr	r3, [r3, #0]
 8104a68:	4a35      	ldr	r2, [pc, #212]	@ (8104b40 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8104a6a:	4293      	cmp	r3, r2
 8104a6c:	d013      	beq.n	8104a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104a6e:	687b      	ldr	r3, [r7, #4]
 8104a70:	681b      	ldr	r3, [r3, #0]
 8104a72:	4a34      	ldr	r2, [pc, #208]	@ (8104b44 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8104a74:	4293      	cmp	r3, r2
 8104a76:	d00e      	beq.n	8104a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104a78:	687b      	ldr	r3, [r7, #4]
 8104a7a:	681b      	ldr	r3, [r3, #0]
 8104a7c:	4a32      	ldr	r2, [pc, #200]	@ (8104b48 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8104a7e:	4293      	cmp	r3, r2
 8104a80:	d009      	beq.n	8104a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104a82:	687b      	ldr	r3, [r7, #4]
 8104a84:	681b      	ldr	r3, [r3, #0]
 8104a86:	4a31      	ldr	r2, [pc, #196]	@ (8104b4c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8104a88:	4293      	cmp	r3, r2
 8104a8a:	d004      	beq.n	8104a96 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8104a8c:	687b      	ldr	r3, [r7, #4]
 8104a8e:	681b      	ldr	r3, [r3, #0]
 8104a90:	4a2f      	ldr	r2, [pc, #188]	@ (8104b50 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8104a92:	4293      	cmp	r3, r2
 8104a94:	d101      	bne.n	8104a9a <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8104a96:	2301      	movs	r3, #1
 8104a98:	e000      	b.n	8104a9c <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8104a9a:	2300      	movs	r3, #0
 8104a9c:	2b00      	cmp	r3, #0
 8104a9e:	d01c      	beq.n	8104ada <DMA_CalcDMAMUXChannelBaseAndMask+0xa2>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8104aa0:	687b      	ldr	r3, [r7, #4]
 8104aa2:	681b      	ldr	r3, [r3, #0]
 8104aa4:	b2db      	uxtb	r3, r3
 8104aa6:	3b08      	subs	r3, #8
 8104aa8:	4a2a      	ldr	r2, [pc, #168]	@ (8104b54 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8104aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8104aae:	091b      	lsrs	r3, r3, #4
 8104ab0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8104ab2:	68fb      	ldr	r3, [r7, #12]
 8104ab4:	f103 53b0 	add.w	r3, r3, #369098752	@ 0x16000000
 8104ab8:	f503 4316 	add.w	r3, r3, #38400	@ 0x9600
 8104abc:	009b      	lsls	r3, r3, #2
 8104abe:	461a      	mov	r2, r3
 8104ac0:	687b      	ldr	r3, [r7, #4]
 8104ac2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8104ac4:	687b      	ldr	r3, [r7, #4]
 8104ac6:	4a24      	ldr	r2, [pc, #144]	@ (8104b58 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8104ac8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8104aca:	68fb      	ldr	r3, [r7, #12]
 8104acc:	f003 031f 	and.w	r3, r3, #31
 8104ad0:	2201      	movs	r2, #1
 8104ad2:	409a      	lsls	r2, r3
 8104ad4:	687b      	ldr	r3, [r7, #4]
 8104ad6:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8104ad8:	e026      	b.n	8104b28 <DMA_CalcDMAMUXChannelBaseAndMask+0xf0>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8104ada:	687b      	ldr	r3, [r7, #4]
 8104adc:	681b      	ldr	r3, [r3, #0]
 8104ade:	b2db      	uxtb	r3, r3
 8104ae0:	3b10      	subs	r3, #16
 8104ae2:	4a1e      	ldr	r2, [pc, #120]	@ (8104b5c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8104ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8104ae8:	091b      	lsrs	r3, r3, #4
 8104aea:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8104aec:	68bb      	ldr	r3, [r7, #8]
 8104aee:	4a1c      	ldr	r2, [pc, #112]	@ (8104b60 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8104af0:	4293      	cmp	r3, r2
 8104af2:	d806      	bhi.n	8104b02 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
 8104af4:	68bb      	ldr	r3, [r7, #8]
 8104af6:	4a1b      	ldr	r2, [pc, #108]	@ (8104b64 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8104af8:	4293      	cmp	r3, r2
 8104afa:	d902      	bls.n	8104b02 <DMA_CalcDMAMUXChannelBaseAndMask+0xca>
      stream_number += 8U;
 8104afc:	68fb      	ldr	r3, [r7, #12]
 8104afe:	3308      	adds	r3, #8
 8104b00:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8104b02:	68fb      	ldr	r3, [r7, #12]
 8104b04:	f103 5380 	add.w	r3, r3, #268435456	@ 0x10000000
 8104b08:	f503 4302 	add.w	r3, r3, #33280	@ 0x8200
 8104b0c:	009b      	lsls	r3, r3, #2
 8104b0e:	461a      	mov	r2, r3
 8104b10:	687b      	ldr	r3, [r7, #4]
 8104b12:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8104b14:	687b      	ldr	r3, [r7, #4]
 8104b16:	4a14      	ldr	r2, [pc, #80]	@ (8104b68 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8104b18:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8104b1a:	68fb      	ldr	r3, [r7, #12]
 8104b1c:	f003 031f 	and.w	r3, r3, #31
 8104b20:	2201      	movs	r2, #1
 8104b22:	409a      	lsls	r2, r3
 8104b24:	687b      	ldr	r3, [r7, #4]
 8104b26:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8104b28:	bf00      	nop
 8104b2a:	3714      	adds	r7, #20
 8104b2c:	46bd      	mov	sp, r7
 8104b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104b32:	4770      	bx	lr
 8104b34:	58025408 	.word	0x58025408
 8104b38:	5802541c 	.word	0x5802541c
 8104b3c:	58025430 	.word	0x58025430
 8104b40:	58025444 	.word	0x58025444
 8104b44:	58025458 	.word	0x58025458
 8104b48:	5802546c 	.word	0x5802546c
 8104b4c:	58025480 	.word	0x58025480
 8104b50:	58025494 	.word	0x58025494
 8104b54:	cccccccd 	.word	0xcccccccd
 8104b58:	58025880 	.word	0x58025880
 8104b5c:	aaaaaaab 	.word	0xaaaaaaab
 8104b60:	400204b8 	.word	0x400204b8
 8104b64:	4002040f 	.word	0x4002040f
 8104b68:	40020880 	.word	0x40020880

08104b6c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8104b6c:	b480      	push	{r7}
 8104b6e:	b085      	sub	sp, #20
 8104b70:	af00      	add	r7, sp, #0
 8104b72:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8104b74:	687b      	ldr	r3, [r7, #4]
 8104b76:	685b      	ldr	r3, [r3, #4]
 8104b78:	b2db      	uxtb	r3, r3
 8104b7a:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8104b7c:	68fb      	ldr	r3, [r7, #12]
 8104b7e:	2b00      	cmp	r3, #0
 8104b80:	d04a      	beq.n	8104c18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8104b82:	68fb      	ldr	r3, [r7, #12]
 8104b84:	2b08      	cmp	r3, #8
 8104b86:	d847      	bhi.n	8104c18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8104b88:	687b      	ldr	r3, [r7, #4]
 8104b8a:	681b      	ldr	r3, [r3, #0]
 8104b8c:	4a25      	ldr	r2, [pc, #148]	@ (8104c24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8104b8e:	4293      	cmp	r3, r2
 8104b90:	d022      	beq.n	8104bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104b92:	687b      	ldr	r3, [r7, #4]
 8104b94:	681b      	ldr	r3, [r3, #0]
 8104b96:	4a24      	ldr	r2, [pc, #144]	@ (8104c28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8104b98:	4293      	cmp	r3, r2
 8104b9a:	d01d      	beq.n	8104bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104b9c:	687b      	ldr	r3, [r7, #4]
 8104b9e:	681b      	ldr	r3, [r3, #0]
 8104ba0:	4a22      	ldr	r2, [pc, #136]	@ (8104c2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8104ba2:	4293      	cmp	r3, r2
 8104ba4:	d018      	beq.n	8104bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104ba6:	687b      	ldr	r3, [r7, #4]
 8104ba8:	681b      	ldr	r3, [r3, #0]
 8104baa:	4a21      	ldr	r2, [pc, #132]	@ (8104c30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8104bac:	4293      	cmp	r3, r2
 8104bae:	d013      	beq.n	8104bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104bb0:	687b      	ldr	r3, [r7, #4]
 8104bb2:	681b      	ldr	r3, [r3, #0]
 8104bb4:	4a1f      	ldr	r2, [pc, #124]	@ (8104c34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8104bb6:	4293      	cmp	r3, r2
 8104bb8:	d00e      	beq.n	8104bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104bba:	687b      	ldr	r3, [r7, #4]
 8104bbc:	681b      	ldr	r3, [r3, #0]
 8104bbe:	4a1e      	ldr	r2, [pc, #120]	@ (8104c38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8104bc0:	4293      	cmp	r3, r2
 8104bc2:	d009      	beq.n	8104bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104bc4:	687b      	ldr	r3, [r7, #4]
 8104bc6:	681b      	ldr	r3, [r3, #0]
 8104bc8:	4a1c      	ldr	r2, [pc, #112]	@ (8104c3c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8104bca:	4293      	cmp	r3, r2
 8104bcc:	d004      	beq.n	8104bd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8104bce:	687b      	ldr	r3, [r7, #4]
 8104bd0:	681b      	ldr	r3, [r3, #0]
 8104bd2:	4a1b      	ldr	r2, [pc, #108]	@ (8104c40 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8104bd4:	4293      	cmp	r3, r2
 8104bd6:	d101      	bne.n	8104bdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8104bd8:	2301      	movs	r3, #1
 8104bda:	e000      	b.n	8104bde <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8104bdc:	2300      	movs	r3, #0
 8104bde:	2b00      	cmp	r3, #0
 8104be0:	d00a      	beq.n	8104bf8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8104be2:	68fa      	ldr	r2, [r7, #12]
 8104be4:	4b17      	ldr	r3, [pc, #92]	@ (8104c44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8104be6:	4413      	add	r3, r2
 8104be8:	009b      	lsls	r3, r3, #2
 8104bea:	461a      	mov	r2, r3
 8104bec:	687b      	ldr	r3, [r7, #4]
 8104bee:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8104bf0:	687b      	ldr	r3, [r7, #4]
 8104bf2:	4a15      	ldr	r2, [pc, #84]	@ (8104c48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8104bf4:	671a      	str	r2, [r3, #112]	@ 0x70
 8104bf6:	e009      	b.n	8104c0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8104bf8:	68fa      	ldr	r2, [r7, #12]
 8104bfa:	4b14      	ldr	r3, [pc, #80]	@ (8104c4c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8104bfc:	4413      	add	r3, r2
 8104bfe:	009b      	lsls	r3, r3, #2
 8104c00:	461a      	mov	r2, r3
 8104c02:	687b      	ldr	r3, [r7, #4]
 8104c04:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8104c06:	687b      	ldr	r3, [r7, #4]
 8104c08:	4a11      	ldr	r2, [pc, #68]	@ (8104c50 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8104c0a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8104c0c:	68fb      	ldr	r3, [r7, #12]
 8104c0e:	3b01      	subs	r3, #1
 8104c10:	2201      	movs	r2, #1
 8104c12:	409a      	lsls	r2, r3
 8104c14:	687b      	ldr	r3, [r7, #4]
 8104c16:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8104c18:	bf00      	nop
 8104c1a:	3714      	adds	r7, #20
 8104c1c:	46bd      	mov	sp, r7
 8104c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104c22:	4770      	bx	lr
 8104c24:	58025408 	.word	0x58025408
 8104c28:	5802541c 	.word	0x5802541c
 8104c2c:	58025430 	.word	0x58025430
 8104c30:	58025444 	.word	0x58025444
 8104c34:	58025458 	.word	0x58025458
 8104c38:	5802546c 	.word	0x5802546c
 8104c3c:	58025480 	.word	0x58025480
 8104c40:	58025494 	.word	0x58025494
 8104c44:	1600963f 	.word	0x1600963f
 8104c48:	58025940 	.word	0x58025940
 8104c4c:	1000823f 	.word	0x1000823f
 8104c50:	40020940 	.word	0x40020940

08104c54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8104c54:	b480      	push	{r7}
 8104c56:	b089      	sub	sp, #36	@ 0x24
 8104c58:	af00      	add	r7, sp, #0
 8104c5a:	6078      	str	r0, [r7, #4]
 8104c5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8104c5e:	2300      	movs	r3, #0
 8104c60:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8104c62:	4b89      	ldr	r3, [pc, #548]	@ (8104e88 <HAL_GPIO_Init+0x234>)
 8104c64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104c66:	e194      	b.n	8104f92 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8104c68:	683b      	ldr	r3, [r7, #0]
 8104c6a:	681a      	ldr	r2, [r3, #0]
 8104c6c:	2101      	movs	r1, #1
 8104c6e:	69fb      	ldr	r3, [r7, #28]
 8104c70:	fa01 f303 	lsl.w	r3, r1, r3
 8104c74:	4013      	ands	r3, r2
 8104c76:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8104c78:	693b      	ldr	r3, [r7, #16]
 8104c7a:	2b00      	cmp	r3, #0
 8104c7c:	f000 8186 	beq.w	8104f8c <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8104c80:	683b      	ldr	r3, [r7, #0]
 8104c82:	685b      	ldr	r3, [r3, #4]
 8104c84:	f003 0303 	and.w	r3, r3, #3
 8104c88:	2b01      	cmp	r3, #1
 8104c8a:	d005      	beq.n	8104c98 <HAL_GPIO_Init+0x44>
 8104c8c:	683b      	ldr	r3, [r7, #0]
 8104c8e:	685b      	ldr	r3, [r3, #4]
 8104c90:	f003 0303 	and.w	r3, r3, #3
 8104c94:	2b02      	cmp	r3, #2
 8104c96:	d130      	bne.n	8104cfa <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8104c98:	687b      	ldr	r3, [r7, #4]
 8104c9a:	689b      	ldr	r3, [r3, #8]
 8104c9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8104c9e:	69fb      	ldr	r3, [r7, #28]
 8104ca0:	005b      	lsls	r3, r3, #1
 8104ca2:	2203      	movs	r2, #3
 8104ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8104ca8:	43db      	mvns	r3, r3
 8104caa:	69ba      	ldr	r2, [r7, #24]
 8104cac:	4013      	ands	r3, r2
 8104cae:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8104cb0:	683b      	ldr	r3, [r7, #0]
 8104cb2:	68da      	ldr	r2, [r3, #12]
 8104cb4:	69fb      	ldr	r3, [r7, #28]
 8104cb6:	005b      	lsls	r3, r3, #1
 8104cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8104cbc:	69ba      	ldr	r2, [r7, #24]
 8104cbe:	4313      	orrs	r3, r2
 8104cc0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8104cc2:	687b      	ldr	r3, [r7, #4]
 8104cc4:	69ba      	ldr	r2, [r7, #24]
 8104cc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8104cc8:	687b      	ldr	r3, [r7, #4]
 8104cca:	685b      	ldr	r3, [r3, #4]
 8104ccc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8104cce:	2201      	movs	r2, #1
 8104cd0:	69fb      	ldr	r3, [r7, #28]
 8104cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8104cd6:	43db      	mvns	r3, r3
 8104cd8:	69ba      	ldr	r2, [r7, #24]
 8104cda:	4013      	ands	r3, r2
 8104cdc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8104cde:	683b      	ldr	r3, [r7, #0]
 8104ce0:	685b      	ldr	r3, [r3, #4]
 8104ce2:	091b      	lsrs	r3, r3, #4
 8104ce4:	f003 0201 	and.w	r2, r3, #1
 8104ce8:	69fb      	ldr	r3, [r7, #28]
 8104cea:	fa02 f303 	lsl.w	r3, r2, r3
 8104cee:	69ba      	ldr	r2, [r7, #24]
 8104cf0:	4313      	orrs	r3, r2
 8104cf2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8104cf4:	687b      	ldr	r3, [r7, #4]
 8104cf6:	69ba      	ldr	r2, [r7, #24]
 8104cf8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8104cfa:	683b      	ldr	r3, [r7, #0]
 8104cfc:	685b      	ldr	r3, [r3, #4]
 8104cfe:	f003 0303 	and.w	r3, r3, #3
 8104d02:	2b03      	cmp	r3, #3
 8104d04:	d017      	beq.n	8104d36 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8104d06:	687b      	ldr	r3, [r7, #4]
 8104d08:	68db      	ldr	r3, [r3, #12]
 8104d0a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8104d0c:	69fb      	ldr	r3, [r7, #28]
 8104d0e:	005b      	lsls	r3, r3, #1
 8104d10:	2203      	movs	r2, #3
 8104d12:	fa02 f303 	lsl.w	r3, r2, r3
 8104d16:	43db      	mvns	r3, r3
 8104d18:	69ba      	ldr	r2, [r7, #24]
 8104d1a:	4013      	ands	r3, r2
 8104d1c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8104d1e:	683b      	ldr	r3, [r7, #0]
 8104d20:	689a      	ldr	r2, [r3, #8]
 8104d22:	69fb      	ldr	r3, [r7, #28]
 8104d24:	005b      	lsls	r3, r3, #1
 8104d26:	fa02 f303 	lsl.w	r3, r2, r3
 8104d2a:	69ba      	ldr	r2, [r7, #24]
 8104d2c:	4313      	orrs	r3, r2
 8104d2e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8104d30:	687b      	ldr	r3, [r7, #4]
 8104d32:	69ba      	ldr	r2, [r7, #24]
 8104d34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8104d36:	683b      	ldr	r3, [r7, #0]
 8104d38:	685b      	ldr	r3, [r3, #4]
 8104d3a:	f003 0303 	and.w	r3, r3, #3
 8104d3e:	2b02      	cmp	r3, #2
 8104d40:	d123      	bne.n	8104d8a <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8104d42:	69fb      	ldr	r3, [r7, #28]
 8104d44:	08da      	lsrs	r2, r3, #3
 8104d46:	687b      	ldr	r3, [r7, #4]
 8104d48:	3208      	adds	r2, #8
 8104d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8104d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8104d50:	69fb      	ldr	r3, [r7, #28]
 8104d52:	f003 0307 	and.w	r3, r3, #7
 8104d56:	009b      	lsls	r3, r3, #2
 8104d58:	220f      	movs	r2, #15
 8104d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8104d5e:	43db      	mvns	r3, r3
 8104d60:	69ba      	ldr	r2, [r7, #24]
 8104d62:	4013      	ands	r3, r2
 8104d64:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8104d66:	683b      	ldr	r3, [r7, #0]
 8104d68:	691a      	ldr	r2, [r3, #16]
 8104d6a:	69fb      	ldr	r3, [r7, #28]
 8104d6c:	f003 0307 	and.w	r3, r3, #7
 8104d70:	009b      	lsls	r3, r3, #2
 8104d72:	fa02 f303 	lsl.w	r3, r2, r3
 8104d76:	69ba      	ldr	r2, [r7, #24]
 8104d78:	4313      	orrs	r3, r2
 8104d7a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8104d7c:	69fb      	ldr	r3, [r7, #28]
 8104d7e:	08da      	lsrs	r2, r3, #3
 8104d80:	687b      	ldr	r3, [r7, #4]
 8104d82:	3208      	adds	r2, #8
 8104d84:	69b9      	ldr	r1, [r7, #24]
 8104d86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8104d8a:	687b      	ldr	r3, [r7, #4]
 8104d8c:	681b      	ldr	r3, [r3, #0]
 8104d8e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8104d90:	69fb      	ldr	r3, [r7, #28]
 8104d92:	005b      	lsls	r3, r3, #1
 8104d94:	2203      	movs	r2, #3
 8104d96:	fa02 f303 	lsl.w	r3, r2, r3
 8104d9a:	43db      	mvns	r3, r3
 8104d9c:	69ba      	ldr	r2, [r7, #24]
 8104d9e:	4013      	ands	r3, r2
 8104da0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8104da2:	683b      	ldr	r3, [r7, #0]
 8104da4:	685b      	ldr	r3, [r3, #4]
 8104da6:	f003 0203 	and.w	r2, r3, #3
 8104daa:	69fb      	ldr	r3, [r7, #28]
 8104dac:	005b      	lsls	r3, r3, #1
 8104dae:	fa02 f303 	lsl.w	r3, r2, r3
 8104db2:	69ba      	ldr	r2, [r7, #24]
 8104db4:	4313      	orrs	r3, r2
 8104db6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8104db8:	687b      	ldr	r3, [r7, #4]
 8104dba:	69ba      	ldr	r2, [r7, #24]
 8104dbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8104dbe:	683b      	ldr	r3, [r7, #0]
 8104dc0:	685b      	ldr	r3, [r3, #4]
 8104dc2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8104dc6:	2b00      	cmp	r3, #0
 8104dc8:	f000 80e0 	beq.w	8104f8c <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8104dcc:	4b2f      	ldr	r3, [pc, #188]	@ (8104e8c <HAL_GPIO_Init+0x238>)
 8104dce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8104dd2:	4a2e      	ldr	r2, [pc, #184]	@ (8104e8c <HAL_GPIO_Init+0x238>)
 8104dd4:	f043 0302 	orr.w	r3, r3, #2
 8104dd8:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8104ddc:	4b2b      	ldr	r3, [pc, #172]	@ (8104e8c <HAL_GPIO_Init+0x238>)
 8104dde:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8104de2:	f003 0302 	and.w	r3, r3, #2
 8104de6:	60fb      	str	r3, [r7, #12]
 8104de8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8104dea:	4a29      	ldr	r2, [pc, #164]	@ (8104e90 <HAL_GPIO_Init+0x23c>)
 8104dec:	69fb      	ldr	r3, [r7, #28]
 8104dee:	089b      	lsrs	r3, r3, #2
 8104df0:	3302      	adds	r3, #2
 8104df2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8104df6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8104df8:	69fb      	ldr	r3, [r7, #28]
 8104dfa:	f003 0303 	and.w	r3, r3, #3
 8104dfe:	009b      	lsls	r3, r3, #2
 8104e00:	220f      	movs	r2, #15
 8104e02:	fa02 f303 	lsl.w	r3, r2, r3
 8104e06:	43db      	mvns	r3, r3
 8104e08:	69ba      	ldr	r2, [r7, #24]
 8104e0a:	4013      	ands	r3, r2
 8104e0c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8104e0e:	687b      	ldr	r3, [r7, #4]
 8104e10:	4a20      	ldr	r2, [pc, #128]	@ (8104e94 <HAL_GPIO_Init+0x240>)
 8104e12:	4293      	cmp	r3, r2
 8104e14:	d052      	beq.n	8104ebc <HAL_GPIO_Init+0x268>
 8104e16:	687b      	ldr	r3, [r7, #4]
 8104e18:	4a1f      	ldr	r2, [pc, #124]	@ (8104e98 <HAL_GPIO_Init+0x244>)
 8104e1a:	4293      	cmp	r3, r2
 8104e1c:	d031      	beq.n	8104e82 <HAL_GPIO_Init+0x22e>
 8104e1e:	687b      	ldr	r3, [r7, #4]
 8104e20:	4a1e      	ldr	r2, [pc, #120]	@ (8104e9c <HAL_GPIO_Init+0x248>)
 8104e22:	4293      	cmp	r3, r2
 8104e24:	d02b      	beq.n	8104e7e <HAL_GPIO_Init+0x22a>
 8104e26:	687b      	ldr	r3, [r7, #4]
 8104e28:	4a1d      	ldr	r2, [pc, #116]	@ (8104ea0 <HAL_GPIO_Init+0x24c>)
 8104e2a:	4293      	cmp	r3, r2
 8104e2c:	d025      	beq.n	8104e7a <HAL_GPIO_Init+0x226>
 8104e2e:	687b      	ldr	r3, [r7, #4]
 8104e30:	4a1c      	ldr	r2, [pc, #112]	@ (8104ea4 <HAL_GPIO_Init+0x250>)
 8104e32:	4293      	cmp	r3, r2
 8104e34:	d01f      	beq.n	8104e76 <HAL_GPIO_Init+0x222>
 8104e36:	687b      	ldr	r3, [r7, #4]
 8104e38:	4a1b      	ldr	r2, [pc, #108]	@ (8104ea8 <HAL_GPIO_Init+0x254>)
 8104e3a:	4293      	cmp	r3, r2
 8104e3c:	d019      	beq.n	8104e72 <HAL_GPIO_Init+0x21e>
 8104e3e:	687b      	ldr	r3, [r7, #4]
 8104e40:	4a1a      	ldr	r2, [pc, #104]	@ (8104eac <HAL_GPIO_Init+0x258>)
 8104e42:	4293      	cmp	r3, r2
 8104e44:	d013      	beq.n	8104e6e <HAL_GPIO_Init+0x21a>
 8104e46:	687b      	ldr	r3, [r7, #4]
 8104e48:	4a19      	ldr	r2, [pc, #100]	@ (8104eb0 <HAL_GPIO_Init+0x25c>)
 8104e4a:	4293      	cmp	r3, r2
 8104e4c:	d00d      	beq.n	8104e6a <HAL_GPIO_Init+0x216>
 8104e4e:	687b      	ldr	r3, [r7, #4]
 8104e50:	4a18      	ldr	r2, [pc, #96]	@ (8104eb4 <HAL_GPIO_Init+0x260>)
 8104e52:	4293      	cmp	r3, r2
 8104e54:	d007      	beq.n	8104e66 <HAL_GPIO_Init+0x212>
 8104e56:	687b      	ldr	r3, [r7, #4]
 8104e58:	4a17      	ldr	r2, [pc, #92]	@ (8104eb8 <HAL_GPIO_Init+0x264>)
 8104e5a:	4293      	cmp	r3, r2
 8104e5c:	d101      	bne.n	8104e62 <HAL_GPIO_Init+0x20e>
 8104e5e:	2309      	movs	r3, #9
 8104e60:	e02d      	b.n	8104ebe <HAL_GPIO_Init+0x26a>
 8104e62:	230a      	movs	r3, #10
 8104e64:	e02b      	b.n	8104ebe <HAL_GPIO_Init+0x26a>
 8104e66:	2308      	movs	r3, #8
 8104e68:	e029      	b.n	8104ebe <HAL_GPIO_Init+0x26a>
 8104e6a:	2307      	movs	r3, #7
 8104e6c:	e027      	b.n	8104ebe <HAL_GPIO_Init+0x26a>
 8104e6e:	2306      	movs	r3, #6
 8104e70:	e025      	b.n	8104ebe <HAL_GPIO_Init+0x26a>
 8104e72:	2305      	movs	r3, #5
 8104e74:	e023      	b.n	8104ebe <HAL_GPIO_Init+0x26a>
 8104e76:	2304      	movs	r3, #4
 8104e78:	e021      	b.n	8104ebe <HAL_GPIO_Init+0x26a>
 8104e7a:	2303      	movs	r3, #3
 8104e7c:	e01f      	b.n	8104ebe <HAL_GPIO_Init+0x26a>
 8104e7e:	2302      	movs	r3, #2
 8104e80:	e01d      	b.n	8104ebe <HAL_GPIO_Init+0x26a>
 8104e82:	2301      	movs	r3, #1
 8104e84:	e01b      	b.n	8104ebe <HAL_GPIO_Init+0x26a>
 8104e86:	bf00      	nop
 8104e88:	580000c0 	.word	0x580000c0
 8104e8c:	58024400 	.word	0x58024400
 8104e90:	58000400 	.word	0x58000400
 8104e94:	58020000 	.word	0x58020000
 8104e98:	58020400 	.word	0x58020400
 8104e9c:	58020800 	.word	0x58020800
 8104ea0:	58020c00 	.word	0x58020c00
 8104ea4:	58021000 	.word	0x58021000
 8104ea8:	58021400 	.word	0x58021400
 8104eac:	58021800 	.word	0x58021800
 8104eb0:	58021c00 	.word	0x58021c00
 8104eb4:	58022000 	.word	0x58022000
 8104eb8:	58022400 	.word	0x58022400
 8104ebc:	2300      	movs	r3, #0
 8104ebe:	69fa      	ldr	r2, [r7, #28]
 8104ec0:	f002 0203 	and.w	r2, r2, #3
 8104ec4:	0092      	lsls	r2, r2, #2
 8104ec6:	4093      	lsls	r3, r2
 8104ec8:	69ba      	ldr	r2, [r7, #24]
 8104eca:	4313      	orrs	r3, r2
 8104ecc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8104ece:	4938      	ldr	r1, [pc, #224]	@ (8104fb0 <HAL_GPIO_Init+0x35c>)
 8104ed0:	69fb      	ldr	r3, [r7, #28]
 8104ed2:	089b      	lsrs	r3, r3, #2
 8104ed4:	3302      	adds	r3, #2
 8104ed6:	69ba      	ldr	r2, [r7, #24]
 8104ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8104edc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8104ee0:	681b      	ldr	r3, [r3, #0]
 8104ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104ee4:	693b      	ldr	r3, [r7, #16]
 8104ee6:	43db      	mvns	r3, r3
 8104ee8:	69ba      	ldr	r2, [r7, #24]
 8104eea:	4013      	ands	r3, r2
 8104eec:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8104eee:	683b      	ldr	r3, [r7, #0]
 8104ef0:	685b      	ldr	r3, [r3, #4]
 8104ef2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8104ef6:	2b00      	cmp	r3, #0
 8104ef8:	d003      	beq.n	8104f02 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8104efa:	69ba      	ldr	r2, [r7, #24]
 8104efc:	693b      	ldr	r3, [r7, #16]
 8104efe:	4313      	orrs	r3, r2
 8104f00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8104f02:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8104f06:	69bb      	ldr	r3, [r7, #24]
 8104f08:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8104f0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8104f0e:	685b      	ldr	r3, [r3, #4]
 8104f10:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104f12:	693b      	ldr	r3, [r7, #16]
 8104f14:	43db      	mvns	r3, r3
 8104f16:	69ba      	ldr	r2, [r7, #24]
 8104f18:	4013      	ands	r3, r2
 8104f1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8104f1c:	683b      	ldr	r3, [r7, #0]
 8104f1e:	685b      	ldr	r3, [r3, #4]
 8104f20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8104f24:	2b00      	cmp	r3, #0
 8104f26:	d003      	beq.n	8104f30 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8104f28:	69ba      	ldr	r2, [r7, #24]
 8104f2a:	693b      	ldr	r3, [r7, #16]
 8104f2c:	4313      	orrs	r3, r2
 8104f2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8104f30:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8104f34:	69bb      	ldr	r3, [r7, #24]
 8104f36:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8104f38:	697b      	ldr	r3, [r7, #20]
 8104f3a:	685b      	ldr	r3, [r3, #4]
 8104f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104f3e:	693b      	ldr	r3, [r7, #16]
 8104f40:	43db      	mvns	r3, r3
 8104f42:	69ba      	ldr	r2, [r7, #24]
 8104f44:	4013      	ands	r3, r2
 8104f46:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8104f48:	683b      	ldr	r3, [r7, #0]
 8104f4a:	685b      	ldr	r3, [r3, #4]
 8104f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8104f50:	2b00      	cmp	r3, #0
 8104f52:	d003      	beq.n	8104f5c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8104f54:	69ba      	ldr	r2, [r7, #24]
 8104f56:	693b      	ldr	r3, [r7, #16]
 8104f58:	4313      	orrs	r3, r2
 8104f5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8104f5c:	697b      	ldr	r3, [r7, #20]
 8104f5e:	69ba      	ldr	r2, [r7, #24]
 8104f60:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8104f62:	697b      	ldr	r3, [r7, #20]
 8104f64:	681b      	ldr	r3, [r3, #0]
 8104f66:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8104f68:	693b      	ldr	r3, [r7, #16]
 8104f6a:	43db      	mvns	r3, r3
 8104f6c:	69ba      	ldr	r2, [r7, #24]
 8104f6e:	4013      	ands	r3, r2
 8104f70:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8104f72:	683b      	ldr	r3, [r7, #0]
 8104f74:	685b      	ldr	r3, [r3, #4]
 8104f76:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8104f7a:	2b00      	cmp	r3, #0
 8104f7c:	d003      	beq.n	8104f86 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8104f7e:	69ba      	ldr	r2, [r7, #24]
 8104f80:	693b      	ldr	r3, [r7, #16]
 8104f82:	4313      	orrs	r3, r2
 8104f84:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8104f86:	697b      	ldr	r3, [r7, #20]
 8104f88:	69ba      	ldr	r2, [r7, #24]
 8104f8a:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8104f8c:	69fb      	ldr	r3, [r7, #28]
 8104f8e:	3301      	adds	r3, #1
 8104f90:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8104f92:	683b      	ldr	r3, [r7, #0]
 8104f94:	681a      	ldr	r2, [r3, #0]
 8104f96:	69fb      	ldr	r3, [r7, #28]
 8104f98:	fa22 f303 	lsr.w	r3, r2, r3
 8104f9c:	2b00      	cmp	r3, #0
 8104f9e:	f47f ae63 	bne.w	8104c68 <HAL_GPIO_Init+0x14>
  }
}
 8104fa2:	bf00      	nop
 8104fa4:	bf00      	nop
 8104fa6:	3724      	adds	r7, #36	@ 0x24
 8104fa8:	46bd      	mov	sp, r7
 8104faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104fae:	4770      	bx	lr
 8104fb0:	58000400 	.word	0x58000400

08104fb4 <HAL_MDMA_Init>:
  * @param  hmdma: Pointer to a MDMA_HandleTypeDef structure that contains
  *               the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8104fb4:	b580      	push	{r7, lr}
 8104fb6:	b084      	sub	sp, #16
 8104fb8:	af00      	add	r7, sp, #0
 8104fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8104fbc:	f7fb fed0 	bl	8100d60 <HAL_GetTick>
 8104fc0:	60f8      	str	r0, [r7, #12]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 8104fc2:	687b      	ldr	r3, [r7, #4]
 8104fc4:	2b00      	cmp	r3, #0
 8104fc6:	d101      	bne.n	8104fcc <HAL_MDMA_Init+0x18>
  {
    return HAL_ERROR;
 8104fc8:	2301      	movs	r3, #1
 8104fca:	e03b      	b.n	8105044 <HAL_MDMA_Init+0x90>
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.SourceBlockAddressOffset));
  assert_param(IS_MDMA_BLOCK_ADDR_OFFSET(hmdma->Init.DestBlockAddressOffset));


  /* Allocate lock resource */
  __HAL_UNLOCK(hmdma);
 8104fcc:	687b      	ldr	r3, [r7, #4]
 8104fce:	2200      	movs	r2, #0
 8104fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change MDMA peripheral state */
  hmdma->State = HAL_MDMA_STATE_BUSY;
 8104fd4:	687b      	ldr	r3, [r7, #4]
 8104fd6:	2202      	movs	r2, #2
 8104fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the MDMA channel */
  __HAL_MDMA_DISABLE(hmdma);
 8104fdc:	687b      	ldr	r3, [r7, #4]
 8104fde:	681b      	ldr	r3, [r3, #0]
 8104fe0:	68da      	ldr	r2, [r3, #12]
 8104fe2:	687b      	ldr	r3, [r7, #4]
 8104fe4:	681b      	ldr	r3, [r3, #0]
 8104fe6:	f022 0201 	bic.w	r2, r2, #1
 8104fea:	60da      	str	r2, [r3, #12]

  /* Check if the MDMA channel is effectively disabled */
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 8104fec:	e00f      	b.n	810500e <HAL_MDMA_Init+0x5a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_MDMA_ABORT)
 8104fee:	f7fb feb7 	bl	8100d60 <HAL_GetTick>
 8104ff2:	4602      	mov	r2, r0
 8104ff4:	68fb      	ldr	r3, [r7, #12]
 8104ff6:	1ad3      	subs	r3, r2, r3
 8104ff8:	2b05      	cmp	r3, #5
 8104ffa:	d908      	bls.n	810500e <HAL_MDMA_Init+0x5a>
    {
      /* Update error code */
      hmdma->ErrorCode = HAL_MDMA_ERROR_TIMEOUT;
 8104ffc:	687b      	ldr	r3, [r7, #4]
 8104ffe:	2240      	movs	r2, #64	@ 0x40
 8105000:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Change the MDMA state */
      hmdma->State = HAL_MDMA_STATE_ERROR;
 8105002:	687b      	ldr	r3, [r7, #4]
 8105004:	2203      	movs	r2, #3
 8105006:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      return HAL_ERROR;
 810500a:	2301      	movs	r3, #1
 810500c:	e01a      	b.n	8105044 <HAL_MDMA_Init+0x90>
  while((hmdma->Instance->CCR & MDMA_CCR_EN) != 0U)
 810500e:	687b      	ldr	r3, [r7, #4]
 8105010:	681b      	ldr	r3, [r3, #0]
 8105012:	68db      	ldr	r3, [r3, #12]
 8105014:	f003 0301 	and.w	r3, r3, #1
 8105018:	2b00      	cmp	r3, #0
 810501a:	d1e8      	bne.n	8104fee <HAL_MDMA_Init+0x3a>
    }
  }

  /* Initialize the MDMA channel registers */
  MDMA_Init(hmdma);
 810501c:	6878      	ldr	r0, [r7, #4]
 810501e:	f000 fb39 	bl	8105694 <MDMA_Init>

  /* Reset the MDMA first/last linkedlist node addresses and node counter */
  hmdma->FirstLinkedListNodeAddress  = 0;
 8105022:	687b      	ldr	r3, [r7, #4]
 8105024:	2200      	movs	r2, #0
 8105026:	65da      	str	r2, [r3, #92]	@ 0x5c
  hmdma->LastLinkedListNodeAddress   = 0;
 8105028:	687b      	ldr	r3, [r7, #4]
 810502a:	2200      	movs	r2, #0
 810502c:	661a      	str	r2, [r3, #96]	@ 0x60
  hmdma->LinkedListNodeCounter  = 0;
 810502e:	687b      	ldr	r3, [r7, #4]
 8105030:	2200      	movs	r2, #0
 8105032:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Initialize the error code */
  hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 8105034:	687b      	ldr	r3, [r7, #4]
 8105036:	2200      	movs	r2, #0
 8105038:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Initialize the MDMA state */
  hmdma->State = HAL_MDMA_STATE_READY;
 810503a:	687b      	ldr	r3, [r7, #4]
 810503c:	2201      	movs	r2, #1
 810503e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8105042:	2300      	movs	r3, #0
}
 8105044:	4618      	mov	r0, r3
 8105046:	3710      	adds	r7, #16
 8105048:	46bd      	mov	sp, r7
 810504a:	bd80      	pop	{r7, pc}

0810504c <HAL_MDMA_ConfigPostRequestMask>:
  * @param  MaskData:    specifies the value to be written to MaskAddress after a request is served.
  *                      MaskAddress and MaskData could be used to automatically clear a peripheral flag when the request is served.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_ConfigPostRequestMask(MDMA_HandleTypeDef *hmdma, uint32_t MaskAddress, uint32_t MaskData)
{
 810504c:	b480      	push	{r7}
 810504e:	b087      	sub	sp, #28
 8105050:	af00      	add	r7, sp, #0
 8105052:	60f8      	str	r0, [r7, #12]
 8105054:	60b9      	str	r1, [r7, #8]
 8105056:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8105058:	2300      	movs	r3, #0
 810505a:	75fb      	strb	r3, [r7, #23]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 810505c:	68fb      	ldr	r3, [r7, #12]
 810505e:	2b00      	cmp	r3, #0
 8105060:	d101      	bne.n	8105066 <HAL_MDMA_ConfigPostRequestMask+0x1a>
  {
    return HAL_ERROR;
 8105062:	2301      	movs	r3, #1
 8105064:	e03e      	b.n	81050e4 <HAL_MDMA_ConfigPostRequestMask+0x98>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8105066:	68fb      	ldr	r3, [r7, #12]
 8105068:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 810506c:	2b01      	cmp	r3, #1
 810506e:	d101      	bne.n	8105074 <HAL_MDMA_ConfigPostRequestMask+0x28>
 8105070:	2302      	movs	r3, #2
 8105072:	e037      	b.n	81050e4 <HAL_MDMA_ConfigPostRequestMask+0x98>
 8105074:	68fb      	ldr	r3, [r7, #12]
 8105076:	2201      	movs	r2, #1
 8105078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 810507c:	68fb      	ldr	r3, [r7, #12]
 810507e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8105082:	b2db      	uxtb	r3, r3
 8105084:	2b01      	cmp	r3, #1
 8105086:	d126      	bne.n	81050d6 <HAL_MDMA_ConfigPostRequestMask+0x8a>
  {
    /* if HW request set Post Request MaskAddress and MaskData,  */
    if((hmdma->Instance->CTCR & MDMA_CTCR_SWRM) == 0U)
 8105088:	68fb      	ldr	r3, [r7, #12]
 810508a:	681b      	ldr	r3, [r3, #0]
 810508c:	691b      	ldr	r3, [r3, #16]
 810508e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8105092:	2b00      	cmp	r3, #0
 8105094:	d11c      	bne.n	81050d0 <HAL_MDMA_ConfigPostRequestMask+0x84>
    {
      /* Set the HW request clear Mask and Data */
      hmdma->Instance->CMAR = MaskAddress;
 8105096:	68fb      	ldr	r3, [r7, #12]
 8105098:	681b      	ldr	r3, [r3, #0]
 810509a:	68ba      	ldr	r2, [r7, #8]
 810509c:	631a      	str	r2, [r3, #48]	@ 0x30
      hmdma->Instance->CMDR = MaskData;
 810509e:	68fb      	ldr	r3, [r7, #12]
 81050a0:	681b      	ldr	r3, [r3, #0]
 81050a2:	687a      	ldr	r2, [r7, #4]
 81050a4:	635a      	str	r2, [r3, #52]	@ 0x34
      -If the request is done by SW : BWM could be set to 1 or 0.
      -If the request is done by a peripheral :
         If mask address not set (0) => BWM must be set to 0
         If mask address set (different than 0) => BWM could be set to 1 or 0
      */
      if(MaskAddress == 0U)
 81050a6:	68bb      	ldr	r3, [r7, #8]
 81050a8:	2b00      	cmp	r3, #0
 81050aa:	d108      	bne.n	81050be <HAL_MDMA_ConfigPostRequestMask+0x72>
      {
        hmdma->Instance->CTCR &=  ~MDMA_CTCR_BWM;
 81050ac:	68fb      	ldr	r3, [r7, #12]
 81050ae:	681b      	ldr	r3, [r3, #0]
 81050b0:	691a      	ldr	r2, [r3, #16]
 81050b2:	68fb      	ldr	r3, [r7, #12]
 81050b4:	681b      	ldr	r3, [r3, #0]
 81050b6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 81050ba:	611a      	str	r2, [r3, #16]
 81050bc:	e00d      	b.n	81050da <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
      else
      {
        hmdma->Instance->CTCR |=  MDMA_CTCR_BWM;
 81050be:	68fb      	ldr	r3, [r7, #12]
 81050c0:	681b      	ldr	r3, [r3, #0]
 81050c2:	691a      	ldr	r2, [r3, #16]
 81050c4:	68fb      	ldr	r3, [r7, #12]
 81050c6:	681b      	ldr	r3, [r3, #0]
 81050c8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 81050cc:	611a      	str	r2, [r3, #16]
 81050ce:	e004      	b.n	81050da <HAL_MDMA_ConfigPostRequestMask+0x8e>
      }
    }
    else
    {
      /* Return error status */
      status =  HAL_ERROR;
 81050d0:	2301      	movs	r3, #1
 81050d2:	75fb      	strb	r3, [r7, #23]
 81050d4:	e001      	b.n	81050da <HAL_MDMA_ConfigPostRequestMask+0x8e>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 81050d6:	2301      	movs	r3, #1
 81050d8:	75fb      	strb	r3, [r7, #23]
  }
  /* Release Lock */
  __HAL_UNLOCK(hmdma);
 81050da:	68fb      	ldr	r3, [r7, #12]
 81050dc:	2200      	movs	r2, #0
 81050de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 81050e2:	7dfb      	ldrb	r3, [r7, #23]
}
 81050e4:	4618      	mov	r0, r3
 81050e6:	371c      	adds	r7, #28
 81050e8:	46bd      	mov	sp, r7
 81050ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 81050ee:	4770      	bx	lr

081050f0 <HAL_MDMA_LinkedList_CreateNode>:
  * @param  pNodeConfig: Pointer to a MDMA_LinkNodeConfTypeDef structure that contains
  *               the configuration information for the specified MDMA Linked List Node.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_CreateNode(MDMA_LinkNodeTypeDef *pNode, MDMA_LinkNodeConfTypeDef *pNodeConfig)
{
 81050f0:	b480      	push	{r7}
 81050f2:	b085      	sub	sp, #20
 81050f4:	af00      	add	r7, sp, #0
 81050f6:	6078      	str	r0, [r7, #4]
 81050f8:	6039      	str	r1, [r7, #0]
  uint32_t addressMask;
  uint32_t blockoffset;

  /* Check the MDMA peripheral state */
  if((pNode == NULL) || (pNodeConfig == NULL))
 81050fa:	687b      	ldr	r3, [r7, #4]
 81050fc:	2b00      	cmp	r3, #0
 81050fe:	d002      	beq.n	8105106 <HAL_MDMA_LinkedList_CreateNode+0x16>
 8105100:	683b      	ldr	r3, [r7, #0]
 8105102:	2b00      	cmp	r3, #0
 8105104:	d101      	bne.n	810510a <HAL_MDMA_LinkedList_CreateNode+0x1a>
  {
    return HAL_ERROR;
 8105106:	2301      	movs	r3, #1
 8105108:	e0c8      	b.n	810529c <HAL_MDMA_LinkedList_CreateNode+0x1ac>
  assert_param(IS_MDMA_TRANSFER_LENGTH(pNodeConfig->BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(pNodeConfig->BlockCount));


  /* Configure next Link node Address Register to zero */
  pNode->CLAR =  0;
 810510a:	687b      	ldr	r3, [r7, #4]
 810510c:	2200      	movs	r2, #0
 810510e:	615a      	str	r2, [r3, #20]

  /* Configure the Link Node registers*/
  pNode->CTBR   = 0;
 8105110:	687b      	ldr	r3, [r7, #4]
 8105112:	2200      	movs	r2, #0
 8105114:	619a      	str	r2, [r3, #24]
  pNode->CMAR   = 0;
 8105116:	687b      	ldr	r3, [r7, #4]
 8105118:	2200      	movs	r2, #0
 810511a:	621a      	str	r2, [r3, #32]
  pNode->CMDR   = 0;
 810511c:	687b      	ldr	r3, [r7, #4]
 810511e:	2200      	movs	r2, #0
 8105120:	625a      	str	r2, [r3, #36]	@ 0x24
  pNode->Reserved = 0;
 8105122:	687b      	ldr	r3, [r7, #4]
 8105124:	2200      	movs	r2, #0
 8105126:	61da      	str	r2, [r3, #28]

  /* Write new CTCR Register value */
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8105128:	683b      	ldr	r3, [r7, #0]
 810512a:	691a      	ldr	r2, [r3, #16]
 810512c:	683b      	ldr	r3, [r7, #0]
 810512e:	695b      	ldr	r3, [r3, #20]
 8105130:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8105132:	683b      	ldr	r3, [r7, #0]
 8105134:	699b      	ldr	r3, [r3, #24]
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8105136:	431a      	orrs	r2, r3
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8105138:	683b      	ldr	r3, [r7, #0]
 810513a:	69db      	ldr	r3, [r3, #28]
 810513c:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 810513e:	683b      	ldr	r3, [r7, #0]
 8105140:	6a1b      	ldr	r3, [r3, #32]
    pNodeConfig->Init.SourceDataSize | pNodeConfig->Init.DestDataSize           | \
 8105142:	431a      	orrs	r2, r3
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 8105144:	683b      	ldr	r3, [r7, #0]
 8105146:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105148:	431a      	orrs	r2, r3
        pNodeConfig->Init.DestBurst                                             | \
 810514a:	683b      	ldr	r3, [r7, #0]
 810514c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pNodeConfig->Init.DataAlignment| pNodeConfig->Init.SourceBurst            | \
 810514e:	431a      	orrs	r2, r3
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 8105150:	683b      	ldr	r3, [r7, #0]
 8105152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8105154:	3b01      	subs	r3, #1
 8105156:	049b      	lsls	r3, r3, #18
        pNodeConfig->Init.DestBurst                                             | \
 8105158:	431a      	orrs	r2, r3
            pNodeConfig->Init.TransferTriggerMode;
 810515a:	683b      	ldr	r3, [r7, #0]
 810515c:	685b      	ldr	r3, [r3, #4]
          ((pNodeConfig->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 810515e:	431a      	orrs	r2, r3
  pNode->CTCR =  pNodeConfig->Init.SourceInc | pNodeConfig->Init.DestinationInc | \
 8105160:	687b      	ldr	r3, [r7, #4]
 8105162:	601a      	str	r2, [r3, #0]

  /* If SW request set the CTCR register to SW Request Mode*/
  if(pNodeConfig->Init.Request == MDMA_REQUEST_SW)
 8105164:	683b      	ldr	r3, [r7, #0]
 8105166:	681b      	ldr	r3, [r3, #0]
 8105168:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810516c:	d105      	bne.n	810517a <HAL_MDMA_LinkedList_CreateNode+0x8a>
  {
    pNode->CTCR |= MDMA_CTCR_SWRM;
 810516e:	687b      	ldr	r3, [r7, #4]
 8105170:	681b      	ldr	r3, [r3, #0]
 8105172:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8105176:	687b      	ldr	r3, [r7, #4]
 8105178:	601a      	str	r2, [r3, #0]
  -If the request is done by SW : BWM could be set to 1 or 0.
  -If the request is done by a peripheral :
     If mask address not set (0) => BWM must be set to 0
     If mask address set (different than 0) => BWM could be set to 1 or 0
  */
  if((pNodeConfig->Init.Request == MDMA_REQUEST_SW) || (pNodeConfig->PostRequestMaskAddress != 0U))
 810517a:	683b      	ldr	r3, [r7, #0]
 810517c:	681b      	ldr	r3, [r3, #0]
 810517e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105182:	d003      	beq.n	810518c <HAL_MDMA_LinkedList_CreateNode+0x9c>
 8105184:	683b      	ldr	r3, [r7, #0]
 8105186:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8105188:	2b00      	cmp	r3, #0
 810518a:	d005      	beq.n	8105198 <HAL_MDMA_LinkedList_CreateNode+0xa8>
  {
    pNode->CTCR |=  MDMA_CTCR_BWM;
 810518c:	687b      	ldr	r3, [r7, #4]
 810518e:	681b      	ldr	r3, [r3, #0]
 8105190:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8105194:	687b      	ldr	r3, [r7, #4]
 8105196:	601a      	str	r2, [r3, #0]
  }

  /* Set the new CBNDTR Register value */
  pNode->CBNDTR = ((pNodeConfig->BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC;
 8105198:	683b      	ldr	r3, [r7, #0]
 810519a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 810519c:	3b01      	subs	r3, #1
 810519e:	051a      	lsls	r2, r3, #20
 81051a0:	687b      	ldr	r3, [r7, #4]
 81051a2:	605a      	str	r2, [r3, #4]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(pNodeConfig->Init.SourceBlockAddressOffset < 0)
 81051a4:	683b      	ldr	r3, [r7, #0]
 81051a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81051a8:	2b00      	cmp	r3, #0
 81051aa:	da0e      	bge.n	81051ca <HAL_MDMA_LinkedList_CreateNode+0xda>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRSUM;
 81051ac:	687b      	ldr	r3, [r7, #4]
 81051ae:	685b      	ldr	r3, [r3, #4]
 81051b0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 81051b4:	687b      	ldr	r3, [r7, #4]
 81051b6:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.SourceBlockAddressOffset);
 81051b8:	683b      	ldr	r3, [r7, #0]
 81051ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81051bc:	425b      	negs	r3, r3
 81051be:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR = blockoffset & 0x0000FFFFU;
 81051c0:	68fb      	ldr	r3, [r7, #12]
 81051c2:	b29a      	uxth	r2, r3
 81051c4:	687b      	ldr	r3, [r7, #4]
 81051c6:	611a      	str	r2, [r3, #16]
 81051c8:	e004      	b.n	81051d4 <HAL_MDMA_LinkedList_CreateNode+0xe4>
  }
  else
  {
    /*write new CBRUR Register value : source repeat block offset */
    pNode->CBRUR = (((uint32_t) pNodeConfig->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 81051ca:	683b      	ldr	r3, [r7, #0]
 81051cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81051ce:	b29a      	uxth	r2, r3
 81051d0:	687b      	ldr	r3, [r7, #4]
 81051d2:	611a      	str	r2, [r3, #16]
  }

  /* if block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(pNodeConfig->Init.DestBlockAddressOffset < 0)
 81051d4:	683b      	ldr	r3, [r7, #0]
 81051d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81051d8:	2b00      	cmp	r3, #0
 81051da:	da11      	bge.n	8105200 <HAL_MDMA_LinkedList_CreateNode+0x110>
  {
    pNode->CBNDTR |= MDMA_CBNDTR_BRDUM;
 81051dc:	687b      	ldr	r3, [r7, #4]
 81051de:	685b      	ldr	r3, [r3, #4]
 81051e0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 81051e4:	687b      	ldr	r3, [r7, #4]
 81051e6:	605a      	str	r2, [r3, #4]
    /*write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- pNodeConfig->Init.DestBlockAddressOffset);
 81051e8:	683b      	ldr	r3, [r7, #0]
 81051ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 81051ec:	425b      	negs	r3, r3
 81051ee:	60fb      	str	r3, [r7, #12]
    pNode->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 81051f0:	687b      	ldr	r3, [r7, #4]
 81051f2:	691a      	ldr	r2, [r3, #16]
 81051f4:	68fb      	ldr	r3, [r7, #12]
 81051f6:	041b      	lsls	r3, r3, #16
 81051f8:	431a      	orrs	r2, r3
 81051fa:	687b      	ldr	r3, [r7, #4]
 81051fc:	611a      	str	r2, [r3, #16]
 81051fe:	e007      	b.n	8105210 <HAL_MDMA_LinkedList_CreateNode+0x120>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    pNode->CBRUR |= ((((uint32_t)pNodeConfig->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8105200:	687b      	ldr	r3, [r7, #4]
 8105202:	691a      	ldr	r2, [r3, #16]
 8105204:	683b      	ldr	r3, [r7, #0]
 8105206:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8105208:	041b      	lsls	r3, r3, #16
 810520a:	431a      	orrs	r2, r3
 810520c:	687b      	ldr	r3, [r7, #4]
 810520e:	611a      	str	r2, [r3, #16]
  }

  /* Configure MDMA Link Node data length */
  pNode->CBNDTR |=  pNodeConfig->BlockDataLength;
 8105210:	687b      	ldr	r3, [r7, #4]
 8105212:	685a      	ldr	r2, [r3, #4]
 8105214:	683b      	ldr	r3, [r7, #0]
 8105216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8105218:	431a      	orrs	r2, r3
 810521a:	687b      	ldr	r3, [r7, #4]
 810521c:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Link Node destination address */
  pNode->CDAR = pNodeConfig->DstAddress;
 810521e:	683b      	ldr	r3, [r7, #0]
 8105220:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8105222:	687b      	ldr	r3, [r7, #4]
 8105224:	60da      	str	r2, [r3, #12]

  /* Configure MDMA Link Node Source address */
  pNode->CSAR = pNodeConfig->SrcAddress;
 8105226:	683b      	ldr	r3, [r7, #0]
 8105228:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 810522a:	687b      	ldr	r3, [r7, #4]
 810522c:	609a      	str	r2, [r3, #8]

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData,  */
  if(pNodeConfig->Init.Request != MDMA_REQUEST_SW)
 810522e:	683b      	ldr	r3, [r7, #0]
 8105230:	681b      	ldr	r3, [r3, #0]
 8105232:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105236:	d00c      	beq.n	8105252 <HAL_MDMA_LinkedList_CreateNode+0x162>
  {
    /* Set the HW request in CTBR register  */
    pNode->CTBR = pNodeConfig->Init.Request & MDMA_CTBR_TSEL;
 8105238:	683b      	ldr	r3, [r7, #0]
 810523a:	681b      	ldr	r3, [r3, #0]
 810523c:	b2da      	uxtb	r2, r3
 810523e:	687b      	ldr	r3, [r7, #4]
 8105240:	619a      	str	r2, [r3, #24]
    /* Set the HW request clear Mask and Data */
    pNode->CMAR = pNodeConfig->PostRequestMaskAddress;
 8105242:	683b      	ldr	r3, [r7, #0]
 8105244:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8105246:	687b      	ldr	r3, [r7, #4]
 8105248:	621a      	str	r2, [r3, #32]
    pNode->CMDR = pNodeConfig->PostRequestMaskData;
 810524a:	683b      	ldr	r3, [r7, #0]
 810524c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 810524e:	687b      	ldr	r3, [r7, #4]
 8105250:	625a      	str	r2, [r3, #36]	@ 0x24
  }

  addressMask = pNodeConfig->SrcAddress & 0xFF000000U;
 8105252:	683b      	ldr	r3, [r7, #0]
 8105254:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105256:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 810525a:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 810525c:	68bb      	ldr	r3, [r7, #8]
 810525e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8105262:	d002      	beq.n	810526a <HAL_MDMA_LinkedList_CreateNode+0x17a>
 8105264:	68bb      	ldr	r3, [r7, #8]
 8105266:	2b00      	cmp	r3, #0
 8105268:	d105      	bne.n	8105276 <HAL_MDMA_LinkedList_CreateNode+0x186>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_SBUS;
 810526a:	687b      	ldr	r3, [r7, #4]
 810526c:	699b      	ldr	r3, [r3, #24]
 810526e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8105272:	687b      	ldr	r3, [r7, #4]
 8105274:	619a      	str	r2, [r3, #24]
  }

  addressMask = pNodeConfig->DstAddress & 0xFF000000U;
 8105276:	683b      	ldr	r3, [r7, #0]
 8105278:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810527a:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 810527e:	60bb      	str	r3, [r7, #8]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8105280:	68bb      	ldr	r3, [r7, #8]
 8105282:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8105286:	d002      	beq.n	810528e <HAL_MDMA_LinkedList_CreateNode+0x19e>
 8105288:	68bb      	ldr	r3, [r7, #8]
 810528a:	2b00      	cmp	r3, #0
 810528c:	d105      	bne.n	810529a <HAL_MDMA_LinkedList_CreateNode+0x1aa>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    pNode->CTBR |= MDMA_CTBR_DBUS;
 810528e:	687b      	ldr	r3, [r7, #4]
 8105290:	699b      	ldr	r3, [r3, #24]
 8105292:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8105296:	687b      	ldr	r3, [r7, #4]
 8105298:	619a      	str	r2, [r3, #24]
  }

  return HAL_OK;
 810529a:	2300      	movs	r3, #0
}
 810529c:	4618      	mov	r0, r3
 810529e:	3714      	adds	r7, #20
 81052a0:	46bd      	mov	sp, r7
 81052a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81052a6:	4770      	bx	lr

081052a8 <HAL_MDMA_LinkedList_AddNode>:
  *                    at the end of the list
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_AddNode(MDMA_HandleTypeDef *hmdma, MDMA_LinkNodeTypeDef *pNewNode, const MDMA_LinkNodeTypeDef *pPrevNode)
{
 81052a8:	b480      	push	{r7}
 81052aa:	b089      	sub	sp, #36	@ 0x24
 81052ac:	af00      	add	r7, sp, #0
 81052ae:	60f8      	str	r0, [r7, #12]
 81052b0:	60b9      	str	r1, [r7, #8]
 81052b2:	607a      	str	r2, [r7, #4]
  MDMA_LinkNodeTypeDef *pNode;
  uint32_t counter = 0, nodeInserted = 0;
 81052b4:	2300      	movs	r3, #0
 81052b6:	61bb      	str	r3, [r7, #24]
 81052b8:	2300      	movs	r3, #0
 81052ba:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef hal_status = HAL_OK;
 81052bc:	2300      	movs	r3, #0
 81052be:	74fb      	strb	r3, [r7, #19]

  /* Check the MDMA peripheral handle */
  if((hmdma == NULL) || (pNewNode == NULL))
 81052c0:	68fb      	ldr	r3, [r7, #12]
 81052c2:	2b00      	cmp	r3, #0
 81052c4:	d002      	beq.n	81052cc <HAL_MDMA_LinkedList_AddNode+0x24>
 81052c6:	68bb      	ldr	r3, [r7, #8]
 81052c8:	2b00      	cmp	r3, #0
 81052ca:	d101      	bne.n	81052d0 <HAL_MDMA_LinkedList_AddNode+0x28>
  {
    return HAL_ERROR;
 81052cc:	2301      	movs	r3, #1
 81052ce:	e0a9      	b.n	8105424 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 81052d0:	68fb      	ldr	r3, [r7, #12]
 81052d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 81052d6:	2b01      	cmp	r3, #1
 81052d8:	d101      	bne.n	81052de <HAL_MDMA_LinkedList_AddNode+0x36>
 81052da:	2302      	movs	r3, #2
 81052dc:	e0a2      	b.n	8105424 <HAL_MDMA_LinkedList_AddNode+0x17c>
 81052de:	68fb      	ldr	r3, [r7, #12]
 81052e0:	2201      	movs	r2, #1
 81052e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 81052e6:	68fb      	ldr	r3, [r7, #12]
 81052e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 81052ec:	b2db      	uxtb	r3, r3
 81052ee:	2b01      	cmp	r3, #1
 81052f0:	f040 8093 	bne.w	810541a <HAL_MDMA_LinkedList_AddNode+0x172>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 81052f4:	68fb      	ldr	r3, [r7, #12]
 81052f6:	2202      	movs	r2, #2
 81052f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if this is the first node (after the Inititlization node) */
    if((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U)
 81052fc:	68fb      	ldr	r3, [r7, #12]
 81052fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105300:	2b00      	cmp	r3, #0
 8105302:	d116      	bne.n	8105332 <HAL_MDMA_LinkedList_AddNode+0x8a>
    {
      if(pPrevNode == NULL)
 8105304:	687b      	ldr	r3, [r7, #4]
 8105306:	2b00      	cmp	r3, #0
 8105308:	d110      	bne.n	810532c <HAL_MDMA_LinkedList_AddNode+0x84>
      {
        /* if this is the first node after the initialization
        connect this node to the node 0 by updating
        the MDMA channel CLAR register to this node address */
        hmdma->Instance->CLAR = (uint32_t)pNewNode;
 810530a:	68fb      	ldr	r3, [r7, #12]
 810530c:	681b      	ldr	r3, [r3, #0]
 810530e:	68ba      	ldr	r2, [r7, #8]
 8105310:	625a      	str	r2, [r3, #36]	@ 0x24
        /* Set the MDMA handle First linked List node*/
        hmdma->FirstLinkedListNodeAddress = pNewNode;
 8105312:	68fb      	ldr	r3, [r7, #12]
 8105314:	68ba      	ldr	r2, [r7, #8]
 8105316:	65da      	str	r2, [r3, #92]	@ 0x5c

        /*reset New node link */
        pNewNode->CLAR = 0;
 8105318:	68bb      	ldr	r3, [r7, #8]
 810531a:	2200      	movs	r2, #0
 810531c:	615a      	str	r2, [r3, #20]

        /* Update the Handle last node address */
        hmdma->LastLinkedListNodeAddress = pNewNode;
 810531e:	68fb      	ldr	r3, [r7, #12]
 8105320:	68ba      	ldr	r2, [r7, #8]
 8105322:	661a      	str	r2, [r3, #96]	@ 0x60

        hmdma->LinkedListNodeCounter = 1;
 8105324:	68fb      	ldr	r3, [r7, #12]
 8105326:	2201      	movs	r2, #1
 8105328:	665a      	str	r2, [r3, #100]	@ 0x64
 810532a:	e06c      	b.n	8105406 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
      else
      {
        hal_status = HAL_ERROR;
 810532c:	2301      	movs	r3, #1
 810532e:	74fb      	strb	r3, [r7, #19]
 8105330:	e069      	b.n	8105406 <HAL_MDMA_LinkedList_AddNode+0x15e>
      }
    }
    else if(hmdma->FirstLinkedListNodeAddress != pNewNode)
 8105332:	68fb      	ldr	r3, [r7, #12]
 8105334:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105336:	68ba      	ldr	r2, [r7, #8]
 8105338:	429a      	cmp	r2, r3
 810533a:	d062      	beq.n	8105402 <HAL_MDMA_LinkedList_AddNode+0x15a>
    {
      /* Check if the node to insert already exists*/
      pNode = hmdma->FirstLinkedListNodeAddress;
 810533c:	68fb      	ldr	r3, [r7, #12]
 810533e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105340:	61fb      	str	r3, [r7, #28]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 8105342:	e00c      	b.n	810535e <HAL_MDMA_LinkedList_AddNode+0xb6>
      {
        if(pNode->CLAR == (uint32_t)pNewNode)
 8105344:	69fb      	ldr	r3, [r7, #28]
 8105346:	695a      	ldr	r2, [r3, #20]
 8105348:	68bb      	ldr	r3, [r7, #8]
 810534a:	429a      	cmp	r2, r3
 810534c:	d101      	bne.n	8105352 <HAL_MDMA_LinkedList_AddNode+0xaa>
        {
          hal_status = HAL_ERROR; /* error this node already exist in the linked list and it is not first node */
 810534e:	2301      	movs	r3, #1
 8105350:	74fb      	strb	r3, [r7, #19]
        }
        pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 8105352:	69fb      	ldr	r3, [r7, #28]
 8105354:	695b      	ldr	r3, [r3, #20]
 8105356:	61fb      	str	r3, [r7, #28]
        counter++;
 8105358:	69bb      	ldr	r3, [r7, #24]
 810535a:	3301      	adds	r3, #1
 810535c:	61bb      	str	r3, [r7, #24]
      while((counter < hmdma->LinkedListNodeCounter) && (hal_status == HAL_OK))
 810535e:	68fb      	ldr	r3, [r7, #12]
 8105360:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105362:	69ba      	ldr	r2, [r7, #24]
 8105364:	429a      	cmp	r2, r3
 8105366:	d202      	bcs.n	810536e <HAL_MDMA_LinkedList_AddNode+0xc6>
 8105368:	7cfb      	ldrb	r3, [r7, #19]
 810536a:	2b00      	cmp	r3, #0
 810536c:	d0ea      	beq.n	8105344 <HAL_MDMA_LinkedList_AddNode+0x9c>
      }

      if(hal_status == HAL_OK)
 810536e:	7cfb      	ldrb	r3, [r7, #19]
 8105370:	2b00      	cmp	r3, #0
 8105372:	d148      	bne.n	8105406 <HAL_MDMA_LinkedList_AddNode+0x15e>
      {
        /* Check if the previous node is the last one in the current list or zero */
        if((pPrevNode == hmdma->LastLinkedListNodeAddress) || (pPrevNode == NULL))
 8105374:	68fb      	ldr	r3, [r7, #12]
 8105376:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8105378:	687a      	ldr	r2, [r7, #4]
 810537a:	429a      	cmp	r2, r3
 810537c:	d002      	beq.n	8105384 <HAL_MDMA_LinkedList_AddNode+0xdc>
 810537e:	687b      	ldr	r3, [r7, #4]
 8105380:	2b00      	cmp	r3, #0
 8105382:	d111      	bne.n	81053a8 <HAL_MDMA_LinkedList_AddNode+0x100>
        {
          /* insert the new node at the end of the list */
          pNewNode->CLAR = hmdma->LastLinkedListNodeAddress->CLAR;
 8105384:	68fb      	ldr	r3, [r7, #12]
 8105386:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8105388:	695a      	ldr	r2, [r3, #20]
 810538a:	68bb      	ldr	r3, [r7, #8]
 810538c:	615a      	str	r2, [r3, #20]
          hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)pNewNode;
 810538e:	68fb      	ldr	r3, [r7, #12]
 8105390:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8105392:	68ba      	ldr	r2, [r7, #8]
 8105394:	615a      	str	r2, [r3, #20]
          /* Update the Handle last node address */
          hmdma->LastLinkedListNodeAddress = pNewNode;
 8105396:	68fb      	ldr	r3, [r7, #12]
 8105398:	68ba      	ldr	r2, [r7, #8]
 810539a:	661a      	str	r2, [r3, #96]	@ 0x60
          /* Increment the linked list node counter */
          hmdma->LinkedListNodeCounter++;
 810539c:	68fb      	ldr	r3, [r7, #12]
 810539e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81053a0:	1c5a      	adds	r2, r3, #1
 81053a2:	68fb      	ldr	r3, [r7, #12]
 81053a4:	665a      	str	r2, [r3, #100]	@ 0x64
 81053a6:	e02e      	b.n	8105406 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
        else
        {
          /*insert the new node after the pPreviousNode node */
          pNode = hmdma->FirstLinkedListNodeAddress;
 81053a8:	68fb      	ldr	r3, [r7, #12]
 81053aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 81053ac:	61fb      	str	r3, [r7, #28]
          counter = 0;
 81053ae:	2300      	movs	r3, #0
 81053b0:	61bb      	str	r3, [r7, #24]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 81053b2:	e018      	b.n	81053e6 <HAL_MDMA_LinkedList_AddNode+0x13e>
          {
            counter++;
 81053b4:	69bb      	ldr	r3, [r7, #24]
 81053b6:	3301      	adds	r3, #1
 81053b8:	61bb      	str	r3, [r7, #24]
            if(pNode == pPrevNode)
 81053ba:	69fa      	ldr	r2, [r7, #28]
 81053bc:	687b      	ldr	r3, [r7, #4]
 81053be:	429a      	cmp	r2, r3
 81053c0:	d10e      	bne.n	81053e0 <HAL_MDMA_LinkedList_AddNode+0x138>
            {
              /*Insert the new node after the previous one */
              pNewNode->CLAR = pNode->CLAR;
 81053c2:	69fb      	ldr	r3, [r7, #28]
 81053c4:	695a      	ldr	r2, [r3, #20]
 81053c6:	68bb      	ldr	r3, [r7, #8]
 81053c8:	615a      	str	r2, [r3, #20]
              pNode->CLAR = (uint32_t)pNewNode;
 81053ca:	68ba      	ldr	r2, [r7, #8]
 81053cc:	69fb      	ldr	r3, [r7, #28]
 81053ce:	615a      	str	r2, [r3, #20]
              /* Increment the linked list node counter */
              hmdma->LinkedListNodeCounter++;
 81053d0:	68fb      	ldr	r3, [r7, #12]
 81053d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81053d4:	1c5a      	adds	r2, r3, #1
 81053d6:	68fb      	ldr	r3, [r7, #12]
 81053d8:	665a      	str	r2, [r3, #100]	@ 0x64
              nodeInserted = 1;
 81053da:	2301      	movs	r3, #1
 81053dc:	617b      	str	r3, [r7, #20]
 81053de:	e002      	b.n	81053e6 <HAL_MDMA_LinkedList_AddNode+0x13e>
            }
            else
            {
              pNode = (MDMA_LinkNodeTypeDef *)pNode->CLAR;
 81053e0:	69fb      	ldr	r3, [r7, #28]
 81053e2:	695b      	ldr	r3, [r3, #20]
 81053e4:	61fb      	str	r3, [r7, #28]
          while((counter < hmdma->LinkedListNodeCounter) && (nodeInserted == 0U))
 81053e6:	68fb      	ldr	r3, [r7, #12]
 81053e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 81053ea:	69ba      	ldr	r2, [r7, #24]
 81053ec:	429a      	cmp	r2, r3
 81053ee:	d202      	bcs.n	81053f6 <HAL_MDMA_LinkedList_AddNode+0x14e>
 81053f0:	697b      	ldr	r3, [r7, #20]
 81053f2:	2b00      	cmp	r3, #0
 81053f4:	d0de      	beq.n	81053b4 <HAL_MDMA_LinkedList_AddNode+0x10c>
            }
          }

          if(nodeInserted == 0U)
 81053f6:	697b      	ldr	r3, [r7, #20]
 81053f8:	2b00      	cmp	r3, #0
 81053fa:	d104      	bne.n	8105406 <HAL_MDMA_LinkedList_AddNode+0x15e>
          {
            hal_status = HAL_ERROR;
 81053fc:	2301      	movs	r3, #1
 81053fe:	74fb      	strb	r3, [r7, #19]
 8105400:	e001      	b.n	8105406 <HAL_MDMA_LinkedList_AddNode+0x15e>
        }
      }
    }
    else
    {
      hal_status = HAL_ERROR;
 8105402:	2301      	movs	r3, #1
 8105404:	74fb      	strb	r3, [r7, #19]
    }

    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 8105406:	68fb      	ldr	r3, [r7, #12]
 8105408:	2200      	movs	r2, #0
 810540a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    hmdma->State = HAL_MDMA_STATE_READY;
 810540e:	68fb      	ldr	r3, [r7, #12]
 8105410:	2201      	movs	r2, #1
 8105412:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return hal_status;
 8105416:	7cfb      	ldrb	r3, [r7, #19]
 8105418:	e004      	b.n	8105424 <HAL_MDMA_LinkedList_AddNode+0x17c>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 810541a:	68fb      	ldr	r3, [r7, #12]
 810541c:	2200      	movs	r2, #0
 810541e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 8105422:	2302      	movs	r3, #2
  }
}
 8105424:	4618      	mov	r0, r3
 8105426:	3724      	adds	r7, #36	@ 0x24
 8105428:	46bd      	mov	sp, r7
 810542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810542e:	4770      	bx	lr

08105430 <HAL_MDMA_LinkedList_EnableCircularMode>:
  * @param  hmdma : Pointer to a MDMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified MDMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_LinkedList_EnableCircularMode(MDMA_HandleTypeDef *hmdma)
{
 8105430:	b480      	push	{r7}
 8105432:	b085      	sub	sp, #20
 8105434:	af00      	add	r7, sp, #0
 8105436:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8105438:	2300      	movs	r3, #0
 810543a:	73fb      	strb	r3, [r7, #15]

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 810543c:	687b      	ldr	r3, [r7, #4]
 810543e:	2b00      	cmp	r3, #0
 8105440:	d101      	bne.n	8105446 <HAL_MDMA_LinkedList_EnableCircularMode+0x16>
  {
    return HAL_ERROR;
 8105442:	2301      	movs	r3, #1
 8105444:	e031      	b.n	81054aa <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 8105446:	687b      	ldr	r3, [r7, #4]
 8105448:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 810544c:	2b01      	cmp	r3, #1
 810544e:	d101      	bne.n	8105454 <HAL_MDMA_LinkedList_EnableCircularMode+0x24>
 8105450:	2302      	movs	r3, #2
 8105452:	e02a      	b.n	81054aa <HAL_MDMA_LinkedList_EnableCircularMode+0x7a>
 8105454:	687b      	ldr	r3, [r7, #4]
 8105456:	2201      	movs	r2, #1
 8105458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 810545c:	687b      	ldr	r3, [r7, #4]
 810545e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8105462:	b2db      	uxtb	r3, r3
 8105464:	2b01      	cmp	r3, #1
 8105466:	d117      	bne.n	8105498 <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 8105468:	687b      	ldr	r3, [r7, #4]
 810546a:	2202      	movs	r2, #2
 810546c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* If first and last node are null (no nodes in the list) : return error*/
    if(((uint32_t)hmdma->FirstLinkedListNodeAddress == 0U) || ((uint32_t)hmdma->LastLinkedListNodeAddress == 0U) || (hmdma->LinkedListNodeCounter == 0U))
 8105470:	687b      	ldr	r3, [r7, #4]
 8105472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105474:	2b00      	cmp	r3, #0
 8105476:	d007      	beq.n	8105488 <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 8105478:	687b      	ldr	r3, [r7, #4]
 810547a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810547c:	2b00      	cmp	r3, #0
 810547e:	d003      	beq.n	8105488 <HAL_MDMA_LinkedList_EnableCircularMode+0x58>
 8105480:	687b      	ldr	r3, [r7, #4]
 8105482:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8105484:	2b00      	cmp	r3, #0
 8105486:	d102      	bne.n	810548e <HAL_MDMA_LinkedList_EnableCircularMode+0x5e>
    {
      hal_status = HAL_ERROR;
 8105488:	2301      	movs	r3, #1
 810548a:	73fb      	strb	r3, [r7, #15]
 810548c:	e004      	b.n	8105498 <HAL_MDMA_LinkedList_EnableCircularMode+0x68>
    }
    else
    {
      /* to enable circular mode Last Node should be connected to first node */
      hmdma->LastLinkedListNodeAddress->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 810548e:	687b      	ldr	r3, [r7, #4]
 8105490:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8105492:	687b      	ldr	r3, [r7, #4]
 8105494:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8105496:	615a      	str	r2, [r3, #20]
    }

  }
  /* Process unlocked */
  __HAL_UNLOCK(hmdma);
 8105498:	687b      	ldr	r3, [r7, #4]
 810549a:	2200      	movs	r2, #0
 810549c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  hmdma->State = HAL_MDMA_STATE_READY;
 81054a0:	687b      	ldr	r3, [r7, #4]
 81054a2:	2201      	movs	r2, #1
 81054a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return hal_status;
 81054a8:	7bfb      	ldrb	r3, [r7, #15]
}
 81054aa:	4618      	mov	r0, r3
 81054ac:	3714      	adds	r7, #20
 81054ae:	46bd      	mov	sp, r7
 81054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81054b4:	4770      	bx	lr

081054b6 <HAL_MDMA_Start_IT>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount      : The number of a blocks to be transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MDMA_Start_IT(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 81054b6:	b580      	push	{r7, lr}
 81054b8:	b086      	sub	sp, #24
 81054ba:	af02      	add	r7, sp, #8
 81054bc:	60f8      	str	r0, [r7, #12]
 81054be:	60b9      	str	r1, [r7, #8]
 81054c0:	607a      	str	r2, [r7, #4]
 81054c2:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_MDMA_TRANSFER_LENGTH(BlockDataLength));
  assert_param(IS_MDMA_BLOCK_COUNT(BlockCount));

  /* Check the MDMA peripheral handle */
  if(hmdma == NULL)
 81054c4:	68fb      	ldr	r3, [r7, #12]
 81054c6:	2b00      	cmp	r3, #0
 81054c8:	d101      	bne.n	81054ce <HAL_MDMA_Start_IT+0x18>
  {
    return HAL_ERROR;
 81054ca:	2301      	movs	r3, #1
 81054cc:	e070      	b.n	81055b0 <HAL_MDMA_Start_IT+0xfa>
  }

  /* Process locked */
  __HAL_LOCK(hmdma);
 81054ce:	68fb      	ldr	r3, [r7, #12]
 81054d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 81054d4:	2b01      	cmp	r3, #1
 81054d6:	d101      	bne.n	81054dc <HAL_MDMA_Start_IT+0x26>
 81054d8:	2302      	movs	r3, #2
 81054da:	e069      	b.n	81055b0 <HAL_MDMA_Start_IT+0xfa>
 81054dc:	68fb      	ldr	r3, [r7, #12]
 81054de:	2201      	movs	r2, #1
 81054e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if(HAL_MDMA_STATE_READY == hmdma->State)
 81054e4:	68fb      	ldr	r3, [r7, #12]
 81054e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 81054ea:	b2db      	uxtb	r3, r3
 81054ec:	2b01      	cmp	r3, #1
 81054ee:	d158      	bne.n	81055a2 <HAL_MDMA_Start_IT+0xec>
  {
    /* Change MDMA peripheral state */
    hmdma->State = HAL_MDMA_STATE_BUSY;
 81054f0:	68fb      	ldr	r3, [r7, #12]
 81054f2:	2202      	movs	r2, #2
 81054f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Initialize the error code */
    hmdma->ErrorCode = HAL_MDMA_ERROR_NONE;
 81054f8:	68fb      	ldr	r3, [r7, #12]
 81054fa:	2200      	movs	r2, #0
 81054fc:	669a      	str	r2, [r3, #104]	@ 0x68

    /* Disable the peripheral */
    __HAL_MDMA_DISABLE(hmdma);
 81054fe:	68fb      	ldr	r3, [r7, #12]
 8105500:	681b      	ldr	r3, [r3, #0]
 8105502:	68da      	ldr	r2, [r3, #12]
 8105504:	68fb      	ldr	r3, [r7, #12]
 8105506:	681b      	ldr	r3, [r3, #0]
 8105508:	f022 0201 	bic.w	r2, r2, #1
 810550c:	60da      	str	r2, [r3, #12]

    /* Configure the source, destination address and the data length */
    MDMA_SetConfig(hmdma, SrcAddress, DstAddress, BlockDataLength, BlockCount);
 810550e:	69bb      	ldr	r3, [r7, #24]
 8105510:	9300      	str	r3, [sp, #0]
 8105512:	683b      	ldr	r3, [r7, #0]
 8105514:	687a      	ldr	r2, [r7, #4]
 8105516:	68b9      	ldr	r1, [r7, #8]
 8105518:	68f8      	ldr	r0, [r7, #12]
 810551a:	f000 f84d 	bl	81055b8 <MDMA_SetConfig>

    /* Enable Common interrupts i.e Transfer Error IT and Channel Transfer Complete IT*/
    __HAL_MDMA_ENABLE_IT(hmdma, (MDMA_IT_TE | MDMA_IT_CTC));
 810551e:	68fb      	ldr	r3, [r7, #12]
 8105520:	681b      	ldr	r3, [r3, #0]
 8105522:	68da      	ldr	r2, [r3, #12]
 8105524:	68fb      	ldr	r3, [r7, #12]
 8105526:	681b      	ldr	r3, [r3, #0]
 8105528:	f042 0206 	orr.w	r2, r2, #6
 810552c:	60da      	str	r2, [r3, #12]

    if(hmdma->XferBlockCpltCallback != NULL)
 810552e:	68fb      	ldr	r3, [r7, #12]
 8105530:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105532:	2b00      	cmp	r3, #0
 8105534:	d007      	beq.n	8105546 <HAL_MDMA_Start_IT+0x90>
    {
      /* if Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BT);
 8105536:	68fb      	ldr	r3, [r7, #12]
 8105538:	681b      	ldr	r3, [r3, #0]
 810553a:	68da      	ldr	r2, [r3, #12]
 810553c:	68fb      	ldr	r3, [r7, #12]
 810553e:	681b      	ldr	r3, [r3, #0]
 8105540:	f042 0210 	orr.w	r2, r2, #16
 8105544:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferRepeatBlockCpltCallback != NULL)
 8105546:	68fb      	ldr	r3, [r7, #12]
 8105548:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810554a:	2b00      	cmp	r3, #0
 810554c:	d007      	beq.n	810555e <HAL_MDMA_Start_IT+0xa8>
    {
      /* if Repeated Block transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BRT);
 810554e:	68fb      	ldr	r3, [r7, #12]
 8105550:	681b      	ldr	r3, [r3, #0]
 8105552:	68da      	ldr	r2, [r3, #12]
 8105554:	68fb      	ldr	r3, [r7, #12]
 8105556:	681b      	ldr	r3, [r3, #0]
 8105558:	f042 0208 	orr.w	r2, r2, #8
 810555c:	60da      	str	r2, [r3, #12]
    }

    if(hmdma->XferBufferCpltCallback != NULL)
 810555e:	68fb      	ldr	r3, [r7, #12]
 8105560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8105562:	2b00      	cmp	r3, #0
 8105564:	d007      	beq.n	8105576 <HAL_MDMA_Start_IT+0xc0>
    {
      /* if buffer transfer complete Callback is set enable the corresponding IT*/
      __HAL_MDMA_ENABLE_IT(hmdma, MDMA_IT_BFTC);
 8105566:	68fb      	ldr	r3, [r7, #12]
 8105568:	681b      	ldr	r3, [r3, #0]
 810556a:	68da      	ldr	r2, [r3, #12]
 810556c:	68fb      	ldr	r3, [r7, #12]
 810556e:	681b      	ldr	r3, [r3, #0]
 8105570:	f042 0220 	orr.w	r2, r2, #32
 8105574:	60da      	str	r2, [r3, #12]
    }

    /* Enable the Peripheral */
    __HAL_MDMA_ENABLE(hmdma);
 8105576:	68fb      	ldr	r3, [r7, #12]
 8105578:	681b      	ldr	r3, [r3, #0]
 810557a:	68da      	ldr	r2, [r3, #12]
 810557c:	68fb      	ldr	r3, [r7, #12]
 810557e:	681b      	ldr	r3, [r3, #0]
 8105580:	f042 0201 	orr.w	r2, r2, #1
 8105584:	60da      	str	r2, [r3, #12]

    if(hmdma->Init.Request == MDMA_REQUEST_SW)
 8105586:	68fb      	ldr	r3, [r7, #12]
 8105588:	685b      	ldr	r3, [r3, #4]
 810558a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810558e:	d10e      	bne.n	81055ae <HAL_MDMA_Start_IT+0xf8>
    {
      /* activate If SW request mode*/
      hmdma->Instance->CCR |=  MDMA_CCR_SWRQ;
 8105590:	68fb      	ldr	r3, [r7, #12]
 8105592:	681b      	ldr	r3, [r3, #0]
 8105594:	68da      	ldr	r2, [r3, #12]
 8105596:	68fb      	ldr	r3, [r7, #12]
 8105598:	681b      	ldr	r3, [r3, #0]
 810559a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 810559e:	60da      	str	r2, [r3, #12]
 81055a0:	e005      	b.n	81055ae <HAL_MDMA_Start_IT+0xf8>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hmdma);
 81055a2:	68fb      	ldr	r3, [r7, #12]
 81055a4:	2200      	movs	r2, #0
 81055a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Return error status */
    return HAL_BUSY;
 81055aa:	2302      	movs	r3, #2
 81055ac:	e000      	b.n	81055b0 <HAL_MDMA_Start_IT+0xfa>
  }

  return HAL_OK;
 81055ae:	2300      	movs	r3, #0
}
 81055b0:	4618      	mov	r0, r3
 81055b2:	3710      	adds	r7, #16
 81055b4:	46bd      	mov	sp, r7
 81055b6:	bd80      	pop	{r7, pc}

081055b8 <MDMA_SetConfig>:
  * @param  BlockDataLength : The length of a block transfer in bytes
  * @param  BlockCount: The number of blocks to be transferred
  * @retval HAL status
  */
static void MDMA_SetConfig(MDMA_HandleTypeDef *hmdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t BlockDataLength, uint32_t BlockCount)
{
 81055b8:	b480      	push	{r7}
 81055ba:	b087      	sub	sp, #28
 81055bc:	af00      	add	r7, sp, #0
 81055be:	60f8      	str	r0, [r7, #12]
 81055c0:	60b9      	str	r1, [r7, #8]
 81055c2:	607a      	str	r2, [r7, #4]
 81055c4:	603b      	str	r3, [r7, #0]
  uint32_t addressMask;

  /* Configure the MDMA Channel data length */
  MODIFY_REG(hmdma->Instance->CBNDTR ,MDMA_CBNDTR_BNDT, (BlockDataLength & MDMA_CBNDTR_BNDT));
 81055c6:	68fb      	ldr	r3, [r7, #12]
 81055c8:	681b      	ldr	r3, [r3, #0]
 81055ca:	695b      	ldr	r3, [r3, #20]
 81055cc:	0c5b      	lsrs	r3, r3, #17
 81055ce:	045b      	lsls	r3, r3, #17
 81055d0:	683a      	ldr	r2, [r7, #0]
 81055d2:	f3c2 0110 	ubfx	r1, r2, #0, #17
 81055d6:	68fa      	ldr	r2, [r7, #12]
 81055d8:	6812      	ldr	r2, [r2, #0]
 81055da:	430b      	orrs	r3, r1
 81055dc:	6153      	str	r3, [r2, #20]

  /* Configure the MDMA block repeat count */
  MODIFY_REG(hmdma->Instance->CBNDTR , MDMA_CBNDTR_BRC , ((BlockCount - 1U) << MDMA_CBNDTR_BRC_Pos) & MDMA_CBNDTR_BRC);
 81055de:	68fb      	ldr	r3, [r7, #12]
 81055e0:	681b      	ldr	r3, [r3, #0]
 81055e2:	695b      	ldr	r3, [r3, #20]
 81055e4:	f3c3 0113 	ubfx	r1, r3, #0, #20
 81055e8:	6a3b      	ldr	r3, [r7, #32]
 81055ea:	3b01      	subs	r3, #1
 81055ec:	051a      	lsls	r2, r3, #20
 81055ee:	68fb      	ldr	r3, [r7, #12]
 81055f0:	681b      	ldr	r3, [r3, #0]
 81055f2:	430a      	orrs	r2, r1
 81055f4:	615a      	str	r2, [r3, #20]

  /* Clear all interrupt flags */
  __HAL_MDMA_CLEAR_FLAG(hmdma, MDMA_FLAG_TE | MDMA_FLAG_CTC | MDMA_CISR_BRTIF | MDMA_CISR_BTIF | MDMA_CISR_TCIF);
 81055f6:	68fb      	ldr	r3, [r7, #12]
 81055f8:	681b      	ldr	r3, [r3, #0]
 81055fa:	221f      	movs	r2, #31
 81055fc:	605a      	str	r2, [r3, #4]

  /* Configure MDMA Channel destination address */
  hmdma->Instance->CDAR = DstAddress;
 81055fe:	68fb      	ldr	r3, [r7, #12]
 8105600:	681b      	ldr	r3, [r3, #0]
 8105602:	687a      	ldr	r2, [r7, #4]
 8105604:	61da      	str	r2, [r3, #28]

  /* Configure MDMA Channel Source address */
  hmdma->Instance->CSAR = SrcAddress;
 8105606:	68fb      	ldr	r3, [r7, #12]
 8105608:	681b      	ldr	r3, [r3, #0]
 810560a:	68ba      	ldr	r2, [r7, #8]
 810560c:	619a      	str	r2, [r3, #24]

  addressMask = SrcAddress & 0xFF000000U;
 810560e:	68bb      	ldr	r3, [r7, #8]
 8105610:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8105614:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 8105616:	697b      	ldr	r3, [r7, #20]
 8105618:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810561c:	d002      	beq.n	8105624 <MDMA_SetConfig+0x6c>
 810561e:	697b      	ldr	r3, [r7, #20]
 8105620:	2b00      	cmp	r3, #0
 8105622:	d108      	bne.n	8105636 <MDMA_SetConfig+0x7e>
  {
    /*The AHBSbus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_SBUS;
 8105624:	68fb      	ldr	r3, [r7, #12]
 8105626:	681b      	ldr	r3, [r3, #0]
 8105628:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 810562a:	68fb      	ldr	r3, [r7, #12]
 810562c:	681b      	ldr	r3, [r3, #0]
 810562e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8105632:	629a      	str	r2, [r3, #40]	@ 0x28
 8105634:	e007      	b.n	8105646 <MDMA_SetConfig+0x8e>
  }
  else
  {
    /*The AXI bus is used as source (read operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_SBUS);
 8105636:	68fb      	ldr	r3, [r7, #12]
 8105638:	681b      	ldr	r3, [r3, #0]
 810563a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 810563c:	68fb      	ldr	r3, [r7, #12]
 810563e:	681b      	ldr	r3, [r3, #0]
 8105640:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8105644:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  addressMask = DstAddress & 0xFF000000U;
 8105646:	687b      	ldr	r3, [r7, #4]
 8105648:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 810564c:	617b      	str	r3, [r7, #20]
  if((addressMask == 0x20000000U) || (addressMask == 0x00000000U))
 810564e:	697b      	ldr	r3, [r7, #20]
 8105650:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8105654:	d002      	beq.n	810565c <MDMA_SetConfig+0xa4>
 8105656:	697b      	ldr	r3, [r7, #20]
 8105658:	2b00      	cmp	r3, #0
 810565a:	d108      	bne.n	810566e <MDMA_SetConfig+0xb6>
  {
    /*The AHB bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR |= MDMA_CTBR_DBUS;
 810565c:	68fb      	ldr	r3, [r7, #12]
 810565e:	681b      	ldr	r3, [r3, #0]
 8105660:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8105662:	68fb      	ldr	r3, [r7, #12]
 8105664:	681b      	ldr	r3, [r3, #0]
 8105666:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 810566a:	629a      	str	r2, [r3, #40]	@ 0x28
 810566c:	e007      	b.n	810567e <MDMA_SetConfig+0xc6>
  }
  else
  {
    /*The AXI bus is used as destination (write operation) on channel x */
    hmdma->Instance->CTBR &= (~MDMA_CTBR_DBUS);
 810566e:	68fb      	ldr	r3, [r7, #12]
 8105670:	681b      	ldr	r3, [r3, #0]
 8105672:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8105674:	68fb      	ldr	r3, [r7, #12]
 8105676:	681b      	ldr	r3, [r3, #0]
 8105678:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 810567c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the linked list register to the first node of the list */
  hmdma->Instance->CLAR = (uint32_t)hmdma->FirstLinkedListNodeAddress;
 810567e:	68fb      	ldr	r3, [r7, #12]
 8105680:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8105682:	68fb      	ldr	r3, [r7, #12]
 8105684:	681b      	ldr	r3, [r3, #0]
 8105686:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8105688:	bf00      	nop
 810568a:	371c      	adds	r7, #28
 810568c:	46bd      	mov	sp, r7
 810568e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105692:	4770      	bx	lr

08105694 <MDMA_Init>:
  * @param  hmdma:       pointer to a MDMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified MDMA Channel.
  * @retval None
  */
static void MDMA_Init(MDMA_HandleTypeDef *hmdma)
{
 8105694:	b480      	push	{r7}
 8105696:	b085      	sub	sp, #20
 8105698:	af00      	add	r7, sp, #0
 810569a:	6078      	str	r0, [r7, #4]
  uint32_t blockoffset;

  /* Prepare the MDMA Channel configuration */
  hmdma->Instance->CCR = hmdma->Init.Priority  | hmdma->Init.Endianness;
 810569c:	687b      	ldr	r3, [r7, #4]
 810569e:	68d9      	ldr	r1, [r3, #12]
 81056a0:	687b      	ldr	r3, [r7, #4]
 81056a2:	691a      	ldr	r2, [r3, #16]
 81056a4:	687b      	ldr	r3, [r7, #4]
 81056a6:	681b      	ldr	r3, [r3, #0]
 81056a8:	430a      	orrs	r2, r1
 81056aa:	60da      	str	r2, [r3, #12]

  /* Write new CTCR Register value */
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 81056ac:	687b      	ldr	r3, [r7, #4]
 81056ae:	695a      	ldr	r2, [r3, #20]
 81056b0:	687b      	ldr	r3, [r7, #4]
 81056b2:	699b      	ldr	r3, [r3, #24]
 81056b4:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 81056b6:	687b      	ldr	r3, [r7, #4]
 81056b8:	69db      	ldr	r3, [r3, #28]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 81056ba:	431a      	orrs	r2, r3
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 81056bc:	687b      	ldr	r3, [r7, #4]
 81056be:	6a1b      	ldr	r3, [r3, #32]
 81056c0:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 81056c2:	687b      	ldr	r3, [r7, #4]
 81056c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           hmdma->Init.SourceDataSize | hmdma->Init.DestDataSize   | \
 81056c6:	431a      	orrs	r2, r3
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 81056c8:	687b      	ldr	r3, [r7, #4]
 81056ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81056cc:	431a      	orrs	r2, r3
                           hmdma->Init.DestBurst                                   | \
 81056ce:	687b      	ldr	r3, [r7, #4]
 81056d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                           hmdma->Init.DataAlignment  | hmdma->Init.SourceBurst    | \
 81056d2:	431a      	orrs	r2, r3
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 81056d4:	687b      	ldr	r3, [r7, #4]
 81056d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81056d8:	3b01      	subs	r3, #1
 81056da:	049b      	lsls	r3, r3, #18
                           hmdma->Init.DestBurst                                   | \
 81056dc:	ea42 0103 	orr.w	r1, r2, r3
                           hmdma->Init.TransferTriggerMode;
 81056e0:	687b      	ldr	r3, [r7, #4]
 81056e2:	689a      	ldr	r2, [r3, #8]
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 81056e4:	687b      	ldr	r3, [r7, #4]
 81056e6:	681b      	ldr	r3, [r3, #0]
                           ((hmdma->Init.BufferTransferLength - 1U) << MDMA_CTCR_TLEN_Pos) | \
 81056e8:	430a      	orrs	r2, r1
  hmdma->Instance->CTCR =  hmdma->Init.SourceInc      | hmdma->Init.DestinationInc | \
 81056ea:	611a      	str	r2, [r3, #16]

  /* If SW request set the CTCR register to SW Request Mode */
  if(hmdma->Init.Request == MDMA_REQUEST_SW)
 81056ec:	687b      	ldr	r3, [r7, #4]
 81056ee:	685b      	ldr	r3, [r3, #4]
 81056f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81056f4:	d107      	bne.n	8105706 <MDMA_Init+0x72>
    -If the request is done by SW : BWM could be set to 1 or 0.
    -If the request is done by a peripheral :
    If mask address not set (0) => BWM must be set to 0
    If mask address set (different than 0) => BWM could be set to 1 or 0
    */
    hmdma->Instance->CTCR |= (MDMA_CTCR_SWRM | MDMA_CTCR_BWM);
 81056f6:	687b      	ldr	r3, [r7, #4]
 81056f8:	681b      	ldr	r3, [r3, #0]
 81056fa:	691a      	ldr	r2, [r3, #16]
 81056fc:	687b      	ldr	r3, [r7, #4]
 81056fe:	681b      	ldr	r3, [r3, #0]
 8105700:	f042 4240 	orr.w	r2, r2, #3221225472	@ 0xc0000000
 8105704:	611a      	str	r2, [r3, #16]
  }

  /* Reset CBNDTR Register */
  hmdma->Instance->CBNDTR = 0;
 8105706:	687b      	ldr	r3, [r7, #4]
 8105708:	681b      	ldr	r3, [r3, #0]
 810570a:	2200      	movs	r2, #0
 810570c:	615a      	str	r2, [r3, #20]

  /* if block source address offset is negative set the Block Repeat Source address Update Mode to decrement */
  if(hmdma->Init.SourceBlockAddressOffset < 0)
 810570e:	687b      	ldr	r3, [r7, #4]
 8105710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8105712:	2b00      	cmp	r3, #0
 8105714:	da11      	bge.n	810573a <MDMA_Init+0xa6>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRSUM;
 8105716:	687b      	ldr	r3, [r7, #4]
 8105718:	681b      	ldr	r3, [r3, #0]
 810571a:	695a      	ldr	r2, [r3, #20]
 810571c:	687b      	ldr	r3, [r7, #4]
 810571e:	681b      	ldr	r3, [r3, #0]
 8105720:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8105724:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : source repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.SourceBlockAddressOffset);
 8105726:	687b      	ldr	r3, [r7, #4]
 8105728:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810572a:	425b      	negs	r3, r3
 810572c:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR = (blockoffset & 0x0000FFFFU);
 810572e:	687b      	ldr	r3, [r7, #4]
 8105730:	681b      	ldr	r3, [r3, #0]
 8105732:	68fa      	ldr	r2, [r7, #12]
 8105734:	b292      	uxth	r2, r2
 8105736:	621a      	str	r2, [r3, #32]
 8105738:	e006      	b.n	8105748 <MDMA_Init+0xb4>
  }
  else
  {
    /* Write new CBRUR Register value : source repeat block offset */
    hmdma->Instance->CBRUR = (((uint32_t)hmdma->Init.SourceBlockAddressOffset) & 0x0000FFFFU);
 810573a:	687b      	ldr	r3, [r7, #4]
 810573c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810573e:	461a      	mov	r2, r3
 8105740:	687b      	ldr	r3, [r7, #4]
 8105742:	681b      	ldr	r3, [r3, #0]
 8105744:	b292      	uxth	r2, r2
 8105746:	621a      	str	r2, [r3, #32]
  }

  /* If block destination address offset is negative set the Block Repeat destination address Update Mode to decrement */
  if(hmdma->Init.DestBlockAddressOffset < 0)
 8105748:	687b      	ldr	r3, [r7, #4]
 810574a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 810574c:	2b00      	cmp	r3, #0
 810574e:	da15      	bge.n	810577c <MDMA_Init+0xe8>
  {
    hmdma->Instance->CBNDTR |= MDMA_CBNDTR_BRDUM;
 8105750:	687b      	ldr	r3, [r7, #4]
 8105752:	681b      	ldr	r3, [r3, #0]
 8105754:	695a      	ldr	r2, [r3, #20]
 8105756:	687b      	ldr	r3, [r7, #4]
 8105758:	681b      	ldr	r3, [r3, #0]
 810575a:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 810575e:	615a      	str	r2, [r3, #20]
    /* Write new CBRUR Register value : destination repeat block offset */
    blockoffset = (uint32_t)(- hmdma->Init.DestBlockAddressOffset);
 8105760:	687b      	ldr	r3, [r7, #4]
 8105762:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105764:	425b      	negs	r3, r3
 8105766:	60fb      	str	r3, [r7, #12]
    hmdma->Instance->CBRUR |= ((blockoffset & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 8105768:	687b      	ldr	r3, [r7, #4]
 810576a:	681b      	ldr	r3, [r3, #0]
 810576c:	6a19      	ldr	r1, [r3, #32]
 810576e:	68fb      	ldr	r3, [r7, #12]
 8105770:	041a      	lsls	r2, r3, #16
 8105772:	687b      	ldr	r3, [r7, #4]
 8105774:	681b      	ldr	r3, [r3, #0]
 8105776:	430a      	orrs	r2, r1
 8105778:	621a      	str	r2, [r3, #32]
 810577a:	e009      	b.n	8105790 <MDMA_Init+0xfc>
  }
  else
  {
    /*write new CBRUR Register value : destination repeat block offset */
    hmdma->Instance->CBRUR |= ((((uint32_t)hmdma->Init.DestBlockAddressOffset) & 0x0000FFFFU) << MDMA_CBRUR_DUV_Pos);
 810577c:	687b      	ldr	r3, [r7, #4]
 810577e:	681b      	ldr	r3, [r3, #0]
 8105780:	6a19      	ldr	r1, [r3, #32]
 8105782:	687b      	ldr	r3, [r7, #4]
 8105784:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8105786:	041a      	lsls	r2, r3, #16
 8105788:	687b      	ldr	r3, [r7, #4]
 810578a:	681b      	ldr	r3, [r3, #0]
 810578c:	430a      	orrs	r2, r1
 810578e:	621a      	str	r2, [r3, #32]
  }

  /* if HW request set the HW request and the requet CleraMask and ClearData MaskData, */
  if(hmdma->Init.Request != MDMA_REQUEST_SW)
 8105790:	687b      	ldr	r3, [r7, #4]
 8105792:	685b      	ldr	r3, [r3, #4]
 8105794:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8105798:	d006      	beq.n	81057a8 <MDMA_Init+0x114>
  {
    /* Set the HW request in CTRB register  */
    hmdma->Instance->CTBR = hmdma->Init.Request & MDMA_CTBR_TSEL;
 810579a:	687b      	ldr	r3, [r7, #4]
 810579c:	685a      	ldr	r2, [r3, #4]
 810579e:	687b      	ldr	r3, [r7, #4]
 81057a0:	681b      	ldr	r3, [r3, #0]
 81057a2:	b2d2      	uxtb	r2, r2
 81057a4:	629a      	str	r2, [r3, #40]	@ 0x28
 81057a6:	e003      	b.n	81057b0 <MDMA_Init+0x11c>
  }
  else /* SW request : reset the CTBR register */
  {
    hmdma->Instance->CTBR = 0;
 81057a8:	687b      	ldr	r3, [r7, #4]
 81057aa:	681b      	ldr	r3, [r3, #0]
 81057ac:	2200      	movs	r2, #0
 81057ae:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Write Link Address Register */
  hmdma->Instance->CLAR =  0;
 81057b0:	687b      	ldr	r3, [r7, #4]
 81057b2:	681b      	ldr	r3, [r3, #0]
 81057b4:	2200      	movs	r2, #0
 81057b6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 81057b8:	bf00      	nop
 81057ba:	3714      	adds	r7, #20
 81057bc:	46bd      	mov	sp, r7
 81057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 81057c2:	4770      	bx	lr

081057c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 81057c4:	b480      	push	{r7}
 81057c6:	b089      	sub	sp, #36	@ 0x24
 81057c8:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 81057ca:	4bb3      	ldr	r3, [pc, #716]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81057cc:	691b      	ldr	r3, [r3, #16]
 81057ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 81057d2:	2b18      	cmp	r3, #24
 81057d4:	f200 8155 	bhi.w	8105a82 <HAL_RCC_GetSysClockFreq+0x2be>
 81057d8:	a201      	add	r2, pc, #4	@ (adr r2, 81057e0 <HAL_RCC_GetSysClockFreq+0x1c>)
 81057da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81057de:	bf00      	nop
 81057e0:	08105845 	.word	0x08105845
 81057e4:	08105a83 	.word	0x08105a83
 81057e8:	08105a83 	.word	0x08105a83
 81057ec:	08105a83 	.word	0x08105a83
 81057f0:	08105a83 	.word	0x08105a83
 81057f4:	08105a83 	.word	0x08105a83
 81057f8:	08105a83 	.word	0x08105a83
 81057fc:	08105a83 	.word	0x08105a83
 8105800:	0810586b 	.word	0x0810586b
 8105804:	08105a83 	.word	0x08105a83
 8105808:	08105a83 	.word	0x08105a83
 810580c:	08105a83 	.word	0x08105a83
 8105810:	08105a83 	.word	0x08105a83
 8105814:	08105a83 	.word	0x08105a83
 8105818:	08105a83 	.word	0x08105a83
 810581c:	08105a83 	.word	0x08105a83
 8105820:	08105871 	.word	0x08105871
 8105824:	08105a83 	.word	0x08105a83
 8105828:	08105a83 	.word	0x08105a83
 810582c:	08105a83 	.word	0x08105a83
 8105830:	08105a83 	.word	0x08105a83
 8105834:	08105a83 	.word	0x08105a83
 8105838:	08105a83 	.word	0x08105a83
 810583c:	08105a83 	.word	0x08105a83
 8105840:	08105877 	.word	0x08105877
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8105844:	4b94      	ldr	r3, [pc, #592]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105846:	681b      	ldr	r3, [r3, #0]
 8105848:	f003 0320 	and.w	r3, r3, #32
 810584c:	2b00      	cmp	r3, #0
 810584e:	d009      	beq.n	8105864 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105850:	4b91      	ldr	r3, [pc, #580]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105852:	681b      	ldr	r3, [r3, #0]
 8105854:	08db      	lsrs	r3, r3, #3
 8105856:	f003 0303 	and.w	r3, r3, #3
 810585a:	4a90      	ldr	r2, [pc, #576]	@ (8105a9c <HAL_RCC_GetSysClockFreq+0x2d8>)
 810585c:	fa22 f303 	lsr.w	r3, r2, r3
 8105860:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8105862:	e111      	b.n	8105a88 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8105864:	4b8d      	ldr	r3, [pc, #564]	@ (8105a9c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8105866:	61bb      	str	r3, [r7, #24]
      break;
 8105868:	e10e      	b.n	8105a88 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 810586a:	4b8d      	ldr	r3, [pc, #564]	@ (8105aa0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 810586c:	61bb      	str	r3, [r7, #24]
      break;
 810586e:	e10b      	b.n	8105a88 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8105870:	4b8c      	ldr	r3, [pc, #560]	@ (8105aa4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8105872:	61bb      	str	r3, [r7, #24]
      break;
 8105874:	e108      	b.n	8105a88 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8105876:	4b88      	ldr	r3, [pc, #544]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810587a:	f003 0303 	and.w	r3, r3, #3
 810587e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8105880:	4b85      	ldr	r3, [pc, #532]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105882:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8105884:	091b      	lsrs	r3, r3, #4
 8105886:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 810588a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 810588c:	4b82      	ldr	r3, [pc, #520]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810588e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105890:	f003 0301 	and.w	r3, r3, #1
 8105894:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8105896:	4b80      	ldr	r3, [pc, #512]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105898:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 810589a:	08db      	lsrs	r3, r3, #3
 810589c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 81058a0:	68fa      	ldr	r2, [r7, #12]
 81058a2:	fb02 f303 	mul.w	r3, r2, r3
 81058a6:	ee07 3a90 	vmov	s15, r3
 81058aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81058ae:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 81058b2:	693b      	ldr	r3, [r7, #16]
 81058b4:	2b00      	cmp	r3, #0
 81058b6:	f000 80e1 	beq.w	8105a7c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 81058ba:	697b      	ldr	r3, [r7, #20]
 81058bc:	2b02      	cmp	r3, #2
 81058be:	f000 8083 	beq.w	81059c8 <HAL_RCC_GetSysClockFreq+0x204>
 81058c2:	697b      	ldr	r3, [r7, #20]
 81058c4:	2b02      	cmp	r3, #2
 81058c6:	f200 80a1 	bhi.w	8105a0c <HAL_RCC_GetSysClockFreq+0x248>
 81058ca:	697b      	ldr	r3, [r7, #20]
 81058cc:	2b00      	cmp	r3, #0
 81058ce:	d003      	beq.n	81058d8 <HAL_RCC_GetSysClockFreq+0x114>
 81058d0:	697b      	ldr	r3, [r7, #20]
 81058d2:	2b01      	cmp	r3, #1
 81058d4:	d056      	beq.n	8105984 <HAL_RCC_GetSysClockFreq+0x1c0>
 81058d6:	e099      	b.n	8105a0c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81058d8:	4b6f      	ldr	r3, [pc, #444]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81058da:	681b      	ldr	r3, [r3, #0]
 81058dc:	f003 0320 	and.w	r3, r3, #32
 81058e0:	2b00      	cmp	r3, #0
 81058e2:	d02d      	beq.n	8105940 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81058e4:	4b6c      	ldr	r3, [pc, #432]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81058e6:	681b      	ldr	r3, [r3, #0]
 81058e8:	08db      	lsrs	r3, r3, #3
 81058ea:	f003 0303 	and.w	r3, r3, #3
 81058ee:	4a6b      	ldr	r2, [pc, #428]	@ (8105a9c <HAL_RCC_GetSysClockFreq+0x2d8>)
 81058f0:	fa22 f303 	lsr.w	r3, r2, r3
 81058f4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81058f6:	687b      	ldr	r3, [r7, #4]
 81058f8:	ee07 3a90 	vmov	s15, r3
 81058fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105900:	693b      	ldr	r3, [r7, #16]
 8105902:	ee07 3a90 	vmov	s15, r3
 8105906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810590a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810590e:	4b62      	ldr	r3, [pc, #392]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105912:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105916:	ee07 3a90 	vmov	s15, r3
 810591a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810591e:	ed97 6a02 	vldr	s12, [r7, #8]
 8105922:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8105aa8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8105926:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810592a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810592e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105932:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105936:	ee67 7a27 	vmul.f32	s15, s14, s15
 810593a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 810593e:	e087      	b.n	8105a50 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105940:	693b      	ldr	r3, [r7, #16]
 8105942:	ee07 3a90 	vmov	s15, r3
 8105946:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810594a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8105aac <HAL_RCC_GetSysClockFreq+0x2e8>
 810594e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105952:	4b51      	ldr	r3, [pc, #324]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105956:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810595a:	ee07 3a90 	vmov	s15, r3
 810595e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105962:	ed97 6a02 	vldr	s12, [r7, #8]
 8105966:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8105aa8 <HAL_RCC_GetSysClockFreq+0x2e4>
 810596a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810596e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105972:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105976:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810597a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810597e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8105982:	e065      	b.n	8105a50 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105984:	693b      	ldr	r3, [r7, #16]
 8105986:	ee07 3a90 	vmov	s15, r3
 810598a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810598e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8105ab0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8105992:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105996:	4b40      	ldr	r3, [pc, #256]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810599a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810599e:	ee07 3a90 	vmov	s15, r3
 81059a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81059a6:	ed97 6a02 	vldr	s12, [r7, #8]
 81059aa:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8105aa8 <HAL_RCC_GetSysClockFreq+0x2e4>
 81059ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81059b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81059b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81059ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81059be:	ee67 7a27 	vmul.f32	s15, s14, s15
 81059c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81059c6:	e043      	b.n	8105a50 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81059c8:	693b      	ldr	r3, [r7, #16]
 81059ca:	ee07 3a90 	vmov	s15, r3
 81059ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81059d2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8105ab4 <HAL_RCC_GetSysClockFreq+0x2f0>
 81059d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81059da:	4b2f      	ldr	r3, [pc, #188]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81059dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81059de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81059e2:	ee07 3a90 	vmov	s15, r3
 81059e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81059ea:	ed97 6a02 	vldr	s12, [r7, #8]
 81059ee:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8105aa8 <HAL_RCC_GetSysClockFreq+0x2e4>
 81059f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81059f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81059fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81059fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105a06:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8105a0a:	e021      	b.n	8105a50 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8105a0c:	693b      	ldr	r3, [r7, #16]
 8105a0e:	ee07 3a90 	vmov	s15, r3
 8105a12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8105a16:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8105ab0 <HAL_RCC_GetSysClockFreq+0x2ec>
 8105a1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8105a1e:	4b1e      	ldr	r3, [pc, #120]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105a22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8105a26:	ee07 3a90 	vmov	s15, r3
 8105a2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8105a2e:	ed97 6a02 	vldr	s12, [r7, #8]
 8105a32:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8105aa8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8105a36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8105a3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8105a3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8105a42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8105a46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8105a4a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8105a4e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8105a50:	4b11      	ldr	r3, [pc, #68]	@ (8105a98 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8105a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8105a54:	0a5b      	lsrs	r3, r3, #9
 8105a56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8105a5a:	3301      	adds	r3, #1
 8105a5c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8105a5e:	683b      	ldr	r3, [r7, #0]
 8105a60:	ee07 3a90 	vmov	s15, r3
 8105a64:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8105a68:	edd7 6a07 	vldr	s13, [r7, #28]
 8105a6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8105a70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8105a74:	ee17 3a90 	vmov	r3, s15
 8105a78:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8105a7a:	e005      	b.n	8105a88 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8105a7c:	2300      	movs	r3, #0
 8105a7e:	61bb      	str	r3, [r7, #24]
      break;
 8105a80:	e002      	b.n	8105a88 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8105a82:	4b07      	ldr	r3, [pc, #28]	@ (8105aa0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8105a84:	61bb      	str	r3, [r7, #24]
      break;
 8105a86:	bf00      	nop
  }

  return sysclockfreq;
 8105a88:	69bb      	ldr	r3, [r7, #24]
}
 8105a8a:	4618      	mov	r0, r3
 8105a8c:	3724      	adds	r7, #36	@ 0x24
 8105a8e:	46bd      	mov	sp, r7
 8105a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8105a94:	4770      	bx	lr
 8105a96:	bf00      	nop
 8105a98:	58024400 	.word	0x58024400
 8105a9c:	03d09000 	.word	0x03d09000
 8105aa0:	003d0900 	.word	0x003d0900
 8105aa4:	017d7840 	.word	0x017d7840
 8105aa8:	46000000 	.word	0x46000000
 8105aac:	4c742400 	.word	0x4c742400
 8105ab0:	4a742400 	.word	0x4a742400
 8105ab4:	4bbebc20 	.word	0x4bbebc20

08105ab8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8105ab8:	b580      	push	{r7, lr}
 8105aba:	b082      	sub	sp, #8
 8105abc:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8105abe:	f7ff fe81 	bl	81057c4 <HAL_RCC_GetSysClockFreq>
 8105ac2:	4602      	mov	r2, r0
 8105ac4:	4b11      	ldr	r3, [pc, #68]	@ (8105b0c <HAL_RCC_GetHCLKFreq+0x54>)
 8105ac6:	699b      	ldr	r3, [r3, #24]
 8105ac8:	0a1b      	lsrs	r3, r3, #8
 8105aca:	f003 030f 	and.w	r3, r3, #15
 8105ace:	4910      	ldr	r1, [pc, #64]	@ (8105b10 <HAL_RCC_GetHCLKFreq+0x58>)
 8105ad0:	5ccb      	ldrb	r3, [r1, r3]
 8105ad2:	f003 031f 	and.w	r3, r3, #31
 8105ad6:	fa22 f303 	lsr.w	r3, r2, r3
 8105ada:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8105adc:	4b0b      	ldr	r3, [pc, #44]	@ (8105b0c <HAL_RCC_GetHCLKFreq+0x54>)
 8105ade:	699b      	ldr	r3, [r3, #24]
 8105ae0:	f003 030f 	and.w	r3, r3, #15
 8105ae4:	4a0a      	ldr	r2, [pc, #40]	@ (8105b10 <HAL_RCC_GetHCLKFreq+0x58>)
 8105ae6:	5cd3      	ldrb	r3, [r2, r3]
 8105ae8:	f003 031f 	and.w	r3, r3, #31
 8105aec:	687a      	ldr	r2, [r7, #4]
 8105aee:	fa22 f303 	lsr.w	r3, r2, r3
 8105af2:	4a08      	ldr	r2, [pc, #32]	@ (8105b14 <HAL_RCC_GetHCLKFreq+0x5c>)
 8105af4:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8105af6:	4b07      	ldr	r3, [pc, #28]	@ (8105b14 <HAL_RCC_GetHCLKFreq+0x5c>)
 8105af8:	681b      	ldr	r3, [r3, #0]
 8105afa:	4a07      	ldr	r2, [pc, #28]	@ (8105b18 <HAL_RCC_GetHCLKFreq+0x60>)
 8105afc:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8105afe:	4b05      	ldr	r3, [pc, #20]	@ (8105b14 <HAL_RCC_GetHCLKFreq+0x5c>)
 8105b00:	681b      	ldr	r3, [r3, #0]
}
 8105b02:	4618      	mov	r0, r3
 8105b04:	3708      	adds	r7, #8
 8105b06:	46bd      	mov	sp, r7
 8105b08:	bd80      	pop	{r7, pc}
 8105b0a:	bf00      	nop
 8105b0c:	58024400 	.word	0x58024400
 8105b10:	081085b4 	.word	0x081085b4
 8105b14:	10000004 	.word	0x10000004
 8105b18:	10000000 	.word	0x10000000

08105b1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8105b1c:	b580      	push	{r7, lr}
 8105b1e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8105b20:	f7ff ffca 	bl	8105ab8 <HAL_RCC_GetHCLKFreq>
 8105b24:	4602      	mov	r2, r0
 8105b26:	4b06      	ldr	r3, [pc, #24]	@ (8105b40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8105b28:	69db      	ldr	r3, [r3, #28]
 8105b2a:	091b      	lsrs	r3, r3, #4
 8105b2c:	f003 0307 	and.w	r3, r3, #7
 8105b30:	4904      	ldr	r1, [pc, #16]	@ (8105b44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8105b32:	5ccb      	ldrb	r3, [r1, r3]
 8105b34:	f003 031f 	and.w	r3, r3, #31
 8105b38:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8105b3c:	4618      	mov	r0, r3
 8105b3e:	bd80      	pop	{r7, pc}
 8105b40:	58024400 	.word	0x58024400
 8105b44:	081085b4 	.word	0x081085b4

08105b48 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8105b48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8105b4c:	b0ca      	sub	sp, #296	@ 0x128
 8105b4e:	af00      	add	r7, sp, #0
 8105b50:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8105b54:	2300      	movs	r3, #0
 8105b56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8105b5a:	2300      	movs	r3, #0
 8105b5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8105b60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105b68:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8105b6c:	2500      	movs	r5, #0
 8105b6e:	ea54 0305 	orrs.w	r3, r4, r5
 8105b72:	d049      	beq.n	8105c08 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8105b74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105b78:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8105b7a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8105b7e:	d02f      	beq.n	8105be0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8105b80:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8105b84:	d828      	bhi.n	8105bd8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8105b86:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8105b8a:	d01a      	beq.n	8105bc2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8105b8c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8105b90:	d822      	bhi.n	8105bd8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8105b92:	2b00      	cmp	r3, #0
 8105b94:	d003      	beq.n	8105b9e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8105b96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8105b9a:	d007      	beq.n	8105bac <HAL_RCCEx_PeriphCLKConfig+0x64>
 8105b9c:	e01c      	b.n	8105bd8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105b9e:	4bb8      	ldr	r3, [pc, #736]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105ba0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105ba2:	4ab7      	ldr	r2, [pc, #732]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105ba4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105ba8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8105baa:	e01a      	b.n	8105be2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105bac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105bb0:	3308      	adds	r3, #8
 8105bb2:	2102      	movs	r1, #2
 8105bb4:	4618      	mov	r0, r3
 8105bb6:	f002 fb61 	bl	810827c <RCCEx_PLL2_Config>
 8105bba:	4603      	mov	r3, r0
 8105bbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8105bc0:	e00f      	b.n	8105be2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105bc6:	3328      	adds	r3, #40	@ 0x28
 8105bc8:	2102      	movs	r1, #2
 8105bca:	4618      	mov	r0, r3
 8105bcc:	f002 fc08 	bl	81083e0 <RCCEx_PLL3_Config>
 8105bd0:	4603      	mov	r3, r0
 8105bd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8105bd6:	e004      	b.n	8105be2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105bd8:	2301      	movs	r3, #1
 8105bda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105bde:	e000      	b.n	8105be2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8105be0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105be2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105be6:	2b00      	cmp	r3, #0
 8105be8:	d10a      	bne.n	8105c00 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8105bea:	4ba5      	ldr	r3, [pc, #660]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105bec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105bee:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8105bf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105bf6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8105bf8:	4aa1      	ldr	r2, [pc, #644]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105bfa:	430b      	orrs	r3, r1
 8105bfc:	6513      	str	r3, [r2, #80]	@ 0x50
 8105bfe:	e003      	b.n	8105c08 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105c00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105c04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8105c08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105c10:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8105c14:	f04f 0900 	mov.w	r9, #0
 8105c18:	ea58 0309 	orrs.w	r3, r8, r9
 8105c1c:	d047      	beq.n	8105cae <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8105c1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105c24:	2b04      	cmp	r3, #4
 8105c26:	d82a      	bhi.n	8105c7e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8105c28:	a201      	add	r2, pc, #4	@ (adr r2, 8105c30 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8105c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105c2e:	bf00      	nop
 8105c30:	08105c45 	.word	0x08105c45
 8105c34:	08105c53 	.word	0x08105c53
 8105c38:	08105c69 	.word	0x08105c69
 8105c3c:	08105c87 	.word	0x08105c87
 8105c40:	08105c87 	.word	0x08105c87
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105c44:	4b8e      	ldr	r3, [pc, #568]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105c48:	4a8d      	ldr	r2, [pc, #564]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105c4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105c4e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105c50:	e01a      	b.n	8105c88 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105c52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c56:	3308      	adds	r3, #8
 8105c58:	2100      	movs	r1, #0
 8105c5a:	4618      	mov	r0, r3
 8105c5c:	f002 fb0e 	bl	810827c <RCCEx_PLL2_Config>
 8105c60:	4603      	mov	r3, r0
 8105c62:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105c66:	e00f      	b.n	8105c88 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c6c:	3328      	adds	r3, #40	@ 0x28
 8105c6e:	2100      	movs	r1, #0
 8105c70:	4618      	mov	r0, r3
 8105c72:	f002 fbb5 	bl	81083e0 <RCCEx_PLL3_Config>
 8105c76:	4603      	mov	r3, r0
 8105c78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105c7c:	e004      	b.n	8105c88 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105c7e:	2301      	movs	r3, #1
 8105c80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105c84:	e000      	b.n	8105c88 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8105c86:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105c88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105c8c:	2b00      	cmp	r3, #0
 8105c8e:	d10a      	bne.n	8105ca6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8105c90:	4b7b      	ldr	r3, [pc, #492]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105c92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105c94:	f023 0107 	bic.w	r1, r3, #7
 8105c98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105c9e:	4a78      	ldr	r2, [pc, #480]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105ca0:	430b      	orrs	r3, r1
 8105ca2:	6513      	str	r3, [r2, #80]	@ 0x50
 8105ca4:	e003      	b.n	8105cae <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105ca6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105caa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8105cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105cb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105cb6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8105cba:	f04f 0b00 	mov.w	fp, #0
 8105cbe:	ea5a 030b 	orrs.w	r3, sl, fp
 8105cc2:	d04c      	beq.n	8105d5e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8105cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105cc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105cca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8105cce:	d030      	beq.n	8105d32 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8105cd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8105cd4:	d829      	bhi.n	8105d2a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8105cd6:	2bc0      	cmp	r3, #192	@ 0xc0
 8105cd8:	d02d      	beq.n	8105d36 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8105cda:	2bc0      	cmp	r3, #192	@ 0xc0
 8105cdc:	d825      	bhi.n	8105d2a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8105cde:	2b80      	cmp	r3, #128	@ 0x80
 8105ce0:	d018      	beq.n	8105d14 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8105ce2:	2b80      	cmp	r3, #128	@ 0x80
 8105ce4:	d821      	bhi.n	8105d2a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8105ce6:	2b00      	cmp	r3, #0
 8105ce8:	d002      	beq.n	8105cf0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8105cea:	2b40      	cmp	r3, #64	@ 0x40
 8105cec:	d007      	beq.n	8105cfe <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8105cee:	e01c      	b.n	8105d2a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105cf0:	4b63      	ldr	r3, [pc, #396]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105cf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105cf4:	4a62      	ldr	r2, [pc, #392]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105cf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105cfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8105cfc:	e01c      	b.n	8105d38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105cfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d02:	3308      	adds	r3, #8
 8105d04:	2100      	movs	r1, #0
 8105d06:	4618      	mov	r0, r3
 8105d08:	f002 fab8 	bl	810827c <RCCEx_PLL2_Config>
 8105d0c:	4603      	mov	r3, r0
 8105d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8105d12:	e011      	b.n	8105d38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d18:	3328      	adds	r3, #40	@ 0x28
 8105d1a:	2100      	movs	r1, #0
 8105d1c:	4618      	mov	r0, r3
 8105d1e:	f002 fb5f 	bl	81083e0 <RCCEx_PLL3_Config>
 8105d22:	4603      	mov	r3, r0
 8105d24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8105d28:	e006      	b.n	8105d38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105d2a:	2301      	movs	r3, #1
 8105d2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105d30:	e002      	b.n	8105d38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8105d32:	bf00      	nop
 8105d34:	e000      	b.n	8105d38 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8105d36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105d38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105d3c:	2b00      	cmp	r3, #0
 8105d3e:	d10a      	bne.n	8105d56 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8105d40:	4b4f      	ldr	r3, [pc, #316]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105d42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8105d44:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8105d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8105d4e:	4a4c      	ldr	r2, [pc, #304]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105d50:	430b      	orrs	r3, r1
 8105d52:	6513      	str	r3, [r2, #80]	@ 0x50
 8105d54:	e003      	b.n	8105d5e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105d56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105d5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8105d5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105d66:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8105d6a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8105d6e:	2300      	movs	r3, #0
 8105d70:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8105d74:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8105d78:	460b      	mov	r3, r1
 8105d7a:	4313      	orrs	r3, r2
 8105d7c:	d053      	beq.n	8105e26 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8105d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105d82:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8105d86:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8105d8a:	d035      	beq.n	8105df8 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8105d8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8105d90:	d82e      	bhi.n	8105df0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8105d92:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8105d96:	d031      	beq.n	8105dfc <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8105d98:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8105d9c:	d828      	bhi.n	8105df0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8105d9e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8105da2:	d01a      	beq.n	8105dda <HAL_RCCEx_PeriphCLKConfig+0x292>
 8105da4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8105da8:	d822      	bhi.n	8105df0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8105daa:	2b00      	cmp	r3, #0
 8105dac:	d003      	beq.n	8105db6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8105dae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8105db2:	d007      	beq.n	8105dc4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8105db4:	e01c      	b.n	8105df0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105db6:	4b32      	ldr	r3, [pc, #200]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105dba:	4a31      	ldr	r2, [pc, #196]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105dbc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105dc0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105dc2:	e01c      	b.n	8105dfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105dc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105dc8:	3308      	adds	r3, #8
 8105dca:	2100      	movs	r1, #0
 8105dcc:	4618      	mov	r0, r3
 8105dce:	f002 fa55 	bl	810827c <RCCEx_PLL2_Config>
 8105dd2:	4603      	mov	r3, r0
 8105dd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8105dd8:	e011      	b.n	8105dfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105dde:	3328      	adds	r3, #40	@ 0x28
 8105de0:	2100      	movs	r1, #0
 8105de2:	4618      	mov	r0, r3
 8105de4:	f002 fafc 	bl	81083e0 <RCCEx_PLL3_Config>
 8105de8:	4603      	mov	r3, r0
 8105dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105dee:	e006      	b.n	8105dfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8105df0:	2301      	movs	r3, #1
 8105df2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105df6:	e002      	b.n	8105dfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8105df8:	bf00      	nop
 8105dfa:	e000      	b.n	8105dfe <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8105dfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105dfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105e02:	2b00      	cmp	r3, #0
 8105e04:	d10b      	bne.n	8105e1e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8105e06:	4b1e      	ldr	r3, [pc, #120]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105e0a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8105e0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105e12:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8105e16:	4a1a      	ldr	r2, [pc, #104]	@ (8105e80 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8105e18:	430b      	orrs	r3, r1
 8105e1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8105e1c:	e003      	b.n	8105e26 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105e1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105e22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8105e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105e2e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8105e32:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8105e36:	2300      	movs	r3, #0
 8105e38:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8105e3c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8105e40:	460b      	mov	r3, r1
 8105e42:	4313      	orrs	r3, r2
 8105e44:	d056      	beq.n	8105ef4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8105e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105e4a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8105e4e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8105e52:	d038      	beq.n	8105ec6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8105e54:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8105e58:	d831      	bhi.n	8105ebe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8105e5a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8105e5e:	d034      	beq.n	8105eca <HAL_RCCEx_PeriphCLKConfig+0x382>
 8105e60:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8105e64:	d82b      	bhi.n	8105ebe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8105e66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8105e6a:	d01d      	beq.n	8105ea8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8105e6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8105e70:	d825      	bhi.n	8105ebe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8105e72:	2b00      	cmp	r3, #0
 8105e74:	d006      	beq.n	8105e84 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8105e76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8105e7a:	d00a      	beq.n	8105e92 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8105e7c:	e01f      	b.n	8105ebe <HAL_RCCEx_PeriphCLKConfig+0x376>
 8105e7e:	bf00      	nop
 8105e80:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105e84:	4ba2      	ldr	r3, [pc, #648]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105e86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105e88:	4aa1      	ldr	r2, [pc, #644]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105e8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105e8e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105e90:	e01c      	b.n	8105ecc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105e96:	3308      	adds	r3, #8
 8105e98:	2100      	movs	r1, #0
 8105e9a:	4618      	mov	r0, r3
 8105e9c:	f002 f9ee 	bl	810827c <RCCEx_PLL2_Config>
 8105ea0:	4603      	mov	r3, r0
 8105ea2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8105ea6:	e011      	b.n	8105ecc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105eac:	3328      	adds	r3, #40	@ 0x28
 8105eae:	2100      	movs	r1, #0
 8105eb0:	4618      	mov	r0, r3
 8105eb2:	f002 fa95 	bl	81083e0 <RCCEx_PLL3_Config>
 8105eb6:	4603      	mov	r3, r0
 8105eb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8105ebc:	e006      	b.n	8105ecc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8105ebe:	2301      	movs	r3, #1
 8105ec0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105ec4:	e002      	b.n	8105ecc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8105ec6:	bf00      	nop
 8105ec8:	e000      	b.n	8105ecc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8105eca:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105ecc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105ed0:	2b00      	cmp	r3, #0
 8105ed2:	d10b      	bne.n	8105eec <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8105ed4:	4b8e      	ldr	r3, [pc, #568]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8105ed8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8105edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105ee0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8105ee4:	4a8a      	ldr	r2, [pc, #552]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105ee6:	430b      	orrs	r3, r1
 8105ee8:	6593      	str	r3, [r2, #88]	@ 0x58
 8105eea:	e003      	b.n	8105ef4 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105eec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105ef0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8105ef4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105efc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8105f00:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8105f04:	2300      	movs	r3, #0
 8105f06:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8105f0a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8105f0e:	460b      	mov	r3, r1
 8105f10:	4313      	orrs	r3, r2
 8105f12:	d03a      	beq.n	8105f8a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8105f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105f1a:	2b30      	cmp	r3, #48	@ 0x30
 8105f1c:	d01f      	beq.n	8105f5e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8105f1e:	2b30      	cmp	r3, #48	@ 0x30
 8105f20:	d819      	bhi.n	8105f56 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8105f22:	2b20      	cmp	r3, #32
 8105f24:	d00c      	beq.n	8105f40 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8105f26:	2b20      	cmp	r3, #32
 8105f28:	d815      	bhi.n	8105f56 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8105f2a:	2b00      	cmp	r3, #0
 8105f2c:	d019      	beq.n	8105f62 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8105f2e:	2b10      	cmp	r3, #16
 8105f30:	d111      	bne.n	8105f56 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105f32:	4b77      	ldr	r3, [pc, #476]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105f36:	4a76      	ldr	r2, [pc, #472]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105f38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105f3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8105f3e:	e011      	b.n	8105f64 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105f44:	3308      	adds	r3, #8
 8105f46:	2102      	movs	r1, #2
 8105f48:	4618      	mov	r0, r3
 8105f4a:	f002 f997 	bl	810827c <RCCEx_PLL2_Config>
 8105f4e:	4603      	mov	r3, r0
 8105f50:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8105f54:	e006      	b.n	8105f64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8105f56:	2301      	movs	r3, #1
 8105f58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8105f5c:	e002      	b.n	8105f64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8105f5e:	bf00      	nop
 8105f60:	e000      	b.n	8105f64 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8105f62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105f64:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105f68:	2b00      	cmp	r3, #0
 8105f6a:	d10a      	bne.n	8105f82 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8105f6c:	4b68      	ldr	r3, [pc, #416]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105f6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105f70:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8105f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8105f7a:	4a65      	ldr	r2, [pc, #404]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105f7c:	430b      	orrs	r3, r1
 8105f7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8105f80:	e003      	b.n	8105f8a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105f82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8105f86:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8105f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105f92:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8105f96:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8105f9a:	2300      	movs	r3, #0
 8105f9c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8105fa0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8105fa4:	460b      	mov	r3, r1
 8105fa6:	4313      	orrs	r3, r2
 8105fa8:	d051      	beq.n	810604e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8105faa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105fae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8105fb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8105fb4:	d035      	beq.n	8106022 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8105fb6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8105fba:	d82e      	bhi.n	810601a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8105fbc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8105fc0:	d031      	beq.n	8106026 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8105fc2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8105fc6:	d828      	bhi.n	810601a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8105fc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8105fcc:	d01a      	beq.n	8106004 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8105fce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8105fd2:	d822      	bhi.n	810601a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8105fd4:	2b00      	cmp	r3, #0
 8105fd6:	d003      	beq.n	8105fe0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8105fd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8105fdc:	d007      	beq.n	8105fee <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8105fde:	e01c      	b.n	810601a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105fe0:	4b4b      	ldr	r3, [pc, #300]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8105fe4:	4a4a      	ldr	r2, [pc, #296]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8105fe6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8105fea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8105fec:	e01c      	b.n	8106028 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8105ff2:	3308      	adds	r3, #8
 8105ff4:	2100      	movs	r1, #0
 8105ff6:	4618      	mov	r0, r3
 8105ff8:	f002 f940 	bl	810827c <RCCEx_PLL2_Config>
 8105ffc:	4603      	mov	r3, r0
 8105ffe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8106002:	e011      	b.n	8106028 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8106004:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106008:	3328      	adds	r3, #40	@ 0x28
 810600a:	2100      	movs	r1, #0
 810600c:	4618      	mov	r0, r3
 810600e:	f002 f9e7 	bl	81083e0 <RCCEx_PLL3_Config>
 8106012:	4603      	mov	r3, r0
 8106014:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8106018:	e006      	b.n	8106028 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810601a:	2301      	movs	r3, #1
 810601c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106020:	e002      	b.n	8106028 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8106022:	bf00      	nop
 8106024:	e000      	b.n	8106028 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8106026:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106028:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810602c:	2b00      	cmp	r3, #0
 810602e:	d10a      	bne.n	8106046 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8106030:	4b37      	ldr	r3, [pc, #220]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106032:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106034:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8106038:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810603c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 810603e:	4a34      	ldr	r2, [pc, #208]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106040:	430b      	orrs	r3, r1
 8106042:	6513      	str	r3, [r2, #80]	@ 0x50
 8106044:	e003      	b.n	810604e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106046:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810604a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 810604e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106052:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106056:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 810605a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 810605e:	2300      	movs	r3, #0
 8106060:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8106064:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8106068:	460b      	mov	r3, r1
 810606a:	4313      	orrs	r3, r2
 810606c:	d056      	beq.n	810611c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 810606e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106072:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8106074:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8106078:	d033      	beq.n	81060e2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 810607a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 810607e:	d82c      	bhi.n	81060da <HAL_RCCEx_PeriphCLKConfig+0x592>
 8106080:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8106084:	d02f      	beq.n	81060e6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8106086:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 810608a:	d826      	bhi.n	81060da <HAL_RCCEx_PeriphCLKConfig+0x592>
 810608c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8106090:	d02b      	beq.n	81060ea <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8106092:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8106096:	d820      	bhi.n	81060da <HAL_RCCEx_PeriphCLKConfig+0x592>
 8106098:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810609c:	d012      	beq.n	81060c4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 810609e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81060a2:	d81a      	bhi.n	81060da <HAL_RCCEx_PeriphCLKConfig+0x592>
 81060a4:	2b00      	cmp	r3, #0
 81060a6:	d022      	beq.n	81060ee <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 81060a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 81060ac:	d115      	bne.n	81060da <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81060ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81060b2:	3308      	adds	r3, #8
 81060b4:	2101      	movs	r1, #1
 81060b6:	4618      	mov	r0, r3
 81060b8:	f002 f8e0 	bl	810827c <RCCEx_PLL2_Config>
 81060bc:	4603      	mov	r3, r0
 81060be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 81060c2:	e015      	b.n	81060f0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81060c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81060c8:	3328      	adds	r3, #40	@ 0x28
 81060ca:	2101      	movs	r1, #1
 81060cc:	4618      	mov	r0, r3
 81060ce:	f002 f987 	bl	81083e0 <RCCEx_PLL3_Config>
 81060d2:	4603      	mov	r3, r0
 81060d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 81060d8:	e00a      	b.n	81060f0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81060da:	2301      	movs	r3, #1
 81060dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81060e0:	e006      	b.n	81060f0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 81060e2:	bf00      	nop
 81060e4:	e004      	b.n	81060f0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 81060e6:	bf00      	nop
 81060e8:	e002      	b.n	81060f0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 81060ea:	bf00      	nop
 81060ec:	e000      	b.n	81060f0 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 81060ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 81060f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81060f4:	2b00      	cmp	r3, #0
 81060f6:	d10d      	bne.n	8106114 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 81060f8:	4b05      	ldr	r3, [pc, #20]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 81060fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81060fc:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8106100:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106104:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8106106:	4a02      	ldr	r2, [pc, #8]	@ (8106110 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8106108:	430b      	orrs	r3, r1
 810610a:	6513      	str	r3, [r2, #80]	@ 0x50
 810610c:	e006      	b.n	810611c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 810610e:	bf00      	nop
 8106110:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106114:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106118:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 810611c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106124:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8106128:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 810612c:	2300      	movs	r3, #0
 810612e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8106132:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8106136:	460b      	mov	r3, r1
 8106138:	4313      	orrs	r3, r2
 810613a:	d055      	beq.n	81061e8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 810613c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106140:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8106144:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8106148:	d033      	beq.n	81061b2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 810614a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810614e:	d82c      	bhi.n	81061aa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106150:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8106154:	d02f      	beq.n	81061b6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8106156:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810615a:	d826      	bhi.n	81061aa <HAL_RCCEx_PeriphCLKConfig+0x662>
 810615c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8106160:	d02b      	beq.n	81061ba <HAL_RCCEx_PeriphCLKConfig+0x672>
 8106162:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8106166:	d820      	bhi.n	81061aa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106168:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810616c:	d012      	beq.n	8106194 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 810616e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106172:	d81a      	bhi.n	81061aa <HAL_RCCEx_PeriphCLKConfig+0x662>
 8106174:	2b00      	cmp	r3, #0
 8106176:	d022      	beq.n	81061be <HAL_RCCEx_PeriphCLKConfig+0x676>
 8106178:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810617c:	d115      	bne.n	81061aa <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 810617e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106182:	3308      	adds	r3, #8
 8106184:	2101      	movs	r1, #1
 8106186:	4618      	mov	r0, r3
 8106188:	f002 f878 	bl	810827c <RCCEx_PLL2_Config>
 810618c:	4603      	mov	r3, r0
 810618e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8106192:	e015      	b.n	81061c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8106194:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106198:	3328      	adds	r3, #40	@ 0x28
 810619a:	2101      	movs	r1, #1
 810619c:	4618      	mov	r0, r3
 810619e:	f002 f91f 	bl	81083e0 <RCCEx_PLL3_Config>
 81061a2:	4603      	mov	r3, r0
 81061a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 81061a8:	e00a      	b.n	81061c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 81061aa:	2301      	movs	r3, #1
 81061ac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81061b0:	e006      	b.n	81061c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81061b2:	bf00      	nop
 81061b4:	e004      	b.n	81061c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81061b6:	bf00      	nop
 81061b8:	e002      	b.n	81061c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81061ba:	bf00      	nop
 81061bc:	e000      	b.n	81061c0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 81061be:	bf00      	nop
    }

    if (ret == HAL_OK)
 81061c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81061c4:	2b00      	cmp	r3, #0
 81061c6:	d10b      	bne.n	81061e0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 81061c8:	4ba4      	ldr	r3, [pc, #656]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81061ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81061cc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 81061d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81061d4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 81061d8:	4aa0      	ldr	r2, [pc, #640]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81061da:	430b      	orrs	r3, r1
 81061dc:	6593      	str	r3, [r2, #88]	@ 0x58
 81061de:	e003      	b.n	81061e8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81061e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81061e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 81061e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81061ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 81061f0:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 81061f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 81061f8:	2300      	movs	r3, #0
 81061fa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 81061fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8106202:	460b      	mov	r3, r1
 8106204:	4313      	orrs	r3, r2
 8106206:	d037      	beq.n	8106278 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8106208:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810620c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810620e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106212:	d00e      	beq.n	8106232 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8106214:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106218:	d816      	bhi.n	8106248 <HAL_RCCEx_PeriphCLKConfig+0x700>
 810621a:	2b00      	cmp	r3, #0
 810621c:	d018      	beq.n	8106250 <HAL_RCCEx_PeriphCLKConfig+0x708>
 810621e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8106222:	d111      	bne.n	8106248 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106224:	4b8d      	ldr	r3, [pc, #564]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106228:	4a8c      	ldr	r2, [pc, #560]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810622a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 810622e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8106230:	e00f      	b.n	8106252 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106236:	3308      	adds	r3, #8
 8106238:	2101      	movs	r1, #1
 810623a:	4618      	mov	r0, r3
 810623c:	f002 f81e 	bl	810827c <RCCEx_PLL2_Config>
 8106240:	4603      	mov	r3, r0
 8106242:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8106246:	e004      	b.n	8106252 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106248:	2301      	movs	r3, #1
 810624a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810624e:	e000      	b.n	8106252 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8106250:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106252:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106256:	2b00      	cmp	r3, #0
 8106258:	d10a      	bne.n	8106270 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 810625a:	4b80      	ldr	r3, [pc, #512]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810625c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 810625e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8106262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8106268:	4a7c      	ldr	r2, [pc, #496]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810626a:	430b      	orrs	r3, r1
 810626c:	6513      	str	r3, [r2, #80]	@ 0x50
 810626e:	e003      	b.n	8106278 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106270:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106274:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8106278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810627c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106280:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8106284:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8106288:	2300      	movs	r3, #0
 810628a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 810628e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8106292:	460b      	mov	r3, r1
 8106294:	4313      	orrs	r3, r2
 8106296:	d039      	beq.n	810630c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8106298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810629c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 810629e:	2b03      	cmp	r3, #3
 81062a0:	d81c      	bhi.n	81062dc <HAL_RCCEx_PeriphCLKConfig+0x794>
 81062a2:	a201      	add	r2, pc, #4	@ (adr r2, 81062a8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 81062a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81062a8:	081062e5 	.word	0x081062e5
 81062ac:	081062b9 	.word	0x081062b9
 81062b0:	081062c7 	.word	0x081062c7
 81062b4:	081062e5 	.word	0x081062e5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81062b8:	4b68      	ldr	r3, [pc, #416]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81062ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81062bc:	4a67      	ldr	r2, [pc, #412]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81062be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 81062c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 81062c4:	e00f      	b.n	81062e6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 81062c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81062ca:	3308      	adds	r3, #8
 81062cc:	2102      	movs	r1, #2
 81062ce:	4618      	mov	r0, r3
 81062d0:	f001 ffd4 	bl	810827c <RCCEx_PLL2_Config>
 81062d4:	4603      	mov	r3, r0
 81062d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 81062da:	e004      	b.n	81062e6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 81062dc:	2301      	movs	r3, #1
 81062de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81062e2:	e000      	b.n	81062e6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 81062e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81062e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81062ea:	2b00      	cmp	r3, #0
 81062ec:	d10a      	bne.n	8106304 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 81062ee:	4b5b      	ldr	r3, [pc, #364]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81062f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81062f2:	f023 0103 	bic.w	r1, r3, #3
 81062f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81062fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 81062fc:	4a57      	ldr	r2, [pc, #348]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81062fe:	430b      	orrs	r3, r1
 8106300:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8106302:	e003      	b.n	810630c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106304:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106308:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 810630c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106314:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8106318:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 810631c:	2300      	movs	r3, #0
 810631e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8106322:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8106326:	460b      	mov	r3, r1
 8106328:	4313      	orrs	r3, r2
 810632a:	f000 809f 	beq.w	810646c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 810632e:	4b4c      	ldr	r3, [pc, #304]	@ (8106460 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8106330:	681b      	ldr	r3, [r3, #0]
 8106332:	4a4b      	ldr	r2, [pc, #300]	@ (8106460 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8106334:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8106338:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 810633a:	f7fa fd11 	bl	8100d60 <HAL_GetTick>
 810633e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8106342:	e00b      	b.n	810635c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8106344:	f7fa fd0c 	bl	8100d60 <HAL_GetTick>
 8106348:	4602      	mov	r2, r0
 810634a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 810634e:	1ad3      	subs	r3, r2, r3
 8106350:	2b64      	cmp	r3, #100	@ 0x64
 8106352:	d903      	bls.n	810635c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8106354:	2303      	movs	r3, #3
 8106356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810635a:	e005      	b.n	8106368 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 810635c:	4b40      	ldr	r3, [pc, #256]	@ (8106460 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 810635e:	681b      	ldr	r3, [r3, #0]
 8106360:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8106364:	2b00      	cmp	r3, #0
 8106366:	d0ed      	beq.n	8106344 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8106368:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810636c:	2b00      	cmp	r3, #0
 810636e:	d179      	bne.n	8106464 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8106370:	4b3a      	ldr	r3, [pc, #232]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106372:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8106374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106378:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810637c:	4053      	eors	r3, r2
 810637e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8106382:	2b00      	cmp	r3, #0
 8106384:	d015      	beq.n	81063b2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8106386:	4b35      	ldr	r3, [pc, #212]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 810638a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 810638e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8106392:	4b32      	ldr	r3, [pc, #200]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8106396:	4a31      	ldr	r2, [pc, #196]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106398:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 810639c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 810639e:	4b2f      	ldr	r3, [pc, #188]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81063a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81063a2:	4a2e      	ldr	r2, [pc, #184]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81063a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 81063a8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 81063aa:	4a2c      	ldr	r2, [pc, #176]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81063ac:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 81063b0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 81063b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81063b6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 81063ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81063be:	d118      	bne.n	81063f2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 81063c0:	f7fa fcce 	bl	8100d60 <HAL_GetTick>
 81063c4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81063c8:	e00d      	b.n	81063e6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 81063ca:	f7fa fcc9 	bl	8100d60 <HAL_GetTick>
 81063ce:	4602      	mov	r2, r0
 81063d0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 81063d4:	1ad2      	subs	r2, r2, r3
 81063d6:	f241 3388 	movw	r3, #5000	@ 0x1388
 81063da:	429a      	cmp	r2, r3
 81063dc:	d903      	bls.n	81063e6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 81063de:	2303      	movs	r3, #3
 81063e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 81063e4:	e005      	b.n	81063f2 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 81063e6:	4b1d      	ldr	r3, [pc, #116]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81063e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 81063ea:	f003 0302 	and.w	r3, r3, #2
 81063ee:	2b00      	cmp	r3, #0
 81063f0:	d0eb      	beq.n	81063ca <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 81063f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81063f6:	2b00      	cmp	r3, #0
 81063f8:	d12b      	bne.n	8106452 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 81063fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81063fe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8106402:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8106406:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 810640a:	d110      	bne.n	810642e <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 810640c:	4b13      	ldr	r3, [pc, #76]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810640e:	691b      	ldr	r3, [r3, #16]
 8106410:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8106414:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106418:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 810641c:	091b      	lsrs	r3, r3, #4
 810641e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8106422:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8106426:	4a0d      	ldr	r2, [pc, #52]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106428:	430b      	orrs	r3, r1
 810642a:	6113      	str	r3, [r2, #16]
 810642c:	e005      	b.n	810643a <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 810642e:	4b0b      	ldr	r3, [pc, #44]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106430:	691b      	ldr	r3, [r3, #16]
 8106432:	4a0a      	ldr	r2, [pc, #40]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8106434:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8106438:	6113      	str	r3, [r2, #16]
 810643a:	4b08      	ldr	r3, [pc, #32]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810643c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 810643e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106442:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8106446:	f3c3 030b 	ubfx	r3, r3, #0, #12
 810644a:	4a04      	ldr	r2, [pc, #16]	@ (810645c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810644c:	430b      	orrs	r3, r1
 810644e:	6713      	str	r3, [r2, #112]	@ 0x70
 8106450:	e00c      	b.n	810646c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8106452:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106456:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 810645a:	e007      	b.n	810646c <HAL_RCCEx_PeriphCLKConfig+0x924>
 810645c:	58024400 	.word	0x58024400
 8106460:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106464:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106468:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 810646c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106474:	f002 0301 	and.w	r3, r2, #1
 8106478:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 810647c:	2300      	movs	r3, #0
 810647e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8106482:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8106486:	460b      	mov	r3, r1
 8106488:	4313      	orrs	r3, r2
 810648a:	f000 8089 	beq.w	81065a0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 810648e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106492:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8106494:	2b28      	cmp	r3, #40	@ 0x28
 8106496:	d86b      	bhi.n	8106570 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8106498:	a201      	add	r2, pc, #4	@ (adr r2, 81064a0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 810649a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810649e:	bf00      	nop
 81064a0:	08106579 	.word	0x08106579
 81064a4:	08106571 	.word	0x08106571
 81064a8:	08106571 	.word	0x08106571
 81064ac:	08106571 	.word	0x08106571
 81064b0:	08106571 	.word	0x08106571
 81064b4:	08106571 	.word	0x08106571
 81064b8:	08106571 	.word	0x08106571
 81064bc:	08106571 	.word	0x08106571
 81064c0:	08106545 	.word	0x08106545
 81064c4:	08106571 	.word	0x08106571
 81064c8:	08106571 	.word	0x08106571
 81064cc:	08106571 	.word	0x08106571
 81064d0:	08106571 	.word	0x08106571
 81064d4:	08106571 	.word	0x08106571
 81064d8:	08106571 	.word	0x08106571
 81064dc:	08106571 	.word	0x08106571
 81064e0:	0810655b 	.word	0x0810655b
 81064e4:	08106571 	.word	0x08106571
 81064e8:	08106571 	.word	0x08106571
 81064ec:	08106571 	.word	0x08106571
 81064f0:	08106571 	.word	0x08106571
 81064f4:	08106571 	.word	0x08106571
 81064f8:	08106571 	.word	0x08106571
 81064fc:	08106571 	.word	0x08106571
 8106500:	08106579 	.word	0x08106579
 8106504:	08106571 	.word	0x08106571
 8106508:	08106571 	.word	0x08106571
 810650c:	08106571 	.word	0x08106571
 8106510:	08106571 	.word	0x08106571
 8106514:	08106571 	.word	0x08106571
 8106518:	08106571 	.word	0x08106571
 810651c:	08106571 	.word	0x08106571
 8106520:	08106579 	.word	0x08106579
 8106524:	08106571 	.word	0x08106571
 8106528:	08106571 	.word	0x08106571
 810652c:	08106571 	.word	0x08106571
 8106530:	08106571 	.word	0x08106571
 8106534:	08106571 	.word	0x08106571
 8106538:	08106571 	.word	0x08106571
 810653c:	08106571 	.word	0x08106571
 8106540:	08106579 	.word	0x08106579
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106548:	3308      	adds	r3, #8
 810654a:	2101      	movs	r1, #1
 810654c:	4618      	mov	r0, r3
 810654e:	f001 fe95 	bl	810827c <RCCEx_PLL2_Config>
 8106552:	4603      	mov	r3, r0
 8106554:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8106558:	e00f      	b.n	810657a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810655a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810655e:	3328      	adds	r3, #40	@ 0x28
 8106560:	2101      	movs	r1, #1
 8106562:	4618      	mov	r0, r3
 8106564:	f001 ff3c 	bl	81083e0 <RCCEx_PLL3_Config>
 8106568:	4603      	mov	r3, r0
 810656a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 810656e:	e004      	b.n	810657a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106570:	2301      	movs	r3, #1
 8106572:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106576:	e000      	b.n	810657a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8106578:	bf00      	nop
    }

    if (ret == HAL_OK)
 810657a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810657e:	2b00      	cmp	r3, #0
 8106580:	d10a      	bne.n	8106598 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8106582:	4bbf      	ldr	r3, [pc, #764]	@ (8106880 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106584:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106586:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 810658a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810658e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8106590:	4abb      	ldr	r2, [pc, #748]	@ (8106880 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106592:	430b      	orrs	r3, r1
 8106594:	6553      	str	r3, [r2, #84]	@ 0x54
 8106596:	e003      	b.n	81065a0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106598:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 810659c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 81065a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81065a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81065a8:	f002 0302 	and.w	r3, r2, #2
 81065ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 81065b0:	2300      	movs	r3, #0
 81065b2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 81065b6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 81065ba:	460b      	mov	r3, r1
 81065bc:	4313      	orrs	r3, r2
 81065be:	d041      	beq.n	8106644 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 81065c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81065c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 81065c6:	2b05      	cmp	r3, #5
 81065c8:	d824      	bhi.n	8106614 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 81065ca:	a201      	add	r2, pc, #4	@ (adr r2, 81065d0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 81065cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81065d0:	0810661d 	.word	0x0810661d
 81065d4:	081065e9 	.word	0x081065e9
 81065d8:	081065ff 	.word	0x081065ff
 81065dc:	0810661d 	.word	0x0810661d
 81065e0:	0810661d 	.word	0x0810661d
 81065e4:	0810661d 	.word	0x0810661d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81065e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81065ec:	3308      	adds	r3, #8
 81065ee:	2101      	movs	r1, #1
 81065f0:	4618      	mov	r0, r3
 81065f2:	f001 fe43 	bl	810827c <RCCEx_PLL2_Config>
 81065f6:	4603      	mov	r3, r0
 81065f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81065fc:	e00f      	b.n	810661e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81065fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106602:	3328      	adds	r3, #40	@ 0x28
 8106604:	2101      	movs	r1, #1
 8106606:	4618      	mov	r0, r3
 8106608:	f001 feea 	bl	81083e0 <RCCEx_PLL3_Config>
 810660c:	4603      	mov	r3, r0
 810660e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8106612:	e004      	b.n	810661e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106614:	2301      	movs	r3, #1
 8106616:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810661a:	e000      	b.n	810661e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 810661c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810661e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106622:	2b00      	cmp	r3, #0
 8106624:	d10a      	bne.n	810663c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8106626:	4b96      	ldr	r3, [pc, #600]	@ (8106880 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106628:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810662a:	f023 0107 	bic.w	r1, r3, #7
 810662e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106632:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8106634:	4a92      	ldr	r2, [pc, #584]	@ (8106880 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106636:	430b      	orrs	r3, r1
 8106638:	6553      	str	r3, [r2, #84]	@ 0x54
 810663a:	e003      	b.n	8106644 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810663c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106640:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8106644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106648:	e9d3 2300 	ldrd	r2, r3, [r3]
 810664c:	f002 0304 	and.w	r3, r2, #4
 8106650:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8106654:	2300      	movs	r3, #0
 8106656:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 810665a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 810665e:	460b      	mov	r3, r1
 8106660:	4313      	orrs	r3, r2
 8106662:	d044      	beq.n	81066ee <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8106664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106668:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 810666c:	2b05      	cmp	r3, #5
 810666e:	d825      	bhi.n	81066bc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8106670:	a201      	add	r2, pc, #4	@ (adr r2, 8106678 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8106672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106676:	bf00      	nop
 8106678:	081066c5 	.word	0x081066c5
 810667c:	08106691 	.word	0x08106691
 8106680:	081066a7 	.word	0x081066a7
 8106684:	081066c5 	.word	0x081066c5
 8106688:	081066c5 	.word	0x081066c5
 810668c:	081066c5 	.word	0x081066c5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106690:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106694:	3308      	adds	r3, #8
 8106696:	2101      	movs	r1, #1
 8106698:	4618      	mov	r0, r3
 810669a:	f001 fdef 	bl	810827c <RCCEx_PLL2_Config>
 810669e:	4603      	mov	r3, r0
 81066a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 81066a4:	e00f      	b.n	81066c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81066a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81066aa:	3328      	adds	r3, #40	@ 0x28
 81066ac:	2101      	movs	r1, #1
 81066ae:	4618      	mov	r0, r3
 81066b0:	f001 fe96 	bl	81083e0 <RCCEx_PLL3_Config>
 81066b4:	4603      	mov	r3, r0
 81066b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 81066ba:	e004      	b.n	81066c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81066bc:	2301      	movs	r3, #1
 81066be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 81066c2:	e000      	b.n	81066c6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 81066c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 81066c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81066ca:	2b00      	cmp	r3, #0
 81066cc:	d10b      	bne.n	81066e6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 81066ce:	4b6c      	ldr	r3, [pc, #432]	@ (8106880 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81066d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 81066d2:	f023 0107 	bic.w	r1, r3, #7
 81066d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81066da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 81066de:	4a68      	ldr	r2, [pc, #416]	@ (8106880 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81066e0:	430b      	orrs	r3, r1
 81066e2:	6593      	str	r3, [r2, #88]	@ 0x58
 81066e4:	e003      	b.n	81066ee <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81066e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81066ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 81066ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81066f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 81066f6:	f002 0320 	and.w	r3, r2, #32
 81066fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 81066fe:	2300      	movs	r3, #0
 8106700:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8106704:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8106708:	460b      	mov	r3, r1
 810670a:	4313      	orrs	r3, r2
 810670c:	d055      	beq.n	81067ba <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 810670e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8106716:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810671a:	d033      	beq.n	8106784 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 810671c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8106720:	d82c      	bhi.n	810677c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8106722:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8106726:	d02f      	beq.n	8106788 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8106728:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 810672c:	d826      	bhi.n	810677c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810672e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8106732:	d02b      	beq.n	810678c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8106734:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8106738:	d820      	bhi.n	810677c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 810673a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810673e:	d012      	beq.n	8106766 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8106740:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106744:	d81a      	bhi.n	810677c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8106746:	2b00      	cmp	r3, #0
 8106748:	d022      	beq.n	8106790 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 810674a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810674e:	d115      	bne.n	810677c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8106750:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106754:	3308      	adds	r3, #8
 8106756:	2100      	movs	r1, #0
 8106758:	4618      	mov	r0, r3
 810675a:	f001 fd8f 	bl	810827c <RCCEx_PLL2_Config>
 810675e:	4603      	mov	r3, r0
 8106760:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8106764:	e015      	b.n	8106792 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8106766:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810676a:	3328      	adds	r3, #40	@ 0x28
 810676c:	2102      	movs	r1, #2
 810676e:	4618      	mov	r0, r3
 8106770:	f001 fe36 	bl	81083e0 <RCCEx_PLL3_Config>
 8106774:	4603      	mov	r3, r0
 8106776:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 810677a:	e00a      	b.n	8106792 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810677c:	2301      	movs	r3, #1
 810677e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106782:	e006      	b.n	8106792 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8106784:	bf00      	nop
 8106786:	e004      	b.n	8106792 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8106788:	bf00      	nop
 810678a:	e002      	b.n	8106792 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 810678c:	bf00      	nop
 810678e:	e000      	b.n	8106792 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8106790:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106792:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106796:	2b00      	cmp	r3, #0
 8106798:	d10b      	bne.n	81067b2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 810679a:	4b39      	ldr	r3, [pc, #228]	@ (8106880 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810679c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 810679e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 81067a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81067a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 81067aa:	4a35      	ldr	r2, [pc, #212]	@ (8106880 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81067ac:	430b      	orrs	r3, r1
 81067ae:	6553      	str	r3, [r2, #84]	@ 0x54
 81067b0:	e003      	b.n	81067ba <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81067b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 81067b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 81067ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81067be:	e9d3 2300 	ldrd	r2, r3, [r3]
 81067c2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 81067c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 81067ca:	2300      	movs	r3, #0
 81067cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 81067d0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 81067d4:	460b      	mov	r3, r1
 81067d6:	4313      	orrs	r3, r2
 81067d8:	d058      	beq.n	810688c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 81067da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81067de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 81067e2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 81067e6:	d033      	beq.n	8106850 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 81067e8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 81067ec:	d82c      	bhi.n	8106848 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81067ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81067f2:	d02f      	beq.n	8106854 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 81067f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 81067f8:	d826      	bhi.n	8106848 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81067fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 81067fe:	d02b      	beq.n	8106858 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8106800:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8106804:	d820      	bhi.n	8106848 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8106806:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 810680a:	d012      	beq.n	8106832 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 810680c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8106810:	d81a      	bhi.n	8106848 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8106812:	2b00      	cmp	r3, #0
 8106814:	d022      	beq.n	810685c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8106816:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 810681a:	d115      	bne.n	8106848 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810681c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106820:	3308      	adds	r3, #8
 8106822:	2100      	movs	r1, #0
 8106824:	4618      	mov	r0, r3
 8106826:	f001 fd29 	bl	810827c <RCCEx_PLL2_Config>
 810682a:	4603      	mov	r3, r0
 810682c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8106830:	e015      	b.n	810685e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8106832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106836:	3328      	adds	r3, #40	@ 0x28
 8106838:	2102      	movs	r1, #2
 810683a:	4618      	mov	r0, r3
 810683c:	f001 fdd0 	bl	81083e0 <RCCEx_PLL3_Config>
 8106840:	4603      	mov	r3, r0
 8106842:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8106846:	e00a      	b.n	810685e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106848:	2301      	movs	r3, #1
 810684a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 810684e:	e006      	b.n	810685e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8106850:	bf00      	nop
 8106852:	e004      	b.n	810685e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8106854:	bf00      	nop
 8106856:	e002      	b.n	810685e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8106858:	bf00      	nop
 810685a:	e000      	b.n	810685e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 810685c:	bf00      	nop
    }

    if (ret == HAL_OK)
 810685e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106862:	2b00      	cmp	r3, #0
 8106864:	d10e      	bne.n	8106884 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8106866:	4b06      	ldr	r3, [pc, #24]	@ (8106880 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810686a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 810686e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106872:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8106876:	4a02      	ldr	r2, [pc, #8]	@ (8106880 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8106878:	430b      	orrs	r3, r1
 810687a:	6593      	str	r3, [r2, #88]	@ 0x58
 810687c:	e006      	b.n	810688c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 810687e:	bf00      	nop
 8106880:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106884:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106888:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 810688c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106894:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8106898:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 810689c:	2300      	movs	r3, #0
 810689e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 81068a2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 81068a6:	460b      	mov	r3, r1
 81068a8:	4313      	orrs	r3, r2
 81068aa:	d055      	beq.n	8106958 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 81068ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81068b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 81068b4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 81068b8:	d033      	beq.n	8106922 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 81068ba:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 81068be:	d82c      	bhi.n	810691a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81068c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81068c4:	d02f      	beq.n	8106926 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 81068c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 81068ca:	d826      	bhi.n	810691a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81068cc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 81068d0:	d02b      	beq.n	810692a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 81068d2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 81068d6:	d820      	bhi.n	810691a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81068d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81068dc:	d012      	beq.n	8106904 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 81068de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81068e2:	d81a      	bhi.n	810691a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 81068e4:	2b00      	cmp	r3, #0
 81068e6:	d022      	beq.n	810692e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 81068e8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81068ec:	d115      	bne.n	810691a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81068ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81068f2:	3308      	adds	r3, #8
 81068f4:	2100      	movs	r1, #0
 81068f6:	4618      	mov	r0, r3
 81068f8:	f001 fcc0 	bl	810827c <RCCEx_PLL2_Config>
 81068fc:	4603      	mov	r3, r0
 81068fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8106902:	e015      	b.n	8106930 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8106904:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106908:	3328      	adds	r3, #40	@ 0x28
 810690a:	2102      	movs	r1, #2
 810690c:	4618      	mov	r0, r3
 810690e:	f001 fd67 	bl	81083e0 <RCCEx_PLL3_Config>
 8106912:	4603      	mov	r3, r0
 8106914:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8106918:	e00a      	b.n	8106930 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810691a:	2301      	movs	r3, #1
 810691c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106920:	e006      	b.n	8106930 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8106922:	bf00      	nop
 8106924:	e004      	b.n	8106930 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8106926:	bf00      	nop
 8106928:	e002      	b.n	8106930 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810692a:	bf00      	nop
 810692c:	e000      	b.n	8106930 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 810692e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106930:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106934:	2b00      	cmp	r3, #0
 8106936:	d10b      	bne.n	8106950 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8106938:	4ba1      	ldr	r3, [pc, #644]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810693a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810693c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8106940:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106944:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8106948:	4a9d      	ldr	r2, [pc, #628]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810694a:	430b      	orrs	r3, r1
 810694c:	6593      	str	r3, [r2, #88]	@ 0x58
 810694e:	e003      	b.n	8106958 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106950:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106954:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8106958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810695c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106960:	f002 0308 	and.w	r3, r2, #8
 8106964:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8106968:	2300      	movs	r3, #0
 810696a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 810696e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8106972:	460b      	mov	r3, r1
 8106974:	4313      	orrs	r3, r2
 8106976:	d01e      	beq.n	81069b6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8106978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810697c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8106980:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8106984:	d10c      	bne.n	81069a0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8106986:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 810698a:	3328      	adds	r3, #40	@ 0x28
 810698c:	2102      	movs	r1, #2
 810698e:	4618      	mov	r0, r3
 8106990:	f001 fd26 	bl	81083e0 <RCCEx_PLL3_Config>
 8106994:	4603      	mov	r3, r0
 8106996:	2b00      	cmp	r3, #0
 8106998:	d002      	beq.n	81069a0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 810699a:	2301      	movs	r3, #1
 810699c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 81069a0:	4b87      	ldr	r3, [pc, #540]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81069a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 81069a4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 81069a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81069ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 81069b0:	4a83      	ldr	r2, [pc, #524]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81069b2:	430b      	orrs	r3, r1
 81069b4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 81069b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81069ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 81069be:	f002 0310 	and.w	r3, r2, #16
 81069c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 81069c6:	2300      	movs	r3, #0
 81069c8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 81069cc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 81069d0:	460b      	mov	r3, r1
 81069d2:	4313      	orrs	r3, r2
 81069d4:	d01e      	beq.n	8106a14 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 81069d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81069da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 81069de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81069e2:	d10c      	bne.n	81069fe <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 81069e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 81069e8:	3328      	adds	r3, #40	@ 0x28
 81069ea:	2102      	movs	r1, #2
 81069ec:	4618      	mov	r0, r3
 81069ee:	f001 fcf7 	bl	81083e0 <RCCEx_PLL3_Config>
 81069f2:	4603      	mov	r3, r0
 81069f4:	2b00      	cmp	r3, #0
 81069f6:	d002      	beq.n	81069fe <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 81069f8:	2301      	movs	r3, #1
 81069fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 81069fe:	4b70      	ldr	r3, [pc, #448]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8106a02:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8106a06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106a0a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8106a0e:	4a6c      	ldr	r2, [pc, #432]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106a10:	430b      	orrs	r3, r1
 8106a12:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8106a14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106a1c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8106a20:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8106a24:	2300      	movs	r3, #0
 8106a26:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8106a2a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8106a2e:	460b      	mov	r3, r1
 8106a30:	4313      	orrs	r3, r2
 8106a32:	d03e      	beq.n	8106ab2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8106a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106a38:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8106a3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106a40:	d022      	beq.n	8106a88 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8106a42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8106a46:	d81b      	bhi.n	8106a80 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8106a48:	2b00      	cmp	r3, #0
 8106a4a:	d003      	beq.n	8106a54 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8106a4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8106a50:	d00b      	beq.n	8106a6a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8106a52:	e015      	b.n	8106a80 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8106a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106a58:	3308      	adds	r3, #8
 8106a5a:	2100      	movs	r1, #0
 8106a5c:	4618      	mov	r0, r3
 8106a5e:	f001 fc0d 	bl	810827c <RCCEx_PLL2_Config>
 8106a62:	4603      	mov	r3, r0
 8106a64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8106a68:	e00f      	b.n	8106a8a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8106a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106a6e:	3328      	adds	r3, #40	@ 0x28
 8106a70:	2102      	movs	r1, #2
 8106a72:	4618      	mov	r0, r3
 8106a74:	f001 fcb4 	bl	81083e0 <RCCEx_PLL3_Config>
 8106a78:	4603      	mov	r3, r0
 8106a7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8106a7e:	e004      	b.n	8106a8a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106a80:	2301      	movs	r3, #1
 8106a82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106a86:	e000      	b.n	8106a8a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8106a88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106a8e:	2b00      	cmp	r3, #0
 8106a90:	d10b      	bne.n	8106aaa <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8106a92:	4b4b      	ldr	r3, [pc, #300]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8106a96:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8106a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106a9e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8106aa2:	4a47      	ldr	r2, [pc, #284]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106aa4:	430b      	orrs	r3, r1
 8106aa6:	6593      	str	r3, [r2, #88]	@ 0x58
 8106aa8:	e003      	b.n	8106ab2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106aaa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106aae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8106ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106aba:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8106abe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8106ac0:	2300      	movs	r3, #0
 8106ac2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8106ac4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8106ac8:	460b      	mov	r3, r1
 8106aca:	4313      	orrs	r3, r2
 8106acc:	d03b      	beq.n	8106b46 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8106ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8106ad6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8106ada:	d01f      	beq.n	8106b1c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8106adc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8106ae0:	d818      	bhi.n	8106b14 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8106ae2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8106ae6:	d003      	beq.n	8106af0 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8106ae8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8106aec:	d007      	beq.n	8106afe <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8106aee:	e011      	b.n	8106b14 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106af0:	4b33      	ldr	r3, [pc, #204]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106af4:	4a32      	ldr	r2, [pc, #200]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106af6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8106afa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8106afc:	e00f      	b.n	8106b1e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8106afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106b02:	3328      	adds	r3, #40	@ 0x28
 8106b04:	2101      	movs	r1, #1
 8106b06:	4618      	mov	r0, r3
 8106b08:	f001 fc6a 	bl	81083e0 <RCCEx_PLL3_Config>
 8106b0c:	4603      	mov	r3, r0
 8106b0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8106b12:	e004      	b.n	8106b1e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106b14:	2301      	movs	r3, #1
 8106b16:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106b1a:	e000      	b.n	8106b1e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8106b1c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106b1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106b22:	2b00      	cmp	r3, #0
 8106b24:	d10b      	bne.n	8106b3e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8106b26:	4b26      	ldr	r3, [pc, #152]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106b28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106b2a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8106b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8106b36:	4a22      	ldr	r2, [pc, #136]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106b38:	430b      	orrs	r3, r1
 8106b3a:	6553      	str	r3, [r2, #84]	@ 0x54
 8106b3c:	e003      	b.n	8106b46 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106b3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106b42:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8106b46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106b4e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8106b52:	673b      	str	r3, [r7, #112]	@ 0x70
 8106b54:	2300      	movs	r3, #0
 8106b56:	677b      	str	r3, [r7, #116]	@ 0x74
 8106b58:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8106b5c:	460b      	mov	r3, r1
 8106b5e:	4313      	orrs	r3, r2
 8106b60:	d034      	beq.n	8106bcc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8106b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106b66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106b68:	2b00      	cmp	r3, #0
 8106b6a:	d003      	beq.n	8106b74 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8106b6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8106b70:	d007      	beq.n	8106b82 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8106b72:	e011      	b.n	8106b98 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106b74:	4b12      	ldr	r3, [pc, #72]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106b78:	4a11      	ldr	r2, [pc, #68]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106b7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8106b7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8106b80:	e00e      	b.n	8106ba0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8106b82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106b86:	3308      	adds	r3, #8
 8106b88:	2102      	movs	r1, #2
 8106b8a:	4618      	mov	r0, r3
 8106b8c:	f001 fb76 	bl	810827c <RCCEx_PLL2_Config>
 8106b90:	4603      	mov	r3, r0
 8106b92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8106b96:	e003      	b.n	8106ba0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8106b98:	2301      	movs	r3, #1
 8106b9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106b9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106ba0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106ba4:	2b00      	cmp	r3, #0
 8106ba6:	d10d      	bne.n	8106bc4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8106ba8:	4b05      	ldr	r3, [pc, #20]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106bac:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8106bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106bb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106bb6:	4a02      	ldr	r2, [pc, #8]	@ (8106bc0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8106bb8:	430b      	orrs	r3, r1
 8106bba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8106bbc:	e006      	b.n	8106bcc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8106bbe:	bf00      	nop
 8106bc0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106bc4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106bc8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8106bcc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106bd4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8106bd8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8106bda:	2300      	movs	r3, #0
 8106bdc:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8106bde:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8106be2:	460b      	mov	r3, r1
 8106be4:	4313      	orrs	r3, r2
 8106be6:	d00c      	beq.n	8106c02 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8106be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106bec:	3328      	adds	r3, #40	@ 0x28
 8106bee:	2102      	movs	r1, #2
 8106bf0:	4618      	mov	r0, r3
 8106bf2:	f001 fbf5 	bl	81083e0 <RCCEx_PLL3_Config>
 8106bf6:	4603      	mov	r3, r0
 8106bf8:	2b00      	cmp	r3, #0
 8106bfa:	d002      	beq.n	8106c02 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8106bfc:	2301      	movs	r3, #1
 8106bfe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8106c02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106c06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106c0a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8106c0e:	663b      	str	r3, [r7, #96]	@ 0x60
 8106c10:	2300      	movs	r3, #0
 8106c12:	667b      	str	r3, [r7, #100]	@ 0x64
 8106c14:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8106c18:	460b      	mov	r3, r1
 8106c1a:	4313      	orrs	r3, r2
 8106c1c:	d038      	beq.n	8106c90 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8106c1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106c22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8106c26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8106c2a:	d018      	beq.n	8106c5e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8106c2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8106c30:	d811      	bhi.n	8106c56 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8106c32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8106c36:	d014      	beq.n	8106c62 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8106c38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8106c3c:	d80b      	bhi.n	8106c56 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8106c3e:	2b00      	cmp	r3, #0
 8106c40:	d011      	beq.n	8106c66 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8106c42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8106c46:	d106      	bne.n	8106c56 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8106c48:	4bc3      	ldr	r3, [pc, #780]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8106c4c:	4ac2      	ldr	r2, [pc, #776]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106c4e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8106c52:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8106c54:	e008      	b.n	8106c68 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8106c56:	2301      	movs	r3, #1
 8106c58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8106c5c:	e004      	b.n	8106c68 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8106c5e:	bf00      	nop
 8106c60:	e002      	b.n	8106c68 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8106c62:	bf00      	nop
 8106c64:	e000      	b.n	8106c68 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8106c66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8106c68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106c6c:	2b00      	cmp	r3, #0
 8106c6e:	d10b      	bne.n	8106c88 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8106c70:	4bb9      	ldr	r3, [pc, #740]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106c72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106c74:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8106c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106c7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8106c80:	4ab5      	ldr	r2, [pc, #724]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106c82:	430b      	orrs	r3, r1
 8106c84:	6553      	str	r3, [r2, #84]	@ 0x54
 8106c86:	e003      	b.n	8106c90 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106c88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106c8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8106c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106c98:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8106c9c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8106c9e:	2300      	movs	r3, #0
 8106ca0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8106ca2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8106ca6:	460b      	mov	r3, r1
 8106ca8:	4313      	orrs	r3, r2
 8106caa:	d009      	beq.n	8106cc0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8106cac:	4baa      	ldr	r3, [pc, #680]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106cae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106cb0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8106cb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106cb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8106cba:	4aa7      	ldr	r2, [pc, #668]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106cbc:	430b      	orrs	r3, r1
 8106cbe:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8106cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106cc8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8106ccc:	653b      	str	r3, [r7, #80]	@ 0x50
 8106cce:	2300      	movs	r3, #0
 8106cd0:	657b      	str	r3, [r7, #84]	@ 0x54
 8106cd2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8106cd6:	460b      	mov	r3, r1
 8106cd8:	4313      	orrs	r3, r2
 8106cda:	d00a      	beq.n	8106cf2 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8106cdc:	4b9e      	ldr	r3, [pc, #632]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106cde:	691b      	ldr	r3, [r3, #16]
 8106ce0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8106ce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106ce8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8106cec:	4a9a      	ldr	r2, [pc, #616]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106cee:	430b      	orrs	r3, r1
 8106cf0:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8106cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106cfa:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8106cfe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8106d00:	2300      	movs	r3, #0
 8106d02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8106d04:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8106d08:	460b      	mov	r3, r1
 8106d0a:	4313      	orrs	r3, r2
 8106d0c:	d009      	beq.n	8106d22 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8106d0e:	4b92      	ldr	r3, [pc, #584]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106d10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106d12:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8106d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106d1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8106d1c:	4a8e      	ldr	r2, [pc, #568]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106d1e:	430b      	orrs	r3, r1
 8106d20:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8106d22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106d26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106d2a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8106d2e:	643b      	str	r3, [r7, #64]	@ 0x40
 8106d30:	2300      	movs	r3, #0
 8106d32:	647b      	str	r3, [r7, #68]	@ 0x44
 8106d34:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8106d38:	460b      	mov	r3, r1
 8106d3a:	4313      	orrs	r3, r2
 8106d3c:	d00e      	beq.n	8106d5c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8106d3e:	4b86      	ldr	r3, [pc, #536]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106d40:	691b      	ldr	r3, [r3, #16]
 8106d42:	4a85      	ldr	r2, [pc, #532]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106d44:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8106d48:	6113      	str	r3, [r2, #16]
 8106d4a:	4b83      	ldr	r3, [pc, #524]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106d4c:	6919      	ldr	r1, [r3, #16]
 8106d4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106d52:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8106d56:	4a80      	ldr	r2, [pc, #512]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106d58:	430b      	orrs	r3, r1
 8106d5a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8106d5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106d64:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8106d68:	63bb      	str	r3, [r7, #56]	@ 0x38
 8106d6a:	2300      	movs	r3, #0
 8106d6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8106d6e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8106d72:	460b      	mov	r3, r1
 8106d74:	4313      	orrs	r3, r2
 8106d76:	d009      	beq.n	8106d8c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8106d78:	4b77      	ldr	r3, [pc, #476]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106d7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8106d7c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8106d80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106d86:	4a74      	ldr	r2, [pc, #464]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106d88:	430b      	orrs	r3, r1
 8106d8a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8106d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106d94:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8106d98:	633b      	str	r3, [r7, #48]	@ 0x30
 8106d9a:	2300      	movs	r3, #0
 8106d9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8106d9e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8106da2:	460b      	mov	r3, r1
 8106da4:	4313      	orrs	r3, r2
 8106da6:	d00a      	beq.n	8106dbe <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8106da8:	4b6b      	ldr	r3, [pc, #428]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106daa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8106dac:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8106db0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106db4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8106db8:	4a67      	ldr	r2, [pc, #412]	@ (8106f58 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8106dba:	430b      	orrs	r3, r1
 8106dbc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8106dbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106dc6:	2100      	movs	r1, #0
 8106dc8:	62b9      	str	r1, [r7, #40]	@ 0x28
 8106dca:	f003 0301 	and.w	r3, r3, #1
 8106dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8106dd0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8106dd4:	460b      	mov	r3, r1
 8106dd6:	4313      	orrs	r3, r2
 8106dd8:	d011      	beq.n	8106dfe <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8106dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106dde:	3308      	adds	r3, #8
 8106de0:	2100      	movs	r1, #0
 8106de2:	4618      	mov	r0, r3
 8106de4:	f001 fa4a 	bl	810827c <RCCEx_PLL2_Config>
 8106de8:	4603      	mov	r3, r0
 8106dea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8106dee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106df2:	2b00      	cmp	r3, #0
 8106df4:	d003      	beq.n	8106dfe <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106df6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106dfa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8106dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106e06:	2100      	movs	r1, #0
 8106e08:	6239      	str	r1, [r7, #32]
 8106e0a:	f003 0302 	and.w	r3, r3, #2
 8106e0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8106e10:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8106e14:	460b      	mov	r3, r1
 8106e16:	4313      	orrs	r3, r2
 8106e18:	d011      	beq.n	8106e3e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8106e1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106e1e:	3308      	adds	r3, #8
 8106e20:	2101      	movs	r1, #1
 8106e22:	4618      	mov	r0, r3
 8106e24:	f001 fa2a 	bl	810827c <RCCEx_PLL2_Config>
 8106e28:	4603      	mov	r3, r0
 8106e2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8106e2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106e32:	2b00      	cmp	r3, #0
 8106e34:	d003      	beq.n	8106e3e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106e36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106e3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8106e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106e46:	2100      	movs	r1, #0
 8106e48:	61b9      	str	r1, [r7, #24]
 8106e4a:	f003 0304 	and.w	r3, r3, #4
 8106e4e:	61fb      	str	r3, [r7, #28]
 8106e50:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8106e54:	460b      	mov	r3, r1
 8106e56:	4313      	orrs	r3, r2
 8106e58:	d011      	beq.n	8106e7e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8106e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106e5e:	3308      	adds	r3, #8
 8106e60:	2102      	movs	r1, #2
 8106e62:	4618      	mov	r0, r3
 8106e64:	f001 fa0a 	bl	810827c <RCCEx_PLL2_Config>
 8106e68:	4603      	mov	r3, r0
 8106e6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8106e6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106e72:	2b00      	cmp	r3, #0
 8106e74:	d003      	beq.n	8106e7e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106e76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106e7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8106e7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106e86:	2100      	movs	r1, #0
 8106e88:	6139      	str	r1, [r7, #16]
 8106e8a:	f003 0308 	and.w	r3, r3, #8
 8106e8e:	617b      	str	r3, [r7, #20]
 8106e90:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8106e94:	460b      	mov	r3, r1
 8106e96:	4313      	orrs	r3, r2
 8106e98:	d011      	beq.n	8106ebe <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8106e9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106e9e:	3328      	adds	r3, #40	@ 0x28
 8106ea0:	2100      	movs	r1, #0
 8106ea2:	4618      	mov	r0, r3
 8106ea4:	f001 fa9c 	bl	81083e0 <RCCEx_PLL3_Config>
 8106ea8:	4603      	mov	r3, r0
 8106eaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8106eae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106eb2:	2b00      	cmp	r3, #0
 8106eb4:	d003      	beq.n	8106ebe <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106eb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106eba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8106ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106ec6:	2100      	movs	r1, #0
 8106ec8:	60b9      	str	r1, [r7, #8]
 8106eca:	f003 0310 	and.w	r3, r3, #16
 8106ece:	60fb      	str	r3, [r7, #12]
 8106ed0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8106ed4:	460b      	mov	r3, r1
 8106ed6:	4313      	orrs	r3, r2
 8106ed8:	d011      	beq.n	8106efe <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8106eda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106ede:	3328      	adds	r3, #40	@ 0x28
 8106ee0:	2101      	movs	r1, #1
 8106ee2:	4618      	mov	r0, r3
 8106ee4:	f001 fa7c 	bl	81083e0 <RCCEx_PLL3_Config>
 8106ee8:	4603      	mov	r3, r0
 8106eea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8106eee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106ef2:	2b00      	cmp	r3, #0
 8106ef4:	d003      	beq.n	8106efe <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106ef6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106efa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8106efe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8106f06:	2100      	movs	r1, #0
 8106f08:	6039      	str	r1, [r7, #0]
 8106f0a:	f003 0320 	and.w	r3, r3, #32
 8106f0e:	607b      	str	r3, [r7, #4]
 8106f10:	e9d7 1200 	ldrd	r1, r2, [r7]
 8106f14:	460b      	mov	r3, r1
 8106f16:	4313      	orrs	r3, r2
 8106f18:	d011      	beq.n	8106f3e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8106f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8106f1e:	3328      	adds	r3, #40	@ 0x28
 8106f20:	2102      	movs	r1, #2
 8106f22:	4618      	mov	r0, r3
 8106f24:	f001 fa5c 	bl	81083e0 <RCCEx_PLL3_Config>
 8106f28:	4603      	mov	r3, r0
 8106f2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8106f2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106f32:	2b00      	cmp	r3, #0
 8106f34:	d003      	beq.n	8106f3e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8106f36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8106f3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8106f3e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8106f42:	2b00      	cmp	r3, #0
 8106f44:	d101      	bne.n	8106f4a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8106f46:	2300      	movs	r3, #0
 8106f48:	e000      	b.n	8106f4c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8106f4a:	2301      	movs	r3, #1
}
 8106f4c:	4618      	mov	r0, r3
 8106f4e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8106f52:	46bd      	mov	sp, r7
 8106f54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8106f58:	58024400 	.word	0x58024400

08106f5c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8106f5c:	b580      	push	{r7, lr}
 8106f5e:	b090      	sub	sp, #64	@ 0x40
 8106f60:	af00      	add	r7, sp, #0
 8106f62:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8106f66:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106f6a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8106f6e:	430b      	orrs	r3, r1
 8106f70:	f040 8094 	bne.w	810709c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8106f74:	4b9e      	ldr	r3, [pc, #632]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106f76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8106f78:	f003 0307 	and.w	r3, r3, #7
 8106f7c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8106f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8106f80:	2b04      	cmp	r3, #4
 8106f82:	f200 8087 	bhi.w	8107094 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8106f86:	a201      	add	r2, pc, #4	@ (adr r2, 8106f8c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8106f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8106f8c:	08106fa1 	.word	0x08106fa1
 8106f90:	08106fc9 	.word	0x08106fc9
 8106f94:	08106ff1 	.word	0x08106ff1
 8106f98:	0810708d 	.word	0x0810708d
 8106f9c:	08107019 	.word	0x08107019
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106fa0:	4b93      	ldr	r3, [pc, #588]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106fa2:	681b      	ldr	r3, [r3, #0]
 8106fa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8106fa8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8106fac:	d108      	bne.n	8106fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106fae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8106fb2:	4618      	mov	r0, r3
 8106fb4:	f001 f810 	bl	8107fd8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8106fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106fbc:	f000 bd45 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106fc0:	2300      	movs	r3, #0
 8106fc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106fc4:	f000 bd41 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106fc8:	4b89      	ldr	r3, [pc, #548]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106fca:	681b      	ldr	r3, [r3, #0]
 8106fcc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8106fd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8106fd4:	d108      	bne.n	8106fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106fd6:	f107 0318 	add.w	r3, r7, #24
 8106fda:	4618      	mov	r0, r3
 8106fdc:	f000 fd54 	bl	8107a88 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106fe0:	69bb      	ldr	r3, [r7, #24]
 8106fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106fe4:	f000 bd31 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106fe8:	2300      	movs	r3, #0
 8106fea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8106fec:	f000 bd2d 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106ff0:	4b7f      	ldr	r3, [pc, #508]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8106ff2:	681b      	ldr	r3, [r3, #0]
 8106ff4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8106ff8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8106ffc:	d108      	bne.n	8107010 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106ffe:	f107 030c 	add.w	r3, r7, #12
 8107002:	4618      	mov	r0, r3
 8107004:	f000 fe94 	bl	8107d30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8107008:	68fb      	ldr	r3, [r7, #12]
 810700a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810700c:	f000 bd1d 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107010:	2300      	movs	r3, #0
 8107012:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107014:	f000 bd19 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107018:	4b75      	ldr	r3, [pc, #468]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810701a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810701c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8107020:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8107022:	4b73      	ldr	r3, [pc, #460]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107024:	681b      	ldr	r3, [r3, #0]
 8107026:	f003 0304 	and.w	r3, r3, #4
 810702a:	2b04      	cmp	r3, #4
 810702c:	d10c      	bne.n	8107048 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 810702e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107030:	2b00      	cmp	r3, #0
 8107032:	d109      	bne.n	8107048 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107034:	4b6e      	ldr	r3, [pc, #440]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107036:	681b      	ldr	r3, [r3, #0]
 8107038:	08db      	lsrs	r3, r3, #3
 810703a:	f003 0303 	and.w	r3, r3, #3
 810703e:	4a6d      	ldr	r2, [pc, #436]	@ (81071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8107040:	fa22 f303 	lsr.w	r3, r2, r3
 8107044:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107046:	e01f      	b.n	8107088 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8107048:	4b69      	ldr	r3, [pc, #420]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810704a:	681b      	ldr	r3, [r3, #0]
 810704c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8107050:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8107054:	d106      	bne.n	8107064 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8107056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107058:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810705c:	d102      	bne.n	8107064 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 810705e:	4b66      	ldr	r3, [pc, #408]	@ (81071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8107060:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107062:	e011      	b.n	8107088 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8107064:	4b62      	ldr	r3, [pc, #392]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107066:	681b      	ldr	r3, [r3, #0]
 8107068:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810706c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8107070:	d106      	bne.n	8107080 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8107072:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107074:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107078:	d102      	bne.n	8107080 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 810707a:	4b60      	ldr	r3, [pc, #384]	@ (81071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 810707c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810707e:	e003      	b.n	8107088 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8107080:	2300      	movs	r3, #0
 8107082:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8107084:	f000 bce1 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107088:	f000 bcdf 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 810708c:	4b5c      	ldr	r3, [pc, #368]	@ (8107200 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 810708e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107090:	f000 bcdb 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8107094:	2300      	movs	r3, #0
 8107096:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107098:	f000 bcd7 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 810709c:	e9d7 2300 	ldrd	r2, r3, [r7]
 81070a0:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 81070a4:	430b      	orrs	r3, r1
 81070a6:	f040 80ad 	bne.w	8107204 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 81070aa:	4b51      	ldr	r3, [pc, #324]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81070ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81070ae:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 81070b2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 81070b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81070b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81070ba:	d056      	beq.n	810716a <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 81070bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81070be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81070c2:	f200 8090 	bhi.w	81071e6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 81070c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81070c8:	2bc0      	cmp	r3, #192	@ 0xc0
 81070ca:	f000 8088 	beq.w	81071de <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 81070ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81070d0:	2bc0      	cmp	r3, #192	@ 0xc0
 81070d2:	f200 8088 	bhi.w	81071e6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 81070d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81070d8:	2b80      	cmp	r3, #128	@ 0x80
 81070da:	d032      	beq.n	8107142 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 81070dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81070de:	2b80      	cmp	r3, #128	@ 0x80
 81070e0:	f200 8081 	bhi.w	81071e6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 81070e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81070e6:	2b00      	cmp	r3, #0
 81070e8:	d003      	beq.n	81070f2 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 81070ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81070ec:	2b40      	cmp	r3, #64	@ 0x40
 81070ee:	d014      	beq.n	810711a <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 81070f0:	e079      	b.n	81071e6 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81070f2:	4b3f      	ldr	r3, [pc, #252]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81070f4:	681b      	ldr	r3, [r3, #0]
 81070f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81070fa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81070fe:	d108      	bne.n	8107112 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8107100:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8107104:	4618      	mov	r0, r3
 8107106:	f000 ff67 	bl	8107fd8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810710a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810710c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810710e:	f000 bc9c 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107112:	2300      	movs	r3, #0
 8107114:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107116:	f000 bc98 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810711a:	4b35      	ldr	r3, [pc, #212]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810711c:	681b      	ldr	r3, [r3, #0]
 810711e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8107122:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8107126:	d108      	bne.n	810713a <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107128:	f107 0318 	add.w	r3, r7, #24
 810712c:	4618      	mov	r0, r3
 810712e:	f000 fcab 	bl	8107a88 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8107132:	69bb      	ldr	r3, [r7, #24]
 8107134:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107136:	f000 bc88 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810713a:	2300      	movs	r3, #0
 810713c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810713e:	f000 bc84 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107142:	4b2b      	ldr	r3, [pc, #172]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107144:	681b      	ldr	r3, [r3, #0]
 8107146:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810714a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810714e:	d108      	bne.n	8107162 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107150:	f107 030c 	add.w	r3, r7, #12
 8107154:	4618      	mov	r0, r3
 8107156:	f000 fdeb 	bl	8107d30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810715a:	68fb      	ldr	r3, [r7, #12]
 810715c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810715e:	f000 bc74 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107162:	2300      	movs	r3, #0
 8107164:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107166:	f000 bc70 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810716a:	4b21      	ldr	r3, [pc, #132]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810716c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810716e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8107172:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8107174:	4b1e      	ldr	r3, [pc, #120]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107176:	681b      	ldr	r3, [r3, #0]
 8107178:	f003 0304 	and.w	r3, r3, #4
 810717c:	2b04      	cmp	r3, #4
 810717e:	d10c      	bne.n	810719a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8107180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107182:	2b00      	cmp	r3, #0
 8107184:	d109      	bne.n	810719a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107186:	4b1a      	ldr	r3, [pc, #104]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8107188:	681b      	ldr	r3, [r3, #0]
 810718a:	08db      	lsrs	r3, r3, #3
 810718c:	f003 0303 	and.w	r3, r3, #3
 8107190:	4a18      	ldr	r2, [pc, #96]	@ (81071f4 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8107192:	fa22 f303 	lsr.w	r3, r2, r3
 8107196:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107198:	e01f      	b.n	81071da <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 810719a:	4b15      	ldr	r3, [pc, #84]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 810719c:	681b      	ldr	r3, [r3, #0]
 810719e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81071a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81071a6:	d106      	bne.n	81071b6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 81071a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81071aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81071ae:	d102      	bne.n	81071b6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81071b0:	4b11      	ldr	r3, [pc, #68]	@ (81071f8 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 81071b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81071b4:	e011      	b.n	81071da <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81071b6:	4b0e      	ldr	r3, [pc, #56]	@ (81071f0 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 81071b8:	681b      	ldr	r3, [r3, #0]
 81071ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81071be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81071c2:	d106      	bne.n	81071d2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 81071c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81071c6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81071ca:	d102      	bne.n	81071d2 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81071cc:	4b0b      	ldr	r3, [pc, #44]	@ (81071fc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 81071ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81071d0:	e003      	b.n	81071da <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81071d2:	2300      	movs	r3, #0
 81071d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81071d6:	f000 bc38 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81071da:	f000 bc36 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81071de:	4b08      	ldr	r3, [pc, #32]	@ (8107200 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 81071e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81071e2:	f000 bc32 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 81071e6:	2300      	movs	r3, #0
 81071e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81071ea:	f000 bc2e 	b.w	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81071ee:	bf00      	nop
 81071f0:	58024400 	.word	0x58024400
 81071f4:	03d09000 	.word	0x03d09000
 81071f8:	003d0900 	.word	0x003d0900
 81071fc:	017d7840 	.word	0x017d7840
 8107200:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8107204:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107208:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 810720c:	430b      	orrs	r3, r1
 810720e:	f040 809c 	bne.w	810734a <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8107212:	4b9e      	ldr	r3, [pc, #632]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107216:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 810721a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 810721c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810721e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8107222:	d054      	beq.n	81072ce <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8107224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107226:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 810722a:	f200 808b 	bhi.w	8107344 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 810722e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107230:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8107234:	f000 8083 	beq.w	810733e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8107238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810723a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 810723e:	f200 8081 	bhi.w	8107344 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8107242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107244:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8107248:	d02f      	beq.n	81072aa <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 810724a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810724c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8107250:	d878      	bhi.n	8107344 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8107252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107254:	2b00      	cmp	r3, #0
 8107256:	d004      	beq.n	8107262 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8107258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810725a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 810725e:	d012      	beq.n	8107286 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8107260:	e070      	b.n	8107344 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8107262:	4b8a      	ldr	r3, [pc, #552]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107264:	681b      	ldr	r3, [r3, #0]
 8107266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810726a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810726e:	d107      	bne.n	8107280 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8107270:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8107274:	4618      	mov	r0, r3
 8107276:	f000 feaf 	bl	8107fd8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810727a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810727c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810727e:	e3e4      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107280:	2300      	movs	r3, #0
 8107282:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107284:	e3e1      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107286:	4b81      	ldr	r3, [pc, #516]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107288:	681b      	ldr	r3, [r3, #0]
 810728a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810728e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8107292:	d107      	bne.n	81072a4 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107294:	f107 0318 	add.w	r3, r7, #24
 8107298:	4618      	mov	r0, r3
 810729a:	f000 fbf5 	bl	8107a88 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810729e:	69bb      	ldr	r3, [r7, #24]
 81072a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81072a2:	e3d2      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81072a4:	2300      	movs	r3, #0
 81072a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81072a8:	e3cf      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81072aa:	4b78      	ldr	r3, [pc, #480]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81072ac:	681b      	ldr	r3, [r3, #0]
 81072ae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81072b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81072b6:	d107      	bne.n	81072c8 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81072b8:	f107 030c 	add.w	r3, r7, #12
 81072bc:	4618      	mov	r0, r3
 81072be:	f000 fd37 	bl	8107d30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81072c2:	68fb      	ldr	r3, [r7, #12]
 81072c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81072c6:	e3c0      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81072c8:	2300      	movs	r3, #0
 81072ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81072cc:	e3bd      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81072ce:	4b6f      	ldr	r3, [pc, #444]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81072d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 81072d2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 81072d6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81072d8:	4b6c      	ldr	r3, [pc, #432]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81072da:	681b      	ldr	r3, [r3, #0]
 81072dc:	f003 0304 	and.w	r3, r3, #4
 81072e0:	2b04      	cmp	r3, #4
 81072e2:	d10c      	bne.n	81072fe <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 81072e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81072e6:	2b00      	cmp	r3, #0
 81072e8:	d109      	bne.n	81072fe <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81072ea:	4b68      	ldr	r3, [pc, #416]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81072ec:	681b      	ldr	r3, [r3, #0]
 81072ee:	08db      	lsrs	r3, r3, #3
 81072f0:	f003 0303 	and.w	r3, r3, #3
 81072f4:	4a66      	ldr	r2, [pc, #408]	@ (8107490 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 81072f6:	fa22 f303 	lsr.w	r3, r2, r3
 81072fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81072fc:	e01e      	b.n	810733c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81072fe:	4b63      	ldr	r3, [pc, #396]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107300:	681b      	ldr	r3, [r3, #0]
 8107302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8107306:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810730a:	d106      	bne.n	810731a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 810730c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810730e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8107312:	d102      	bne.n	810731a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8107314:	4b5f      	ldr	r3, [pc, #380]	@ (8107494 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8107316:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107318:	e010      	b.n	810733c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810731a:	4b5c      	ldr	r3, [pc, #368]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810731c:	681b      	ldr	r3, [r3, #0]
 810731e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8107322:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8107326:	d106      	bne.n	8107336 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8107328:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810732a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810732e:	d102      	bne.n	8107336 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8107330:	4b59      	ldr	r3, [pc, #356]	@ (8107498 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8107332:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107334:	e002      	b.n	810733c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8107336:	2300      	movs	r3, #0
 8107338:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 810733a:	e386      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810733c:	e385      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 810733e:	4b57      	ldr	r3, [pc, #348]	@ (810749c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8107340:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107342:	e382      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8107344:	2300      	movs	r3, #0
 8107346:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107348:	e37f      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 810734a:	e9d7 2300 	ldrd	r2, r3, [r7]
 810734e:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8107352:	430b      	orrs	r3, r1
 8107354:	f040 80a7 	bne.w	81074a6 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8107358:	4b4c      	ldr	r3, [pc, #304]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810735a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 810735c:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8107360:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8107362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107364:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8107368:	d055      	beq.n	8107416 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 810736a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810736c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8107370:	f200 8096 	bhi.w	81074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8107374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107376:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 810737a:	f000 8084 	beq.w	8107486 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 810737e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107380:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8107384:	f200 808c 	bhi.w	81074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8107388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810738a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810738e:	d030      	beq.n	81073f2 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8107390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8107392:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8107396:	f200 8083 	bhi.w	81074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 810739a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 810739c:	2b00      	cmp	r3, #0
 810739e:	d004      	beq.n	81073aa <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 81073a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 81073a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 81073a6:	d012      	beq.n	81073ce <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 81073a8:	e07a      	b.n	81074a0 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81073aa:	4b38      	ldr	r3, [pc, #224]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81073ac:	681b      	ldr	r3, [r3, #0]
 81073ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 81073b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 81073b6:	d107      	bne.n	81073c8 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81073b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 81073bc:	4618      	mov	r0, r3
 81073be:	f000 fe0b 	bl	8107fd8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81073c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 81073c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81073c6:	e340      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81073c8:	2300      	movs	r3, #0
 81073ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81073cc:	e33d      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81073ce:	4b2f      	ldr	r3, [pc, #188]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81073d0:	681b      	ldr	r3, [r3, #0]
 81073d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81073d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81073da:	d107      	bne.n	81073ec <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81073dc:	f107 0318 	add.w	r3, r7, #24
 81073e0:	4618      	mov	r0, r3
 81073e2:	f000 fb51 	bl	8107a88 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81073e6:	69bb      	ldr	r3, [r7, #24]
 81073e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81073ea:	e32e      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81073ec:	2300      	movs	r3, #0
 81073ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81073f0:	e32b      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81073f2:	4b26      	ldr	r3, [pc, #152]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81073f4:	681b      	ldr	r3, [r3, #0]
 81073f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 81073fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81073fe:	d107      	bne.n	8107410 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107400:	f107 030c 	add.w	r3, r7, #12
 8107404:	4618      	mov	r0, r3
 8107406:	f000 fc93 	bl	8107d30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810740a:	68fb      	ldr	r3, [r7, #12]
 810740c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810740e:	e31c      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107410:	2300      	movs	r3, #0
 8107412:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107414:	e319      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107416:	4b1d      	ldr	r3, [pc, #116]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810741a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 810741e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8107420:	4b1a      	ldr	r3, [pc, #104]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107422:	681b      	ldr	r3, [r3, #0]
 8107424:	f003 0304 	and.w	r3, r3, #4
 8107428:	2b04      	cmp	r3, #4
 810742a:	d10c      	bne.n	8107446 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 810742c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 810742e:	2b00      	cmp	r3, #0
 8107430:	d109      	bne.n	8107446 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107432:	4b16      	ldr	r3, [pc, #88]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107434:	681b      	ldr	r3, [r3, #0]
 8107436:	08db      	lsrs	r3, r3, #3
 8107438:	f003 0303 	and.w	r3, r3, #3
 810743c:	4a14      	ldr	r2, [pc, #80]	@ (8107490 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 810743e:	fa22 f303 	lsr.w	r3, r2, r3
 8107442:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107444:	e01e      	b.n	8107484 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8107446:	4b11      	ldr	r3, [pc, #68]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107448:	681b      	ldr	r3, [r3, #0]
 810744a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 810744e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8107452:	d106      	bne.n	8107462 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8107454:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107456:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 810745a:	d102      	bne.n	8107462 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 810745c:	4b0d      	ldr	r3, [pc, #52]	@ (8107494 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 810745e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8107460:	e010      	b.n	8107484 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8107462:	4b0a      	ldr	r3, [pc, #40]	@ (810748c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8107464:	681b      	ldr	r3, [r3, #0]
 8107466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 810746a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810746e:	d106      	bne.n	810747e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8107470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107472:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107476:	d102      	bne.n	810747e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8107478:	4b07      	ldr	r3, [pc, #28]	@ (8107498 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 810747a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810747c:	e002      	b.n	8107484 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810747e:	2300      	movs	r3, #0
 8107480:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8107482:	e2e2      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107484:	e2e1      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8107486:	4b05      	ldr	r3, [pc, #20]	@ (810749c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8107488:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810748a:	e2de      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810748c:	58024400 	.word	0x58024400
 8107490:	03d09000 	.word	0x03d09000
 8107494:	003d0900 	.word	0x003d0900
 8107498:	017d7840 	.word	0x017d7840
 810749c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 81074a0:	2300      	movs	r3, #0
 81074a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81074a4:	e2d1      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 81074a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 81074aa:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 81074ae:	430b      	orrs	r3, r1
 81074b0:	f040 809c 	bne.w	81075ec <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 81074b4:	4b93      	ldr	r3, [pc, #588]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81074b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81074b8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 81074bc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 81074be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81074c4:	d054      	beq.n	8107570 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 81074c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 81074cc:	f200 808b 	bhi.w	81075e6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 81074d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074d2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81074d6:	f000 8083 	beq.w	81075e0 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 81074da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074dc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 81074e0:	f200 8081 	bhi.w	81075e6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 81074e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81074ea:	d02f      	beq.n	810754c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 81074ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 81074f2:	d878      	bhi.n	81075e6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 81074f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074f6:	2b00      	cmp	r3, #0
 81074f8:	d004      	beq.n	8107504 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 81074fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81074fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8107500:	d012      	beq.n	8107528 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8107502:	e070      	b.n	81075e6 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8107504:	4b7f      	ldr	r3, [pc, #508]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107506:	681b      	ldr	r3, [r3, #0]
 8107508:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810750c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8107510:	d107      	bne.n	8107522 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8107512:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8107516:	4618      	mov	r0, r3
 8107518:	f000 fd5e 	bl	8107fd8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810751c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810751e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107520:	e293      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107522:	2300      	movs	r3, #0
 8107524:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107526:	e290      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107528:	4b76      	ldr	r3, [pc, #472]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810752a:	681b      	ldr	r3, [r3, #0]
 810752c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8107530:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8107534:	d107      	bne.n	8107546 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107536:	f107 0318 	add.w	r3, r7, #24
 810753a:	4618      	mov	r0, r3
 810753c:	f000 faa4 	bl	8107a88 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8107540:	69bb      	ldr	r3, [r7, #24]
 8107542:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107544:	e281      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107546:	2300      	movs	r3, #0
 8107548:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810754a:	e27e      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810754c:	4b6d      	ldr	r3, [pc, #436]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810754e:	681b      	ldr	r3, [r3, #0]
 8107550:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8107554:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107558:	d107      	bne.n	810756a <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810755a:	f107 030c 	add.w	r3, r7, #12
 810755e:	4618      	mov	r0, r3
 8107560:	f000 fbe6 	bl	8107d30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8107564:	68fb      	ldr	r3, [r7, #12]
 8107566:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107568:	e26f      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810756a:	2300      	movs	r3, #0
 810756c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810756e:	e26c      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107570:	4b64      	ldr	r3, [pc, #400]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107572:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8107574:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8107578:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810757a:	4b62      	ldr	r3, [pc, #392]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810757c:	681b      	ldr	r3, [r3, #0]
 810757e:	f003 0304 	and.w	r3, r3, #4
 8107582:	2b04      	cmp	r3, #4
 8107584:	d10c      	bne.n	81075a0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8107586:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8107588:	2b00      	cmp	r3, #0
 810758a:	d109      	bne.n	81075a0 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810758c:	4b5d      	ldr	r3, [pc, #372]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810758e:	681b      	ldr	r3, [r3, #0]
 8107590:	08db      	lsrs	r3, r3, #3
 8107592:	f003 0303 	and.w	r3, r3, #3
 8107596:	4a5c      	ldr	r2, [pc, #368]	@ (8107708 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8107598:	fa22 f303 	lsr.w	r3, r2, r3
 810759c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 810759e:	e01e      	b.n	81075de <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81075a0:	4b58      	ldr	r3, [pc, #352]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81075a2:	681b      	ldr	r3, [r3, #0]
 81075a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81075a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81075ac:	d106      	bne.n	81075bc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 81075ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81075b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81075b4:	d102      	bne.n	81075bc <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81075b6:	4b55      	ldr	r3, [pc, #340]	@ (810770c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 81075b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81075ba:	e010      	b.n	81075de <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81075bc:	4b51      	ldr	r3, [pc, #324]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81075be:	681b      	ldr	r3, [r3, #0]
 81075c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81075c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81075c8:	d106      	bne.n	81075d8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 81075ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81075cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81075d0:	d102      	bne.n	81075d8 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81075d2:	4b4f      	ldr	r3, [pc, #316]	@ (8107710 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 81075d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81075d6:	e002      	b.n	81075de <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81075d8:	2300      	movs	r3, #0
 81075da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 81075dc:	e235      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81075de:	e234      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81075e0:	4b4c      	ldr	r3, [pc, #304]	@ (8107714 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 81075e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81075e4:	e231      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 81075e6:	2300      	movs	r3, #0
 81075e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81075ea:	e22e      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 81075ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 81075f0:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 81075f4:	430b      	orrs	r3, r1
 81075f6:	f040 808f 	bne.w	8107718 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 81075fa:	4b42      	ldr	r3, [pc, #264]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81075fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81075fe:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8107602:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8107604:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107606:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 810760a:	d06b      	beq.n	81076e4 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 810760c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810760e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8107612:	d874      	bhi.n	81076fe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8107614:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107616:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 810761a:	d056      	beq.n	81076ca <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 810761c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810761e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8107622:	d86c      	bhi.n	81076fe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8107624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107626:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 810762a:	d03b      	beq.n	81076a4 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 810762c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810762e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8107632:	d864      	bhi.n	81076fe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8107634:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107636:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810763a:	d021      	beq.n	8107680 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 810763c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810763e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8107642:	d85c      	bhi.n	81076fe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8107644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107646:	2b00      	cmp	r3, #0
 8107648:	d004      	beq.n	8107654 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 810764a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810764c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8107650:	d004      	beq.n	810765c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8107652:	e054      	b.n	81076fe <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8107654:	f7fe fa62 	bl	8105b1c <HAL_RCC_GetPCLK1Freq>
 8107658:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 810765a:	e1f6      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810765c:	4b29      	ldr	r3, [pc, #164]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810765e:	681b      	ldr	r3, [r3, #0]
 8107660:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8107664:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8107668:	d107      	bne.n	810767a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810766a:	f107 0318 	add.w	r3, r7, #24
 810766e:	4618      	mov	r0, r3
 8107670:	f000 fa0a 	bl	8107a88 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8107674:	69fb      	ldr	r3, [r7, #28]
 8107676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107678:	e1e7      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810767a:	2300      	movs	r3, #0
 810767c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810767e:	e1e4      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107680:	4b20      	ldr	r3, [pc, #128]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8107682:	681b      	ldr	r3, [r3, #0]
 8107684:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8107688:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810768c:	d107      	bne.n	810769e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810768e:	f107 030c 	add.w	r3, r7, #12
 8107692:	4618      	mov	r0, r3
 8107694:	f000 fb4c 	bl	8107d30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8107698:	693b      	ldr	r3, [r7, #16]
 810769a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810769c:	e1d5      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810769e:	2300      	movs	r3, #0
 81076a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81076a2:	e1d2      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 81076a4:	4b17      	ldr	r3, [pc, #92]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81076a6:	681b      	ldr	r3, [r3, #0]
 81076a8:	f003 0304 	and.w	r3, r3, #4
 81076ac:	2b04      	cmp	r3, #4
 81076ae:	d109      	bne.n	81076c4 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81076b0:	4b14      	ldr	r3, [pc, #80]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81076b2:	681b      	ldr	r3, [r3, #0]
 81076b4:	08db      	lsrs	r3, r3, #3
 81076b6:	f003 0303 	and.w	r3, r3, #3
 81076ba:	4a13      	ldr	r2, [pc, #76]	@ (8107708 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 81076bc:	fa22 f303 	lsr.w	r3, r2, r3
 81076c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81076c2:	e1c2      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81076c4:	2300      	movs	r3, #0
 81076c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81076c8:	e1bf      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 81076ca:	4b0e      	ldr	r3, [pc, #56]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81076cc:	681b      	ldr	r3, [r3, #0]
 81076ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81076d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81076d6:	d102      	bne.n	81076de <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 81076d8:	4b0c      	ldr	r3, [pc, #48]	@ (810770c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 81076da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81076dc:	e1b5      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81076de:	2300      	movs	r3, #0
 81076e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81076e2:	e1b2      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 81076e4:	4b07      	ldr	r3, [pc, #28]	@ (8107704 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81076e6:	681b      	ldr	r3, [r3, #0]
 81076e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81076ec:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81076f0:	d102      	bne.n	81076f8 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 81076f2:	4b07      	ldr	r3, [pc, #28]	@ (8107710 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 81076f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81076f6:	e1a8      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81076f8:	2300      	movs	r3, #0
 81076fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81076fc:	e1a5      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 81076fe:	2300      	movs	r3, #0
 8107700:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107702:	e1a2      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107704:	58024400 	.word	0x58024400
 8107708:	03d09000 	.word	0x03d09000
 810770c:	003d0900 	.word	0x003d0900
 8107710:	017d7840 	.word	0x017d7840
 8107714:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8107718:	e9d7 2300 	ldrd	r2, r3, [r7]
 810771c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8107720:	430b      	orrs	r3, r1
 8107722:	d173      	bne.n	810780c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8107724:	4b9c      	ldr	r3, [pc, #624]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107726:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107728:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 810772c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 810772e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107730:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8107734:	d02f      	beq.n	8107796 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8107736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107738:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 810773c:	d863      	bhi.n	8107806 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 810773e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107740:	2b00      	cmp	r3, #0
 8107742:	d004      	beq.n	810774e <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8107744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107746:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810774a:	d012      	beq.n	8107772 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 810774c:	e05b      	b.n	8107806 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810774e:	4b92      	ldr	r3, [pc, #584]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107750:	681b      	ldr	r3, [r3, #0]
 8107752:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8107756:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 810775a:	d107      	bne.n	810776c <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810775c:	f107 0318 	add.w	r3, r7, #24
 8107760:	4618      	mov	r0, r3
 8107762:	f000 f991 	bl	8107a88 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8107766:	69bb      	ldr	r3, [r7, #24]
 8107768:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810776a:	e16e      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810776c:	2300      	movs	r3, #0
 810776e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107770:	e16b      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107772:	4b89      	ldr	r3, [pc, #548]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107774:	681b      	ldr	r3, [r3, #0]
 8107776:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810777a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 810777e:	d107      	bne.n	8107790 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107780:	f107 030c 	add.w	r3, r7, #12
 8107784:	4618      	mov	r0, r3
 8107786:	f000 fad3 	bl	8107d30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 810778a:	697b      	ldr	r3, [r7, #20]
 810778c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810778e:	e15c      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107790:	2300      	movs	r3, #0
 8107792:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107794:	e159      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8107796:	4b80      	ldr	r3, [pc, #512]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107798:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810779a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 810779e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81077a0:	4b7d      	ldr	r3, [pc, #500]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81077a2:	681b      	ldr	r3, [r3, #0]
 81077a4:	f003 0304 	and.w	r3, r3, #4
 81077a8:	2b04      	cmp	r3, #4
 81077aa:	d10c      	bne.n	81077c6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 81077ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81077ae:	2b00      	cmp	r3, #0
 81077b0:	d109      	bne.n	81077c6 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81077b2:	4b79      	ldr	r3, [pc, #484]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81077b4:	681b      	ldr	r3, [r3, #0]
 81077b6:	08db      	lsrs	r3, r3, #3
 81077b8:	f003 0303 	and.w	r3, r3, #3
 81077bc:	4a77      	ldr	r2, [pc, #476]	@ (810799c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 81077be:	fa22 f303 	lsr.w	r3, r2, r3
 81077c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81077c4:	e01e      	b.n	8107804 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81077c6:	4b74      	ldr	r3, [pc, #464]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81077c8:	681b      	ldr	r3, [r3, #0]
 81077ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 81077ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 81077d2:	d106      	bne.n	81077e2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 81077d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81077d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81077da:	d102      	bne.n	81077e2 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81077dc:	4b70      	ldr	r3, [pc, #448]	@ (81079a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 81077de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81077e0:	e010      	b.n	8107804 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81077e2:	4b6d      	ldr	r3, [pc, #436]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81077e4:	681b      	ldr	r3, [r3, #0]
 81077e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81077ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81077ee:	d106      	bne.n	81077fe <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 81077f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 81077f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81077f6:	d102      	bne.n	81077fe <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81077f8:	4b6a      	ldr	r3, [pc, #424]	@ (81079a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 81077fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 81077fc:	e002      	b.n	8107804 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81077fe:	2300      	movs	r3, #0
 8107800:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8107802:	e122      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107804:	e121      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8107806:	2300      	movs	r3, #0
 8107808:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810780a:	e11e      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 810780c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107810:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8107814:	430b      	orrs	r3, r1
 8107816:	d133      	bne.n	8107880 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8107818:	4b5f      	ldr	r3, [pc, #380]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810781a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 810781c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8107820:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8107822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8107824:	2b00      	cmp	r3, #0
 8107826:	d004      	beq.n	8107832 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8107828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810782a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 810782e:	d012      	beq.n	8107856 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8107830:	e023      	b.n	810787a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8107832:	4b59      	ldr	r3, [pc, #356]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107834:	681b      	ldr	r3, [r3, #0]
 8107836:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 810783a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 810783e:	d107      	bne.n	8107850 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8107840:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8107844:	4618      	mov	r0, r3
 8107846:	f000 fbc7 	bl	8107fd8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810784a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 810784c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810784e:	e0fc      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107850:	2300      	movs	r3, #0
 8107852:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107854:	e0f9      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107856:	4b50      	ldr	r3, [pc, #320]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107858:	681b      	ldr	r3, [r3, #0]
 810785a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 810785e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8107862:	d107      	bne.n	8107874 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107864:	f107 0318 	add.w	r3, r7, #24
 8107868:	4618      	mov	r0, r3
 810786a:	f000 f90d 	bl	8107a88 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 810786e:	6a3b      	ldr	r3, [r7, #32]
 8107870:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107872:	e0ea      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107874:	2300      	movs	r3, #0
 8107876:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107878:	e0e7      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 810787a:	2300      	movs	r3, #0
 810787c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810787e:	e0e4      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8107880:	e9d7 2300 	ldrd	r2, r3, [r7]
 8107884:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8107888:	430b      	orrs	r3, r1
 810788a:	f040 808d 	bne.w	81079a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 810788e:	4b42      	ldr	r3, [pc, #264]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107890:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8107892:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8107896:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8107898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 810789a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 810789e:	d06b      	beq.n	8107978 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 81078a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81078a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 81078a6:	d874      	bhi.n	8107992 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 81078a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81078aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81078ae:	d056      	beq.n	810795e <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 81078b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81078b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 81078b6:	d86c      	bhi.n	8107992 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 81078b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81078ba:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81078be:	d03b      	beq.n	8107938 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 81078c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81078c2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 81078c6:	d864      	bhi.n	8107992 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 81078c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81078ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81078ce:	d021      	beq.n	8107914 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 81078d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81078d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81078d6:	d85c      	bhi.n	8107992 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 81078d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81078da:	2b00      	cmp	r3, #0
 81078dc:	d004      	beq.n	81078e8 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 81078de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81078e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81078e4:	d004      	beq.n	81078f0 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 81078e6:	e054      	b.n	8107992 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 81078e8:	f000 f8b8 	bl	8107a5c <HAL_RCCEx_GetD3PCLK1Freq>
 81078ec:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 81078ee:	e0ac      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81078f0:	4b29      	ldr	r3, [pc, #164]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81078f2:	681b      	ldr	r3, [r3, #0]
 81078f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81078f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 81078fc:	d107      	bne.n	810790e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81078fe:	f107 0318 	add.w	r3, r7, #24
 8107902:	4618      	mov	r0, r3
 8107904:	f000 f8c0 	bl	8107a88 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8107908:	69fb      	ldr	r3, [r7, #28]
 810790a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810790c:	e09d      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810790e:	2300      	movs	r3, #0
 8107910:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107912:	e09a      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8107914:	4b20      	ldr	r3, [pc, #128]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107916:	681b      	ldr	r3, [r3, #0]
 8107918:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810791c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8107920:	d107      	bne.n	8107932 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8107922:	f107 030c 	add.w	r3, r7, #12
 8107926:	4618      	mov	r0, r3
 8107928:	f000 fa02 	bl	8107d30 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 810792c:	693b      	ldr	r3, [r7, #16]
 810792e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107930:	e08b      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107932:	2300      	movs	r3, #0
 8107934:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107936:	e088      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8107938:	4b17      	ldr	r3, [pc, #92]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810793a:	681b      	ldr	r3, [r3, #0]
 810793c:	f003 0304 	and.w	r3, r3, #4
 8107940:	2b04      	cmp	r3, #4
 8107942:	d109      	bne.n	8107958 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107944:	4b14      	ldr	r3, [pc, #80]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107946:	681b      	ldr	r3, [r3, #0]
 8107948:	08db      	lsrs	r3, r3, #3
 810794a:	f003 0303 	and.w	r3, r3, #3
 810794e:	4a13      	ldr	r2, [pc, #76]	@ (810799c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8107950:	fa22 f303 	lsr.w	r3, r2, r3
 8107954:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107956:	e078      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107958:	2300      	movs	r3, #0
 810795a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 810795c:	e075      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 810795e:	4b0e      	ldr	r3, [pc, #56]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8107960:	681b      	ldr	r3, [r3, #0]
 8107962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8107966:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 810796a:	d102      	bne.n	8107972 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 810796c:	4b0c      	ldr	r3, [pc, #48]	@ (81079a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 810796e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107970:	e06b      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107972:	2300      	movs	r3, #0
 8107974:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107976:	e068      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8107978:	4b07      	ldr	r3, [pc, #28]	@ (8107998 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810797a:	681b      	ldr	r3, [r3, #0]
 810797c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8107980:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8107984:	d102      	bne.n	810798c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8107986:	4b07      	ldr	r3, [pc, #28]	@ (81079a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8107988:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810798a:	e05e      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810798c:	2300      	movs	r3, #0
 810798e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107990:	e05b      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8107992:	2300      	movs	r3, #0
 8107994:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107996:	e058      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8107998:	58024400 	.word	0x58024400
 810799c:	03d09000 	.word	0x03d09000
 81079a0:	003d0900 	.word	0x003d0900
 81079a4:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 81079a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 81079ac:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 81079b0:	430b      	orrs	r3, r1
 81079b2:	d148      	bne.n	8107a46 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 81079b4:	4b27      	ldr	r3, [pc, #156]	@ (8107a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 81079b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 81079b8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 81079bc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 81079be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81079c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81079c4:	d02a      	beq.n	8107a1c <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 81079c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81079c8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 81079cc:	d838      	bhi.n	8107a40 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 81079ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81079d0:	2b00      	cmp	r3, #0
 81079d2:	d004      	beq.n	81079de <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 81079d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 81079d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 81079da:	d00d      	beq.n	81079f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 81079dc:	e030      	b.n	8107a40 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 81079de:	4b1d      	ldr	r3, [pc, #116]	@ (8107a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 81079e0:	681b      	ldr	r3, [r3, #0]
 81079e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 81079e6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 81079ea:	d102      	bne.n	81079f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 81079ec:	4b1a      	ldr	r3, [pc, #104]	@ (8107a58 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 81079ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81079f0:	e02b      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81079f2:	2300      	movs	r3, #0
 81079f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 81079f6:	e028      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81079f8:	4b16      	ldr	r3, [pc, #88]	@ (8107a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 81079fa:	681b      	ldr	r3, [r3, #0]
 81079fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8107a00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8107a04:	d107      	bne.n	8107a16 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8107a06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8107a0a:	4618      	mov	r0, r3
 8107a0c:	f000 fae4 	bl	8107fd8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8107a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8107a12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107a14:	e019      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107a16:	2300      	movs	r3, #0
 8107a18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107a1a:	e016      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8107a1c:	4b0d      	ldr	r3, [pc, #52]	@ (8107a54 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8107a1e:	681b      	ldr	r3, [r3, #0]
 8107a20:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8107a24:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8107a28:	d107      	bne.n	8107a3a <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8107a2a:	f107 0318 	add.w	r3, r7, #24
 8107a2e:	4618      	mov	r0, r3
 8107a30:	f000 f82a 	bl	8107a88 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8107a34:	69fb      	ldr	r3, [r7, #28]
 8107a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8107a38:	e007      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8107a3a:	2300      	movs	r3, #0
 8107a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107a3e:	e004      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8107a40:	2300      	movs	r3, #0
 8107a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8107a44:	e001      	b.n	8107a4a <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 8107a46:	2300      	movs	r3, #0
 8107a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8107a4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8107a4c:	4618      	mov	r0, r3
 8107a4e:	3740      	adds	r7, #64	@ 0x40
 8107a50:	46bd      	mov	sp, r7
 8107a52:	bd80      	pop	{r7, pc}
 8107a54:	58024400 	.word	0x58024400
 8107a58:	017d7840 	.word	0x017d7840

08107a5c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8107a5c:	b580      	push	{r7, lr}
 8107a5e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8107a60:	f7fe f82a 	bl	8105ab8 <HAL_RCC_GetHCLKFreq>
 8107a64:	4602      	mov	r2, r0
 8107a66:	4b06      	ldr	r3, [pc, #24]	@ (8107a80 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8107a68:	6a1b      	ldr	r3, [r3, #32]
 8107a6a:	091b      	lsrs	r3, r3, #4
 8107a6c:	f003 0307 	and.w	r3, r3, #7
 8107a70:	4904      	ldr	r1, [pc, #16]	@ (8107a84 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8107a72:	5ccb      	ldrb	r3, [r1, r3]
 8107a74:	f003 031f 	and.w	r3, r3, #31
 8107a78:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8107a7c:	4618      	mov	r0, r3
 8107a7e:	bd80      	pop	{r7, pc}
 8107a80:	58024400 	.word	0x58024400
 8107a84:	081085b4 	.word	0x081085b4

08107a88 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8107a88:	b480      	push	{r7}
 8107a8a:	b089      	sub	sp, #36	@ 0x24
 8107a8c:	af00      	add	r7, sp, #0
 8107a8e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8107a90:	4ba1      	ldr	r3, [pc, #644]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107a94:	f003 0303 	and.w	r3, r3, #3
 8107a98:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8107a9a:	4b9f      	ldr	r3, [pc, #636]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107a9e:	0b1b      	lsrs	r3, r3, #12
 8107aa0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8107aa4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8107aa6:	4b9c      	ldr	r3, [pc, #624]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107aaa:	091b      	lsrs	r3, r3, #4
 8107aac:	f003 0301 	and.w	r3, r3, #1
 8107ab0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8107ab2:	4b99      	ldr	r3, [pc, #612]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107ab4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8107ab6:	08db      	lsrs	r3, r3, #3
 8107ab8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8107abc:	693a      	ldr	r2, [r7, #16]
 8107abe:	fb02 f303 	mul.w	r3, r2, r3
 8107ac2:	ee07 3a90 	vmov	s15, r3
 8107ac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107aca:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8107ace:	697b      	ldr	r3, [r7, #20]
 8107ad0:	2b00      	cmp	r3, #0
 8107ad2:	f000 8111 	beq.w	8107cf8 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8107ad6:	69bb      	ldr	r3, [r7, #24]
 8107ad8:	2b02      	cmp	r3, #2
 8107ada:	f000 8083 	beq.w	8107be4 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8107ade:	69bb      	ldr	r3, [r7, #24]
 8107ae0:	2b02      	cmp	r3, #2
 8107ae2:	f200 80a1 	bhi.w	8107c28 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8107ae6:	69bb      	ldr	r3, [r7, #24]
 8107ae8:	2b00      	cmp	r3, #0
 8107aea:	d003      	beq.n	8107af4 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8107aec:	69bb      	ldr	r3, [r7, #24]
 8107aee:	2b01      	cmp	r3, #1
 8107af0:	d056      	beq.n	8107ba0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8107af2:	e099      	b.n	8107c28 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107af4:	4b88      	ldr	r3, [pc, #544]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107af6:	681b      	ldr	r3, [r3, #0]
 8107af8:	f003 0320 	and.w	r3, r3, #32
 8107afc:	2b00      	cmp	r3, #0
 8107afe:	d02d      	beq.n	8107b5c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107b00:	4b85      	ldr	r3, [pc, #532]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107b02:	681b      	ldr	r3, [r3, #0]
 8107b04:	08db      	lsrs	r3, r3, #3
 8107b06:	f003 0303 	and.w	r3, r3, #3
 8107b0a:	4a84      	ldr	r2, [pc, #528]	@ (8107d1c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8107b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8107b10:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8107b12:	68bb      	ldr	r3, [r7, #8]
 8107b14:	ee07 3a90 	vmov	s15, r3
 8107b18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107b1c:	697b      	ldr	r3, [r7, #20]
 8107b1e:	ee07 3a90 	vmov	s15, r3
 8107b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107b26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107b2a:	4b7b      	ldr	r3, [pc, #492]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107b2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107b2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107b32:	ee07 3a90 	vmov	s15, r3
 8107b36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107b3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8107b3e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8107d20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8107b42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107b46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107b4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107b4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107b52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107b56:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8107b5a:	e087      	b.n	8107c6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8107b5c:	697b      	ldr	r3, [r7, #20]
 8107b5e:	ee07 3a90 	vmov	s15, r3
 8107b62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107b66:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8107d24 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8107b6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107b6e:	4b6a      	ldr	r3, [pc, #424]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107b72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107b76:	ee07 3a90 	vmov	s15, r3
 8107b7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107b7e:	ed97 6a03 	vldr	s12, [r7, #12]
 8107b82:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8107d20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8107b86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107b8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107b8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107b92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107b96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107b9a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107b9e:	e065      	b.n	8107c6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8107ba0:	697b      	ldr	r3, [r7, #20]
 8107ba2:	ee07 3a90 	vmov	s15, r3
 8107ba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107baa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8107d28 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8107bae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107bb2:	4b59      	ldr	r3, [pc, #356]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107bb4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107bb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107bba:	ee07 3a90 	vmov	s15, r3
 8107bbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107bc2:	ed97 6a03 	vldr	s12, [r7, #12]
 8107bc6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8107d20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8107bca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107bce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107bd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107bd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107bde:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107be2:	e043      	b.n	8107c6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8107be4:	697b      	ldr	r3, [r7, #20]
 8107be6:	ee07 3a90 	vmov	s15, r3
 8107bea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107bee:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8107d2c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8107bf2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107bf6:	4b48      	ldr	r3, [pc, #288]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107bf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107bfe:	ee07 3a90 	vmov	s15, r3
 8107c02:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107c06:	ed97 6a03 	vldr	s12, [r7, #12]
 8107c0a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8107d20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8107c0e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107c12:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107c16:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107c1a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107c1e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107c22:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107c26:	e021      	b.n	8107c6c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8107c28:	697b      	ldr	r3, [r7, #20]
 8107c2a:	ee07 3a90 	vmov	s15, r3
 8107c2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107c32:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8107d28 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8107c36:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107c3a:	4b37      	ldr	r3, [pc, #220]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107c3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107c3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107c42:	ee07 3a90 	vmov	s15, r3
 8107c46:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107c4a:	ed97 6a03 	vldr	s12, [r7, #12]
 8107c4e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8107d20 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8107c52:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107c56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107c5a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107c5e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107c62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107c66:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107c6a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8107c6c:	4b2a      	ldr	r3, [pc, #168]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107c70:	0a5b      	lsrs	r3, r3, #9
 8107c72:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107c76:	ee07 3a90 	vmov	s15, r3
 8107c7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107c7e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107c82:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107c86:	edd7 6a07 	vldr	s13, [r7, #28]
 8107c8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107c8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107c92:	ee17 2a90 	vmov	r2, s15
 8107c96:	687b      	ldr	r3, [r7, #4]
 8107c98:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8107c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107c9e:	0c1b      	lsrs	r3, r3, #16
 8107ca0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107ca4:	ee07 3a90 	vmov	s15, r3
 8107ca8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107cac:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107cb0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107cb4:	edd7 6a07 	vldr	s13, [r7, #28]
 8107cb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107cbc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107cc0:	ee17 2a90 	vmov	r2, s15
 8107cc4:	687b      	ldr	r3, [r7, #4]
 8107cc6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8107cc8:	4b13      	ldr	r3, [pc, #76]	@ (8107d18 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8107cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8107ccc:	0e1b      	lsrs	r3, r3, #24
 8107cce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107cd2:	ee07 3a90 	vmov	s15, r3
 8107cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107cda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107cde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107ce2:	edd7 6a07 	vldr	s13, [r7, #28]
 8107ce6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107cea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107cee:	ee17 2a90 	vmov	r2, s15
 8107cf2:	687b      	ldr	r3, [r7, #4]
 8107cf4:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8107cf6:	e008      	b.n	8107d0a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8107cf8:	687b      	ldr	r3, [r7, #4]
 8107cfa:	2200      	movs	r2, #0
 8107cfc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8107cfe:	687b      	ldr	r3, [r7, #4]
 8107d00:	2200      	movs	r2, #0
 8107d02:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8107d04:	687b      	ldr	r3, [r7, #4]
 8107d06:	2200      	movs	r2, #0
 8107d08:	609a      	str	r2, [r3, #8]
}
 8107d0a:	bf00      	nop
 8107d0c:	3724      	adds	r7, #36	@ 0x24
 8107d0e:	46bd      	mov	sp, r7
 8107d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107d14:	4770      	bx	lr
 8107d16:	bf00      	nop
 8107d18:	58024400 	.word	0x58024400
 8107d1c:	03d09000 	.word	0x03d09000
 8107d20:	46000000 	.word	0x46000000
 8107d24:	4c742400 	.word	0x4c742400
 8107d28:	4a742400 	.word	0x4a742400
 8107d2c:	4bbebc20 	.word	0x4bbebc20

08107d30 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8107d30:	b480      	push	{r7}
 8107d32:	b089      	sub	sp, #36	@ 0x24
 8107d34:	af00      	add	r7, sp, #0
 8107d36:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8107d38:	4ba1      	ldr	r3, [pc, #644]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107d3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107d3c:	f003 0303 	and.w	r3, r3, #3
 8107d40:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8107d42:	4b9f      	ldr	r3, [pc, #636]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107d46:	0d1b      	lsrs	r3, r3, #20
 8107d48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8107d4c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8107d4e:	4b9c      	ldr	r3, [pc, #624]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107d52:	0a1b      	lsrs	r3, r3, #8
 8107d54:	f003 0301 	and.w	r3, r3, #1
 8107d58:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8107d5a:	4b99      	ldr	r3, [pc, #612]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8107d5e:	08db      	lsrs	r3, r3, #3
 8107d60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8107d64:	693a      	ldr	r2, [r7, #16]
 8107d66:	fb02 f303 	mul.w	r3, r2, r3
 8107d6a:	ee07 3a90 	vmov	s15, r3
 8107d6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107d72:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8107d76:	697b      	ldr	r3, [r7, #20]
 8107d78:	2b00      	cmp	r3, #0
 8107d7a:	f000 8111 	beq.w	8107fa0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8107d7e:	69bb      	ldr	r3, [r7, #24]
 8107d80:	2b02      	cmp	r3, #2
 8107d82:	f000 8083 	beq.w	8107e8c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8107d86:	69bb      	ldr	r3, [r7, #24]
 8107d88:	2b02      	cmp	r3, #2
 8107d8a:	f200 80a1 	bhi.w	8107ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8107d8e:	69bb      	ldr	r3, [r7, #24]
 8107d90:	2b00      	cmp	r3, #0
 8107d92:	d003      	beq.n	8107d9c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8107d94:	69bb      	ldr	r3, [r7, #24]
 8107d96:	2b01      	cmp	r3, #1
 8107d98:	d056      	beq.n	8107e48 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8107d9a:	e099      	b.n	8107ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8107d9c:	4b88      	ldr	r3, [pc, #544]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107d9e:	681b      	ldr	r3, [r3, #0]
 8107da0:	f003 0320 	and.w	r3, r3, #32
 8107da4:	2b00      	cmp	r3, #0
 8107da6:	d02d      	beq.n	8107e04 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8107da8:	4b85      	ldr	r3, [pc, #532]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107daa:	681b      	ldr	r3, [r3, #0]
 8107dac:	08db      	lsrs	r3, r3, #3
 8107dae:	f003 0303 	and.w	r3, r3, #3
 8107db2:	4a84      	ldr	r2, [pc, #528]	@ (8107fc4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8107db4:	fa22 f303 	lsr.w	r3, r2, r3
 8107db8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8107dba:	68bb      	ldr	r3, [r7, #8]
 8107dbc:	ee07 3a90 	vmov	s15, r3
 8107dc0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107dc4:	697b      	ldr	r3, [r7, #20]
 8107dc6:	ee07 3a90 	vmov	s15, r3
 8107dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107dce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107dd2:	4b7b      	ldr	r3, [pc, #492]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107dd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107dda:	ee07 3a90 	vmov	s15, r3
 8107dde:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107de2:	ed97 6a03 	vldr	s12, [r7, #12]
 8107de6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8107fc8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8107dea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107dee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107df2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107df6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107dfe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8107e02:	e087      	b.n	8107f14 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8107e04:	697b      	ldr	r3, [r7, #20]
 8107e06:	ee07 3a90 	vmov	s15, r3
 8107e0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107e0e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8107fcc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8107e12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107e16:	4b6a      	ldr	r3, [pc, #424]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107e18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107e1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107e1e:	ee07 3a90 	vmov	s15, r3
 8107e22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107e26:	ed97 6a03 	vldr	s12, [r7, #12]
 8107e2a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8107fc8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8107e2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107e32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107e36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107e3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107e3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107e42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107e46:	e065      	b.n	8107f14 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8107e48:	697b      	ldr	r3, [r7, #20]
 8107e4a:	ee07 3a90 	vmov	s15, r3
 8107e4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107e52:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8107fd0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8107e56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107e5a:	4b59      	ldr	r3, [pc, #356]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107e5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107e62:	ee07 3a90 	vmov	s15, r3
 8107e66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107e6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8107e6e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8107fc8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8107e72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107e76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107e7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107e7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107e82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107e86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107e8a:	e043      	b.n	8107f14 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8107e8c:	697b      	ldr	r3, [r7, #20]
 8107e8e:	ee07 3a90 	vmov	s15, r3
 8107e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107e96:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8107fd4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8107e9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107e9e:	4b48      	ldr	r3, [pc, #288]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107ea2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107ea6:	ee07 3a90 	vmov	s15, r3
 8107eaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107eae:	ed97 6a03 	vldr	s12, [r7, #12]
 8107eb2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8107fc8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8107eb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107eba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107ebe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107ec2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107eca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107ece:	e021      	b.n	8107f14 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8107ed0:	697b      	ldr	r3, [r7, #20]
 8107ed2:	ee07 3a90 	vmov	s15, r3
 8107ed6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107eda:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8107fd0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8107ede:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8107ee2:	4b37      	ldr	r3, [pc, #220]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107ee6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8107eea:	ee07 3a90 	vmov	s15, r3
 8107eee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8107ef2:	ed97 6a03 	vldr	s12, [r7, #12]
 8107ef6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8107fc8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8107efa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8107efe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8107f02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8107f06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8107f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8107f0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8107f12:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8107f14:	4b2a      	ldr	r3, [pc, #168]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107f18:	0a5b      	lsrs	r3, r3, #9
 8107f1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107f1e:	ee07 3a90 	vmov	s15, r3
 8107f22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107f26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107f2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107f2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8107f32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107f36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107f3a:	ee17 2a90 	vmov	r2, s15
 8107f3e:	687b      	ldr	r3, [r7, #4]
 8107f40:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8107f42:	4b1f      	ldr	r3, [pc, #124]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107f46:	0c1b      	lsrs	r3, r3, #16
 8107f48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107f4c:	ee07 3a90 	vmov	s15, r3
 8107f50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107f54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107f58:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107f5c:	edd7 6a07 	vldr	s13, [r7, #28]
 8107f60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107f64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107f68:	ee17 2a90 	vmov	r2, s15
 8107f6c:	687b      	ldr	r3, [r7, #4]
 8107f6e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8107f70:	4b13      	ldr	r3, [pc, #76]	@ (8107fc0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8107f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8107f74:	0e1b      	lsrs	r3, r3, #24
 8107f76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8107f7a:	ee07 3a90 	vmov	s15, r3
 8107f7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8107f82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8107f86:	ee37 7a87 	vadd.f32	s14, s15, s14
 8107f8a:	edd7 6a07 	vldr	s13, [r7, #28]
 8107f8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8107f92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8107f96:	ee17 2a90 	vmov	r2, s15
 8107f9a:	687b      	ldr	r3, [r7, #4]
 8107f9c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8107f9e:	e008      	b.n	8107fb2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8107fa0:	687b      	ldr	r3, [r7, #4]
 8107fa2:	2200      	movs	r2, #0
 8107fa4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8107fa6:	687b      	ldr	r3, [r7, #4]
 8107fa8:	2200      	movs	r2, #0
 8107faa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8107fac:	687b      	ldr	r3, [r7, #4]
 8107fae:	2200      	movs	r2, #0
 8107fb0:	609a      	str	r2, [r3, #8]
}
 8107fb2:	bf00      	nop
 8107fb4:	3724      	adds	r7, #36	@ 0x24
 8107fb6:	46bd      	mov	sp, r7
 8107fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107fbc:	4770      	bx	lr
 8107fbe:	bf00      	nop
 8107fc0:	58024400 	.word	0x58024400
 8107fc4:	03d09000 	.word	0x03d09000
 8107fc8:	46000000 	.word	0x46000000
 8107fcc:	4c742400 	.word	0x4c742400
 8107fd0:	4a742400 	.word	0x4a742400
 8107fd4:	4bbebc20 	.word	0x4bbebc20

08107fd8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8107fd8:	b480      	push	{r7}
 8107fda:	b089      	sub	sp, #36	@ 0x24
 8107fdc:	af00      	add	r7, sp, #0
 8107fde:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8107fe0:	4ba0      	ldr	r3, [pc, #640]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107fe4:	f003 0303 	and.w	r3, r3, #3
 8107fe8:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8107fea:	4b9e      	ldr	r3, [pc, #632]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107fec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8107fee:	091b      	lsrs	r3, r3, #4
 8107ff0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8107ff4:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8107ff6:	4b9b      	ldr	r3, [pc, #620]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8107ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8107ffa:	f003 0301 	and.w	r3, r3, #1
 8107ffe:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8108000:	4b98      	ldr	r3, [pc, #608]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108002:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8108004:	08db      	lsrs	r3, r3, #3
 8108006:	f3c3 030c 	ubfx	r3, r3, #0, #13
 810800a:	693a      	ldr	r2, [r7, #16]
 810800c:	fb02 f303 	mul.w	r3, r2, r3
 8108010:	ee07 3a90 	vmov	s15, r3
 8108014:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108018:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 810801c:	697b      	ldr	r3, [r7, #20]
 810801e:	2b00      	cmp	r3, #0
 8108020:	f000 8111 	beq.w	8108246 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8108024:	69bb      	ldr	r3, [r7, #24]
 8108026:	2b02      	cmp	r3, #2
 8108028:	f000 8083 	beq.w	8108132 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 810802c:	69bb      	ldr	r3, [r7, #24]
 810802e:	2b02      	cmp	r3, #2
 8108030:	f200 80a1 	bhi.w	8108176 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8108034:	69bb      	ldr	r3, [r7, #24]
 8108036:	2b00      	cmp	r3, #0
 8108038:	d003      	beq.n	8108042 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 810803a:	69bb      	ldr	r3, [r7, #24]
 810803c:	2b01      	cmp	r3, #1
 810803e:	d056      	beq.n	81080ee <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8108040:	e099      	b.n	8108176 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108042:	4b88      	ldr	r3, [pc, #544]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108044:	681b      	ldr	r3, [r3, #0]
 8108046:	f003 0320 	and.w	r3, r3, #32
 810804a:	2b00      	cmp	r3, #0
 810804c:	d02d      	beq.n	81080aa <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810804e:	4b85      	ldr	r3, [pc, #532]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108050:	681b      	ldr	r3, [r3, #0]
 8108052:	08db      	lsrs	r3, r3, #3
 8108054:	f003 0303 	and.w	r3, r3, #3
 8108058:	4a83      	ldr	r2, [pc, #524]	@ (8108268 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 810805a:	fa22 f303 	lsr.w	r3, r2, r3
 810805e:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108060:	68bb      	ldr	r3, [r7, #8]
 8108062:	ee07 3a90 	vmov	s15, r3
 8108066:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810806a:	697b      	ldr	r3, [r7, #20]
 810806c:	ee07 3a90 	vmov	s15, r3
 8108070:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108074:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108078:	4b7a      	ldr	r3, [pc, #488]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810807a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810807c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108080:	ee07 3a90 	vmov	s15, r3
 8108084:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108088:	ed97 6a03 	vldr	s12, [r7, #12]
 810808c:	eddf 5a77 	vldr	s11, [pc, #476]	@ 810826c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108090:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108094:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108098:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 810809c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81080a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81080a4:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 81080a8:	e087      	b.n	81081ba <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81080aa:	697b      	ldr	r3, [r7, #20]
 81080ac:	ee07 3a90 	vmov	s15, r3
 81080b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81080b4:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8108270 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 81080b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81080bc:	4b69      	ldr	r3, [pc, #420]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81080be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81080c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81080c4:	ee07 3a90 	vmov	s15, r3
 81080c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81080cc:	ed97 6a03 	vldr	s12, [r7, #12]
 81080d0:	eddf 5a66 	vldr	s11, [pc, #408]	@ 810826c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81080d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81080d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81080dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81080e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81080e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 81080e8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81080ec:	e065      	b.n	81081ba <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81080ee:	697b      	ldr	r3, [r7, #20]
 81080f0:	ee07 3a90 	vmov	s15, r3
 81080f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81080f8:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8108274 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 81080fc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108100:	4b58      	ldr	r3, [pc, #352]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8108104:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108108:	ee07 3a90 	vmov	s15, r3
 810810c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108110:	ed97 6a03 	vldr	s12, [r7, #12]
 8108114:	eddf 5a55 	vldr	s11, [pc, #340]	@ 810826c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8108118:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810811c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108120:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8108124:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8108128:	ee67 7a27 	vmul.f32	s15, s14, s15
 810812c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108130:	e043      	b.n	81081ba <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108132:	697b      	ldr	r3, [r7, #20]
 8108134:	ee07 3a90 	vmov	s15, r3
 8108138:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810813c:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8108278 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8108140:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108144:	4b47      	ldr	r3, [pc, #284]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108146:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8108148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810814c:	ee07 3a90 	vmov	s15, r3
 8108150:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108154:	ed97 6a03 	vldr	s12, [r7, #12]
 8108158:	eddf 5a44 	vldr	s11, [pc, #272]	@ 810826c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 810815c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8108160:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8108164:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8108168:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810816c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8108170:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8108174:	e021      	b.n	81081ba <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8108176:	697b      	ldr	r3, [r7, #20]
 8108178:	ee07 3a90 	vmov	s15, r3
 810817c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108180:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8108270 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8108184:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8108188:	4b36      	ldr	r3, [pc, #216]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 810818a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810818c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8108190:	ee07 3a90 	vmov	s15, r3
 8108194:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8108198:	ed97 6a03 	vldr	s12, [r7, #12]
 810819c:	eddf 5a33 	vldr	s11, [pc, #204]	@ 810826c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 81081a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81081a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81081a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 81081ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81081b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 81081b4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81081b8:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 81081ba:	4b2a      	ldr	r3, [pc, #168]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81081bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81081be:	0a5b      	lsrs	r3, r3, #9
 81081c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81081c4:	ee07 3a90 	vmov	s15, r3
 81081c8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81081cc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81081d0:	ee37 7a87 	vadd.f32	s14, s15, s14
 81081d4:	edd7 6a07 	vldr	s13, [r7, #28]
 81081d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81081dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81081e0:	ee17 2a90 	vmov	r2, s15
 81081e4:	687b      	ldr	r3, [r7, #4]
 81081e6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 81081e8:	4b1e      	ldr	r3, [pc, #120]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 81081ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 81081ec:	0c1b      	lsrs	r3, r3, #16
 81081ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 81081f2:	ee07 3a90 	vmov	s15, r3
 81081f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81081fa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 81081fe:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108202:	edd7 6a07 	vldr	s13, [r7, #28]
 8108206:	eec6 7a87 	vdiv.f32	s15, s13, s14
 810820a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810820e:	ee17 2a90 	vmov	r2, s15
 8108212:	687b      	ldr	r3, [r7, #4]
 8108214:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8108216:	4b13      	ldr	r3, [pc, #76]	@ (8108264 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8108218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 810821a:	0e1b      	lsrs	r3, r3, #24
 810821c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8108220:	ee07 3a90 	vmov	s15, r3
 8108224:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8108228:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 810822c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8108230:	edd7 6a07 	vldr	s13, [r7, #28]
 8108234:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8108238:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 810823c:	ee17 2a90 	vmov	r2, s15
 8108240:	687b      	ldr	r3, [r7, #4]
 8108242:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8108244:	e008      	b.n	8108258 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8108246:	687b      	ldr	r3, [r7, #4]
 8108248:	2200      	movs	r2, #0
 810824a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 810824c:	687b      	ldr	r3, [r7, #4]
 810824e:	2200      	movs	r2, #0
 8108250:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8108252:	687b      	ldr	r3, [r7, #4]
 8108254:	2200      	movs	r2, #0
 8108256:	609a      	str	r2, [r3, #8]
}
 8108258:	bf00      	nop
 810825a:	3724      	adds	r7, #36	@ 0x24
 810825c:	46bd      	mov	sp, r7
 810825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108262:	4770      	bx	lr
 8108264:	58024400 	.word	0x58024400
 8108268:	03d09000 	.word	0x03d09000
 810826c:	46000000 	.word	0x46000000
 8108270:	4c742400 	.word	0x4c742400
 8108274:	4a742400 	.word	0x4a742400
 8108278:	4bbebc20 	.word	0x4bbebc20

0810827c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 810827c:	b580      	push	{r7, lr}
 810827e:	b084      	sub	sp, #16
 8108280:	af00      	add	r7, sp, #0
 8108282:	6078      	str	r0, [r7, #4]
 8108284:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8108286:	2300      	movs	r3, #0
 8108288:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810828a:	4b54      	ldr	r3, [pc, #336]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 810828c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 810828e:	f003 0303 	and.w	r3, r3, #3
 8108292:	2b03      	cmp	r3, #3
 8108294:	d101      	bne.n	810829a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8108296:	2301      	movs	r3, #1
 8108298:	e09b      	b.n	81083d2 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810829a:	4b50      	ldr	r3, [pc, #320]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 810829c:	681b      	ldr	r3, [r3, #0]
 810829e:	4a4f      	ldr	r2, [pc, #316]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 81082a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 81082a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81082a6:	f7f8 fd5b 	bl	8100d60 <HAL_GetTick>
 81082aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81082ac:	e008      	b.n	81082c0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81082ae:	f7f8 fd57 	bl	8100d60 <HAL_GetTick>
 81082b2:	4602      	mov	r2, r0
 81082b4:	68bb      	ldr	r3, [r7, #8]
 81082b6:	1ad3      	subs	r3, r2, r3
 81082b8:	2b02      	cmp	r3, #2
 81082ba:	d901      	bls.n	81082c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 81082bc:	2303      	movs	r3, #3
 81082be:	e088      	b.n	81083d2 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 81082c0:	4b46      	ldr	r3, [pc, #280]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 81082c2:	681b      	ldr	r3, [r3, #0]
 81082c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81082c8:	2b00      	cmp	r3, #0
 81082ca:	d1f0      	bne.n	81082ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 81082cc:	4b43      	ldr	r3, [pc, #268]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 81082ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81082d0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 81082d4:	687b      	ldr	r3, [r7, #4]
 81082d6:	681b      	ldr	r3, [r3, #0]
 81082d8:	031b      	lsls	r3, r3, #12
 81082da:	4940      	ldr	r1, [pc, #256]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 81082dc:	4313      	orrs	r3, r2
 81082de:	628b      	str	r3, [r1, #40]	@ 0x28
 81082e0:	687b      	ldr	r3, [r7, #4]
 81082e2:	685b      	ldr	r3, [r3, #4]
 81082e4:	3b01      	subs	r3, #1
 81082e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81082ea:	687b      	ldr	r3, [r7, #4]
 81082ec:	689b      	ldr	r3, [r3, #8]
 81082ee:	3b01      	subs	r3, #1
 81082f0:	025b      	lsls	r3, r3, #9
 81082f2:	b29b      	uxth	r3, r3
 81082f4:	431a      	orrs	r2, r3
 81082f6:	687b      	ldr	r3, [r7, #4]
 81082f8:	68db      	ldr	r3, [r3, #12]
 81082fa:	3b01      	subs	r3, #1
 81082fc:	041b      	lsls	r3, r3, #16
 81082fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8108302:	431a      	orrs	r2, r3
 8108304:	687b      	ldr	r3, [r7, #4]
 8108306:	691b      	ldr	r3, [r3, #16]
 8108308:	3b01      	subs	r3, #1
 810830a:	061b      	lsls	r3, r3, #24
 810830c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8108310:	4932      	ldr	r1, [pc, #200]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 8108312:	4313      	orrs	r3, r2
 8108314:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8108316:	4b31      	ldr	r3, [pc, #196]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 8108318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810831a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 810831e:	687b      	ldr	r3, [r7, #4]
 8108320:	695b      	ldr	r3, [r3, #20]
 8108322:	492e      	ldr	r1, [pc, #184]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 8108324:	4313      	orrs	r3, r2
 8108326:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8108328:	4b2c      	ldr	r3, [pc, #176]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 810832a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810832c:	f023 0220 	bic.w	r2, r3, #32
 8108330:	687b      	ldr	r3, [r7, #4]
 8108332:	699b      	ldr	r3, [r3, #24]
 8108334:	4929      	ldr	r1, [pc, #164]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 8108336:	4313      	orrs	r3, r2
 8108338:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 810833a:	4b28      	ldr	r3, [pc, #160]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 810833c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810833e:	4a27      	ldr	r2, [pc, #156]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 8108340:	f023 0310 	bic.w	r3, r3, #16
 8108344:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8108346:	4b25      	ldr	r3, [pc, #148]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 8108348:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 810834a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 810834e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8108352:	687a      	ldr	r2, [r7, #4]
 8108354:	69d2      	ldr	r2, [r2, #28]
 8108356:	00d2      	lsls	r2, r2, #3
 8108358:	4920      	ldr	r1, [pc, #128]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 810835a:	4313      	orrs	r3, r2
 810835c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 810835e:	4b1f      	ldr	r3, [pc, #124]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 8108360:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108362:	4a1e      	ldr	r2, [pc, #120]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 8108364:	f043 0310 	orr.w	r3, r3, #16
 8108368:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810836a:	683b      	ldr	r3, [r7, #0]
 810836c:	2b00      	cmp	r3, #0
 810836e:	d106      	bne.n	810837e <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8108370:	4b1a      	ldr	r3, [pc, #104]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 8108372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108374:	4a19      	ldr	r2, [pc, #100]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 8108376:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 810837a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 810837c:	e00f      	b.n	810839e <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810837e:	683b      	ldr	r3, [r7, #0]
 8108380:	2b01      	cmp	r3, #1
 8108382:	d106      	bne.n	8108392 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8108384:	4b15      	ldr	r3, [pc, #84]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 8108386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108388:	4a14      	ldr	r2, [pc, #80]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 810838a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 810838e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8108390:	e005      	b.n	810839e <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8108392:	4b12      	ldr	r3, [pc, #72]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 8108394:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108396:	4a11      	ldr	r2, [pc, #68]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 8108398:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 810839c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810839e:	4b0f      	ldr	r3, [pc, #60]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 81083a0:	681b      	ldr	r3, [r3, #0]
 81083a2:	4a0e      	ldr	r2, [pc, #56]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 81083a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 81083a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 81083aa:	f7f8 fcd9 	bl	8100d60 <HAL_GetTick>
 81083ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81083b0:	e008      	b.n	81083c4 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 81083b2:	f7f8 fcd5 	bl	8100d60 <HAL_GetTick>
 81083b6:	4602      	mov	r2, r0
 81083b8:	68bb      	ldr	r3, [r7, #8]
 81083ba:	1ad3      	subs	r3, r2, r3
 81083bc:	2b02      	cmp	r3, #2
 81083be:	d901      	bls.n	81083c4 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 81083c0:	2303      	movs	r3, #3
 81083c2:	e006      	b.n	81083d2 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 81083c4:	4b05      	ldr	r3, [pc, #20]	@ (81083dc <RCCEx_PLL2_Config+0x160>)
 81083c6:	681b      	ldr	r3, [r3, #0]
 81083c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 81083cc:	2b00      	cmp	r3, #0
 81083ce:	d0f0      	beq.n	81083b2 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 81083d0:	7bfb      	ldrb	r3, [r7, #15]
}
 81083d2:	4618      	mov	r0, r3
 81083d4:	3710      	adds	r7, #16
 81083d6:	46bd      	mov	sp, r7
 81083d8:	bd80      	pop	{r7, pc}
 81083da:	bf00      	nop
 81083dc:	58024400 	.word	0x58024400

081083e0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 81083e0:	b580      	push	{r7, lr}
 81083e2:	b084      	sub	sp, #16
 81083e4:	af00      	add	r7, sp, #0
 81083e6:	6078      	str	r0, [r7, #4]
 81083e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 81083ea:	2300      	movs	r3, #0
 81083ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 81083ee:	4b54      	ldr	r3, [pc, #336]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 81083f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 81083f2:	f003 0303 	and.w	r3, r3, #3
 81083f6:	2b03      	cmp	r3, #3
 81083f8:	d101      	bne.n	81083fe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 81083fa:	2301      	movs	r3, #1
 81083fc:	e09b      	b.n	8108536 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 81083fe:	4b50      	ldr	r3, [pc, #320]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 8108400:	681b      	ldr	r3, [r3, #0]
 8108402:	4a4f      	ldr	r2, [pc, #316]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 8108404:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8108408:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810840a:	f7f8 fca9 	bl	8100d60 <HAL_GetTick>
 810840e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8108410:	e008      	b.n	8108424 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8108412:	f7f8 fca5 	bl	8100d60 <HAL_GetTick>
 8108416:	4602      	mov	r2, r0
 8108418:	68bb      	ldr	r3, [r7, #8]
 810841a:	1ad3      	subs	r3, r2, r3
 810841c:	2b02      	cmp	r3, #2
 810841e:	d901      	bls.n	8108424 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8108420:	2303      	movs	r3, #3
 8108422:	e088      	b.n	8108536 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8108424:	4b46      	ldr	r3, [pc, #280]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 8108426:	681b      	ldr	r3, [r3, #0]
 8108428:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 810842c:	2b00      	cmp	r3, #0
 810842e:	d1f0      	bne.n	8108412 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8108430:	4b43      	ldr	r3, [pc, #268]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 8108432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8108434:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8108438:	687b      	ldr	r3, [r7, #4]
 810843a:	681b      	ldr	r3, [r3, #0]
 810843c:	051b      	lsls	r3, r3, #20
 810843e:	4940      	ldr	r1, [pc, #256]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 8108440:	4313      	orrs	r3, r2
 8108442:	628b      	str	r3, [r1, #40]	@ 0x28
 8108444:	687b      	ldr	r3, [r7, #4]
 8108446:	685b      	ldr	r3, [r3, #4]
 8108448:	3b01      	subs	r3, #1
 810844a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810844e:	687b      	ldr	r3, [r7, #4]
 8108450:	689b      	ldr	r3, [r3, #8]
 8108452:	3b01      	subs	r3, #1
 8108454:	025b      	lsls	r3, r3, #9
 8108456:	b29b      	uxth	r3, r3
 8108458:	431a      	orrs	r2, r3
 810845a:	687b      	ldr	r3, [r7, #4]
 810845c:	68db      	ldr	r3, [r3, #12]
 810845e:	3b01      	subs	r3, #1
 8108460:	041b      	lsls	r3, r3, #16
 8108462:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8108466:	431a      	orrs	r2, r3
 8108468:	687b      	ldr	r3, [r7, #4]
 810846a:	691b      	ldr	r3, [r3, #16]
 810846c:	3b01      	subs	r3, #1
 810846e:	061b      	lsls	r3, r3, #24
 8108470:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8108474:	4932      	ldr	r1, [pc, #200]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 8108476:	4313      	orrs	r3, r2
 8108478:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 810847a:	4b31      	ldr	r3, [pc, #196]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 810847c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 810847e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8108482:	687b      	ldr	r3, [r7, #4]
 8108484:	695b      	ldr	r3, [r3, #20]
 8108486:	492e      	ldr	r1, [pc, #184]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 8108488:	4313      	orrs	r3, r2
 810848a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 810848c:	4b2c      	ldr	r3, [pc, #176]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 810848e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8108490:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8108494:	687b      	ldr	r3, [r7, #4]
 8108496:	699b      	ldr	r3, [r3, #24]
 8108498:	4929      	ldr	r1, [pc, #164]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 810849a:	4313      	orrs	r3, r2
 810849c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810849e:	4b28      	ldr	r3, [pc, #160]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 81084a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81084a2:	4a27      	ldr	r2, [pc, #156]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 81084a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 81084a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 81084aa:	4b25      	ldr	r3, [pc, #148]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 81084ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 81084ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 81084b2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 81084b6:	687a      	ldr	r2, [r7, #4]
 81084b8:	69d2      	ldr	r2, [r2, #28]
 81084ba:	00d2      	lsls	r2, r2, #3
 81084bc:	4920      	ldr	r1, [pc, #128]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 81084be:	4313      	orrs	r3, r2
 81084c0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 81084c2:	4b1f      	ldr	r3, [pc, #124]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 81084c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81084c6:	4a1e      	ldr	r2, [pc, #120]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 81084c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 81084cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81084ce:	683b      	ldr	r3, [r7, #0]
 81084d0:	2b00      	cmp	r3, #0
 81084d2:	d106      	bne.n	81084e2 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 81084d4:	4b1a      	ldr	r3, [pc, #104]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 81084d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81084d8:	4a19      	ldr	r2, [pc, #100]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 81084da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 81084de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81084e0:	e00f      	b.n	8108502 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 81084e2:	683b      	ldr	r3, [r7, #0]
 81084e4:	2b01      	cmp	r3, #1
 81084e6:	d106      	bne.n	81084f6 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 81084e8:	4b15      	ldr	r3, [pc, #84]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 81084ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81084ec:	4a14      	ldr	r2, [pc, #80]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 81084ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 81084f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 81084f4:	e005      	b.n	8108502 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 81084f6:	4b12      	ldr	r3, [pc, #72]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 81084f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 81084fa:	4a11      	ldr	r2, [pc, #68]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 81084fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8108500:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8108502:	4b0f      	ldr	r3, [pc, #60]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 8108504:	681b      	ldr	r3, [r3, #0]
 8108506:	4a0e      	ldr	r2, [pc, #56]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 8108508:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 810850c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810850e:	f7f8 fc27 	bl	8100d60 <HAL_GetTick>
 8108512:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8108514:	e008      	b.n	8108528 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8108516:	f7f8 fc23 	bl	8100d60 <HAL_GetTick>
 810851a:	4602      	mov	r2, r0
 810851c:	68bb      	ldr	r3, [r7, #8]
 810851e:	1ad3      	subs	r3, r2, r3
 8108520:	2b02      	cmp	r3, #2
 8108522:	d901      	bls.n	8108528 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 8108524:	2303      	movs	r3, #3
 8108526:	e006      	b.n	8108536 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8108528:	4b05      	ldr	r3, [pc, #20]	@ (8108540 <RCCEx_PLL3_Config+0x160>)
 810852a:	681b      	ldr	r3, [r3, #0]
 810852c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8108530:	2b00      	cmp	r3, #0
 8108532:	d0f0      	beq.n	8108516 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 8108534:	7bfb      	ldrb	r3, [r7, #15]
}
 8108536:	4618      	mov	r0, r3
 8108538:	3710      	adds	r7, #16
 810853a:	46bd      	mov	sp, r7
 810853c:	bd80      	pop	{r7, pc}
 810853e:	bf00      	nop
 8108540:	58024400 	.word	0x58024400

08108544 <memset>:
 8108544:	4402      	add	r2, r0
 8108546:	4603      	mov	r3, r0
 8108548:	4293      	cmp	r3, r2
 810854a:	d100      	bne.n	810854e <memset+0xa>
 810854c:	4770      	bx	lr
 810854e:	f803 1b01 	strb.w	r1, [r3], #1
 8108552:	e7f9      	b.n	8108548 <memset+0x4>

08108554 <__libc_init_array>:
 8108554:	b570      	push	{r4, r5, r6, lr}
 8108556:	4d0d      	ldr	r5, [pc, #52]	@ (810858c <__libc_init_array+0x38>)
 8108558:	4c0d      	ldr	r4, [pc, #52]	@ (8108590 <__libc_init_array+0x3c>)
 810855a:	1b64      	subs	r4, r4, r5
 810855c:	10a4      	asrs	r4, r4, #2
 810855e:	2600      	movs	r6, #0
 8108560:	42a6      	cmp	r6, r4
 8108562:	d109      	bne.n	8108578 <__libc_init_array+0x24>
 8108564:	4d0b      	ldr	r5, [pc, #44]	@ (8108594 <__libc_init_array+0x40>)
 8108566:	4c0c      	ldr	r4, [pc, #48]	@ (8108598 <__libc_init_array+0x44>)
 8108568:	f000 f818 	bl	810859c <_init>
 810856c:	1b64      	subs	r4, r4, r5
 810856e:	10a4      	asrs	r4, r4, #2
 8108570:	2600      	movs	r6, #0
 8108572:	42a6      	cmp	r6, r4
 8108574:	d105      	bne.n	8108582 <__libc_init_array+0x2e>
 8108576:	bd70      	pop	{r4, r5, r6, pc}
 8108578:	f855 3b04 	ldr.w	r3, [r5], #4
 810857c:	4798      	blx	r3
 810857e:	3601      	adds	r6, #1
 8108580:	e7ee      	b.n	8108560 <__libc_init_array+0xc>
 8108582:	f855 3b04 	ldr.w	r3, [r5], #4
 8108586:	4798      	blx	r3
 8108588:	3601      	adds	r6, #1
 810858a:	e7f2      	b.n	8108572 <__libc_init_array+0x1e>
 810858c:	081085cc 	.word	0x081085cc
 8108590:	081085cc 	.word	0x081085cc
 8108594:	081085cc 	.word	0x081085cc
 8108598:	081085d0 	.word	0x081085d0

0810859c <_init>:
 810859c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810859e:	bf00      	nop
 81085a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81085a2:	bc08      	pop	{r3}
 81085a4:	469e      	mov	lr, r3
 81085a6:	4770      	bx	lr

081085a8 <_fini>:
 81085a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81085aa:	bf00      	nop
 81085ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81085ae:	bc08      	pop	{r3}
 81085b0:	469e      	mov	lr, r3
 81085b2:	4770      	bx	lr
