

================================================================
== Vivado HLS Report for 'parta1_2'
================================================================
* Date:           Thu Oct  4 00:44:13 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PartA
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- for_c_row_for_c_col_for_common  |    ?|    ?|         6|          2|          1|     ?|    yes   |
        +----------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	13  / (exitcond_flatten1)
	8  / (!exitcond_flatten1)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	7  / true
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind"   --->   Operation 14 'read' 'nC_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind"   --->   Operation 15 'read' 'nA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cast = zext i32 %nC_read to i64"   --->   Operation 16 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cast3 = zext i32 %nA_read to i64"   --->   Operation 17 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (8.51ns)   --->   "%bound = mul i64 %cast3, %cast"   --->   Operation 18 'mul' 'bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.97>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind"   --->   Operation 19 'read' 'mC_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cast4 = zext i32 %mC_read to i96"   --->   Operation 20 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%cast5 = zext i64 %bound to i96"   --->   Operation 21 'zext' 'cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [5/5] (6.97ns)   --->   "%bound6 = mul i96 %cast5, %cast4"   --->   Operation 22 'mul' 'bound6' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 23 [4/5] (6.97ns)   --->   "%bound6 = mul i96 %cast5, %cast4"   --->   Operation 23 'mul' 'bound6' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 24 [3/5] (6.97ns)   --->   "%bound6 = mul i96 %cast5, %cast4"   --->   Operation 24 'mul' 'bound6' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 25 [2/5] (6.97ns)   --->   "%bound6 = mul i96 %cast5, %cast4"   --->   Operation 25 'mul' 'bound6' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %A) nounwind, !map !7"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %B) nounwind, !map !13"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i32]* %C) nounwind, !map !17"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !21"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !27"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !31"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !35"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !39"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !43"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @parta1_2_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/5] (6.97ns)   --->   "%bound6 = mul i96 %cast5, %cast4"   --->   Operation 36 'mul' 'bound6' <Predicate = true> <Delay = 6.97> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (2.47ns)   --->   "%tmp_5_mid = icmp sgt i32 %nA_read, 0" [PartA/parta1_2.cpp:13]   --->   Operation 37 'icmp' 'tmp_5_mid' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (1.76ns)   --->   "br label %1" [PartA/parta1_2.cpp:8]   --->   Operation 38 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 6.78>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i96 [ 0, %0 ], [ %indvar_flatten_next1, %.reset9 ]"   --->   Operation 39 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%i = phi i31 [ 0, %0 ], [ %tmp_1_mid2_v, %.reset9 ]" [PartA/parta1_2.cpp:15]   --->   Operation 40 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64 [ 0, %0 ], [ %indvar_flatten_next, %.reset9 ]"   --->   Operation 41 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%j = phi i31 [ 0, %0 ], [ %j_mid2, %.reset9 ]" [PartA/parta1_2.cpp:13]   --->   Operation 42 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%k = phi i31 [ 0, %0 ], [ %k_1, %.reset9 ]"   --->   Operation 43 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str25) nounwind" [PartA/parta1_2.cpp:12]   --->   Operation 44 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%k_cast = zext i31 %k to i32" [PartA/parta1_2.cpp:13]   --->   Operation 45 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (2.47ns)   --->   "%tmp_5 = icmp slt i32 %k_cast, %nA_read" [PartA/parta1_2.cpp:13]   --->   Operation 46 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (3.12ns)   --->   "%exitcond_flatten1 = icmp eq i96 %indvar_flatten1, %bound6"   --->   Operation 47 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 3.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (4.43ns)   --->   "%indvar_flatten_next1 = add i96 %indvar_flatten1, 1"   --->   Operation 48 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 4.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %2, label %.reset9"   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (2.52ns)   --->   "%i_1 = add i31 1, %i" [PartA/parta1_2.cpp:8]   --->   Operation 50 'add' 'i_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (2.77ns)   --->   "%exitcond_flatten7 = icmp eq i64 %indvar_flatten, %bound"   --->   Operation 51 'icmp' 'exitcond_flatten7' <Predicate = (!exitcond_flatten1)> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.73ns)   --->   "%j_mid = select i1 %exitcond_flatten7, i31 0, i31 %j" [PartA/parta1_2.cpp:13]   --->   Operation 52 'select' 'j_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node k_mid2)   --->   "%k_mid = select i1 %exitcond_flatten7, i31 0, i31 %k" [PartA/parta1_2.cpp:13]   --->   Operation 53 'select' 'k_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.73ns)   --->   "%tmp_1_mid2_v = select i1 %exitcond_flatten7, i31 %i_1, i31 %i" [PartA/parta1_2.cpp:15]   --->   Operation 54 'select' 'tmp_1_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i31 %tmp_1_mid2_v to i15" [PartA/parta1_2.cpp:15]   --->   Operation 55 'trunc' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.99ns)   --->   "%tmp_5_mid1 = select i1 %exitcond_flatten7, i1 %tmp_5_mid, i1 %tmp_5" [PartA/parta1_2.cpp:13]   --->   Operation 56 'select' 'tmp_5_mid1' <Predicate = (!exitcond_flatten1)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (2.52ns)   --->   "%j_1 = add i31 1, %j_mid" [PartA/parta1_2.cpp:10]   --->   Operation 57 'add' 'j_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.73ns) (out node of the LUT)   --->   "%k_mid2 = select i1 %tmp_5_mid1, i31 %k_mid, i31 0" [PartA/parta1_2.cpp:13]   --->   Operation 58 'select' 'k_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_6 = trunc i31 %j to i15" [PartA/parta1_2.cpp:15]   --->   Operation 59 'trunc' 'tmp_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_10 = select i1 %exitcond_flatten7, i15 0, i15 %tmp_6" [PartA/parta1_2.cpp:15]   --->   Operation 60 'select' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node tmp_12)   --->   "%tmp_11 = trunc i31 %j_1 to i15" [PartA/parta1_2.cpp:15]   --->   Operation 61 'trunc' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.75ns) (out node of the LUT)   --->   "%tmp_12 = select i1 %tmp_5_mid1, i15 %tmp_10, i15 %tmp_11" [PartA/parta1_2.cpp:15]   --->   Operation 62 'select' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.73ns)   --->   "%j_mid2 = select i1 %tmp_5_mid1, i31 %j_mid, i31 %j_1" [PartA/parta1_2.cpp:13]   --->   Operation 63 'select' 'j_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i31 %k_mid2 to i15" [PartA/parta1_2.cpp:15]   --->   Operation 64 'trunc' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (3.52ns)   --->   "%indvar_flatten_op = add i64 1, %indvar_flatten"   --->   Operation 65 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (1.48ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten7, i64 1, i64 %indvar_flatten_op"   --->   Operation 66 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.38>
ST_8 : Operation 67 [1/1] (6.38ns)   --->   "%tmp = mul i15 100, %tmp_3" [PartA/parta1_2.cpp:15]   --->   Operation 67 'mul' 'tmp' <Predicate = (!exitcond_flatten1)> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 68 [1/1] (2.52ns)   --->   "%k_1 = add i31 1, %k_mid2" [PartA/parta1_2.cpp:13]   --->   Operation 68 'add' 'k_1' <Predicate = (!exitcond_flatten1)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.63>
ST_9 : Operation 69 [1/1] (1.94ns)   --->   "%tmp_1 = add i15 %tmp, %tmp_12" [PartA/parta1_2.cpp:15]   --->   Operation 69 'add' 'tmp_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_1_cast = sext i15 %tmp_1 to i64" [PartA/parta1_2.cpp:15]   --->   Operation 70 'sext' 'tmp_1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [10000 x i32]* %C, i64 0, i64 %tmp_1_cast" [PartA/parta1_2.cpp:15]   --->   Operation 71 'getelementptr' 'C_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (1.94ns)   --->   "%tmp_2 = add i15 %tmp, %tmp_13" [PartA/parta1_2.cpp:15]   --->   Operation 72 'add' 'tmp_2' <Predicate = (!exitcond_flatten1)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i15 %tmp_2 to i64" [PartA/parta1_2.cpp:15]   --->   Operation 73 'sext' 'tmp_2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [10000 x i32]* %A, i64 0, i64 %tmp_2_cast" [PartA/parta1_2.cpp:15]   --->   Operation 74 'getelementptr' 'A_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (3.36ns)   --->   "%tmp_4 = mul i15 100, %tmp_13" [PartA/parta1_2.cpp:15]   --->   Operation 75 'mul' 'tmp_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 76 [1/1] (3.02ns)   --->   "%tmp_9 = add i15 %tmp_4, %tmp_12" [PartA/parta1_2.cpp:15]   --->   Operation 76 'add' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9_cast = sext i15 %tmp_9 to i64" [PartA/parta1_2.cpp:15]   --->   Operation 77 'sext' 'tmp_9_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [10000 x i32]* %B, i64 0, i64 %tmp_9_cast" [PartA/parta1_2.cpp:15]   --->   Operation 78 'getelementptr' 'B_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 79 [2/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [PartA/parta1_2.cpp:15]   --->   Operation 79 'load' 'A_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_9 : Operation 80 [2/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [PartA/parta1_2.cpp:15]   --->   Operation 80 'load' 'B_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 81 [1/2] (3.25ns)   --->   "%A_load = load i32* %A_addr, align 4" [PartA/parta1_2.cpp:15]   --->   Operation 81 'load' 'A_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_10 : Operation 82 [1/2] (3.25ns)   --->   "%B_load = load i32* %B_addr, align 4" [PartA/parta1_2.cpp:15]   --->   Operation 82 'load' 'B_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 11 <SV = 10> <Delay = 8.51>
ST_11 : Operation 83 [1/1] (8.51ns)   --->   "%tmp_7 = mul nsw i32 %B_load, %A_load" [PartA/parta1_2.cpp:15]   --->   Operation 83 'mul' 'tmp_7' <Predicate = (!exitcond_flatten1)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [2/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [PartA/parta1_2.cpp:15]   --->   Operation 84 'load' 'C_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>

State 12 <SV = 11> <Delay = 9.06>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @for_c_row_for_c_col_s)"   --->   Operation 85 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str25) nounwind" [PartA/parta1_2.cpp:12]   --->   Operation 86 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str25) nounwind" [PartA/parta1_2.cpp:12]   --->   Operation 87 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @for_c_col_for_common)"   --->   Operation 88 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str25) nounwind" [PartA/parta1_2.cpp:12]   --->   Operation 89 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str36) nounwind" [PartA/parta1_2.cpp:14]   --->   Operation 90 'specloopname' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 91 [1/2] (3.25ns)   --->   "%C_load = load i32* %C_addr, align 4" [PartA/parta1_2.cpp:15]   --->   Operation 91 'load' 'C_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 92 [1/1] (2.55ns)   --->   "%tmp_8 = add nsw i32 %tmp_7, %C_load" [PartA/parta1_2.cpp:15]   --->   Operation 92 'add' 'tmp_8' <Predicate = (!exitcond_flatten1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (3.25ns)   --->   "store i32 %tmp_8, i32* %C_addr, align 4" [PartA/parta1_2.cpp:15]   --->   Operation 93 'store' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "br label %1" [PartA/parta1_2.cpp:13]   --->   Operation 94 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "ret void" [PartA/parta1_2.cpp:19]   --->   Operation 95 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nC_read              (read         ) [ 00000000000000]
nA_read              (read         ) [ 00111111111110]
cast                 (zext         ) [ 00000000000000]
cast3                (zext         ) [ 00000000000000]
bound                (mul          ) [ 00111111111110]
mC_read              (read         ) [ 00000000000000]
cast4                (zext         ) [ 00011110000000]
cast5                (zext         ) [ 00011110000000]
StgValue_26          (specbitsmap  ) [ 00000000000000]
StgValue_27          (specbitsmap  ) [ 00000000000000]
StgValue_28          (specbitsmap  ) [ 00000000000000]
StgValue_29          (specbitsmap  ) [ 00000000000000]
StgValue_30          (specbitsmap  ) [ 00000000000000]
StgValue_31          (specbitsmap  ) [ 00000000000000]
StgValue_32          (specbitsmap  ) [ 00000000000000]
StgValue_33          (specbitsmap  ) [ 00000000000000]
StgValue_34          (specbitsmap  ) [ 00000000000000]
StgValue_35          (spectopmodule) [ 00000000000000]
bound6               (mul          ) [ 00000001111110]
tmp_5_mid            (icmp         ) [ 00000001111110]
StgValue_38          (br           ) [ 00000011111110]
indvar_flatten1      (phi          ) [ 00000001000000]
i                    (phi          ) [ 00000001000000]
indvar_flatten       (phi          ) [ 00000001000000]
j                    (phi          ) [ 00000001000000]
k                    (phi          ) [ 00000001000000]
StgValue_44          (specpipeline ) [ 00000000000000]
k_cast               (zext         ) [ 00000000000000]
tmp_5                (icmp         ) [ 00000000000000]
exitcond_flatten1    (icmp         ) [ 00000001111110]
indvar_flatten_next1 (add          ) [ 00000011111110]
StgValue_49          (br           ) [ 00000000000000]
i_1                  (add          ) [ 00000000000000]
exitcond_flatten7    (icmp         ) [ 00000000000000]
j_mid                (select       ) [ 00000000000000]
k_mid                (select       ) [ 00000000000000]
tmp_1_mid2_v         (select       ) [ 00000011111110]
tmp_3                (trunc        ) [ 00000000100000]
tmp_5_mid1           (select       ) [ 00000000000000]
j_1                  (add          ) [ 00000000000000]
k_mid2               (select       ) [ 00000000100000]
tmp_6                (trunc        ) [ 00000000000000]
tmp_10               (select       ) [ 00000000000000]
tmp_11               (trunc        ) [ 00000000000000]
tmp_12               (select       ) [ 00000001110000]
j_mid2               (select       ) [ 00000011111110]
tmp_13               (trunc        ) [ 00000001110000]
indvar_flatten_op    (add          ) [ 00000000000000]
indvar_flatten_next  (select       ) [ 00000011111110]
tmp                  (mul          ) [ 00000001010000]
k_1                  (add          ) [ 00000011111110]
tmp_1                (add          ) [ 00000000000000]
tmp_1_cast           (sext         ) [ 00000000000000]
C_addr               (getelementptr) [ 00000001101110]
tmp_2                (add          ) [ 00000000000000]
tmp_2_cast           (sext         ) [ 00000000000000]
A_addr               (getelementptr) [ 00000000101000]
tmp_4                (mul          ) [ 00000000000000]
tmp_9                (add          ) [ 00000000000000]
tmp_9_cast           (sext         ) [ 00000000000000]
B_addr               (getelementptr) [ 00000000101000]
A_load               (load         ) [ 00000001000100]
B_load               (load         ) [ 00000001000100]
tmp_7                (mul          ) [ 00000000100010]
StgValue_85          (specloopname ) [ 00000000000000]
StgValue_86          (specpipeline ) [ 00000000000000]
StgValue_87          (specpipeline ) [ 00000000000000]
StgValue_88          (specloopname ) [ 00000000000000]
StgValue_89          (specpipeline ) [ 00000000000000]
StgValue_90          (specloopname ) [ 00000000000000]
C_load               (load         ) [ 00000000000000]
tmp_8                (add          ) [ 00000000000000]
StgValue_93          (store        ) [ 00000000000000]
StgValue_94          (br           ) [ 00000011111110]
StgValue_95          (ret          ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="parta1_2_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="for_c_row_for_c_col_s"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="for_c_col_for_common"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="nC_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="nA_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="mC_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="C_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="15" slack="0"/>
<pin id="80" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/9 "/>
</bind>
</comp>

<comp id="83" class="1004" name="A_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="15" slack="0"/>
<pin id="87" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/9 "/>
</bind>
</comp>

<comp id="90" class="1004" name="B_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="15" slack="0"/>
<pin id="94" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/9 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="14" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/9 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/9 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="14" slack="2"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="C_load/11 StgValue_93/12 "/>
</bind>
</comp>

<comp id="114" class="1005" name="indvar_flatten1_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="96" slack="1"/>
<pin id="116" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten1_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="96" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/7 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="31" slack="1"/>
<pin id="127" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="31" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="136" class="1005" name="indvar_flatten_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="indvar_flatten_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="64" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="147" class="1005" name="j_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="31" slack="1"/>
<pin id="149" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="j_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="31" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="158" class="1005" name="k_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="31" slack="1"/>
<pin id="160" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="k_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="31" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="cast_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="cast3_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="bound_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="cast4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast4/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="cast5_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast5/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound6/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_5_mid_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="5"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5_mid/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="k_cast_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="31" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_5_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="31" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="6"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="exitcond_flatten1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="96" slack="0"/>
<pin id="212" dir="0" index="1" bw="96" slack="1"/>
<pin id="213" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/7 "/>
</bind>
</comp>

<comp id="215" class="1004" name="indvar_flatten_next1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="96" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/7 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="31" slack="0"/>
<pin id="224" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/7 "/>
</bind>
</comp>

<comp id="227" class="1004" name="exitcond_flatten7_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="64" slack="6"/>
<pin id="230" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten7/7 "/>
</bind>
</comp>

<comp id="232" class="1004" name="j_mid_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="31" slack="0"/>
<pin id="236" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="k_mid_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="31" slack="0"/>
<pin id="244" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid/7 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_1_mid2_v_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="31" slack="0"/>
<pin id="251" dir="0" index="2" bw="31" slack="0"/>
<pin id="252" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_1_mid2_v/7 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="31" slack="0"/>
<pin id="258" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_5_mid1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="1"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5_mid1/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="j_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="31" slack="0"/>
<pin id="270" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/7 "/>
</bind>
</comp>

<comp id="273" class="1004" name="k_mid2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="31" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_6_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="31" slack="0"/>
<pin id="283" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_10_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="15" slack="0"/>
<pin id="289" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_11_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="31" slack="0"/>
<pin id="295" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_12_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="15" slack="0"/>
<pin id="300" dir="0" index="2" bw="15" slack="0"/>
<pin id="301" dir="1" index="3" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="305" class="1004" name="j_mid2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="31" slack="0"/>
<pin id="308" dir="0" index="2" bw="31" slack="0"/>
<pin id="309" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_13_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="indvar_flatten_op_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="indvar_flatten_next_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="64" slack="0"/>
<pin id="327" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="k_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="31" slack="1"/>
<pin id="334" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="15" slack="1"/>
<pin id="338" dir="0" index="1" bw="15" slack="2"/>
<pin id="339" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_1_cast_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="15" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast/9 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="15" slack="1"/>
<pin id="347" dir="0" index="1" bw="15" slack="2"/>
<pin id="348" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_2_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="15" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/9 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_9_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="15" slack="0"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_9_cast/9 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_7_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="0" index="1" bw="32" slack="1"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_8_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="368" class="1007" name="tmp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="0"/>
<pin id="370" dir="0" index="1" bw="15" slack="1"/>
<pin id="371" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="373" class="1007" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="15" slack="0"/>
<pin id="375" dir="0" index="1" bw="15" slack="2"/>
<pin id="376" dir="0" index="2" bw="15" slack="2147483647"/>
<pin id="377" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_4/9 tmp_9/9 "/>
</bind>
</comp>

<comp id="380" class="1005" name="nA_read_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="5"/>
<pin id="382" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="nA_read "/>
</bind>
</comp>

<comp id="386" class="1005" name="bound_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="392" class="1005" name="cast4_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="96" slack="1"/>
<pin id="394" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="cast4 "/>
</bind>
</comp>

<comp id="397" class="1005" name="cast5_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="96" slack="1"/>
<pin id="399" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="cast5 "/>
</bind>
</comp>

<comp id="402" class="1005" name="bound6_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="96" slack="1"/>
<pin id="404" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="bound6 "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_5_mid_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_mid "/>
</bind>
</comp>

<comp id="412" class="1005" name="exitcond_flatten1_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="indvar_flatten_next1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="96" slack="0"/>
<pin id="418" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_1_mid2_v_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="31" slack="0"/>
<pin id="423" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="tmp_1_mid2_v "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_3_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="15" slack="1"/>
<pin id="428" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="431" class="1005" name="k_mid2_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="31" slack="1"/>
<pin id="433" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_12_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="15" slack="2"/>
<pin id="438" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="442" class="1005" name="j_mid2_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="31" slack="0"/>
<pin id="444" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_13_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="15" slack="2"/>
<pin id="449" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="453" class="1005" name="indvar_flatten_next_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="0"/>
<pin id="455" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="15" slack="1"/>
<pin id="460" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="464" class="1005" name="k_1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="31" slack="1"/>
<pin id="466" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="469" class="1005" name="C_addr_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="14" slack="2"/>
<pin id="471" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="474" class="1005" name="A_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="14" slack="1"/>
<pin id="476" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="479" class="1005" name="B_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="1"/>
<pin id="481" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="484" class="1005" name="A_load_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="489" class="1005" name="B_load_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_7_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="83" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="90" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="30" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="58" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="64" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="169" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="70" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="183" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="204"><net_src comp="162" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="118" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="118" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="129" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="140" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="151" pin="4"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="227" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="162" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="227" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="221" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="129" pin="4"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="227" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="205" pin="2"/><net_sink comp="260" pin=2"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="232" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="278"><net_src comp="260" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="240" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="151" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="227" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="281" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="267" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="260" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="285" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="293" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="310"><net_src comp="260" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="232" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="267" pin="2"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="273" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="46" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="140" pin="4"/><net_sink comp="317" pin=1"/></net>

<net id="328"><net_src comp="227" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="317" pin="2"/><net_sink comp="323" pin=2"/></net>

<net id="335"><net_src comp="42" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="336" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="352"><net_src comp="345" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="366"><net_src comp="109" pin="3"/><net_sink comp="362" pin=1"/></net>

<net id="367"><net_src comp="362" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="372"><net_src comp="48" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="48" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="373" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="383"><net_src comp="64" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="389"><net_src comp="177" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="395"><net_src comp="183" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="400"><net_src comp="187" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="405"><net_src comp="190" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="410"><net_src comp="196" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="415"><net_src comp="210" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="215" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="424"><net_src comp="248" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="429"><net_src comp="256" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="434"><net_src comp="273" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="439"><net_src comp="297" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="445"><net_src comp="305" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="450"><net_src comp="313" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="452"><net_src comp="447" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="456"><net_src comp="323" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="461"><net_src comp="368" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="467"><net_src comp="331" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="472"><net_src comp="76" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="477"><net_src comp="83" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="482"><net_src comp="90" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="487"><net_src comp="97" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="492"><net_src comp="103" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="497"><net_src comp="358" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="362" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {12 }
 - Input state : 
	Port: parta1_2 : A | {9 10 }
	Port: parta1_2 : B | {9 10 }
	Port: parta1_2 : C | {11 12 }
	Port: parta1_2 : nA | {1 }
	Port: parta1_2 : mC | {2 }
	Port: parta1_2 : nC | {1 }
  - Chain level:
	State 1
		bound : 1
	State 2
		bound6 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		k_cast : 1
		tmp_5 : 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		StgValue_49 : 2
		i_1 : 1
		exitcond_flatten7 : 1
		j_mid : 2
		k_mid : 2
		tmp_1_mid2_v : 2
		tmp_3 : 3
		tmp_5_mid1 : 3
		j_1 : 3
		k_mid2 : 4
		tmp_6 : 1
		tmp_10 : 2
		tmp_11 : 4
		tmp_12 : 5
		j_mid2 : 4
		tmp_13 : 5
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 8
	State 9
		tmp_1_cast : 1
		C_addr : 2
		tmp_2_cast : 1
		A_addr : 2
		tmp_9 : 1
		tmp_9_cast : 2
		B_addr : 3
		A_load : 3
		B_load : 4
	State 10
	State 11
	State 12
		tmp_8 : 1
		StgValue_93 : 2
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |         bound_fu_177        |    3    |    0    |    20   |
|    mul   |          grp_fu_190         |    16   |   441   |   256   |
|          |         tmp_7_fu_358        |    3    |    0    |    20   |
|          |          tmp_fu_368         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | indvar_flatten_next1_fu_215 |    0    |    0    |   103   |
|          |          i_1_fu_221         |    0    |    0    |    38   |
|          |          j_1_fu_267         |    0    |    0    |    38   |
|    add   |   indvar_flatten_op_fu_317  |    0    |    0    |    71   |
|          |          k_1_fu_331         |    0    |    0    |    38   |
|          |         tmp_1_fu_336        |    0    |    0    |    21   |
|          |         tmp_2_fu_345        |    0    |    0    |    21   |
|          |         tmp_8_fu_362        |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |         j_mid_fu_232        |    0    |    0    |    31   |
|          |         k_mid_fu_240        |    0    |    0    |    31   |
|          |     tmp_1_mid2_v_fu_248     |    0    |    0    |    31   |
|          |      tmp_5_mid1_fu_260      |    0    |    0    |    2    |
|  select  |        k_mid2_fu_273        |    0    |    0    |    31   |
|          |        tmp_10_fu_285        |    0    |    0    |    15   |
|          |        tmp_12_fu_297        |    0    |    0    |    15   |
|          |        j_mid2_fu_305        |    0    |    0    |    31   |
|          |  indvar_flatten_next_fu_323 |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_5_mid_fu_196      |    0    |    0    |    18   |
|   icmp   |         tmp_5_fu_205        |    0    |    0    |    18   |
|          |   exitcond_flatten1_fu_210  |    0    |    0    |    50   |
|          |   exitcond_flatten7_fu_227  |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_373         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      nC_read_read_fu_58     |    0    |    0    |    0    |
|   read   |      nA_read_read_fu_64     |    0    |    0    |    0    |
|          |      mC_read_read_fu_70     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         cast_fu_169         |    0    |    0    |    0    |
|          |         cast3_fu_173        |    0    |    0    |    0    |
|   zext   |         cast4_fu_183        |    0    |    0    |    0    |
|          |         cast5_fu_187        |    0    |    0    |    0    |
|          |        k_cast_fu_201        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_3_fu_256        |    0    |    0    |    0    |
|   trunc  |         tmp_6_fu_281        |    0    |    0    |    0    |
|          |        tmp_11_fu_293        |    0    |    0    |    0    |
|          |        tmp_13_fu_313        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      tmp_1_cast_fu_340      |    0    |    0    |    0    |
|   sext   |      tmp_2_cast_fu_349      |    0    |    0    |    0    |
|          |      tmp_9_cast_fu_354      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    24   |   441   |   1031  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       A_addr_reg_474       |   14   |
|       A_load_reg_484       |   32   |
|       B_addr_reg_479       |   14   |
|       B_load_reg_489       |   32   |
|       C_addr_reg_469       |   14   |
|       bound6_reg_402       |   96   |
|        bound_reg_386       |   64   |
|        cast4_reg_392       |   96   |
|        cast5_reg_397       |   96   |
|  exitcond_flatten1_reg_412 |    1   |
|          i_reg_125         |   31   |
|   indvar_flatten1_reg_114  |   96   |
|indvar_flatten_next1_reg_416|   96   |
| indvar_flatten_next_reg_453|   64   |
|   indvar_flatten_reg_136   |   64   |
|       j_mid2_reg_442       |   31   |
|          j_reg_147         |   31   |
|         k_1_reg_464        |   31   |
|       k_mid2_reg_431       |   31   |
|          k_reg_158         |   31   |
|       nA_read_reg_380      |   32   |
|       tmp_12_reg_436       |   15   |
|       tmp_13_reg_447       |   15   |
|    tmp_1_mid2_v_reg_421    |   31   |
|        tmp_3_reg_426       |   15   |
|      tmp_5_mid_reg_407     |    1   |
|        tmp_7_reg_494       |   32   |
|         tmp_reg_458        |   15   |
+----------------------------+--------+
|            Total           |  1121  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_103 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_190    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_190    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_373    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   278  ||  8.845  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |   441  |  1031  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |  1121  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    8   |  1562  |  1076  |
+-----------+--------+--------+--------+--------+
