
GccApplication7.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002758  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000c6  00800060  00002758  0000280c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000006a2  00800126  00800126  000028d2  2**0
                  ALLOC
  3 .eeprom       00000004  00810000  00810000  000028d2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000030  00000000  00000000  000028d6  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00002908  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000140  00000000  00000000  00002948  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00004c66  00000000  00000000  00002a88  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000a37  00000000  00000000  000076ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000277f  00000000  00000000  00008125  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000154  00000000  00000000  0000a8a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000005da  00000000  00000000  0000a9f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00004704  00000000  00000000  0000afd2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000080  00000000  00000000  0000f6d6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 19 02 	jmp	0x432	; 0x432 <__ctors_end>
       4:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
       8:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
       c:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      10:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      14:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      18:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      1c:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      20:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      24:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      28:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      2c:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      30:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      34:	0c 94 e5 03 	jmp	0x7ca	; 0x7ca <__vector_13>
      38:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      3c:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      40:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      44:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      48:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      4c:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      50:	0c 94 36 02 	jmp	0x46c	; 0x46c <__bad_interrupt>
      54:	87 03       	fmuls	r16, r23
      56:	89 03       	fmulsu	r16, r17
      58:	8b 03       	fmulsu	r16, r19
      5a:	8d 03       	fmulsu	r16, r21
      5c:	8f 03       	fmulsu	r16, r23
      5e:	91 03       	fmuls	r17, r17
      60:	93 03       	fmuls	r17, r19
      62:	95 03       	fmuls	r17, r21
      64:	97 03       	fmuls	r17, r23
      66:	99 03       	fmulsu	r17, r17
      68:	b2 03       	fmuls	r19, r18
      6a:	b2 03       	fmuls	r19, r18
      6c:	b2 03       	fmuls	r19, r18
      6e:	b2 03       	fmuls	r19, r18
      70:	b2 03       	fmuls	r19, r18
      72:	b2 03       	fmuls	r19, r18
      74:	b2 03       	fmuls	r19, r18
      76:	9b 03       	fmulsu	r17, r19
      78:	9d 03       	fmulsu	r17, r21
      7a:	9f 03       	fmulsu	r17, r23
      7c:	a1 03       	fmuls	r18, r17
      7e:	a3 03       	fmuls	r18, r19
      80:	a5 03       	fmuls	r18, r21
      82:	b2 03       	fmuls	r19, r18
      84:	b2 03       	fmuls	r19, r18
      86:	b2 03       	fmuls	r19, r18
      88:	b2 03       	fmuls	r19, r18
      8a:	b2 03       	fmuls	r19, r18
      8c:	b2 03       	fmuls	r19, r18
      8e:	b2 03       	fmuls	r19, r18
      90:	b2 03       	fmuls	r19, r18
      92:	b2 03       	fmuls	r19, r18
      94:	b2 03       	fmuls	r19, r18
      96:	b2 03       	fmuls	r19, r18
      98:	b2 03       	fmuls	r19, r18
      9a:	b2 03       	fmuls	r19, r18
      9c:	b2 03       	fmuls	r19, r18
      9e:	b2 03       	fmuls	r19, r18
      a0:	b2 03       	fmuls	r19, r18
      a2:	b2 03       	fmuls	r19, r18
      a4:	b2 03       	fmuls	r19, r18
      a6:	b2 03       	fmuls	r19, r18
      a8:	b2 03       	fmuls	r19, r18
      aa:	b2 03       	fmuls	r19, r18
      ac:	b2 03       	fmuls	r19, r18
      ae:	b2 03       	fmuls	r19, r18
      b0:	b2 03       	fmuls	r19, r18
      b2:	b2 03       	fmuls	r19, r18
      b4:	b2 03       	fmuls	r19, r18
      b6:	a7 03       	fmuls	r18, r23
      b8:	a9 03       	fmulsu	r18, r17
      ba:	ab 03       	fmulsu	r18, r19
      bc:	ad 03       	fmulsu	r18, r21
      be:	af 03       	fmulsu	r18, r23
      c0:	b1 03       	fmuls	r19, r17
      c2:	d0 0b       	sbc	r29, r16
      c4:	ce 0b       	sbc	r28, r30
      c6:	cc 0b       	sbc	r28, r28
      c8:	ca 0b       	sbc	r28, r26
      ca:	c8 0b       	sbc	r28, r24
      cc:	c6 0b       	sbc	r28, r22
      ce:	c4 0b       	sbc	r28, r20
      d0:	ee 0b       	sbc	r30, r30
      d2:	d2 0b       	sbc	r29, r18
      d4:	d4 0b       	sbc	r29, r20
      d6:	ee 0b       	sbc	r30, r30
      d8:	ee 0b       	sbc	r30, r30
      da:	ee 0b       	sbc	r30, r30
      dc:	ee 0b       	sbc	r30, r30
      de:	ee 0b       	sbc	r30, r30
      e0:	ee 0b       	sbc	r30, r30
      e2:	ee 0b       	sbc	r30, r30
      e4:	d6 0b       	sbc	r29, r22
      e6:	d8 0b       	sbc	r29, r24
      e8:	da 0b       	sbc	r29, r26
      ea:	dc 0b       	sbc	r29, r28
      ec:	de 0b       	sbc	r29, r30
      ee:	e0 0b       	sbc	r30, r16
      f0:	ee 0b       	sbc	r30, r30
      f2:	ee 0b       	sbc	r30, r30
      f4:	ee 0b       	sbc	r30, r30
      f6:	ee 0b       	sbc	r30, r30
      f8:	ee 0b       	sbc	r30, r30
      fa:	ee 0b       	sbc	r30, r30
      fc:	ee 0b       	sbc	r30, r30
      fe:	ee 0b       	sbc	r30, r30
     100:	ee 0b       	sbc	r30, r30
     102:	ee 0b       	sbc	r30, r30
     104:	ee 0b       	sbc	r30, r30
     106:	ee 0b       	sbc	r30, r30
     108:	ee 0b       	sbc	r30, r30
     10a:	ee 0b       	sbc	r30, r30
     10c:	ee 0b       	sbc	r30, r30
     10e:	ee 0b       	sbc	r30, r30
     110:	ee 0b       	sbc	r30, r30
     112:	ee 0b       	sbc	r30, r30
     114:	ee 0b       	sbc	r30, r30
     116:	ee 0b       	sbc	r30, r30
     118:	ee 0b       	sbc	r30, r30
     11a:	ee 0b       	sbc	r30, r30
     11c:	ee 0b       	sbc	r30, r30
     11e:	ee 0b       	sbc	r30, r30
     120:	ee 0b       	sbc	r30, r30
     122:	ee 0b       	sbc	r30, r30
     124:	e2 0b       	sbc	r30, r18
     126:	e4 0b       	sbc	r30, r20
     128:	e6 0b       	sbc	r30, r22
     12a:	e8 0b       	sbc	r30, r24
     12c:	ea 0b       	sbc	r30, r26
     12e:	ec 0b       	sbc	r30, r28
     130:	a6 0c       	add	r10, r6
     132:	a9 0c       	add	r10, r9
     134:	ad 0c       	add	r10, r13
     136:	b1 0c       	add	r11, r1
     138:	b5 0c       	add	r11, r5
     13a:	b9 0c       	add	r11, r9
     13c:	bd 0c       	add	r11, r13
     13e:	c1 0c       	add	r12, r1
     140:	c5 0c       	add	r12, r5
     142:	c9 0c       	add	r12, r9
     144:	fc 0c       	add	r15, r12
     146:	fc 0c       	add	r15, r12
     148:	fc 0c       	add	r15, r12
     14a:	fc 0c       	add	r15, r12
     14c:	fc 0c       	add	r15, r12
     14e:	fc 0c       	add	r15, r12
     150:	fc 0c       	add	r15, r12
     152:	cd 0c       	add	r12, r13
     154:	d1 0c       	add	r13, r1
     156:	d5 0c       	add	r13, r5
     158:	d9 0c       	add	r13, r9
     15a:	dd 0c       	add	r13, r13
     15c:	e1 0c       	add	r14, r1
     15e:	fc 0c       	add	r15, r12
     160:	fc 0c       	add	r15, r12
     162:	fc 0c       	add	r15, r12
     164:	fc 0c       	add	r15, r12
     166:	fc 0c       	add	r15, r12
     168:	fc 0c       	add	r15, r12
     16a:	fc 0c       	add	r15, r12
     16c:	fc 0c       	add	r15, r12
     16e:	fc 0c       	add	r15, r12
     170:	fc 0c       	add	r15, r12
     172:	fc 0c       	add	r15, r12
     174:	fc 0c       	add	r15, r12
     176:	fc 0c       	add	r15, r12
     178:	fc 0c       	add	r15, r12
     17a:	fc 0c       	add	r15, r12
     17c:	fc 0c       	add	r15, r12
     17e:	fc 0c       	add	r15, r12
     180:	fc 0c       	add	r15, r12
     182:	fc 0c       	add	r15, r12
     184:	fc 0c       	add	r15, r12
     186:	fc 0c       	add	r15, r12
     188:	fc 0c       	add	r15, r12
     18a:	fc 0c       	add	r15, r12
     18c:	fc 0c       	add	r15, r12
     18e:	fc 0c       	add	r15, r12
     190:	fc 0c       	add	r15, r12
     192:	e5 0c       	add	r14, r5
     194:	e9 0c       	add	r14, r9
     196:	ed 0c       	add	r14, r13
     198:	f1 0c       	add	r15, r1
     19a:	f5 0c       	add	r15, r5
     19c:	f9 0c       	add	r15, r9
     19e:	08 0d       	add	r16, r8
     1a0:	0b 0d       	add	r16, r11
     1a2:	0f 0d       	add	r16, r15
     1a4:	13 0d       	add	r17, r3
     1a6:	17 0d       	add	r17, r7
     1a8:	1b 0d       	add	r17, r11
     1aa:	1f 0d       	add	r17, r15
     1ac:	23 0d       	add	r18, r3
     1ae:	27 0d       	add	r18, r7
     1b0:	2b 0d       	add	r18, r11
     1b2:	5e 0d       	add	r21, r14
     1b4:	5e 0d       	add	r21, r14
     1b6:	5e 0d       	add	r21, r14
     1b8:	5e 0d       	add	r21, r14
     1ba:	5e 0d       	add	r21, r14
     1bc:	5e 0d       	add	r21, r14
     1be:	5e 0d       	add	r21, r14
     1c0:	2f 0d       	add	r18, r15
     1c2:	33 0d       	add	r19, r3
     1c4:	37 0d       	add	r19, r7
     1c6:	3b 0d       	add	r19, r11
     1c8:	3f 0d       	add	r19, r15
     1ca:	43 0d       	add	r20, r3
     1cc:	5e 0d       	add	r21, r14
     1ce:	5e 0d       	add	r21, r14
     1d0:	5e 0d       	add	r21, r14
     1d2:	5e 0d       	add	r21, r14
     1d4:	5e 0d       	add	r21, r14
     1d6:	5e 0d       	add	r21, r14
     1d8:	5e 0d       	add	r21, r14
     1da:	5e 0d       	add	r21, r14
     1dc:	5e 0d       	add	r21, r14
     1de:	5e 0d       	add	r21, r14
     1e0:	5e 0d       	add	r21, r14
     1e2:	5e 0d       	add	r21, r14
     1e4:	5e 0d       	add	r21, r14
     1e6:	5e 0d       	add	r21, r14
     1e8:	5e 0d       	add	r21, r14
     1ea:	5e 0d       	add	r21, r14
     1ec:	5e 0d       	add	r21, r14
     1ee:	5e 0d       	add	r21, r14
     1f0:	5e 0d       	add	r21, r14
     1f2:	5e 0d       	add	r21, r14
     1f4:	5e 0d       	add	r21, r14
     1f6:	5e 0d       	add	r21, r14
     1f8:	5e 0d       	add	r21, r14
     1fa:	5e 0d       	add	r21, r14
     1fc:	5e 0d       	add	r21, r14
     1fe:	5e 0d       	add	r21, r14
     200:	47 0d       	add	r20, r7
     202:	4b 0d       	add	r20, r11
     204:	4f 0d       	add	r20, r15
     206:	53 0d       	add	r21, r3
     208:	57 0d       	add	r21, r7
     20a:	5b 0d       	add	r21, r11
     20c:	1c 10       	cpse	r1, r12
     20e:	1f 10       	cpse	r1, r15
     210:	23 10       	cpse	r2, r3
     212:	27 10       	cpse	r2, r7
     214:	2b 10       	cpse	r2, r11
     216:	2f 10       	cpse	r2, r15
     218:	33 10       	cpse	r3, r3
     21a:	37 10       	cpse	r3, r7
     21c:	3b 10       	cpse	r3, r11
     21e:	3f 10       	cpse	r3, r15
     220:	72 10       	cpse	r7, r2
     222:	72 10       	cpse	r7, r2
     224:	72 10       	cpse	r7, r2
     226:	72 10       	cpse	r7, r2
     228:	72 10       	cpse	r7, r2
     22a:	72 10       	cpse	r7, r2
     22c:	72 10       	cpse	r7, r2
     22e:	43 10       	cpse	r4, r3
     230:	47 10       	cpse	r4, r7
     232:	4b 10       	cpse	r4, r11
     234:	4f 10       	cpse	r4, r15
     236:	53 10       	cpse	r5, r3
     238:	57 10       	cpse	r5, r7
     23a:	72 10       	cpse	r7, r2
     23c:	72 10       	cpse	r7, r2
     23e:	72 10       	cpse	r7, r2
     240:	72 10       	cpse	r7, r2
     242:	72 10       	cpse	r7, r2
     244:	72 10       	cpse	r7, r2
     246:	72 10       	cpse	r7, r2
     248:	72 10       	cpse	r7, r2
     24a:	72 10       	cpse	r7, r2
     24c:	72 10       	cpse	r7, r2
     24e:	72 10       	cpse	r7, r2
     250:	72 10       	cpse	r7, r2
     252:	72 10       	cpse	r7, r2
     254:	72 10       	cpse	r7, r2
     256:	72 10       	cpse	r7, r2
     258:	72 10       	cpse	r7, r2
     25a:	72 10       	cpse	r7, r2
     25c:	72 10       	cpse	r7, r2
     25e:	72 10       	cpse	r7, r2
     260:	72 10       	cpse	r7, r2
     262:	72 10       	cpse	r7, r2
     264:	72 10       	cpse	r7, r2
     266:	72 10       	cpse	r7, r2
     268:	72 10       	cpse	r7, r2
     26a:	72 10       	cpse	r7, r2
     26c:	72 10       	cpse	r7, r2
     26e:	5b 10       	cpse	r5, r11
     270:	5f 10       	cpse	r5, r15
     272:	63 10       	cpse	r6, r3
     274:	67 10       	cpse	r6, r7
     276:	6b 10       	cpse	r6, r11
     278:	6f 10       	cpse	r6, r15
     27a:	7e 10       	cpse	r7, r14
     27c:	81 10       	cpse	r8, r1
     27e:	85 10       	cpse	r8, r5
     280:	89 10       	cpse	r8, r9
     282:	8d 10       	cpse	r8, r13
     284:	91 10       	cpse	r9, r1
     286:	95 10       	cpse	r9, r5
     288:	99 10       	cpse	r9, r9
     28a:	9d 10       	cpse	r9, r13
     28c:	a1 10       	cpse	r10, r1
     28e:	d4 10       	cpse	r13, r4
     290:	d4 10       	cpse	r13, r4
     292:	d4 10       	cpse	r13, r4
     294:	d4 10       	cpse	r13, r4
     296:	d4 10       	cpse	r13, r4
     298:	d4 10       	cpse	r13, r4
     29a:	d4 10       	cpse	r13, r4
     29c:	a5 10       	cpse	r10, r5
     29e:	a9 10       	cpse	r10, r9
     2a0:	ad 10       	cpse	r10, r13
     2a2:	b1 10       	cpse	r11, r1
     2a4:	b5 10       	cpse	r11, r5
     2a6:	b9 10       	cpse	r11, r9
     2a8:	d4 10       	cpse	r13, r4
     2aa:	d4 10       	cpse	r13, r4
     2ac:	d4 10       	cpse	r13, r4
     2ae:	d4 10       	cpse	r13, r4
     2b0:	d4 10       	cpse	r13, r4
     2b2:	d4 10       	cpse	r13, r4
     2b4:	d4 10       	cpse	r13, r4
     2b6:	d4 10       	cpse	r13, r4
     2b8:	d4 10       	cpse	r13, r4
     2ba:	d4 10       	cpse	r13, r4
     2bc:	d4 10       	cpse	r13, r4
     2be:	d4 10       	cpse	r13, r4
     2c0:	d4 10       	cpse	r13, r4
     2c2:	d4 10       	cpse	r13, r4
     2c4:	d4 10       	cpse	r13, r4
     2c6:	d4 10       	cpse	r13, r4
     2c8:	d4 10       	cpse	r13, r4
     2ca:	d4 10       	cpse	r13, r4
     2cc:	d4 10       	cpse	r13, r4
     2ce:	d4 10       	cpse	r13, r4
     2d0:	d4 10       	cpse	r13, r4
     2d2:	d4 10       	cpse	r13, r4
     2d4:	d4 10       	cpse	r13, r4
     2d6:	d4 10       	cpse	r13, r4
     2d8:	d4 10       	cpse	r13, r4
     2da:	d4 10       	cpse	r13, r4
     2dc:	bd 10       	cpse	r11, r13
     2de:	c1 10       	cpse	r12, r1
     2e0:	c5 10       	cpse	r12, r5
     2e2:	c9 10       	cpse	r12, r9
     2e4:	cd 10       	cpse	r12, r13
     2e6:	d1 10       	cpse	r13, r1
     2e8:	28 11       	cpse	r18, r8
     2ea:	2b 11       	cpse	r18, r11
     2ec:	2f 11       	cpse	r18, r15
     2ee:	33 11       	cpse	r19, r3
     2f0:	37 11       	cpse	r19, r7
     2f2:	3b 11       	cpse	r19, r11
     2f4:	3f 11       	cpse	r19, r15
     2f6:	43 11       	cpse	r20, r3
     2f8:	47 11       	cpse	r20, r7
     2fa:	4b 11       	cpse	r20, r11
     2fc:	7e 11       	cpse	r23, r14
     2fe:	7e 11       	cpse	r23, r14
     300:	7e 11       	cpse	r23, r14
     302:	7e 11       	cpse	r23, r14
     304:	7e 11       	cpse	r23, r14
     306:	7e 11       	cpse	r23, r14
     308:	7e 11       	cpse	r23, r14
     30a:	4f 11       	cpse	r20, r15
     30c:	53 11       	cpse	r21, r3
     30e:	57 11       	cpse	r21, r7
     310:	5b 11       	cpse	r21, r11
     312:	5f 11       	cpse	r21, r15
     314:	63 11       	cpse	r22, r3
     316:	7e 11       	cpse	r23, r14
     318:	7e 11       	cpse	r23, r14
     31a:	7e 11       	cpse	r23, r14
     31c:	7e 11       	cpse	r23, r14
     31e:	7e 11       	cpse	r23, r14
     320:	7e 11       	cpse	r23, r14
     322:	7e 11       	cpse	r23, r14
     324:	7e 11       	cpse	r23, r14
     326:	7e 11       	cpse	r23, r14
     328:	7e 11       	cpse	r23, r14
     32a:	7e 11       	cpse	r23, r14
     32c:	7e 11       	cpse	r23, r14
     32e:	7e 11       	cpse	r23, r14
     330:	7e 11       	cpse	r23, r14
     332:	7e 11       	cpse	r23, r14
     334:	7e 11       	cpse	r23, r14
     336:	7e 11       	cpse	r23, r14
     338:	7e 11       	cpse	r23, r14
     33a:	7e 11       	cpse	r23, r14
     33c:	7e 11       	cpse	r23, r14
     33e:	7e 11       	cpse	r23, r14
     340:	7e 11       	cpse	r23, r14
     342:	7e 11       	cpse	r23, r14
     344:	7e 11       	cpse	r23, r14
     346:	7e 11       	cpse	r23, r14
     348:	7e 11       	cpse	r23, r14
     34a:	67 11       	cpse	r22, r7
     34c:	6b 11       	cpse	r22, r11
     34e:	6f 11       	cpse	r22, r15
     350:	73 11       	cpse	r23, r3
     352:	77 11       	cpse	r23, r7
     354:	7b 11       	cpse	r23, r11
     356:	8a 11       	cpse	r24, r10
     358:	8d 11       	cpse	r24, r13
     35a:	91 11       	cpse	r25, r1
     35c:	95 11       	cpse	r25, r5
     35e:	99 11       	cpse	r25, r9
     360:	9d 11       	cpse	r25, r13
     362:	a1 11       	cpse	r26, r1
     364:	a5 11       	cpse	r26, r5
     366:	a9 11       	cpse	r26, r9
     368:	ad 11       	cpse	r26, r13
     36a:	e0 11       	cpse	r30, r0
     36c:	e0 11       	cpse	r30, r0
     36e:	e0 11       	cpse	r30, r0
     370:	e0 11       	cpse	r30, r0
     372:	e0 11       	cpse	r30, r0
     374:	e0 11       	cpse	r30, r0
     376:	e0 11       	cpse	r30, r0
     378:	b1 11       	cpse	r27, r1
     37a:	b5 11       	cpse	r27, r5
     37c:	b9 11       	cpse	r27, r9
     37e:	bd 11       	cpse	r27, r13
     380:	c1 11       	cpse	r28, r1
     382:	c5 11       	cpse	r28, r5
     384:	e0 11       	cpse	r30, r0
     386:	e0 11       	cpse	r30, r0
     388:	e0 11       	cpse	r30, r0
     38a:	e0 11       	cpse	r30, r0
     38c:	e0 11       	cpse	r30, r0
     38e:	e0 11       	cpse	r30, r0
     390:	e0 11       	cpse	r30, r0
     392:	e0 11       	cpse	r30, r0
     394:	e0 11       	cpse	r30, r0
     396:	e0 11       	cpse	r30, r0
     398:	e0 11       	cpse	r30, r0
     39a:	e0 11       	cpse	r30, r0
     39c:	e0 11       	cpse	r30, r0
     39e:	e0 11       	cpse	r30, r0
     3a0:	e0 11       	cpse	r30, r0
     3a2:	e0 11       	cpse	r30, r0
     3a4:	e0 11       	cpse	r30, r0
     3a6:	e0 11       	cpse	r30, r0
     3a8:	e0 11       	cpse	r30, r0
     3aa:	e0 11       	cpse	r30, r0
     3ac:	e0 11       	cpse	r30, r0
     3ae:	e0 11       	cpse	r30, r0
     3b0:	e0 11       	cpse	r30, r0
     3b2:	e0 11       	cpse	r30, r0
     3b4:	e0 11       	cpse	r30, r0
     3b6:	e0 11       	cpse	r30, r0
     3b8:	c9 11       	cpse	r28, r9
     3ba:	cd 11       	cpse	r28, r13
     3bc:	d1 11       	cpse	r29, r1
     3be:	d5 11       	cpse	r29, r5
     3c0:	d9 11       	cpse	r29, r9
     3c2:	dd 11       	cpse	r29, r13
     3c4:	ec 11       	cpse	r30, r12
     3c6:	ef 11       	cpse	r30, r15
     3c8:	f3 11       	cpse	r31, r3
     3ca:	f7 11       	cpse	r31, r7
     3cc:	fb 11       	cpse	r31, r11
     3ce:	ff 11       	cpse	r31, r15
     3d0:	03 12       	cpse	r0, r19
     3d2:	07 12       	cpse	r0, r23
     3d4:	0b 12       	cpse	r0, r27
     3d6:	0f 12       	cpse	r0, r31
     3d8:	42 12       	cpse	r4, r18
     3da:	42 12       	cpse	r4, r18
     3dc:	42 12       	cpse	r4, r18
     3de:	42 12       	cpse	r4, r18
     3e0:	42 12       	cpse	r4, r18
     3e2:	42 12       	cpse	r4, r18
     3e4:	42 12       	cpse	r4, r18
     3e6:	13 12       	cpse	r1, r19
     3e8:	17 12       	cpse	r1, r23
     3ea:	1b 12       	cpse	r1, r27
     3ec:	1f 12       	cpse	r1, r31
     3ee:	23 12       	cpse	r2, r19
     3f0:	27 12       	cpse	r2, r23
     3f2:	42 12       	cpse	r4, r18
     3f4:	42 12       	cpse	r4, r18
     3f6:	42 12       	cpse	r4, r18
     3f8:	42 12       	cpse	r4, r18
     3fa:	42 12       	cpse	r4, r18
     3fc:	42 12       	cpse	r4, r18
     3fe:	42 12       	cpse	r4, r18
     400:	42 12       	cpse	r4, r18
     402:	42 12       	cpse	r4, r18
     404:	42 12       	cpse	r4, r18
     406:	42 12       	cpse	r4, r18
     408:	42 12       	cpse	r4, r18
     40a:	42 12       	cpse	r4, r18
     40c:	42 12       	cpse	r4, r18
     40e:	42 12       	cpse	r4, r18
     410:	42 12       	cpse	r4, r18
     412:	42 12       	cpse	r4, r18
     414:	42 12       	cpse	r4, r18
     416:	42 12       	cpse	r4, r18
     418:	42 12       	cpse	r4, r18
     41a:	42 12       	cpse	r4, r18
     41c:	42 12       	cpse	r4, r18
     41e:	42 12       	cpse	r4, r18
     420:	42 12       	cpse	r4, r18
     422:	42 12       	cpse	r4, r18
     424:	42 12       	cpse	r4, r18
     426:	2b 12       	cpse	r2, r27
     428:	2f 12       	cpse	r2, r31
     42a:	33 12       	cpse	r3, r19
     42c:	37 12       	cpse	r3, r23
     42e:	3b 12       	cpse	r3, r27
     430:	3f 12       	cpse	r3, r31

00000432 <__ctors_end>:
     432:	11 24       	eor	r1, r1
     434:	1f be       	out	0x3f, r1	; 63
     436:	cf e5       	ldi	r28, 0x5F	; 95
     438:	d8 e0       	ldi	r29, 0x08	; 8
     43a:	de bf       	out	0x3e, r29	; 62
     43c:	cd bf       	out	0x3d, r28	; 61

0000043e <__do_copy_data>:
     43e:	11 e0       	ldi	r17, 0x01	; 1
     440:	a0 e6       	ldi	r26, 0x60	; 96
     442:	b0 e0       	ldi	r27, 0x00	; 0
     444:	e8 e5       	ldi	r30, 0x58	; 88
     446:	f7 e2       	ldi	r31, 0x27	; 39
     448:	02 c0       	rjmp	.+4      	; 0x44e <__do_copy_data+0x10>
     44a:	05 90       	lpm	r0, Z+
     44c:	0d 92       	st	X+, r0
     44e:	a6 32       	cpi	r26, 0x26	; 38
     450:	b1 07       	cpc	r27, r17
     452:	d9 f7       	brne	.-10     	; 0x44a <__do_copy_data+0xc>

00000454 <__do_clear_bss>:
     454:	27 e0       	ldi	r18, 0x07	; 7
     456:	a6 e2       	ldi	r26, 0x26	; 38
     458:	b1 e0       	ldi	r27, 0x01	; 1
     45a:	01 c0       	rjmp	.+2      	; 0x45e <.do_clear_bss_start>

0000045c <.do_clear_bss_loop>:
     45c:	1d 92       	st	X+, r1

0000045e <.do_clear_bss_start>:
     45e:	a8 3c       	cpi	r26, 0xC8	; 200
     460:	b2 07       	cpc	r27, r18
     462:	e1 f7       	brne	.-8      	; 0x45c <.do_clear_bss_loop>
     464:	0e 94 bf 05 	call	0xb7e	; 0xb7e <main>
     468:	0c 94 aa 13 	jmp	0x2754	; 0x2754 <_exit>

0000046c <__bad_interrupt>:
     46c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000470 <twi_init>:
{
   /* Инициализация тактов TWI: частота тактов 100 кГц,
   TWPS = 0 => прескалер = 1 */
#if defined(TWPS0)
   /* Есть прескалер (ATmega128 и более новые микроконтроллеры) */
   TWSR = 0;
     470:	11 b8       	out	0x01, r1	; 1
#endif

#if F_CPU < 3600000UL
   TWBR = 0x0c;   /* Самое малое значение TWBR, см. примечание 5 */
     472:	8c e0       	ldi	r24, 0x0C	; 12
     474:	80 b9       	out	0x00, r24	; 0
     476:	08 95       	ret

00000478 <twi_read_bytes>:




int twi_read_bytes(u8 addr, int len, u8 *buf)
{
     478:	db 01       	movw	r26, r22
restart:
   if (n++ >= MAX_ITER)
      return -1;
begin:

   TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN); /* передача start condition */
     47a:	34 ea       	ldi	r19, 0xA4	; 164
     47c:	23 2f       	mov	r18, r19
      return -1;  /* Ошибка: не в состоянии start condition */
                   /* NB: не нужно отправлять stop condition */
    }

   /* Отправка SLA+W */
   TWDR = sla | TW_WRITE;
     47e:	e0 e2       	ldi	r30, 0x20	; 32

   TWCR = _BV(TWINT) | _BV(TWEN); /* очистка прерывания для запуска передачи */
     480:	74 e8       	ldi	r23, 0x84	; 132
      goto error;
   }
   

   /* Отправка SLA+R */
   TWDR = sla | TW_READ;
     482:	61 e2       	ldi	r22, 0x21	; 33
restart:
   if (n++ >= MAX_ITER)
      return -1;
begin:

   TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN); /* передача start condition */
     484:	26 bf       	out	0x36, r18	; 54
   while ((TWCR & _BV(TWINT)) == 0); /* ожидание передачи */
     486:	06 b6       	in	r0, 0x36	; 54
     488:	07 fe       	sbrs	r0, 7
     48a:	fd cf       	rjmp	.-6      	; 0x486 <twi_read_bytes+0xe>
   switch ((twst = TW_STATUS))
     48c:	91 b1       	in	r25, 0x01	; 1
     48e:	98 7f       	andi	r25, 0xF8	; 248
     490:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <twst>
     494:	90 31       	cpi	r25, 0x10	; 16
     496:	29 f0       	breq	.+10     	; 0x4a2 <twi_read_bytes+0x2a>
     498:	98 33       	cpi	r25, 0x38	; 56
     49a:	a1 f3       	breq	.-24     	; 0x484 <twi_read_bytes+0xc>
     49c:	98 30       	cpi	r25, 0x08	; 8
     49e:	09 f0       	breq	.+2      	; 0x4a2 <twi_read_bytes+0x2a>
     4a0:	88 c0       	rjmp	.+272    	; 0x5b2 <twi_read_bytes+0x13a>
      return -1;  /* Ошибка: не в состоянии start condition */
                   /* NB: не нужно отправлять stop condition */
    }

   /* Отправка SLA+W */
   TWDR = sla | TW_WRITE;
     4a2:	e3 b9       	out	0x03, r30	; 3

   TWCR = _BV(TWINT) | _BV(TWEN); /* очистка прерывания для запуска передачи */
     4a4:	76 bf       	out	0x36, r23	; 54
   while ((TWCR & _BV(TWINT)) == 0); /* ожидание передачи */
     4a6:	06 b6       	in	r0, 0x36	; 54
     4a8:	07 fe       	sbrs	r0, 7
     4aa:	fd cf       	rjmp	.-6      	; 0x4a6 <twi_read_bytes+0x2e>
   switch ((twst = TW_STATUS))
     4ac:	91 b1       	in	r25, 0x01	; 1
     4ae:	98 7f       	andi	r25, 0xF8	; 248
     4b0:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <twst>
     4b4:	90 32       	cpi	r25, 0x20	; 32
     4b6:	31 f3       	breq	.-52     	; 0x484 <twi_read_bytes+0xc>
     4b8:	98 33       	cpi	r25, 0x38	; 56
     4ba:	21 f3       	breq	.-56     	; 0x484 <twi_read_bytes+0xc>
     4bc:	98 31       	cpi	r25, 0x18	; 24
     4be:	09 f0       	breq	.+2      	; 0x4c2 <twi_read_bytes+0x4a>
     4c0:	64 c0       	rjmp	.+200    	; 0x58a <twi_read_bytes+0x112>

   default:
      goto error;       /* нужно отправить stop condition */
    }

   TWDR = addr;  /* младшие 8 бит адреса */
     4c2:	83 b9       	out	0x03, r24	; 3
   TWCR = _BV(TWINT) | _BV(TWEN); /* очистка прерывания для запуска передачи */
     4c4:	76 bf       	out	0x36, r23	; 54
   while ((TWCR & _BV(TWINT)) == 0) ; /* ожидание передачи */
     4c6:	06 b6       	in	r0, 0x36	; 54
     4c8:	07 fe       	sbrs	r0, 7
     4ca:	fd cf       	rjmp	.-6      	; 0x4c6 <twi_read_bytes+0x4e>
   switch ((twst = TW_STATUS))
     4cc:	91 b1       	in	r25, 0x01	; 1
     4ce:	98 7f       	andi	r25, 0xF8	; 248
     4d0:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <twst>
     4d4:	90 33       	cpi	r25, 0x30	; 48
     4d6:	09 f4       	brne	.+2      	; 0x4da <twi_read_bytes+0x62>
     4d8:	5b c0       	rjmp	.+182    	; 0x590 <twi_read_bytes+0x118>
     4da:	98 33       	cpi	r25, 0x38	; 56
     4dc:	99 f2       	breq	.-90     	; 0x484 <twi_read_bytes+0xc>
     4de:	98 32       	cpi	r25, 0x28	; 40
     4e0:	19 f0       	breq	.+6      	; 0x4e8 <twi_read_bytes+0x70>
   TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* отправка stop condition */

   return rv;

error:
   rv = -1;
     4e2:	8f ef       	ldi	r24, 0xFF	; 255
     4e4:	9f ef       	ldi	r25, 0xFF	; 255
     4e6:	62 c0       	rjmp	.+196    	; 0x5ac <twi_read_bytes+0x134>
    }

   /*
    * Следующий цикл (или циклы): master receiver mode
    */
   TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN); /* send (rep.) start condition */
     4e8:	36 bf       	out	0x36, r19	; 54
   while ((TWCR & _BV(TWINT)) == 0) ; /* ожидание передачи */
     4ea:	06 b6       	in	r0, 0x36	; 54
     4ec:	07 fe       	sbrs	r0, 7
     4ee:	fd cf       	rjmp	.-6      	; 0x4ea <twi_read_bytes+0x72>
   switch ((twst = TW_STATUS))
     4f0:	91 b1       	in	r25, 0x01	; 1
     4f2:	98 7f       	andi	r25, 0xF8	; 248
     4f4:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <twst>
     4f8:	90 31       	cpi	r25, 0x10	; 16
     4fa:	29 f0       	breq	.+10     	; 0x506 <twi_read_bytes+0x8e>
     4fc:	98 33       	cpi	r25, 0x38	; 56
     4fe:	11 f2       	breq	.-124    	; 0x484 <twi_read_bytes+0xc>
     500:	98 30       	cpi	r25, 0x08	; 8
     502:	09 f0       	breq	.+2      	; 0x506 <twi_read_bytes+0x8e>
     504:	48 c0       	rjmp	.+144    	; 0x596 <twi_read_bytes+0x11e>
      goto error;
   }
   

   /* Отправка SLA+R */
   TWDR = sla | TW_READ;
     506:	63 b9       	out	0x03, r22	; 3
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     508:	91 e2       	ldi	r25, 0x21	; 33
     50a:	9a 95       	dec	r25
     50c:	f1 f7       	brne	.-4      	; 0x50a <twi_read_bytes+0x92>
     50e:	00 00       	nop
       _delay_us(100);
   TWCR = _BV(TWINT) | _BV(TWEN); /* очистка прерывания для запуска передачи */
     510:	76 bf       	out	0x36, r23	; 54
 
   while ((TWCR & _BV(TWINT)) == 0); /* ожидание передачи */
     512:	06 b6       	in	r0, 0x36	; 54
     514:	07 fe       	sbrs	r0, 7
     516:	fd cf       	rjmp	.-6      	; 0x512 <twi_read_bytes+0x9a>
  
   switch ((twst = TW_STATUS))
     518:	91 b1       	in	r25, 0x01	; 1
     51a:	98 7f       	andi	r25, 0xF8	; 248
     51c:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <twst>
     520:	90 34       	cpi	r25, 0x40	; 64
     522:	41 f0       	breq	.+16     	; 0x534 <twi_read_bytes+0xbc>
     524:	98 34       	cpi	r25, 0x48	; 72
     526:	d1 f1       	breq	.+116    	; 0x59c <twi_read_bytes+0x124>
     528:	98 33       	cpi	r25, 0x38	; 56
     52a:	09 f4       	brne	.+2      	; 0x52e <twi_read_bytes+0xb6>
     52c:	ab cf       	rjmp	.-170    	; 0x484 <twi_read_bytes+0xc>
   TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* отправка stop condition */

   return rv;

error:
   rv = -1;
     52e:	8f ef       	ldi	r24, 0xFF	; 255
     530:	9f ef       	ldi	r25, 0xFF	; 255
     532:	3c c0       	rjmp	.+120    	; 0x5ac <twi_read_bytes+0x134>
     534:	81 e2       	ldi	r24, 0x21	; 33
     536:	8a 95       	dec	r24
     538:	f1 f7       	brne	.-4      	; 0x536 <twi_read_bytes+0xbe>
     53a:	00 00       	nop
      goto error;
   }
   
   _delay_us(100);

   for (twcr = _BV(TWINT) | _BV(TWEN) | _BV(TWEA) /* Примечание 13 */;
     53c:	1a 16       	cp	r1, r26
     53e:	1b 06       	cpc	r1, r27
     540:	84 f5       	brge	.+96     	; 0x5a2 <twi_read_bytes+0x12a>
     542:	64 2f       	mov	r22, r20
     544:	75 2f       	mov	r23, r21
     546:	80 e0       	ldi	r24, 0x00	; 0
     548:	90 e0       	ldi	r25, 0x00	; 0
     54a:	34 ec       	ldi	r19, 0xC4	; 196
        len > 0;
        len--)
   {
      if (len == 1)
         twcr = _BV(TWINT) | _BV(TWEN); /* на этот раз отправка NACK */
     54c:	44 e8       	ldi	r20, 0x84	; 132
     54e:	fb 01       	movw	r30, r22

   for (twcr = _BV(TWINT) | _BV(TWEN) | _BV(TWEA) /* Примечание 13 */;
        len > 0;
        len--)
   {
      if (len == 1)
     550:	a1 30       	cpi	r26, 0x01	; 1
     552:	b1 05       	cpc	r27, r1
     554:	09 f4       	brne	.+2      	; 0x558 <twi_read_bytes+0xe0>
         twcr = _BV(TWINT) | _BV(TWEN); /* на этот раз отправка NACK */
     556:	34 2f       	mov	r19, r20
      TWCR = twcr;   /* очистка прерывания для запуска передачи */
     558:	36 bf       	out	0x36, r19	; 54
      while ((TWCR & _BV(TWINT)) == 0) ; /* ожидание передачи */
     55a:	06 b6       	in	r0, 0x36	; 54
     55c:	07 fe       	sbrs	r0, 7
     55e:	fd cf       	rjmp	.-6      	; 0x55a <twi_read_bytes+0xe2>
      switch ((twst = TW_STATUS))
     560:	21 b1       	in	r18, 0x01	; 1
     562:	28 7f       	andi	r18, 0xF8	; 248
     564:	20 93 3a 01 	sts	0x013A, r18	; 0x80013a <twst>
     568:	20 35       	cpi	r18, 0x50	; 80
     56a:	19 f0       	breq	.+6      	; 0x572 <twi_read_bytes+0xfa>
     56c:	28 35       	cpi	r18, 0x58	; 88
     56e:	21 f1       	breq	.+72     	; 0x5b8 <twi_read_bytes+0x140>
     570:	1b c0       	rjmp	.+54     	; 0x5a8 <twi_read_bytes+0x130>
      {
      case TW_MR_DATA_NACK:
         len = 0;    /* принудительное завершение цикла */
         /* ИДЕМ ДАЛЬШЕ */
      case TW_MR_DATA_ACK:
         *buf++ = TWDR;
     572:	23 b1       	in	r18, 0x03	; 3
     574:	20 83       	st	Z, r18
     576:	6f 5f       	subi	r22, 0xFF	; 255
     578:	7f 4f       	sbci	r23, 0xFF	; 255
         rv++;
     57a:	01 96       	adiw	r24, 0x01	; 1
         if(twst == TW_MR_DATA_NACK) goto quit;
     57c:	20 91 3a 01 	lds	r18, 0x013A	; 0x80013a <twst>
     580:	28 35       	cpi	r18, 0x58	; 88
     582:	a1 f0       	breq	.+40     	; 0x5ac <twi_read_bytes+0x134>
   
   _delay_us(100);

   for (twcr = _BV(TWINT) | _BV(TWEN) | _BV(TWEA) /* Примечание 13 */;
        len > 0;
        len--)
     584:	11 97       	sbiw	r26, 0x01	; 1
      goto error;
   }
   
   _delay_us(100);

   for (twcr = _BV(TWINT) | _BV(TWEN) | _BV(TWEA) /* Примечание 13 */;
     586:	19 f7       	brne	.-58     	; 0x54e <twi_read_bytes+0xd6>
     588:	11 c0       	rjmp	.+34     	; 0x5ac <twi_read_bytes+0x134>
   TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* отправка stop condition */

   return rv;

error:
   rv = -1;
     58a:	8f ef       	ldi	r24, 0xFF	; 255
     58c:	9f ef       	ldi	r25, 0xFF	; 255
     58e:	0e c0       	rjmp	.+28     	; 0x5ac <twi_read_bytes+0x134>


int twi_read_bytes(u8 addr, int len, u8 *buf)
{
   uint8_t sla, twcr, n = 0;
   int rv = 0;
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	0b c0       	rjmp	.+22     	; 0x5ac <twi_read_bytes+0x134>
   TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* отправка stop condition */

   return rv;

error:
   rv = -1;
     596:	8f ef       	ldi	r24, 0xFF	; 255
     598:	9f ef       	ldi	r25, 0xFF	; 255
     59a:	08 c0       	rjmp	.+16     	; 0x5ac <twi_read_bytes+0x134>


int twi_read_bytes(u8 addr, int len, u8 *buf)
{
   uint8_t sla, twcr, n = 0;
   int rv = 0;
     59c:	80 e0       	ldi	r24, 0x00	; 0
     59e:	90 e0       	ldi	r25, 0x00	; 0
     5a0:	05 c0       	rjmp	.+10     	; 0x5ac <twi_read_bytes+0x134>
     5a2:	80 e0       	ldi	r24, 0x00	; 0
     5a4:	90 e0       	ldi	r25, 0x00	; 0
     5a6:	02 c0       	rjmp	.+4      	; 0x5ac <twi_read_bytes+0x134>
   TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* отправка stop condition */

   return rv;

error:
   rv = -1;
     5a8:	8f ef       	ldi	r24, 0xFF	; 255
     5aa:	9f ef       	ldi	r25, 0xFF	; 255
         goto error;
      }
   }
quit:
   /* Примечание 14 */
   TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* отправка stop condition */
     5ac:	24 e9       	ldi	r18, 0x94	; 148
     5ae:	26 bf       	out	0x36, r18	; 54

   return rv;
     5b0:	08 95       	ret

   case TW_MT_ARB_LOST: /* Примечание 9 */
      goto begin;

   default:
      return -1;  /* Ошибка: не в состоянии start condition */
     5b2:	8f ef       	ldi	r24, 0xFF	; 255
     5b4:	9f ef       	ldi	r25, 0xFF	; 255
     5b6:	08 95       	ret
      {
      case TW_MR_DATA_NACK:
         len = 0;    /* принудительное завершение цикла */
         /* ИДЕМ ДАЛЬШЕ */
      case TW_MR_DATA_ACK:
         *buf++ = TWDR;
     5b8:	23 b1       	in	r18, 0x03	; 3
     5ba:	20 83       	st	Z, r18
         rv++;
     5bc:	01 96       	adiw	r24, 0x01	; 1
     5be:	f6 cf       	rjmp	.-20     	; 0x5ac <twi_read_bytes+0x134>

000005c0 <twi_write_bytes>:




int twi_write_bytes(u8 slaa, u8 addr, int len, u8 *buf)
{
     5c0:	fa 01       	movw	r30, r20
   uint8_t sla, n = 0;
   int rv = 0;

  // sla = TWI_SLA_SI570 << 1;
//sla=0xa0;
sla=slaa<<1;
     5c2:	88 0f       	add	r24, r24
restart:
   if (n++ >= MAX_ITER)
      return -1;
begin:

   TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN); /* Передача start */
     5c4:	54 ea       	ldi	r21, 0xA4	; 164
                  /* NB: не нужно посылать stop condition */
   }

   /* отправка SLA+W */
   TWDR = sla | TW_WRITE;
   TWCR = _BV(TWINT) | _BV(TWEN); /* очистка прерывания для запуска передачи */
     5c6:	44 e8       	ldi	r20, 0x84	; 132
restart:
   if (n++ >= MAX_ITER)
      return -1;
begin:

   TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN); /* Передача start */
     5c8:	56 bf       	out	0x36, r21	; 54
   while ((TWCR & _BV(TWINT)) == 0); /* ожидание передачи */
     5ca:	06 b6       	in	r0, 0x36	; 54
     5cc:	07 fe       	sbrs	r0, 7
     5ce:	fd cf       	rjmp	.-6      	; 0x5ca <twi_write_bytes+0xa>
   switch ((twst = TW_STATUS))
     5d0:	91 b1       	in	r25, 0x01	; 1
     5d2:	98 7f       	andi	r25, 0xF8	; 248
     5d4:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <twst>
     5d8:	90 31       	cpi	r25, 0x10	; 16
     5da:	29 f0       	breq	.+10     	; 0x5e6 <twi_write_bytes+0x26>
     5dc:	98 33       	cpi	r25, 0x38	; 56
     5de:	a1 f3       	breq	.-24     	; 0x5c8 <twi_write_bytes+0x8>
     5e0:	98 30       	cpi	r25, 0x08	; 8
     5e2:	09 f0       	breq	.+2      	; 0x5e6 <twi_write_bytes+0x26>
     5e4:	4b c0       	rjmp	.+150    	; 0x67c <twi_write_bytes+0xbc>
      return -1;  /* ошибка: не в состоянии start condition */
                  /* NB: не нужно посылать stop condition */
   }

   /* отправка SLA+W */
   TWDR = sla | TW_WRITE;
     5e6:	83 b9       	out	0x03, r24	; 3
   TWCR = _BV(TWINT) | _BV(TWEN); /* очистка прерывания для запуска передачи */
     5e8:	46 bf       	out	0x36, r20	; 54
   while ((TWCR & _BV(TWINT)) == 0) ; /* ожидание передачи */
     5ea:	06 b6       	in	r0, 0x36	; 54
     5ec:	07 fe       	sbrs	r0, 7
     5ee:	fd cf       	rjmp	.-6      	; 0x5ea <twi_write_bytes+0x2a>
   switch ((twst = TW_STATUS))
     5f0:	91 b1       	in	r25, 0x01	; 1
     5f2:	98 7f       	andi	r25, 0xF8	; 248
     5f4:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <twst>
     5f8:	90 32       	cpi	r25, 0x20	; 32
     5fa:	31 f3       	breq	.-52     	; 0x5c8 <twi_write_bytes+0x8>
     5fc:	98 33       	cpi	r25, 0x38	; 56
     5fe:	21 f3       	breq	.-56     	; 0x5c8 <twi_write_bytes+0x8>
     600:	98 31       	cpi	r25, 0x18	; 24
     602:	61 f5       	brne	.+88     	; 0x65c <twi_write_bytes+0x9c>

   default:
      goto error;    /* нужно отправить stop condition */
   }

   TWDR = addr; /* младшие 8 бит адреса */
     604:	63 b9       	out	0x03, r22	; 3
   TWCR = _BV(TWINT) | _BV(TWEN); /* очистка прерывания для запуска передачи */
     606:	46 bf       	out	0x36, r20	; 54
   while ((TWCR & _BV(TWINT)) == 0); /* ожидание передачи */
     608:	06 b6       	in	r0, 0x36	; 54
     60a:	07 fe       	sbrs	r0, 7
     60c:	fd cf       	rjmp	.-6      	; 0x608 <twi_write_bytes+0x48>
   switch ((twst = TW_STATUS))
     60e:	91 b1       	in	r25, 0x01	; 1
     610:	98 7f       	andi	r25, 0xF8	; 248
     612:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <twst>
     616:	90 33       	cpi	r25, 0x30	; 48
     618:	21 f1       	breq	.+72     	; 0x662 <twi_write_bytes+0xa2>
     61a:	98 33       	cpi	r25, 0x38	; 56
     61c:	a9 f2       	breq	.-86     	; 0x5c8 <twi_write_bytes+0x8>
     61e:	98 32       	cpi	r25, 0x28	; 40
     620:	19 f0       	breq	.+6      	; 0x628 <twi_write_bytes+0x68>
   TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* отправка stop condition */

   return rv;

error:
   rv = -1;
     622:	ef ef       	ldi	r30, 0xFF	; 255
     624:	ff ef       	ldi	r31, 0xFF	; 255
     626:	25 c0       	rjmp	.+74     	; 0x672 <twi_write_bytes+0xb2>

   default:
      goto error; /* нужно отправить stop condition */
   }

   for (; len > 0; len--)
     628:	1e 16       	cp	r1, r30
     62a:	1f 06       	cpc	r1, r31
     62c:	ec f4       	brge	.+58     	; 0x668 <twi_write_bytes+0xa8>
     62e:	a2 2f       	mov	r26, r18
     630:	b3 2f       	mov	r27, r19
     632:	20 e0       	ldi	r18, 0x00	; 0
     634:	30 e0       	ldi	r19, 0x00	; 0
   {
      TWDR = *buf++;
      TWCR = _BV(TWINT) | _BV(TWEN); /* запуск передачи */
     636:	94 e8       	ldi	r25, 0x84	; 132
      goto error; /* нужно отправить stop condition */
   }

   for (; len > 0; len--)
   {
      TWDR = *buf++;
     638:	8d 91       	ld	r24, X+
     63a:	83 b9       	out	0x03, r24	; 3
      TWCR = _BV(TWINT) | _BV(TWEN); /* запуск передачи */
     63c:	96 bf       	out	0x36, r25	; 54
      while ((TWCR & _BV(TWINT)) == 0) ; /* ожидание передачи */
     63e:	06 b6       	in	r0, 0x36	; 54
     640:	07 fe       	sbrs	r0, 7
     642:	fd cf       	rjmp	.-6      	; 0x63e <twi_write_bytes+0x7e>
      switch ((twst = TW_STATUS))
     644:	81 b1       	in	r24, 0x01	; 1
     646:	88 7f       	andi	r24, 0xF8	; 248
     648:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <twst>
     64c:	88 32       	cpi	r24, 0x28	; 40
     64e:	79 f4       	brne	.+30     	; 0x66e <twi_write_bytes+0xae>
      {
      case TW_MT_DATA_NACK:
         goto error;    /* устройство защищено от записи - Примечание 16 */

      case TW_MT_DATA_ACK:
         rv++;
     650:	2f 5f       	subi	r18, 0xFF	; 255
     652:	3f 4f       	sbci	r19, 0xFF	; 255

   default:
      goto error; /* нужно отправить stop condition */
   }

   for (; len > 0; len--)
     654:	e2 17       	cp	r30, r18
     656:	f3 07       	cpc	r31, r19
     658:	79 f7       	brne	.-34     	; 0x638 <twi_write_bytes+0x78>
     65a:	0b c0       	rjmp	.+22     	; 0x672 <twi_write_bytes+0xb2>
   TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* отправка stop condition */

   return rv;

error:
   rv = -1;
     65c:	ef ef       	ldi	r30, 0xFF	; 255
     65e:	ff ef       	ldi	r31, 0xFF	; 255
     660:	08 c0       	rjmp	.+16     	; 0x672 <twi_write_bytes+0xb2>


int twi_write_bytes(u8 slaa, u8 addr, int len, u8 *buf)
{
   uint8_t sla, n = 0;
   int rv = 0;
     662:	e0 e0       	ldi	r30, 0x00	; 0
     664:	f0 e0       	ldi	r31, 0x00	; 0
     666:	05 c0       	rjmp	.+10     	; 0x672 <twi_write_bytes+0xb2>

   default:
      goto error; /* нужно отправить stop condition */
   }

   for (; len > 0; len--)
     668:	e0 e0       	ldi	r30, 0x00	; 0
     66a:	f0 e0       	ldi	r31, 0x00	; 0
     66c:	02 c0       	rjmp	.+4      	; 0x672 <twi_write_bytes+0xb2>
   TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* отправка stop condition */

   return rv;

error:
   rv = -1;
     66e:	ef ef       	ldi	r30, 0xFF	; 255
     670:	ff ef       	ldi	r31, 0xFF	; 255
      default:
         goto error;
      }
   }
quit:
   TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* отправка stop condition */
     672:	84 e9       	ldi	r24, 0x94	; 148
     674:	86 bf       	out	0x36, r24	; 54

   return rv;
     676:	8e 2f       	mov	r24, r30
     678:	9f 2f       	mov	r25, r31
     67a:	08 95       	ret

   case TW_MT_ARB_LOST:
      goto begin;

   default:
      return -1;  /* ошибка: не в состоянии start condition */
     67c:	8f ef       	ldi	r24, 0xFF	; 255
     67e:	9f ef       	ldi	r25, 0xFF	; 255
   return rv;

error:
   rv = -1;
   goto quit;
}
     680:	08 95       	ret

00000682 <twi_write_one_byte>:
	uint8_t sla, n = 0;
	int rv = 0;

	// sla = TWI_SLA_SI570 << 1;
	//sla=0xa0;
	sla=slaa<<1;
     682:	88 0f       	add	r24, r24
	restart:
	if (n++ >= MAX_ITER)
	return -1;
	begin:

	TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN); /* Передача start */
     684:	24 ea       	ldi	r18, 0xA4	; 164
		/* NB: не нужно посылать stop condition */
	}

	/* отправка SLA+W */
	TWDR = sla | TW_WRITE;
	TWCR = _BV(TWINT) | _BV(TWEN); /* очистка прерывания для запуска передачи */
     686:	34 e8       	ldi	r19, 0x84	; 132
	restart:
	if (n++ >= MAX_ITER)
	return -1;
	begin:

	TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN); /* Передача start */
     688:	26 bf       	out	0x36, r18	; 54
	while ((TWCR & _BV(TWINT)) == 0); /* ожидание передачи */
     68a:	06 b6       	in	r0, 0x36	; 54
     68c:	07 fe       	sbrs	r0, 7
     68e:	fd cf       	rjmp	.-6      	; 0x68a <twi_write_one_byte+0x8>
	switch ((twst = TW_STATUS))
     690:	91 b1       	in	r25, 0x01	; 1
     692:	98 7f       	andi	r25, 0xF8	; 248
     694:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <twst>
     698:	90 31       	cpi	r25, 0x10	; 16
     69a:	21 f0       	breq	.+8      	; 0x6a4 <twi_write_one_byte+0x22>
     69c:	98 33       	cpi	r25, 0x38	; 56
     69e:	a1 f3       	breq	.-24     	; 0x688 <twi_write_one_byte+0x6>
     6a0:	98 30       	cpi	r25, 0x08	; 8
     6a2:	41 f5       	brne	.+80     	; 0x6f4 <twi_write_one_byte+0x72>
		return -1;  /* ошибка: не в состоянии start condition */
		/* NB: не нужно посылать stop condition */
	}

	/* отправка SLA+W */
	TWDR = sla | TW_WRITE;
     6a4:	83 b9       	out	0x03, r24	; 3
	TWCR = _BV(TWINT) | _BV(TWEN); /* очистка прерывания для запуска передачи */
     6a6:	36 bf       	out	0x36, r19	; 54
	while ((TWCR & _BV(TWINT)) == 0) ; /* ожидание передачи */
     6a8:	06 b6       	in	r0, 0x36	; 54
     6aa:	07 fe       	sbrs	r0, 7
     6ac:	fd cf       	rjmp	.-6      	; 0x6a8 <twi_write_one_byte+0x26>
	switch ((twst = TW_STATUS))
     6ae:	91 b1       	in	r25, 0x01	; 1
     6b0:	98 7f       	andi	r25, 0xF8	; 248
     6b2:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <twst>
     6b6:	90 32       	cpi	r25, 0x20	; 32
     6b8:	39 f3       	breq	.-50     	; 0x688 <twi_write_one_byte+0x6>
     6ba:	98 33       	cpi	r25, 0x38	; 56
     6bc:	29 f3       	breq	.-54     	; 0x688 <twi_write_one_byte+0x6>
     6be:	98 31       	cpi	r25, 0x18	; 24
     6c0:	89 f4       	brne	.+34     	; 0x6e4 <twi_write_one_byte+0x62>
	}

	
	
	{
		TWDR = *buf++;
     6c2:	fb 01       	movw	r30, r22
     6c4:	80 81       	ld	r24, Z
     6c6:	83 b9       	out	0x03, r24	; 3
		TWCR = _BV(TWINT) | _BV(TWEN); /* запуск передачи */
     6c8:	84 e8       	ldi	r24, 0x84	; 132
     6ca:	86 bf       	out	0x36, r24	; 54
		while ((TWCR & _BV(TWINT)) == 0) ; /* ожидание передачи */
     6cc:	06 b6       	in	r0, 0x36	; 54
     6ce:	07 fe       	sbrs	r0, 7
     6d0:	fd cf       	rjmp	.-6      	; 0x6cc <twi_write_one_byte+0x4a>
		switch ((twst = TW_STATUS))
     6d2:	81 b1       	in	r24, 0x01	; 1
     6d4:	88 7f       	andi	r24, 0xF8	; 248
     6d6:	80 93 3a 01 	sts	0x013A, r24	; 0x80013a <twst>
     6da:	88 32       	cpi	r24, 0x28	; 40
     6dc:	31 f0       	breq	.+12     	; 0x6ea <twi_write_one_byte+0x68>
	TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* отправка stop condition */

	return rv;

	error:
	rv = -1;
     6de:	8f ef       	ldi	r24, 0xFF	; 255
     6e0:	9f ef       	ldi	r25, 0xFF	; 255
     6e2:	05 c0       	rjmp	.+10     	; 0x6ee <twi_write_one_byte+0x6c>
     6e4:	8f ef       	ldi	r24, 0xFF	; 255
     6e6:	9f ef       	ldi	r25, 0xFF	; 255
     6e8:	02 c0       	rjmp	.+4      	; 0x6ee <twi_write_one_byte+0x6c>
		{
			case TW_MT_DATA_NACK:
			goto error;    /* устройство защищено от записи - Примечание 16 */

			case TW_MT_DATA_ACK:
			rv++;
     6ea:	81 e0       	ldi	r24, 0x01	; 1
     6ec:	90 e0       	ldi	r25, 0x00	; 0
			default:
			goto error;
		}
	}
	quit:
	TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* отправка stop condition */
     6ee:	24 e9       	ldi	r18, 0x94	; 148
     6f0:	26 bf       	out	0x36, r18	; 54

	return rv;
     6f2:	08 95       	ret

		case TW_MT_ARB_LOST:
		goto begin;

		default:
		return -1;  /* ошибка: не в состоянии start condition */
     6f4:	8f ef       	ldi	r24, 0xFF	; 255
     6f6:	9f ef       	ldi	r25, 0xFF	; 255
	return rv;

	error:
	rv = -1;
	goto quit;
}
     6f8:	08 95       	ret

000006fa <Converter>:
	   
	 
	u8 Converter(u8 az )
	{
		u8 bz;
		switch(az)
     6fa:	90 e0       	ldi	r25, 0x00	; 0
     6fc:	fc 01       	movw	r30, r24
     6fe:	f0 97       	sbiw	r30, 0x30	; 48
     700:	e7 33       	cpi	r30, 0x37	; 55
     702:	f1 05       	cpc	r31, r1
     704:	78 f5       	brcc	.+94     	; 0x764 <Converter+0x6a>
     706:	e6 5d       	subi	r30, 0xD6	; 214
     708:	ff 4f       	sbci	r31, 0xFF	; 255
     70a:	0c 94 65 13 	jmp	0x26ca	; 0x26ca <__tablejump2__>
		{
			case'0': bz=0; break;
     70e:	20 e0       	ldi	r18, 0x00	; 0
     710:	29 c0       	rjmp	.+82     	; 0x764 <Converter+0x6a>
			case'1': bz=1; break;
     712:	21 e0       	ldi	r18, 0x01	; 1
     714:	27 c0       	rjmp	.+78     	; 0x764 <Converter+0x6a>
			case'2': bz=2; break;
     716:	22 e0       	ldi	r18, 0x02	; 2
     718:	25 c0       	rjmp	.+74     	; 0x764 <Converter+0x6a>
			case'3': bz=3; break;
     71a:	23 e0       	ldi	r18, 0x03	; 3
     71c:	23 c0       	rjmp	.+70     	; 0x764 <Converter+0x6a>
			case'4': bz=4; break;
     71e:	24 e0       	ldi	r18, 0x04	; 4
     720:	21 c0       	rjmp	.+66     	; 0x764 <Converter+0x6a>
			case'5': bz=5; break;
     722:	25 e0       	ldi	r18, 0x05	; 5
     724:	1f c0       	rjmp	.+62     	; 0x764 <Converter+0x6a>
			case'6': bz=6; break;
     726:	26 e0       	ldi	r18, 0x06	; 6
     728:	1d c0       	rjmp	.+58     	; 0x764 <Converter+0x6a>
			case'7': bz=7; break;
     72a:	27 e0       	ldi	r18, 0x07	; 7
     72c:	1b c0       	rjmp	.+54     	; 0x764 <Converter+0x6a>
			case'8': bz=8; break;
     72e:	28 e0       	ldi	r18, 0x08	; 8
     730:	19 c0       	rjmp	.+50     	; 0x764 <Converter+0x6a>
			case'9': bz=9; break;
     732:	29 e0       	ldi	r18, 0x09	; 9
     734:	17 c0       	rjmp	.+46     	; 0x764 <Converter+0x6a>
			case('A'): bz=0xa; break;
     736:	2a e0       	ldi	r18, 0x0A	; 10
     738:	15 c0       	rjmp	.+42     	; 0x764 <Converter+0x6a>
			case('B'): bz=0xb; break;
     73a:	2b e0       	ldi	r18, 0x0B	; 11
     73c:	13 c0       	rjmp	.+38     	; 0x764 <Converter+0x6a>
			case('C'): bz=0xc; break;
     73e:	2c e0       	ldi	r18, 0x0C	; 12
     740:	11 c0       	rjmp	.+34     	; 0x764 <Converter+0x6a>
			case('D'): bz=0xd; break;
     742:	2d e0       	ldi	r18, 0x0D	; 13
     744:	0f c0       	rjmp	.+30     	; 0x764 <Converter+0x6a>
			case('E'): bz=0xe; break;
     746:	2e e0       	ldi	r18, 0x0E	; 14
     748:	0d c0       	rjmp	.+26     	; 0x764 <Converter+0x6a>
			case('F'): bz=0xf; break;
     74a:	2f e0       	ldi	r18, 0x0F	; 15
     74c:	0b c0       	rjmp	.+22     	; 0x764 <Converter+0x6a>
			case('a'): bz=0xa; break;
     74e:	2a e0       	ldi	r18, 0x0A	; 10
     750:	09 c0       	rjmp	.+18     	; 0x764 <Converter+0x6a>
			case('b'): bz=0xb; break;
     752:	2b e0       	ldi	r18, 0x0B	; 11
     754:	07 c0       	rjmp	.+14     	; 0x764 <Converter+0x6a>
			case('c'): bz=0xc; break;
     756:	2c e0       	ldi	r18, 0x0C	; 12
     758:	05 c0       	rjmp	.+10     	; 0x764 <Converter+0x6a>
			case('d'): bz=0xd; break;
     75a:	2d e0       	ldi	r18, 0x0D	; 13
     75c:	03 c0       	rjmp	.+6      	; 0x764 <Converter+0x6a>
			case('e'): bz=0xe; break;
     75e:	2e e0       	ldi	r18, 0x0E	; 14
     760:	01 c0       	rjmp	.+2      	; 0x764 <Converter+0x6a>
			case('f'): bz=0xf; break;
     762:	2f e0       	ldi	r18, 0x0F	; 15
		};		
		return bz;
	}
     764:	82 2f       	mov	r24, r18
     766:	08 95       	ret

00000768 <SetTim>:



	void SetTim(uint16_t abba)
	{
		wdt_reset();
     768:	a8 95       	wdr
		for(int i=0; i<16; i++)
     76a:	40 e0       	ldi	r20, 0x00	; 0
     76c:	50 e0       	ldi	r21, 0x00	; 0
		{
			uint16_t b=((abba<<i)&(0x8000));
     76e:	9c 01       	movw	r18, r24
     770:	04 2e       	mov	r0, r20
     772:	02 c0       	rjmp	.+4      	; 0x778 <SetTim+0x10>
     774:	22 0f       	add	r18, r18
     776:	33 1f       	adc	r19, r19
     778:	0a 94       	dec	r0
     77a:	e2 f7       	brpl	.-8      	; 0x774 <SetTim+0xc>
     77c:	22 27       	eor	r18, r18
     77e:	30 78       	andi	r19, 0x80	; 128
			if(b==0x8000)
     780:	21 15       	cp	r18, r1
     782:	60 e8       	ldi	r22, 0x80	; 128
     784:	36 07       	cpc	r19, r22
     786:	11 f4       	brne	.+4      	; 0x78c <SetTim+0x24>
			{
			 PORTA|=(1<<PORTA1);
     788:	d9 9a       	sbi	0x1b, 1	; 27
     78a:	03 c0       	rjmp	.+6      	; 0x792 <SetTim+0x2a>
			}
			else if(b==0)
     78c:	23 2b       	or	r18, r19
     78e:	09 f4       	brne	.+2      	; 0x792 <SetTim+0x2a>
			{
			 PORTA&=~(1<<PORTA1);
     790:	d9 98       	cbi	0x1b, 1	; 27
     792:	2a e1       	ldi	r18, 0x1A	; 26
     794:	2a 95       	dec	r18
     796:	f1 f7       	brne	.-4      	; 0x794 <SetTim+0x2c>
     798:	00 c0       	rjmp	.+0      	; 0x79a <SetTim+0x32>
			}
			_delay_us(5);
			PORTA |= (1<<PORTA0);
     79a:	d8 9a       	sbi	0x1b, 0	; 27
			PORTA &= ~(1<<PORTA0);			
     79c:	d8 98       	cbi	0x1b, 0	; 27


	void SetTim(uint16_t abba)
	{
		wdt_reset();
		for(int i=0; i<16; i++)
     79e:	4f 5f       	subi	r20, 0xFF	; 255
     7a0:	5f 4f       	sbci	r21, 0xFF	; 255
     7a2:	40 31       	cpi	r20, 0x10	; 16
     7a4:	51 05       	cpc	r21, r1
     7a6:	19 f7       	brne	.-58     	; 0x76e <SetTim+0x6>
     7a8:	6a e1       	ldi	r22, 0x1A	; 26
     7aa:	6a 95       	dec	r22
     7ac:	f1 f7       	brne	.-4      	; 0x7aa <SetTim+0x42>
     7ae:	00 c0       	rjmp	.+0      	; 0x7b0 <SetTim+0x48>
			_delay_us(5);
			PORTA |= (1<<PORTA0);
			PORTA &= ~(1<<PORTA0);			
		}
		_delay_us(5);
		PORTA |= (1<<PORTA2);//для перезаписи в параллельный регистр
     7b0:	da 9a       	sbi	0x1b, 2	; 27
		PORTA &= ~(1<<PORTA2);
     7b2:	da 98       	cbi	0x1b, 2	; 27
     7b4:	08 95       	ret

000007b6 <SerilalIni>:
 void SerilalIni(uint32_t Bps){

 //uint32_t UBRR_Const;
 uint8_t HiSpeed=0;
 //UBRR_Const=(F_CPU/(Bps<<2));
 UCSRB  = 0x00;
     7b6:	1a b8       	out	0x0a, r1	; 10
 // UBRRH  = UBRR_Const>>8;                    // Speed setup H
 UBRRH=0;
     7b8:	10 bc       	out	0x20, r1	; 32
 // UBRRL  = UBRR_Const&0xFF;                  // Speed setup L
 //UBRRL = 0x67;	//9600
 UBRRL = 0x08;	//115200	
     7ba:	88 e0       	ldi	r24, 0x08	; 8
     7bc:	89 b9       	out	0x09, r24	; 9
 UCSRA  = (HiSpeed<<U2X);                   // UCSRA setup
     7be:	1b b8       	out	0x0b, r1	; 11
 UCSRB = (1<<RXCIE)|(1<<RXEN)|(1<<TXEN);   // UCSRB setup (Tx and Rx enable) interrupt RX enable
     7c0:	88 e9       	ldi	r24, 0x98	; 152
     7c2:	8a b9       	out	0x0a, r24	; 10
// UCSRB = (1<<RXEN)|(1<<TXEN);
 UCSRC  = (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0);
     7c4:	86 e8       	ldi	r24, 0x86	; 134
     7c6:	80 bd       	out	0x20, r24	; 32
     7c8:	08 95       	ret

000007ca <__vector_13>:
 }
 
 
 
 ISR(USART_RXC_vect)
 {
     7ca:	1f 92       	push	r1
     7cc:	0f 92       	push	r0
     7ce:	0f b6       	in	r0, 0x3f	; 63
     7d0:	0f 92       	push	r0
     7d2:	11 24       	eor	r1, r1
     7d4:	2f 93       	push	r18
     7d6:	8f 93       	push	r24
     7d8:	9f 93       	push	r25
     7da:	ef 93       	push	r30
     7dc:	ff 93       	push	r31
	 wdt_reset();
     7de:	a8 95       	wdr
	 u8 tmp;
	 // my_flag = 1;
	 tmp=byte_count;
     7e0:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <byte_count>
	 abba[tmp]=UDR;
     7e4:	90 e0       	ldi	r25, 0x00	; 0
     7e6:	2c b1       	in	r18, 0x0c	; 12
     7e8:	fc 01       	movw	r30, r24
     7ea:	e0 5c       	subi	r30, 0xC0	; 192
     7ec:	fe 4f       	sbci	r31, 0xFE	; 254
     7ee:	20 83       	st	Z, r18
	 if(abba[0]=='[')
     7f0:	20 91 40 01 	lds	r18, 0x0140	; 0x800140 <abba>
     7f4:	2b 35       	cpi	r18, 0x5B	; 91
     7f6:	a9 f4       	brne	.+42     	; 0x822 <__vector_13+0x58>
	 {
		 byte_count++;
     7f8:	20 91 34 01 	lds	r18, 0x0134	; 0x800134 <byte_count>
     7fc:	2f 5f       	subi	r18, 0xFF	; 255
     7fe:	20 93 34 01 	sts	0x0134, r18	; 0x800134 <byte_count>
		 if(abba[tmp]==']')
     802:	fc 01       	movw	r30, r24
     804:	e0 5c       	subi	r30, 0xC0	; 192
     806:	fe 4f       	sbci	r31, 0xFE	; 254
     808:	80 81       	ld	r24, Z
     80a:	8d 35       	cpi	r24, 0x5D	; 93
     80c:	61 f4       	brne	.+24     	; 0x826 <__vector_13+0x5c>
		 {
			 my_flag = 1;
     80e:	81 e0       	ldi	r24, 0x01	; 1
     810:	80 93 c7 07 	sts	0x07C7, r24	; 0x8007c7 <my_flag>
			 num_byte=byte_count;
     814:	80 91 34 01 	lds	r24, 0x0134	; 0x800134 <byte_count>
     818:	80 93 32 01 	sts	0x0132, r24	; 0x800132 <num_byte>
			 byte_count=0;
     81c:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <byte_count>
     820:	02 c0       	rjmp	.+4      	; 0x826 <__vector_13+0x5c>
		 }
	 }
	 else
	 {
		 byte_count=0;
     822:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <byte_count>
	 }
 }
     826:	ff 91       	pop	r31
     828:	ef 91       	pop	r30
     82a:	9f 91       	pop	r25
     82c:	8f 91       	pop	r24
     82e:	2f 91       	pop	r18
     830:	0f 90       	pop	r0
     832:	0f be       	out	0x3f, r0	; 63
     834:	0f 90       	pop	r0
     836:	1f 90       	pop	r1
     838:	18 95       	reti

0000083a <Init_Main>:
 void Init_Main(void)
 {
	 //////////////Ustanovka PORT A
	 
	 //PORTA - Ustanavlivaet zaderjku
	 DDRA = 0xFF;
     83a:	8f ef       	ldi	r24, 0xFF	; 255
     83c:	8a bb       	out	0x1a, r24	; 26
	 PORTA |= (1<<PORTA3); //<=High PA3
     83e:	db 9a       	sbi	0x1b, 3	; 27
	 DDRD = (1<<PORTD3);
     840:	98 e0       	ldi	r25, 0x08	; 8
     842:	91 bb       	out	0x11, r25	; 17
	 //PORTA = 0x01;// esli PORTA==0, to sistema rabotat' ne budet
	 PORTD &= ~(1<<PORTD3); // STOP TOTAL
     844:	93 98       	cbi	0x12, 3	; 18
	 //PORTB3 - bit koefficienta peredachi ADC
	 //PORTB4 - RESET PLIC
	 //PORTB5 - sinhronizacia (in or out)
	 //PORTB6 - TEST MODE or WORK MODE of CU
	 //PORTB7 - TEST MODE or WORK MODE of BD
	 DDRB = 0xFF;
     846:	87 bb       	out	0x17, r24	; 23
	 PORTB |= (1<<PORTB0)|(1<<PORTB1)|(1<<PORTB4)|(1<<PORTB5); // USTANOVKA
     848:	98 b3       	in	r25, 0x18	; 24
     84a:	93 63       	ori	r25, 0x33	; 51
     84c:	98 bb       	out	0x18, r25	; 24
	 //PORTB &= ~(1<<PORTB0);
	 PORTB &= ~(1<<PORTB2);
     84e:	c2 98       	cbi	0x18, 2	; 24
	 PORTB &= ~(1<<PORTB3);
     850:	c3 98       	cbi	0x18, 3	; 24
	 PORTB &= ~(1<<PORTB6);
     852:	c6 98       	cbi	0x18, 6	; 24
	 PORTB &= ~(1<<PORTB7);
     854:	c7 98       	cbi	0x18, 7	; 24
     856:	ef e8       	ldi	r30, 0x8F	; 143
     858:	f1 e0       	ldi	r31, 0x01	; 1
     85a:	31 97       	sbiw	r30, 0x01	; 1
     85c:	f1 f7       	brne	.-4      	; 0x85a <Init_Main+0x20>
     85e:	00 c0       	rjmp	.+0      	; 0x860 <__stack+0x1>
     860:	00 00       	nop
	 _delay_us(100);
	 ////////////////////////////////////////////////////
	 
	 /////////////////////// Impuls RESET PLIC
	 PORTB &= ~(1<<PORTB4);
     862:	c4 98       	cbi	0x18, 4	; 24
     864:	f5 e3       	ldi	r31, 0x35	; 53
     866:	fa 95       	dec	r31
     868:	f1 f7       	brne	.-4      	; 0x866 <__stack+0x7>
     86a:	00 00       	nop
	 _delay_us(10);
	 PORTB |= (1<<PORTB4);
     86c:	c4 9a       	sbi	0x18, 4	; 24
	 /////////////////////////////////////////////////////
	 
	 
	 //////////////////////////////////// Ustanovka PORT C. Peredacha dannih mejdu DM9000 i MK.
	 ///Read&Write registrov DM9000
	 DDRC = 0xFF;
     86e:	84 bb       	out	0x14, r24	; 20
	 
	 //GICR = (1<<INT1);
	 //MCUCR = (1<<ISC10)|(1<<ISC11);
	 
	 //DDRD |= (1<<PORTD7)|(1<<PORTD6)|(1<<PORTD5)|(1<<PORTD4)|(1<<PORTD2)|(1<<PORTD3);
	 DDRD |= (1<<PORTD7)|(1<<PORTD6)|(1<<PORTD5)|(1<<PORTD4)|(1<<PORTD2);
     870:	81 b3       	in	r24, 0x11	; 17
     872:	84 6f       	ori	r24, 0xF4	; 244
     874:	81 bb       	out	0x11, r24	; 17

	 PORTD |= (1<<PORTD7); // AVR_Din (0 - BD ; 1 - AVR)
     876:	97 9a       	sbi	0x12, 7	; 18
	 PORTD |= (1<<PORTD6); // A_Din (0 - addr ; 1- data)
     878:	96 9a       	sbi	0x12, 6	; 18
	 PORTD |= (1<<PORTD2); // Write_Read (0 - write ; 1 - read)
     87a:	92 9a       	sbi	0x12, 2	; 18
	 PORTD &= ~(1<<PORTD3); // STOP TOTAL
     87c:	93 98       	cbi	0x12, 3	; 18
	 PORTD |= (1<<PORTD4); // IORin
     87e:	94 9a       	sbi	0x12, 4	; 18
	 PORTD |= (1<<PORTD5); // IOWin
     880:	95 9a       	sbi	0x12, 5	; 18
     882:	8f e8       	ldi	r24, 0x8F	; 143
     884:	91 e0       	ldi	r25, 0x01	; 1
     886:	01 97       	sbiw	r24, 0x01	; 1
     888:	f1 f7       	brne	.-4      	; 0x886 <__stack+0x27>
     88a:	00 c0       	rjmp	.+0      	; 0x88c <__stack+0x2d>
     88c:	00 00       	nop
     88e:	08 95       	ret

00000890 <ReadDM9000>:
 /////////////////////////////////////////////////////////Read Registers DM9000
 ///////////////// reg - Adress registra
 unsigned char ReadDM9000(unsigned char reg)
 {

	 DDRC = 0xFF;     // port C out
     890:	9f ef       	ldi	r25, 0xFF	; 255
     892:	94 bb       	out	0x14, r25	; 20
     894:	ef e8       	ldi	r30, 0x8F	; 143
     896:	f1 e0       	ldi	r31, 0x01	; 1
     898:	31 97       	sbiw	r30, 0x01	; 1
     89a:	f1 f7       	brne	.-4      	; 0x898 <ReadDM9000+0x8>
     89c:	00 c0       	rjmp	.+0      	; 0x89e <ReadDM9000+0xe>
     89e:	00 00       	nop
	 _delay_us(100);
	 PORTD &= ~(1<<PORTD2);   // Write_Read
     8a0:	92 98       	cbi	0x12, 2	; 18
     8a2:	ef e8       	ldi	r30, 0x8F	; 143
     8a4:	f1 e0       	ldi	r31, 0x01	; 1
     8a6:	31 97       	sbiw	r30, 0x01	; 1
     8a8:	f1 f7       	brne	.-4      	; 0x8a6 <ReadDM9000+0x16>
     8aa:	00 c0       	rjmp	.+0      	; 0x8ac <ReadDM9000+0x1c>
     8ac:	00 00       	nop
	 _delay_us(100);
	 PORTD &= ~(1<<PORTD6);   // enable address port  A_Din
     8ae:	96 98       	cbi	0x12, 6	; 18
     8b0:	ef e8       	ldi	r30, 0x8F	; 143
     8b2:	f1 e0       	ldi	r31, 0x01	; 1
     8b4:	31 97       	sbiw	r30, 0x01	; 1
     8b6:	f1 f7       	brne	.-4      	; 0x8b4 <ReadDM9000+0x24>
     8b8:	00 c0       	rjmp	.+0      	; 0x8ba <ReadDM9000+0x2a>
     8ba:	00 00       	nop
	 _delay_us(100);
	 PORTC = reg;     // address
     8bc:	85 bb       	out	0x15, r24	; 21
     8be:	8f e8       	ldi	r24, 0x8F	; 143
     8c0:	91 e0       	ldi	r25, 0x01	; 1
     8c2:	01 97       	sbiw	r24, 0x01	; 1
     8c4:	f1 f7       	brne	.-4      	; 0x8c2 <ReadDM9000+0x32>
     8c6:	00 c0       	rjmp	.+0      	; 0x8c8 <ReadDM9000+0x38>
     8c8:	00 00       	nop
	 _delay_us(100);
	 PORTD &= ~(1<<PORTD5);    //IOWin
     8ca:	95 98       	cbi	0x12, 5	; 18
     8cc:	ef e8       	ldi	r30, 0x8F	; 143
     8ce:	f1 e0       	ldi	r31, 0x01	; 1
     8d0:	31 97       	sbiw	r30, 0x01	; 1
     8d2:	f1 f7       	brne	.-4      	; 0x8d0 <ReadDM9000+0x40>
     8d4:	00 c0       	rjmp	.+0      	; 0x8d6 <ReadDM9000+0x46>
     8d6:	00 00       	nop
	 _delay_us(100);
	 PORTD |= (1<<PORTD5);    //IOWin
     8d8:	95 9a       	sbi	0x12, 5	; 18
     8da:	8f e8       	ldi	r24, 0x8F	; 143
     8dc:	91 e0       	ldi	r25, 0x01	; 1
     8de:	01 97       	sbiw	r24, 0x01	; 1
     8e0:	f1 f7       	brne	.-4      	; 0x8de <ReadDM9000+0x4e>
     8e2:	00 c0       	rjmp	.+0      	; 0x8e4 <ReadDM9000+0x54>
     8e4:	00 00       	nop
	 _delay_us(100);

	 DDRC = 0x00;     // port C in
     8e6:	14 ba       	out	0x14, r1	; 20
     8e8:	ef e8       	ldi	r30, 0x8F	; 143
     8ea:	f1 e0       	ldi	r31, 0x01	; 1
     8ec:	31 97       	sbiw	r30, 0x01	; 1
     8ee:	f1 f7       	brne	.-4      	; 0x8ec <ReadDM9000+0x5c>
     8f0:	00 c0       	rjmp	.+0      	; 0x8f2 <ReadDM9000+0x62>
     8f2:	00 00       	nop
	 _delay_us(100);
	 PORTD |= (1<<PORTD2); // Write_Read
     8f4:	92 9a       	sbi	0x12, 2	; 18
     8f6:	8f e8       	ldi	r24, 0x8F	; 143
     8f8:	91 e0       	ldi	r25, 0x01	; 1
     8fa:	01 97       	sbiw	r24, 0x01	; 1
     8fc:	f1 f7       	brne	.-4      	; 0x8fa <ReadDM9000+0x6a>
     8fe:	00 c0       	rjmp	.+0      	; 0x900 <ReadDM9000+0x70>
     900:	00 00       	nop
	 _delay_us(100);
	 PORTD |= (1<<PORTD6);   // enable data port    A_Din
     902:	96 9a       	sbi	0x12, 6	; 18
     904:	ef e8       	ldi	r30, 0x8F	; 143
     906:	f1 e0       	ldi	r31, 0x01	; 1
     908:	31 97       	sbiw	r30, 0x01	; 1
     90a:	f1 f7       	brne	.-4      	; 0x908 <ReadDM9000+0x78>
     90c:	00 c0       	rjmp	.+0      	; 0x90e <ReadDM9000+0x7e>
     90e:	00 00       	nop
	 _delay_us(100);
	 PORTD &= ~(1<<PORTD4);    //IORin
     910:	94 98       	cbi	0x12, 4	; 18
     912:	8f e8       	ldi	r24, 0x8F	; 143
     914:	91 e0       	ldi	r25, 0x01	; 1
     916:	01 97       	sbiw	r24, 0x01	; 1
     918:	f1 f7       	brne	.-4      	; 0x916 <ReadDM9000+0x86>
     91a:	00 c0       	rjmp	.+0      	; 0x91c <ReadDM9000+0x8c>
     91c:	00 00       	nop
	 _delay_us(100);
	 rdDat= PINC;
     91e:	83 b3       	in	r24, 0x13	; 19
     920:	80 93 14 07 	sts	0x0714, r24	; 0x800714 <rdDat>
     924:	ef e8       	ldi	r30, 0x8F	; 143
     926:	f1 e0       	ldi	r31, 0x01	; 1
     928:	31 97       	sbiw	r30, 0x01	; 1
     92a:	f1 f7       	brne	.-4      	; 0x928 <ReadDM9000+0x98>
     92c:	00 c0       	rjmp	.+0      	; 0x92e <ReadDM9000+0x9e>
     92e:	00 00       	nop
	 _delay_us(100);
	 PORTD |= (1<<PORTD4);    //IORin
     930:	94 9a       	sbi	0x12, 4	; 18
     932:	8f e8       	ldi	r24, 0x8F	; 143
     934:	91 e0       	ldi	r25, 0x01	; 1
     936:	01 97       	sbiw	r24, 0x01	; 1
     938:	f1 f7       	brne	.-4      	; 0x936 <ReadDM9000+0xa6>
     93a:	00 c0       	rjmp	.+0      	; 0x93c <ReadDM9000+0xac>
     93c:	00 00       	nop
	 _delay_us(100);
	 
	 return  rdDat;
 }
     93e:	80 91 14 07 	lds	r24, 0x0714	; 0x800714 <rdDat>
     942:	08 95       	ret

00000944 <WriteDM9000>:
 ///////////////// reg - Adress registra
 ///////////////// datab - zanosimoe znachenie
 void WriteDM9000(unsigned char reg, unsigned char datab)
 {

	 DDRC = 0xFF;     // port C out
     944:	9f ef       	ldi	r25, 0xFF	; 255
     946:	94 bb       	out	0x14, r25	; 20
     948:	ef e8       	ldi	r30, 0x8F	; 143
     94a:	f1 e0       	ldi	r31, 0x01	; 1
     94c:	31 97       	sbiw	r30, 0x01	; 1
     94e:	f1 f7       	brne	.-4      	; 0x94c <WriteDM9000+0x8>
     950:	00 c0       	rjmp	.+0      	; 0x952 <WriteDM9000+0xe>
     952:	00 00       	nop
	 _delay_us(100);
	 PORTD &= ~(1<<PORTD2);   // Write_Read
     954:	92 98       	cbi	0x12, 2	; 18
     956:	ef e8       	ldi	r30, 0x8F	; 143
     958:	f1 e0       	ldi	r31, 0x01	; 1
     95a:	31 97       	sbiw	r30, 0x01	; 1
     95c:	f1 f7       	brne	.-4      	; 0x95a <WriteDM9000+0x16>
     95e:	00 c0       	rjmp	.+0      	; 0x960 <WriteDM9000+0x1c>
     960:	00 00       	nop
	 _delay_us(100);
	 PORTD &= ~(1<<PORTD6);   // enable address port  A_Din
     962:	96 98       	cbi	0x12, 6	; 18
	 PORTC = reg;     // address
     964:	85 bb       	out	0x15, r24	; 21
     966:	8f e8       	ldi	r24, 0x8F	; 143
     968:	91 e0       	ldi	r25, 0x01	; 1
     96a:	01 97       	sbiw	r24, 0x01	; 1
     96c:	f1 f7       	brne	.-4      	; 0x96a <WriteDM9000+0x26>
     96e:	00 c0       	rjmp	.+0      	; 0x970 <WriteDM9000+0x2c>
     970:	00 00       	nop
	 _delay_us(100);
	 PORTD &= ~(1<<PORTD5);    //IOWin
     972:	95 98       	cbi	0x12, 5	; 18
     974:	ef e8       	ldi	r30, 0x8F	; 143
     976:	f1 e0       	ldi	r31, 0x01	; 1
     978:	31 97       	sbiw	r30, 0x01	; 1
     97a:	f1 f7       	brne	.-4      	; 0x978 <WriteDM9000+0x34>
     97c:	00 c0       	rjmp	.+0      	; 0x97e <WriteDM9000+0x3a>
     97e:	00 00       	nop
	 _delay_us(100);
	 PORTD |= (1<<PORTD5);    //IOWin
     980:	95 9a       	sbi	0x12, 5	; 18
     982:	8f e8       	ldi	r24, 0x8F	; 143
     984:	91 e0       	ldi	r25, 0x01	; 1
     986:	01 97       	sbiw	r24, 0x01	; 1
     988:	f1 f7       	brne	.-4      	; 0x986 <WriteDM9000+0x42>
     98a:	00 c0       	rjmp	.+0      	; 0x98c <WriteDM9000+0x48>
     98c:	00 00       	nop
	 _delay_us(100);

	 PORTD |= (1<<PORTD6);     // enable data port    A_Din
     98e:	96 9a       	sbi	0x12, 6	; 18
     990:	ef e8       	ldi	r30, 0x8F	; 143
     992:	f1 e0       	ldi	r31, 0x01	; 1
     994:	31 97       	sbiw	r30, 0x01	; 1
     996:	f1 f7       	brne	.-4      	; 0x994 <WriteDM9000+0x50>
     998:	00 c0       	rjmp	.+0      	; 0x99a <WriteDM9000+0x56>
     99a:	00 00       	nop
	 _delay_us(100);
	 PORTC = datab;     // write data
     99c:	65 bb       	out	0x15, r22	; 21
     99e:	8f e8       	ldi	r24, 0x8F	; 143
     9a0:	91 e0       	ldi	r25, 0x01	; 1
     9a2:	01 97       	sbiw	r24, 0x01	; 1
     9a4:	f1 f7       	brne	.-4      	; 0x9a2 <WriteDM9000+0x5e>
     9a6:	00 c0       	rjmp	.+0      	; 0x9a8 <WriteDM9000+0x64>
     9a8:	00 00       	nop
	 _delay_us(100);
	 PORTD &= ~(1<<PORTD5);    //IOWin
     9aa:	95 98       	cbi	0x12, 5	; 18
     9ac:	ef e1       	ldi	r30, 0x1F	; 31
     9ae:	f3 e0       	ldi	r31, 0x03	; 3
     9b0:	31 97       	sbiw	r30, 0x01	; 1
     9b2:	f1 f7       	brne	.-4      	; 0x9b0 <WriteDM9000+0x6c>
     9b4:	00 c0       	rjmp	.+0      	; 0x9b6 <WriteDM9000+0x72>
     9b6:	00 00       	nop
	 _delay_us(200);
	 PORTD |= (1<<PORTD5);    //IOWin
     9b8:	95 9a       	sbi	0x12, 5	; 18
     9ba:	08 95       	ret

000009bc <InitDM9000>:
 
 
 // Inicializaciya DM9000
 void InitDM9000(void) {

	 PORTD |= (1<<PORTD7); // AVR_Din (0 - DM ; 1 - AVR)
     9bc:	97 9a       	sbi	0x12, 7	; 18
     9be:	8f e8       	ldi	r24, 0x8F	; 143
     9c0:	91 e0       	ldi	r25, 0x01	; 1
     9c2:	01 97       	sbiw	r24, 0x01	; 1
     9c4:	f1 f7       	brne	.-4      	; 0x9c2 <InitDM9000+0x6>
     9c6:	00 c0       	rjmp	.+0      	; 0x9c8 <InitDM9000+0xc>
     9c8:	00 00       	nop
	 
	 _delay_us(100);
	 // software reset DM9000
	 WriteDM9000(0x00, 0x01);
     9ca:	61 e0       	ldi	r22, 0x01	; 1
     9cc:	80 e0       	ldi	r24, 0x00	; 0
     9ce:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
     9d2:	8f e8       	ldi	r24, 0x8F	; 143
     9d4:	91 e0       	ldi	r25, 0x01	; 1
     9d6:	01 97       	sbiw	r24, 0x01	; 1
     9d8:	f1 f7       	brne	.-4      	; 0x9d6 <InitDM9000+0x1a>
     9da:	00 c0       	rjmp	.+0      	; 0x9dc <InitDM9000+0x20>
     9dc:	00 00       	nop
	 _delay_us(100);
	 WriteDM9000(0x00, 0x00);
     9de:	60 e0       	ldi	r22, 0x00	; 0
     9e0:	80 e0       	ldi	r24, 0x00	; 0
     9e2:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
     9e6:	8f e8       	ldi	r24, 0x8F	; 143
     9e8:	91 e0       	ldi	r25, 0x01	; 1
     9ea:	01 97       	sbiw	r24, 0x01	; 1
     9ec:	f1 f7       	brne	.-4      	; 0x9ea <InitDM9000+0x2e>
     9ee:	00 c0       	rjmp	.+0      	; 0x9f0 <InitDM9000+0x34>
     9f0:	00 00       	nop
	 _delay_us(100);
	 // WriteDM9000(0x00, 0x80);
	 // _delay_us(100);
	 
	 //active the internal PHY
	 WriteDM9000(0x1E, 0x01);
     9f2:	61 e0       	ldi	r22, 0x01	; 1
     9f4:	8e e1       	ldi	r24, 0x1E	; 30
     9f6:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 WriteDM9000(0x1F, 0x00);
     9fa:	60 e0       	ldi	r22, 0x00	; 0
     9fc:	8f e1       	ldi	r24, 0x1F	; 31
     9fe:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 
	 //Clear TX status
	 writebuff=ReadDM9000(0x01);
     a02:	81 e0       	ldi	r24, 0x01	; 1
     a04:	0e 94 48 04 	call	0x890	; 0x890 <ReadDM9000>
     a08:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <writebuff>
	 WriteDM9000(0x13, 0x04);
	 WriteDM9000(0x14, 0x05);
	 WriteDM9000(0x15, 0x06);
	 */
	 
	  WriteDM9000(0x10, 0x30);
     a0c:	60 e3       	ldi	r22, 0x30	; 48
     a0e:	80 e1       	ldi	r24, 0x10	; 16
     a10:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	  WriteDM9000(0x11, 0x85);
     a14:	65 e8       	ldi	r22, 0x85	; 133
     a16:	81 e1       	ldi	r24, 0x11	; 17
     a18:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	  WriteDM9000(0x12, 0xa9);
     a1c:	69 ea       	ldi	r22, 0xA9	; 169
     a1e:	82 e1       	ldi	r24, 0x12	; 18
     a20:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	  WriteDM9000(0x13, 0x1b);
     a24:	6b e1       	ldi	r22, 0x1B	; 27
     a26:	83 e1       	ldi	r24, 0x13	; 19
     a28:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	  WriteDM9000(0x14, 0xc5);
     a2c:	65 ec       	ldi	r22, 0xC5	; 197
     a2e:	84 e1       	ldi	r24, 0x14	; 20
     a30:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	  WriteDM9000(0x15, 0x02);
     a34:	62 e0       	ldi	r22, 0x02	; 2
     a36:	85 e1       	ldi	r24, 0x15	; 21
     a38:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 
	 // Загрузка HASH-адреса
	 WriteDM9000(0x16, 0xFF);
     a3c:	6f ef       	ldi	r22, 0xFF	; 255
     a3e:	86 e1       	ldi	r24, 0x16	; 22
     a40:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 WriteDM9000(0x17, 0xFF);
     a44:	6f ef       	ldi	r22, 0xFF	; 255
     a46:	87 e1       	ldi	r24, 0x17	; 23
     a48:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 WriteDM9000(0x18, 0xFF);
     a4c:	6f ef       	ldi	r22, 0xFF	; 255
     a4e:	88 e1       	ldi	r24, 0x18	; 24
     a50:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 WriteDM9000(0x19, 0xFF);
     a54:	6f ef       	ldi	r22, 0xFF	; 255
     a56:	89 e1       	ldi	r24, 0x19	; 25
     a58:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 WriteDM9000(0x1A, 0xFF);
     a5c:	6f ef       	ldi	r22, 0xFF	; 255
     a5e:	8a e1       	ldi	r24, 0x1A	; 26
     a60:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 WriteDM9000(0x1B, 0xFF);
     a64:	6f ef       	ldi	r22, 0xFF	; 255
     a66:	8b e1       	ldi	r24, 0x1B	; 27
     a68:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 WriteDM9000(0x1C, 0xFF);
     a6c:	6f ef       	ldi	r22, 0xFF	; 255
     a6e:	8c e1       	ldi	r24, 0x1C	; 28
     a70:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 WriteDM9000(0x1D, 0xFF);
     a74:	6f ef       	ldi	r22, 0xFF	; 255
     a76:	8d e1       	ldi	r24, 0x1D	; 29
     a78:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 
	 //  enable the SRAM read/write pointer
	 WriteDM9000(0xFF, 0x80);   // interrupt mask register
     a7c:	60 e8       	ldi	r22, 0x80	; 128
     a7e:	8f ef       	ldi	r24, 0xFF	; 255
     a80:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 
	  WriteDM9000(0xFE, 0x80);  // 8-bit mode
     a84:	60 e8       	ldi	r22, 0x80	; 128
     a86:	8e ef       	ldi	r24, 0xFE	; 254
     a88:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 
	 
	 WriteDM9000(0x02, 0x40);    // Transmit Jabber Disable
     a8c:	60 e4       	ldi	r22, 0x40	; 64
     a8e:	82 e0       	ldi	r24, 0x02	; 2
     a90:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 // WriteDM9000(0x05, 0x40);    // Transmit Jabber Disable
	 
	  // Установить длину передаваемых пакетов   1067
	  
	   WriteDM9000(0xFC, 0x2b);
     a94:	6b e2       	ldi	r22, 0x2B	; 43
     a96:	8c ef       	ldi	r24, 0xFC	; 252
     a98:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	    WriteDM9000(0xFD, 0x04);
     a9c:	64 e0       	ldi	r22, 0x04	; 4
     a9e:	8d ef       	ldi	r24, 0xFD	; 253
     aa0:	0e 94 a2 04 	call	0x944	; 0x944 <WriteDM9000>
	 
	 

	// WriteDM9000(0x02, 0x40);    // Transmit Jabber Disable
	 
	 PORTD &= ~(1<<PORTD7);   // AVR_Din
     aa4:	97 98       	cbi	0x12, 7	; 18
     aa6:	08 95       	ret

00000aa8 <InitCDI64500>:
	 
 }

void InitCDI64500(void)
{
     aa8:	ef 92       	push	r14
     aaa:	ff 92       	push	r15
     aac:	0f 93       	push	r16
     aae:	1f 93       	push	r17
     ab0:	cf 93       	push	r28
     ab2:	df 93       	push	r29
     ab4:	cd b7       	in	r28, 0x3d	; 61
     ab6:	de b7       	in	r29, 0x3e	; 62
     ab8:	c0 58       	subi	r28, 0x80	; 128
     aba:	d1 09       	sbc	r29, r1
     abc:	0f b6       	in	r0, 0x3f	; 63
     abe:	f8 94       	cli
     ac0:	de bf       	out	0x3e, r29	; 62
     ac2:	0f be       	out	0x3f, r0	; 63
     ac4:	cd bf       	out	0x3d, r28	; 61
	wdt_reset();
     ac6:	a8 95       	wdr
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
*/	
	
	u8 timtable[128]={0xd2, 0x0b, 0x01, 0x00, 0x92, 0x0b, 0xc0, 0x00, 0x9a, 0x0b, 0x90, 0x01, 0x92, 0x0b, 0x00, 0x00,
     ac8:	80 e8       	ldi	r24, 0x80	; 128
     aca:	e6 ea       	ldi	r30, 0xA6	; 166
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	de 01       	movw	r26, r28
     ad0:	11 96       	adiw	r26, 0x01	; 1
     ad2:	01 90       	ld	r0, Z+
     ad4:	0d 92       	st	X+, r0
     ad6:	8a 95       	dec	r24
     ad8:	e1 f7       	brne	.-8      	; 0xad2 <InitCDI64500+0x2a>
     ada:	ce 01       	movw	r24, r28
     adc:	01 96       	adiw	r24, 0x01	; 1
     ade:	7c 01       	movw	r14, r24
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x13, 0x20, 0x07, 0x22};
					  
	u8 i=0;
	
	for(i=0; i<64; i++)
     ae0:	10 e0       	ldi	r17, 0x00	; 0
	{
	wdt_reset();
	mb4=0x10;
     ae2:	00 e1       	ldi	r16, 0x10	; 16
					  
	u8 i=0;
	
	for(i=0; i<64; i++)
	{
	wdt_reset();
     ae4:	a8 95       	wdr
	mb4=0x10;
     ae6:	00 93 a4 00 	sts	0x00A4, r16	; 0x8000a4 <mb4>
	twi_write_bytes(TWI_SLA, 0x81, 1, p_mb4);//abort any current frame, if any	
     aea:	20 91 bf 07 	lds	r18, 0x07BF	; 0x8007bf <p_mb4>
     aee:	30 91 c0 07 	lds	r19, 0x07C0	; 0x8007c0 <p_mb4+0x1>
     af2:	41 e0       	ldi	r20, 0x01	; 1
     af4:	50 e0       	ldi	r21, 0x00	; 0
     af6:	61 e8       	ldi	r22, 0x81	; 129
     af8:	80 2f       	mov	r24, r16
     afa:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <twi_write_bytes>
		mb4=*(timtable+i);
     afe:	f7 01       	movw	r30, r14
     b00:	81 91       	ld	r24, Z+
     b02:	7f 01       	movw	r14, r30
     b04:	80 93 a4 00 	sts	0x00A4, r24	; 0x8000a4 <mb4>
		//mb4=0xd2;
	twi_write_bytes(TWI_SLA, i, 1, p_mb4);
     b08:	20 91 bf 07 	lds	r18, 0x07BF	; 0x8007bf <p_mb4>
     b0c:	30 91 c0 07 	lds	r19, 0x07C0	; 0x8007c0 <p_mb4+0x1>
     b10:	41 e0       	ldi	r20, 0x01	; 1
     b12:	50 e0       	ldi	r21, 0x00	; 0
     b14:	61 2f       	mov	r22, r17
     b16:	80 2f       	mov	r24, r16
     b18:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <twi_write_bytes>
     b1c:	8f e3       	ldi	r24, 0x3F	; 63
     b1e:	9c e9       	ldi	r25, 0x9C	; 156
     b20:	01 97       	sbiw	r24, 0x01	; 1
     b22:	f1 f7       	brne	.-4      	; 0xb20 <InitCDI64500+0x78>
     b24:	00 c0       	rjmp	.+0      	; 0xb26 <InitCDI64500+0x7e>
     b26:	00 00       	nop
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x13, 0x20, 0x07, 0x22};
					  
	u8 i=0;
	
	for(i=0; i<64; i++)
     b28:	1f 5f       	subi	r17, 0xFF	; 255
     b2a:	10 34       	cpi	r17, 0x40	; 64
     b2c:	d9 f6       	brne	.-74     	; 0xae4 <InitCDI64500+0x3c>
		//mb4=0xd2;
	twi_write_bytes(TWI_SLA, i, 1, p_mb4);
	_delay_us(10000);
	
	}
	mb4=0x3f;
     b2e:	8f e3       	ldi	r24, 0x3F	; 63
     b30:	80 93 a4 00 	sts	0x00A4, r24	; 0x8000a4 <mb4>
	twi_write_bytes(TWI_SLA, 0x80, 1, p_mb4);
     b34:	20 91 bf 07 	lds	r18, 0x07BF	; 0x8007bf <p_mb4>
     b38:	30 91 c0 07 	lds	r19, 0x07C0	; 0x8007c0 <p_mb4+0x1>
     b3c:	41 e0       	ldi	r20, 0x01	; 1
     b3e:	50 e0       	ldi	r21, 0x00	; 0
     b40:	60 e8       	ldi	r22, 0x80	; 128
     b42:	80 e1       	ldi	r24, 0x10	; 16
     b44:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <twi_write_bytes>
	mb4=0x84;
     b48:	84 e8       	ldi	r24, 0x84	; 132
     b4a:	80 93 a4 00 	sts	0x00A4, r24	; 0x8000a4 <mb4>
	twi_write_bytes(TWI_SLA, 0x81, 1, p_mb4);	
     b4e:	20 91 bf 07 	lds	r18, 0x07BF	; 0x8007bf <p_mb4>
     b52:	30 91 c0 07 	lds	r19, 0x07C0	; 0x8007c0 <p_mb4+0x1>
     b56:	41 e0       	ldi	r20, 0x01	; 1
     b58:	50 e0       	ldi	r21, 0x00	; 0
     b5a:	61 e8       	ldi	r22, 0x81	; 129
     b5c:	80 e1       	ldi	r24, 0x10	; 16
     b5e:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <twi_write_bytes>
}
     b62:	c0 58       	subi	r28, 0x80	; 128
     b64:	df 4f       	sbci	r29, 0xFF	; 255
     b66:	0f b6       	in	r0, 0x3f	; 63
     b68:	f8 94       	cli
     b6a:	de bf       	out	0x3e, r29	; 62
     b6c:	0f be       	out	0x3f, r0	; 63
     b6e:	cd bf       	out	0x3d, r28	; 61
     b70:	df 91       	pop	r29
     b72:	cf 91       	pop	r28
     b74:	1f 91       	pop	r17
     b76:	0f 91       	pop	r16
     b78:	ff 90       	pop	r15
     b7a:	ef 90       	pop	r14
     b7c:	08 95       	ret

00000b7e <main>:
 


int main(void)
{
 PORTD = 0xff;
     b7e:	8f ef       	ldi	r24, 0xFF	; 255
     b80:	82 bb       	out	0x12, r24	; 18
 DDRD = 0xfe;	
     b82:	8e ef       	ldi	r24, 0xFE	; 254
     b84:	81 bb       	out	0x11, r24	; 17
 
 
 
 
 ////////Inicializaciya portov IO
 Init_Main();
     b86:	0e 94 1d 04 	call	0x83a	; 0x83a <Init_Main>
     b8a:	8f e8       	ldi	r24, 0x8F	; 143
     b8c:	91 e0       	ldi	r25, 0x01	; 1
     b8e:	01 97       	sbiw	r24, 0x01	; 1
     b90:	f1 f7       	brne	.-4      	; 0xb8e <main+0x10>
     b92:	00 c0       	rjmp	.+0      	; 0xb94 <main+0x16>
     b94:	00 00       	nop
 _delay_us(100);
        
 SerilalIni(9600);
     b96:	60 e8       	ldi	r22, 0x80	; 128
     b98:	75 e2       	ldi	r23, 0x25	; 37
     b9a:	80 e0       	ldi	r24, 0x00	; 0
     b9c:	90 e0       	ldi	r25, 0x00	; 0
     b9e:	0e 94 db 03 	call	0x7b6	; 0x7b6 <SerilalIni>
 twi_init ();
     ba2:	0e 94 38 02 	call	0x470	; 0x470 <twi_init>



// t_dec=3000;
 
 my_flag=0;
     ba6:	10 92 c7 07 	sts	0x07C7, r1	; 0x8007c7 <my_flag>
 p_mb=&mb;
     baa:	83 e0       	ldi	r24, 0x03	; 3
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	90 93 bc 07 	sts	0x07BC, r25	; 0x8007bc <p_mb+0x1>
     bb2:	80 93 bb 07 	sts	0x07BB, r24	; 0x8007bb <p_mb>
  p_mb2=&mb2;
     bb6:	85 ea       	ldi	r24, 0xA5	; 165
     bb8:	90 e0       	ldi	r25, 0x00	; 0
     bba:	90 93 0b 07 	sts	0x070B, r25	; 0x80070b <p_mb2+0x1>
     bbe:	80 93 0a 07 	sts	0x070A, r24	; 0x80070a <p_mb2>
    p_mb3=&mb3;
     bc2:	88 e3       	ldi	r24, 0x38	; 56
     bc4:	91 e0       	ldi	r25, 0x01	; 1
     bc6:	90 93 3c 01 	sts	0x013C, r25	; 0x80013c <p_mb3+0x1>
     bca:	80 93 3b 01 	sts	0x013B, r24	; 0x80013b <p_mb3>
	    p_mb4=&mb4;
     bce:	84 ea       	ldi	r24, 0xA4	; 164
     bd0:	90 e0       	ldi	r25, 0x00	; 0
     bd2:	90 93 c0 07 	sts	0x07C0, r25	; 0x8007c0 <p_mb4+0x1>
     bd6:	80 93 bf 07 	sts	0x07BF, r24	; 0x8007bf <p_mb4>
		
		p_mb5=&mb5;
     bda:	87 e3       	ldi	r24, 0x37	; 55
     bdc:	91 e0       	ldi	r25, 0x01	; 1
     bde:	90 93 c6 07 	sts	0x07C6, r25	; 0x8007c6 <p_mb5+0x1>
     be2:	80 93 c5 07 	sts	0x07C5, r24	; 0x8007c5 <p_mb5>
		p_mb6=&mb6;
     be6:	86 e3       	ldi	r24, 0x36	; 54
     be8:	91 e0       	ldi	r25, 0x01	; 1
     bea:	90 93 3e 01 	sts	0x013E, r25	; 0x80013e <p_mb6+0x1>
     bee:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <p_mb6>
		
		
		  //InitCDI64500();
		
 gain=eeprom_read_byte(_pgAin);
     bf2:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     bf6:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
     bfa:	0e 94 7a 13 	call	0x26f4	; 0x26f4 <eeprom_read_byte>
     bfe:	80 93 2b 01 	sts	0x012B, r24	; 0x80012b <gain>
 
 t_dec=eeprom_read_word(_ptime_dec);
     c02:	80 91 a2 00 	lds	r24, 0x00A2	; 0x8000a2 <_ptime_dec>
     c06:	90 91 a3 00 	lds	r25, 0x00A3	; 0x8000a3 <_ptime_dec+0x1>
     c0a:	0e 94 82 13 	call	0x2704	; 0x2704 <eeprom_read_word>
     c0e:	90 93 51 01 	sts	0x0151, r25	; 0x800151 <t_dec+0x1>
     c12:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <t_dec>
 
 	//gain=0;		
	 				PORTD &= ~(1<<PORTD3);    //0<<PORTD3;   stop
     c16:	93 98       	cbi	0x12, 3	; 18
     c18:	95 e3       	ldi	r25, 0x35	; 53
     c1a:	9a 95       	dec	r25
     c1c:	f1 f7       	brne	.-4      	; 0xc1a <main+0x9c>
     c1e:	00 00       	nop
 							_delay_us(10);
 
 							PORTB &= ~(1<<PORTB7);    //             Work mode BD
     c20:	c7 98       	cbi	0x18, 7	; 24
     c22:	ef e9       	ldi	r30, 0x9F	; 159
     c24:	f1 e0       	ldi	r31, 0x01	; 1
     c26:	31 97       	sbiw	r30, 0x01	; 1
     c28:	f1 f7       	brne	.-4      	; 0xc26 <main+0xa8>
     c2a:	00 c0       	rjmp	.+0      	; 0xc2c <main+0xae>
     c2c:	00 00       	nop
 							_delay_us(104);
							PORTB |= 1<<PORTB5;       // Pb5 = 1;    internal synchronisation  
     c2e:	c5 9a       	sbi	0x18, 5	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c30:	ff ef       	ldi	r31, 0xFF	; 255
     c32:	29 e6       	ldi	r18, 0x69	; 105
     c34:	48 e1       	ldi	r20, 0x18	; 24
     c36:	f1 50       	subi	r31, 0x01	; 1
     c38:	20 40       	sbci	r18, 0x00	; 0
     c3a:	40 40       	sbci	r20, 0x00	; 0
     c3c:	e1 f7       	brne	.-8      	; 0xc36 <main+0xb8>
     c3e:	00 c0       	rjmp	.+0      	; 0xc40 <main+0xc2>
     c40:	00 00       	nop
 
 

 
	_delay_ms(500);
	InitDM9000(); 
     c42:	0e 94 de 04 	call	0x9bc	; 0x9bc <InitDM9000>
	
	
	
	
	 sei();                //  cli(); - disable interrupts
     c46:	78 94       	sei
__attribute__ ((__always_inline__))
void wdt_enable (const uint8_t value)
{
	if (_SFR_IO_REG_P (_WD_CONTROL_REG))
	{
		__asm__ __volatile__ (
     c48:	8f e0       	ldi	r24, 0x0F	; 15
     c4a:	98 e1       	ldi	r25, 0x18	; 24
     c4c:	0f b6       	in	r0, 0x3f	; 63
     c4e:	f8 94       	cli
     c50:	a8 95       	wdr
     c52:	91 bd       	out	0x21, r25	; 33
     c54:	0f be       	out	0x3f, r0	; 63
     c56:	81 bd       	out	0x21, r24	; 33
	// _delay_ms(1000);
	
	
	 wdt_enable(7);
	
	PORTD |= (1<<PORTD3); // razreshenie raboti;
     c58:	93 9a       	sbi	0x12, 3	; 18
	
	PORTB |= 1<<PORTB4; //       reset a
     c5a:	c4 9a       	sbi	0x18, 4	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c5c:	90 e1       	ldi	r25, 0x10	; 16
     c5e:	9a 95       	dec	r25
     c60:	f1 f7       	brne	.-4      	; 0xc5e <main+0xe0>
	_delay_us(3);
	PORTB &= ~(1<<PORTB4);
     c62:	c4 98       	cbi	0x18, 4	; 24
     c64:	e0 e1       	ldi	r30, 0x10	; 16
     c66:	ea 95       	dec	r30
     c68:	f1 f7       	brne	.-4      	; 0xc66 <main+0xe8>
	_delay_us(3);
	PORTB |= 1<<PORTB4;
     c6a:	c4 9a       	sbi	0x18, 4	; 24
     c6c:	f0 e1       	ldi	r31, 0x10	; 16
     c6e:	fa 95       	dec	r31
     c70:	f1 f7       	brne	.-4      	; 0xc6e <main+0xf0>
	_delay_us(3);
	
	PORTA &= ~(1<<PORTA3);//      resetb
     c72:	db 98       	cbi	0x1b, 3	; 27
     c74:	25 e1       	ldi	r18, 0x15	; 21
     c76:	2a 95       	dec	r18
     c78:	f1 f7       	brne	.-4      	; 0xc76 <main+0xf8>
     c7a:	00 00       	nop
	_delay_us(4);		//	resetb
	PORTA |= (1<<PORTA3); //resetb
     c7c:	db 9a       	sbi	0x1b, 3	; 27
	
	mb6=0x0f;                           // all channels of i2c are on
     c7e:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <mb6>
	twi_write_one_byte(0x70, p_mb6);    //
     c82:	60 91 3d 01 	lds	r22, 0x013D	; 0x80013d <p_mb6>
     c86:	70 91 3e 01 	lds	r23, 0x013E	; 0x80013e <p_mb6+0x1>
     c8a:	80 e7       	ldi	r24, 0x70	; 112
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	0e 94 41 03 	call	0x682	; 0x682 <twi_write_one_byte>
     c92:	8f e8       	ldi	r24, 0x8F	; 143
     c94:	91 e0       	ldi	r25, 0x01	; 1
     c96:	01 97       	sbiw	r24, 0x01	; 1
     c98:	f1 f7       	brne	.-4      	; 0xc96 <main+0x118>
     c9a:	00 c0       	rjmp	.+0      	; 0xc9c <main+0x11e>
     c9c:	00 00       	nop
	_delay_us(100);
	
	InitCDI64500();
     c9e:	0e 94 54 05 	call	0xaa8	; 0xaa8 <InitCDI64500>
	//----acquiring address-------
	i2c_done=1;
     ca2:	c1 e0       	ldi	r28, 0x01	; 1
     ca4:	c0 93 39 01 	sts	0x0139, r28	; 0x800139 <i2c_done>
	twi_read_bytes(0xff,1,p_mb);
     ca8:	40 91 bb 07 	lds	r20, 0x07BB	; 0x8007bb <p_mb>
     cac:	50 91 bc 07 	lds	r21, 0x07BC	; 0x8007bc <p_mb+0x1>
     cb0:	61 e0       	ldi	r22, 0x01	; 1
     cb2:	70 e0       	ldi	r23, 0x00	; 0
     cb4:	8f ef       	ldi	r24, 0xFF	; 255
     cb6:	0e 94 3c 02 	call	0x478	; 0x478 <twi_read_bytes>
	i2c_done=0;
     cba:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <i2c_done>
     cbe:	ef e8       	ldi	r30, 0x8F	; 143
     cc0:	f1 e0       	ldi	r31, 0x01	; 1
     cc2:	31 97       	sbiw	r30, 0x01	; 1
     cc4:	f1 f7       	brne	.-4      	; 0xcc2 <main+0x144>
     cc6:	00 c0       	rjmp	.+0      	; 0xcc8 <main+0x14a>
     cc8:	00 00       	nop
	_delay_us(100);
	mc=0x80;
     cca:	d0 e8       	ldi	r29, 0x80	; 128
     ccc:	d0 93 b5 07 	sts	0x07B5, r29	; 0x8007b5 <mc>
	i2c_done=1;
     cd0:	c0 93 39 01 	sts	0x0139, r28	; 0x800139 <i2c_done>
	twi_read_bytes(0xff,1,p_mb);
     cd4:	40 91 bb 07 	lds	r20, 0x07BB	; 0x8007bb <p_mb>
     cd8:	50 91 bc 07 	lds	r21, 0x07BC	; 0x8007bc <p_mb+0x1>
     cdc:	61 e0       	ldi	r22, 0x01	; 1
     cde:	70 e0       	ldi	r23, 0x00	; 0
     ce0:	8f ef       	ldi	r24, 0xFF	; 255
     ce2:	0e 94 3c 02 	call	0x478	; 0x478 <twi_read_bytes>
	i2c_done=0;
     ce6:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <i2c_done>
     cea:	8f e8       	ldi	r24, 0x8F	; 143
     cec:	91 e0       	ldi	r25, 0x01	; 1
     cee:	01 97       	sbiw	r24, 0x01	; 1
     cf0:	f1 f7       	brne	.-4      	; 0xcee <main+0x170>
     cf2:	00 c0       	rjmp	.+0      	; 0xcf4 <main+0x176>
     cf4:	00 00       	nop
	_delay_us(100);
	//----------------------------
	

	SetTim(t_dec);
     cf6:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <t_dec>
     cfa:	90 91 51 01 	lds	r25, 0x0151	; 0x800151 <t_dec+0x1>
     cfe:	0e 94 b4 03 	call	0x768	; 0x768 <SetTim>
	
	PORTB &= ~bmBIT0;     //PUSK_W       40
     d02:	c0 98       	cbi	0x18, 0	; 24
	flag_start=1;
     d04:	c0 93 33 01 	sts	0x0133, r28	; 0x800133 <flag_start>
     d08:	95 e3       	ldi	r25, 0x35	; 53
     d0a:	9a 95       	dec	r25
     d0c:	f1 f7       	brne	.-4      	; 0xd0a <main+0x18c>
     d0e:	00 00       	nop
	_delay_us(10);
	PORTB |= bmBIT0;
     d10:	c0 9a       	sbi	0x18, 0	; 24
     d12:	ef e8       	ldi	r30, 0x8F	; 143
     d14:	f1 e0       	ldi	r31, 0x01	; 1
     d16:	31 97       	sbiw	r30, 0x01	; 1
     d18:	f1 f7       	brne	.-4      	; 0xd16 <main+0x198>
     d1a:	00 c0       	rjmp	.+0      	; 0xd1c <main+0x19e>
     d1c:	00 00       	nop
	_delay_us(100);
	
	PORTA &= ~(1<<PORTA4);
     d1e:	dc 98       	cbi	0x1b, 4	; 27
	
	
	i2c_done=1;
     d20:	c0 93 39 01 	sts	0x0139, r28	; 0x800139 <i2c_done>
	twi_write_bytes(TWI_SLA, 0x81, 1, p_mb4);
     d24:	20 91 bf 07 	lds	r18, 0x07BF	; 0x8007bf <p_mb4>
     d28:	30 91 c0 07 	lds	r19, 0x07C0	; 0x8007c0 <p_mb4+0x1>
     d2c:	41 e0       	ldi	r20, 0x01	; 1
     d2e:	50 e0       	ldi	r21, 0x00	; 0
     d30:	61 e8       	ldi	r22, 0x81	; 129
     d32:	80 e1       	ldi	r24, 0x10	; 16
     d34:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <twi_write_bytes>
	i2c_done=0;
     d38:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <i2c_done>
     d3c:	8f e3       	ldi	r24, 0x3F	; 63
     d3e:	96 e0       	ldi	r25, 0x06	; 6
     d40:	01 97       	sbiw	r24, 0x01	; 1
     d42:	f1 f7       	brne	.-4      	; 0xd40 <main+0x1c2>
     d44:	00 c0       	rjmp	.+0      	; 0xd46 <main+0x1c8>
     d46:	00 00       	nop
	_delay_us(400);
	mc=0x80;
     d48:	d0 93 b5 07 	sts	0x07B5, r29	; 0x8007b5 <mc>
	i2c_done=1;
     d4c:	c0 93 39 01 	sts	0x0139, r28	; 0x800139 <i2c_done>
	twi_write_bytes(TWI_SLA, mc, 1, &gain);
     d50:	2b e2       	ldi	r18, 0x2B	; 43
     d52:	31 e0       	ldi	r19, 0x01	; 1
     d54:	41 e0       	ldi	r20, 0x01	; 1
     d56:	50 e0       	ldi	r21, 0x00	; 0
     d58:	60 e8       	ldi	r22, 0x80	; 128
     d5a:	80 e1       	ldi	r24, 0x10	; 16
     d5c:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <twi_write_bytes>
	i2c_done=0;
     d60:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <i2c_done>
     d64:	ef e8       	ldi	r30, 0x8F	; 143
     d66:	f1 e0       	ldi	r31, 0x01	; 1
     d68:	31 97       	sbiw	r30, 0x01	; 1
     d6a:	f1 f7       	brne	.-4      	; 0xd68 <main+0x1ea>
     d6c:	00 c0       	rjmp	.+0      	; 0xd6e <main+0x1f0>
     d6e:	00 00       	nop
	twi_write_bytes(0x2b, 1, p_mb4);
	i2c_done=0;
	_delay_us(100);
	*/
	
	PORTA |= 1<<PORTA4;
     d70:	dc 9a       	sbi	0x1b, 4	; 27
		    if(my_flag == 1) 
			 { 
 			  my_flag=0;
			   wdt_reset();
	
	if((*(abba+1)=='T')&&(*(abba+2)=='R'))
     d72:	c0 e4       	ldi	r28, 0x40	; 64
     d74:	d1 e0       	ldi	r29, 0x01	; 1
	{
		wdt_reset();
		UDR = 0x5b;
     d76:	0f 2e       	mov	r0, r31
     d78:	fb e5       	ldi	r31, 0x5B	; 91
     d7a:	7f 2e       	mov	r7, r31
     d7c:	f0 2d       	mov	r31, r0
		_delay_us(100);
		UDR = 0x20;
     d7e:	68 94       	set
     d80:	66 24       	eor	r6, r6
     d82:	65 f8       	bld	r6, 5
		_delay_us(100);
		UDR = 0x30;
     d84:	0f 2e       	mov	r0, r31
     d86:	f0 e3       	ldi	r31, 0x30	; 48
     d88:	df 2e       	mov	r13, r31
     d8a:	f0 2d       	mov	r31, r0
		_delay_us(100);
		UDR = 0x2c;
     d8c:	0f 2e       	mov	r0, r31
     d8e:	fc e2       	ldi	r31, 0x2C	; 44
     d90:	5f 2e       	mov	r5, r31
     d92:	f0 2d       	mov	r31, r0
		_delay_us(100);
		UDR = 0x31;
     d94:	0f 2e       	mov	r0, r31
     d96:	f1 e3       	ldi	r31, 0x31	; 49
     d98:	4f 2e       	mov	r4, r31
     d9a:	f0 2d       	mov	r31, r0
		_delay_us(100);
		UDR = 0x43;
		_delay_us(100);
		UDR = 0x5d;
     d9c:	0f 2e       	mov	r0, r31
     d9e:	fd e5       	ldi	r31, 0x5D	; 93
     da0:	cf 2e       	mov	r12, r31
     da2:	f0 2d       	mov	r31, r0
     da4:	00 e5       	ldi	r16, 0x50	; 80
     da6:	11 e0       	ldi	r17, 0x01	; 1
     da8:	0f 2e       	mov	r0, r31
     daa:	f0 e1       	ldi	r31, 0x10	; 16
     dac:	8f 2e       	mov	r8, r31
     dae:	f7 e0       	ldi	r31, 0x07	; 7
     db0:	9f 2e       	mov	r9, r31
     db2:	f0 2d       	mov	r31, r0
     db4:	0f 2e       	mov	r0, r31
     db6:	f2 ea       	ldi	r31, 0xA2	; 162
     db8:	ef 2e       	mov	r14, r31
     dba:	f0 e0       	ldi	r31, 0x00	; 0
     dbc:	ff 2e       	mov	r15, r31
     dbe:	f0 2d       	mov	r31, r0
			{
				wdt_reset();
				UDR = t+0x30;
				_delay_us(1200);
			}
			t=(t_dec%1000)/100;
     dc0:	0f 2e       	mov	r0, r31
     dc2:	f8 ee       	ldi	r31, 0xE8	; 232
     dc4:	af 2e       	mov	r10, r31
     dc6:	f3 e0       	ldi	r31, 0x03	; 3
     dc8:	bf 2e       	mov	r11, r31
     dca:	f0 2d       	mov	r31, r0
	
	

 while (1)
      { 
	  wdt_reset();   
     dcc:	a8 95       	wdr
//============================================================================================================//11.07.2019
		    if(my_flag == 1) 
     dce:	80 91 c7 07 	lds	r24, 0x07C7	; 0x8007c7 <my_flag>
     dd2:	81 30       	cpi	r24, 0x01	; 1
     dd4:	d9 f7       	brne	.-10     	; 0xdcc <main+0x24e>
			 { 
 			  my_flag=0;
     dd6:	10 92 c7 07 	sts	0x07C7, r1	; 0x8007c7 <my_flag>
			   wdt_reset();
     dda:	a8 95       	wdr
	
	if((*(abba+1)=='T')&&(*(abba+2)=='R'))
     ddc:	89 81       	ldd	r24, Y+1	; 0x01
     dde:	84 35       	cpi	r24, 0x54	; 84
     de0:	b1 f5       	brne	.+108    	; 0xe4e <main+0x2d0>
     de2:	8a 81       	ldd	r24, Y+2	; 0x02
     de4:	82 35       	cpi	r24, 0x52	; 82
     de6:	99 f5       	brne	.+102    	; 0xe4e <main+0x2d0>
	{
		wdt_reset();
     de8:	a8 95       	wdr
		UDR = 0x5b;
     dea:	7c b8       	out	0x0c, r7	; 12
     dec:	8f e8       	ldi	r24, 0x8F	; 143
     dee:	91 e0       	ldi	r25, 0x01	; 1
     df0:	01 97       	sbiw	r24, 0x01	; 1
     df2:	f1 f7       	brne	.-4      	; 0xdf0 <main+0x272>
     df4:	00 c0       	rjmp	.+0      	; 0xdf6 <main+0x278>
     df6:	00 00       	nop
		_delay_us(100);
		UDR = 0x20;
     df8:	6c b8       	out	0x0c, r6	; 12
     dfa:	ef e8       	ldi	r30, 0x8F	; 143
     dfc:	f1 e0       	ldi	r31, 0x01	; 1
     dfe:	31 97       	sbiw	r30, 0x01	; 1
     e00:	f1 f7       	brne	.-4      	; 0xdfe <main+0x280>
     e02:	00 c0       	rjmp	.+0      	; 0xe04 <main+0x286>
     e04:	00 00       	nop
		_delay_us(100);
		UDR = 0x30;
     e06:	dc b8       	out	0x0c, r13	; 12
     e08:	8f e8       	ldi	r24, 0x8F	; 143
     e0a:	91 e0       	ldi	r25, 0x01	; 1
     e0c:	01 97       	sbiw	r24, 0x01	; 1
     e0e:	f1 f7       	brne	.-4      	; 0xe0c <main+0x28e>
     e10:	00 c0       	rjmp	.+0      	; 0xe12 <main+0x294>
     e12:	00 00       	nop
		_delay_us(100);
		UDR = 0x2c;
     e14:	5c b8       	out	0x0c, r5	; 12
     e16:	ef e8       	ldi	r30, 0x8F	; 143
     e18:	f1 e0       	ldi	r31, 0x01	; 1
     e1a:	31 97       	sbiw	r30, 0x01	; 1
     e1c:	f1 f7       	brne	.-4      	; 0xe1a <main+0x29c>
     e1e:	00 c0       	rjmp	.+0      	; 0xe20 <main+0x2a2>
     e20:	00 00       	nop
		_delay_us(100);
		UDR = 0x31;
     e22:	4c b8       	out	0x0c, r4	; 12
     e24:	8f e8       	ldi	r24, 0x8F	; 143
     e26:	91 e0       	ldi	r25, 0x01	; 1
     e28:	01 97       	sbiw	r24, 0x01	; 1
     e2a:	f1 f7       	brne	.-4      	; 0xe28 <main+0x2aa>
     e2c:	00 c0       	rjmp	.+0      	; 0xe2e <main+0x2b0>
     e2e:	00 00       	nop
		_delay_us(100);
		UDR = 0x43;
     e30:	93 e4       	ldi	r25, 0x43	; 67
     e32:	9c b9       	out	0x0c, r25	; 12
     e34:	ef e8       	ldi	r30, 0x8F	; 143
     e36:	f1 e0       	ldi	r31, 0x01	; 1
     e38:	31 97       	sbiw	r30, 0x01	; 1
     e3a:	f1 f7       	brne	.-4      	; 0xe38 <main+0x2ba>
     e3c:	00 c0       	rjmp	.+0      	; 0xe3e <main+0x2c0>
     e3e:	00 00       	nop
		_delay_us(100);
		UDR = 0x5d;
     e40:	cc b8       	out	0x0c, r12	; 12
     e42:	8f e8       	ldi	r24, 0x8F	; 143
     e44:	91 e0       	ldi	r25, 0x01	; 1
     e46:	01 97       	sbiw	r24, 0x01	; 1
     e48:	f1 f7       	brne	.-4      	; 0xe46 <main+0x2c8>
     e4a:	00 c0       	rjmp	.+0      	; 0xe4c <main+0x2ce>
     e4c:	00 00       	nop
		_delay_us(100);
				
	}
	
	if((*(abba+1)=='F')&&(*(abba+2)=='I'))
     e4e:	89 81       	ldd	r24, Y+1	; 0x01
     e50:	86 34       	cpi	r24, 0x46	; 70
     e52:	09 f0       	breq	.+2      	; 0xe56 <main+0x2d8>
     e54:	3e c0       	rjmp	.+124    	; 0xed2 <main+0x354>
     e56:	8a 81       	ldd	r24, Y+2	; 0x02
     e58:	89 34       	cpi	r24, 0x49	; 73
     e5a:	d9 f5       	brne	.+118    	; 0xed2 <main+0x354>
	{
		wdt_reset();
     e5c:	a8 95       	wdr
		UDR = 0x5b;
     e5e:	7c b8       	out	0x0c, r7	; 12
     e60:	ef e8       	ldi	r30, 0x8F	; 143
     e62:	f1 e0       	ldi	r31, 0x01	; 1
     e64:	31 97       	sbiw	r30, 0x01	; 1
     e66:	f1 f7       	brne	.-4      	; 0xe64 <main+0x2e6>
     e68:	00 c0       	rjmp	.+0      	; 0xe6a <main+0x2ec>
     e6a:	00 00       	nop
		_delay_us(100);
		UDR = 0x20;
     e6c:	6c b8       	out	0x0c, r6	; 12
     e6e:	8f e8       	ldi	r24, 0x8F	; 143
     e70:	91 e0       	ldi	r25, 0x01	; 1
     e72:	01 97       	sbiw	r24, 0x01	; 1
     e74:	f1 f7       	brne	.-4      	; 0xe72 <main+0x2f4>
     e76:	00 c0       	rjmp	.+0      	; 0xe78 <main+0x2fa>
     e78:	00 00       	nop
	    _delay_us(100);
		UDR = 0x30;
     e7a:	dc b8       	out	0x0c, r13	; 12
     e7c:	ef e8       	ldi	r30, 0x8F	; 143
     e7e:	f1 e0       	ldi	r31, 0x01	; 1
     e80:	31 97       	sbiw	r30, 0x01	; 1
     e82:	f1 f7       	brne	.-4      	; 0xe80 <main+0x302>
     e84:	00 c0       	rjmp	.+0      	; 0xe86 <main+0x308>
     e86:	00 00       	nop
		_delay_us(100);
		UDR = 0x2c;
     e88:	5c b8       	out	0x0c, r5	; 12
     e8a:	8f e8       	ldi	r24, 0x8F	; 143
     e8c:	91 e0       	ldi	r25, 0x01	; 1
     e8e:	01 97       	sbiw	r24, 0x01	; 1
     e90:	f1 f7       	brne	.-4      	; 0xe8e <main+0x310>
     e92:	00 c0       	rjmp	.+0      	; 0xe94 <main+0x316>
     e94:	00 00       	nop
		_delay_us(100);
		UDR = 0x32;
     e96:	82 e3       	ldi	r24, 0x32	; 50
     e98:	8c b9       	out	0x0c, r24	; 12
     e9a:	ef e8       	ldi	r30, 0x8F	; 143
     e9c:	f1 e0       	ldi	r31, 0x01	; 1
     e9e:	31 97       	sbiw	r30, 0x01	; 1
     ea0:	f1 f7       	brne	.-4      	; 0xe9e <main+0x320>
     ea2:	00 c0       	rjmp	.+0      	; 0xea4 <main+0x326>
     ea4:	00 00       	nop
		_delay_us(100);
		UDR = 0x2c;
     ea6:	5c b8       	out	0x0c, r5	; 12
     ea8:	8f e8       	ldi	r24, 0x8F	; 143
     eaa:	91 e0       	ldi	r25, 0x01	; 1
     eac:	01 97       	sbiw	r24, 0x01	; 1
     eae:	f1 f7       	brne	.-4      	; 0xeac <main+0x32e>
     eb0:	00 c0       	rjmp	.+0      	; 0xeb2 <main+0x334>
     eb2:	00 00       	nop
		_delay_us(100);
		UDR = 'E';
     eb4:	85 e4       	ldi	r24, 0x45	; 69
     eb6:	8c b9       	out	0x0c, r24	; 12
     eb8:	ef e8       	ldi	r30, 0x8F	; 143
     eba:	f1 e0       	ldi	r31, 0x01	; 1
     ebc:	31 97       	sbiw	r30, 0x01	; 1
     ebe:	f1 f7       	brne	.-4      	; 0xebc <main+0x33e>
     ec0:	00 c0       	rjmp	.+0      	; 0xec2 <main+0x344>
     ec2:	00 00       	nop
		_delay_us(100);
		UDR = 0x5d;
     ec4:	cc b8       	out	0x0c, r12	; 12
     ec6:	8f e8       	ldi	r24, 0x8F	; 143
     ec8:	91 e0       	ldi	r25, 0x01	; 1
     eca:	01 97       	sbiw	r24, 0x01	; 1
     ecc:	f1 f7       	brne	.-4      	; 0xeca <main+0x34c>
     ece:	00 c0       	rjmp	.+0      	; 0xed0 <main+0x352>
     ed0:	00 00       	nop
	}
//	_delay_ms(50);



if((*(abba+1)=='R')&&(*(abba+2)=='C'))   //Reset DM9000 03.02.2021
     ed2:	89 81       	ldd	r24, Y+1	; 0x01
     ed4:	82 35       	cpi	r24, 0x52	; 82
     ed6:	49 f5       	brne	.+82     	; 0xf2a <main+0x3ac>
     ed8:	8a 81       	ldd	r24, Y+2	; 0x02
     eda:	83 34       	cpi	r24, 0x43	; 67
     edc:	31 f5       	brne	.+76     	; 0xf2a <main+0x3ac>
{
	wdt_reset();
     ede:	a8 95       	wdr
		UDR = 0x5b;
     ee0:	7c b8       	out	0x0c, r7	; 12
     ee2:	ef e8       	ldi	r30, 0x8F	; 143
     ee4:	f1 e0       	ldi	r31, 0x01	; 1
     ee6:	31 97       	sbiw	r30, 0x01	; 1
     ee8:	f1 f7       	brne	.-4      	; 0xee6 <main+0x368>
     eea:	00 c0       	rjmp	.+0      	; 0xeec <main+0x36e>
     eec:	00 00       	nop
		_delay_us(100);
		UDR = 0x20;
     eee:	6c b8       	out	0x0c, r6	; 12
     ef0:	8f e8       	ldi	r24, 0x8F	; 143
     ef2:	91 e0       	ldi	r25, 0x01	; 1
     ef4:	01 97       	sbiw	r24, 0x01	; 1
     ef6:	f1 f7       	brne	.-4      	; 0xef4 <main+0x376>
     ef8:	00 c0       	rjmp	.+0      	; 0xefa <main+0x37c>
     efa:	00 00       	nop
		_delay_us(100);
		UDR = 0x30;
     efc:	dc b8       	out	0x0c, r13	; 12
     efe:	ef e8       	ldi	r30, 0x8F	; 143
     f00:	f1 e0       	ldi	r31, 0x01	; 1
     f02:	31 97       	sbiw	r30, 0x01	; 1
     f04:	f1 f7       	brne	.-4      	; 0xf02 <main+0x384>
     f06:	00 c0       	rjmp	.+0      	; 0xf08 <main+0x38a>
     f08:	00 00       	nop
		_delay_us(100);
		UDR = 0x5d;
     f0a:	cc b8       	out	0x0c, r12	; 12
     f0c:	8f e8       	ldi	r24, 0x8F	; 143
     f0e:	91 e0       	ldi	r25, 0x01	; 1
     f10:	01 97       	sbiw	r24, 0x01	; 1
     f12:	f1 f7       	brne	.-4      	; 0xf10 <main+0x392>
     f14:	00 c0       	rjmp	.+0      	; 0xf16 <main+0x398>
     f16:	00 00       	nop
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f18:	9f ef       	ldi	r25, 0xFF	; 255
     f1a:	e3 e2       	ldi	r30, 0x23	; 35
     f1c:	f4 ef       	ldi	r31, 0xF4	; 244
     f1e:	91 50       	subi	r25, 0x01	; 1
     f20:	e0 40       	sbci	r30, 0x00	; 0
     f22:	f0 40       	sbci	r31, 0x00	; 0
     f24:	e1 f7       	brne	.-8      	; 0xf1e <main+0x3a0>
     f26:	00 c0       	rjmp	.+0      	; 0xf28 <main+0x3aa>
     f28:	00 00       	nop

	
	
	
	
	if((*(abba+1)=='S')&&(*(abba+2)=='F'))
     f2a:	89 81       	ldd	r24, Y+1	; 0x01
     f2c:	83 35       	cpi	r24, 0x53	; 83
     f2e:	09 f0       	breq	.+2      	; 0xf32 <main+0x3b4>
     f30:	a3 c0       	rjmp	.+326    	; 0x1078 <main+0x4fa>
     f32:	8a 81       	ldd	r24, Y+2	; 0x02
     f34:	86 34       	cpi	r24, 0x46	; 70
     f36:	09 f0       	breq	.+2      	; 0xf3a <main+0x3bc>
     f38:	9f c0       	rjmp	.+318    	; 0x1078 <main+0x4fa>
	{
		wdt_reset();
     f3a:	a8 95       	wdr
		
	
		if((*(abba+4)=='1')&&(flag_start==0))
     f3c:	8c 81       	ldd	r24, Y+4	; 0x04
     f3e:	81 33       	cpi	r24, 0x31	; 49
     f40:	19 f5       	brne	.+70     	; 0xf88 <main+0x40a>
     f42:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <flag_start>
     f46:	81 11       	cpse	r24, r1
     f48:	0c 94 51 13 	jmp	0x26a2	; 0x26a2 <main+0x1b24>
		{
		wdt_reset();
     f4c:	a8 95       	wdr
		
		
					
		UDR = 0x5b;
     f4e:	7c b8       	out	0x0c, r7	; 12
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f50:	8f e8       	ldi	r24, 0x8F	; 143
     f52:	91 e0       	ldi	r25, 0x01	; 1
     f54:	01 97       	sbiw	r24, 0x01	; 1
     f56:	f1 f7       	brne	.-4      	; 0xf54 <main+0x3d6>
     f58:	00 c0       	rjmp	.+0      	; 0xf5a <main+0x3dc>
     f5a:	00 00       	nop
		_delay_us(100);
		UDR = 0x20;
     f5c:	6c b8       	out	0x0c, r6	; 12
     f5e:	ef e8       	ldi	r30, 0x8F	; 143
     f60:	f1 e0       	ldi	r31, 0x01	; 1
     f62:	31 97       	sbiw	r30, 0x01	; 1
     f64:	f1 f7       	brne	.-4      	; 0xf62 <main+0x3e4>
     f66:	00 c0       	rjmp	.+0      	; 0xf68 <main+0x3ea>
     f68:	00 00       	nop
		_delay_us(100);
		UDR = 0x30;
     f6a:	dc b8       	out	0x0c, r13	; 12
     f6c:	8f e8       	ldi	r24, 0x8F	; 143
     f6e:	91 e0       	ldi	r25, 0x01	; 1
     f70:	01 97       	sbiw	r24, 0x01	; 1
     f72:	f1 f7       	brne	.-4      	; 0xf70 <main+0x3f2>
     f74:	00 c0       	rjmp	.+0      	; 0xf76 <main+0x3f8>
     f76:	00 00       	nop
		_delay_us(100);
		UDR = 0x5d;
     f78:	cc b8       	out	0x0c, r12	; 12
     f7a:	ef e8       	ldi	r30, 0x8F	; 143
     f7c:	f1 e0       	ldi	r31, 0x01	; 1
     f7e:	31 97       	sbiw	r30, 0x01	; 1
     f80:	f1 f7       	brne	.-4      	; 0xf7e <main+0x400>
     f82:	00 c0       	rjmp	.+0      	; 0xf84 <main+0x406>
     f84:	00 00       	nop
				_delay_us(100);
				
				
				PORTA |= 1<<PORTA4;
		*/	
				continue;
     f86:	22 cf       	rjmp	.-444    	; 0xdcc <main+0x24e>
											
		}
		if((*(abba+4)=='1')&&(flag_start!=0))
     f88:	8c 81       	ldd	r24, Y+4	; 0x04
     f8a:	81 33       	cpi	r24, 0x31	; 49
     f8c:	19 f5       	brne	.+70     	; 0xfd4 <main+0x456>
     f8e:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <flag_start>
     f92:	88 23       	and	r24, r24
     f94:	11 f4       	brne	.+4      	; 0xf9a <main+0x41c>
     f96:	0c 94 5f 13 	jmp	0x26be	; 0x26be <main+0x1b40>
		{
			wdt_reset();
     f9a:	a8 95       	wdr
		
		   
		
			UDR = 0x5b;
     f9c:	7c b8       	out	0x0c, r7	; 12
     f9e:	8f e8       	ldi	r24, 0x8F	; 143
     fa0:	91 e0       	ldi	r25, 0x01	; 1
     fa2:	01 97       	sbiw	r24, 0x01	; 1
     fa4:	f1 f7       	brne	.-4      	; 0xfa2 <main+0x424>
     fa6:	00 c0       	rjmp	.+0      	; 0xfa8 <main+0x42a>
     fa8:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
     faa:	6c b8       	out	0x0c, r6	; 12
     fac:	ef e8       	ldi	r30, 0x8F	; 143
     fae:	f1 e0       	ldi	r31, 0x01	; 1
     fb0:	31 97       	sbiw	r30, 0x01	; 1
     fb2:	f1 f7       	brne	.-4      	; 0xfb0 <main+0x432>
     fb4:	00 c0       	rjmp	.+0      	; 0xfb6 <main+0x438>
     fb6:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
     fb8:	dc b8       	out	0x0c, r13	; 12
     fba:	8f e8       	ldi	r24, 0x8F	; 143
     fbc:	91 e0       	ldi	r25, 0x01	; 1
     fbe:	01 97       	sbiw	r24, 0x01	; 1
     fc0:	f1 f7       	brne	.-4      	; 0xfbe <main+0x440>
     fc2:	00 c0       	rjmp	.+0      	; 0xfc4 <main+0x446>
     fc4:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
     fc6:	cc b8       	out	0x0c, r12	; 12
     fc8:	ef e8       	ldi	r30, 0x8F	; 143
     fca:	f1 e0       	ldi	r31, 0x01	; 1
     fcc:	31 97       	sbiw	r30, 0x01	; 1
     fce:	f1 f7       	brne	.-4      	; 0xfcc <main+0x44e>
     fd0:	00 c0       	rjmp	.+0      	; 0xfd2 <main+0x454>
     fd2:	00 00       	nop
			//_delay_us(100);
			//UDR = 0x5d;
			//_delay_us(100);
		}
		
		if((*(abba+4)=='0')&&(flag_start==1))
     fd4:	8c 81       	ldd	r24, Y+4	; 0x04
     fd6:	80 33       	cpi	r24, 0x30	; 48
     fd8:	51 f5       	brne	.+84     	; 0x102e <main+0x4b0>
     fda:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <flag_start>
     fde:	81 30       	cpi	r24, 0x01	; 1
     fe0:	11 f0       	breq	.+4      	; 0xfe6 <main+0x468>
     fe2:	0c 94 58 13 	jmp	0x26b0	; 0x26b0 <main+0x1b32>
		{
			wdt_reset();
     fe6:	a8 95       	wdr
			while(i2c_done==1);
     fe8:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <i2c_done>
     fec:	81 30       	cpi	r24, 0x01	; 1
     fee:	e1 f3       	breq	.-8      	; 0xfe8 <main+0x46a>
		//	PORTD &= ~bmBIT3;
			
			flag_start=0;
     ff0:	10 92 33 01 	sts	0x0133, r1	; 0x800133 <flag_start>
			_delay_us(3);
			PORTB |= 1<<PORTB4;
			_delay_us(3);
	*/		
			
			UDR = 0x5b;
     ff4:	7c b8       	out	0x0c, r7	; 12
     ff6:	8f e8       	ldi	r24, 0x8F	; 143
     ff8:	91 e0       	ldi	r25, 0x01	; 1
     ffa:	01 97       	sbiw	r24, 0x01	; 1
     ffc:	f1 f7       	brne	.-4      	; 0xffa <main+0x47c>
     ffe:	00 c0       	rjmp	.+0      	; 0x1000 <main+0x482>
    1000:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    1002:	6c b8       	out	0x0c, r6	; 12
    1004:	ef e8       	ldi	r30, 0x8F	; 143
    1006:	f1 e0       	ldi	r31, 0x01	; 1
    1008:	31 97       	sbiw	r30, 0x01	; 1
    100a:	f1 f7       	brne	.-4      	; 0x1008 <main+0x48a>
    100c:	00 c0       	rjmp	.+0      	; 0x100e <main+0x490>
    100e:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1010:	dc b8       	out	0x0c, r13	; 12
    1012:	8f e8       	ldi	r24, 0x8F	; 143
    1014:	91 e0       	ldi	r25, 0x01	; 1
    1016:	01 97       	sbiw	r24, 0x01	; 1
    1018:	f1 f7       	brne	.-4      	; 0x1016 <main+0x498>
    101a:	00 c0       	rjmp	.+0      	; 0x101c <main+0x49e>
    101c:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    101e:	cc b8       	out	0x0c, r12	; 12
    1020:	ef e8       	ldi	r30, 0x8F	; 143
    1022:	f1 e0       	ldi	r31, 0x01	; 1
    1024:	31 97       	sbiw	r30, 0x01	; 1
    1026:	f1 f7       	brne	.-4      	; 0x1024 <main+0x4a6>
    1028:	00 c0       	rjmp	.+0      	; 0x102a <main+0x4ac>
    102a:	00 00       	nop
			//UDR = 0x30;
			//_delay_us(100);
			//UDR = 0x5d;
			//_delay_us(100);
			
			continue;
    102c:	cf ce       	rjmp	.-610    	; 0xdcc <main+0x24e>
			
		} else
		if((*(abba+4)=='0')&&(flag_start!=1))
    102e:	8c 81       	ldd	r24, Y+4	; 0x04
    1030:	80 33       	cpi	r24, 0x30	; 48
    1032:	11 f5       	brne	.+68     	; 0x1078 <main+0x4fa>
    1034:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <flag_start>
    1038:	81 30       	cpi	r24, 0x01	; 1
    103a:	f1 f0       	breq	.+60     	; 0x1078 <main+0x4fa>
		{
			wdt_reset();
    103c:	a8 95       	wdr
			
			
			UDR = 0x5b;
    103e:	7c b8       	out	0x0c, r7	; 12
    1040:	8f e8       	ldi	r24, 0x8F	; 143
    1042:	91 e0       	ldi	r25, 0x01	; 1
    1044:	01 97       	sbiw	r24, 0x01	; 1
    1046:	f1 f7       	brne	.-4      	; 0x1044 <main+0x4c6>
    1048:	00 c0       	rjmp	.+0      	; 0x104a <main+0x4cc>
    104a:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    104c:	6c b8       	out	0x0c, r6	; 12
    104e:	ef e8       	ldi	r30, 0x8F	; 143
    1050:	f1 e0       	ldi	r31, 0x01	; 1
    1052:	31 97       	sbiw	r30, 0x01	; 1
    1054:	f1 f7       	brne	.-4      	; 0x1052 <main+0x4d4>
    1056:	00 c0       	rjmp	.+0      	; 0x1058 <main+0x4da>
    1058:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    105a:	dc b8       	out	0x0c, r13	; 12
    105c:	8f e8       	ldi	r24, 0x8F	; 143
    105e:	91 e0       	ldi	r25, 0x01	; 1
    1060:	01 97       	sbiw	r24, 0x01	; 1
    1062:	f1 f7       	brne	.-4      	; 0x1060 <main+0x4e2>
    1064:	00 c0       	rjmp	.+0      	; 0x1066 <main+0x4e8>
    1066:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    1068:	cc b8       	out	0x0c, r12	; 12
    106a:	ef e8       	ldi	r30, 0x8F	; 143
    106c:	f1 e0       	ldi	r31, 0x01	; 1
    106e:	31 97       	sbiw	r30, 0x01	; 1
    1070:	f1 f7       	brne	.-4      	; 0x106e <main+0x4f0>
    1072:	00 c0       	rjmp	.+0      	; 0x1074 <main+0x4f6>
    1074:	00 00       	nop
			//_delay_us(100);
			//UDR = 0x5d;
			//_delay_us(100);
						
			
			continue;
    1076:	aa ce       	rjmp	.-684    	; 0xdcc <main+0x24e>
			
		}
	}
	
	
	if((*(abba+1)=='S')&&(*(abba+2)=='T'))
    1078:	89 81       	ldd	r24, Y+1	; 0x01
    107a:	83 35       	cpi	r24, 0x53	; 83
    107c:	09 f0       	breq	.+2      	; 0x1080 <main+0x502>
    107e:	78 c2       	rjmp	.+1264   	; 0x1570 <main+0x9f2>
    1080:	8a 81       	ldd	r24, Y+2	; 0x02
    1082:	84 35       	cpi	r24, 0x54	; 84
    1084:	09 f0       	breq	.+2      	; 0x1088 <main+0x50a>
    1086:	74 c2       	rjmp	.+1256   	; 0x1570 <main+0x9f2>
	{
		wdt_reset();		
    1088:	a8 95       	wdr
		if(*(abba+4)=='W')
    108a:	8c 81       	ldd	r24, Y+4	; 0x04
    108c:	87 35       	cpi	r24, 0x57	; 87
    108e:	09 f0       	breq	.+2      	; 0x1092 <main+0x514>
    1090:	a3 c0       	rjmp	.+326    	; 0x11d8 <main+0x65a>
		{
			wdt_reset();
    1092:	a8 95       	wdr
			UDR = 0x5b;
    1094:	7c b8       	out	0x0c, r7	; 12
    1096:	8f e8       	ldi	r24, 0x8F	; 143
    1098:	91 e0       	ldi	r25, 0x01	; 1
    109a:	01 97       	sbiw	r24, 0x01	; 1
    109c:	f1 f7       	brne	.-4      	; 0x109a <main+0x51c>
    109e:	00 c0       	rjmp	.+0      	; 0x10a0 <main+0x522>
    10a0:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    10a2:	6c b8       	out	0x0c, r6	; 12
    10a4:	ef e8       	ldi	r30, 0x8F	; 143
    10a6:	f1 e0       	ldi	r31, 0x01	; 1
    10a8:	31 97       	sbiw	r30, 0x01	; 1
    10aa:	f1 f7       	brne	.-4      	; 0x10a8 <main+0x52a>
    10ac:	00 c0       	rjmp	.+0      	; 0x10ae <main+0x530>
    10ae:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    10b0:	dc b8       	out	0x0c, r13	; 12
    10b2:	8f e8       	ldi	r24, 0x8F	; 143
    10b4:	91 e0       	ldi	r25, 0x01	; 1
    10b6:	01 97       	sbiw	r24, 0x01	; 1
    10b8:	f1 f7       	brne	.-4      	; 0x10b6 <main+0x538>
    10ba:	00 c0       	rjmp	.+0      	; 0x10bc <main+0x53e>
    10bc:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    10be:	cc b8       	out	0x0c, r12	; 12
			
			if(num_byte==0x0b)
    10c0:	30 91 32 01 	lds	r19, 0x0132	; 0x800132 <num_byte>
    10c4:	3b 30       	cpi	r19, 0x0B	; 11
    10c6:	a1 f5       	brne	.+104    	; 0x1130 <main+0x5b2>
			{
				wdt_reset();
    10c8:	a8 95       	wdr
				t_dec=(abba[6]-0x30)*1000+(abba[7]-0x30)*100+(abba[8]-0x30)*10+(abba[9]-0x30);
    10ca:	4e 81       	ldd	r20, Y+6	; 0x06
    10cc:	6f 81       	ldd	r22, Y+7	; 0x07
    10ce:	88 85       	ldd	r24, Y+8	; 0x08
    10d0:	29 85       	ldd	r18, Y+9	; 0x09
    10d2:	50 e0       	ldi	r21, 0x00	; 0
    10d4:	40 53       	subi	r20, 0x30	; 48
    10d6:	51 09       	sbc	r21, r1
    10d8:	4a 9d       	mul	r20, r10
    10da:	f0 01       	movw	r30, r0
    10dc:	4b 9d       	mul	r20, r11
    10de:	f0 0d       	add	r31, r0
    10e0:	5a 9d       	mul	r21, r10
    10e2:	f0 0d       	add	r31, r0
    10e4:	11 24       	eor	r1, r1
    10e6:	70 e0       	ldi	r23, 0x00	; 0
    10e8:	60 53       	subi	r22, 0x30	; 48
    10ea:	71 09       	sbc	r23, r1
    10ec:	94 e6       	ldi	r25, 0x64	; 100
    10ee:	96 9f       	mul	r25, r22
    10f0:	a0 01       	movw	r20, r0
    10f2:	97 9f       	mul	r25, r23
    10f4:	50 0d       	add	r21, r0
    10f6:	11 24       	eor	r1, r1
    10f8:	4e 0f       	add	r20, r30
    10fa:	5f 1f       	adc	r21, r31
    10fc:	90 e0       	ldi	r25, 0x00	; 0
    10fe:	c0 97       	sbiw	r24, 0x30	; 48
    1100:	bc 01       	movw	r22, r24
    1102:	66 0f       	add	r22, r22
    1104:	77 1f       	adc	r23, r23
    1106:	88 0f       	add	r24, r24
    1108:	99 1f       	adc	r25, r25
    110a:	88 0f       	add	r24, r24
    110c:	99 1f       	adc	r25, r25
    110e:	88 0f       	add	r24, r24
    1110:	99 1f       	adc	r25, r25
    1112:	86 0f       	add	r24, r22
    1114:	97 1f       	adc	r25, r23
    1116:	84 0f       	add	r24, r20
    1118:	95 1f       	adc	r25, r21
    111a:	42 2f       	mov	r20, r18
    111c:	50 e0       	ldi	r21, 0x00	; 0
    111e:	40 53       	subi	r20, 0x30	; 48
    1120:	51 09       	sbc	r21, r1
    1122:	84 0f       	add	r24, r20
    1124:	95 1f       	adc	r25, r21
    1126:	90 93 51 01 	sts	0x0151, r25	; 0x800151 <t_dec+0x1>
    112a:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <t_dec>
    112e:	44 c0       	rjmp	.+136    	; 0x11b8 <main+0x63a>
			}
			if(num_byte==0x0a)
    1130:	3a 30       	cpi	r19, 0x0A	; 10
    1132:	31 f5       	brne	.+76     	; 0x1180 <main+0x602>
			{
				wdt_reset();
    1134:	a8 95       	wdr
				t_dec=(abba[6]-0x30)*100+(abba[7]-0x30)*10+(abba[8]-0x30);
    1136:	6e 81       	ldd	r22, Y+6	; 0x06
    1138:	8f 81       	ldd	r24, Y+7	; 0x07
    113a:	28 85       	ldd	r18, Y+8	; 0x08
    113c:	70 e0       	ldi	r23, 0x00	; 0
    113e:	60 53       	subi	r22, 0x30	; 48
    1140:	71 09       	sbc	r23, r1
    1142:	94 e6       	ldi	r25, 0x64	; 100
    1144:	96 9f       	mul	r25, r22
    1146:	a0 01       	movw	r20, r0
    1148:	97 9f       	mul	r25, r23
    114a:	50 0d       	add	r21, r0
    114c:	11 24       	eor	r1, r1
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	c0 97       	sbiw	r24, 0x30	; 48
    1152:	bc 01       	movw	r22, r24
    1154:	66 0f       	add	r22, r22
    1156:	77 1f       	adc	r23, r23
    1158:	88 0f       	add	r24, r24
    115a:	99 1f       	adc	r25, r25
    115c:	88 0f       	add	r24, r24
    115e:	99 1f       	adc	r25, r25
    1160:	88 0f       	add	r24, r24
    1162:	99 1f       	adc	r25, r25
    1164:	86 0f       	add	r24, r22
    1166:	97 1f       	adc	r25, r23
    1168:	84 0f       	add	r24, r20
    116a:	95 1f       	adc	r25, r21
    116c:	30 e0       	ldi	r19, 0x00	; 0
    116e:	20 53       	subi	r18, 0x30	; 48
    1170:	31 09       	sbc	r19, r1
    1172:	82 0f       	add	r24, r18
    1174:	93 1f       	adc	r25, r19
    1176:	90 93 51 01 	sts	0x0151, r25	; 0x800151 <t_dec+0x1>
    117a:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <t_dec>
    117e:	26 c0       	rjmp	.+76     	; 0x11cc <main+0x64e>
			}
			if(num_byte==0x09)
    1180:	39 30       	cpi	r19, 0x09	; 9
    1182:	d1 f4       	brne	.+52     	; 0x11b8 <main+0x63a>
			{
				wdt_reset();
    1184:	a8 95       	wdr
				t_dec=(abba[6]-0x30)*10+(abba[7]-0x30);
    1186:	8e 81       	ldd	r24, Y+6	; 0x06
    1188:	2f 81       	ldd	r18, Y+7	; 0x07
    118a:	90 e0       	ldi	r25, 0x00	; 0
    118c:	c0 97       	sbiw	r24, 0x30	; 48
    118e:	ac 01       	movw	r20, r24
    1190:	44 0f       	add	r20, r20
    1192:	55 1f       	adc	r21, r21
    1194:	88 0f       	add	r24, r24
    1196:	99 1f       	adc	r25, r25
    1198:	88 0f       	add	r24, r24
    119a:	99 1f       	adc	r25, r25
    119c:	88 0f       	add	r24, r24
    119e:	99 1f       	adc	r25, r25
    11a0:	84 0f       	add	r24, r20
    11a2:	95 1f       	adc	r25, r21
    11a4:	30 e0       	ldi	r19, 0x00	; 0
    11a6:	20 53       	subi	r18, 0x30	; 48
    11a8:	31 09       	sbc	r19, r1
    11aa:	82 0f       	add	r24, r18
    11ac:	93 1f       	adc	r25, r19
    11ae:	90 93 51 01 	sts	0x0151, r25	; 0x800151 <t_dec+0x1>
    11b2:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <t_dec>
    11b6:	0a c0       	rjmp	.+20     	; 0x11cc <main+0x64e>
			}
			if(num_byte==0x08)
    11b8:	38 30       	cpi	r19, 0x08	; 8
    11ba:	41 f4       	brne	.+16     	; 0x11cc <main+0x64e>
			{
				wdt_reset();
    11bc:	a8 95       	wdr
				t_dec=(abba[6]-0x30);
    11be:	8e 81       	ldd	r24, Y+6	; 0x06
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	c0 97       	sbiw	r24, 0x30	; 48
    11c4:	90 93 51 01 	sts	0x0151, r25	; 0x800151 <t_dec+0x1>
    11c8:	80 93 50 01 	sts	0x0150, r24	; 0x800150 <t_dec>
			}
			SetTim(t_dec);
    11cc:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <t_dec>
    11d0:	90 91 51 01 	lds	r25, 0x0151	; 0x800151 <t_dec+0x1>
    11d4:	0e 94 b4 03 	call	0x768	; 0x768 <SetTim>
		}
		
		if(*(abba+4)=='S')
    11d8:	8c 81       	ldd	r24, Y+4	; 0x04
    11da:	83 35       	cpi	r24, 0x53	; 83
    11dc:	f9 f4       	brne	.+62     	; 0x121c <main+0x69e>
		{
			wdt_reset();
    11de:	a8 95       	wdr
			eeprom_write_word(&time_dec, t_dec);
    11e0:	60 91 50 01 	lds	r22, 0x0150	; 0x800150 <t_dec>
    11e4:	70 91 51 01 	lds	r23, 0x0151	; 0x800151 <t_dec+0x1>
    11e8:	81 e0       	ldi	r24, 0x01	; 1
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	0e 94 95 13 	call	0x272a	; 0x272a <eeprom_write_word>
			UDR = 0x5b;
    11f0:	7c b8       	out	0x0c, r7	; 12
    11f2:	ef e8       	ldi	r30, 0x8F	; 143
    11f4:	f1 e0       	ldi	r31, 0x01	; 1
    11f6:	31 97       	sbiw	r30, 0x01	; 1
    11f8:	f1 f7       	brne	.-4      	; 0x11f6 <main+0x678>
    11fa:	00 c0       	rjmp	.+0      	; 0x11fc <main+0x67e>
    11fc:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    11fe:	6c b8       	out	0x0c, r6	; 12
    1200:	8f e8       	ldi	r24, 0x8F	; 143
    1202:	91 e0       	ldi	r25, 0x01	; 1
    1204:	01 97       	sbiw	r24, 0x01	; 1
    1206:	f1 f7       	brne	.-4      	; 0x1204 <main+0x686>
    1208:	00 c0       	rjmp	.+0      	; 0x120a <main+0x68c>
    120a:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    120c:	dc b8       	out	0x0c, r13	; 12
    120e:	ef e8       	ldi	r30, 0x8F	; 143
    1210:	f1 e0       	ldi	r31, 0x01	; 1
    1212:	31 97       	sbiw	r30, 0x01	; 1
    1214:	f1 f7       	brne	.-4      	; 0x1212 <main+0x694>
    1216:	00 c0       	rjmp	.+0      	; 0x1218 <main+0x69a>
    1218:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    121a:	cc b8       	out	0x0c, r12	; 12
			
		}
		
		
		if(*(abba+4)=='R')
    121c:	8c 81       	ldd	r24, Y+4	; 0x04
    121e:	82 35       	cpi	r24, 0x52	; 82
    1220:	09 f0       	breq	.+2      	; 0x1224 <main+0x6a6>
    1222:	a6 c1       	rjmp	.+844    	; 0x1570 <main+0x9f2>
		{
			wdt_reset();
    1224:	a8 95       	wdr
		//	while(i2c_done==1);
			UDR = 0x5b;
    1226:	7c b8       	out	0x0c, r7	; 12
    1228:	8f e8       	ldi	r24, 0x8F	; 143
    122a:	91 e0       	ldi	r25, 0x01	; 1
    122c:	01 97       	sbiw	r24, 0x01	; 1
    122e:	f1 f7       	brne	.-4      	; 0x122c <main+0x6ae>
    1230:	00 c0       	rjmp	.+0      	; 0x1232 <main+0x6b4>
    1232:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    1234:	6c b8       	out	0x0c, r6	; 12
    1236:	ef e8       	ldi	r30, 0x8F	; 143
    1238:	f1 e0       	ldi	r31, 0x01	; 1
    123a:	31 97       	sbiw	r30, 0x01	; 1
    123c:	f1 f7       	brne	.-4      	; 0x123a <main+0x6bc>
    123e:	00 c0       	rjmp	.+0      	; 0x1240 <main+0x6c2>
    1240:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1242:	dc b8       	out	0x0c, r13	; 12
    1244:	8f e8       	ldi	r24, 0x8F	; 143
    1246:	91 e0       	ldi	r25, 0x01	; 1
    1248:	01 97       	sbiw	r24, 0x01	; 1
    124a:	f1 f7       	brne	.-4      	; 0x1248 <main+0x6ca>
    124c:	00 c0       	rjmp	.+0      	; 0x124e <main+0x6d0>
    124e:	00 00       	nop
			_delay_us(100);
			UDR = 0x2c;
    1250:	5c b8       	out	0x0c, r5	; 12
    1252:	ef e8       	ldi	r30, 0x8F	; 143
    1254:	f1 e0       	ldi	r31, 0x01	; 1
    1256:	31 97       	sbiw	r30, 0x01	; 1
    1258:	f1 f7       	brne	.-4      	; 0x1256 <main+0x6d8>
    125a:	00 c0       	rjmp	.+0      	; 0x125c <main+0x6de>
    125c:	00 00       	nop
						_delay_us(100);
			t=t_dec/1000;
    125e:	20 91 50 01 	lds	r18, 0x0150	; 0x800150 <t_dec>
    1262:	30 91 51 01 	lds	r19, 0x0151	; 0x800151 <t_dec+0x1>
    1266:	36 95       	lsr	r19
    1268:	27 95       	ror	r18
    126a:	36 95       	lsr	r19
    126c:	27 95       	ror	r18
    126e:	36 95       	lsr	r19
    1270:	27 95       	ror	r18
    1272:	a5 ec       	ldi	r26, 0xC5	; 197
    1274:	b0 e2       	ldi	r27, 0x20	; 32
    1276:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <__umulhisi3>
    127a:	92 95       	swap	r25
    127c:	82 95       	swap	r24
    127e:	8f 70       	andi	r24, 0x0F	; 15
    1280:	89 27       	eor	r24, r25
    1282:	9f 70       	andi	r25, 0x0F	; 15
    1284:	89 27       	eor	r24, r25
    1286:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <t>
			if(t!=0)
    128a:	00 97       	sbiw	r24, 0x00	; 0
    128c:	49 f0       	breq	.+18     	; 0x12a0 <main+0x722>
			{
				wdt_reset();
    128e:	a8 95       	wdr
				UDR = t+0x30;
    1290:	80 5d       	subi	r24, 0xD0	; 208
    1292:	8c b9       	out	0x0c, r24	; 12
    1294:	8f eb       	ldi	r24, 0xBF	; 191
    1296:	92 e1       	ldi	r25, 0x12	; 18
    1298:	01 97       	sbiw	r24, 0x01	; 1
    129a:	f1 f7       	brne	.-4      	; 0x1298 <main+0x71a>
    129c:	00 c0       	rjmp	.+0      	; 0x129e <main+0x720>
    129e:	00 00       	nop
				_delay_us(1200);
			}
			t=(t_dec%1000)/100;
    12a0:	40 91 50 01 	lds	r20, 0x0150	; 0x800150 <t_dec>
    12a4:	50 91 51 01 	lds	r21, 0x0151	; 0x800151 <t_dec+0x1>
    12a8:	9a 01       	movw	r18, r20
    12aa:	36 95       	lsr	r19
    12ac:	27 95       	ror	r18
    12ae:	36 95       	lsr	r19
    12b0:	27 95       	ror	r18
    12b2:	36 95       	lsr	r19
    12b4:	27 95       	ror	r18
    12b6:	a5 ec       	ldi	r26, 0xC5	; 197
    12b8:	b0 e2       	ldi	r27, 0x20	; 32
    12ba:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <__umulhisi3>
    12be:	92 95       	swap	r25
    12c0:	82 95       	swap	r24
    12c2:	8f 70       	andi	r24, 0x0F	; 15
    12c4:	89 27       	eor	r24, r25
    12c6:	9f 70       	andi	r25, 0x0F	; 15
    12c8:	89 27       	eor	r24, r25
    12ca:	8a 9d       	mul	r24, r10
    12cc:	90 01       	movw	r18, r0
    12ce:	8b 9d       	mul	r24, r11
    12d0:	30 0d       	add	r19, r0
    12d2:	9a 9d       	mul	r25, r10
    12d4:	30 0d       	add	r19, r0
    12d6:	11 24       	eor	r1, r1
    12d8:	fa 01       	movw	r30, r20
    12da:	e2 1b       	sub	r30, r18
    12dc:	f3 0b       	sbc	r31, r19
    12de:	9f 01       	movw	r18, r30
    12e0:	36 95       	lsr	r19
    12e2:	27 95       	ror	r18
    12e4:	36 95       	lsr	r19
    12e6:	27 95       	ror	r18
    12e8:	ab e7       	ldi	r26, 0x7B	; 123
    12ea:	b4 e1       	ldi	r27, 0x14	; 20
    12ec:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <__umulhisi3>
    12f0:	96 95       	lsr	r25
    12f2:	87 95       	ror	r24
    12f4:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <t>

			if((t!=0)||(t_dec/1000!=0))
    12f8:	81 11       	cpse	r24, r1
    12fa:	07 c0       	rjmp	.+14     	; 0x130a <main+0x78c>
    12fc:	20 91 50 01 	lds	r18, 0x0150	; 0x800150 <t_dec>
    1300:	30 91 51 01 	lds	r19, 0x0151	; 0x800151 <t_dec+0x1>
    1304:	28 3e       	cpi	r18, 0xE8	; 232
    1306:	33 40       	sbci	r19, 0x03	; 3
    1308:	48 f0       	brcs	.+18     	; 0x131c <main+0x79e>
			{
				wdt_reset();
    130a:	a8 95       	wdr
				UDR = t+0x30;
    130c:	80 5d       	subi	r24, 0xD0	; 208
    130e:	8c b9       	out	0x0c, r24	; 12
    1310:	8f eb       	ldi	r24, 0xBF	; 191
    1312:	92 e1       	ldi	r25, 0x12	; 18
    1314:	01 97       	sbiw	r24, 0x01	; 1
    1316:	f1 f7       	brne	.-4      	; 0x1314 <main+0x796>
    1318:	00 c0       	rjmp	.+0      	; 0x131a <main+0x79c>
    131a:	00 00       	nop
				_delay_us(1200);
			}

			t=((t_dec%1000)%100)/10;
    131c:	40 91 50 01 	lds	r20, 0x0150	; 0x800150 <t_dec>
    1320:	50 91 51 01 	lds	r21, 0x0151	; 0x800151 <t_dec+0x1>
    1324:	9a 01       	movw	r18, r20
    1326:	36 95       	lsr	r19
    1328:	27 95       	ror	r18
    132a:	36 95       	lsr	r19
    132c:	27 95       	ror	r18
    132e:	36 95       	lsr	r19
    1330:	27 95       	ror	r18
    1332:	a5 ec       	ldi	r26, 0xC5	; 197
    1334:	b0 e2       	ldi	r27, 0x20	; 32
    1336:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <__umulhisi3>
    133a:	92 95       	swap	r25
    133c:	82 95       	swap	r24
    133e:	8f 70       	andi	r24, 0x0F	; 15
    1340:	89 27       	eor	r24, r25
    1342:	9f 70       	andi	r25, 0x0F	; 15
    1344:	89 27       	eor	r24, r25
    1346:	8a 9d       	mul	r24, r10
    1348:	90 01       	movw	r18, r0
    134a:	8b 9d       	mul	r24, r11
    134c:	30 0d       	add	r19, r0
    134e:	9a 9d       	mul	r25, r10
    1350:	30 0d       	add	r19, r0
    1352:	11 24       	eor	r1, r1
    1354:	42 1b       	sub	r20, r18
    1356:	53 0b       	sbc	r21, r19
    1358:	9a 01       	movw	r18, r20
    135a:	36 95       	lsr	r19
    135c:	27 95       	ror	r18
    135e:	36 95       	lsr	r19
    1360:	27 95       	ror	r18
    1362:	ab e7       	ldi	r26, 0x7B	; 123
    1364:	b4 e1       	ldi	r27, 0x14	; 20
    1366:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <__umulhisi3>
    136a:	96 95       	lsr	r25
    136c:	87 95       	ror	r24
    136e:	64 e6       	ldi	r22, 0x64	; 100
    1370:	68 9f       	mul	r22, r24
    1372:	90 01       	movw	r18, r0
    1374:	69 9f       	mul	r22, r25
    1376:	30 0d       	add	r19, r0
    1378:	11 24       	eor	r1, r1
    137a:	fa 01       	movw	r30, r20
    137c:	e2 1b       	sub	r30, r18
    137e:	f3 0b       	sbc	r31, r19
    1380:	9f 01       	movw	r18, r30
    1382:	ad ec       	ldi	r26, 0xCD	; 205
    1384:	bc ec       	ldi	r27, 0xCC	; 204
    1386:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <__umulhisi3>
    138a:	fc 01       	movw	r30, r24
    138c:	f6 95       	lsr	r31
    138e:	e7 95       	ror	r30
    1390:	f6 95       	lsr	r31
    1392:	e7 95       	ror	r30
    1394:	f6 95       	lsr	r31
    1396:	e7 95       	ror	r30
    1398:	e0 93 2c 01 	sts	0x012C, r30	; 0x80012c <t>

			if((t!=0)||((t_dec%1000)/100!=0)||(t_dec/1000!=0))
    139c:	e1 11       	cpse	r30, r1
    139e:	28 c0       	rjmp	.+80     	; 0x13f0 <main+0x872>
    13a0:	40 91 50 01 	lds	r20, 0x0150	; 0x800150 <t_dec>
    13a4:	50 91 51 01 	lds	r21, 0x0151	; 0x800151 <t_dec+0x1>
    13a8:	9a 01       	movw	r18, r20
    13aa:	36 95       	lsr	r19
    13ac:	27 95       	ror	r18
    13ae:	36 95       	lsr	r19
    13b0:	27 95       	ror	r18
    13b2:	36 95       	lsr	r19
    13b4:	27 95       	ror	r18
    13b6:	a5 ec       	ldi	r26, 0xC5	; 197
    13b8:	b0 e2       	ldi	r27, 0x20	; 32
    13ba:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <__umulhisi3>
    13be:	92 95       	swap	r25
    13c0:	82 95       	swap	r24
    13c2:	8f 70       	andi	r24, 0x0F	; 15
    13c4:	89 27       	eor	r24, r25
    13c6:	9f 70       	andi	r25, 0x0F	; 15
    13c8:	89 27       	eor	r24, r25
    13ca:	8a 9d       	mul	r24, r10
    13cc:	90 01       	movw	r18, r0
    13ce:	8b 9d       	mul	r24, r11
    13d0:	30 0d       	add	r19, r0
    13d2:	9a 9d       	mul	r25, r10
    13d4:	30 0d       	add	r19, r0
    13d6:	11 24       	eor	r1, r1
    13d8:	42 1b       	sub	r20, r18
    13da:	53 0b       	sbc	r21, r19
    13dc:	44 36       	cpi	r20, 0x64	; 100
    13de:	51 05       	cpc	r21, r1
    13e0:	38 f4       	brcc	.+14     	; 0x13f0 <main+0x872>
    13e2:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <t_dec>
    13e6:	90 91 51 01 	lds	r25, 0x0151	; 0x800151 <t_dec+0x1>
    13ea:	88 3e       	cpi	r24, 0xE8	; 232
    13ec:	93 40       	sbci	r25, 0x03	; 3
    13ee:	48 f0       	brcs	.+18     	; 0x1402 <main+0x884>
			{
				wdt_reset();
    13f0:	a8 95       	wdr
				UDR = t+0x30;
    13f2:	e0 5d       	subi	r30, 0xD0	; 208
    13f4:	ec b9       	out	0x0c, r30	; 12
    13f6:	8f eb       	ldi	r24, 0xBF	; 191
    13f8:	92 e1       	ldi	r25, 0x12	; 18
    13fa:	01 97       	sbiw	r24, 0x01	; 1
    13fc:	f1 f7       	brne	.-4      	; 0x13fa <main+0x87c>
    13fe:	00 c0       	rjmp	.+0      	; 0x1400 <main+0x882>
    1400:	00 00       	nop
				_delay_us(1200);
			}

			t=((t_dec%1000)%100)%10;
    1402:	e0 91 50 01 	lds	r30, 0x0150	; 0x800150 <t_dec>
    1406:	f0 91 51 01 	lds	r31, 0x0151	; 0x800151 <t_dec+0x1>
    140a:	9f 01       	movw	r18, r30
    140c:	36 95       	lsr	r19
    140e:	27 95       	ror	r18
    1410:	36 95       	lsr	r19
    1412:	27 95       	ror	r18
    1414:	36 95       	lsr	r19
    1416:	27 95       	ror	r18
    1418:	a5 ec       	ldi	r26, 0xC5	; 197
    141a:	b0 e2       	ldi	r27, 0x20	; 32
    141c:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <__umulhisi3>
    1420:	92 95       	swap	r25
    1422:	82 95       	swap	r24
    1424:	8f 70       	andi	r24, 0x0F	; 15
    1426:	89 27       	eor	r24, r25
    1428:	9f 70       	andi	r25, 0x0F	; 15
    142a:	89 27       	eor	r24, r25
    142c:	8a 9d       	mul	r24, r10
    142e:	90 01       	movw	r18, r0
    1430:	8b 9d       	mul	r24, r11
    1432:	30 0d       	add	r19, r0
    1434:	9a 9d       	mul	r25, r10
    1436:	30 0d       	add	r19, r0
    1438:	11 24       	eor	r1, r1
    143a:	e2 1b       	sub	r30, r18
    143c:	f3 0b       	sbc	r31, r19
    143e:	9f 01       	movw	r18, r30
    1440:	36 95       	lsr	r19
    1442:	27 95       	ror	r18
    1444:	36 95       	lsr	r19
    1446:	27 95       	ror	r18
    1448:	ab e7       	ldi	r26, 0x7B	; 123
    144a:	b4 e1       	ldi	r27, 0x14	; 20
    144c:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <__umulhisi3>
    1450:	96 95       	lsr	r25
    1452:	87 95       	ror	r24
    1454:	44 e6       	ldi	r20, 0x64	; 100
    1456:	48 9f       	mul	r20, r24
    1458:	90 01       	movw	r18, r0
    145a:	49 9f       	mul	r20, r25
    145c:	30 0d       	add	r19, r0
    145e:	11 24       	eor	r1, r1
    1460:	e2 1b       	sub	r30, r18
    1462:	f3 0b       	sbc	r31, r19
    1464:	9f 01       	movw	r18, r30
    1466:	ad ec       	ldi	r26, 0xCD	; 205
    1468:	bc ec       	ldi	r27, 0xCC	; 204
    146a:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <__umulhisi3>
    146e:	96 95       	lsr	r25
    1470:	87 95       	ror	r24
    1472:	96 95       	lsr	r25
    1474:	87 95       	ror	r24
    1476:	96 95       	lsr	r25
    1478:	87 95       	ror	r24
    147a:	9c 01       	movw	r18, r24
    147c:	22 0f       	add	r18, r18
    147e:	33 1f       	adc	r19, r19
    1480:	88 0f       	add	r24, r24
    1482:	99 1f       	adc	r25, r25
    1484:	88 0f       	add	r24, r24
    1486:	99 1f       	adc	r25, r25
    1488:	88 0f       	add	r24, r24
    148a:	99 1f       	adc	r25, r25
    148c:	82 0f       	add	r24, r18
    148e:	93 1f       	adc	r25, r19
    1490:	e8 1b       	sub	r30, r24
    1492:	f9 0b       	sbc	r31, r25
    1494:	e0 93 2c 01 	sts	0x012C, r30	; 0x80012c <t>

			if((t!=0)||((t_dec%1000)/100!=0)||(t_dec/1000!=0)||(((t_dec%1000)%100)/10))
    1498:	e1 11       	cpse	r30, r1
    149a:	5a c0       	rjmp	.+180    	; 0x1550 <main+0x9d2>
    149c:	40 91 50 01 	lds	r20, 0x0150	; 0x800150 <t_dec>
    14a0:	50 91 51 01 	lds	r21, 0x0151	; 0x800151 <t_dec+0x1>
    14a4:	9a 01       	movw	r18, r20
    14a6:	36 95       	lsr	r19
    14a8:	27 95       	ror	r18
    14aa:	36 95       	lsr	r19
    14ac:	27 95       	ror	r18
    14ae:	36 95       	lsr	r19
    14b0:	27 95       	ror	r18
    14b2:	a5 ec       	ldi	r26, 0xC5	; 197
    14b4:	b0 e2       	ldi	r27, 0x20	; 32
    14b6:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <__umulhisi3>
    14ba:	92 95       	swap	r25
    14bc:	82 95       	swap	r24
    14be:	8f 70       	andi	r24, 0x0F	; 15
    14c0:	89 27       	eor	r24, r25
    14c2:	9f 70       	andi	r25, 0x0F	; 15
    14c4:	89 27       	eor	r24, r25
    14c6:	8a 9d       	mul	r24, r10
    14c8:	90 01       	movw	r18, r0
    14ca:	8b 9d       	mul	r24, r11
    14cc:	30 0d       	add	r19, r0
    14ce:	9a 9d       	mul	r25, r10
    14d0:	30 0d       	add	r19, r0
    14d2:	11 24       	eor	r1, r1
    14d4:	42 1b       	sub	r20, r18
    14d6:	53 0b       	sbc	r21, r19
    14d8:	44 36       	cpi	r20, 0x64	; 100
    14da:	51 05       	cpc	r21, r1
    14dc:	c8 f5       	brcc	.+114    	; 0x1550 <main+0x9d2>
    14de:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <t_dec>
    14e2:	90 91 51 01 	lds	r25, 0x0151	; 0x800151 <t_dec+0x1>
    14e6:	88 3e       	cpi	r24, 0xE8	; 232
    14e8:	93 40       	sbci	r25, 0x03	; 3
    14ea:	90 f5       	brcc	.+100    	; 0x1550 <main+0x9d2>
    14ec:	40 91 50 01 	lds	r20, 0x0150	; 0x800150 <t_dec>
    14f0:	50 91 51 01 	lds	r21, 0x0151	; 0x800151 <t_dec+0x1>
    14f4:	9a 01       	movw	r18, r20
    14f6:	36 95       	lsr	r19
    14f8:	27 95       	ror	r18
    14fa:	36 95       	lsr	r19
    14fc:	27 95       	ror	r18
    14fe:	36 95       	lsr	r19
    1500:	27 95       	ror	r18
    1502:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <__umulhisi3>
    1506:	92 95       	swap	r25
    1508:	82 95       	swap	r24
    150a:	8f 70       	andi	r24, 0x0F	; 15
    150c:	89 27       	eor	r24, r25
    150e:	9f 70       	andi	r25, 0x0F	; 15
    1510:	89 27       	eor	r24, r25
    1512:	8a 9d       	mul	r24, r10
    1514:	90 01       	movw	r18, r0
    1516:	8b 9d       	mul	r24, r11
    1518:	30 0d       	add	r19, r0
    151a:	9a 9d       	mul	r25, r10
    151c:	30 0d       	add	r19, r0
    151e:	11 24       	eor	r1, r1
    1520:	42 1b       	sub	r20, r18
    1522:	53 0b       	sbc	r21, r19
    1524:	9a 01       	movw	r18, r20
    1526:	36 95       	lsr	r19
    1528:	27 95       	ror	r18
    152a:	36 95       	lsr	r19
    152c:	27 95       	ror	r18
    152e:	ab e7       	ldi	r26, 0x7B	; 123
    1530:	b4 e1       	ldi	r27, 0x14	; 20
    1532:	0e 94 6b 13 	call	0x26d6	; 0x26d6 <__umulhisi3>
    1536:	96 95       	lsr	r25
    1538:	87 95       	ror	r24
    153a:	64 e6       	ldi	r22, 0x64	; 100
    153c:	68 9f       	mul	r22, r24
    153e:	90 01       	movw	r18, r0
    1540:	69 9f       	mul	r22, r25
    1542:	30 0d       	add	r19, r0
    1544:	11 24       	eor	r1, r1
    1546:	42 1b       	sub	r20, r18
    1548:	53 0b       	sbc	r21, r19
    154a:	4a 30       	cpi	r20, 0x0A	; 10
    154c:	51 05       	cpc	r21, r1
    154e:	48 f0       	brcs	.+18     	; 0x1562 <main+0x9e4>
			{
				wdt_reset();
    1550:	a8 95       	wdr
				UDR = t+0x30;
    1552:	e0 5d       	subi	r30, 0xD0	; 208
    1554:	ec b9       	out	0x0c, r30	; 12
    1556:	8f eb       	ldi	r24, 0xBF	; 191
    1558:	92 e1       	ldi	r25, 0x12	; 18
    155a:	01 97       	sbiw	r24, 0x01	; 1
    155c:	f1 f7       	brne	.-4      	; 0x155a <main+0x9dc>
    155e:	00 c0       	rjmp	.+0      	; 0x1560 <main+0x9e2>
    1560:	00 00       	nop
				_delay_us(1200);
			}

			//preobrasovat t_dec w stroku!
			UDR = 0x5d;
    1562:	cc b8       	out	0x0c, r12	; 12
    1564:	ef e8       	ldi	r30, 0x8F	; 143
    1566:	f1 e0       	ldi	r31, 0x01	; 1
    1568:	31 97       	sbiw	r30, 0x01	; 1
    156a:	f1 f7       	brne	.-4      	; 0x1568 <main+0x9ea>
    156c:	00 c0       	rjmp	.+0      	; 0x156e <main+0x9f0>
    156e:	00 00       	nop
			_delay_us(100);			
		}
		
	}
	
	if((*(abba+1)=='R')&&(*(abba+2)=='I'))
    1570:	89 81       	ldd	r24, Y+1	; 0x01
    1572:	82 35       	cpi	r24, 0x52	; 82
    1574:	91 f4       	brne	.+36     	; 0x159a <main+0xa1c>
    1576:	8a 81       	ldd	r24, Y+2	; 0x02
    1578:	89 34       	cpi	r24, 0x49	; 73
    157a:	79 f4       	brne	.+30     	; 0x159a <main+0xa1c>
	{
		wdt_reset();
    157c:	a8 95       	wdr
    157e:	e2 e6       	ldi	r30, 0x62	; 98
    1580:	f0 e0       	ldi	r31, 0x00	; 0
		//while(i2c_done==1);
		u8 i;
		for(i=0;i<64;i++)
		{
			wdt_reset();
    1582:	a8 95       	wdr
			UDR = info[i];
    1584:	81 91       	ld	r24, Z+
    1586:	8c b9       	out	0x0c, r24	; 12
    1588:	8f e8       	ldi	r24, 0x8F	; 143
    158a:	91 e0       	ldi	r25, 0x01	; 1
    158c:	01 97       	sbiw	r24, 0x01	; 1
    158e:	f1 f7       	brne	.-4      	; 0x158c <main+0xa0e>
    1590:	00 c0       	rjmp	.+0      	; 0x1592 <main+0xa14>
    1592:	00 00       	nop
	if((*(abba+1)=='R')&&(*(abba+2)=='I'))
	{
		wdt_reset();
		//while(i2c_done==1);
		u8 i;
		for(i=0;i<64;i++)
    1594:	ee 16       	cp	r14, r30
    1596:	ff 06       	cpc	r15, r31
    1598:	a1 f7       	brne	.-24     	; 0x1582 <main+0xa04>
			_delay_us(100);			
		}
		
	}
	
	if((*(abba+1)=='S')&&(*(abba+2)=='U'))
    159a:	89 81       	ldd	r24, Y+1	; 0x01
    159c:	83 35       	cpi	r24, 0x53	; 83
    159e:	09 f0       	breq	.+2      	; 0x15a2 <main+0xa24>
    15a0:	60 c0       	rjmp	.+192    	; 0x1662 <main+0xae4>
    15a2:	8a 81       	ldd	r24, Y+2	; 0x02
    15a4:	85 35       	cpi	r24, 0x55	; 85
    15a6:	09 f0       	breq	.+2      	; 0x15aa <main+0xa2c>
    15a8:	5c c0       	rjmp	.+184    	; 0x1662 <main+0xae4>
	{
		wdt_reset();
    15aa:	a8 95       	wdr
		//while(i2c_done==1);
		if((*(abba+4)=='W')||(*(abba+4)=='S')||(*(abba+4)=='L'))
    15ac:	8c 81       	ldd	r24, Y+4	; 0x04
    15ae:	87 35       	cpi	r24, 0x57	; 87
    15b0:	31 f0       	breq	.+12     	; 0x15be <main+0xa40>
    15b2:	8c 81       	ldd	r24, Y+4	; 0x04
    15b4:	83 35       	cpi	r24, 0x53	; 83
    15b6:	19 f0       	breq	.+6      	; 0x15be <main+0xa40>
    15b8:	8c 81       	ldd	r24, Y+4	; 0x04
    15ba:	8c 34       	cpi	r24, 0x4C	; 76
    15bc:	09 f5       	brne	.+66     	; 0x1600 <main+0xa82>
		{
			wdt_reset();
    15be:	a8 95       	wdr
			UDR = 0x5b;
    15c0:	7c b8       	out	0x0c, r7	; 12
    15c2:	ef e8       	ldi	r30, 0x8F	; 143
    15c4:	f1 e0       	ldi	r31, 0x01	; 1
    15c6:	31 97       	sbiw	r30, 0x01	; 1
    15c8:	f1 f7       	brne	.-4      	; 0x15c6 <main+0xa48>
    15ca:	00 c0       	rjmp	.+0      	; 0x15cc <main+0xa4e>
    15cc:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    15ce:	6c b8       	out	0x0c, r6	; 12
    15d0:	8f e8       	ldi	r24, 0x8F	; 143
    15d2:	91 e0       	ldi	r25, 0x01	; 1
    15d4:	01 97       	sbiw	r24, 0x01	; 1
    15d6:	f1 f7       	brne	.-4      	; 0x15d4 <main+0xa56>
    15d8:	00 c0       	rjmp	.+0      	; 0x15da <main+0xa5c>
    15da:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    15dc:	dc b8       	out	0x0c, r13	; 12
    15de:	ef e8       	ldi	r30, 0x8F	; 143
    15e0:	f1 e0       	ldi	r31, 0x01	; 1
    15e2:	31 97       	sbiw	r30, 0x01	; 1
    15e4:	f1 f7       	brne	.-4      	; 0x15e2 <main+0xa64>
    15e6:	00 c0       	rjmp	.+0      	; 0x15e8 <main+0xa6a>
    15e8:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    15ea:	cc b8       	out	0x0c, r12	; 12
    15ec:	8f e8       	ldi	r24, 0x8F	; 143
    15ee:	91 e0       	ldi	r25, 0x01	; 1
    15f0:	01 97       	sbiw	r24, 0x01	; 1
    15f2:	f1 f7       	brne	.-4      	; 0x15f0 <main+0xa72>
    15f4:	00 c0       	rjmp	.+0      	; 0x15f6 <main+0xa78>
    15f6:	00 00       	nop
						_delay_us(100);
			sum_size=(*(abba+6)-0x30);			
    15f8:	8e 81       	ldd	r24, Y+6	; 0x06
    15fa:	80 53       	subi	r24, 0x30	; 48
    15fc:	80 93 31 01 	sts	0x0131, r24	; 0x800131 <sum_size>
		}
		if(*(abba+4)=='R')
    1600:	8c 81       	ldd	r24, Y+4	; 0x04
    1602:	82 35       	cpi	r24, 0x52	; 82
    1604:	71 f5       	brne	.+92     	; 0x1662 <main+0xae4>
		{
			wdt_reset();
    1606:	a8 95       	wdr
		//	while(i2c_done==1);
			UDR = 0x5b;
    1608:	7c b8       	out	0x0c, r7	; 12
    160a:	ef e8       	ldi	r30, 0x8F	; 143
    160c:	f1 e0       	ldi	r31, 0x01	; 1
    160e:	31 97       	sbiw	r30, 0x01	; 1
    1610:	f1 f7       	brne	.-4      	; 0x160e <main+0xa90>
    1612:	00 c0       	rjmp	.+0      	; 0x1614 <main+0xa96>
    1614:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    1616:	6c b8       	out	0x0c, r6	; 12
    1618:	8f e8       	ldi	r24, 0x8F	; 143
    161a:	91 e0       	ldi	r25, 0x01	; 1
    161c:	01 97       	sbiw	r24, 0x01	; 1
    161e:	f1 f7       	brne	.-4      	; 0x161c <main+0xa9e>
    1620:	00 c0       	rjmp	.+0      	; 0x1622 <main+0xaa4>
    1622:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1624:	dc b8       	out	0x0c, r13	; 12
    1626:	ef e8       	ldi	r30, 0x8F	; 143
    1628:	f1 e0       	ldi	r31, 0x01	; 1
    162a:	31 97       	sbiw	r30, 0x01	; 1
    162c:	f1 f7       	brne	.-4      	; 0x162a <main+0xaac>
    162e:	00 c0       	rjmp	.+0      	; 0x1630 <main+0xab2>
    1630:	00 00       	nop
			_delay_us(100);
			UDR = 0x2c;
    1632:	5c b8       	out	0x0c, r5	; 12
    1634:	8f e8       	ldi	r24, 0x8F	; 143
    1636:	91 e0       	ldi	r25, 0x01	; 1
    1638:	01 97       	sbiw	r24, 0x01	; 1
    163a:	f1 f7       	brne	.-4      	; 0x1638 <main+0xaba>
    163c:	00 c0       	rjmp	.+0      	; 0x163e <main+0xac0>
    163e:	00 00       	nop
			_delay_us(100);
			UDR=(sum_size+0x30);
    1640:	80 91 31 01 	lds	r24, 0x0131	; 0x800131 <sum_size>
    1644:	80 5d       	subi	r24, 0xD0	; 208
    1646:	8c b9       	out	0x0c, r24	; 12
    1648:	ef e8       	ldi	r30, 0x8F	; 143
    164a:	f1 e0       	ldi	r31, 0x01	; 1
    164c:	31 97       	sbiw	r30, 0x01	; 1
    164e:	f1 f7       	brne	.-4      	; 0x164c <main+0xace>
    1650:	00 c0       	rjmp	.+0      	; 0x1652 <main+0xad4>
    1652:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    1654:	cc b8       	out	0x0c, r12	; 12
    1656:	8f e8       	ldi	r24, 0x8F	; 143
    1658:	91 e0       	ldi	r25, 0x01	; 1
    165a:	01 97       	sbiw	r24, 0x01	; 1
    165c:	f1 f7       	brne	.-4      	; 0x165a <main+0xadc>
    165e:	00 c0       	rjmp	.+0      	; 0x1660 <main+0xae2>
    1660:	00 00       	nop
			_delay_us(100);						
		}
	}
	
	
	if((*(abba+1)=='S')&&(*(abba+2)=='I'))
    1662:	89 81       	ldd	r24, Y+1	; 0x01
    1664:	83 35       	cpi	r24, 0x53	; 83
    1666:	09 f0       	breq	.+2      	; 0x166a <main+0xaec>
    1668:	5a c0       	rjmp	.+180    	; 0x171e <main+0xba0>
    166a:	8a 81       	ldd	r24, Y+2	; 0x02
    166c:	89 34       	cpi	r24, 0x49	; 73
    166e:	09 f0       	breq	.+2      	; 0x1672 <main+0xaf4>
    1670:	56 c0       	rjmp	.+172    	; 0x171e <main+0xba0>
	{
		wdt_reset();
    1672:	a8 95       	wdr
		if(*(abba+4)=='W')
    1674:	8c 81       	ldd	r24, Y+4	; 0x04
    1676:	87 35       	cpi	r24, 0x57	; 87
    1678:	09 f5       	brne	.+66     	; 0x16bc <main+0xb3e>
		{
			wdt_reset();
    167a:	a8 95       	wdr
		//	while(i2c_done==1);
			UDR = 0x5b;
    167c:	7c b8       	out	0x0c, r7	; 12
    167e:	ef e8       	ldi	r30, 0x8F	; 143
    1680:	f1 e0       	ldi	r31, 0x01	; 1
    1682:	31 97       	sbiw	r30, 0x01	; 1
    1684:	f1 f7       	brne	.-4      	; 0x1682 <main+0xb04>
    1686:	00 c0       	rjmp	.+0      	; 0x1688 <main+0xb0a>
    1688:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    168a:	6c b8       	out	0x0c, r6	; 12
    168c:	8f e8       	ldi	r24, 0x8F	; 143
    168e:	91 e0       	ldi	r25, 0x01	; 1
    1690:	01 97       	sbiw	r24, 0x01	; 1
    1692:	f1 f7       	brne	.-4      	; 0x1690 <main+0xb12>
    1694:	00 c0       	rjmp	.+0      	; 0x1696 <main+0xb18>
    1696:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1698:	dc b8       	out	0x0c, r13	; 12
    169a:	ef e8       	ldi	r30, 0x8F	; 143
    169c:	f1 e0       	ldi	r31, 0x01	; 1
    169e:	31 97       	sbiw	r30, 0x01	; 1
    16a0:	f1 f7       	brne	.-4      	; 0x169e <main+0xb20>
    16a2:	00 c0       	rjmp	.+0      	; 0x16a4 <main+0xb26>
    16a4:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    16a6:	cc b8       	out	0x0c, r12	; 12
    16a8:	8f e8       	ldi	r24, 0x8F	; 143
    16aa:	91 e0       	ldi	r25, 0x01	; 1
    16ac:	01 97       	sbiw	r24, 0x01	; 1
    16ae:	f1 f7       	brne	.-4      	; 0x16ac <main+0xb2e>
    16b0:	00 c0       	rjmp	.+0      	; 0x16b2 <main+0xb34>
    16b2:	00 00       	nop
						_delay_us(100);
			i_port=(*(abba+6)-0x30);			
    16b4:	8e 81       	ldd	r24, Y+6	; 0x06
    16b6:	80 53       	subi	r24, 0x30	; 48
    16b8:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <i_port>
		}
		if(*(abba+4)=='R')
    16bc:	8c 81       	ldd	r24, Y+4	; 0x04
    16be:	82 35       	cpi	r24, 0x52	; 82
    16c0:	71 f5       	brne	.+92     	; 0x171e <main+0xba0>
		{
			wdt_reset();
    16c2:	a8 95       	wdr
		//	while(i2c_done==1);
			UDR = 0x5b;
    16c4:	7c b8       	out	0x0c, r7	; 12
    16c6:	ef e8       	ldi	r30, 0x8F	; 143
    16c8:	f1 e0       	ldi	r31, 0x01	; 1
    16ca:	31 97       	sbiw	r30, 0x01	; 1
    16cc:	f1 f7       	brne	.-4      	; 0x16ca <main+0xb4c>
    16ce:	00 c0       	rjmp	.+0      	; 0x16d0 <main+0xb52>
    16d0:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    16d2:	6c b8       	out	0x0c, r6	; 12
    16d4:	8f e8       	ldi	r24, 0x8F	; 143
    16d6:	91 e0       	ldi	r25, 0x01	; 1
    16d8:	01 97       	sbiw	r24, 0x01	; 1
    16da:	f1 f7       	brne	.-4      	; 0x16d8 <main+0xb5a>
    16dc:	00 c0       	rjmp	.+0      	; 0x16de <main+0xb60>
    16de:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    16e0:	dc b8       	out	0x0c, r13	; 12
    16e2:	ef e8       	ldi	r30, 0x8F	; 143
    16e4:	f1 e0       	ldi	r31, 0x01	; 1
    16e6:	31 97       	sbiw	r30, 0x01	; 1
    16e8:	f1 f7       	brne	.-4      	; 0x16e6 <main+0xb68>
    16ea:	00 c0       	rjmp	.+0      	; 0x16ec <main+0xb6e>
    16ec:	00 00       	nop
			_delay_us(100);
			UDR = 0x2c;
    16ee:	5c b8       	out	0x0c, r5	; 12
    16f0:	8f e8       	ldi	r24, 0x8F	; 143
    16f2:	91 e0       	ldi	r25, 0x01	; 1
    16f4:	01 97       	sbiw	r24, 0x01	; 1
    16f6:	f1 f7       	brne	.-4      	; 0x16f4 <main+0xb76>
    16f8:	00 c0       	rjmp	.+0      	; 0x16fa <main+0xb7c>
    16fa:	00 00       	nop
			_delay_us(100);
			UDR=(i_port+0x30);
    16fc:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <i_port>
    1700:	80 5d       	subi	r24, 0xD0	; 208
    1702:	8c b9       	out	0x0c, r24	; 12
    1704:	ef e8       	ldi	r30, 0x8F	; 143
    1706:	f1 e0       	ldi	r31, 0x01	; 1
    1708:	31 97       	sbiw	r30, 0x01	; 1
    170a:	f1 f7       	brne	.-4      	; 0x1708 <main+0xb8a>
    170c:	00 c0       	rjmp	.+0      	; 0x170e <main+0xb90>
    170e:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    1710:	cc b8       	out	0x0c, r12	; 12
    1712:	8f e8       	ldi	r24, 0x8F	; 143
    1714:	91 e0       	ldi	r25, 0x01	; 1
    1716:	01 97       	sbiw	r24, 0x01	; 1
    1718:	f1 f7       	brne	.-4      	; 0x1716 <main+0xb98>
    171a:	00 c0       	rjmp	.+0      	; 0x171c <main+0xb9e>
    171c:	00 00       	nop
		}
	}
	


	if((*(abba+1)=='S')&&(*(abba+2)=='S'))
    171e:	89 81       	ldd	r24, Y+1	; 0x01
    1720:	83 35       	cpi	r24, 0x53	; 83
    1722:	09 f0       	breq	.+2      	; 0x1726 <main+0xba8>
    1724:	dd c0       	rjmp	.+442    	; 0x18e0 <main+0xd62>
    1726:	8a 81       	ldd	r24, Y+2	; 0x02
    1728:	83 35       	cpi	r24, 0x53	; 83
    172a:	09 f0       	breq	.+2      	; 0x172e <main+0xbb0>
    172c:	d9 c0       	rjmp	.+434    	; 0x18e0 <main+0xd62>
	{
		u8 g=0;
		wdt_reset();
    172e:	a8 95       	wdr
		if(*(abba+4)=='W')
    1730:	8c 81       	ldd	r24, Y+4	; 0x04
    1732:	87 35       	cpi	r24, 0x57	; 87
    1734:	09 f0       	breq	.+2      	; 0x1738 <main+0xbba>
    1736:	7c c0       	rjmp	.+248    	; 0x1830 <main+0xcb2>
		{
			wdt_reset();
    1738:	a8 95       	wdr
		//	while(i2c_done==1);
			UDR = 0x5b;
    173a:	7c b8       	out	0x0c, r7	; 12
    173c:	ef e8       	ldi	r30, 0x8F	; 143
    173e:	f1 e0       	ldi	r31, 0x01	; 1
    1740:	31 97       	sbiw	r30, 0x01	; 1
    1742:	f1 f7       	brne	.-4      	; 0x1740 <main+0xbc2>
    1744:	00 c0       	rjmp	.+0      	; 0x1746 <main+0xbc8>
    1746:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    1748:	6c b8       	out	0x0c, r6	; 12
    174a:	8f e8       	ldi	r24, 0x8F	; 143
    174c:	91 e0       	ldi	r25, 0x01	; 1
    174e:	01 97       	sbiw	r24, 0x01	; 1
    1750:	f1 f7       	brne	.-4      	; 0x174e <main+0xbd0>
    1752:	00 c0       	rjmp	.+0      	; 0x1754 <main+0xbd6>
    1754:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1756:	dc b8       	out	0x0c, r13	; 12
    1758:	ef e8       	ldi	r30, 0x8F	; 143
    175a:	f1 e0       	ldi	r31, 0x01	; 1
    175c:	31 97       	sbiw	r30, 0x01	; 1
    175e:	f1 f7       	brne	.-4      	; 0x175c <main+0xbde>
    1760:	00 c0       	rjmp	.+0      	; 0x1762 <main+0xbe4>
    1762:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    1764:	cc b8       	out	0x0c, r12	; 12
    1766:	8f e8       	ldi	r24, 0x8F	; 143
    1768:	91 e0       	ldi	r25, 0x01	; 1
    176a:	01 97       	sbiw	r24, 0x01	; 1
    176c:	f1 f7       	brne	.-4      	; 0x176a <main+0xbec>
    176e:	00 c0       	rjmp	.+0      	; 0x1770 <main+0xbf2>
    1770:	00 00       	nop
				case('f'): g_even=0xf; break;
			};
			
			*/
		
		switch(*(abba+7))
    1772:	8f 81       	ldd	r24, Y+7	; 0x07
    1774:	90 e0       	ldi	r25, 0x00	; 0
    1776:	fc 01       	movw	r30, r24
    1778:	f0 97       	sbiw	r30, 0x30	; 48
    177a:	e7 33       	cpi	r30, 0x37	; 55
    177c:	f1 05       	cpc	r31, r1
    177e:	70 f5       	brcc	.+92     	; 0x17dc <main+0xc5e>
    1780:	ef 59       	subi	r30, 0x9F	; 159
    1782:	ff 4f       	sbci	r31, 0xFF	; 255
    1784:	0c 94 65 13 	jmp	0x26ca	; 0x26ca <__tablejump2__>
		{
			case'7': g=0; break;
			case'6': g=1; break;
    1788:	81 e0       	ldi	r24, 0x01	; 1
    178a:	29 c0       	rjmp	.+82     	; 0x17de <main+0xc60>
			case'5': g=2; break;
    178c:	82 e0       	ldi	r24, 0x02	; 2
    178e:	27 c0       	rjmp	.+78     	; 0x17de <main+0xc60>
			case'4': g=3; break;
    1790:	83 e0       	ldi	r24, 0x03	; 3
    1792:	25 c0       	rjmp	.+74     	; 0x17de <main+0xc60>
			case'3': g=4; break;
    1794:	84 e0       	ldi	r24, 0x04	; 4
    1796:	23 c0       	rjmp	.+70     	; 0x17de <main+0xc60>
			case'2': g=5; break;
    1798:	85 e0       	ldi	r24, 0x05	; 5
    179a:	21 c0       	rjmp	.+66     	; 0x17de <main+0xc60>
			case'1': g=6; break;
    179c:	86 e0       	ldi	r24, 0x06	; 6
    179e:	1f c0       	rjmp	.+62     	; 0x17de <main+0xc60>
			case'0': g=7; break;
    17a0:	87 e0       	ldi	r24, 0x07	; 7
    17a2:	1d c0       	rjmp	.+58     	; 0x17de <main+0xc60>
			case'8': g=7; break;
    17a4:	87 e0       	ldi	r24, 0x07	; 7
    17a6:	1b c0       	rjmp	.+54     	; 0x17de <main+0xc60>
			case'9': g=7; break;
    17a8:	87 e0       	ldi	r24, 0x07	; 7
    17aa:	19 c0       	rjmp	.+50     	; 0x17de <main+0xc60>
			case('A'): g=7; break;
    17ac:	87 e0       	ldi	r24, 0x07	; 7
    17ae:	17 c0       	rjmp	.+46     	; 0x17de <main+0xc60>
			case('B'): g=7; break;
    17b0:	87 e0       	ldi	r24, 0x07	; 7
    17b2:	15 c0       	rjmp	.+42     	; 0x17de <main+0xc60>
			case('C'): g=7; break;
    17b4:	87 e0       	ldi	r24, 0x07	; 7
    17b6:	13 c0       	rjmp	.+38     	; 0x17de <main+0xc60>
			case('D'): g=7; break;
    17b8:	87 e0       	ldi	r24, 0x07	; 7
    17ba:	11 c0       	rjmp	.+34     	; 0x17de <main+0xc60>
			case('E'): g=7; break;
    17bc:	87 e0       	ldi	r24, 0x07	; 7
    17be:	0f c0       	rjmp	.+30     	; 0x17de <main+0xc60>
			case('F'): g=7; break;
    17c0:	87 e0       	ldi	r24, 0x07	; 7
    17c2:	0d c0       	rjmp	.+26     	; 0x17de <main+0xc60>
			case('a'): g=7; break;
    17c4:	87 e0       	ldi	r24, 0x07	; 7
    17c6:	0b c0       	rjmp	.+22     	; 0x17de <main+0xc60>
			case('b'): g=7; break;
    17c8:	87 e0       	ldi	r24, 0x07	; 7
    17ca:	09 c0       	rjmp	.+18     	; 0x17de <main+0xc60>
			case('c'): g=7; break;
    17cc:	87 e0       	ldi	r24, 0x07	; 7
    17ce:	07 c0       	rjmp	.+14     	; 0x17de <main+0xc60>
			case('d'): g=7; break;
    17d0:	87 e0       	ldi	r24, 0x07	; 7
    17d2:	05 c0       	rjmp	.+10     	; 0x17de <main+0xc60>
			case('e'): g=7; break;
    17d4:	87 e0       	ldi	r24, 0x07	; 7
    17d6:	03 c0       	rjmp	.+6      	; 0x17de <main+0xc60>
			case('f'): g=7; break;
    17d8:	87 e0       	ldi	r24, 0x07	; 7
    17da:	01 c0       	rjmp	.+2      	; 0x17de <main+0xc60>
	


	if((*(abba+1)=='S')&&(*(abba+2)=='S'))
	{
		u8 g=0;
    17dc:	80 e0       	ldi	r24, 0x00	; 0
			case('d'): g=7; break;
			case('e'): g=7; break;
			case('f'): g=7; break;
		};
		
		if(*(abba+6)=='0')
    17de:	9e 81       	ldd	r25, Y+6	; 0x06
    17e0:	90 33       	cpi	r25, 0x30	; 48
    17e2:	11 f4       	brne	.+4      	; 0x17e8 <main+0xc6a>
		{
		g_even=g;	
    17e4:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
		}
		if(*(abba+6)=='1')
    17e8:	9e 81       	ldd	r25, Y+6	; 0x06
    17ea:	91 33       	cpi	r25, 0x31	; 49
    17ec:	11 f4       	brne	.+4      	; 0x17f2 <main+0xc74>
		{
		g_odd=g;
    17ee:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
		}
		
			
			gain = g_even+((g_odd)<<3);
    17f2:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <g_odd>
    17f6:	98 2f       	mov	r25, r24
    17f8:	99 0f       	add	r25, r25
    17fa:	99 0f       	add	r25, r25
    17fc:	99 0f       	add	r25, r25
    17fe:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <g_even>
    1802:	89 0f       	add	r24, r25
    1804:	80 93 2b 01 	sts	0x012B, r24	; 0x80012b <gain>
			//gain=g_even;
			
			mc=0x80;
    1808:	80 e8       	ldi	r24, 0x80	; 128
    180a:	80 93 b5 07 	sts	0x07B5, r24	; 0x8007b5 <mc>
			i2c_done=1;
    180e:	81 e0       	ldi	r24, 0x01	; 1
    1810:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <i2c_done>
			twi_write_bytes(TWI_SLA, mc, 1, &gain);
    1814:	2b e2       	ldi	r18, 0x2B	; 43
    1816:	31 e0       	ldi	r19, 0x01	; 1
    1818:	41 e0       	ldi	r20, 0x01	; 1
    181a:	50 e0       	ldi	r21, 0x00	; 0
    181c:	60 e8       	ldi	r22, 0x80	; 128
    181e:	80 e1       	ldi	r24, 0x10	; 16
    1820:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <twi_write_bytes>
			i2c_done=0;
    1824:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <i2c_done>
    1828:	9a e1       	ldi	r25, 0x1A	; 26
    182a:	9a 95       	dec	r25
    182c:	f1 f7       	brne	.-4      	; 0x182a <main+0xcac>
    182e:	00 c0       	rjmp	.+0      	; 0x1830 <main+0xcb2>
			_delay_us(5);
			
		}
			
			if(*(abba+4)=='S')
    1830:	8c 81       	ldd	r24, Y+4	; 0x04
    1832:	83 35       	cpi	r24, 0x53	; 83
    1834:	29 f5       	brne	.+74     	; 0x1880 <main+0xd02>
			{
				wdt_reset();
    1836:	a8 95       	wdr
				//	while(i2c_done==1);
				eeprom_write_byte(_pgAin, gain);
    1838:	60 91 2b 01 	lds	r22, 0x012B	; 0x80012b <gain>
    183c:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
    1840:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
    1844:	0e 94 88 13 	call	0x2710	; 0x2710 <eeprom_write_byte>
				UDR = 0x5b;
    1848:	7c b8       	out	0x0c, r7	; 12
    184a:	ef e8       	ldi	r30, 0x8F	; 143
    184c:	f1 e0       	ldi	r31, 0x01	; 1
    184e:	31 97       	sbiw	r30, 0x01	; 1
    1850:	f1 f7       	brne	.-4      	; 0x184e <main+0xcd0>
    1852:	00 c0       	rjmp	.+0      	; 0x1854 <main+0xcd6>
    1854:	00 00       	nop
				_delay_us(100);
				UDR = 0x20;
    1856:	6c b8       	out	0x0c, r6	; 12
    1858:	8f e8       	ldi	r24, 0x8F	; 143
    185a:	91 e0       	ldi	r25, 0x01	; 1
    185c:	01 97       	sbiw	r24, 0x01	; 1
    185e:	f1 f7       	brne	.-4      	; 0x185c <main+0xcde>
    1860:	00 c0       	rjmp	.+0      	; 0x1862 <main+0xce4>
    1862:	00 00       	nop
				_delay_us(100);
				UDR = 0x30;
    1864:	dc b8       	out	0x0c, r13	; 12
    1866:	ef e8       	ldi	r30, 0x8F	; 143
    1868:	f1 e0       	ldi	r31, 0x01	; 1
    186a:	31 97       	sbiw	r30, 0x01	; 1
    186c:	f1 f7       	brne	.-4      	; 0x186a <main+0xcec>
    186e:	00 c0       	rjmp	.+0      	; 0x1870 <main+0xcf2>
    1870:	00 00       	nop
				_delay_us(100);
				UDR = 0x5d;
    1872:	cc b8       	out	0x0c, r12	; 12
    1874:	8f e8       	ldi	r24, 0x8F	; 143
    1876:	91 e0       	ldi	r25, 0x01	; 1
    1878:	01 97       	sbiw	r24, 0x01	; 1
    187a:	f1 f7       	brne	.-4      	; 0x1878 <main+0xcfa>
    187c:	00 c0       	rjmp	.+0      	; 0x187e <main+0xd00>
    187e:	00 00       	nop
				_delay_us(100);										
			
			}
		
		if(*(abba+4)=='R')
    1880:	8c 81       	ldd	r24, Y+4	; 0x04
    1882:	82 35       	cpi	r24, 0x52	; 82
    1884:	69 f5       	brne	.+90     	; 0x18e0 <main+0xd62>
		{
			wdt_reset();
    1886:	a8 95       	wdr
		//	while(i2c_done==1);
			UDR = 0x5b;
    1888:	7c b8       	out	0x0c, r7	; 12
    188a:	ef e8       	ldi	r30, 0x8F	; 143
    188c:	f1 e0       	ldi	r31, 0x01	; 1
    188e:	31 97       	sbiw	r30, 0x01	; 1
    1890:	f1 f7       	brne	.-4      	; 0x188e <main+0xd10>
    1892:	00 c0       	rjmp	.+0      	; 0x1894 <main+0xd16>
    1894:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    1896:	6c b8       	out	0x0c, r6	; 12
    1898:	8f e8       	ldi	r24, 0x8F	; 143
    189a:	91 e0       	ldi	r25, 0x01	; 1
    189c:	01 97       	sbiw	r24, 0x01	; 1
    189e:	f1 f7       	brne	.-4      	; 0x189c <main+0xd1e>
    18a0:	00 c0       	rjmp	.+0      	; 0x18a2 <main+0xd24>
    18a2:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    18a4:	dc b8       	out	0x0c, r13	; 12
    18a6:	ef e8       	ldi	r30, 0x8F	; 143
    18a8:	f1 e0       	ldi	r31, 0x01	; 1
    18aa:	31 97       	sbiw	r30, 0x01	; 1
    18ac:	f1 f7       	brne	.-4      	; 0x18aa <main+0xd2c>
    18ae:	00 c0       	rjmp	.+0      	; 0x18b0 <main+0xd32>
    18b0:	00 00       	nop
			_delay_us(100);
			UDR = 0x2c;
    18b2:	5c b8       	out	0x0c, r5	; 12
    18b4:	8f e8       	ldi	r24, 0x8F	; 143
    18b6:	91 e0       	ldi	r25, 0x01	; 1
    18b8:	01 97       	sbiw	r24, 0x01	; 1
    18ba:	f1 f7       	brne	.-4      	; 0x18b8 <main+0xd3a>
    18bc:	00 c0       	rjmp	.+0      	; 0x18be <main+0xd40>
    18be:	00 00       	nop
			_delay_us(100);
			//UDR=itoa(gain);
			//_pgAin=&gAin;
			//gain=eeprom_read_byte(_pgAin);
			UDR=gain;
    18c0:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <gain>
    18c4:	8c b9       	out	0x0c, r24	; 12
    18c6:	ef e8       	ldi	r30, 0x8F	; 143
    18c8:	f1 e0       	ldi	r31, 0x01	; 1
    18ca:	31 97       	sbiw	r30, 0x01	; 1
    18cc:	f1 f7       	brne	.-4      	; 0x18ca <main+0xd4c>
    18ce:	00 c0       	rjmp	.+0      	; 0x18d0 <main+0xd52>
    18d0:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    18d2:	cc b8       	out	0x0c, r12	; 12
    18d4:	8f e8       	ldi	r24, 0x8F	; 143
    18d6:	91 e0       	ldi	r25, 0x01	; 1
    18d8:	01 97       	sbiw	r24, 0x01	; 1
    18da:	f1 f7       	brne	.-4      	; 0x18d8 <main+0xd5a>
    18dc:	00 c0       	rjmp	.+0      	; 0x18de <main+0xd60>
    18de:	00 00       	nop
		}
	}
	
	
	
	if((*(abba+1)=='S')&&(*(abba+2)=='Z'))
    18e0:	89 81       	ldd	r24, Y+1	; 0x01
    18e2:	83 35       	cpi	r24, 0x53	; 83
    18e4:	09 f0       	breq	.+2      	; 0x18e8 <main+0xd6a>
    18e6:	60 c1       	rjmp	.+704    	; 0x1ba8 <main+0x102a>
    18e8:	8a 81       	ldd	r24, Y+2	; 0x02
    18ea:	8a 35       	cpi	r24, 0x5A	; 90
    18ec:	09 f0       	breq	.+2      	; 0x18f0 <main+0xd72>
    18ee:	5c c1       	rjmp	.+696    	; 0x1ba8 <main+0x102a>
	{
		u8 g=0;
		wdt_reset();
    18f0:	a8 95       	wdr
		if(*(abba+4)=='W')
    18f2:	8c 81       	ldd	r24, Y+4	; 0x04
    18f4:	87 35       	cpi	r24, 0x57	; 87
    18f6:	09 f0       	breq	.+2      	; 0x18fa <main+0xd7c>
    18f8:	ff c0       	rjmp	.+510    	; 0x1af8 <main+0xf7a>
		{
			wdt_reset();
    18fa:	a8 95       	wdr
		//	while(i2c_done==1);
			UDR = 0x5b;
    18fc:	7c b8       	out	0x0c, r7	; 12
    18fe:	ef e8       	ldi	r30, 0x8F	; 143
    1900:	f1 e0       	ldi	r31, 0x01	; 1
    1902:	31 97       	sbiw	r30, 0x01	; 1
    1904:	f1 f7       	brne	.-4      	; 0x1902 <main+0xd84>
    1906:	00 c0       	rjmp	.+0      	; 0x1908 <main+0xd8a>
    1908:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    190a:	6c b8       	out	0x0c, r6	; 12
    190c:	8f e8       	ldi	r24, 0x8F	; 143
    190e:	91 e0       	ldi	r25, 0x01	; 1
    1910:	01 97       	sbiw	r24, 0x01	; 1
    1912:	f1 f7       	brne	.-4      	; 0x1910 <main+0xd92>
    1914:	00 c0       	rjmp	.+0      	; 0x1916 <main+0xd98>
    1916:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1918:	dc b8       	out	0x0c, r13	; 12
    191a:	ef e8       	ldi	r30, 0x8F	; 143
    191c:	f1 e0       	ldi	r31, 0x01	; 1
    191e:	31 97       	sbiw	r30, 0x01	; 1
    1920:	f1 f7       	brne	.-4      	; 0x191e <main+0xda0>
    1922:	00 c0       	rjmp	.+0      	; 0x1924 <main+0xda6>
    1924:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    1926:	cc b8       	out	0x0c, r12	; 12
    1928:	8f e8       	ldi	r24, 0x8F	; 143
    192a:	91 e0       	ldi	r25, 0x01	; 1
    192c:	01 97       	sbiw	r24, 0x01	; 1
    192e:	f1 f7       	brne	.-4      	; 0x192c <main+0xdae>
    1930:	00 c0       	rjmp	.+0      	; 0x1932 <main+0xdb4>
    1932:	00 00       	nop
			_delay_us(100);
			
			
			
			switch(*(abba+6))
    1934:	8e 81       	ldd	r24, Y+6	; 0x06
    1936:	90 e0       	ldi	r25, 0x00	; 0
    1938:	fc 01       	movw	r30, r24
    193a:	f0 97       	sbiw	r30, 0x30	; 48
    193c:	e7 33       	cpi	r30, 0x37	; 55
    193e:	f1 05       	cpc	r31, r1
    1940:	08 f0       	brcs	.+2      	; 0x1944 <main+0xdc6>
    1942:	5a c0       	rjmp	.+180    	; 0x19f8 <main+0xe7a>
    1944:	e8 56       	subi	r30, 0x68	; 104
    1946:	ff 4f       	sbci	r31, 0xFF	; 255
    1948:	0c 94 65 13 	jmp	0x26ca	; 0x26ca <__tablejump2__>
			{
				case'0': g_odd=0; break;
    194c:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <g_odd>
    1950:	53 c0       	rjmp	.+166    	; 0x19f8 <main+0xe7a>
				case'1': g_odd=1; break;
    1952:	81 e0       	ldi	r24, 0x01	; 1
    1954:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    1958:	4f c0       	rjmp	.+158    	; 0x19f8 <main+0xe7a>
				case'2': g_odd=2; break;
    195a:	82 e0       	ldi	r24, 0x02	; 2
    195c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    1960:	4b c0       	rjmp	.+150    	; 0x19f8 <main+0xe7a>
				case'3': g_odd=3; break;
    1962:	83 e0       	ldi	r24, 0x03	; 3
    1964:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    1968:	47 c0       	rjmp	.+142    	; 0x19f8 <main+0xe7a>
				case'4': g_odd=4; break;
    196a:	84 e0       	ldi	r24, 0x04	; 4
    196c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    1970:	43 c0       	rjmp	.+134    	; 0x19f8 <main+0xe7a>
				case'5': g_odd=5; break;
    1972:	85 e0       	ldi	r24, 0x05	; 5
    1974:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    1978:	3f c0       	rjmp	.+126    	; 0x19f8 <main+0xe7a>
				case'6': g_odd=6; break;
    197a:	86 e0       	ldi	r24, 0x06	; 6
    197c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    1980:	3b c0       	rjmp	.+118    	; 0x19f8 <main+0xe7a>
				case'7': g_odd=7; break;
    1982:	87 e0       	ldi	r24, 0x07	; 7
    1984:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    1988:	37 c0       	rjmp	.+110    	; 0x19f8 <main+0xe7a>
				case'8': g_odd=8; break;
    198a:	88 e0       	ldi	r24, 0x08	; 8
    198c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    1990:	33 c0       	rjmp	.+102    	; 0x19f8 <main+0xe7a>
				case'9': g_odd=9; break;
    1992:	89 e0       	ldi	r24, 0x09	; 9
    1994:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    1998:	2f c0       	rjmp	.+94     	; 0x19f8 <main+0xe7a>
				case('A'): g_odd=0xa; break;
    199a:	8a e0       	ldi	r24, 0x0A	; 10
    199c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    19a0:	2b c0       	rjmp	.+86     	; 0x19f8 <main+0xe7a>
				case('B'): g_odd=0xb; break;
    19a2:	8b e0       	ldi	r24, 0x0B	; 11
    19a4:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    19a8:	27 c0       	rjmp	.+78     	; 0x19f8 <main+0xe7a>
				case('C'): g_odd=0xc; break;
    19aa:	8c e0       	ldi	r24, 0x0C	; 12
    19ac:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    19b0:	23 c0       	rjmp	.+70     	; 0x19f8 <main+0xe7a>
				case('D'): g_odd=0xd; break;
    19b2:	8d e0       	ldi	r24, 0x0D	; 13
    19b4:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    19b8:	1f c0       	rjmp	.+62     	; 0x19f8 <main+0xe7a>
				case('E'): g_odd=0xe; break;
    19ba:	8e e0       	ldi	r24, 0x0E	; 14
    19bc:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    19c0:	1b c0       	rjmp	.+54     	; 0x19f8 <main+0xe7a>
				case('F'): g_odd=0xf; break;
    19c2:	8f e0       	ldi	r24, 0x0F	; 15
    19c4:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    19c8:	17 c0       	rjmp	.+46     	; 0x19f8 <main+0xe7a>
				case('a'): g_odd=0xa; break;
    19ca:	8a e0       	ldi	r24, 0x0A	; 10
    19cc:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    19d0:	13 c0       	rjmp	.+38     	; 0x19f8 <main+0xe7a>
				case('b'): g_odd=0xb; break;
    19d2:	8b e0       	ldi	r24, 0x0B	; 11
    19d4:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    19d8:	0f c0       	rjmp	.+30     	; 0x19f8 <main+0xe7a>
				case('c'): g_odd=0xc; break;
    19da:	8c e0       	ldi	r24, 0x0C	; 12
    19dc:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    19e0:	0b c0       	rjmp	.+22     	; 0x19f8 <main+0xe7a>
				case('d'): g_odd=0xd; break;
    19e2:	8d e0       	ldi	r24, 0x0D	; 13
    19e4:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    19e8:	07 c0       	rjmp	.+14     	; 0x19f8 <main+0xe7a>
				case('e'): g_odd=0xe; break;
    19ea:	8e e0       	ldi	r24, 0x0E	; 14
    19ec:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    19f0:	03 c0       	rjmp	.+6      	; 0x19f8 <main+0xe7a>
				case('f'): g_odd=0xf; break;			
    19f2:	8f e0       	ldi	r24, 0x0F	; 15
    19f4:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
			};
			
			switch(*(abba+7))
    19f8:	8f 81       	ldd	r24, Y+7	; 0x07
    19fa:	90 e0       	ldi	r25, 0x00	; 0
    19fc:	fc 01       	movw	r30, r24
    19fe:	f0 97       	sbiw	r30, 0x30	; 48
    1a00:	e7 33       	cpi	r30, 0x37	; 55
    1a02:	f1 05       	cpc	r31, r1
    1a04:	08 f0       	brcs	.+2      	; 0x1a08 <main+0xe8a>
    1a06:	5a c0       	rjmp	.+180    	; 0x1abc <main+0xf3e>
    1a08:	e1 53       	subi	r30, 0x31	; 49
    1a0a:	ff 4f       	sbci	r31, 0xFF	; 255
    1a0c:	0c 94 65 13 	jmp	0x26ca	; 0x26ca <__tablejump2__>
			{
				case'0': g_even=0; break;
    1a10:	10 92 28 01 	sts	0x0128, r1	; 0x800128 <g_even>
    1a14:	53 c0       	rjmp	.+166    	; 0x1abc <main+0xf3e>
				case'1': g_even=1; break;
    1a16:	81 e0       	ldi	r24, 0x01	; 1
    1a18:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a1c:	4f c0       	rjmp	.+158    	; 0x1abc <main+0xf3e>
				case'2': g_even=2; break;
    1a1e:	82 e0       	ldi	r24, 0x02	; 2
    1a20:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a24:	4b c0       	rjmp	.+150    	; 0x1abc <main+0xf3e>
				case'3': g_even=3; break;
    1a26:	83 e0       	ldi	r24, 0x03	; 3
    1a28:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a2c:	47 c0       	rjmp	.+142    	; 0x1abc <main+0xf3e>
				case'4': g_even=4; break;
    1a2e:	84 e0       	ldi	r24, 0x04	; 4
    1a30:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a34:	43 c0       	rjmp	.+134    	; 0x1abc <main+0xf3e>
				case'5': g_even=5; break;
    1a36:	85 e0       	ldi	r24, 0x05	; 5
    1a38:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a3c:	3f c0       	rjmp	.+126    	; 0x1abc <main+0xf3e>
				case'6': g_even=6; break;
    1a3e:	86 e0       	ldi	r24, 0x06	; 6
    1a40:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a44:	3b c0       	rjmp	.+118    	; 0x1abc <main+0xf3e>
				case'7': g_even=7; break;
    1a46:	87 e0       	ldi	r24, 0x07	; 7
    1a48:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a4c:	37 c0       	rjmp	.+110    	; 0x1abc <main+0xf3e>
				case'8': g_even=8; break;
    1a4e:	88 e0       	ldi	r24, 0x08	; 8
    1a50:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a54:	33 c0       	rjmp	.+102    	; 0x1abc <main+0xf3e>
				case'9': g_even=9; break;
    1a56:	89 e0       	ldi	r24, 0x09	; 9
    1a58:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a5c:	2f c0       	rjmp	.+94     	; 0x1abc <main+0xf3e>
				case('A'): g_even=0xa; break;
    1a5e:	8a e0       	ldi	r24, 0x0A	; 10
    1a60:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a64:	2b c0       	rjmp	.+86     	; 0x1abc <main+0xf3e>
				case('B'): g_even=0xb; break;
    1a66:	8b e0       	ldi	r24, 0x0B	; 11
    1a68:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a6c:	27 c0       	rjmp	.+78     	; 0x1abc <main+0xf3e>
				case('C'): g_even=0xc; break;
    1a6e:	8c e0       	ldi	r24, 0x0C	; 12
    1a70:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a74:	23 c0       	rjmp	.+70     	; 0x1abc <main+0xf3e>
				case('D'): g_even=0xd; break;
    1a76:	8d e0       	ldi	r24, 0x0D	; 13
    1a78:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a7c:	1f c0       	rjmp	.+62     	; 0x1abc <main+0xf3e>
				case('E'): g_even=0xe; break;
    1a7e:	8e e0       	ldi	r24, 0x0E	; 14
    1a80:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a84:	1b c0       	rjmp	.+54     	; 0x1abc <main+0xf3e>
				case('F'): g_even=0xf; break;
    1a86:	8f e0       	ldi	r24, 0x0F	; 15
    1a88:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a8c:	17 c0       	rjmp	.+46     	; 0x1abc <main+0xf3e>
				case('a'): g_even=0xa; break;
    1a8e:	8a e0       	ldi	r24, 0x0A	; 10
    1a90:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a94:	13 c0       	rjmp	.+38     	; 0x1abc <main+0xf3e>
				case('b'): g_even=0xb; break;
    1a96:	8b e0       	ldi	r24, 0x0B	; 11
    1a98:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1a9c:	0f c0       	rjmp	.+30     	; 0x1abc <main+0xf3e>
				case('c'): g_even=0xc; break;
    1a9e:	8c e0       	ldi	r24, 0x0C	; 12
    1aa0:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1aa4:	0b c0       	rjmp	.+22     	; 0x1abc <main+0xf3e>
				case('d'): g_even=0xd; break;
    1aa6:	8d e0       	ldi	r24, 0x0D	; 13
    1aa8:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1aac:	07 c0       	rjmp	.+14     	; 0x1abc <main+0xf3e>
				case('e'): g_even=0xe; break;
    1aae:	8e e0       	ldi	r24, 0x0E	; 14
    1ab0:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    1ab4:	03 c0       	rjmp	.+6      	; 0x1abc <main+0xf3e>
				case('f'): g_even=0xf; break;
    1ab6:	8f e0       	ldi	r24, 0x0F	; 15
    1ab8:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
			};
			
		
		
			
			gain = g_even+((g_odd)<<4);
    1abc:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <g_odd>
    1ac0:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <g_even>
    1ac4:	e0 e1       	ldi	r30, 0x10	; 16
    1ac6:	9e 9f       	mul	r25, r30
    1ac8:	80 0d       	add	r24, r0
    1aca:	11 24       	eor	r1, r1
    1acc:	80 93 2b 01 	sts	0x012B, r24	; 0x80012b <gain>
			
			mc=0x80;
    1ad0:	80 e8       	ldi	r24, 0x80	; 128
    1ad2:	80 93 b5 07 	sts	0x07B5, r24	; 0x8007b5 <mc>
			i2c_done=1;
    1ad6:	81 e0       	ldi	r24, 0x01	; 1
    1ad8:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <i2c_done>
			twi_write_bytes(TWI_SLA, mc, 1, &gain);
    1adc:	2b e2       	ldi	r18, 0x2B	; 43
    1ade:	31 e0       	ldi	r19, 0x01	; 1
    1ae0:	41 e0       	ldi	r20, 0x01	; 1
    1ae2:	50 e0       	ldi	r21, 0x00	; 0
    1ae4:	60 e8       	ldi	r22, 0x80	; 128
    1ae6:	80 e1       	ldi	r24, 0x10	; 16
    1ae8:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <twi_write_bytes>
			i2c_done=0;
    1aec:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <i2c_done>
    1af0:	fa e1       	ldi	r31, 0x1A	; 26
    1af2:	fa 95       	dec	r31
    1af4:	f1 f7       	brne	.-4      	; 0x1af2 <main+0xf74>
    1af6:	00 c0       	rjmp	.+0      	; 0x1af8 <main+0xf7a>
			_delay_us(5);
			
		}
			
			if(*(abba+4)=='S')
    1af8:	8c 81       	ldd	r24, Y+4	; 0x04
    1afa:	83 35       	cpi	r24, 0x53	; 83
    1afc:	29 f5       	brne	.+74     	; 0x1b48 <main+0xfca>
			{
				wdt_reset();
    1afe:	a8 95       	wdr
				//	while(i2c_done==1);
				eeprom_write_byte(_pgAin, gain);
    1b00:	60 91 2b 01 	lds	r22, 0x012B	; 0x80012b <gain>
    1b04:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
    1b08:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
    1b0c:	0e 94 88 13 	call	0x2710	; 0x2710 <eeprom_write_byte>
				UDR = 0x5b;
    1b10:	7c b8       	out	0x0c, r7	; 12
    1b12:	8f e8       	ldi	r24, 0x8F	; 143
    1b14:	91 e0       	ldi	r25, 0x01	; 1
    1b16:	01 97       	sbiw	r24, 0x01	; 1
    1b18:	f1 f7       	brne	.-4      	; 0x1b16 <main+0xf98>
    1b1a:	00 c0       	rjmp	.+0      	; 0x1b1c <main+0xf9e>
    1b1c:	00 00       	nop
				_delay_us(100);
				UDR = 0x20;
    1b1e:	6c b8       	out	0x0c, r6	; 12
    1b20:	ef e8       	ldi	r30, 0x8F	; 143
    1b22:	f1 e0       	ldi	r31, 0x01	; 1
    1b24:	31 97       	sbiw	r30, 0x01	; 1
    1b26:	f1 f7       	brne	.-4      	; 0x1b24 <main+0xfa6>
    1b28:	00 c0       	rjmp	.+0      	; 0x1b2a <main+0xfac>
    1b2a:	00 00       	nop
				_delay_us(100);
				UDR = 0x30;
    1b2c:	dc b8       	out	0x0c, r13	; 12
    1b2e:	8f e8       	ldi	r24, 0x8F	; 143
    1b30:	91 e0       	ldi	r25, 0x01	; 1
    1b32:	01 97       	sbiw	r24, 0x01	; 1
    1b34:	f1 f7       	brne	.-4      	; 0x1b32 <main+0xfb4>
    1b36:	00 c0       	rjmp	.+0      	; 0x1b38 <main+0xfba>
    1b38:	00 00       	nop
				_delay_us(100);
				UDR = 0x5d;
    1b3a:	cc b8       	out	0x0c, r12	; 12
    1b3c:	ef e8       	ldi	r30, 0x8F	; 143
    1b3e:	f1 e0       	ldi	r31, 0x01	; 1
    1b40:	31 97       	sbiw	r30, 0x01	; 1
    1b42:	f1 f7       	brne	.-4      	; 0x1b40 <main+0xfc2>
    1b44:	00 c0       	rjmp	.+0      	; 0x1b46 <main+0xfc8>
    1b46:	00 00       	nop
				_delay_us(100);										
			
			}
		
		if(*(abba+4)=='R')
    1b48:	8c 81       	ldd	r24, Y+4	; 0x04
    1b4a:	82 35       	cpi	r24, 0x52	; 82
    1b4c:	69 f5       	brne	.+90     	; 0x1ba8 <main+0x102a>
		{
			wdt_reset();
    1b4e:	a8 95       	wdr
		//	while(i2c_done==1);
			UDR = 0x5b;
    1b50:	7c b8       	out	0x0c, r7	; 12
    1b52:	8f e8       	ldi	r24, 0x8F	; 143
    1b54:	91 e0       	ldi	r25, 0x01	; 1
    1b56:	01 97       	sbiw	r24, 0x01	; 1
    1b58:	f1 f7       	brne	.-4      	; 0x1b56 <main+0xfd8>
    1b5a:	00 c0       	rjmp	.+0      	; 0x1b5c <main+0xfde>
    1b5c:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    1b5e:	6c b8       	out	0x0c, r6	; 12
    1b60:	ef e8       	ldi	r30, 0x8F	; 143
    1b62:	f1 e0       	ldi	r31, 0x01	; 1
    1b64:	31 97       	sbiw	r30, 0x01	; 1
    1b66:	f1 f7       	brne	.-4      	; 0x1b64 <main+0xfe6>
    1b68:	00 c0       	rjmp	.+0      	; 0x1b6a <main+0xfec>
    1b6a:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1b6c:	dc b8       	out	0x0c, r13	; 12
    1b6e:	8f e8       	ldi	r24, 0x8F	; 143
    1b70:	91 e0       	ldi	r25, 0x01	; 1
    1b72:	01 97       	sbiw	r24, 0x01	; 1
    1b74:	f1 f7       	brne	.-4      	; 0x1b72 <main+0xff4>
    1b76:	00 c0       	rjmp	.+0      	; 0x1b78 <main+0xffa>
    1b78:	00 00       	nop
			_delay_us(100);
			UDR = 0x2c;
    1b7a:	5c b8       	out	0x0c, r5	; 12
    1b7c:	ef e8       	ldi	r30, 0x8F	; 143
    1b7e:	f1 e0       	ldi	r31, 0x01	; 1
    1b80:	31 97       	sbiw	r30, 0x01	; 1
    1b82:	f1 f7       	brne	.-4      	; 0x1b80 <main+0x1002>
    1b84:	00 c0       	rjmp	.+0      	; 0x1b86 <main+0x1008>
    1b86:	00 00       	nop
			_delay_us(100);
			UDR=gain;
    1b88:	80 91 2b 01 	lds	r24, 0x012B	; 0x80012b <gain>
    1b8c:	8c b9       	out	0x0c, r24	; 12
    1b8e:	8f e8       	ldi	r24, 0x8F	; 143
    1b90:	91 e0       	ldi	r25, 0x01	; 1
    1b92:	01 97       	sbiw	r24, 0x01	; 1
    1b94:	f1 f7       	brne	.-4      	; 0x1b92 <main+0x1014>
    1b96:	00 c0       	rjmp	.+0      	; 0x1b98 <main+0x101a>
    1b98:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    1b9a:	cc b8       	out	0x0c, r12	; 12
    1b9c:	ef e8       	ldi	r30, 0x8F	; 143
    1b9e:	f1 e0       	ldi	r31, 0x01	; 1
    1ba0:	31 97       	sbiw	r30, 0x01	; 1
    1ba2:	f1 f7       	brne	.-4      	; 0x1ba0 <main+0x1022>
    1ba4:	00 c0       	rjmp	.+0      	; 0x1ba6 <main+0x1028>
    1ba6:	00 00       	nop
	}
	



	if((*(abba+1)=='E')&&(*(abba+2)=='M'))
    1ba8:	89 81       	ldd	r24, Y+1	; 0x01
    1baa:	85 34       	cpi	r24, 0x45	; 69
    1bac:	09 f0       	breq	.+2      	; 0x1bb0 <main+0x1032>
    1bae:	60 c0       	rjmp	.+192    	; 0x1c70 <main+0x10f2>
    1bb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb2:	8d 34       	cpi	r24, 0x4D	; 77
    1bb4:	09 f0       	breq	.+2      	; 0x1bb8 <main+0x103a>
    1bb6:	5c c0       	rjmp	.+184    	; 0x1c70 <main+0x10f2>
	{
		wdt_reset();
    1bb8:	a8 95       	wdr
		if((*(abba+4)=='W')||(*(abba+4)=='S')||(*(abba+4)=='L'))
    1bba:	8c 81       	ldd	r24, Y+4	; 0x04
    1bbc:	87 35       	cpi	r24, 0x57	; 87
    1bbe:	31 f0       	breq	.+12     	; 0x1bcc <main+0x104e>
    1bc0:	8c 81       	ldd	r24, Y+4	; 0x04
    1bc2:	83 35       	cpi	r24, 0x53	; 83
    1bc4:	19 f0       	breq	.+6      	; 0x1bcc <main+0x104e>
    1bc6:	8c 81       	ldd	r24, Y+4	; 0x04
    1bc8:	8c 34       	cpi	r24, 0x4C	; 76
    1bca:	09 f5       	brne	.+66     	; 0x1c0e <main+0x1090>
		{
			wdt_reset();
    1bcc:	a8 95       	wdr
		//	while(i2c_done==1);
			UDR = 0x5b;
    1bce:	7c b8       	out	0x0c, r7	; 12
    1bd0:	8f e8       	ldi	r24, 0x8F	; 143
    1bd2:	91 e0       	ldi	r25, 0x01	; 1
    1bd4:	01 97       	sbiw	r24, 0x01	; 1
    1bd6:	f1 f7       	brne	.-4      	; 0x1bd4 <main+0x1056>
    1bd8:	00 c0       	rjmp	.+0      	; 0x1bda <main+0x105c>
    1bda:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    1bdc:	6c b8       	out	0x0c, r6	; 12
    1bde:	ef e8       	ldi	r30, 0x8F	; 143
    1be0:	f1 e0       	ldi	r31, 0x01	; 1
    1be2:	31 97       	sbiw	r30, 0x01	; 1
    1be4:	f1 f7       	brne	.-4      	; 0x1be2 <main+0x1064>
    1be6:	00 c0       	rjmp	.+0      	; 0x1be8 <main+0x106a>
    1be8:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1bea:	dc b8       	out	0x0c, r13	; 12
    1bec:	8f e8       	ldi	r24, 0x8F	; 143
    1bee:	91 e0       	ldi	r25, 0x01	; 1
    1bf0:	01 97       	sbiw	r24, 0x01	; 1
    1bf2:	f1 f7       	brne	.-4      	; 0x1bf0 <main+0x1072>
    1bf4:	00 c0       	rjmp	.+0      	; 0x1bf6 <main+0x1078>
    1bf6:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    1bf8:	cc b8       	out	0x0c, r12	; 12
    1bfa:	ef e8       	ldi	r30, 0x8F	; 143
    1bfc:	f1 e0       	ldi	r31, 0x01	; 1
    1bfe:	31 97       	sbiw	r30, 0x01	; 1
    1c00:	f1 f7       	brne	.-4      	; 0x1bfe <main+0x1080>
    1c02:	00 c0       	rjmp	.+0      	; 0x1c04 <main+0x1086>
    1c04:	00 00       	nop
						_delay_us(100);
			energy_mode=(*(abba+6)-0x30);			
    1c06:	8e 81       	ldd	r24, Y+6	; 0x06
    1c08:	80 53       	subi	r24, 0x30	; 48
    1c0a:	80 93 2f 01 	sts	0x012F, r24	; 0x80012f <energy_mode>
		}
		
		if(*(abba+4)=='R')
    1c0e:	8c 81       	ldd	r24, Y+4	; 0x04
    1c10:	82 35       	cpi	r24, 0x52	; 82
    1c12:	71 f5       	brne	.+92     	; 0x1c70 <main+0x10f2>
		{
			wdt_reset();
    1c14:	a8 95       	wdr
		//	while(i2c_done==1);
			UDR = 0x5b;
    1c16:	7c b8       	out	0x0c, r7	; 12
    1c18:	8f e8       	ldi	r24, 0x8F	; 143
    1c1a:	91 e0       	ldi	r25, 0x01	; 1
    1c1c:	01 97       	sbiw	r24, 0x01	; 1
    1c1e:	f1 f7       	brne	.-4      	; 0x1c1c <main+0x109e>
    1c20:	00 c0       	rjmp	.+0      	; 0x1c22 <main+0x10a4>
    1c22:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    1c24:	6c b8       	out	0x0c, r6	; 12
    1c26:	ef e8       	ldi	r30, 0x8F	; 143
    1c28:	f1 e0       	ldi	r31, 0x01	; 1
    1c2a:	31 97       	sbiw	r30, 0x01	; 1
    1c2c:	f1 f7       	brne	.-4      	; 0x1c2a <main+0x10ac>
    1c2e:	00 c0       	rjmp	.+0      	; 0x1c30 <main+0x10b2>
    1c30:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1c32:	dc b8       	out	0x0c, r13	; 12
    1c34:	8f e8       	ldi	r24, 0x8F	; 143
    1c36:	91 e0       	ldi	r25, 0x01	; 1
    1c38:	01 97       	sbiw	r24, 0x01	; 1
    1c3a:	f1 f7       	brne	.-4      	; 0x1c38 <main+0x10ba>
    1c3c:	00 c0       	rjmp	.+0      	; 0x1c3e <main+0x10c0>
    1c3e:	00 00       	nop
			_delay_us(100);
			UDR = 0x2c;
    1c40:	5c b8       	out	0x0c, r5	; 12
    1c42:	ef e8       	ldi	r30, 0x8F	; 143
    1c44:	f1 e0       	ldi	r31, 0x01	; 1
    1c46:	31 97       	sbiw	r30, 0x01	; 1
    1c48:	f1 f7       	brne	.-4      	; 0x1c46 <main+0x10c8>
    1c4a:	00 c0       	rjmp	.+0      	; 0x1c4c <main+0x10ce>
    1c4c:	00 00       	nop
			_delay_us(100);
			UDR=(energy_mode+0x30);
    1c4e:	80 91 2f 01 	lds	r24, 0x012F	; 0x80012f <energy_mode>
    1c52:	80 5d       	subi	r24, 0xD0	; 208
    1c54:	8c b9       	out	0x0c, r24	; 12
    1c56:	8f e8       	ldi	r24, 0x8F	; 143
    1c58:	91 e0       	ldi	r25, 0x01	; 1
    1c5a:	01 97       	sbiw	r24, 0x01	; 1
    1c5c:	f1 f7       	brne	.-4      	; 0x1c5a <main+0x10dc>
    1c5e:	00 c0       	rjmp	.+0      	; 0x1c60 <main+0x10e2>
    1c60:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    1c62:	cc b8       	out	0x0c, r12	; 12
    1c64:	ef e8       	ldi	r30, 0x8F	; 143
    1c66:	f1 e0       	ldi	r31, 0x01	; 1
    1c68:	31 97       	sbiw	r30, 0x01	; 1
    1c6a:	f1 f7       	brne	.-4      	; 0x1c68 <main+0x10ea>
    1c6c:	00 c0       	rjmp	.+0      	; 0x1c6e <main+0x10f0>
    1c6e:	00 00       	nop
		}
	}



	if((*(abba+1)=='C')&&(*(abba+2)=='N'))
    1c70:	89 81       	ldd	r24, Y+1	; 0x01
    1c72:	83 34       	cpi	r24, 0x43	; 67
    1c74:	09 f0       	breq	.+2      	; 0x1c78 <main+0x10fa>
    1c76:	6a c0       	rjmp	.+212    	; 0x1d4c <main+0x11ce>
    1c78:	8a 81       	ldd	r24, Y+2	; 0x02
    1c7a:	8e 34       	cpi	r24, 0x4E	; 78
    1c7c:	09 f0       	breq	.+2      	; 0x1c80 <main+0x1102>
    1c7e:	66 c0       	rjmp	.+204    	; 0x1d4c <main+0x11ce>
	{
		wdt_reset();
    1c80:	a8 95       	wdr
		u8 i;
		if((*(abba+4)=='W')||(*(abba+4)=='S')||(*(abba+4)=='L'))
    1c82:	8c 81       	ldd	r24, Y+4	; 0x04
    1c84:	87 35       	cpi	r24, 0x57	; 87
    1c86:	31 f0       	breq	.+12     	; 0x1c94 <main+0x1116>
    1c88:	8c 81       	ldd	r24, Y+4	; 0x04
    1c8a:	83 35       	cpi	r24, 0x53	; 83
    1c8c:	19 f0       	breq	.+6      	; 0x1c94 <main+0x1116>
    1c8e:	8c 81       	ldd	r24, Y+4	; 0x04
    1c90:	8c 34       	cpi	r24, 0x4C	; 76
    1c92:	39 f5       	brne	.+78     	; 0x1ce2 <main+0x1164>
		{
			wdt_reset();
    1c94:	a8 95       	wdr
			//while(i2c_done==1);
			UDR = 0x5b;
    1c96:	7c b8       	out	0x0c, r7	; 12
    1c98:	8f e8       	ldi	r24, 0x8F	; 143
    1c9a:	91 e0       	ldi	r25, 0x01	; 1
    1c9c:	01 97       	sbiw	r24, 0x01	; 1
    1c9e:	f1 f7       	brne	.-4      	; 0x1c9c <main+0x111e>
    1ca0:	00 c0       	rjmp	.+0      	; 0x1ca2 <main+0x1124>
    1ca2:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    1ca4:	6c b8       	out	0x0c, r6	; 12
    1ca6:	ef e8       	ldi	r30, 0x8F	; 143
    1ca8:	f1 e0       	ldi	r31, 0x01	; 1
    1caa:	31 97       	sbiw	r30, 0x01	; 1
    1cac:	f1 f7       	brne	.-4      	; 0x1caa <main+0x112c>
    1cae:	00 c0       	rjmp	.+0      	; 0x1cb0 <main+0x1132>
    1cb0:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1cb2:	dc b8       	out	0x0c, r13	; 12
    1cb4:	8f e8       	ldi	r24, 0x8F	; 143
    1cb6:	91 e0       	ldi	r25, 0x01	; 1
    1cb8:	01 97       	sbiw	r24, 0x01	; 1
    1cba:	f1 f7       	brne	.-4      	; 0x1cb8 <main+0x113a>
    1cbc:	00 c0       	rjmp	.+0      	; 0x1cbe <main+0x1140>
    1cbe:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    1cc0:	cc b8       	out	0x0c, r12	; 12
    1cc2:	ef e8       	ldi	r30, 0x8F	; 143
    1cc4:	f1 e0       	ldi	r31, 0x01	; 1
    1cc6:	31 97       	sbiw	r30, 0x01	; 1
    1cc8:	f1 f7       	brne	.-4      	; 0x1cc6 <main+0x1148>
    1cca:	00 c0       	rjmp	.+0      	; 0x1ccc <main+0x114e>
    1ccc:	00 00       	nop
			_delay_us(100);
			channel=(*(abba+6)-0x30);
    1cce:	ee 81       	ldd	r30, Y+6	; 0x06
    1cd0:	e0 53       	subi	r30, 0x30	; 48
    1cd2:	e0 93 2e 01 	sts	0x012E, r30	; 0x80012e <channel>
			card_number[channel]=(*(abba+8)-0x30);
    1cd6:	88 85       	ldd	r24, Y+8	; 0x08
    1cd8:	f0 e0       	ldi	r31, 0x00	; 0
    1cda:	e4 5f       	subi	r30, 0xF4	; 244
    1cdc:	f8 4f       	sbci	r31, 0xF8	; 248
    1cde:	80 53       	subi	r24, 0x30	; 48
    1ce0:	80 83       	st	Z, r24
						
		}
		//_delay_ms(100);
		if(*(abba+4)=='R')
    1ce2:	8c 81       	ldd	r24, Y+4	; 0x04
    1ce4:	82 35       	cpi	r24, 0x52	; 82
    1ce6:	91 f5       	brne	.+100    	; 0x1d4c <main+0x11ce>
		{
			wdt_reset();
    1ce8:	a8 95       	wdr
			//while(i2c_done==1);
			UDR = 0x5b;
    1cea:	7c b8       	out	0x0c, r7	; 12
    1cec:	8f e8       	ldi	r24, 0x8F	; 143
    1cee:	91 e0       	ldi	r25, 0x01	; 1
    1cf0:	01 97       	sbiw	r24, 0x01	; 1
    1cf2:	f1 f7       	brne	.-4      	; 0x1cf0 <main+0x1172>
    1cf4:	00 c0       	rjmp	.+0      	; 0x1cf6 <main+0x1178>
    1cf6:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    1cf8:	6c b8       	out	0x0c, r6	; 12
    1cfa:	ef e8       	ldi	r30, 0x8F	; 143
    1cfc:	f1 e0       	ldi	r31, 0x01	; 1
    1cfe:	31 97       	sbiw	r30, 0x01	; 1
    1d00:	f1 f7       	brne	.-4      	; 0x1cfe <main+0x1180>
    1d02:	00 c0       	rjmp	.+0      	; 0x1d04 <main+0x1186>
    1d04:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1d06:	dc b8       	out	0x0c, r13	; 12
    1d08:	8f e8       	ldi	r24, 0x8F	; 143
    1d0a:	91 e0       	ldi	r25, 0x01	; 1
    1d0c:	01 97       	sbiw	r24, 0x01	; 1
    1d0e:	f1 f7       	brne	.-4      	; 0x1d0c <main+0x118e>
    1d10:	00 c0       	rjmp	.+0      	; 0x1d12 <main+0x1194>
    1d12:	00 00       	nop
			_delay_us(100);
			UDR = 0x2c;
    1d14:	5c b8       	out	0x0c, r5	; 12
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1d16:	ef e1       	ldi	r30, 0x1F	; 31
    1d18:	fe e4       	ldi	r31, 0x4E	; 78
    1d1a:	31 97       	sbiw	r30, 0x01	; 1
    1d1c:	f1 f7       	brne	.-4      	; 0x1d1a <main+0x119c>
    1d1e:	00 c0       	rjmp	.+0      	; 0x1d20 <main+0x11a2>
    1d20:	00 00       	nop
    1d22:	ec e0       	ldi	r30, 0x0C	; 12
    1d24:	f7 e0       	ldi	r31, 0x07	; 7
			_delay_ms(5);
			for(i=0;i<4;i++)
			{
				UDR=(card_number[i]+0x30);
    1d26:	81 91       	ld	r24, Z+
    1d28:	80 5d       	subi	r24, 0xD0	; 208
    1d2a:	8c b9       	out	0x0c, r24	; 12
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1d2c:	8f eb       	ldi	r24, 0xBF	; 191
    1d2e:	92 e1       	ldi	r25, 0x12	; 18
    1d30:	01 97       	sbiw	r24, 0x01	; 1
    1d32:	f1 f7       	brne	.-4      	; 0x1d30 <main+0x11b2>
    1d34:	00 c0       	rjmp	.+0      	; 0x1d36 <main+0x11b8>
    1d36:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
			_delay_us(100);
			UDR = 0x2c;
			_delay_ms(5);
			for(i=0;i<4;i++)
    1d38:	e8 15       	cp	r30, r8
    1d3a:	f9 05       	cpc	r31, r9
    1d3c:	a1 f7       	brne	.-24     	; 0x1d26 <main+0x11a8>
			{
				UDR=(card_number[i]+0x30);
				_delay_us(1200);
			}
			UDR = 0x5d;
    1d3e:	cc b8       	out	0x0c, r12	; 12
    1d40:	ef e8       	ldi	r30, 0x8F	; 143
    1d42:	f1 e0       	ldi	r31, 0x01	; 1
    1d44:	31 97       	sbiw	r30, 0x01	; 1
    1d46:	f1 f7       	brne	.-4      	; 0x1d44 <main+0x11c6>
    1d48:	00 c0       	rjmp	.+0      	; 0x1d4a <main+0x11cc>
    1d4a:	00 00       	nop
			_delay_us(100);			
		}
	}

	if((*(abba+1)=='A')&&(*(abba+2)=='F'))
    1d4c:	89 81       	ldd	r24, Y+1	; 0x01
    1d4e:	81 34       	cpi	r24, 0x41	; 65
    1d50:	09 f0       	breq	.+2      	; 0x1d54 <main+0x11d6>
    1d52:	60 c0       	rjmp	.+192    	; 0x1e14 <main+0x1296>
    1d54:	8a 81       	ldd	r24, Y+2	; 0x02
    1d56:	86 34       	cpi	r24, 0x46	; 70
    1d58:	09 f0       	breq	.+2      	; 0x1d5c <main+0x11de>
    1d5a:	5c c0       	rjmp	.+184    	; 0x1e14 <main+0x1296>
	{
		wdt_reset();
    1d5c:	a8 95       	wdr
		if((*(abba+4)=='W')||(*(abba+4)=='S')||(*(abba+4)=='L'))
    1d5e:	8c 81       	ldd	r24, Y+4	; 0x04
    1d60:	87 35       	cpi	r24, 0x57	; 87
    1d62:	31 f0       	breq	.+12     	; 0x1d70 <main+0x11f2>
    1d64:	8c 81       	ldd	r24, Y+4	; 0x04
    1d66:	83 35       	cpi	r24, 0x53	; 83
    1d68:	19 f0       	breq	.+6      	; 0x1d70 <main+0x11f2>
    1d6a:	8c 81       	ldd	r24, Y+4	; 0x04
    1d6c:	8c 34       	cpi	r24, 0x4C	; 76
    1d6e:	09 f5       	brne	.+66     	; 0x1db2 <main+0x1234>
		{
			wdt_reset();
    1d70:	a8 95       	wdr
			//while(i2c_done==1);
			UDR = 0x5b;
    1d72:	7c b8       	out	0x0c, r7	; 12
    1d74:	8f e8       	ldi	r24, 0x8F	; 143
    1d76:	91 e0       	ldi	r25, 0x01	; 1
    1d78:	01 97       	sbiw	r24, 0x01	; 1
    1d7a:	f1 f7       	brne	.-4      	; 0x1d78 <main+0x11fa>
    1d7c:	00 c0       	rjmp	.+0      	; 0x1d7e <main+0x1200>
    1d7e:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    1d80:	6c b8       	out	0x0c, r6	; 12
    1d82:	ef e8       	ldi	r30, 0x8F	; 143
    1d84:	f1 e0       	ldi	r31, 0x01	; 1
    1d86:	31 97       	sbiw	r30, 0x01	; 1
    1d88:	f1 f7       	brne	.-4      	; 0x1d86 <main+0x1208>
    1d8a:	00 c0       	rjmp	.+0      	; 0x1d8c <main+0x120e>
    1d8c:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1d8e:	dc b8       	out	0x0c, r13	; 12
    1d90:	8f e8       	ldi	r24, 0x8F	; 143
    1d92:	91 e0       	ldi	r25, 0x01	; 1
    1d94:	01 97       	sbiw	r24, 0x01	; 1
    1d96:	f1 f7       	brne	.-4      	; 0x1d94 <main+0x1216>
    1d98:	00 c0       	rjmp	.+0      	; 0x1d9a <main+0x121c>
    1d9a:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    1d9c:	cc b8       	out	0x0c, r12	; 12
    1d9e:	ef e8       	ldi	r30, 0x8F	; 143
    1da0:	f1 e0       	ldi	r31, 0x01	; 1
    1da2:	31 97       	sbiw	r30, 0x01	; 1
    1da4:	f1 f7       	brne	.-4      	; 0x1da2 <main+0x1224>
    1da6:	00 c0       	rjmp	.+0      	; 0x1da8 <main+0x122a>
    1da8:	00 00       	nop
			_delay_us(100);
			avg_filter_size=(*(abba+6)-0x30);			
    1daa:	8e 81       	ldd	r24, Y+6	; 0x06
    1dac:	80 53       	subi	r24, 0x30	; 48
    1dae:	80 93 2d 01 	sts	0x012D, r24	; 0x80012d <avg_filter_size>
		}
		if(*(abba+4)=='R')
    1db2:	8c 81       	ldd	r24, Y+4	; 0x04
    1db4:	82 35       	cpi	r24, 0x52	; 82
    1db6:	71 f5       	brne	.+92     	; 0x1e14 <main+0x1296>
		{
			wdt_reset();
    1db8:	a8 95       	wdr
		//	while(i2c_done==1);
			UDR = 0x5b;
    1dba:	7c b8       	out	0x0c, r7	; 12
    1dbc:	8f e8       	ldi	r24, 0x8F	; 143
    1dbe:	91 e0       	ldi	r25, 0x01	; 1
    1dc0:	01 97       	sbiw	r24, 0x01	; 1
    1dc2:	f1 f7       	brne	.-4      	; 0x1dc0 <main+0x1242>
    1dc4:	00 c0       	rjmp	.+0      	; 0x1dc6 <main+0x1248>
    1dc6:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    1dc8:	6c b8       	out	0x0c, r6	; 12
    1dca:	ef e8       	ldi	r30, 0x8F	; 143
    1dcc:	f1 e0       	ldi	r31, 0x01	; 1
    1dce:	31 97       	sbiw	r30, 0x01	; 1
    1dd0:	f1 f7       	brne	.-4      	; 0x1dce <main+0x1250>
    1dd2:	00 c0       	rjmp	.+0      	; 0x1dd4 <main+0x1256>
    1dd4:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1dd6:	dc b8       	out	0x0c, r13	; 12
    1dd8:	8f e8       	ldi	r24, 0x8F	; 143
    1dda:	91 e0       	ldi	r25, 0x01	; 1
    1ddc:	01 97       	sbiw	r24, 0x01	; 1
    1dde:	f1 f7       	brne	.-4      	; 0x1ddc <main+0x125e>
    1de0:	00 c0       	rjmp	.+0      	; 0x1de2 <main+0x1264>
    1de2:	00 00       	nop
			_delay_us(100);
			UDR = 0x2c;
    1de4:	5c b8       	out	0x0c, r5	; 12
    1de6:	ef e8       	ldi	r30, 0x8F	; 143
    1de8:	f1 e0       	ldi	r31, 0x01	; 1
    1dea:	31 97       	sbiw	r30, 0x01	; 1
    1dec:	f1 f7       	brne	.-4      	; 0x1dea <main+0x126c>
    1dee:	00 c0       	rjmp	.+0      	; 0x1df0 <main+0x1272>
    1df0:	00 00       	nop
			_delay_us(100);
			UDR=(avg_filter_size+0x30);
    1df2:	80 91 2d 01 	lds	r24, 0x012D	; 0x80012d <avg_filter_size>
    1df6:	80 5d       	subi	r24, 0xD0	; 208
    1df8:	8c b9       	out	0x0c, r24	; 12
    1dfa:	8f e8       	ldi	r24, 0x8F	; 143
    1dfc:	91 e0       	ldi	r25, 0x01	; 1
    1dfe:	01 97       	sbiw	r24, 0x01	; 1
    1e00:	f1 f7       	brne	.-4      	; 0x1dfe <main+0x1280>
    1e02:	00 c0       	rjmp	.+0      	; 0x1e04 <main+0x1286>
    1e04:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    1e06:	cc b8       	out	0x0c, r12	; 12
    1e08:	ef e8       	ldi	r30, 0x8F	; 143
    1e0a:	f1 e0       	ldi	r31, 0x01	; 1
    1e0c:	31 97       	sbiw	r30, 0x01	; 1
    1e0e:	f1 f7       	brne	.-4      	; 0x1e0c <main+0x128e>
    1e10:	00 c0       	rjmp	.+0      	; 0x1e12 <main+0x1294>
    1e12:	00 00       	nop
			_delay_us(100);
												
		}
	}
	if((*(abba+1)=='T')&&(*(abba+2)=='T'))
    1e14:	89 81       	ldd	r24, Y+1	; 0x01
    1e16:	84 35       	cpi	r24, 0x54	; 84
    1e18:	99 f5       	brne	.+102    	; 0x1e80 <main+0x1302>
    1e1a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e1c:	84 35       	cpi	r24, 0x54	; 84
    1e1e:	81 f5       	brne	.+96     	; 0x1e80 <main+0x1302>
	{
		if((*(abba+4)=='W')||(*(abba+4)=='S')||(*(abba+4)=='L'))
    1e20:	8c 81       	ldd	r24, Y+4	; 0x04
    1e22:	87 35       	cpi	r24, 0x57	; 87
    1e24:	31 f0       	breq	.+12     	; 0x1e32 <main+0x12b4>
    1e26:	8c 81       	ldd	r24, Y+4	; 0x04
    1e28:	83 35       	cpi	r24, 0x53	; 83
    1e2a:	19 f0       	breq	.+6      	; 0x1e32 <main+0x12b4>
    1e2c:	8c 81       	ldd	r24, Y+4	; 0x04
    1e2e:	8c 34       	cpi	r24, 0x4C	; 76
    1e30:	39 f5       	brne	.+78     	; 0x1e80 <main+0x1302>
		{
			wdt_reset();
    1e32:	a8 95       	wdr
			UDR = 0x5b;
    1e34:	7c b8       	out	0x0c, r7	; 12
    1e36:	8f e8       	ldi	r24, 0x8F	; 143
    1e38:	91 e0       	ldi	r25, 0x01	; 1
    1e3a:	01 97       	sbiw	r24, 0x01	; 1
    1e3c:	f1 f7       	brne	.-4      	; 0x1e3a <main+0x12bc>
    1e3e:	00 c0       	rjmp	.+0      	; 0x1e40 <main+0x12c2>
    1e40:	00 00       	nop
			_delay_us(100);
			UDR = 0x20;
    1e42:	6c b8       	out	0x0c, r6	; 12
    1e44:	ef e8       	ldi	r30, 0x8F	; 143
    1e46:	f1 e0       	ldi	r31, 0x01	; 1
    1e48:	31 97       	sbiw	r30, 0x01	; 1
    1e4a:	f1 f7       	brne	.-4      	; 0x1e48 <main+0x12ca>
    1e4c:	00 c0       	rjmp	.+0      	; 0x1e4e <main+0x12d0>
    1e4e:	00 00       	nop
			_delay_us(100);
			UDR = 0x30;
    1e50:	dc b8       	out	0x0c, r13	; 12
    1e52:	8f e8       	ldi	r24, 0x8F	; 143
    1e54:	91 e0       	ldi	r25, 0x01	; 1
    1e56:	01 97       	sbiw	r24, 0x01	; 1
    1e58:	f1 f7       	brne	.-4      	; 0x1e56 <main+0x12d8>
    1e5a:	00 c0       	rjmp	.+0      	; 0x1e5c <main+0x12de>
    1e5c:	00 00       	nop
			_delay_us(100);
			UDR = 0x5d;
    1e5e:	cc b8       	out	0x0c, r12	; 12
    1e60:	ef e8       	ldi	r30, 0x8F	; 143
    1e62:	f1 e0       	ldi	r31, 0x01	; 1
    1e64:	31 97       	sbiw	r30, 0x01	; 1
    1e66:	f1 f7       	brne	.-4      	; 0x1e64 <main+0x12e6>
    1e68:	00 c0       	rjmp	.+0      	; 0x1e6a <main+0x12ec>
    1e6a:	00 00       	nop
			_delay_us(100);
			
			if(*(abba+6)=='0')
    1e6c:	8e 81       	ldd	r24, Y+6	; 0x06
    1e6e:	80 33       	cpi	r24, 0x30	; 48
    1e70:	11 f4       	brne	.+4      	; 0x1e76 <main+0x12f8>
			{
				PORTA &= ~(1<<PORTA5);
    1e72:	dd 98       	cbi	0x1b, 5	; 27
				PORTA &= ~(1<<PORTA7);
    1e74:	df 98       	cbi	0x1b, 7	; 27
			}
			if(*(abba+6)=='1')
    1e76:	8e 81       	ldd	r24, Y+6	; 0x06
    1e78:	81 33       	cpi	r24, 0x31	; 49
    1e7a:	11 f4       	brne	.+4      	; 0x1e80 <main+0x1302>
			{
				PORTA |= 1<<PORTA5;
    1e7c:	dd 9a       	sbi	0x1b, 5	; 27
				PORTA |= 1<<PORTA7;	
    1e7e:	df 9a       	sbi	0x1b, 7	; 27
	}
	
	
	//---------Set Offset----------------------------------

			if((*(abba+1)=='S')&&(*(abba+2)=='O'))
    1e80:	89 81       	ldd	r24, Y+1	; 0x01
    1e82:	83 35       	cpi	r24, 0x53	; 83
    1e84:	09 f0       	breq	.+2      	; 0x1e88 <main+0x130a>
    1e86:	69 c0       	rjmp	.+210    	; 0x1f5a <main+0x13dc>
    1e88:	8a 81       	ldd	r24, Y+2	; 0x02
    1e8a:	8f 34       	cpi	r24, 0x4F	; 79
    1e8c:	09 f0       	breq	.+2      	; 0x1e90 <main+0x1312>
    1e8e:	65 c0       	rjmp	.+202    	; 0x1f5a <main+0x13dc>
			{
				wdt_reset();
    1e90:	a8 95       	wdr
				if(*(abba+4)=='W')
    1e92:	8c 81       	ldd	r24, Y+4	; 0x04
    1e94:	87 35       	cpi	r24, 0x57	; 87
    1e96:	09 f0       	breq	.+2      	; 0x1e9a <main+0x131c>
    1e98:	60 c0       	rjmp	.+192    	; 0x1f5a <main+0x13dc>
				{
					//mbb=(*(abba+6)-0x30);
					UDR = 0x5b;
    1e9a:	7c b8       	out	0x0c, r7	; 12
    1e9c:	8f ee       	ldi	r24, 0xEF	; 239
    1e9e:	9a e0       	ldi	r25, 0x0A	; 10
    1ea0:	01 97       	sbiw	r24, 0x01	; 1
    1ea2:	f1 f7       	brne	.-4      	; 0x1ea0 <main+0x1322>
    1ea4:	00 c0       	rjmp	.+0      	; 0x1ea6 <main+0x1328>
    1ea6:	00 00       	nop
					_delay_us(700);
					UDR = 0x20;
    1ea8:	6c b8       	out	0x0c, r6	; 12
    1eaa:	ef ee       	ldi	r30, 0xEF	; 239
    1eac:	fa e0       	ldi	r31, 0x0A	; 10
    1eae:	31 97       	sbiw	r30, 0x01	; 1
    1eb0:	f1 f7       	brne	.-4      	; 0x1eae <main+0x1330>
    1eb2:	00 c0       	rjmp	.+0      	; 0x1eb4 <main+0x1336>
    1eb4:	00 00       	nop
					_delay_us(700);
					UDR = 0x30;
    1eb6:	dc b8       	out	0x0c, r13	; 12
    1eb8:	8f ee       	ldi	r24, 0xEF	; 239
    1eba:	9a e0       	ldi	r25, 0x0A	; 10
    1ebc:	01 97       	sbiw	r24, 0x01	; 1
    1ebe:	f1 f7       	brne	.-4      	; 0x1ebc <main+0x133e>
    1ec0:	00 c0       	rjmp	.+0      	; 0x1ec2 <main+0x1344>
    1ec2:	00 00       	nop
					_delay_us(700);
					UDR = 0x5d;
    1ec4:	cc b8       	out	0x0c, r12	; 12
					
					addr_board=Converter(*(abba+6));
    1ec6:	8e 81       	ldd	r24, Y+6	; 0x06
    1ec8:	0e 94 7d 03 	call	0x6fa	; 0x6fa <Converter>
    1ecc:	28 2e       	mov	r2, r24
    1ece:	80 93 35 01 	sts	0x0135, r24	; 0x800135 <addr_board>
					m_offset.bb.y23=Converter(*(abba+11))+((Converter(*(abba+10)))<<4);
    1ed2:	8b 85       	ldd	r24, Y+11	; 0x0b
    1ed4:	0e 94 7d 03 	call	0x6fa	; 0x6fa <Converter>
    1ed8:	38 2e       	mov	r3, r24
    1eda:	8a 85       	ldd	r24, Y+10	; 0x0a
    1edc:	0e 94 7d 03 	call	0x6fa	; 0x6fa <Converter>
    1ee0:	90 e1       	ldi	r25, 0x10	; 16
    1ee2:	89 9f       	mul	r24, r25
    1ee4:	30 0c       	add	r3, r0
    1ee6:	11 24       	eor	r1, r1
    1ee8:	30 92 b9 07 	sts	0x07B9, r3	; 0x8007b9 <m_offset+0x1>
					m_offset.bb.y22=Converter(*(abba+9))+((Converter(*(abba+8)))<<4);
    1eec:	89 85       	ldd	r24, Y+9	; 0x09
    1eee:	0e 94 7d 03 	call	0x6fa	; 0x6fa <Converter>
    1ef2:	38 2e       	mov	r3, r24
    1ef4:	88 85       	ldd	r24, Y+8	; 0x08
    1ef6:	0e 94 7d 03 	call	0x6fa	; 0x6fa <Converter>
    1efa:	e0 e1       	ldi	r30, 0x10	; 16
    1efc:	8e 9f       	mul	r24, r30
    1efe:	30 0c       	add	r3, r0
    1f00:	11 24       	eor	r1, r1
    1f02:	e8 eb       	ldi	r30, 0xB8	; 184
    1f04:	f7 e0       	ldi	r31, 0x07	; 7
    1f06:	30 82       	st	Z, r3
					//addr_board=0;
					//m_offset.bb.y23=0xee;
					//m_offset.bb.y22=2;
					
					mc=0x2a;       //младш
    1f08:	8a e2       	ldi	r24, 0x2A	; 42
    1f0a:	80 93 b5 07 	sts	0x07B5, r24	; 0x8007b5 <mc>
					i2c_done=1;
    1f0e:	33 24       	eor	r3, r3
    1f10:	33 94       	inc	r3
    1f12:	30 92 39 01 	sts	0x0139, r3	; 0x800139 <i2c_done>
					twi_write_bytes(addr_board, mc, 1, &m_offset.bb.y23);
    1f16:	29 eb       	ldi	r18, 0xB9	; 185
    1f18:	37 e0       	ldi	r19, 0x07	; 7
    1f1a:	41 e0       	ldi	r20, 0x01	; 1
    1f1c:	50 e0       	ldi	r21, 0x00	; 0
    1f1e:	6a e2       	ldi	r22, 0x2A	; 42
    1f20:	82 2d       	mov	r24, r2
    1f22:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <twi_write_bytes>
					i2c_done=0;
    1f26:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <i2c_done>
    1f2a:	fa e1       	ldi	r31, 0x1A	; 26
    1f2c:	fa 95       	dec	r31
    1f2e:	f1 f7       	brne	.-4      	; 0x1f2c <main+0x13ae>
    1f30:	00 c0       	rjmp	.+0      	; 0x1f32 <main+0x13b4>
					_delay_us(5);
					mc=0x2b;       //старш
    1f32:	8b e2       	ldi	r24, 0x2B	; 43
    1f34:	80 93 b5 07 	sts	0x07B5, r24	; 0x8007b5 <mc>
					
					i2c_done=1;
    1f38:	30 92 39 01 	sts	0x0139, r3	; 0x800139 <i2c_done>
					twi_write_bytes(addr_board, mc, 1, &m_offset.bb.y22);
    1f3c:	28 eb       	ldi	r18, 0xB8	; 184
    1f3e:	37 e0       	ldi	r19, 0x07	; 7
    1f40:	41 e0       	ldi	r20, 0x01	; 1
    1f42:	50 e0       	ldi	r21, 0x00	; 0
    1f44:	6b e2       	ldi	r22, 0x2B	; 43
    1f46:	80 91 35 01 	lds	r24, 0x0135	; 0x800135 <addr_board>
    1f4a:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <twi_write_bytes>
					i2c_done=0;
    1f4e:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <i2c_done>
    1f52:	2a e1       	ldi	r18, 0x1A	; 26
    1f54:	2a 95       	dec	r18
    1f56:	f1 f7       	brne	.-4      	; 0x1f54 <main+0x13d6>
    1f58:	00 c0       	rjmp	.+0      	; 0x1f5a <main+0x13dc>
			}
	//------------------------------------------------------



if((*(abba+1)=='Q')&&(*(abba+2)=='A'))
    1f5a:	89 81       	ldd	r24, Y+1	; 0x01
    1f5c:	81 35       	cpi	r24, 0x51	; 81
    1f5e:	b1 f5       	brne	.+108    	; 0x1fcc <main+0x144e>
    1f60:	8a 81       	ldd	r24, Y+2	; 0x02
    1f62:	81 34       	cpi	r24, 0x41	; 65
    1f64:	99 f5       	brne	.+102    	; 0x1fcc <main+0x144e>
{
	//wdt_reset();
	if(*(abba+4)=='W')
    1f66:	8c 81       	ldd	r24, Y+4	; 0x04
    1f68:	87 35       	cpi	r24, 0x57	; 87
    1f6a:	81 f5       	brne	.+96     	; 0x1fcc <main+0x144e>
	{
		//wdt_reset();
		//while(i2c_done==1);
		UDR = 0x5b;
    1f6c:	7c b8       	out	0x0c, r7	; 12
    1f6e:	8f e8       	ldi	r24, 0x8F	; 143
    1f70:	91 e0       	ldi	r25, 0x01	; 1
    1f72:	01 97       	sbiw	r24, 0x01	; 1
    1f74:	f1 f7       	brne	.-4      	; 0x1f72 <main+0x13f4>
    1f76:	00 c0       	rjmp	.+0      	; 0x1f78 <main+0x13fa>
    1f78:	00 00       	nop
		_delay_us(100);
		UDR = 0x20;
    1f7a:	6c b8       	out	0x0c, r6	; 12
    1f7c:	ef e8       	ldi	r30, 0x8F	; 143
    1f7e:	f1 e0       	ldi	r31, 0x01	; 1
    1f80:	31 97       	sbiw	r30, 0x01	; 1
    1f82:	f1 f7       	brne	.-4      	; 0x1f80 <main+0x1402>
    1f84:	00 c0       	rjmp	.+0      	; 0x1f86 <main+0x1408>
    1f86:	00 00       	nop
		_delay_us(100);
		UDR = 0x30;
    1f88:	dc b8       	out	0x0c, r13	; 12
    1f8a:	8f e8       	ldi	r24, 0x8F	; 143
    1f8c:	91 e0       	ldi	r25, 0x01	; 1
    1f8e:	01 97       	sbiw	r24, 0x01	; 1
    1f90:	f1 f7       	brne	.-4      	; 0x1f8e <main+0x1410>
    1f92:	00 c0       	rjmp	.+0      	; 0x1f94 <main+0x1416>
    1f94:	00 00       	nop
		_delay_us(100);
		UDR = 0x5d;
    1f96:	cc b8       	out	0x0c, r12	; 12
    1f98:	ef e8       	ldi	r30, 0x8F	; 143
    1f9a:	f1 e0       	ldi	r31, 0x01	; 1
    1f9c:	31 97       	sbiw	r30, 0x01	; 1
    1f9e:	f1 f7       	brne	.-4      	; 0x1f9c <main+0x141e>
    1fa0:	00 c0       	rjmp	.+0      	; 0x1fa2 <main+0x1424>
    1fa2:	00 00       	nop
		_delay_us(100);
		i2c_done=1;
    1fa4:	81 e0       	ldi	r24, 0x01	; 1
    1fa6:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <i2c_done>
		twi_read_bytes(0xff, 1, p_mb);
    1faa:	40 91 bb 07 	lds	r20, 0x07BB	; 0x8007bb <p_mb>
    1fae:	50 91 bc 07 	lds	r21, 0x07BC	; 0x8007bc <p_mb+0x1>
    1fb2:	61 e0       	ldi	r22, 0x01	; 1
    1fb4:	70 e0       	ldi	r23, 0x00	; 0
    1fb6:	8f ef       	ldi	r24, 0xFF	; 255
    1fb8:	0e 94 3c 02 	call	0x478	; 0x478 <twi_read_bytes>
		i2c_done=0;
    1fbc:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <i2c_done>
    1fc0:	8f e8       	ldi	r24, 0x8F	; 143
    1fc2:	91 e0       	ldi	r25, 0x01	; 1
    1fc4:	01 97       	sbiw	r24, 0x01	; 1
    1fc6:	f1 f7       	brne	.-4      	; 0x1fc4 <main+0x1446>
    1fc8:	00 c0       	rjmp	.+0      	; 0x1fca <main+0x144c>
    1fca:	00 00       	nop
// к 91 - 36		b1 - 44		d1 - 52		f1 - 60
// с 95 - 37		b5 - 45		d5 - 53		f5 - 61
// к 99 - 38		b9 - 46		d9 - 54		f9 - 62
// с 9d - 39		bd - 47		dd - 55		fd - 63

if((*(abba+1)=='T')&&(*(abba+2)=='X')) //тест  [TX,W,xx]
    1fcc:	89 81       	ldd	r24, Y+1	; 0x01
    1fce:	84 35       	cpi	r24, 0x54	; 84
    1fd0:	09 f0       	breq	.+2      	; 0x1fd4 <main+0x1456>
    1fd2:	08 c1       	rjmp	.+528    	; 0x21e4 <main+0x1666>
    1fd4:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd6:	88 35       	cpi	r24, 0x58	; 88
    1fd8:	09 f0       	breq	.+2      	; 0x1fdc <main+0x145e>
    1fda:	04 c1       	rjmp	.+520    	; 0x21e4 <main+0x1666>
{
	wdt_reset();
    1fdc:	a8 95       	wdr
	if(*(abba+4)=='W')
    1fde:	8c 81       	ldd	r24, Y+4	; 0x04
    1fe0:	87 35       	cpi	r24, 0x57	; 87
    1fe2:	09 f0       	breq	.+2      	; 0x1fe6 <main+0x1468>
    1fe4:	ff c0       	rjmp	.+510    	; 0x21e4 <main+0x1666>
	{
		wdt_reset();
    1fe6:	a8 95       	wdr
		//	while(i2c_done==1);
		UDR = 0x5b;
    1fe8:	7c b8       	out	0x0c, r7	; 12
    1fea:	ef e8       	ldi	r30, 0x8F	; 143
    1fec:	f1 e0       	ldi	r31, 0x01	; 1
    1fee:	31 97       	sbiw	r30, 0x01	; 1
    1ff0:	f1 f7       	brne	.-4      	; 0x1fee <main+0x1470>
    1ff2:	00 c0       	rjmp	.+0      	; 0x1ff4 <main+0x1476>
    1ff4:	00 00       	nop
		_delay_us(100);
		UDR = 0x20;
    1ff6:	6c b8       	out	0x0c, r6	; 12
    1ff8:	8f e8       	ldi	r24, 0x8F	; 143
    1ffa:	91 e0       	ldi	r25, 0x01	; 1
    1ffc:	01 97       	sbiw	r24, 0x01	; 1
    1ffe:	f1 f7       	brne	.-4      	; 0x1ffc <main+0x147e>
    2000:	00 c0       	rjmp	.+0      	; 0x2002 <main+0x1484>
    2002:	00 00       	nop
			_delay_us(100);
		UDR = 0x30;
    2004:	dc b8       	out	0x0c, r13	; 12
    2006:	ef e8       	ldi	r30, 0x8F	; 143
    2008:	f1 e0       	ldi	r31, 0x01	; 1
    200a:	31 97       	sbiw	r30, 0x01	; 1
    200c:	f1 f7       	brne	.-4      	; 0x200a <main+0x148c>
    200e:	00 c0       	rjmp	.+0      	; 0x2010 <main+0x1492>
    2010:	00 00       	nop
			_delay_us(100);
		UDR = 0x5d;
    2012:	cc b8       	out	0x0c, r12	; 12
    2014:	8f e8       	ldi	r24, 0x8F	; 143
    2016:	91 e0       	ldi	r25, 0x01	; 1
    2018:	01 97       	sbiw	r24, 0x01	; 1
    201a:	f1 f7       	brne	.-4      	; 0x2018 <main+0x149a>
    201c:	00 c0       	rjmp	.+0      	; 0x201e <main+0x14a0>
    201e:	00 00       	nop
			_delay_us(100);
		
		switch(*(abba+6))
    2020:	8e 81       	ldd	r24, Y+6	; 0x06
    2022:	90 e0       	ldi	r25, 0x00	; 0
    2024:	fc 01       	movw	r30, r24
    2026:	f0 97       	sbiw	r30, 0x30	; 48
    2028:	e7 33       	cpi	r30, 0x37	; 55
    202a:	f1 05       	cpc	r31, r1
    202c:	08 f0       	brcs	.+2      	; 0x2030 <main+0x14b2>
    202e:	5a c0       	rjmp	.+180    	; 0x20e4 <main+0x1566>
    2030:	ea 5f       	subi	r30, 0xFA	; 250
    2032:	fe 4f       	sbci	r31, 0xFE	; 254
    2034:	0c 94 65 13 	jmp	0x26ca	; 0x26ca <__tablejump2__>
		{
			case'0': g_odd=0; break;
    2038:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <g_odd>
    203c:	53 c0       	rjmp	.+166    	; 0x20e4 <main+0x1566>
			case'1': g_odd=1; break;
    203e:	81 e0       	ldi	r24, 0x01	; 1
    2040:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2044:	4f c0       	rjmp	.+158    	; 0x20e4 <main+0x1566>
			case'2': g_odd=2; break;
    2046:	82 e0       	ldi	r24, 0x02	; 2
    2048:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    204c:	4b c0       	rjmp	.+150    	; 0x20e4 <main+0x1566>
			case'3': g_odd=3; break;
    204e:	83 e0       	ldi	r24, 0x03	; 3
    2050:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2054:	47 c0       	rjmp	.+142    	; 0x20e4 <main+0x1566>
			case'4': g_odd=4; break;
    2056:	84 e0       	ldi	r24, 0x04	; 4
    2058:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    205c:	43 c0       	rjmp	.+134    	; 0x20e4 <main+0x1566>
			case'5': g_odd=5; break;
    205e:	85 e0       	ldi	r24, 0x05	; 5
    2060:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2064:	3f c0       	rjmp	.+126    	; 0x20e4 <main+0x1566>
			case'6': g_odd=6; break;
    2066:	86 e0       	ldi	r24, 0x06	; 6
    2068:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    206c:	3b c0       	rjmp	.+118    	; 0x20e4 <main+0x1566>
			case'7': g_odd=7; break;
    206e:	87 e0       	ldi	r24, 0x07	; 7
    2070:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2074:	37 c0       	rjmp	.+110    	; 0x20e4 <main+0x1566>
			case'8': g_odd=8; break;
    2076:	88 e0       	ldi	r24, 0x08	; 8
    2078:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    207c:	33 c0       	rjmp	.+102    	; 0x20e4 <main+0x1566>
			case'9': g_odd=9; break;
    207e:	89 e0       	ldi	r24, 0x09	; 9
    2080:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2084:	2f c0       	rjmp	.+94     	; 0x20e4 <main+0x1566>
			case('A'): g_odd=0xa; break;
    2086:	8a e0       	ldi	r24, 0x0A	; 10
    2088:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    208c:	2b c0       	rjmp	.+86     	; 0x20e4 <main+0x1566>
			case('B'): g_odd=0xb; break;
    208e:	8b e0       	ldi	r24, 0x0B	; 11
    2090:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2094:	27 c0       	rjmp	.+78     	; 0x20e4 <main+0x1566>
			case('C'): g_odd=0xc; break;
    2096:	8c e0       	ldi	r24, 0x0C	; 12
    2098:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    209c:	23 c0       	rjmp	.+70     	; 0x20e4 <main+0x1566>
			case('D'): g_odd=0xd; break;
    209e:	8d e0       	ldi	r24, 0x0D	; 13
    20a0:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    20a4:	1f c0       	rjmp	.+62     	; 0x20e4 <main+0x1566>
			case('E'): g_odd=0xe; break;
    20a6:	8e e0       	ldi	r24, 0x0E	; 14
    20a8:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    20ac:	1b c0       	rjmp	.+54     	; 0x20e4 <main+0x1566>
			case('F'): g_odd=0xf; break;
    20ae:	8f e0       	ldi	r24, 0x0F	; 15
    20b0:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    20b4:	17 c0       	rjmp	.+46     	; 0x20e4 <main+0x1566>
			case('a'): g_odd=0xa; break;
    20b6:	8a e0       	ldi	r24, 0x0A	; 10
    20b8:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    20bc:	13 c0       	rjmp	.+38     	; 0x20e4 <main+0x1566>
			case('b'): g_odd=0xb; break;
    20be:	8b e0       	ldi	r24, 0x0B	; 11
    20c0:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    20c4:	0f c0       	rjmp	.+30     	; 0x20e4 <main+0x1566>
			case('c'): g_odd=0xc; break;
    20c6:	8c e0       	ldi	r24, 0x0C	; 12
    20c8:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    20cc:	0b c0       	rjmp	.+22     	; 0x20e4 <main+0x1566>
			case('d'): g_odd=0xd; break;
    20ce:	8d e0       	ldi	r24, 0x0D	; 13
    20d0:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    20d4:	07 c0       	rjmp	.+14     	; 0x20e4 <main+0x1566>
			case('e'): g_odd=0xe; break;
    20d6:	8e e0       	ldi	r24, 0x0E	; 14
    20d8:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    20dc:	03 c0       	rjmp	.+6      	; 0x20e4 <main+0x1566>
			case('f'): g_odd=0xf; break;
    20de:	8f e0       	ldi	r24, 0x0F	; 15
    20e0:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
		};
		
		switch(*(abba+7))
    20e4:	8f 81       	ldd	r24, Y+7	; 0x07
    20e6:	90 e0       	ldi	r25, 0x00	; 0
    20e8:	fc 01       	movw	r30, r24
    20ea:	f0 97       	sbiw	r30, 0x30	; 48
    20ec:	e7 33       	cpi	r30, 0x37	; 55
    20ee:	f1 05       	cpc	r31, r1
    20f0:	08 f0       	brcs	.+2      	; 0x20f4 <main+0x1576>
    20f2:	5a c0       	rjmp	.+180    	; 0x21a8 <main+0x162a>
    20f4:	e3 5c       	subi	r30, 0xC3	; 195
    20f6:	fe 4f       	sbci	r31, 0xFE	; 254
    20f8:	0c 94 65 13 	jmp	0x26ca	; 0x26ca <__tablejump2__>
		{
			case'0': g_even=0; break;
    20fc:	10 92 28 01 	sts	0x0128, r1	; 0x800128 <g_even>
    2100:	53 c0       	rjmp	.+166    	; 0x21a8 <main+0x162a>
			case'1': g_even=1; break;
    2102:	81 e0       	ldi	r24, 0x01	; 1
    2104:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2108:	4f c0       	rjmp	.+158    	; 0x21a8 <main+0x162a>
			case'2': g_even=2; break;
    210a:	82 e0       	ldi	r24, 0x02	; 2
    210c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2110:	4b c0       	rjmp	.+150    	; 0x21a8 <main+0x162a>
			case'3': g_even=3; break;
    2112:	83 e0       	ldi	r24, 0x03	; 3
    2114:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2118:	47 c0       	rjmp	.+142    	; 0x21a8 <main+0x162a>
			case'4': g_even=4; break;
    211a:	84 e0       	ldi	r24, 0x04	; 4
    211c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2120:	43 c0       	rjmp	.+134    	; 0x21a8 <main+0x162a>
			case'5': g_even=5; break;
    2122:	85 e0       	ldi	r24, 0x05	; 5
    2124:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2128:	3f c0       	rjmp	.+126    	; 0x21a8 <main+0x162a>
			case'6': g_even=6; break;
    212a:	86 e0       	ldi	r24, 0x06	; 6
    212c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2130:	3b c0       	rjmp	.+118    	; 0x21a8 <main+0x162a>
			case'7': g_even=7; break;
    2132:	87 e0       	ldi	r24, 0x07	; 7
    2134:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2138:	37 c0       	rjmp	.+110    	; 0x21a8 <main+0x162a>
			case'8': g_even=8; break;
    213a:	88 e0       	ldi	r24, 0x08	; 8
    213c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2140:	33 c0       	rjmp	.+102    	; 0x21a8 <main+0x162a>
			case'9': g_even=9; break;
    2142:	89 e0       	ldi	r24, 0x09	; 9
    2144:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2148:	2f c0       	rjmp	.+94     	; 0x21a8 <main+0x162a>
			case('A'): g_even=0xa; break;
    214a:	8a e0       	ldi	r24, 0x0A	; 10
    214c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2150:	2b c0       	rjmp	.+86     	; 0x21a8 <main+0x162a>
			case('B'): g_even=0xb; break;
    2152:	8b e0       	ldi	r24, 0x0B	; 11
    2154:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2158:	27 c0       	rjmp	.+78     	; 0x21a8 <main+0x162a>
			case('C'): g_even=0xc; break;
    215a:	8c e0       	ldi	r24, 0x0C	; 12
    215c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2160:	23 c0       	rjmp	.+70     	; 0x21a8 <main+0x162a>
			case('D'): g_even=0xd; break;
    2162:	8d e0       	ldi	r24, 0x0D	; 13
    2164:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2168:	1f c0       	rjmp	.+62     	; 0x21a8 <main+0x162a>
			case('E'): g_even=0xe; break;
    216a:	8e e0       	ldi	r24, 0x0E	; 14
    216c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2170:	1b c0       	rjmp	.+54     	; 0x21a8 <main+0x162a>
			case('F'): g_even=0xf; break;
    2172:	8f e0       	ldi	r24, 0x0F	; 15
    2174:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2178:	17 c0       	rjmp	.+46     	; 0x21a8 <main+0x162a>
			case('a'): g_even=0xa; break;
    217a:	8a e0       	ldi	r24, 0x0A	; 10
    217c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2180:	13 c0       	rjmp	.+38     	; 0x21a8 <main+0x162a>
			case('b'): g_even=0xb; break;
    2182:	8b e0       	ldi	r24, 0x0B	; 11
    2184:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2188:	0f c0       	rjmp	.+30     	; 0x21a8 <main+0x162a>
			case('c'): g_even=0xc; break;
    218a:	8c e0       	ldi	r24, 0x0C	; 12
    218c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2190:	0b c0       	rjmp	.+22     	; 0x21a8 <main+0x162a>
			case('d'): g_even=0xd; break;
    2192:	8d e0       	ldi	r24, 0x0D	; 13
    2194:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2198:	07 c0       	rjmp	.+14     	; 0x21a8 <main+0x162a>
			case('e'): g_even=0xe; break;
    219a:	8e e0       	ldi	r24, 0x0E	; 14
    219c:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    21a0:	03 c0       	rjmp	.+6      	; 0x21a8 <main+0x162a>
			case('f'): g_even=0xf; break;
    21a2:	8f e0       	ldi	r24, 0x0F	; 15
    21a4:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
		};
		
		test = g_even + ((g_odd)<<4);
    21a8:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <g_odd>
    21ac:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <g_even>
    21b0:	e0 e1       	ldi	r30, 0x10	; 16
    21b2:	9e 9f       	mul	r25, r30
    21b4:	80 0d       	add	r24, r0
    21b6:	11 24       	eor	r1, r1
    21b8:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <test>
		
		mc=0x83;
    21bc:	83 e8       	ldi	r24, 0x83	; 131
    21be:	80 93 b5 07 	sts	0x07B5, r24	; 0x8007b5 <mc>
		i2c_done=1;
    21c2:	81 e0       	ldi	r24, 0x01	; 1
    21c4:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <i2c_done>
		twi_write_bytes(TWI_SLA, mc, 1, &test);
    21c8:	2a e2       	ldi	r18, 0x2A	; 42
    21ca:	31 e0       	ldi	r19, 0x01	; 1
    21cc:	41 e0       	ldi	r20, 0x01	; 1
    21ce:	50 e0       	ldi	r21, 0x00	; 0
    21d0:	63 e8       	ldi	r22, 0x83	; 131
    21d2:	80 e1       	ldi	r24, 0x10	; 16
    21d4:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <twi_write_bytes>
		i2c_done=0;
    21d8:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <i2c_done>
    21dc:	fa e1       	ldi	r31, 0x1A	; 26
    21de:	fa 95       	dec	r31
    21e0:	f1 f7       	brne	.-4      	; 0x21de <main+0x1660>
    21e2:	00 c0       	rjmp	.+0      	; 0x21e4 <main+0x1666>

}



if((*(abba+1)=='T')&&(*(abba+2)=='Y')) //тест  [TY,W,y,xx]
    21e4:	89 81       	ldd	r24, Y+1	; 0x01
    21e6:	84 35       	cpi	r24, 0x54	; 84
    21e8:	09 f0       	breq	.+2      	; 0x21ec <main+0x166e>
    21ea:	6b c1       	rjmp	.+726    	; 0x24c2 <main+0x1944>
    21ec:	8a 81       	ldd	r24, Y+2	; 0x02
    21ee:	89 35       	cpi	r24, 0x59	; 89
    21f0:	09 f0       	breq	.+2      	; 0x21f4 <main+0x1676>
    21f2:	67 c1       	rjmp	.+718    	; 0x24c2 <main+0x1944>
{
	wdt_reset();
    21f4:	a8 95       	wdr
	if(*(abba+4)=='W')
    21f6:	8c 81       	ldd	r24, Y+4	; 0x04
    21f8:	87 35       	cpi	r24, 0x57	; 87
    21fa:	09 f0       	breq	.+2      	; 0x21fe <main+0x1680>
    21fc:	62 c1       	rjmp	.+708    	; 0x24c2 <main+0x1944>
	{
		wdt_reset();
    21fe:	a8 95       	wdr
		//	while(i2c_done==1);
		UDR = 0x5b;
    2200:	7c b8       	out	0x0c, r7	; 12
    2202:	8f e8       	ldi	r24, 0x8F	; 143
    2204:	91 e0       	ldi	r25, 0x01	; 1
    2206:	01 97       	sbiw	r24, 0x01	; 1
    2208:	f1 f7       	brne	.-4      	; 0x2206 <main+0x1688>
    220a:	00 c0       	rjmp	.+0      	; 0x220c <main+0x168e>
    220c:	00 00       	nop
		_delay_us(100);
		UDR = 0x20;
    220e:	6c b8       	out	0x0c, r6	; 12
    2210:	ef e8       	ldi	r30, 0x8F	; 143
    2212:	f1 e0       	ldi	r31, 0x01	; 1
    2214:	31 97       	sbiw	r30, 0x01	; 1
    2216:	f1 f7       	brne	.-4      	; 0x2214 <main+0x1696>
    2218:	00 c0       	rjmp	.+0      	; 0x221a <main+0x169c>
    221a:	00 00       	nop
		_delay_us(100);
		UDR = 0x30;
    221c:	dc b8       	out	0x0c, r13	; 12
    221e:	8f e8       	ldi	r24, 0x8F	; 143
    2220:	91 e0       	ldi	r25, 0x01	; 1
    2222:	01 97       	sbiw	r24, 0x01	; 1
    2224:	f1 f7       	brne	.-4      	; 0x2222 <main+0x16a4>
    2226:	00 c0       	rjmp	.+0      	; 0x2228 <main+0x16aa>
    2228:	00 00       	nop
		_delay_us(100);
		UDR = 0x5d;
    222a:	cc b8       	out	0x0c, r12	; 12
    222c:	ef e8       	ldi	r30, 0x8F	; 143
    222e:	f1 e0       	ldi	r31, 0x01	; 1
    2230:	31 97       	sbiw	r30, 0x01	; 1
    2232:	f1 f7       	brne	.-4      	; 0x2230 <main+0x16b2>
    2234:	00 c0       	rjmp	.+0      	; 0x2236 <main+0x16b8>
    2236:	00 00       	nop
		_delay_us(100);
		
		switch(*(abba+6))
    2238:	8e 81       	ldd	r24, Y+6	; 0x06
    223a:	90 e0       	ldi	r25, 0x00	; 0
    223c:	fc 01       	movw	r30, r24
    223e:	f0 97       	sbiw	r30, 0x30	; 48
    2240:	e7 33       	cpi	r30, 0x37	; 55
    2242:	f1 05       	cpc	r31, r1
    2244:	08 f0       	brcs	.+2      	; 0x2248 <main+0x16ca>
    2246:	5a c0       	rjmp	.+180    	; 0x22fc <main+0x177e>
    2248:	ec 58       	subi	r30, 0x8C	; 140
    224a:	fe 4f       	sbci	r31, 0xFE	; 254
    224c:	0c 94 65 13 	jmp	0x26ca	; 0x26ca <__tablejump2__>
		{
			case'0': g_addr=0; break;
    2250:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <__data_end>
    2254:	53 c0       	rjmp	.+166    	; 0x22fc <main+0x177e>
			case'1': g_addr=1; break;
    2256:	81 e0       	ldi	r24, 0x01	; 1
    2258:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    225c:	4f c0       	rjmp	.+158    	; 0x22fc <main+0x177e>
			case'2': g_addr=2; break;
    225e:	82 e0       	ldi	r24, 0x02	; 2
    2260:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    2264:	4b c0       	rjmp	.+150    	; 0x22fc <main+0x177e>
			case'3': g_addr=3; break;
    2266:	83 e0       	ldi	r24, 0x03	; 3
    2268:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    226c:	47 c0       	rjmp	.+142    	; 0x22fc <main+0x177e>
			case'4': g_addr=4; break;
    226e:	84 e0       	ldi	r24, 0x04	; 4
    2270:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    2274:	43 c0       	rjmp	.+134    	; 0x22fc <main+0x177e>
			case'5': g_addr=5; break;
    2276:	85 e0       	ldi	r24, 0x05	; 5
    2278:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    227c:	3f c0       	rjmp	.+126    	; 0x22fc <main+0x177e>
			case'6': g_addr=6; break;
    227e:	86 e0       	ldi	r24, 0x06	; 6
    2280:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    2284:	3b c0       	rjmp	.+118    	; 0x22fc <main+0x177e>
			case'7': g_addr=7; break;
    2286:	87 e0       	ldi	r24, 0x07	; 7
    2288:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    228c:	37 c0       	rjmp	.+110    	; 0x22fc <main+0x177e>
			case'8': g_addr=8; break;
    228e:	88 e0       	ldi	r24, 0x08	; 8
    2290:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    2294:	33 c0       	rjmp	.+102    	; 0x22fc <main+0x177e>
			case'9': g_addr=9; break;
    2296:	89 e0       	ldi	r24, 0x09	; 9
    2298:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    229c:	2f c0       	rjmp	.+94     	; 0x22fc <main+0x177e>
			case('A'): g_addr=0xa; break;
    229e:	8a e0       	ldi	r24, 0x0A	; 10
    22a0:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    22a4:	2b c0       	rjmp	.+86     	; 0x22fc <main+0x177e>
			case('B'): g_addr=0xb; break;
    22a6:	8b e0       	ldi	r24, 0x0B	; 11
    22a8:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    22ac:	27 c0       	rjmp	.+78     	; 0x22fc <main+0x177e>
			case('C'): g_addr=0xc; break;
    22ae:	8c e0       	ldi	r24, 0x0C	; 12
    22b0:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    22b4:	23 c0       	rjmp	.+70     	; 0x22fc <main+0x177e>
			case('D'): g_addr=0xd; break;
    22b6:	8d e0       	ldi	r24, 0x0D	; 13
    22b8:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    22bc:	1f c0       	rjmp	.+62     	; 0x22fc <main+0x177e>
			case('E'): g_addr=0xe; break;
    22be:	8e e0       	ldi	r24, 0x0E	; 14
    22c0:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    22c4:	1b c0       	rjmp	.+54     	; 0x22fc <main+0x177e>
			case('F'): g_addr=0xf; break;
    22c6:	8f e0       	ldi	r24, 0x0F	; 15
    22c8:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    22cc:	17 c0       	rjmp	.+46     	; 0x22fc <main+0x177e>
			case('a'): g_addr=0xa; break;
    22ce:	8a e0       	ldi	r24, 0x0A	; 10
    22d0:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    22d4:	13 c0       	rjmp	.+38     	; 0x22fc <main+0x177e>
			case('b'): g_addr=0xb; break;
    22d6:	8b e0       	ldi	r24, 0x0B	; 11
    22d8:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    22dc:	0f c0       	rjmp	.+30     	; 0x22fc <main+0x177e>
			case('c'): g_addr=0xc; break;
    22de:	8c e0       	ldi	r24, 0x0C	; 12
    22e0:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    22e4:	0b c0       	rjmp	.+22     	; 0x22fc <main+0x177e>
			case('d'): g_addr=0xd; break;
    22e6:	8d e0       	ldi	r24, 0x0D	; 13
    22e8:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    22ec:	07 c0       	rjmp	.+14     	; 0x22fc <main+0x177e>
			case('e'): g_addr=0xe; break;
    22ee:	8e e0       	ldi	r24, 0x0E	; 14
    22f0:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
    22f4:	03 c0       	rjmp	.+6      	; 0x22fc <main+0x177e>
			case('f'): g_addr=0xf; break;
    22f6:	8f e0       	ldi	r24, 0x0F	; 15
    22f8:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
		};
		
		switch(*(abba+8))
    22fc:	88 85       	ldd	r24, Y+8	; 0x08
    22fe:	90 e0       	ldi	r25, 0x00	; 0
    2300:	fc 01       	movw	r30, r24
    2302:	f0 97       	sbiw	r30, 0x30	; 48
    2304:	e7 33       	cpi	r30, 0x37	; 55
    2306:	f1 05       	cpc	r31, r1
    2308:	08 f0       	brcs	.+2      	; 0x230c <main+0x178e>
    230a:	5a c0       	rjmp	.+180    	; 0x23c0 <main+0x1842>
    230c:	e5 55       	subi	r30, 0x55	; 85
    230e:	fe 4f       	sbci	r31, 0xFE	; 254
    2310:	0c 94 65 13 	jmp	0x26ca	; 0x26ca <__tablejump2__>
		{
			case'0': g_odd=0; break;
    2314:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <g_odd>
    2318:	53 c0       	rjmp	.+166    	; 0x23c0 <main+0x1842>
			case'1': g_odd=1; break;
    231a:	81 e0       	ldi	r24, 0x01	; 1
    231c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2320:	4f c0       	rjmp	.+158    	; 0x23c0 <main+0x1842>
			case'2': g_odd=2; break;
    2322:	82 e0       	ldi	r24, 0x02	; 2
    2324:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2328:	4b c0       	rjmp	.+150    	; 0x23c0 <main+0x1842>
			case'3': g_odd=3; break;
    232a:	83 e0       	ldi	r24, 0x03	; 3
    232c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2330:	47 c0       	rjmp	.+142    	; 0x23c0 <main+0x1842>
			case'4': g_odd=4; break;
    2332:	84 e0       	ldi	r24, 0x04	; 4
    2334:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2338:	43 c0       	rjmp	.+134    	; 0x23c0 <main+0x1842>
			case'5': g_odd=5; break;
    233a:	85 e0       	ldi	r24, 0x05	; 5
    233c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2340:	3f c0       	rjmp	.+126    	; 0x23c0 <main+0x1842>
			case'6': g_odd=6; break;
    2342:	86 e0       	ldi	r24, 0x06	; 6
    2344:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2348:	3b c0       	rjmp	.+118    	; 0x23c0 <main+0x1842>
			case'7': g_odd=7; break;
    234a:	87 e0       	ldi	r24, 0x07	; 7
    234c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2350:	37 c0       	rjmp	.+110    	; 0x23c0 <main+0x1842>
			case'8': g_odd=8; break;
    2352:	88 e0       	ldi	r24, 0x08	; 8
    2354:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2358:	33 c0       	rjmp	.+102    	; 0x23c0 <main+0x1842>
			case'9': g_odd=9; break;
    235a:	89 e0       	ldi	r24, 0x09	; 9
    235c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2360:	2f c0       	rjmp	.+94     	; 0x23c0 <main+0x1842>
			case('A'): g_odd=0xa; break;
    2362:	8a e0       	ldi	r24, 0x0A	; 10
    2364:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2368:	2b c0       	rjmp	.+86     	; 0x23c0 <main+0x1842>
			case('B'): g_odd=0xb; break;
    236a:	8b e0       	ldi	r24, 0x0B	; 11
    236c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2370:	27 c0       	rjmp	.+78     	; 0x23c0 <main+0x1842>
			case('C'): g_odd=0xc; break;
    2372:	8c e0       	ldi	r24, 0x0C	; 12
    2374:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2378:	23 c0       	rjmp	.+70     	; 0x23c0 <main+0x1842>
			case('D'): g_odd=0xd; break;
    237a:	8d e0       	ldi	r24, 0x0D	; 13
    237c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2380:	1f c0       	rjmp	.+62     	; 0x23c0 <main+0x1842>
			case('E'): g_odd=0xe; break;
    2382:	8e e0       	ldi	r24, 0x0E	; 14
    2384:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2388:	1b c0       	rjmp	.+54     	; 0x23c0 <main+0x1842>
			case('F'): g_odd=0xf; break;
    238a:	8f e0       	ldi	r24, 0x0F	; 15
    238c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2390:	17 c0       	rjmp	.+46     	; 0x23c0 <main+0x1842>
			case('a'): g_odd=0xa; break;
    2392:	8a e0       	ldi	r24, 0x0A	; 10
    2394:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    2398:	13 c0       	rjmp	.+38     	; 0x23c0 <main+0x1842>
			case('b'): g_odd=0xb; break;
    239a:	8b e0       	ldi	r24, 0x0B	; 11
    239c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    23a0:	0f c0       	rjmp	.+30     	; 0x23c0 <main+0x1842>
			case('c'): g_odd=0xc; break;
    23a2:	8c e0       	ldi	r24, 0x0C	; 12
    23a4:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    23a8:	0b c0       	rjmp	.+22     	; 0x23c0 <main+0x1842>
			case('d'): g_odd=0xd; break;
    23aa:	8d e0       	ldi	r24, 0x0D	; 13
    23ac:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    23b0:	07 c0       	rjmp	.+14     	; 0x23c0 <main+0x1842>
			case('e'): g_odd=0xe; break;
    23b2:	8e e0       	ldi	r24, 0x0E	; 14
    23b4:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
    23b8:	03 c0       	rjmp	.+6      	; 0x23c0 <main+0x1842>
			case('f'): g_odd=0xf; break;
    23ba:	8f e0       	ldi	r24, 0x0F	; 15
    23bc:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
		};
		
		switch(*(abba+9))
    23c0:	89 85       	ldd	r24, Y+9	; 0x09
    23c2:	90 e0       	ldi	r25, 0x00	; 0
    23c4:	fc 01       	movw	r30, r24
    23c6:	f0 97       	sbiw	r30, 0x30	; 48
    23c8:	e7 33       	cpi	r30, 0x37	; 55
    23ca:	f1 05       	cpc	r31, r1
    23cc:	08 f0       	brcs	.+2      	; 0x23d0 <main+0x1852>
    23ce:	5a c0       	rjmp	.+180    	; 0x2484 <main+0x1906>
    23d0:	ee 51       	subi	r30, 0x1E	; 30
    23d2:	fe 4f       	sbci	r31, 0xFE	; 254
    23d4:	0c 94 65 13 	jmp	0x26ca	; 0x26ca <__tablejump2__>
		{
			case'0': g_even=0; break;
    23d8:	10 92 28 01 	sts	0x0128, r1	; 0x800128 <g_even>
    23dc:	53 c0       	rjmp	.+166    	; 0x2484 <main+0x1906>
			case'1': g_even=1; break;
    23de:	81 e0       	ldi	r24, 0x01	; 1
    23e0:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    23e4:	4f c0       	rjmp	.+158    	; 0x2484 <main+0x1906>
			case'2': g_even=2; break;
    23e6:	82 e0       	ldi	r24, 0x02	; 2
    23e8:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    23ec:	4b c0       	rjmp	.+150    	; 0x2484 <main+0x1906>
			case'3': g_even=3; break;
    23ee:	83 e0       	ldi	r24, 0x03	; 3
    23f0:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    23f4:	47 c0       	rjmp	.+142    	; 0x2484 <main+0x1906>
			case'4': g_even=4; break;
    23f6:	84 e0       	ldi	r24, 0x04	; 4
    23f8:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    23fc:	43 c0       	rjmp	.+134    	; 0x2484 <main+0x1906>
			case'5': g_even=5; break;
    23fe:	85 e0       	ldi	r24, 0x05	; 5
    2400:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2404:	3f c0       	rjmp	.+126    	; 0x2484 <main+0x1906>
			case'6': g_even=6; break;
    2406:	86 e0       	ldi	r24, 0x06	; 6
    2408:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    240c:	3b c0       	rjmp	.+118    	; 0x2484 <main+0x1906>
			case'7': g_even=7; break;
    240e:	87 e0       	ldi	r24, 0x07	; 7
    2410:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2414:	37 c0       	rjmp	.+110    	; 0x2484 <main+0x1906>
			case'8': g_even=8; break;
    2416:	88 e0       	ldi	r24, 0x08	; 8
    2418:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    241c:	33 c0       	rjmp	.+102    	; 0x2484 <main+0x1906>
			case'9': g_even=9; break;
    241e:	89 e0       	ldi	r24, 0x09	; 9
    2420:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2424:	2f c0       	rjmp	.+94     	; 0x2484 <main+0x1906>
			case('A'): g_even=0xa; break;
    2426:	8a e0       	ldi	r24, 0x0A	; 10
    2428:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    242c:	2b c0       	rjmp	.+86     	; 0x2484 <main+0x1906>
			case('B'): g_even=0xb; break;
    242e:	8b e0       	ldi	r24, 0x0B	; 11
    2430:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2434:	27 c0       	rjmp	.+78     	; 0x2484 <main+0x1906>
			case('C'): g_even=0xc; break;
    2436:	8c e0       	ldi	r24, 0x0C	; 12
    2438:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    243c:	23 c0       	rjmp	.+70     	; 0x2484 <main+0x1906>
			case('D'): g_even=0xd; break;
    243e:	8d e0       	ldi	r24, 0x0D	; 13
    2440:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2444:	1f c0       	rjmp	.+62     	; 0x2484 <main+0x1906>
			case('E'): g_even=0xe; break;
    2446:	8e e0       	ldi	r24, 0x0E	; 14
    2448:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    244c:	1b c0       	rjmp	.+54     	; 0x2484 <main+0x1906>
			case('F'): g_even=0xf; break;
    244e:	8f e0       	ldi	r24, 0x0F	; 15
    2450:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2454:	17 c0       	rjmp	.+46     	; 0x2484 <main+0x1906>
			case('a'): g_even=0xa; break;
    2456:	8a e0       	ldi	r24, 0x0A	; 10
    2458:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    245c:	13 c0       	rjmp	.+38     	; 0x2484 <main+0x1906>
			case('b'): g_even=0xb; break;
    245e:	8b e0       	ldi	r24, 0x0B	; 11
    2460:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2464:	0f c0       	rjmp	.+30     	; 0x2484 <main+0x1906>
			case('c'): g_even=0xc; break;
    2466:	8c e0       	ldi	r24, 0x0C	; 12
    2468:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    246c:	0b c0       	rjmp	.+22     	; 0x2484 <main+0x1906>
			case('d'): g_even=0xd; break;
    246e:	8d e0       	ldi	r24, 0x0D	; 13
    2470:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    2474:	07 c0       	rjmp	.+14     	; 0x2484 <main+0x1906>
			case('e'): g_even=0xe; break;
    2476:	8e e0       	ldi	r24, 0x0E	; 14
    2478:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
    247c:	03 c0       	rjmp	.+6      	; 0x2484 <main+0x1906>
			case('f'): g_even=0xf; break;
    247e:	8f e0       	ldi	r24, 0x0F	; 15
    2480:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
		};
		
		test = g_even + ((g_odd)<<4);
    2484:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <g_odd>
    2488:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <g_even>
    248c:	f0 e1       	ldi	r31, 0x10	; 16
    248e:	9f 9f       	mul	r25, r31
    2490:	80 0d       	add	r24, r0
    2492:	11 24       	eor	r1, r1
    2494:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <test>
		
		mc=0x83;
    2498:	83 e8       	ldi	r24, 0x83	; 131
    249a:	80 93 b5 07 	sts	0x07B5, r24	; 0x8007b5 <mc>
		i2c_done=1;
    249e:	81 e0       	ldi	r24, 0x01	; 1
    24a0:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <i2c_done>
		twi_write_bytes(g_addr, mc, 1, &test);
    24a4:	2a e2       	ldi	r18, 0x2A	; 42
    24a6:	31 e0       	ldi	r19, 0x01	; 1
    24a8:	41 e0       	ldi	r20, 0x01	; 1
    24aa:	50 e0       	ldi	r21, 0x00	; 0
    24ac:	63 e8       	ldi	r22, 0x83	; 131
    24ae:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <__data_end>
    24b2:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <twi_write_bytes>
		//twi_write_bytes(05, mc, 1, &test);
		i2c_done=0;
    24b6:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <i2c_done>
    24ba:	2a e1       	ldi	r18, 0x1A	; 26
    24bc:	2a 95       	dec	r18
    24be:	f1 f7       	brne	.-4      	; 0x24bc <main+0x193e>
    24c0:	00 c0       	rjmp	.+0      	; 0x24c2 <main+0x1944>
	}

}


if((*(abba+1)=='T')&&(*(abba+2)=='Z')) //тест  [TZ,W,z,y,xx]
    24c2:	89 81       	ldd	r24, Y+1	; 0x01
    24c4:	84 35       	cpi	r24, 0x54	; 84
    24c6:	09 f0       	breq	.+2      	; 0x24ca <main+0x194c>
    24c8:	66 c0       	rjmp	.+204    	; 0x2596 <main+0x1a18>
    24ca:	8a 81       	ldd	r24, Y+2	; 0x02
    24cc:	8a 35       	cpi	r24, 0x5A	; 90
    24ce:	09 f0       	breq	.+2      	; 0x24d2 <main+0x1954>
    24d0:	62 c0       	rjmp	.+196    	; 0x2596 <main+0x1a18>
{
	wdt_reset();
    24d2:	a8 95       	wdr
	if(*(abba+4)=='W')
    24d4:	8c 81       	ldd	r24, Y+4	; 0x04
    24d6:	87 35       	cpi	r24, 0x57	; 87
    24d8:	09 f0       	breq	.+2      	; 0x24dc <main+0x195e>
    24da:	5d c0       	rjmp	.+186    	; 0x2596 <main+0x1a18>
	{
		wdt_reset();
    24dc:	a8 95       	wdr
		//	while(i2c_done==1);
		UDR = 0x5b;
    24de:	7c b8       	out	0x0c, r7	; 12
    24e0:	8f e8       	ldi	r24, 0x8F	; 143
    24e2:	91 e0       	ldi	r25, 0x01	; 1
    24e4:	01 97       	sbiw	r24, 0x01	; 1
    24e6:	f1 f7       	brne	.-4      	; 0x24e4 <main+0x1966>
    24e8:	00 c0       	rjmp	.+0      	; 0x24ea <main+0x196c>
    24ea:	00 00       	nop
		_delay_us(100);
		UDR = 0x20;
    24ec:	6c b8       	out	0x0c, r6	; 12
    24ee:	ef e8       	ldi	r30, 0x8F	; 143
    24f0:	f1 e0       	ldi	r31, 0x01	; 1
    24f2:	31 97       	sbiw	r30, 0x01	; 1
    24f4:	f1 f7       	brne	.-4      	; 0x24f2 <main+0x1974>
    24f6:	00 c0       	rjmp	.+0      	; 0x24f8 <main+0x197a>
    24f8:	00 00       	nop
		_delay_us(100);
		UDR = 0x30;
    24fa:	dc b8       	out	0x0c, r13	; 12
    24fc:	8f e8       	ldi	r24, 0x8F	; 143
    24fe:	91 e0       	ldi	r25, 0x01	; 1
    2500:	01 97       	sbiw	r24, 0x01	; 1
    2502:	f1 f7       	brne	.-4      	; 0x2500 <main+0x1982>
    2504:	00 c0       	rjmp	.+0      	; 0x2506 <main+0x1988>
    2506:	00 00       	nop
		_delay_us(100);
		UDR = 0x5d;
    2508:	cc b8       	out	0x0c, r12	; 12
    250a:	ef e8       	ldi	r30, 0x8F	; 143
    250c:	f1 e0       	ldi	r31, 0x01	; 1
    250e:	31 97       	sbiw	r30, 0x01	; 1
    2510:	f1 f7       	brne	.-4      	; 0x250e <main+0x1990>
    2512:	00 c0       	rjmp	.+0      	; 0x2514 <main+0x1996>
    2514:	00 00       	nop
		_delay_us(100);
		
		ch_addr=Converter(*(abba+6));
    2516:	8e 81       	ldd	r24, Y+6	; 0x06
    2518:	0e 94 7d 03 	call	0x6fa	; 0x6fa <Converter>
    251c:	80 93 29 01 	sts	0x0129, r24	; 0x800129 <ch_addr>
		mb6=ch_addr;                           // 
    2520:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <mb6>
		twi_write_one_byte(0x70, p_mb6);    //
    2524:	60 91 3d 01 	lds	r22, 0x013D	; 0x80013d <p_mb6>
    2528:	70 91 3e 01 	lds	r23, 0x013E	; 0x80013e <p_mb6+0x1>
    252c:	80 e7       	ldi	r24, 0x70	; 112
    252e:	90 e0       	ldi	r25, 0x00	; 0
    2530:	0e 94 41 03 	call	0x682	; 0x682 <twi_write_one_byte>
    2534:	8f e8       	ldi	r24, 0x8F	; 143
    2536:	91 e0       	ldi	r25, 0x01	; 1
    2538:	01 97       	sbiw	r24, 0x01	; 1
    253a:	f1 f7       	brne	.-4      	; 0x2538 <main+0x19ba>
    253c:	00 c0       	rjmp	.+0      	; 0x253e <main+0x19c0>
    253e:	00 00       	nop
		_delay_us(100);
		
		g_addr=Converter(*(abba+8));
    2540:	88 85       	ldd	r24, Y+8	; 0x08
    2542:	0e 94 7d 03 	call	0x6fa	; 0x6fa <Converter>
    2546:	38 2e       	mov	r3, r24
    2548:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
		g_odd=Converter(*(abba+10));
    254c:	8a 85       	ldd	r24, Y+10	; 0x0a
    254e:	0e 94 7d 03 	call	0x6fa	; 0x6fa <Converter>
    2552:	28 2e       	mov	r2, r24
    2554:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <g_odd>
		g_even=Converter(*(abba+11));                     //
    2558:	8b 85       	ldd	r24, Y+11	; 0x0b
    255a:	0e 94 7d 03 	call	0x6fa	; 0x6fa <Converter>
    255e:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <g_even>
		
		test = g_even + ((g_odd)<<4);
    2562:	90 e1       	ldi	r25, 0x10	; 16
    2564:	29 9e       	mul	r2, r25
    2566:	80 0d       	add	r24, r0
    2568:	11 24       	eor	r1, r1
    256a:	80 93 2a 01 	sts	0x012A, r24	; 0x80012a <test>
		
		mc=0x83;
    256e:	83 e8       	ldi	r24, 0x83	; 131
    2570:	80 93 b5 07 	sts	0x07B5, r24	; 0x8007b5 <mc>
		i2c_done=1;
    2574:	81 e0       	ldi	r24, 0x01	; 1
    2576:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <i2c_done>
		twi_write_bytes(g_addr, mc, 1, &test);
    257a:	2a e2       	ldi	r18, 0x2A	; 42
    257c:	31 e0       	ldi	r19, 0x01	; 1
    257e:	41 e0       	ldi	r20, 0x01	; 1
    2580:	50 e0       	ldi	r21, 0x00	; 0
    2582:	63 e8       	ldi	r22, 0x83	; 131
    2584:	83 2d       	mov	r24, r3
    2586:	0e 94 e0 02 	call	0x5c0	; 0x5c0 <twi_write_bytes>
		//twi_write_bytes(05, mc, 1, &test);
		i2c_done=0;
    258a:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <i2c_done>
    258e:	ea e1       	ldi	r30, 0x1A	; 26
    2590:	ea 95       	dec	r30
    2592:	f1 f7       	brne	.-4      	; 0x2590 <main+0x1a12>
    2594:	00 c0       	rjmp	.+0      	; 0x2596 <main+0x1a18>





if((*(abba+1)=='V')&&(*(abba+2)=='V'))
    2596:	89 81       	ldd	r24, Y+1	; 0x01
    2598:	86 35       	cpi	r24, 0x56	; 86
    259a:	09 f0       	breq	.+2      	; 0x259e <main+0x1a20>
    259c:	73 c0       	rjmp	.+230    	; 0x2684 <main+0x1b06>
    259e:	8a 81       	ldd	r24, Y+2	; 0x02
    25a0:	86 35       	cpi	r24, 0x56	; 86
    25a2:	09 f0       	breq	.+2      	; 0x25a6 <main+0x1a28>
    25a4:	6f c0       	rjmp	.+222    	; 0x2684 <main+0x1b06>

{
	wdt_reset();
    25a6:	a8 95       	wdr
	UDR = 0x5b;			//[
    25a8:	7c b8       	out	0x0c, r7	; 12
    25aa:	8f e8       	ldi	r24, 0x8F	; 143
    25ac:	91 e0       	ldi	r25, 0x01	; 1
    25ae:	01 97       	sbiw	r24, 0x01	; 1
    25b0:	f1 f7       	brne	.-4      	; 0x25ae <main+0x1a30>
    25b2:	00 c0       	rjmp	.+0      	; 0x25b4 <main+0x1a36>
    25b4:	00 00       	nop
	_delay_us(100);
	UDR = 0x30;			//0
    25b6:	dc b8       	out	0x0c, r13	; 12
    25b8:	ef e8       	ldi	r30, 0x8F	; 143
    25ba:	f1 e0       	ldi	r31, 0x01	; 1
    25bc:	31 97       	sbiw	r30, 0x01	; 1
    25be:	f1 f7       	brne	.-4      	; 0x25bc <main+0x1a3e>
    25c0:	00 c0       	rjmp	.+0      	; 0x25c2 <main+0x1a44>
    25c2:	00 00       	nop
	_delay_us(100);
	UDR = 0x2c;			//,
    25c4:	5c b8       	out	0x0c, r5	; 12
    25c6:	8f e8       	ldi	r24, 0x8F	; 143
    25c8:	91 e0       	ldi	r25, 0x01	; 1
    25ca:	01 97       	sbiw	r24, 0x01	; 1
    25cc:	f1 f7       	brne	.-4      	; 0x25ca <main+0x1a4c>
    25ce:	00 c0       	rjmp	.+0      	; 0x25d0 <main+0x1a52>
    25d0:	00 00       	nop
	_delay_us(100);					
	UDR = 0x37;			//7
    25d2:	87 e3       	ldi	r24, 0x37	; 55
    25d4:	8c b9       	out	0x0c, r24	; 12
    25d6:	ef e8       	ldi	r30, 0x8F	; 143
    25d8:	f1 e0       	ldi	r31, 0x01	; 1
    25da:	31 97       	sbiw	r30, 0x01	; 1
    25dc:	f1 f7       	brne	.-4      	; 0x25da <main+0x1a5c>
    25de:	00 c0       	rjmp	.+0      	; 0x25e0 <main+0x1a62>
    25e0:	00 00       	nop
	_delay_us(100);
	UDR = 0x2e;			//.
    25e2:	8e e2       	ldi	r24, 0x2E	; 46
    25e4:	8c b9       	out	0x0c, r24	; 12
    25e6:	8f e8       	ldi	r24, 0x8F	; 143
    25e8:	91 e0       	ldi	r25, 0x01	; 1
    25ea:	01 97       	sbiw	r24, 0x01	; 1
    25ec:	f1 f7       	brne	.-4      	; 0x25ea <main+0x1a6c>
    25ee:	00 c0       	rjmp	.+0      	; 0x25f0 <main+0x1a72>
    25f0:	00 00       	nop
	_delay_us(100);
	UDR = 0x30;			//0
    25f2:	dc b8       	out	0x0c, r13	; 12
    25f4:	ef e8       	ldi	r30, 0x8F	; 143
    25f6:	f1 e0       	ldi	r31, 0x01	; 1
    25f8:	31 97       	sbiw	r30, 0x01	; 1
    25fa:	f1 f7       	brne	.-4      	; 0x25f8 <main+0x1a7a>
    25fc:	00 c0       	rjmp	.+0      	; 0x25fe <main+0x1a80>
    25fe:	00 00       	nop
	_delay_us(100);
	UDR = 0x32;			//2
    2600:	82 e3       	ldi	r24, 0x32	; 50
    2602:	8c b9       	out	0x0c, r24	; 12
    2604:	ef e8       	ldi	r30, 0x8F	; 143
    2606:	f1 e0       	ldi	r31, 0x01	; 1
    2608:	31 97       	sbiw	r30, 0x01	; 1
    260a:	f1 f7       	brne	.-4      	; 0x2608 <main+0x1a8a>
    260c:	00 c0       	rjmp	.+0      	; 0x260e <main+0x1a90>
    260e:	00 00       	nop
	_delay_us(100);
	UDR = 0x2f;			// /
    2610:	9f e2       	ldi	r25, 0x2F	; 47
    2612:	9c b9       	out	0x0c, r25	; 12
    2614:	ef e8       	ldi	r30, 0x8F	; 143
    2616:	f1 e0       	ldi	r31, 0x01	; 1
    2618:	31 97       	sbiw	r30, 0x01	; 1
    261a:	f1 f7       	brne	.-4      	; 0x2618 <main+0x1a9a>
    261c:	00 c0       	rjmp	.+0      	; 0x261e <main+0x1aa0>
    261e:	00 00       	nop
	_delay_us(100);
	UDR = 0x32;			//2
    2620:	8c b9       	out	0x0c, r24	; 12
    2622:	ef e8       	ldi	r30, 0x8F	; 143
    2624:	f1 e0       	ldi	r31, 0x01	; 1
    2626:	31 97       	sbiw	r30, 0x01	; 1
    2628:	f1 f7       	brne	.-4      	; 0x2626 <main+0x1aa8>
    262a:	00 c0       	rjmp	.+0      	; 0x262c <main+0x1aae>
    262c:	00 00       	nop
	_delay_us(100);
	UDR = 0x35;			//5
    262e:	95 e3       	ldi	r25, 0x35	; 53
    2630:	9c b9       	out	0x0c, r25	; 12
    2632:	ef e8       	ldi	r30, 0x8F	; 143
    2634:	f1 e0       	ldi	r31, 0x01	; 1
    2636:	31 97       	sbiw	r30, 0x01	; 1
    2638:	f1 f7       	brne	.-4      	; 0x2636 <main+0x1ab8>
    263a:	00 c0       	rjmp	.+0      	; 0x263c <main+0x1abe>
    263c:	00 00       	nop
	_delay_us(100);
	UDR = 0x30;			//0
    263e:	dc b8       	out	0x0c, r13	; 12
    2640:	ef e8       	ldi	r30, 0x8F	; 143
    2642:	f1 e0       	ldi	r31, 0x01	; 1
    2644:	31 97       	sbiw	r30, 0x01	; 1
    2646:	f1 f7       	brne	.-4      	; 0x2644 <main+0x1ac6>
    2648:	00 c0       	rjmp	.+0      	; 0x264a <main+0x1acc>
    264a:	00 00       	nop
	_delay_us(100);
	UDR = 0x32;			//2
    264c:	8c b9       	out	0x0c, r24	; 12
    264e:	ef e8       	ldi	r30, 0x8F	; 143
    2650:	f1 e0       	ldi	r31, 0x01	; 1
    2652:	31 97       	sbiw	r30, 0x01	; 1
    2654:	f1 f7       	brne	.-4      	; 0x2652 <main+0x1ad4>
    2656:	00 c0       	rjmp	.+0      	; 0x2658 <main+0x1ada>
    2658:	00 00       	nop
	_delay_us(100);
	UDR = 0x32;			//2
    265a:	8c b9       	out	0x0c, r24	; 12
    265c:	8f e8       	ldi	r24, 0x8F	; 143
    265e:	91 e0       	ldi	r25, 0x01	; 1
    2660:	01 97       	sbiw	r24, 0x01	; 1
    2662:	f1 f7       	brne	.-4      	; 0x2660 <main+0x1ae2>
    2664:	00 c0       	rjmp	.+0      	; 0x2666 <main+0x1ae8>
    2666:	00 00       	nop
	_delay_us(100);
	UDR = 0x31;			//1
    2668:	4c b8       	out	0x0c, r4	; 12
    266a:	ef e8       	ldi	r30, 0x8F	; 143
    266c:	f1 e0       	ldi	r31, 0x01	; 1
    266e:	31 97       	sbiw	r30, 0x01	; 1
    2670:	f1 f7       	brne	.-4      	; 0x266e <main+0x1af0>
    2672:	00 c0       	rjmp	.+0      	; 0x2674 <main+0x1af6>
    2674:	00 00       	nop
	_delay_us(100);
	UDR = 0x5d;			//]
    2676:	cc b8       	out	0x0c, r12	; 12
    2678:	8f e8       	ldi	r24, 0x8F	; 143
    267a:	91 e0       	ldi	r25, 0x01	; 1
    267c:	01 97       	sbiw	r24, 0x01	; 1
    267e:	f1 f7       	brne	.-4      	; 0x267c <main+0x1afe>
    2680:	00 c0       	rjmp	.+0      	; 0x2682 <main+0x1b04>
    2682:	00 00       	nop
    2684:	e0 e4       	ldi	r30, 0x40	; 64
    2686:	f1 e0       	ldi	r31, 0x01	; 1

}
*/
   for(ink=0;ink<16;ink++)
	{
	 *(abba+ink)=0;
    2688:	11 92       	st	Z+, r1
	UDR = 0x5d;			//]
	_delay_us(100);

}
*/
   for(ink=0;ink<16;ink++)
    268a:	e0 17       	cp	r30, r16
    268c:	f1 07       	cpc	r31, r17
    268e:	e1 f7       	brne	.-8      	; 0x2688 <main+0x1b0a>
    2690:	80 e1       	ldi	r24, 0x10	; 16
    2692:	80 93 ba 07 	sts	0x07BA, r24	; 0x8007ba <ink>
	{
	 *(abba+ink)=0;
	}
	my_flag = 0;
    2696:	10 92 c7 07 	sts	0x07C7, r1	; 0x8007c7 <my_flag>
	byte_count=0;							   
    269a:	10 92 34 01 	sts	0x0134, r1	; 0x800134 <byte_count>
    269e:	0c 94 e6 06 	jmp	0xdcc	; 0xdcc <main+0x24e>
				PORTA |= 1<<PORTA4;
		*/	
				continue;
											
		}
		if((*(abba+4)=='1')&&(flag_start!=0))
    26a2:	8c 81       	ldd	r24, Y+4	; 0x04
    26a4:	81 33       	cpi	r24, 0x31	; 49
    26a6:	11 f0       	breq	.+4      	; 0x26ac <main+0x1b2e>
    26a8:	0c 94 ea 07 	jmp	0xfd4	; 0xfd4 <main+0x456>
    26ac:	0c 94 cd 07 	jmp	0xf9a	; 0xf9a <main+0x41c>
			//_delay_us(100);
			
			continue;
			
		} else
		if((*(abba+4)=='0')&&(flag_start!=1))
    26b0:	8c 81       	ldd	r24, Y+4	; 0x04
    26b2:	80 33       	cpi	r24, 0x30	; 48
    26b4:	11 f0       	breq	.+4      	; 0x26ba <main+0x1b3c>
    26b6:	0c 94 3c 08 	jmp	0x1078	; 0x1078 <main+0x4fa>
    26ba:	0c 94 1e 08 	jmp	0x103c	; 0x103c <main+0x4be>
			//_delay_us(100);
			//UDR = 0x5d;
			//_delay_us(100);
		}
		
		if((*(abba+4)=='0')&&(flag_start==1))
    26be:	8c 81       	ldd	r24, Y+4	; 0x04
    26c0:	80 33       	cpi	r24, 0x30	; 48
    26c2:	11 f0       	breq	.+4      	; 0x26c8 <main+0x1b4a>
    26c4:	0c 94 17 08 	jmp	0x102e	; 0x102e <main+0x4b0>
    26c8:	f3 cf       	rjmp	.-26     	; 0x26b0 <main+0x1b32>

000026ca <__tablejump2__>:
    26ca:	ee 0f       	add	r30, r30
    26cc:	ff 1f       	adc	r31, r31
    26ce:	05 90       	lpm	r0, Z+
    26d0:	f4 91       	lpm	r31, Z
    26d2:	e0 2d       	mov	r30, r0
    26d4:	09 94       	ijmp

000026d6 <__umulhisi3>:
    26d6:	a2 9f       	mul	r26, r18
    26d8:	b0 01       	movw	r22, r0
    26da:	b3 9f       	mul	r27, r19
    26dc:	c0 01       	movw	r24, r0
    26de:	a3 9f       	mul	r26, r19
    26e0:	70 0d       	add	r23, r0
    26e2:	81 1d       	adc	r24, r1
    26e4:	11 24       	eor	r1, r1
    26e6:	91 1d       	adc	r25, r1
    26e8:	b2 9f       	mul	r27, r18
    26ea:	70 0d       	add	r23, r0
    26ec:	81 1d       	adc	r24, r1
    26ee:	11 24       	eor	r1, r1
    26f0:	91 1d       	adc	r25, r1
    26f2:	08 95       	ret

000026f4 <eeprom_read_byte>:
    26f4:	e1 99       	sbic	0x1c, 1	; 28
    26f6:	fe cf       	rjmp	.-4      	; 0x26f4 <eeprom_read_byte>
    26f8:	9f bb       	out	0x1f, r25	; 31
    26fa:	8e bb       	out	0x1e, r24	; 30
    26fc:	e0 9a       	sbi	0x1c, 0	; 28
    26fe:	99 27       	eor	r25, r25
    2700:	8d b3       	in	r24, 0x1d	; 29
    2702:	08 95       	ret

00002704 <eeprom_read_word>:
    2704:	a8 e1       	ldi	r26, 0x18	; 24
    2706:	b0 e0       	ldi	r27, 0x00	; 0
    2708:	42 e0       	ldi	r20, 0x02	; 2
    270a:	50 e0       	ldi	r21, 0x00	; 0
    270c:	0c 94 9c 13 	jmp	0x2738	; 0x2738 <eeprom_read_blraw>

00002710 <eeprom_write_byte>:
    2710:	26 2f       	mov	r18, r22

00002712 <eeprom_write_r18>:
    2712:	e1 99       	sbic	0x1c, 1	; 28
    2714:	fe cf       	rjmp	.-4      	; 0x2712 <eeprom_write_r18>
    2716:	9f bb       	out	0x1f, r25	; 31
    2718:	8e bb       	out	0x1e, r24	; 30
    271a:	2d bb       	out	0x1d, r18	; 29
    271c:	0f b6       	in	r0, 0x3f	; 63
    271e:	f8 94       	cli
    2720:	e2 9a       	sbi	0x1c, 2	; 28
    2722:	e1 9a       	sbi	0x1c, 1	; 28
    2724:	0f be       	out	0x3f, r0	; 63
    2726:	01 96       	adiw	r24, 0x01	; 1
    2728:	08 95       	ret

0000272a <eeprom_write_word>:
    272a:	0e 94 88 13 	call	0x2710	; 0x2710 <eeprom_write_byte>
    272e:	27 2f       	mov	r18, r23
    2730:	0c 94 89 13 	jmp	0x2712	; 0x2712 <eeprom_write_r18>

00002734 <eeprom_read_block>:
    2734:	dc 01       	movw	r26, r24
    2736:	cb 01       	movw	r24, r22

00002738 <eeprom_read_blraw>:
    2738:	fc 01       	movw	r30, r24
    273a:	e1 99       	sbic	0x1c, 1	; 28
    273c:	fe cf       	rjmp	.-4      	; 0x273a <eeprom_read_blraw+0x2>
    273e:	06 c0       	rjmp	.+12     	; 0x274c <eeprom_read_blraw+0x14>
    2740:	ff bb       	out	0x1f, r31	; 31
    2742:	ee bb       	out	0x1e, r30	; 30
    2744:	e0 9a       	sbi	0x1c, 0	; 28
    2746:	31 96       	adiw	r30, 0x01	; 1
    2748:	0d b2       	in	r0, 0x1d	; 29
    274a:	0d 92       	st	X+, r0
    274c:	41 50       	subi	r20, 0x01	; 1
    274e:	50 40       	sbci	r21, 0x00	; 0
    2750:	b8 f7       	brcc	.-18     	; 0x2740 <eeprom_read_blraw+0x8>
    2752:	08 95       	ret

00002754 <_exit>:
    2754:	f8 94       	cli

00002756 <__stop_program>:
    2756:	ff cf       	rjmp	.-2      	; 0x2756 <__stop_program>
