\documentclass[conference]{IEEEtran}
\IEEEoverridecommandlockouts
% The preceding line is only needed to identify funding in the first footnote. If that is unneeded, please comment it out.
\usepackage{cite}
\usepackage{amsmath,amssymb,amsfonts}
\usepackage{algorithmic}
\usepackage{graphicx}
\usepackage{textcomp}
\usepackage{xcolor}
\usepackage{url}
\usepackage{tabularx}
\usepackage{subfig}
\usepackage{comment}


\def\tablename{Table}
\usepackage{etoolbox}
\makeatletter
\patchcmd{\@makecaption}
  {\scshape}
  {}
  {}
  {}
\makeatletter
\patchcmd{\@makecaption}
  {\\}
  {.\ }
  {}
  {}
\makeatother
\def\tablename{Table}
\def\BibTeX{{\rm B\kern-.05em{\sc i\kern-.025em b}\kern-.08em
    T\kern-.1667em\lower.7ex\hbox{E}\kern-.125emX}}
\begin{document}

% The mapping of quantum algorithms in multi-core quantum computing architectures

\title{Mapping quantum algorithms to multi-core quantum computing architectures\\
%{\footnotesize \textsuperscript{*}Note: Sub-titles are not captured in Xplore and
%should not be used}
%\thanks{Identify applicable funding agency here. If none, delete this.}
}


\author{\IEEEauthorblockN{Anabel Ovide\IEEEauthorrefmark{1},
 Santiago Rodrigo\IEEEauthorrefmark{2}, Medina Bandic\IEEEauthorrefmark{3}, Hans Van Someren\IEEEauthorrefmark{3},  Sebastian Feld\IEEEauthorrefmark{3}, Sergi Abadal\IEEEauthorrefmark{2}, \\
 Eduard Alarcon \IEEEauthorrefmark{2}, and Carmen G. Almudever\IEEEauthorrefmark{1}}
 
 
\IEEEauthorblockA{\IEEEauthorrefmark{1}\textit{Technical University of Valencia, Spain}}
\IEEEauthorblockA{\IEEEauthorrefmark{2}\textit{Technical University of Catalonia, BarcelonaTech, Spain}}
\IEEEauthorblockA{\IEEEauthorrefmark{3}\textit{Technical University of Delft, The Netherlands}}}





\begin{comment}
\author{\IEEEauthorblockN{1\textsuperscript{st} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address or ORCID}
\and
\IEEEauthorblockN{2\textsuperscript{nd} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address or ORCID}
\and
\IEEEauthorblockN{3\textsuperscript{rd} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address or ORCID}
\and
\IEEEauthorblockN{4\textsuperscript{th} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address or ORCID}
\and
\IEEEauthorblockN{5\textsuperscript{th} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address or ORCID}
\and
\IEEEauthorblockN{6\textsuperscript{th} Given Name Surname}
\IEEEauthorblockA{\textit{dept. name of organization (of Aff.)} \\
\textit{name of organization (of Aff.)}\\
City, Country \\
email address or ORCID}
}
\end{comment}

\maketitle

\begin{abstract}
Current monolithic quantum computer architectures have limited scalability. One promising approach for scaling them up is to use a modular or multi-core architecture, in which different quantum processors (cores) are connected via quantum and classical links. This new architectural design poses new challenges such as the expensive inter-core communication. To reduce these movements when executing a quantum algorithm, an efficient mapping technique is required. In this paper, a detailed critical discussion of the quantum circuit mapping problem for multi-core quantum computing architectures is provided. In addition, we further explore the performance of a mapping method, which is formulated as a partitioning over time graph problem, by performing an architectural scalability analysis.

%So far, there is only one technique for mapping quantum algorithms in multi-core quantum architectures, based on a partitioning over time graph problem. In this paper, we explore its performance by performing an architectural scalability analysis.
\end{abstract}

\begin{IEEEkeywords}
scalability quantum computing systems, multi-core quantum computers, mapping of quantum algorithms. 
\end{IEEEkeywords}



 \begin{figure*}[!h]
\centering
 \includegraphics[width=\linewidth]{fig/opt_map.drawio.drawio.png}
\caption{
An illustrative example of the quantum circuit mapping procedure. We consider  a 1-D linear array quantum processor shown at the top-left, where only adjacent qubits (circles) can interact. Next, an optimal initial placement of qubits is performed based on the quantum circuit to be executed. Note that, the first two CNOT gates (CNOTS in time steps 1 and 2) can be directly performed as qubits 0 and 2 as well qubits 0 and 3 are adjacent. However, an extra SWAP gate has to be inserted for allowing the execution of the other two CNOT gates between qubit 2 and  qubit 3 and between quit 0 and qubit 1. A SWAP gate exchanges the state of the two involved qubits. In addition, note that scheduling the quantum gates saves one time step as the last two CNOT gates can be performed in parallel.}
\label{fig:map_example}
\end{figure*}

\section{Introduction}
\input{Sections/Introduction}

\begin{figure*}[!h]
    \centering
    \includegraphics[width=\linewidth]{fig/rOEE_ex.drawio.drawio.png}
    \caption{ Example of the quantum circuit mapping technique proposed in~\cite{10.1145/3387902.3392617}. A multi-core quantum architecture composed of 2 cores and 4 qubits per core with all-to-all connectivity is shown on the left. Next, the quantum circuit to be mapped with its respective time slices is presented. Note that each time slice can be represented by a qubit interaction graph in which virtual qubits correspond to the nodes and edges are the interactions between them (i.e. two-qubit gates). For each of the time slices, a valid assignment is returned by using a relaxed version of the so-called Overall Extreme Exchange (rOEE) algorithm. To achieve it, qubits are exchanged between cores by means of SWAP gates, until a valid assignment is found.}


    \label{fig::mapp_exmple}
\end{figure*}


\section{From single-core to multi-core mapping}

%\begin{table*}[!h]
%\centering
%\footnotesize\addtolength{\tabcolsep}{-60pt}
%\def\tabularxcolumn#1{m{#1}}
%\setlength{\extrarowheight}{3pt}
%\begin{tabularx}{1\textwidth} { 
%| >{\centering\arraybackslash}X
% |>{\centering\arraybackslash}X 
%   >{\centering\arraybackslash}X 
%   >{\centering\arraybackslash}X 
%   >{\centering\arraybackslash}X | }
% \hline
% \textbf{Benchmark} & \textbf{Qubits} & \textbf{Two-qubit gates} & \textbf{Average two-qubit gates} & \textbf{Slices}\\
% \hline
% \textbf{Cuccaro adder} &  50-100 & 120-240   & 1.657-1.662 &  70-140 \\
 
% \textbf{QUEKO} &   50-100  & 600-2000 & 10-20   & 50-100\\
% \textbf{Quantum Volume} & 50-100 & 10000-30000 & 4.5-8 & 1750-3750\\
% \textbf{QFT adder} & 50-100  & 10000-80000   & 1.016-1.028 & 10000-80000\\
% \hline
%\end{tabularx}\\
%\vspace{5pt}

%\caption{Characterization of the different quantum algorithms used as benchmarks, showing the minimum and maximum of different values.}
%\label{table:comp_bench}
%\end{table*}


\input{Sections/Single-coreToMulti-core}


\section{Quantum circuit partitioning for distributed quantum computing}

\input{Sections/rOEESummary}

\section{Results}



%\begin{figure*}[!h] 
%     \centering
%    \subfloat[]{
 %           \includegraphics[width=0.3\textwidth]{fig/results/nCom_Strong_Comp_cucc.png}\label{fig:sub5}
 %   }
  %  \subfloat[]{
  %      \includegraphics[width=0.3\textwidth]{fig/results/time_fix_var_Strong_Comp_cucc.png}\label{fig:sub3}
   % }
    %\subfloat[]{
    %    \includegraphics[width=0.3\textwidth]{fig/results/weak_scaling.png}\label{fig:sub4}
    %}
    %\caption{Experiments results for different architectures. The comparison between a fixed number of qubits per core and a variable number of qubits per core is shown in the first and second rows, focusing on the non-local communications (SWAPs) and execution time, respectively. The weak and strong scaling results are shown in the last row.}
    %\label{fig:bench_comp}
%\end{figure*}

\begin{figure}[!h] 
     \centering
    \subfloat[]{
        \includegraphics[width=0.49\columnwidth]{fig/results/tight/non_local_communications.pdf}\label{fig:sub1}
        }
    \subfloat[]{
        \includegraphics[width=0.49\columnwidth]{fig/results/tight/execution_time.pdf}\label{fig:sub2}
    }\\
    \vspace{-9pt}
    \subfloat[]{
           \includegraphics[width=0.49\columnwidth]{fig/results/tight/nCom_Strong_Comp_cucc.pdf}\label{fig:sub5}
    }
    \subfloat[]{
      \includegraphics[width=0.49\columnwidth]{fig/results/tight/time_fix_var_Strong_Comp_cucc.pdf}\label{fig:sub3}
    }\\
    \vspace{-9pt}
    \subfloat[]{
       \includegraphics[width=0.49\columnwidth]{fig/results/tight/weak_scaling.pdf}\label{fig:sub4}
    }
    \caption{Non-local communications (SWAPs) and execution time for different multi-core architectures. (a) and (b) for a fixed and a variable number of qubits per core. (c) and (d) when a strong scaling of the architecture is performed. (e) Weak scaling of the multi-core architecture.}
    \label{fig:bench_comp}
\end{figure}


\input{Sections/Results}

\section{Conclusions}
\input{Sections/Conclusion}

\section*{Acknowledgments}

We acknowledge support from EU, grant HORIZON-ERC-101042080 (S.A.) and grant HORIZON-EIC-2022-PATHFINDEROPEN-01-101099697 (S.A., E.A and C.G.A.), from project PRG 946 funded by the Estonian Research Council (A.O.), from MICIIN and European ERDF under grant PID2021-123627OB-C51 (C.G.A.) and from MICIIN with funding from European Union NextGenerationEU(PRTR-C17.I1) and by Generalitat de Catalunya (E.A.)



\bibliographystyle{ieeetr}
\bibliography{bib/main}
%\printbibliography

\end{document}
