Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Wed Jul 24 19:48:14 2024

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 11.12 sec.

Routing started.
Building routing graph takes 1.50 sec.
Processing design graph takes 0.28 sec.
Total nets for routing : 1701.
Global routing takes 0.08 sec.
Detailed routing takes 0.52 sec.
Hold Violation Fix in router takes 0.19 sec.
Finish routing takes 0.05 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 3.09 sec.

IO Port Info:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT             | DIRECTION     | LOC      | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk              | input         | L3       | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[0]      | input         | M19      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[10]     | input         | P3       | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[11]     | input         | W22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[12]     | input         | W20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[13]     | input         | Y22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[14]     | input         | K22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[15]     | input         | N19      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[16]     | input         | V22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[17]     | input         | Y21      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[18]     | input         | T22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[19]     | input         | N20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[1]      | input         | P21      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[20]     | input         | R22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[21]     | input         | K20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[22]     | input         | L22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[23]     | input         | P20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[24]     | input         | H21      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[25]     | input         | K21      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[26]     | input         | K18      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[27]     | input         | M20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[28]     | input         | J22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[29]     | input         | G22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[2]      | input         | K16      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[30]     | input         | L17      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[31]     | input         | G20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[3]      | input         | M2       | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[4]      | input         | U20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[5]      | input         | U15      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[6]      | input         | AB15     | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[7]      | input         | V21      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[8]      | input         | T21      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| dividend[9]      | input         | N22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| divisor[0]       | input         | H22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| divisor[1]       | input         | R20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| divisor[2]       | input         | K17      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| divisor[3]       | input         | L19      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| divisor[4]       | input         | L20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| divisor[5]       | input         | M21      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| divisor[6]       | input         | M22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| divisor[7]       | input         | J20      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| divisor[8]       | input         | K19      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| quotient[0]      | output        | M7       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[10]     | output        | M5       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[11]     | output        | P1       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[12]     | output        | R1       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[13]     | output        | P2       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[14]     | output        | N1       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[15]     | output        | W11      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[16]     | output        | V1       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[17]     | output        | M1       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[18]     | output        | Y12      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[19]     | output        | AB9      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[1]      | output        | W3       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[20]     | output        | AB8      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[21]     | output        | G4       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[22]     | output        | Y9       | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[2]      | output        | U3       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[3]      | output        | N4       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[4]      | output        | L1       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[5]      | output        | M8       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[6]      | output        | W1       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[7]      | output        | V11      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[8]      | output        | Y10      | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| quotient[9]      | output        | M4       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| remaind[0]       | output        | N3       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| remaind[1]       | output        | H4       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| remaind[2]       | output        | T1       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| remaind[3]       | output        | Y2       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| remaind[4]       | output        | T2       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| remaind[5]       | output        | R3       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| remaind[6]       | output        | Y1       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| remaind[7]       | output        | U1       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| remaind[8]       | output        | V2       | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
| reset            | input         | U22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| valid_i          | input         | P22      | BANK1     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | NO             
| valid_o          | output        | AB10     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | NA                       | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | NO             
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 0        | 4             | 0                  
| Use of CLMA              | 207      | 6450          | 4                  
|   FF                     | 653      | 38700         | 2                  
|   LUT                    | 770      | 25800         | 3                  
|   LUT-FF pairs           | 475      | 25800         | 2                  
| Use of CLMS              | 117      | 4250          | 3                  
|   FF                     | 346      | 25500         | 2                  
|   LUT                    | 430      | 17000         | 3                  
|   LUT-FF pairs           | 293      | 17000         | 2                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0        | 134           | 0                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 0        | 6672          | 0                  
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 77       | 296           | 27                 
|   IOBD                   | 2        | 64            | 4                  
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 1        | 8             | 13                 
|   IOBS_LR                | 66       | 161           | 41                 
|   IOBS_TB                | 7        | 56            | 13                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 77       | 400           | 20                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 0        | 5             | 0                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 1        | 30            | 4                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                | Site Of GClk Inst     | GClk Fanout Net     | Clock Loads     | Non_Clock Loads     | Driver Inst         | Driver Pin     | Site Of Driver Inst     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg     | USCM_84_108           | ntclkbufg_0         | 999             | 0                   | clk_ibuf/opit_1     | INCK           | IOL_7_205               
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT      | FF      | Distributed RAM     | APM     | DRM     | CRYSTAL     | DLL     | DQSL     | FUSECODE     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| divide               | 1200     | 999     | 0                   | 0       | 0       | 0           | 0       | 0        | 0            | 0        | 77     | 0           | 0           | 0            | 0        | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                         
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/device_map/divide_map.adf             
| Output     | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/place_route/divide_pnr.adf            
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/place_route/clock_utilization.txt     
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/place_route/divide_plc.adf            
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/place_route/divide.prr                
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/place_route/divide_prr.prt            
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/place_route/divide_pnr.netlist        
|            | C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_divide/place_route/prr.db                    
+-------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 732 MB
Total CPU  time to pnr completion : 0h:0m:21s
Process Total CPU  time to pnr completion : 0h:0m:21s
Total real time to pnr completion : 0h:0m:23s
