#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x624ce2408ed0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x624ce243a610 .scope module, "tb" "tb" 3 66;
 .timescale -12 -12;
L_0x624ce2444990 .functor NOT 1, L_0x624ce246ba80, C4<0>, C4<0>, C4<0>;
L_0x624ce246b8a0 .functor XOR 2, L_0x624ce246b760, L_0x624ce246b800, C4<00>, C4<00>;
L_0x624ce246ba10 .functor XOR 2, L_0x624ce246b8a0, L_0x624ce246b940, C4<00>, C4<00>;
v0x624ce2467ca0_0 .net *"_ivl_10", 1 0, L_0x624ce246b940;  1 drivers
v0x624ce2467da0_0 .net *"_ivl_12", 1 0, L_0x624ce246ba10;  1 drivers
v0x624ce2467e80_0 .net *"_ivl_2", 1 0, L_0x624ce246b6c0;  1 drivers
v0x624ce2467f40_0 .net *"_ivl_4", 1 0, L_0x624ce246b760;  1 drivers
v0x624ce2468020_0 .net *"_ivl_6", 1 0, L_0x624ce246b800;  1 drivers
v0x624ce2468100_0 .net *"_ivl_8", 1 0, L_0x624ce246b8a0;  1 drivers
v0x624ce24681e0_0 .var "clk", 0 0;
v0x624ce2468280_0 .net "p1a", 0 0, v0x624ce24621a0_0;  1 drivers
v0x624ce2468320_0 .net "p1b", 0 0, v0x624ce2462260_0;  1 drivers
v0x624ce2468450_0 .net "p1c", 0 0, v0x624ce2462300_0;  1 drivers
v0x624ce24684f0_0 .net "p1d", 0 0, v0x624ce24623a0_0;  1 drivers
v0x624ce2468590_0 .net "p1y_dut", 0 0, L_0x624ce246ab10;  1 drivers
v0x624ce2468630_0 .net "p1y_ref", 0 0, L_0x624ce24690d0;  1 drivers
v0x624ce24686d0_0 .net "p2a", 0 0, v0x624ce2462490_0;  1 drivers
v0x624ce2468770_0 .net "p2b", 0 0, v0x624ce2462530_0;  1 drivers
v0x624ce2468810_0 .net "p2c", 0 0, v0x624ce24625d0_0;  1 drivers
v0x624ce24688b0_0 .net "p2d", 0 0, v0x624ce24626a0_0;  1 drivers
v0x624ce2468a60_0 .net "p2y_dut", 0 0, L_0x624ce246b3c0;  1 drivers
v0x624ce2468b00_0 .net "p2y_ref", 0 0, L_0x624ce2469210;  1 drivers
v0x624ce2468ba0_0 .var/2u "stats1", 223 0;
v0x624ce2468c40_0 .var/2u "strobe", 0 0;
v0x624ce2468ce0_0 .net "tb_match", 0 0, L_0x624ce246ba80;  1 drivers
v0x624ce2468da0_0 .net "tb_mismatch", 0 0, L_0x624ce2444990;  1 drivers
v0x624ce2468e60_0 .net "wavedrom_enable", 0 0, v0x624ce2462800_0;  1 drivers
v0x624ce2468f00_0 .net "wavedrom_title", 511 0, v0x624ce24628a0_0;  1 drivers
L_0x624ce246b6c0 .concat [ 1 1 0 0], L_0x624ce2469210, L_0x624ce24690d0;
L_0x624ce246b760 .concat [ 1 1 0 0], L_0x624ce2469210, L_0x624ce24690d0;
L_0x624ce246b800 .concat [ 1 1 0 0], L_0x624ce246b3c0, L_0x624ce246ab10;
L_0x624ce246b940 .concat [ 1 1 0 0], L_0x624ce2469210, L_0x624ce24690d0;
L_0x624ce246ba80 .cmp/eeq 2, L_0x624ce246b6c0, L_0x624ce246ba10;
S_0x624ce2438520 .scope module, "good1" "reference_module" 3 123, 3 4 0, S_0x624ce243a610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x624ce2444b30_0 .net *"_ivl_0", 3 0, L_0x624ce2468fd0;  1 drivers
v0x624ce2444bd0_0 .net *"_ivl_4", 3 0, L_0x624ce2469170;  1 drivers
v0x624ce2460e40_0 .net "p1a", 0 0, v0x624ce24621a0_0;  alias, 1 drivers
v0x624ce2460ee0_0 .net "p1b", 0 0, v0x624ce2462260_0;  alias, 1 drivers
v0x624ce2460fa0_0 .net "p1c", 0 0, v0x624ce2462300_0;  alias, 1 drivers
v0x624ce24610b0_0 .net "p1d", 0 0, v0x624ce24623a0_0;  alias, 1 drivers
v0x624ce2461170_0 .net "p1y", 0 0, L_0x624ce24690d0;  alias, 1 drivers
v0x624ce2461230_0 .net "p2a", 0 0, v0x624ce2462490_0;  alias, 1 drivers
v0x624ce24612f0_0 .net "p2b", 0 0, v0x624ce2462530_0;  alias, 1 drivers
v0x624ce24613b0_0 .net "p2c", 0 0, v0x624ce24625d0_0;  alias, 1 drivers
v0x624ce2461470_0 .net "p2d", 0 0, v0x624ce24626a0_0;  alias, 1 drivers
v0x624ce2461530_0 .net "p2y", 0 0, L_0x624ce2469210;  alias, 1 drivers
L_0x624ce2468fd0 .concat [ 1 1 1 1], v0x624ce24623a0_0, v0x624ce2462300_0, v0x624ce2462260_0, v0x624ce24621a0_0;
L_0x624ce24690d0 .reduce/nand L_0x624ce2468fd0;
L_0x624ce2469170 .concat [ 1 1 1 1], v0x624ce24626a0_0, v0x624ce24625d0_0, v0x624ce2462530_0, v0x624ce2462490_0;
L_0x624ce2469210 .reduce/nand L_0x624ce2469170;
S_0x624ce2461730 .scope module, "stim1" "stimulus_gen" 3 112, 3 23 0, S_0x624ce243a610;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "p1a";
    .port_info 2 /OUTPUT 1 "p1b";
    .port_info 3 /OUTPUT 1 "p1c";
    .port_info 4 /OUTPUT 1 "p1d";
    .port_info 5 /OUTPUT 1 "p2a";
    .port_info 6 /OUTPUT 1 "p2b";
    .port_info 7 /OUTPUT 1 "p2c";
    .port_info 8 /OUTPUT 1 "p2d";
    .port_info 9 /OUTPUT 512 "wavedrom_title";
    .port_info 10 /OUTPUT 1 "wavedrom_enable";
v0x624ce24620e0_0 .net "clk", 0 0, v0x624ce24681e0_0;  1 drivers
v0x624ce24621a0_0 .var "p1a", 0 0;
v0x624ce2462260_0 .var "p1b", 0 0;
v0x624ce2462300_0 .var "p1c", 0 0;
v0x624ce24623a0_0 .var "p1d", 0 0;
v0x624ce2462490_0 .var "p2a", 0 0;
v0x624ce2462530_0 .var "p2b", 0 0;
v0x624ce24625d0_0 .var "p2c", 0 0;
v0x624ce24626a0_0 .var "p2d", 0 0;
v0x624ce2462800_0 .var "wavedrom_enable", 0 0;
v0x624ce24628a0_0 .var "wavedrom_title", 511 0;
S_0x624ce24618e0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 45, 3 45 0, S_0x624ce2461730;
 .timescale -12 -12;
v0x624ce2461b20_0 .var/2s "count", 31 0;
E_0x624ce2419930/0 .event negedge, v0x624ce24620e0_0;
E_0x624ce2419930/1 .event posedge, v0x624ce24620e0_0;
E_0x624ce2419930 .event/or E_0x624ce2419930/0, E_0x624ce2419930/1;
E_0x624ce2419680 .event posedge, v0x624ce24620e0_0;
S_0x624ce2461c20 .scope task, "wavedrom_start" "wavedrom_start" 3 36, 3 36 0, S_0x624ce2461730;
 .timescale -12 -12;
v0x624ce2461e20_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x624ce2461f00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 39, 3 39 0, S_0x624ce2461730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x624ce24629c0 .scope module, "top_module1" "top_module" 3 135, 4 7 0, S_0x624ce243a610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "p1a";
    .port_info 1 /INPUT 1 "p1b";
    .port_info 2 /INPUT 1 "p1c";
    .port_info 3 /INPUT 1 "p1d";
    .port_info 4 /OUTPUT 1 "p1y";
    .port_info 5 /INPUT 1 "p2a";
    .port_info 6 /INPUT 1 "p2b";
    .port_info 7 /INPUT 1 "p2c";
    .port_info 8 /INPUT 1 "p2d";
    .port_info 9 /OUTPUT 1 "p2y";
v0x624ce24668e0_0 .net *"_ivl_0", 1 0, L_0x624ce246ac00;  1 drivers
L_0x7ca3e6a82060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x624ce24669c0_0 .net *"_ivl_12", 1 0, L_0x7ca3e6a82060;  1 drivers
L_0x7ca3e6a82018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x624ce2466aa0_0 .net *"_ivl_5", 1 0, L_0x7ca3e6a82018;  1 drivers
v0x624ce2466b60_0 .net *"_ivl_7", 1 0, L_0x624ce246b4b0;  1 drivers
RS_0x7ca3e6acb7c8 .resolv tri, L_0x624ce24693c0, L_0x624ce2469ae0;
v0x624ce2466c40_0 .net8 "nand1", 0 0, RS_0x7ca3e6acb7c8;  2 drivers
RS_0x7ca3e6acbaf8 .resolv tri, L_0x624ce2469d90, L_0x624ce2467840;
v0x624ce2466d30_0 .net8 "nand2", 0 0, RS_0x7ca3e6acbaf8;  2 drivers
v0x624ce2466e20_0 .net "p1a", 0 0, v0x624ce24621a0_0;  alias, 1 drivers
v0x624ce2466f50_0 .net "p1b", 0 0, v0x624ce2462260_0;  alias, 1 drivers
v0x624ce2467080_0 .net "p1c", 0 0, v0x624ce2462300_0;  alias, 1 drivers
v0x624ce2467240_0 .net "p1d", 0 0, v0x624ce24623a0_0;  alias, 1 drivers
v0x624ce2467370_0 .net "p1y", 0 0, L_0x624ce246ab10;  alias, 1 drivers
v0x624ce2467410_0 .net "p2a", 0 0, v0x624ce2462490_0;  alias, 1 drivers
v0x624ce2467540_0 .net "p2b", 0 0, v0x624ce2462530_0;  alias, 1 drivers
v0x624ce2467670_0 .net "p2c", 0 0, v0x624ce24625d0_0;  alias, 1 drivers
v0x624ce24677a0_0 .net "p2d", 0 0, v0x624ce24626a0_0;  alias, 1 drivers
v0x624ce24678d0_0 .net "p2y", 0 0, L_0x624ce246b3c0;  alias, 1 drivers
L_0x624ce246ac00 .concat [ 1 1 0 0], RS_0x7ca3e6acb7c8, RS_0x7ca3e6acb7c8;
L_0x624ce246aca0 .concat [ 2 2 0 0], L_0x624ce246ac00, L_0x7ca3e6a82018;
L_0x624ce246b4b0 .concat [ 1 1 0 0], RS_0x7ca3e6acbaf8, RS_0x7ca3e6acbaf8;
L_0x624ce246b550 .concat [ 2 2 0 0], L_0x624ce246b4b0, L_0x7ca3e6a82060;
S_0x624ce2462c80 .scope module, "u1" "nand4" 4 23, 4 1 0, S_0x624ce24629c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x624ce24278a0 .functor AND 1, v0x624ce24621a0_0, v0x624ce2462260_0, C4<1>, C4<1>;
L_0x624ce24692e0 .functor AND 1, L_0x624ce24278a0, v0x624ce2462300_0, C4<1>, C4<1>;
L_0x624ce2469350 .functor AND 1, L_0x624ce24692e0, v0x624ce24623a0_0, C4<1>, C4<1>;
L_0x624ce24693c0 .functor NOT 1, L_0x624ce2469350, C4<0>, C4<0>, C4<0>;
v0x624ce2462e90_0 .net *"_ivl_0", 0 0, L_0x624ce24278a0;  1 drivers
v0x624ce2462f90_0 .net *"_ivl_2", 0 0, L_0x624ce24692e0;  1 drivers
v0x624ce2463070_0 .net *"_ivl_4", 0 0, L_0x624ce2469350;  1 drivers
v0x624ce2463160_0 .net "a", 0 0, v0x624ce24621a0_0;  alias, 1 drivers
v0x624ce2463250_0 .net "b", 0 0, v0x624ce2462260_0;  alias, 1 drivers
v0x624ce2463390_0 .net "c", 0 0, v0x624ce2462300_0;  alias, 1 drivers
v0x624ce2463480_0 .net "d", 0 0, v0x624ce24623a0_0;  alias, 1 drivers
v0x624ce2463570_0 .net8 "y", 0 0, RS_0x7ca3e6acb7c8;  alias, 2 drivers
S_0x624ce24636d0 .scope module, "u2" "nand4" 4 31, 4 1 0, S_0x624ce24629c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x624ce24694b0 .functor AND 1, v0x624ce24621a0_0, v0x624ce2462260_0, C4<1>, C4<1>;
L_0x624ce2469740 .functor AND 1, L_0x624ce24694b0, v0x624ce2462300_0, C4<1>, C4<1>;
L_0x624ce2469910 .functor AND 1, L_0x624ce2469740, v0x624ce24623a0_0, C4<1>, C4<1>;
L_0x624ce2469ae0 .functor NOT 1, L_0x624ce2469910, C4<0>, C4<0>, C4<0>;
v0x624ce2463950_0 .net *"_ivl_0", 0 0, L_0x624ce24694b0;  1 drivers
v0x624ce2463a30_0 .net *"_ivl_2", 0 0, L_0x624ce2469740;  1 drivers
v0x624ce2463b10_0 .net *"_ivl_4", 0 0, L_0x624ce2469910;  1 drivers
v0x624ce2463bd0_0 .net "a", 0 0, v0x624ce24621a0_0;  alias, 1 drivers
v0x624ce2463c70_0 .net "b", 0 0, v0x624ce2462260_0;  alias, 1 drivers
v0x624ce2463d60_0 .net "c", 0 0, v0x624ce2462300_0;  alias, 1 drivers
v0x624ce2463e00_0 .net "d", 0 0, v0x624ce24623a0_0;  alias, 1 drivers
v0x624ce2463ea0_0 .net8 "y", 0 0, RS_0x7ca3e6acb7c8;  alias, 2 drivers
S_0x624ce2463fc0 .scope module, "u3" "nand4" 4 39, 4 1 0, S_0x624ce24629c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x624ce2469b80 .functor AND 1, v0x624ce2462490_0, v0x624ce2462530_0, C4<1>, C4<1>;
L_0x624ce2469bf0 .functor AND 1, L_0x624ce2469b80, v0x624ce24625d0_0, C4<1>, C4<1>;
L_0x624ce2469cd0 .functor AND 1, L_0x624ce2469bf0, v0x624ce24626a0_0, C4<1>, C4<1>;
L_0x624ce2469d90 .functor NOT 1, L_0x624ce2469cd0, C4<0>, C4<0>, C4<0>;
v0x624ce2464220_0 .net *"_ivl_0", 0 0, L_0x624ce2469b80;  1 drivers
v0x624ce2464300_0 .net *"_ivl_2", 0 0, L_0x624ce2469bf0;  1 drivers
v0x624ce24643e0_0 .net *"_ivl_4", 0 0, L_0x624ce2469cd0;  1 drivers
v0x624ce24644a0_0 .net "a", 0 0, v0x624ce2462490_0;  alias, 1 drivers
v0x624ce2464590_0 .net "b", 0 0, v0x624ce2462530_0;  alias, 1 drivers
v0x624ce24646d0_0 .net "c", 0 0, v0x624ce24625d0_0;  alias, 1 drivers
v0x624ce24647c0_0 .net "d", 0 0, v0x624ce24626a0_0;  alias, 1 drivers
v0x624ce24648b0_0 .net8 "y", 0 0, RS_0x7ca3e6acbaf8;  alias, 2 drivers
S_0x624ce2464a10 .scope module, "u4" "nand4" 4 47, 4 1 0, S_0x624ce24629c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
L_0x624ce2469e80 .functor AND 1, v0x624ce2462490_0, v0x624ce2462530_0, C4<1>, C4<1>;
L_0x624ce246a110 .functor AND 1, L_0x624ce2469e80, v0x624ce24625d0_0, C4<1>, C4<1>;
L_0x624ce246a300 .functor AND 1, L_0x624ce246a110, v0x624ce24626a0_0, C4<1>, C4<1>;
L_0x624ce2467840 .functor NOT 1, L_0x624ce246a300, C4<0>, C4<0>, C4<0>;
v0x624ce2464c70_0 .net *"_ivl_0", 0 0, L_0x624ce2469e80;  1 drivers
v0x624ce2464d70_0 .net *"_ivl_2", 0 0, L_0x624ce246a110;  1 drivers
v0x624ce2464e50_0 .net *"_ivl_4", 0 0, L_0x624ce246a300;  1 drivers
v0x624ce2464f10_0 .net "a", 0 0, v0x624ce2462490_0;  alias, 1 drivers
v0x624ce2464fb0_0 .net "b", 0 0, v0x624ce2462530_0;  alias, 1 drivers
v0x624ce24650a0_0 .net "c", 0 0, v0x624ce24625d0_0;  alias, 1 drivers
v0x624ce2465140_0 .net "d", 0 0, v0x624ce24626a0_0;  alias, 1 drivers
v0x624ce24651e0_0 .net8 "y", 0 0, RS_0x7ca3e6acbaf8;  alias, 2 drivers
S_0x624ce2465300 .scope module, "u5" "nand2" 4 55, 4 4 0, S_0x624ce24629c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x624ce246a6c0 .functor AND 1, L_0x624ce246a500, L_0x624ce246a5a0, C4<1>, C4<1>;
L_0x624ce246a870 .functor AND 1, L_0x624ce246a6c0, L_0x624ce246a7d0, C4<1>, C4<1>;
L_0x624ce246aa50 .functor AND 1, L_0x624ce246a870, L_0x624ce246a980, C4<1>, C4<1>;
L_0x624ce246ab10 .functor NOT 1, L_0x624ce246aa50, C4<0>, C4<0>, C4<0>;
v0x624ce2465550_0 .net *"_ivl_1", 0 0, L_0x624ce246a500;  1 drivers
v0x624ce2465650_0 .net *"_ivl_11", 0 0, L_0x624ce246a980;  1 drivers
v0x624ce2465730_0 .net *"_ivl_12", 0 0, L_0x624ce246aa50;  1 drivers
v0x624ce24657f0_0 .net *"_ivl_3", 0 0, L_0x624ce246a5a0;  1 drivers
v0x624ce24658d0_0 .net *"_ivl_4", 0 0, L_0x624ce246a6c0;  1 drivers
v0x624ce2465a00_0 .net *"_ivl_7", 0 0, L_0x624ce246a7d0;  1 drivers
v0x624ce2465ae0_0 .net *"_ivl_8", 0 0, L_0x624ce246a870;  1 drivers
v0x624ce2465bc0_0 .net "a", 3 0, L_0x624ce246aca0;  1 drivers
v0x624ce2465ca0_0 .net "y", 0 0, L_0x624ce246ab10;  alias, 1 drivers
L_0x624ce246a500 .part L_0x624ce246aca0, 0, 1;
L_0x624ce246a5a0 .part L_0x624ce246aca0, 1, 1;
L_0x624ce246a7d0 .part L_0x624ce246aca0, 2, 1;
L_0x624ce246a980 .part L_0x624ce246aca0, 3, 1;
S_0x624ce2465e50 .scope module, "u6" "nand2" 4 60, 4 4 0, S_0x624ce24629c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x624ce246af70 .functor AND 1, L_0x624ce246ade0, L_0x624ce246ae80, C4<1>, C4<1>;
L_0x624ce246b120 .functor AND 1, L_0x624ce246af70, L_0x624ce246b080, C4<1>, C4<1>;
L_0x624ce246b300 .functor AND 1, L_0x624ce246b120, L_0x624ce246b230, C4<1>, C4<1>;
L_0x624ce246b3c0 .functor NOT 1, L_0x624ce246b300, C4<0>, C4<0>, C4<0>;
v0x624ce2465fe0_0 .net *"_ivl_1", 0 0, L_0x624ce246ade0;  1 drivers
v0x624ce24660e0_0 .net *"_ivl_11", 0 0, L_0x624ce246b230;  1 drivers
v0x624ce24661c0_0 .net *"_ivl_12", 0 0, L_0x624ce246b300;  1 drivers
v0x624ce2466280_0 .net *"_ivl_3", 0 0, L_0x624ce246ae80;  1 drivers
v0x624ce2466360_0 .net *"_ivl_4", 0 0, L_0x624ce246af70;  1 drivers
v0x624ce2466490_0 .net *"_ivl_7", 0 0, L_0x624ce246b080;  1 drivers
v0x624ce2466570_0 .net *"_ivl_8", 0 0, L_0x624ce246b120;  1 drivers
v0x624ce2466650_0 .net "a", 3 0, L_0x624ce246b550;  1 drivers
v0x624ce2466730_0 .net "y", 0 0, L_0x624ce246b3c0;  alias, 1 drivers
L_0x624ce246ade0 .part L_0x624ce246b550, 0, 1;
L_0x624ce246ae80 .part L_0x624ce246b550, 1, 1;
L_0x624ce246b080 .part L_0x624ce246b550, 2, 1;
L_0x624ce246b230 .part L_0x624ce246b550, 3, 1;
S_0x624ce2467ad0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 149, 3 149 0, S_0x624ce243a610;
 .timescale -12 -12;
E_0x624ce2444a60 .event anyedge, v0x624ce2468c40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x624ce2468c40_0;
    %nor/r;
    %assign/vec4 v0x624ce2468c40_0, 0;
    %wait E_0x624ce2444a60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x624ce2461730;
T_3 ;
    %fork t_1, S_0x624ce24618e0;
    %jmp t_0;
    .scope S_0x624ce24618e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x624ce2461b20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x624ce24623a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce2462300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce2462260_0, 0;
    %assign/vec4 v0x624ce24621a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x624ce24626a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce24625d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce2462530_0, 0;
    %assign/vec4 v0x624ce2462490_0, 0;
    %pushi/vec4 20, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x624ce2419680;
    %load/vec4 v0x624ce2461b20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x624ce24623a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce2462300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce2462260_0, 0;
    %assign/vec4 v0x624ce24621a0_0, 0;
    %load/vec4 v0x624ce2461b20_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x624ce24626a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce24625d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce2462530_0, 0;
    %assign/vec4 v0x624ce2462490_0, 0;
    %load/vec4 v0x624ce2461b20_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x624ce2461b20_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x624ce2461f00;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x624ce2419930;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 1;
    %assign/vec4 v0x624ce24626a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce24625d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce2462530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce2462490_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce24623a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce2462300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x624ce2462260_0, 0;
    %assign/vec4 v0x624ce24621a0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .scope S_0x624ce2461730;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x624ce243a610;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x624ce24681e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x624ce2468c40_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x624ce243a610;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x624ce24681e0_0;
    %inv;
    %store/vec4 v0x624ce24681e0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x624ce243a610;
T_6 ;
    %vpi_call/w 3 104 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 105 "$dumpvars", 32'sb00000000000000000000000000000001, v0x624ce24620e0_0, v0x624ce2468da0_0, v0x624ce2468280_0, v0x624ce2468320_0, v0x624ce2468450_0, v0x624ce24684f0_0, v0x624ce24686d0_0, v0x624ce2468770_0, v0x624ce2468810_0, v0x624ce24688b0_0, v0x624ce2468630_0, v0x624ce2468590_0, v0x624ce2468b00_0, v0x624ce2468a60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x624ce243a610;
T_7 ;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 158 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p1y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 159 "$display", "Hint: Output '%s' has no mismatches.", "p1y" {0 0 0};
T_7.1 ;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "p2y", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "p2y" {0 0 0};
T_7.3 ;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x624ce243a610;
T_8 ;
    %wait E_0x624ce2419930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x624ce2468ba0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x624ce2468ba0_0, 4, 32;
    %load/vec4 v0x624ce2468ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x624ce2468ba0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x624ce2468ba0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x624ce2468ba0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x624ce2468630_0;
    %load/vec4 v0x624ce2468630_0;
    %load/vec4 v0x624ce2468590_0;
    %xor;
    %load/vec4 v0x624ce2468630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x624ce2468ba0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x624ce2468ba0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x624ce2468b00_0;
    %load/vec4 v0x624ce2468b00_0;
    %load/vec4 v0x624ce2468a60_0;
    %xor;
    %load/vec4 v0x624ce2468b00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 183 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x624ce2468ba0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x624ce2468ba0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x624ce2468ba0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/7420/7420_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates3_depth3/7420/iter2/response0/top_module.sv";
