#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20150513)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1b0ab00 .scope module, "testMemory" "testMemory" 2 6;
 .timescale 0 0;
v0x1b48860_0 .var "address", 6 0;
v0x1b48960_0 .var "clk", 0 0;
v0x1b48a20_0 .var "cs_pin", 0 0;
v0x1b48b10_0 .var "data", 7 0;
v0x1b48bb0_0 .var "dutpassed", 0 0;
v0x1b48cc0_0 .var "i", 31 0;
v0x1b48da0_0 .net "miso_pin", 0 0, v0x1b480a0_0;  1 drivers
v0x1b48e40_0 .var "mosi_pin", 0 0;
v0x1b48f30_0 .var "sclk_pin", 0 0;
E_0x1b17e60 .event negedge, v0x1b48bb0_0;
S_0x1b0ac80 .scope module, "dut" "spiMemory" 2 18, 3 12 0, S_0x1b0ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /OUTPUT 4 "leds"
v0x1b478d0_0 .var "addressReg", 6 0;
v0x1b479e0_0 .var "bitsTx", 4 0;
v0x1b47aa0_0 .net "clk", 0 0, v0x1b48960_0;  1 drivers
v0x1b47b70_0 .net "cs", 0 0, v0x1b44650_0;  1 drivers
v0x1b47c40_0 .net "cs_pin", 0 0, v0x1b48a20_0;  1 drivers
o0x7fac247edb28 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x1b47d30_0 .net "leds", 3 0, o0x7fac247edb28;  0 drivers
v0x1b47dd0_0 .var "load_mem", 0 0;
v0x1b47ea0_0 .var "load_shift", 0 0;
v0x1b47f40_0 .net "mem_out", 7 0, v0x1b45450_0;  1 drivers
v0x1b480a0_0 .var "miso_pin", 0 0;
v0x1b48140_0 .net "mosi", 0 0, v0x1b45c90_0;  1 drivers
v0x1b48210_0 .net "mosi_pin", 0 0, v0x1b48e40_0;  1 drivers
v0x1b482e0_0 .net "sclk_neg", 0 0, v0x1b46910_0;  1 drivers
v0x1b483b0_0 .net "sclk_pin", 0 0, v0x1b48f30_0;  1 drivers
v0x1b48480_0 .net "sclk_pos", 0 0, v0x1b46ae0_0;  1 drivers
v0x1b48520_0 .net "shift_pOut", 7 0, L_0x1b49060;  1 drivers
v0x1b48610_0 .net "shift_sOut", 0 0, L_0x1b490d0;  1 drivers
v0x1b487c0_0 .var "state", 2 0;
E_0x1b18920 .event posedge, v0x1b44650_0;
E_0x1b18af0 .event posedge, v0x1b46910_0;
E_0x1b18d60 .event posedge, v0x1b46ae0_0;
S_0x1b06900 .scope module, "cscond" "inputconditioner" 3 35, 4 8 0, S_0x1b0ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1b07790 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x1b077d0 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x1afe470_0 .net "clk", 0 0, v0x1b48960_0;  alias, 1 drivers
v0x1b44650_0 .var "conditioned", 0 0;
v0x1b44710_0 .var "counter", 2 0;
v0x1b44800_0 .var "negativeedge", 0 0;
v0x1b448c0_0 .net "noisysignal", 0 0, v0x1b48a20_0;  alias, 1 drivers
v0x1b449d0_0 .var "positiveedge", 0 0;
v0x1b44a90_0 .var "synchronizer0", 0 0;
v0x1b44b50_0 .var "synchronizer1", 0 0;
E_0x1b182a0 .event posedge, v0x1afe470_0;
S_0x1b44cb0 .scope module, "mem" "datamemory" 3 42, 5 8 0, S_0x1b0ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x1b44ea0 .param/l "addresswidth" 0 5 10, +C4<00000000000000000000000000000111>;
P_0x1b44ee0 .param/l "depth" 0 5 11, +C4<00000000000000000000000010000000>;
P_0x1b44f20 .param/l "width" 0 5 12, +C4<00000000000000000000000000001000>;
v0x1b45210_0 .net "address", 6 0, v0x1b478d0_0;  1 drivers
v0x1b452b0_0 .net "clk", 0 0, v0x1b48960_0;  alias, 1 drivers
v0x1b45380_0 .net "dataIn", 7 0, L_0x1b49060;  alias, 1 drivers
v0x1b45450_0 .var "dataOut", 7 0;
v0x1b45510 .array "memory", 0 127, 7 0;
v0x1b45620_0 .net "writeEnable", 0 0, v0x1b47dd0_0;  1 drivers
S_0x1b45780 .scope module, "mosicond" "inputconditioner" 3 34, 4 8 0, S_0x1b0ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1b45950 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x1b45990 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x1b45ba0_0 .net "clk", 0 0, v0x1b48960_0;  alias, 1 drivers
v0x1b45c90_0 .var "conditioned", 0 0;
v0x1b45d50_0 .var "counter", 2 0;
v0x1b45e10_0 .var "negativeedge", 0 0;
v0x1b45ed0_0 .net "noisysignal", 0 0, v0x1b48e40_0;  alias, 1 drivers
v0x1b45fe0_0 .var "positiveedge", 0 0;
v0x1b460a0_0 .var "synchronizer0", 0 0;
v0x1b46160_0 .var "synchronizer1", 0 0;
S_0x1b462c0 .scope module, "sclkcond" "inputconditioner" 3 36, 4 8 0, S_0x1b0ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x1b46490 .param/l "counterwidth" 0 4 17, +C4<00000000000000000000000000000011>;
P_0x1b464d0 .param/l "waittime" 0 4 18, +C4<00000000000000000000000000000011>;
v0x1b46700_0 .net "clk", 0 0, v0x1b48960_0;  alias, 1 drivers
v0x1b467a0_0 .var "conditioned", 0 0;
v0x1b46840_0 .var "counter", 2 0;
v0x1b46910_0 .var "negativeedge", 0 0;
v0x1b469d0_0 .net "noisysignal", 0 0, v0x1b48f30_0;  alias, 1 drivers
v0x1b46ae0_0 .var "positiveedge", 0 0;
v0x1b46ba0_0 .var "synchronizer0", 0 0;
v0x1b46c60_0 .var "synchronizer1", 0 0;
S_0x1b46dc0 .scope module, "shiftReg" "shiftregister" 3 39, 6 9 0, S_0x1b0ac80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x1b46fe0 .param/l "width" 0 6 10, +C4<00000000000000000000000000001000>;
L_0x1b49060 .functor BUFZ 8, v0x1b476d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1b47130_0 .net "clk", 0 0, v0x1b48960_0;  alias, 1 drivers
o0x7fac247ed8b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x1b47280_0 .net "parallelDataIn", 7 0, o0x7fac247ed8b8;  0 drivers
v0x1b47360_0 .net "parallelDataOut", 7 0, L_0x1b49060;  alias, 1 drivers
o0x7fac247ed8e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1b47430_0 .net "parallelLoad", 0 0, o0x7fac247ed8e8;  0 drivers
v0x1b474d0_0 .net "peripheralClkEdge", 0 0, v0x1b46ae0_0;  alias, 1 drivers
o0x7fac247ed918 .functor BUFZ 1, C4<z>; HiZ drive
v0x1b47570_0 .net "serialDataIn", 0 0, o0x7fac247ed918;  0 drivers
v0x1b47610_0 .net "serialDataOut", 0 0, L_0x1b490d0;  alias, 1 drivers
v0x1b476d0_0 .var "shiftregistermem", 7 0;
L_0x1b490d0 .part v0x1b476d0_0, 7, 1;
    .scope S_0x1b45780;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1b45d50_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0x1b45780;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b460a0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1b45780;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b46160_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1b45780;
T_3 ;
    %wait E_0x1b182a0;
    %load/vec4 v0x1b45c90_0;
    %load/vec4 v0x1b46160_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1b45d50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1b45d50_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1b45d50_0, 0;
    %load/vec4 v0x1b46160_0;
    %assign/vec4 v0x1b45c90_0, 0;
    %load/vec4 v0x1b45c90_0;
    %inv;
    %load/vec4 v0x1b46160_0;
    %and;
    %assign/vec4 v0x1b45fe0_0, 0;
    %load/vec4 v0x1b46160_0;
    %inv;
    %load/vec4 v0x1b45c90_0;
    %and;
    %assign/vec4 v0x1b45e10_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1b45d50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1b45d50_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x1b45fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b45fe0_0, 0;
T_3.4 ;
    %load/vec4 v0x1b45e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b45e10_0, 0;
T_3.6 ;
    %load/vec4 v0x1b45ed0_0;
    %assign/vec4 v0x1b460a0_0, 0;
    %load/vec4 v0x1b460a0_0;
    %assign/vec4 v0x1b46160_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1b06900;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1b44710_0, 0, 3;
    %end;
    .thread T_4;
    .scope S_0x1b06900;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b44a90_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x1b06900;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b44b50_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x1b06900;
T_7 ;
    %wait E_0x1b182a0;
    %load/vec4 v0x1b44650_0;
    %load/vec4 v0x1b44b50_0;
    %cmp/e;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1b44710_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1b44710_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1b44710_0, 0;
    %load/vec4 v0x1b44b50_0;
    %assign/vec4 v0x1b44650_0, 0;
    %load/vec4 v0x1b44650_0;
    %inv;
    %load/vec4 v0x1b44b50_0;
    %and;
    %assign/vec4 v0x1b449d0_0, 0;
    %load/vec4 v0x1b44b50_0;
    %inv;
    %load/vec4 v0x1b44650_0;
    %and;
    %assign/vec4 v0x1b44800_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x1b44710_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1b44710_0, 0;
T_7.3 ;
T_7.1 ;
    %load/vec4 v0x1b449d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b449d0_0, 0;
T_7.4 ;
    %load/vec4 v0x1b44800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b44800_0, 0;
T_7.6 ;
    %load/vec4 v0x1b448c0_0;
    %assign/vec4 v0x1b44a90_0, 0;
    %load/vec4 v0x1b44a90_0;
    %assign/vec4 v0x1b44b50_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1b462c0;
T_8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1b46840_0, 0, 3;
    %end;
    .thread T_8;
    .scope S_0x1b462c0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b46ba0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x1b462c0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b46c60_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x1b462c0;
T_11 ;
    %wait E_0x1b182a0;
    %load/vec4 v0x1b467a0_0;
    %load/vec4 v0x1b46c60_0;
    %cmp/e;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1b46840_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1b46840_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1b46840_0, 0;
    %load/vec4 v0x1b46c60_0;
    %assign/vec4 v0x1b467a0_0, 0;
    %load/vec4 v0x1b467a0_0;
    %inv;
    %load/vec4 v0x1b46c60_0;
    %and;
    %assign/vec4 v0x1b46ae0_0, 0;
    %load/vec4 v0x1b46c60_0;
    %inv;
    %load/vec4 v0x1b467a0_0;
    %and;
    %assign/vec4 v0x1b46910_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1b46840_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1b46840_0, 0;
T_11.3 ;
T_11.1 ;
    %load/vec4 v0x1b46ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b46ae0_0, 0;
T_11.4 ;
    %load/vec4 v0x1b46910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b46910_0, 0;
T_11.6 ;
    %load/vec4 v0x1b469d0_0;
    %assign/vec4 v0x1b46ba0_0, 0;
    %load/vec4 v0x1b46ba0_0;
    %assign/vec4 v0x1b46c60_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1b46dc0;
T_12 ;
    %wait E_0x1b182a0;
    %load/vec4 v0x1b47430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1b47280_0;
    %assign/vec4 v0x1b476d0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1b474d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1b476d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1b47570_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1b476d0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1b44cb0;
T_13 ;
    %wait E_0x1b182a0;
    %load/vec4 v0x1b45620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1b45380_0;
    %load/vec4 v0x1b45210_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1b45510, 0, 4;
T_13.0 ;
    %load/vec4 v0x1b45210_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x1b45510, 4;
    %assign/vec4 v0x1b45450_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1b0ac80;
T_14 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1b487c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x1b478d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1b479e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b47ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b47dd0_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x1b480a0_0, 0;
    %end;
    .thread T_14;
    .scope S_0x1b0ac80;
T_15 ;
    %wait E_0x1b18d60;
    %load/vec4 v0x1b47b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1b487c0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x1b479e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1b479e0_0, 0, 5;
    %load/vec4 v0x1b479e0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1b487c0_0, 0;
    %load/vec4 v0x1b48520_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x1b478d0_0, 0;
T_15.4 ;
T_15.2 ;
    %load/vec4 v0x1b487c0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x1b479e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1b479e0_0, 0, 5;
    %load/vec4 v0x1b479e0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b47dd0_0, 0;
    %load/vec4 v0x1b478d0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x1b478d0_0, 0;
T_15.8 ;
T_15.6 ;
    %load/vec4 v0x1b487c0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x1b48520_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.12, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1b487c0_0, 0;
T_15.12 ;
    %load/vec4 v0x1b48520_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1b487c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1b47ea0_0, 0;
T_15.14 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1b479e0_0, 0;
T_15.10 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1b0ac80;
T_16 ;
    %wait E_0x1b18af0;
    %load/vec4 v0x1b47dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b47dd0_0, 0;
T_16.0 ;
    %load/vec4 v0x1b47ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b47ea0_0, 0;
T_16.2 ;
    %load/vec4 v0x1b47b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x1b487c0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_16.6, 4;
    %load/vec4 v0x1b48610_0;
    %assign/vec4 v0x1b480a0_0, 0;
    %load/vec4 v0x1b479e0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1b479e0_0, 0, 5;
T_16.6 ;
T_16.4 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1b0ac80;
T_17 ;
    %wait E_0x1b18920;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1b487c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1b479e0_0, 0;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x1b480a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b47dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b47ea0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1b0ab00;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48e40_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x1b0ab00;
T_19 ;
    %vpi_call 2 33 "$dumpfile", "spimem.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1b0ab00 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b48bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b48a20_0, 0, 1;
    %delay 100, 0;
    %load/vec4 v0x1b48da0_0;
    %cmpi/ne 0, 1, 1;
    %jmp/0xz  T_19.0, 6;
    %vpi_call 2 40 "$display", "chip not in Z state when CS is high" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48bb0_0, 0, 1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48a20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 85, 0, 7;
    %store/vec4 v0x1b48860_0, 0, 7;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x1b48b10_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b48cc0_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x1b48cc0_0;
    %cmpi/u 7, 0, 32;
    %jmp/0xz T_19.3, 5;
    %load/vec4 v0x1b48860_0;
    %load/vec4 v0x1b48cc0_0;
    %part/u 1;
    %store/vec4 v0x1b48e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b48f30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48f30_0, 0, 1;
    %load/vec4 v0x1b48cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1b48cc0_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b48f30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48f30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b48cc0_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x1b48cc0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_19.5, 5;
    %load/vec4 v0x1b48b10_0;
    %load/vec4 v0x1b48cc0_0;
    %part/u 1;
    %store/vec4 v0x1b48e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b48f30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48f30_0, 0, 1;
    %load/vec4 v0x1b48cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1b48cc0_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b48cc0_0, 0, 32;
T_19.6 ;
    %load/vec4 v0x1b48cc0_0;
    %cmpi/u 7, 0, 32;
    %jmp/0xz T_19.7, 5;
    %load/vec4 v0x1b48860_0;
    %load/vec4 v0x1b48cc0_0;
    %part/u 1;
    %store/vec4 v0x1b48e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b48f30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48f30_0, 0, 1;
    %load/vec4 v0x1b48cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1b48cc0_0, 0, 32;
    %jmp T_19.6;
T_19.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b48f30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48f30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b48cc0_0, 0, 32;
T_19.8 ;
    %load/vec4 v0x1b48cc0_0;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_19.9, 5;
    %load/vec4 v0x1b48da0_0;
    %load/vec4 v0x1b48b10_0;
    %load/vec4 v0x1b48cc0_0;
    %part/u 1;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x1b48da0_0;
    %cmpi/e 1, 1, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_19.10, 6;
    %vpi_call 2 88 "$display", "read byte is different from written byte" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48bb0_0, 0, 1;
T_19.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b48f30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b48f30_0, 0, 1;
    %load/vec4 v0x1b48cc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1b48cc0_0, 0, 32;
    %jmp T_19.8;
T_19.9 ;
    %vpi_call 2 96 "$display", "DUT passed" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x1b0ab00;
T_20 ;
    %wait E_0x1b17e60;
    %vpi_call 2 101 "$display", "DUT failed" {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "spimemory.t.v";
    "./spimemory.v";
    "./inputconditioner.v";
    "./datamemory.v";
    "./shiftregister.v";
