### Hi there 👋 I'm AUDIY!

## Stats
<a href="https://github.com/anuraghazra/github-readme-stats">
  <img src="https://github-readme-stats.vercel.app/api?username=AUDIY" />
</a>  
<a href="https://github.com/anuraghazra/github-readme-stats">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=AUDIY&layout=donut" />
</a>

## About me
An FPGA&CPLD engineer in a certain circuit design department.
What a pretty circuit!  
Twitter: [@AUDIY14](https://twitter.com/AUDIY14)  
GitHub: [AUDIY](https://github.com/AUDIY)  

## I'm currently working on
1. [FIR_x2](https://github.com/AUDIY/FIR_x2)  
FPGA based PCM oversampling FIR filter (oversample ratio: 2).
2. [libsndfile-samples](https://github.com/AUDIY/libsndfile-samples)  
Samples for reading &amp; writing audio data which use [libsndfile](https://github.com/libsndfile/libsndfile).  
3. [AUDIY_Verilog_IP](https://github.com/AUDIY/AUDIY_Verilog_IP)  
Verilog IP that AUDIY originally designed.  
4. [AUDIY_OSPCB](https://github.com/AUDIY/AUDIY_OSPCB)  
Open Source PCB Files Engineered by AUDIY.
5. [DSFIO](https://github.com/AUDIY/DSFIO)  
DSD Stream File (*.dsf) reader library written in C.

## Blog
[電子回路わからん日記 (https://audio-diy.hatenablog.com/)](https://audio-diy.hatenablog.com/)

## Presentation Achievements
1. [第15回ACRiウェビナー：X界隈のFPGAエンジニア集合！](https://acri.connpass.com/event/298957/)  
Theme: [Efinix Trionを使って嵌ったこと](https://www.youtube.com/live/d1o-pCeE0zw?si=2i3ZyrXcQrpLXY6K&t=3636)


## My interests are
1. FPGA
2. Verilog HDL
3. Python
4. C/C++
5. Audio Signal Processing
6. Electronic Circuit Design

## I'm learning
1. C++
2. SystemVerilog (including SVA)
3. VHDL
4. PSL assertion

<!--
**AUDIY/AUDIY** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- 🔭 I’m currently working on ...
- 🌱 I’m currently learning ...
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->
