
ChaeburlatorBase.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d100  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000500  0800d210  0800d210  0000e210  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d710  0800d710  0000f1fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800d710  0800d710  0000e710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d718  0800d718  0000f1fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d718  0800d718  0000e718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d71c  0800d71c  0000e71c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001fc  20000000  0800d720  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002698  200001fc  0800d91c  0000f1fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20002894  0800d91c  0000f894  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f1fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f54b  00000000  00000000  0000f225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005177  00000000  00000000  0002e770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ab0  00000000  00000000  000338e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001481  00000000  00000000  00035398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000210c3  00000000  00000000  00036819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000260c5  00000000  00000000  000578dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2f21  00000000  00000000  0007d9a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001208c2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007da0  00000000  00000000  00120908  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  001286a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001fc 	.word	0x200001fc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800d1f8 	.word	0x0800d1f8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000200 	.word	0x20000200
 800014c:	0800d1f8 	.word	0x0800d1f8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	@ 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d36:	2afd      	cmp	r2, #253	@ 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	@ 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	@ 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2iz>:
 8001070:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001078:	d30f      	bcc.n	800109a <__aeabi_f2iz+0x2a>
 800107a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d90d      	bls.n	80010a0 <__aeabi_f2iz+0x30>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800108c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8001090:	fa23 f002 	lsr.w	r0, r3, r2
 8001094:	bf18      	it	ne
 8001096:	4240      	negne	r0, r0
 8001098:	4770      	bx	lr
 800109a:	f04f 0000 	mov.w	r0, #0
 800109e:	4770      	bx	lr
 80010a0:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80010a4:	d101      	bne.n	80010aa <__aeabi_f2iz+0x3a>
 80010a6:	0242      	lsls	r2, r0, #9
 80010a8:	d105      	bne.n	80010b6 <__aeabi_f2iz+0x46>
 80010aa:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 80010ae:	bf08      	it	eq
 80010b0:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80010b4:	4770      	bx	lr
 80010b6:	f04f 0000 	mov.w	r0, #0
 80010ba:	4770      	bx	lr

080010bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80010bc:	b480      	push	{r7}
 80010be:	b085      	sub	sp, #20
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	4a06      	ldr	r2, [pc, #24]	@ (80010e4 <vApplicationGetIdleTaskMemory+0x28>)
 80010cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	4a05      	ldr	r2, [pc, #20]	@ (80010e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80010d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2240      	movs	r2, #64	@ 0x40
 80010d8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80010da:	bf00      	nop
 80010dc:	3714      	adds	r7, #20
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr
 80010e4:	20000218 	.word	0x20000218
 80010e8:	200002c0 	.word	0x200002c0

080010ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010ec:	b5b0      	push	{r4, r5, r7, lr}
 80010ee:	b0c0      	sub	sp, #256	@ 0x100
 80010f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010f2:	f001 fc15 	bl	8002920 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010f6:	f000 f917 	bl	8001328 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010fa:	f000 fb61 	bl	80017c0 <MX_GPIO_Init>
  MX_DMA_Init();
 80010fe:	f000 fb41 	bl	8001784 <MX_DMA_Init>
  MX_TIM2_Init();
 8001102:	f000 fa41 	bl	8001588 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001106:	f000 fb11 	bl	800172c <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800110a:	f000 f9b5 	bl	8001478 <MX_SPI1_Init>
  MX_ADC1_Init();
 800110e:	f000 f967 	bl	80013e0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001112:	f000 f9e7 	bl	80014e4 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001116:	f000 faa5 	bl	8001664 <MX_TIM3_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of SemDMA_LoRa */
  osSemaphoreDef(SemDMA_LoRa);
 800111a:	2300      	movs	r3, #0
 800111c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8001120:	2300      	movs	r3, #0
 8001122:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  SemDMA_LoRaHandle = osSemaphoreCreate(osSemaphore(SemDMA_LoRa), 1);
 8001126:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 800112a:	2101      	movs	r1, #1
 800112c:	4618      	mov	r0, r3
 800112e:	f006 fd58 	bl	8007be2 <osSemaphoreCreate>
 8001132:	4603      	mov	r3, r0
 8001134:	4a67      	ldr	r2, [pc, #412]	@ (80012d4 <main+0x1e8>)
 8001136:	6013      	str	r3, [r2, #0]

  /* definition and creation of SemDMA_VoltMeas */
  osSemaphoreDef(SemDMA_VoltMeas);
 8001138:	2300      	movs	r3, #0
 800113a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800113e:	2300      	movs	r3, #0
 8001140:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  SemDMA_VoltMeasHandle = osSemaphoreCreate(osSemaphore(SemDMA_VoltMeas), 1);
 8001144:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8001148:	2101      	movs	r1, #1
 800114a:	4618      	mov	r0, r3
 800114c:	f006 fd49 	bl	8007be2 <osSemaphoreCreate>
 8001150:	4603      	mov	r3, r0
 8001152:	4a61      	ldr	r2, [pc, #388]	@ (80012d8 <main+0x1ec>)
 8001154:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */
  osSemaphoreWait(SemDMA_LoRaHandle, 0);
 8001156:	4b5f      	ldr	r3, [pc, #380]	@ (80012d4 <main+0x1e8>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	2100      	movs	r1, #0
 800115c:	4618      	mov	r0, r3
 800115e:	f006 fd73 	bl	8007c48 <osSemaphoreWait>
  osSemaphoreWait(SemDMA_VoltMeasHandle, 0);
 8001162:	4b5d      	ldr	r3, [pc, #372]	@ (80012d8 <main+0x1ec>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2100      	movs	r1, #0
 8001168:	4618      	mov	r0, r3
 800116a:	f006 fd6d 	bl	8007c48 <osSemaphoreWait>
  /* USER CODE END RTOS_SEMAPHORES */

  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  xControlEventGroup = xEventGroupCreate();
 800116e:	f006 fde1 	bl	8007d34 <xEventGroupCreate>
 8001172:	4603      	mov	r3, r0
 8001174:	4a59      	ldr	r2, [pc, #356]	@ (80012dc <main+0x1f0>)
 8001176:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of UART_Rx_Que */
  osMessageQDef(UART_Rx_Que, 30, uint8_t);
 8001178:	4b59      	ldr	r3, [pc, #356]	@ (80012e0 <main+0x1f4>)
 800117a:	f107 04e0 	add.w	r4, r7, #224	@ 0xe0
 800117e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001180:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  UART_Rx_QueHandle = osMessageCreate(osMessageQ(UART_Rx_Que), NULL);
 8001184:	f107 03e0 	add.w	r3, r7, #224	@ 0xe0
 8001188:	2100      	movs	r1, #0
 800118a:	4618      	mov	r0, r3
 800118c:	f006 fdaa 	bl	8007ce4 <osMessageCreate>
 8001190:	4603      	mov	r3, r0
 8001192:	4a54      	ldr	r2, [pc, #336]	@ (80012e4 <main+0x1f8>)
 8001194:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of LoRaRx */
  osThreadDef(LoRaRx, StartLoRaRx, osPriorityAboveNormal, 0, 90);
 8001196:	4b54      	ldr	r3, [pc, #336]	@ (80012e8 <main+0x1fc>)
 8001198:	f107 04c4 	add.w	r4, r7, #196	@ 0xc4
 800119c:	461d      	mov	r5, r3
 800119e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011a2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011a6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LoRaRxHandle = osThreadCreate(osThread(LoRaRx), NULL);
 80011aa:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80011ae:	2100      	movs	r1, #0
 80011b0:	4618      	mov	r0, r3
 80011b2:	f006 fcb6 	bl	8007b22 <osThreadCreate>
 80011b6:	4603      	mov	r3, r0
 80011b8:	4a4c      	ldr	r2, [pc, #304]	@ (80012ec <main+0x200>)
 80011ba:	6013      	str	r3, [r2, #0]
  /* definition and creation of Console */
//  osThreadDef(Console, StartConsole, osPriorityLow, 0, 180);
//  ConsoleHandle = osThreadCreate(osThread(Console), NULL);

  /* definition and creation of Motor1_2 */
  osThreadDef(Motor1_2, StartMotor1_2, osPriorityBelowNormal, 0, 85);
 80011bc:	4b4c      	ldr	r3, [pc, #304]	@ (80012f0 <main+0x204>)
 80011be:	f107 04a8 	add.w	r4, r7, #168	@ 0xa8
 80011c2:	461d      	mov	r5, r3
 80011c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Motor1_2Handle = osThreadCreate(osThread(Motor1_2), NULL);
 80011d0:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80011d4:	2100      	movs	r1, #0
 80011d6:	4618      	mov	r0, r3
 80011d8:	f006 fca3 	bl	8007b22 <osThreadCreate>
 80011dc:	4603      	mov	r3, r0
 80011de:	4a45      	ldr	r2, [pc, #276]	@ (80012f4 <main+0x208>)
 80011e0:	6013      	str	r3, [r2, #0]
  /* definition and creation of UARTOut */
//  osThreadDef(UARTOut, StartUARTOut, osPriorityLow, 0, 200);
//  UARTOutHandle = osThreadCreate(osThread(UARTOut), NULL);

  /* definition and creation of Serv1_2 */
  osThreadDef(Serv1_2, Servo_Cam_Steer, osPriorityLow, 0, 64);
 80011e2:	4b45      	ldr	r3, [pc, #276]	@ (80012f8 <main+0x20c>)
 80011e4:	f107 048c 	add.w	r4, r7, #140	@ 0x8c
 80011e8:	461d      	mov	r5, r3
 80011ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80011f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Serv1_2Handle = osThreadCreate(osThread(Serv1_2), NULL);
 80011f6:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80011fa:	2100      	movs	r1, #0
 80011fc:	4618      	mov	r0, r3
 80011fe:	f006 fc90 	bl	8007b22 <osThreadCreate>
 8001202:	4603      	mov	r3, r0
 8001204:	4a3d      	ldr	r2, [pc, #244]	@ (80012fc <main+0x210>)
 8001206:	6013      	str	r3, [r2, #0]

  /* definition and creation of Motor3 */
  osThreadDef(Motor3, StartMotor3, osPriorityBelowNormal, 0, 64);
 8001208:	4b3d      	ldr	r3, [pc, #244]	@ (8001300 <main+0x214>)
 800120a:	f107 0470 	add.w	r4, r7, #112	@ 0x70
 800120e:	461d      	mov	r5, r3
 8001210:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001212:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001214:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001218:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Motor3Handle = osThreadCreate(osThread(Motor3), NULL);
 800121c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001220:	2100      	movs	r1, #0
 8001222:	4618      	mov	r0, r3
 8001224:	f006 fc7d 	bl	8007b22 <osThreadCreate>
 8001228:	4603      	mov	r3, r0
 800122a:	4a36      	ldr	r2, [pc, #216]	@ (8001304 <main+0x218>)
 800122c:	6013      	str	r3, [r2, #0]

  /* definition and creation of VoltProtect */
  osThreadDef(VoltProtect, StartVoltProtect, osPriorityBelowNormal, 0, 70);
 800122e:	4b36      	ldr	r3, [pc, #216]	@ (8001308 <main+0x21c>)
 8001230:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8001234:	461d      	mov	r5, r3
 8001236:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001238:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800123a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800123e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  VoltProtectHandle = osThreadCreate(osThread(VoltProtect), NULL);
 8001242:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001246:	2100      	movs	r1, #0
 8001248:	4618      	mov	r0, r3
 800124a:	f006 fc6a 	bl	8007b22 <osThreadCreate>
 800124e:	4603      	mov	r3, r0
 8001250:	4a2e      	ldr	r2, [pc, #184]	@ (800130c <main+0x220>)
 8001252:	6013      	str	r3, [r2, #0]

  /* definition and creation of LightSignal */
  osThreadDef(LightSignal, StartLightSignal, osPriorityLow, 0, 64);
 8001254:	4b2e      	ldr	r3, [pc, #184]	@ (8001310 <main+0x224>)
 8001256:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 800125a:	461d      	mov	r5, r3
 800125c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800125e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001260:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001264:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LightSignalHandle = osThreadCreate(osThread(LightSignal), NULL);
 8001268:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800126c:	2100      	movs	r1, #0
 800126e:	4618      	mov	r0, r3
 8001270:	f006 fc57 	bl	8007b22 <osThreadCreate>
 8001274:	4603      	mov	r3, r0
 8001276:	4a27      	ldr	r2, [pc, #156]	@ (8001314 <main+0x228>)
 8001278:	6013      	str	r3, [r2, #0]

  /* definition and creation of SoundAlarm */
  osThreadDef(SoundAlarm, StartSoundAlarm, osPriorityBelowNormal, 0, 75);
 800127a:	4b27      	ldr	r3, [pc, #156]	@ (8001318 <main+0x22c>)
 800127c:	f107 041c 	add.w	r4, r7, #28
 8001280:	461d      	mov	r5, r3
 8001282:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001284:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001286:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800128a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SoundAlarmHandle = osThreadCreate(osThread(SoundAlarm), NULL);
 800128e:	f107 031c 	add.w	r3, r7, #28
 8001292:	2100      	movs	r1, #0
 8001294:	4618      	mov	r0, r3
 8001296:	f006 fc44 	bl	8007b22 <osThreadCreate>
 800129a:	4603      	mov	r3, r0
 800129c:	4a1f      	ldr	r2, [pc, #124]	@ (800131c <main+0x230>)
 800129e:	6013      	str	r3, [r2, #0]

  /* definition and creation of DataProtect */
  osThreadDef(DataProtect, StartDataProtect, osPriorityNormal, 0, 300);
 80012a0:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80012a4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80012a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001320 <main+0x234>)
 80012aa:	461c      	mov	r4, r3
 80012ac:	4615      	mov	r5, r2
 80012ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012b2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012b6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  DataProtectHandle = osThreadCreate(osThread(DataProtect), NULL);
 80012ba:	463b      	mov	r3, r7
 80012bc:	2100      	movs	r1, #0
 80012be:	4618      	mov	r0, r3
 80012c0:	f006 fc2f 	bl	8007b22 <osThreadCreate>
 80012c4:	4603      	mov	r3, r0
 80012c6:	4a17      	ldr	r2, [pc, #92]	@ (8001324 <main+0x238>)
 80012c8:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80012ca:	f006 fc23 	bl	8007b14 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012ce:	bf00      	nop
 80012d0:	e7fd      	b.n	80012ce <main+0x1e2>
 80012d2:	bf00      	nop
 80012d4:	200005d4 	.word	0x200005d4
 80012d8:	200005d8 	.word	0x200005d8
 80012dc:	200005dc 	.word	0x200005dc
 80012e0:	0800d210 	.word	0x0800d210
 80012e4:	200005d0 	.word	0x200005d0
 80012e8:	0800d228 	.word	0x0800d228
 80012ec:	200005b0 	.word	0x200005b0
 80012f0:	0800d250 	.word	0x0800d250
 80012f4:	200005b4 	.word	0x200005b4
 80012f8:	0800d274 	.word	0x0800d274
 80012fc:	200005b8 	.word	0x200005b8
 8001300:	0800d298 	.word	0x0800d298
 8001304:	200005bc 	.word	0x200005bc
 8001308:	0800d2c0 	.word	0x0800d2c0
 800130c:	200005c0 	.word	0x200005c0
 8001310:	0800d2e8 	.word	0x0800d2e8
 8001314:	200005c4 	.word	0x200005c4
 8001318:	0800d310 	.word	0x0800d310
 800131c:	200005c8 	.word	0x200005c8
 8001320:	0800d338 	.word	0x0800d338
 8001324:	200005cc 	.word	0x200005cc

08001328 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b094      	sub	sp, #80	@ 0x50
 800132c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800132e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001332:	2228      	movs	r2, #40	@ 0x28
 8001334:	2100      	movs	r1, #0
 8001336:	4618      	mov	r0, r3
 8001338:	f009 ffdf 	bl	800b2fa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800133c:	f107 0314 	add.w	r3, r7, #20
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
 8001352:	605a      	str	r2, [r3, #4]
 8001354:	609a      	str	r2, [r3, #8]
 8001356:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001358:	2301      	movs	r3, #1
 800135a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800135c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001360:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001362:	2300      	movs	r3, #0
 8001364:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001366:	2301      	movs	r3, #1
 8001368:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800136a:	2302      	movs	r3, #2
 800136c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800136e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001372:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001374:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001378:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800137a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800137e:	4618      	mov	r0, r3
 8001380:	f002 fd8e 	bl	8003ea0 <HAL_RCC_OscConfig>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800138a:	f000 fcfd 	bl	8001d88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800138e:	230f      	movs	r3, #15
 8001390:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001392:	2302      	movs	r3, #2
 8001394:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001396:	2300      	movs	r3, #0
 8001398:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800139a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800139e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013a0:	2300      	movs	r3, #0
 80013a2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013a4:	f107 0314 	add.w	r3, r7, #20
 80013a8:	2102      	movs	r1, #2
 80013aa:	4618      	mov	r0, r3
 80013ac:	f002 fffa 	bl	80043a4 <HAL_RCC_ClockConfig>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <SystemClock_Config+0x92>
  {
    Error_Handler();
 80013b6:	f000 fce7 	bl	8001d88 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80013ba:	2302      	movs	r3, #2
 80013bc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80013be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013c2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013c4:	1d3b      	adds	r3, r7, #4
 80013c6:	4618      	mov	r0, r3
 80013c8:	f003 f97a 	bl	80046c0 <HAL_RCCEx_PeriphCLKConfig>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80013d2:	f000 fcd9 	bl	8001d88 <Error_Handler>
  }
}
 80013d6:	bf00      	nop
 80013d8:	3750      	adds	r7, #80	@ 0x50
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}
	...

080013e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013e6:	1d3b      	adds	r3, r7, #4
 80013e8:	2200      	movs	r2, #0
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	605a      	str	r2, [r3, #4]
 80013ee:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80013f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001470 <MX_ADC1_Init+0x90>)
 80013f2:	4a20      	ldr	r2, [pc, #128]	@ (8001474 <MX_ADC1_Init+0x94>)
 80013f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80013f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001470 <MX_ADC1_Init+0x90>)
 80013f8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013fc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001470 <MX_ADC1_Init+0x90>)
 8001400:	2201      	movs	r2, #1
 8001402:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001404:	4b1a      	ldr	r3, [pc, #104]	@ (8001470 <MX_ADC1_Init+0x90>)
 8001406:	2200      	movs	r2, #0
 8001408:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800140a:	4b19      	ldr	r3, [pc, #100]	@ (8001470 <MX_ADC1_Init+0x90>)
 800140c:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001410:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001412:	4b17      	ldr	r3, [pc, #92]	@ (8001470 <MX_ADC1_Init+0x90>)
 8001414:	2200      	movs	r2, #0
 8001416:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8001418:	4b15      	ldr	r3, [pc, #84]	@ (8001470 <MX_ADC1_Init+0x90>)
 800141a:	2202      	movs	r2, #2
 800141c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800141e:	4814      	ldr	r0, [pc, #80]	@ (8001470 <MX_ADC1_Init+0x90>)
 8001420:	f001 fb04 	bl	8002a2c <HAL_ADC_Init>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800142a:	f000 fcad 	bl	8001d88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800142e:	2304      	movs	r3, #4
 8001430:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001432:	2301      	movs	r3, #1
 8001434:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8001436:	2303      	movs	r3, #3
 8001438:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800143a:	1d3b      	adds	r3, r7, #4
 800143c:	4619      	mov	r1, r3
 800143e:	480c      	ldr	r0, [pc, #48]	@ (8001470 <MX_ADC1_Init+0x90>)
 8001440:	f001 fd08 	bl	8002e54 <HAL_ADC_ConfigChannel>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800144a:	f000 fc9d 	bl	8001d88 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800144e:	2302      	movs	r3, #2
 8001450:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001452:	1d3b      	adds	r3, r7, #4
 8001454:	4619      	mov	r1, r3
 8001456:	4806      	ldr	r0, [pc, #24]	@ (8001470 <MX_ADC1_Init+0x90>)
 8001458:	f001 fcfc 	bl	8002e54 <HAL_ADC_ConfigChannel>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001462:	f000 fc91 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001466:	bf00      	nop
 8001468:	3710      	adds	r7, #16
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	200003c4 	.word	0x200003c4
 8001474:	40012400 	.word	0x40012400

08001478 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800147c:	4b17      	ldr	r3, [pc, #92]	@ (80014dc <MX_SPI1_Init+0x64>)
 800147e:	4a18      	ldr	r2, [pc, #96]	@ (80014e0 <MX_SPI1_Init+0x68>)
 8001480:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001482:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <MX_SPI1_Init+0x64>)
 8001484:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001488:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800148a:	4b14      	ldr	r3, [pc, #80]	@ (80014dc <MX_SPI1_Init+0x64>)
 800148c:	2200      	movs	r2, #0
 800148e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001490:	4b12      	ldr	r3, [pc, #72]	@ (80014dc <MX_SPI1_Init+0x64>)
 8001492:	2200      	movs	r2, #0
 8001494:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001496:	4b11      	ldr	r3, [pc, #68]	@ (80014dc <MX_SPI1_Init+0x64>)
 8001498:	2200      	movs	r2, #0
 800149a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800149c:	4b0f      	ldr	r3, [pc, #60]	@ (80014dc <MX_SPI1_Init+0x64>)
 800149e:	2200      	movs	r2, #0
 80014a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80014a2:	4b0e      	ldr	r3, [pc, #56]	@ (80014dc <MX_SPI1_Init+0x64>)
 80014a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80014aa:	4b0c      	ldr	r3, [pc, #48]	@ (80014dc <MX_SPI1_Init+0x64>)
 80014ac:	2208      	movs	r2, #8
 80014ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014b0:	4b0a      	ldr	r3, [pc, #40]	@ (80014dc <MX_SPI1_Init+0x64>)
 80014b2:	2200      	movs	r2, #0
 80014b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80014b6:	4b09      	ldr	r3, [pc, #36]	@ (80014dc <MX_SPI1_Init+0x64>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80014bc:	4b07      	ldr	r3, [pc, #28]	@ (80014dc <MX_SPI1_Init+0x64>)
 80014be:	2200      	movs	r2, #0
 80014c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80014c2:	4b06      	ldr	r3, [pc, #24]	@ (80014dc <MX_SPI1_Init+0x64>)
 80014c4:	220a      	movs	r2, #10
 80014c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80014c8:	4804      	ldr	r0, [pc, #16]	@ (80014dc <MX_SPI1_Init+0x64>)
 80014ca:	f003 fa65 	bl	8004998 <HAL_SPI_Init>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80014d4:	f000 fc58 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20000438 	.word	0x20000438
 80014e0:	40013000 	.word	0x40013000

080014e4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ea:	f107 0308 	add.w	r3, r7, #8
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f8:	463b      	mov	r3, r7
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001500:	4b1f      	ldr	r3, [pc, #124]	@ (8001580 <MX_TIM1_Init+0x9c>)
 8001502:	4a20      	ldr	r2, [pc, #128]	@ (8001584 <MX_TIM1_Init+0xa0>)
 8001504:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 9999;
 8001506:	4b1e      	ldr	r3, [pc, #120]	@ (8001580 <MX_TIM1_Init+0x9c>)
 8001508:	f242 720f 	movw	r2, #9999	@ 0x270f
 800150c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800150e:	4b1c      	ldr	r3, [pc, #112]	@ (8001580 <MX_TIM1_Init+0x9c>)
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 8001514:	4b1a      	ldr	r3, [pc, #104]	@ (8001580 <MX_TIM1_Init+0x9c>)
 8001516:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800151a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800151c:	4b18      	ldr	r3, [pc, #96]	@ (8001580 <MX_TIM1_Init+0x9c>)
 800151e:	2200      	movs	r2, #0
 8001520:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001522:	4b17      	ldr	r3, [pc, #92]	@ (8001580 <MX_TIM1_Init+0x9c>)
 8001524:	2200      	movs	r2, #0
 8001526:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001528:	4b15      	ldr	r3, [pc, #84]	@ (8001580 <MX_TIM1_Init+0x9c>)
 800152a:	2200      	movs	r2, #0
 800152c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800152e:	4814      	ldr	r0, [pc, #80]	@ (8001580 <MX_TIM1_Init+0x9c>)
 8001530:	f003 ffc7 	bl	80054c2 <HAL_TIM_Base_Init>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800153a:	f000 fc25 	bl	8001d88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800153e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001542:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001544:	f107 0308 	add.w	r3, r7, #8
 8001548:	4619      	mov	r1, r3
 800154a:	480d      	ldr	r0, [pc, #52]	@ (8001580 <MX_TIM1_Init+0x9c>)
 800154c:	f004 faac 	bl	8005aa8 <HAL_TIM_ConfigClockSource>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001556:	f000 fc17 	bl	8001d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800155a:	2300      	movs	r3, #0
 800155c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800155e:	2300      	movs	r3, #0
 8001560:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001562:	463b      	mov	r3, r7
 8001564:	4619      	mov	r1, r3
 8001566:	4806      	ldr	r0, [pc, #24]	@ (8001580 <MX_TIM1_Init+0x9c>)
 8001568:	f004 fe42 	bl	80061f0 <HAL_TIMEx_MasterConfigSynchronization>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001572:	f000 fc09 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001576:	bf00      	nop
 8001578:	3718      	adds	r7, #24
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	20000490 	.word	0x20000490
 8001584:	40012c00 	.word	0x40012c00

08001588 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b08a      	sub	sp, #40	@ 0x28
 800158c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800158e:	f107 0320 	add.w	r3, r7, #32
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]
 8001596:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001598:	1d3b      	adds	r3, r7, #4
 800159a:	2200      	movs	r2, #0
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	605a      	str	r2, [r3, #4]
 80015a0:	609a      	str	r2, [r3, #8]
 80015a2:	60da      	str	r2, [r3, #12]
 80015a4:	611a      	str	r2, [r3, #16]
 80015a6:	615a      	str	r2, [r3, #20]
 80015a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015aa:	4b2d      	ldr	r3, [pc, #180]	@ (8001660 <MX_TIM2_Init+0xd8>)
 80015ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80015b2:	4b2b      	ldr	r3, [pc, #172]	@ (8001660 <MX_TIM2_Init+0xd8>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015b8:	4b29      	ldr	r3, [pc, #164]	@ (8001660 <MX_TIM2_Init+0xd8>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7199;
 80015be:	4b28      	ldr	r3, [pc, #160]	@ (8001660 <MX_TIM2_Init+0xd8>)
 80015c0:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80015c4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c6:	4b26      	ldr	r3, [pc, #152]	@ (8001660 <MX_TIM2_Init+0xd8>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015cc:	4b24      	ldr	r3, [pc, #144]	@ (8001660 <MX_TIM2_Init+0xd8>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80015d2:	4823      	ldr	r0, [pc, #140]	@ (8001660 <MX_TIM2_Init+0xd8>)
 80015d4:	f003 ffc4 	bl	8005560 <HAL_TIM_PWM_Init>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80015de:	f000 fbd3 	bl	8001d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e2:	2300      	movs	r3, #0
 80015e4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e6:	2300      	movs	r3, #0
 80015e8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80015ea:	f107 0320 	add.w	r3, r7, #32
 80015ee:	4619      	mov	r1, r3
 80015f0:	481b      	ldr	r0, [pc, #108]	@ (8001660 <MX_TIM2_Init+0xd8>)
 80015f2:	f004 fdfd 	bl	80061f0 <HAL_TIMEx_MasterConfigSynchronization>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80015fc:	f000 fbc4 	bl	8001d88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001600:	2360      	movs	r3, #96	@ 0x60
 8001602:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001604:	2300      	movs	r3, #0
 8001606:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001608:	2300      	movs	r3, #0
 800160a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001610:	1d3b      	adds	r3, r7, #4
 8001612:	2200      	movs	r2, #0
 8001614:	4619      	mov	r1, r3
 8001616:	4812      	ldr	r0, [pc, #72]	@ (8001660 <MX_TIM2_Init+0xd8>)
 8001618:	f004 f984 	bl	8005924 <HAL_TIM_PWM_ConfigChannel>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001622:	f000 fbb1 	bl	8001d88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001626:	1d3b      	adds	r3, r7, #4
 8001628:	2204      	movs	r2, #4
 800162a:	4619      	mov	r1, r3
 800162c:	480c      	ldr	r0, [pc, #48]	@ (8001660 <MX_TIM2_Init+0xd8>)
 800162e:	f004 f979 	bl	8005924 <HAL_TIM_PWM_ConfigChannel>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d001      	beq.n	800163c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001638:	f000 fba6 	bl	8001d88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800163c:	1d3b      	adds	r3, r7, #4
 800163e:	2208      	movs	r2, #8
 8001640:	4619      	mov	r1, r3
 8001642:	4807      	ldr	r0, [pc, #28]	@ (8001660 <MX_TIM2_Init+0xd8>)
 8001644:	f004 f96e 	bl	8005924 <HAL_TIM_PWM_ConfigChannel>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d001      	beq.n	8001652 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 800164e:	f000 fb9b 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001652:	4803      	ldr	r0, [pc, #12]	@ (8001660 <MX_TIM2_Init+0xd8>)
 8001654:	f000 fcee 	bl	8002034 <HAL_TIM_MspPostInit>

}
 8001658:	bf00      	nop
 800165a:	3728      	adds	r7, #40	@ 0x28
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	200004d8 	.word	0x200004d8

08001664 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b08a      	sub	sp, #40	@ 0x28
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800166a:	f107 0320 	add.w	r3, r7, #32
 800166e:	2200      	movs	r2, #0
 8001670:	601a      	str	r2, [r3, #0]
 8001672:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001674:	1d3b      	adds	r3, r7, #4
 8001676:	2200      	movs	r2, #0
 8001678:	601a      	str	r2, [r3, #0]
 800167a:	605a      	str	r2, [r3, #4]
 800167c:	609a      	str	r2, [r3, #8]
 800167e:	60da      	str	r2, [r3, #12]
 8001680:	611a      	str	r2, [r3, #16]
 8001682:	615a      	str	r2, [r3, #20]
 8001684:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001686:	4b27      	ldr	r3, [pc, #156]	@ (8001724 <MX_TIM3_Init+0xc0>)
 8001688:	4a27      	ldr	r2, [pc, #156]	@ (8001728 <MX_TIM3_Init+0xc4>)
 800168a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 21;
 800168c:	4b25      	ldr	r3, [pc, #148]	@ (8001724 <MX_TIM3_Init+0xc0>)
 800168e:	2215      	movs	r2, #21
 8001690:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001692:	4b24      	ldr	r3, [pc, #144]	@ (8001724 <MX_TIM3_Init+0xc0>)
 8001694:	2200      	movs	r2, #0
 8001696:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001698:	4b22      	ldr	r3, [pc, #136]	@ (8001724 <MX_TIM3_Init+0xc0>)
 800169a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800169e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016a0:	4b20      	ldr	r3, [pc, #128]	@ (8001724 <MX_TIM3_Init+0xc0>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001724 <MX_TIM3_Init+0xc0>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80016ac:	481d      	ldr	r0, [pc, #116]	@ (8001724 <MX_TIM3_Init+0xc0>)
 80016ae:	f003 ff57 	bl	8005560 <HAL_TIM_PWM_Init>
 80016b2:	4603      	mov	r3, r0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d001      	beq.n	80016bc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80016b8:	f000 fb66 	bl	8001d88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016bc:	2300      	movs	r3, #0
 80016be:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c0:	2300      	movs	r3, #0
 80016c2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016c4:	f107 0320 	add.w	r3, r7, #32
 80016c8:	4619      	mov	r1, r3
 80016ca:	4816      	ldr	r0, [pc, #88]	@ (8001724 <MX_TIM3_Init+0xc0>)
 80016cc:	f004 fd90 	bl	80061f0 <HAL_TIMEx_MasterConfigSynchronization>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80016d6:	f000 fb57 	bl	8001d88 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016da:	2360      	movs	r3, #96	@ 0x60
 80016dc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80016de:	2300      	movs	r3, #0
 80016e0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016e2:	2300      	movs	r3, #0
 80016e4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016e6:	2300      	movs	r3, #0
 80016e8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016ea:	1d3b      	adds	r3, r7, #4
 80016ec:	2200      	movs	r2, #0
 80016ee:	4619      	mov	r1, r3
 80016f0:	480c      	ldr	r0, [pc, #48]	@ (8001724 <MX_TIM3_Init+0xc0>)
 80016f2:	f004 f917 	bl	8005924 <HAL_TIM_PWM_ConfigChannel>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80016fc:	f000 fb44 	bl	8001d88 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001700:	1d3b      	adds	r3, r7, #4
 8001702:	2204      	movs	r2, #4
 8001704:	4619      	mov	r1, r3
 8001706:	4807      	ldr	r0, [pc, #28]	@ (8001724 <MX_TIM3_Init+0xc0>)
 8001708:	f004 f90c 	bl	8005924 <HAL_TIM_PWM_ConfigChannel>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d001      	beq.n	8001716 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001712:	f000 fb39 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001716:	4803      	ldr	r0, [pc, #12]	@ (8001724 <MX_TIM3_Init+0xc0>)
 8001718:	f000 fc8c 	bl	8002034 <HAL_TIM_MspPostInit>

}
 800171c:	bf00      	nop
 800171e:	3728      	adds	r7, #40	@ 0x28
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	20000520 	.word	0x20000520
 8001728:	40000400 	.word	0x40000400

0800172c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001730:	4b12      	ldr	r3, [pc, #72]	@ (800177c <MX_USART1_UART_Init+0x50>)
 8001732:	4a13      	ldr	r2, [pc, #76]	@ (8001780 <MX_USART1_UART_Init+0x54>)
 8001734:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001736:	4b11      	ldr	r3, [pc, #68]	@ (800177c <MX_USART1_UART_Init+0x50>)
 8001738:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800173c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_9B;
 800173e:	4b0f      	ldr	r3, [pc, #60]	@ (800177c <MX_USART1_UART_Init+0x50>)
 8001740:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001744:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001746:	4b0d      	ldr	r3, [pc, #52]	@ (800177c <MX_USART1_UART_Init+0x50>)
 8001748:	2200      	movs	r2, #0
 800174a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_ODD;
 800174c:	4b0b      	ldr	r3, [pc, #44]	@ (800177c <MX_USART1_UART_Init+0x50>)
 800174e:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8001752:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001754:	4b09      	ldr	r3, [pc, #36]	@ (800177c <MX_USART1_UART_Init+0x50>)
 8001756:	220c      	movs	r2, #12
 8001758:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800175a:	4b08      	ldr	r3, [pc, #32]	@ (800177c <MX_USART1_UART_Init+0x50>)
 800175c:	2200      	movs	r2, #0
 800175e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001760:	4b06      	ldr	r3, [pc, #24]	@ (800177c <MX_USART1_UART_Init+0x50>)
 8001762:	2200      	movs	r2, #0
 8001764:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001766:	4805      	ldr	r0, [pc, #20]	@ (800177c <MX_USART1_UART_Init+0x50>)
 8001768:	f004 fdb2 	bl	80062d0 <HAL_UART_Init>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <MX_USART1_UART_Init+0x4a>
  {
    Error_Handler();
 8001772:	f000 fb09 	bl	8001d88 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001776:	bf00      	nop
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	20000568 	.word	0x20000568
 8001780:	40013800 	.word	0x40013800

08001784 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800178a:	4b0c      	ldr	r3, [pc, #48]	@ (80017bc <MX_DMA_Init+0x38>)
 800178c:	695b      	ldr	r3, [r3, #20]
 800178e:	4a0b      	ldr	r2, [pc, #44]	@ (80017bc <MX_DMA_Init+0x38>)
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	6153      	str	r3, [r2, #20]
 8001796:	4b09      	ldr	r3, [pc, #36]	@ (80017bc <MX_DMA_Init+0x38>)
 8001798:	695b      	ldr	r3, [r3, #20]
 800179a:	f003 0301 	and.w	r3, r3, #1
 800179e:	607b      	str	r3, [r7, #4]
 80017a0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 80017a2:	2200      	movs	r2, #0
 80017a4:	2105      	movs	r1, #5
 80017a6:	200b      	movs	r0, #11
 80017a8:	f001 fed3 	bl	8003552 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80017ac:	200b      	movs	r0, #11
 80017ae:	f001 feec 	bl	800358a <HAL_NVIC_EnableIRQ>

}
 80017b2:	bf00      	nop
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	40021000 	.word	0x40021000

080017c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b088      	sub	sp, #32
 80017c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c6:	f107 0310 	add.w	r3, r7, #16
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]
 80017d0:	609a      	str	r2, [r3, #8]
 80017d2:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017d4:	4b59      	ldr	r3, [pc, #356]	@ (800193c <MX_GPIO_Init+0x17c>)
 80017d6:	699b      	ldr	r3, [r3, #24]
 80017d8:	4a58      	ldr	r2, [pc, #352]	@ (800193c <MX_GPIO_Init+0x17c>)
 80017da:	f043 0310 	orr.w	r3, r3, #16
 80017de:	6193      	str	r3, [r2, #24]
 80017e0:	4b56      	ldr	r3, [pc, #344]	@ (800193c <MX_GPIO_Init+0x17c>)
 80017e2:	699b      	ldr	r3, [r3, #24]
 80017e4:	f003 0310 	and.w	r3, r3, #16
 80017e8:	60fb      	str	r3, [r7, #12]
 80017ea:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ec:	4b53      	ldr	r3, [pc, #332]	@ (800193c <MX_GPIO_Init+0x17c>)
 80017ee:	699b      	ldr	r3, [r3, #24]
 80017f0:	4a52      	ldr	r2, [pc, #328]	@ (800193c <MX_GPIO_Init+0x17c>)
 80017f2:	f043 0320 	orr.w	r3, r3, #32
 80017f6:	6193      	str	r3, [r2, #24]
 80017f8:	4b50      	ldr	r3, [pc, #320]	@ (800193c <MX_GPIO_Init+0x17c>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	f003 0320 	and.w	r3, r3, #32
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001804:	4b4d      	ldr	r3, [pc, #308]	@ (800193c <MX_GPIO_Init+0x17c>)
 8001806:	699b      	ldr	r3, [r3, #24]
 8001808:	4a4c      	ldr	r2, [pc, #304]	@ (800193c <MX_GPIO_Init+0x17c>)
 800180a:	f043 0304 	orr.w	r3, r3, #4
 800180e:	6193      	str	r3, [r2, #24]
 8001810:	4b4a      	ldr	r3, [pc, #296]	@ (800193c <MX_GPIO_Init+0x17c>)
 8001812:	699b      	ldr	r3, [r3, #24]
 8001814:	f003 0304 	and.w	r3, r3, #4
 8001818:	607b      	str	r3, [r7, #4]
 800181a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800181c:	4b47      	ldr	r3, [pc, #284]	@ (800193c <MX_GPIO_Init+0x17c>)
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	4a46      	ldr	r2, [pc, #280]	@ (800193c <MX_GPIO_Init+0x17c>)
 8001822:	f043 0308 	orr.w	r3, r3, #8
 8001826:	6193      	str	r3, [r2, #24]
 8001828:	4b44      	ldr	r3, [pc, #272]	@ (800193c <MX_GPIO_Init+0x17c>)
 800182a:	699b      	ldr	r3, [r3, #24]
 800182c:	f003 0308 	and.w	r3, r3, #8
 8001830:	603b      	str	r3, [r7, #0]
 8001832:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M2_IN1_Pin|M1_IN1_Pin|M1_IN2_Pin, GPIO_PIN_RESET);
 8001834:	2200      	movs	r2, #0
 8001836:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800183a:	4841      	ldr	r0, [pc, #260]	@ (8001940 <MX_GPIO_Init+0x180>)
 800183c:	f002 fae6 	bl	8003e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, P_CONTROL_Pin|LIGHT1_Pin|NSS_Pin, GPIO_PIN_RESET);
 8001840:	2200      	movs	r2, #0
 8001842:	f248 1120 	movw	r1, #33056	@ 0x8120
 8001846:	483f      	ldr	r0, [pc, #252]	@ (8001944 <MX_GPIO_Init+0x184>)
 8001848:	f002 fae0 	bl	8003e0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M3_IN2_Pin|M3_IN1_Pin|STBY_M3_M4_Pin|BOOZER_Pin
 800184c:	2200      	movs	r2, #0
 800184e:	f24e 7144 	movw	r1, #59204	@ 0xe744
 8001852:	483d      	ldr	r0, [pc, #244]	@ (8001948 <MX_GPIO_Init+0x188>)
 8001854:	f002 fada 	bl	8003e0c <HAL_GPIO_WritePin>
                          |LIGHT2_Pin|Reset_Pin|STBY_M1_M2_Pin|M2_IN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : M2_IN1_Pin M1_IN1_Pin M1_IN2_Pin */
  GPIO_InitStruct.Pin = M2_IN1_Pin|M1_IN1_Pin|M1_IN2_Pin;
 8001858:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800185c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185e:	2301      	movs	r3, #1
 8001860:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001866:	2302      	movs	r3, #2
 8001868:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800186a:	f107 0310 	add.w	r3, r7, #16
 800186e:	4619      	mov	r1, r3
 8001870:	4833      	ldr	r0, [pc, #204]	@ (8001940 <MX_GPIO_Init+0x180>)
 8001872:	f002 f947 	bl	8003b04 <HAL_GPIO_Init>

  /*Configure GPIO pins : P_CONTROL_Pin LIGHT1_Pin */
  GPIO_InitStruct.Pin = P_CONTROL_Pin|LIGHT1_Pin;
 8001876:	f44f 7390 	mov.w	r3, #288	@ 0x120
 800187a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800187c:	2301      	movs	r3, #1
 800187e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001880:	2302      	movs	r3, #2
 8001882:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001884:	2302      	movs	r3, #2
 8001886:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001888:	f107 0310 	add.w	r3, r7, #16
 800188c:	4619      	mov	r1, r3
 800188e:	482d      	ldr	r0, [pc, #180]	@ (8001944 <MX_GPIO_Init+0x184>)
 8001890:	f002 f938 	bl	8003b04 <HAL_GPIO_Init>

  /*Configure GPIO pins : M3_IN2_Pin M3_IN1_Pin STBY_M3_M4_Pin STBY_M1_M2_Pin
                           M2_IN2_Pin */
  GPIO_InitStruct.Pin = M3_IN2_Pin|M3_IN1_Pin|STBY_M3_M4_Pin|STBY_M1_M2_Pin
 8001894:	f242 7304 	movw	r3, #9988	@ 0x2704
 8001898:	613b      	str	r3, [r7, #16]
                          |M2_IN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800189a:	2301      	movs	r3, #1
 800189c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a2:	2302      	movs	r3, #2
 80018a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a6:	f107 0310 	add.w	r3, r7, #16
 80018aa:	4619      	mov	r1, r3
 80018ac:	4826      	ldr	r0, [pc, #152]	@ (8001948 <MX_GPIO_Init+0x188>)
 80018ae:	f002 f929 	bl	8003b04 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOOZER_Pin LIGHT2_Pin */
  GPIO_InitStruct.Pin = BOOZER_Pin|LIGHT2_Pin;
 80018b2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80018b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b8:	2301      	movs	r3, #1
 80018ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018bc:	2302      	movs	r3, #2
 80018be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c0:	2302      	movs	r3, #2
 80018c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c4:	f107 0310 	add.w	r3, r7, #16
 80018c8:	4619      	mov	r1, r3
 80018ca:	481f      	ldr	r0, [pc, #124]	@ (8001948 <MX_GPIO_Init+0x188>)
 80018cc:	f002 f91a 	bl	8003b04 <HAL_GPIO_Init>

  /*Configure GPIO pin : NSS_Pin */
  GPIO_InitStruct.Pin = NSS_Pin;
 80018d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80018d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d6:	2301      	movs	r3, #1
 80018d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018da:	2301      	movs	r3, #1
 80018dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018de:	2302      	movs	r3, #2
 80018e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NSS_GPIO_Port, &GPIO_InitStruct);
 80018e2:	f107 0310 	add.w	r3, r7, #16
 80018e6:	4619      	mov	r1, r3
 80018e8:	4816      	ldr	r0, [pc, #88]	@ (8001944 <MX_GPIO_Init+0x184>)
 80018ea:	f002 f90b 	bl	8003b04 <HAL_GPIO_Init>

  /*Configure GPIO pin : Reset_Pin */
  GPIO_InitStruct.Pin = Reset_Pin;
 80018ee:	2340      	movs	r3, #64	@ 0x40
 80018f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f2:	2301      	movs	r3, #1
 80018f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018f6:	2301      	movs	r3, #1
 80018f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fa:	2302      	movs	r3, #2
 80018fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Reset_GPIO_Port, &GPIO_InitStruct);
 80018fe:	f107 0310 	add.w	r3, r7, #16
 8001902:	4619      	mov	r1, r3
 8001904:	4810      	ldr	r0, [pc, #64]	@ (8001948 <MX_GPIO_Init+0x188>)
 8001906:	f002 f8fd 	bl	8003b04 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIO0_Pin */
  GPIO_InitStruct.Pin = DIO0_Pin;
 800190a:	2380      	movs	r3, #128	@ 0x80
 800190c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800190e:	4b0f      	ldr	r3, [pc, #60]	@ (800194c <MX_GPIO_Init+0x18c>)
 8001910:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001912:	2302      	movs	r3, #2
 8001914:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DIO0_GPIO_Port, &GPIO_InitStruct);
 8001916:	f107 0310 	add.w	r3, r7, #16
 800191a:	4619      	mov	r1, r3
 800191c:	480a      	ldr	r0, [pc, #40]	@ (8001948 <MX_GPIO_Init+0x188>)
 800191e:	f002 f8f1 	bl	8003b04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001922:	2200      	movs	r2, #0
 8001924:	2105      	movs	r1, #5
 8001926:	2017      	movs	r0, #23
 8001928:	f001 fe13 	bl	8003552 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800192c:	2017      	movs	r0, #23
 800192e:	f001 fe2c 	bl	800358a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001932:	bf00      	nop
 8001934:	3720      	adds	r7, #32
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40021000 	.word	0x40021000
 8001940:	40011000 	.word	0x40011000
 8001944:	40010800 	.word	0x40010800
 8001948:	40010c00 	.word	0x40010c00
 800194c:	10110000 	.word	0x10110000

08001950 <StartLoRaRx>:
 * PB3	SPI1_SCK
 * PA15	NSS
  */
/* USER CODE END Header_StartLoRaRx */
void StartLoRaRx(void const * argument)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b084      	sub	sp, #16
 8001954:	af02      	add	r7, sp, #8
 8001956:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	ZeroCommArr();
 8001958:	f000 ff5a 	bl	8002810 <ZeroCommArr>
	xEventGroupSetBits(xControlEventGroup, BIT_ACCEPT_PAC);
 800195c:	4b11      	ldr	r3, [pc, #68]	@ (80019a4 <StartLoRaRx+0x54>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2104      	movs	r1, #4
 8001962:	4618      	mov	r0, r3
 8001964:	f006 fb0b 	bl	8007f7e <xEventGroupSetBits>
	SX1276Init();
 8001968:	f005 ff20 	bl	80077ac <SX1276Init>
	InitRxContLoRa();
 800196c:	f005 fa38 	bl	8006de0 <InitRxContLoRa>
	StartRxContLoRa();
 8001970:	f005 fa6a 	bl	8006e48 <StartRxContLoRa>
  /* Infinite loop */
  for(;;)
  {// Waits for semaphore from IT.
	 xSemaphoreTake(SemDMA_LoRaHandle,portMAX_DELAY);
 8001974:	4b0c      	ldr	r3, [pc, #48]	@ (80019a8 <StartLoRaRx+0x58>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f04f 31ff 	mov.w	r1, #4294967295
 800197c:	4618      	mov	r0, r3
 800197e:	f006 ffd1 	bl	8008924 <xQueueSemaphoreTake>
		// generates an array of commands based on the received data
	 xEventGroupWaitBits(xControlEventGroup, BIT_ACCEPT_PAC, pdFALSE, pdFALSE, portMAX_DELAY);
 8001982:	4b08      	ldr	r3, [pc, #32]	@ (80019a4 <StartLoRaRx+0x54>)
 8001984:	6818      	ldr	r0, [r3, #0]
 8001986:	f04f 33ff 	mov.w	r3, #4294967295
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	2300      	movs	r3, #0
 800198e:	2200      	movs	r2, #0
 8001990:	2104      	movs	r1, #4
 8001992:	f006 f9e9 	bl	8007d68 <xEventGroupWaitBits>
	 StartRxContLoRa();
 8001996:	f005 fa57 	bl	8006e48 <StartRxContLoRa>
	 CalcRxCommands();
 800199a:	f000 fe8d 	bl	80026b8 <CalcRxCommands>
	 xSemaphoreTake(SemDMA_LoRaHandle,portMAX_DELAY);
 800199e:	bf00      	nop
 80019a0:	e7e8      	b.n	8001974 <StartLoRaRx+0x24>
 80019a2:	bf00      	nop
 80019a4:	200005dc 	.word	0x200005dc
 80019a8:	200005d4 	.word	0x200005d4

080019ac <StartMotor1_2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotor1_2 */
void StartMotor1_2(void const * argument)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b090      	sub	sp, #64	@ 0x40
 80019b0:	af02      	add	r7, sp, #8
 80019b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotor1_2 */
	DC_Motor Motor1 = {0};
 80019b4:	f107 0320 	add.w	r3, r7, #32
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]
 80019c2:	611a      	str	r2, [r3, #16]
 80019c4:	615a      	str	r2, [r3, #20]
	Motor1.PinIn1 = M1_IN1_Pin;
 80019c6:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80019ca:	843b      	strh	r3, [r7, #32]
	Motor1.PinIn2 = M1_IN2_Pin;
 80019cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019d0:	847b      	strh	r3, [r7, #34]	@ 0x22
	Motor1.PortIn1 = M1_IN1_GPIO_Port;
 80019d2:	4b28      	ldr	r3, [pc, #160]	@ (8001a74 <StartMotor1_2+0xc8>)
 80019d4:	62bb      	str	r3, [r7, #40]	@ 0x28
	Motor1.PortIn2 = M1_IN2_GPIO_Port;
 80019d6:	4b27      	ldr	r3, [pc, #156]	@ (8001a74 <StartMotor1_2+0xc8>)
 80019d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	Motor1.StbyPin = STBY_M1_M2_Pin;
 80019da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019de:	84bb      	strh	r3, [r7, #36]	@ 0x24
	Motor1.StbyPort = STBY_M1_M2_GPIO_Port;
 80019e0:	4b25      	ldr	r3, [pc, #148]	@ (8001a78 <StartMotor1_2+0xcc>)
 80019e2:	633b      	str	r3, [r7, #48]	@ 0x30
	Motor1.pwm_register_ptr = &(htim2.Instance->CCR1);
 80019e4:	4b25      	ldr	r3, [pc, #148]	@ (8001a7c <StartMotor1_2+0xd0>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	3334      	adds	r3, #52	@ 0x34
 80019ea:	637b      	str	r3, [r7, #52]	@ 0x34
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80019ec:	2100      	movs	r1, #0
 80019ee:	4823      	ldr	r0, [pc, #140]	@ (8001a7c <StartMotor1_2+0xd0>)
 80019f0:	f003 fe06 	bl	8005600 <HAL_TIM_PWM_Start>
//	TestMotor(&Motor1, acceleration);

	DC_Motor Motor2 = {0};
 80019f4:	f107 0308 	add.w	r3, r7, #8
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
 8001a02:	611a      	str	r2, [r3, #16]
 8001a04:	615a      	str	r2, [r3, #20]
	Motor2.PinIn1 = M2_IN1_Pin;
 8001a06:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a0a:	813b      	strh	r3, [r7, #8]
	Motor2.PinIn2 = M2_IN2_Pin;
 8001a0c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a10:	817b      	strh	r3, [r7, #10]
	Motor2.PortIn1 = M2_IN1_GPIO_Port;
 8001a12:	4b18      	ldr	r3, [pc, #96]	@ (8001a74 <StartMotor1_2+0xc8>)
 8001a14:	613b      	str	r3, [r7, #16]
	Motor2.PortIn2 = M2_IN2_GPIO_Port;
 8001a16:	4b18      	ldr	r3, [pc, #96]	@ (8001a78 <StartMotor1_2+0xcc>)
 8001a18:	617b      	str	r3, [r7, #20]
	Motor2.StbyPin = STBY_M1_M2_Pin;
 8001a1a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a1e:	81bb      	strh	r3, [r7, #12]
	Motor2.StbyPort = STBY_M1_M2_GPIO_Port;
 8001a20:	4b15      	ldr	r3, [pc, #84]	@ (8001a78 <StartMotor1_2+0xcc>)
 8001a22:	61bb      	str	r3, [r7, #24]
	Motor2.pwm_register_ptr = &(htim2.Instance->CCR2);
 8001a24:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <StartMotor1_2+0xd0>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	3338      	adds	r3, #56	@ 0x38
 8001a2a:	61fb      	str	r3, [r7, #28]
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001a2c:	2104      	movs	r1, #4
 8001a2e:	4813      	ldr	r0, [pc, #76]	@ (8001a7c <StartMotor1_2+0xd0>)
 8001a30:	f003 fde6 	bl	8005600 <HAL_TIM_PWM_Start>

	xEventGroupSetBits(xControlEventGroup, BIT_ENGIN_START);
 8001a34:	4b12      	ldr	r3, [pc, #72]	@ (8001a80 <StartMotor1_2+0xd4>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	2108      	movs	r1, #8
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f006 fa9f 	bl	8007f7e <xEventGroupSetBits>
  /* Infinite loop */
  for(;;)
  {
	  xEventGroupWaitBits(xControlEventGroup, BIT_ENGIN_START, pdFALSE, pdFALSE, portMAX_DELAY);
 8001a40:	4b0f      	ldr	r3, [pc, #60]	@ (8001a80 <StartMotor1_2+0xd4>)
 8001a42:	6818      	ldr	r0, [r3, #0]
 8001a44:	f04f 33ff 	mov.w	r3, #4294967295
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	2108      	movs	r1, #8
 8001a50:	f006 f98a 	bl	8007d68 <xEventGroupWaitBits>
	  Engine_Control(Acceleration,&Motor1, &Motor2);
 8001a54:	4b0b      	ldr	r3, [pc, #44]	@ (8001a84 <StartMotor1_2+0xd8>)
 8001a56:	f993 3000 	ldrsb.w	r3, [r3]
 8001a5a:	f107 0208 	add.w	r2, r7, #8
 8001a5e:	f107 0120 	add.w	r1, r7, #32
 8001a62:	4618      	mov	r0, r3
 8001a64:	f000 fd7a 	bl	800255c <Engine_Control>
	  osDelay(10);
 8001a68:	200a      	movs	r0, #10
 8001a6a:	f006 f8a6 	bl	8007bba <osDelay>
	  xEventGroupWaitBits(xControlEventGroup, BIT_ENGIN_START, pdFALSE, pdFALSE, portMAX_DELAY);
 8001a6e:	bf00      	nop
 8001a70:	e7e6      	b.n	8001a40 <StartMotor1_2+0x94>
 8001a72:	bf00      	nop
 8001a74:	40011000 	.word	0x40011000
 8001a78:	40010c00 	.word	0x40010c00
 8001a7c:	200004d8 	.word	0x200004d8
 8001a80:	200005dc 	.word	0x200005dc
 8001a84:	20000636 	.word	0x20000636

08001a88 <Servo_Cam_Steer>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Servo_Cam_Steer */
void Servo_Cam_Steer(void const * argument)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Servo_Cam_Steer */

	ServoStartInit(&htim3, TIM_CHANNEL_2);
 8001a90:	2104      	movs	r1, #4
 8001a92:	4810      	ldr	r0, [pc, #64]	@ (8001ad4 <Servo_Cam_Steer+0x4c>)
 8001a94:	f005 ff5e 	bl	8007954 <ServoStartInit>
	ServoStartInit(&htim3, TIM_CHANNEL_1);
 8001a98:	2100      	movs	r1, #0
 8001a9a:	480e      	ldr	r0, [pc, #56]	@ (8001ad4 <Servo_Cam_Steer+0x4c>)
 8001a9c:	f005 ff5a 	bl	8007954 <ServoStartInit>
	HAL_GPIO_WritePin(GPIOA, P_CONTROL_Pin, GPIO_PIN_SET);
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	2120      	movs	r1, #32
 8001aa4:	480c      	ldr	r0, [pc, #48]	@ (8001ad8 <Servo_Cam_Steer+0x50>)
 8001aa6:	f002 f9b1 	bl	8003e0c <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
	  ServRot(&htim3, TIM_CHANNEL_2,  SteerTurn);
 8001aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8001adc <Servo_Cam_Steer+0x54>)
 8001aac:	f993 3000 	ldrsb.w	r3, [r3]
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	2104      	movs	r1, #4
 8001ab4:	4807      	ldr	r0, [pc, #28]	@ (8001ad4 <Servo_Cam_Steer+0x4c>)
 8001ab6:	f005 ff8f 	bl	80079d8 <ServRot>
	  ServRot(&htim3, TIM_CHANNEL_1,  CamVertical);
 8001aba:	4b09      	ldr	r3, [pc, #36]	@ (8001ae0 <Servo_Cam_Steer+0x58>)
 8001abc:	f993 3000 	ldrsb.w	r3, [r3]
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	4803      	ldr	r0, [pc, #12]	@ (8001ad4 <Servo_Cam_Steer+0x4c>)
 8001ac6:	f005 ff87 	bl	80079d8 <ServRot>

    osDelay(20);
 8001aca:	2014      	movs	r0, #20
 8001acc:	f006 f875 	bl	8007bba <osDelay>
	  ServRot(&htim3, TIM_CHANNEL_2,  SteerTurn);
 8001ad0:	bf00      	nop
 8001ad2:	e7ea      	b.n	8001aaa <Servo_Cam_Steer+0x22>
 8001ad4:	20000520 	.word	0x20000520
 8001ad8:	40010800 	.word	0x40010800
 8001adc:	20000637 	.word	0x20000637
 8001ae0:	20000639 	.word	0x20000639

08001ae4 <StartMotor3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotor3 */
void StartMotor3(void const * argument)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b088      	sub	sp, #32
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotor3 */
	DC_Motor Motor3 = {0};
 8001aec:	f107 0308 	add.w	r3, r7, #8
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	611a      	str	r2, [r3, #16]
 8001afc:	615a      	str	r2, [r3, #20]
		Motor3.PinIn1 = M3_IN1_Pin;
 8001afe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b02:	813b      	strh	r3, [r7, #8]
		Motor3.PinIn2 = M3_IN2_Pin;
 8001b04:	2304      	movs	r3, #4
 8001b06:	817b      	strh	r3, [r7, #10]
		Motor3.PortIn1 = M3_IN1_GPIO_Port;
 8001b08:	4b0f      	ldr	r3, [pc, #60]	@ (8001b48 <StartMotor3+0x64>)
 8001b0a:	613b      	str	r3, [r7, #16]
		Motor3.PortIn2 = M3_IN2_GPIO_Port;
 8001b0c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b48 <StartMotor3+0x64>)
 8001b0e:	617b      	str	r3, [r7, #20]
		Motor3.StbyPin = STBY_M3_M4_Pin;
 8001b10:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b14:	81bb      	strh	r3, [r7, #12]
		Motor3.StbyPort = STBY_M3_M4_GPIO_Port;
 8001b16:	4b0c      	ldr	r3, [pc, #48]	@ (8001b48 <StartMotor3+0x64>)
 8001b18:	61bb      	str	r3, [r7, #24]
		Motor3.pwm_register_ptr = &(htim2.Instance->CCR3);
 8001b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b4c <StartMotor3+0x68>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	333c      	adds	r3, #60	@ 0x3c
 8001b20:	61fb      	str	r3, [r7, #28]
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001b22:	2108      	movs	r1, #8
 8001b24:	4809      	ldr	r0, [pc, #36]	@ (8001b4c <StartMotor3+0x68>)
 8001b26:	f003 fd6b 	bl	8005600 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  for(;;)
  {
	Engine1_Control(CamHorizont, &Motor3);
 8001b2a:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <StartMotor3+0x6c>)
 8001b2c:	f993 3000 	ldrsb.w	r3, [r3]
 8001b30:	f107 0208 	add.w	r2, r7, #8
 8001b34:	4611      	mov	r1, r2
 8001b36:	4618      	mov	r0, r3
 8001b38:	f000 fd46 	bl	80025c8 <Engine1_Control>
    osDelay(20);
 8001b3c:	2014      	movs	r0, #20
 8001b3e:	f006 f83c 	bl	8007bba <osDelay>
	Engine1_Control(CamHorizont, &Motor3);
 8001b42:	bf00      	nop
 8001b44:	e7f1      	b.n	8001b2a <StartMotor3+0x46>
 8001b46:	bf00      	nop
 8001b48:	40010c00 	.word	0x40010c00
 8001b4c:	200004d8 	.word	0x200004d8
 8001b50:	20000638 	.word	0x20000638

08001b54 <StartVoltProtect>:
* @retval None
*
*/
/* USER CODE END Header_StartVoltProtect */
void StartVoltProtect(void const * argument)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartVoltProtect */
	uint8_t BatteryStatus = 0;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	73bb      	strb	r3, [r7, #14]
	uint8_t NumberDrawd	  = 0;
 8001b60:	2300      	movs	r3, #0
 8001b62:	73fb      	strb	r3, [r7, #15]

	float U = 0;
 8001b64:	f04f 0300 	mov.w	r3, #0
 8001b68:	60bb      	str	r3, [r7, #8]

	// calibration to improve accuracy
	HAL_ADCEx_Calibration_Start(&hadc1);
 8001b6a:	481f      	ldr	r0, [pc, #124]	@ (8001be8 <StartVoltProtect+0x94>)
 8001b6c:	f001 fb6c 	bl	8003248 <HAL_ADCEx_Calibration_Start>
  /* Infinite loop */
  for(;;)
  {
	StartMeasure(&hadc1);
 8001b70:	481d      	ldr	r0, [pc, #116]	@ (8001be8 <StartVoltProtect+0x94>)
 8001b72:	f000 fc3f 	bl	80023f4 <StartMeasure>
	//Waiting for a semophore indicating that the transformation is complete.
	xSemaphoreTake(SemDMA_VoltMeasHandle,portMAX_DELAY);
 8001b76:	4b1d      	ldr	r3, [pc, #116]	@ (8001bec <StartVoltProtect+0x98>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f04f 31ff 	mov.w	r1, #4294967295
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f006 fed0 	bl	8008924 <xQueueSemaphoreTake>

	//calculation of the obtained values
	U = VoltageCalc();
 8001b84:	f000 fc46 	bl	8002414 <VoltageCalc>
 8001b88:	60b8      	str	r0, [r7, #8]

	#ifdef TestExecutor
	Volt = U;
 8001b8a:	4a19      	ldr	r2, [pc, #100]	@ (8001bf0 <StartVoltProtect+0x9c>)
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	6013      	str	r3, [r2, #0]
	#endif

	BatteryStatus = CheckBatVolt(U);
 8001b90:	68b8      	ldr	r0, [r7, #8]
 8001b92:	f000 fe6f 	bl	8002874 <CheckBatVolt>
 8001b96:	4603      	mov	r3, r0
 8001b98:	73bb      	strb	r3, [r7, #14]

	switch (BatteryStatus) {
 8001b9a:	7bbb      	ldrb	r3, [r7, #14]
 8001b9c:	2b01      	cmp	r3, #1
 8001b9e:	d002      	beq.n	8001ba6 <StartVoltProtect+0x52>
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d003      	beq.n	8001bac <StartVoltProtect+0x58>
 8001ba4:	e00d      	b.n	8001bc2 <StartVoltProtect+0x6e>
	case VOLT_CAUTION :{
//	  		  vTaskResume(LightSignalHandle);
		Caution();
 8001ba6:	f000 fe85 	bl	80028b4 <Caution>
	  	break;
 8001baa:	e018      	b.n	8001bde <StartVoltProtect+0x8a>
	}
	case VOLT_SHUTDOWN :{ // unlock alarm and block all tasks
		NumberDrawd++;
 8001bac:	7bfb      	ldrb	r3, [r7, #15]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	73fb      	strb	r3, [r7, #15]
		if(NumberDrawd > 2){
 8001bb2:	7bfb      	ldrb	r3, [r7, #15]
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d911      	bls.n	8001bdc <StartVoltProtect+0x88>
			NumberDrawd = 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	73fb      	strb	r3, [r7, #15]
			EmergMode();
 8001bbc:	f000 fe86 	bl	80028cc <EmergMode>
		}
		break;
 8001bc0:	e00c      	b.n	8001bdc <StartVoltProtect+0x88>
	}
	default :{
		xEventGroupClearBits(xControlEventGroup, BIT_LIGHT_SIGNAL);
 8001bc2:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf4 <StartVoltProtect+0xa0>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f006 f99f 	bl	8007f0c <xEventGroupClearBits>
		HAL_GPIO_WritePin(LIGHT2_GPIO_Port, LIGHT2_Pin, GPIO_PIN_RESET);
 8001bce:	2200      	movs	r2, #0
 8001bd0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bd4:	4808      	ldr	r0, [pc, #32]	@ (8001bf8 <StartVoltProtect+0xa4>)
 8001bd6:	f002 f919 	bl	8003e0c <HAL_GPIO_WritePin>
 8001bda:	e000      	b.n	8001bde <StartVoltProtect+0x8a>
		break;
 8001bdc:	bf00      	nop
	}

	}
	osDelay(5000);
 8001bde:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001be2:	f005 ffea 	bl	8007bba <osDelay>
	StartMeasure(&hadc1);
 8001be6:	e7c3      	b.n	8001b70 <StartVoltProtect+0x1c>
 8001be8:	200003c4 	.word	0x200003c4
 8001bec:	200005d8 	.word	0x200005d8
 8001bf0:	200003c0 	.word	0x200003c0
 8001bf4:	200005dc 	.word	0x200005dc
 8001bf8:	40010c00 	.word	0x40010c00

08001bfc <StartLightSignal>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLightSignal */
void StartLightSignal(void const * argument)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af02      	add	r7, sp, #8
 8001c02:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {
	  // The task will be blocked until BIT_LIGHT_SIGNAL is set
	  // will work until reset
	xEventGroupWaitBits(xControlEventGroup, BIT_LIGHT_SIGNAL, pdFALSE, pdFALSE, portMAX_DELAY);
 8001c04:	4b0a      	ldr	r3, [pc, #40]	@ (8001c30 <StartLightSignal+0x34>)
 8001c06:	6818      	ldr	r0, [r3, #0]
 8001c08:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0c:	9300      	str	r3, [sp, #0]
 8001c0e:	2300      	movs	r3, #0
 8001c10:	2200      	movs	r2, #0
 8001c12:	2101      	movs	r1, #1
 8001c14:	f006 f8a8 	bl	8007d68 <xEventGroupWaitBits>
	HAL_GPIO_TogglePin(LIGHT2_GPIO_Port, LIGHT2_Pin);
 8001c18:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c1c:	4805      	ldr	r0, [pc, #20]	@ (8001c34 <StartLightSignal+0x38>)
 8001c1e:	f002 f90d 	bl	8003e3c <HAL_GPIO_TogglePin>
	osDelay(500);
 8001c22:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c26:	f005 ffc8 	bl	8007bba <osDelay>
	xEventGroupWaitBits(xControlEventGroup, BIT_LIGHT_SIGNAL, pdFALSE, pdFALSE, portMAX_DELAY);
 8001c2a:	bf00      	nop
 8001c2c:	e7ea      	b.n	8001c04 <StartLightSignal+0x8>
 8001c2e:	bf00      	nop
 8001c30:	200005dc 	.word	0x200005dc
 8001c34:	40010c00 	.word	0x40010c00

08001c38 <StartSoundAlarm>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSoundAlarm */
void StartSoundAlarm(void const * argument)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af02      	add	r7, sp, #8
 8001c3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSoundAlarm */
  /* Infinite loop */
  for(;;)
  {
	  xEventGroupWaitBits(xControlEventGroup, BIT_SOUND_ALARM, pdFALSE, pdFALSE, portMAX_DELAY);
 8001c40:	4b0e      	ldr	r3, [pc, #56]	@ (8001c7c <StartSoundAlarm+0x44>)
 8001c42:	6818      	ldr	r0, [r3, #0]
 8001c44:	f04f 33ff 	mov.w	r3, #4294967295
 8001c48:	9300      	str	r3, [sp, #0]
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	2102      	movs	r1, #2
 8001c50:	f006 f88a 	bl	8007d68 <xEventGroupWaitBits>
	  HAL_GPIO_TogglePin(BOOZER_GPIO_Port, BOOZER_Pin);
 8001c54:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c58:	4809      	ldr	r0, [pc, #36]	@ (8001c80 <StartSoundAlarm+0x48>)
 8001c5a:	f002 f8ef 	bl	8003e3c <HAL_GPIO_TogglePin>
	  osDelay(150);
 8001c5e:	2096      	movs	r0, #150	@ 0x96
 8001c60:	f005 ffab 	bl	8007bba <osDelay>
	  HAL_GPIO_TogglePin(BOOZER_GPIO_Port, BOOZER_Pin);
 8001c64:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001c68:	4805      	ldr	r0, [pc, #20]	@ (8001c80 <StartSoundAlarm+0x48>)
 8001c6a:	f002 f8e7 	bl	8003e3c <HAL_GPIO_TogglePin>
	  osDelay(1000);
 8001c6e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001c72:	f005 ffa2 	bl	8007bba <osDelay>
	  xEventGroupWaitBits(xControlEventGroup, BIT_SOUND_ALARM, pdFALSE, pdFALSE, portMAX_DELAY);
 8001c76:	bf00      	nop
 8001c78:	e7e2      	b.n	8001c40 <StartSoundAlarm+0x8>
 8001c7a:	bf00      	nop
 8001c7c:	200005dc 	.word	0x200005dc
 8001c80:	40010c00 	.word	0x40010c00

08001c84 <StartDataProtect>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDataProtect */
void StartDataProtect(void const * argument)
{
 8001c84:	b590      	push	{r4, r7, lr}
 8001c86:	b085      	sub	sp, #20
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDataProtect */
	uint32_t SecRecDemage = 0;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60fb      	str	r3, [r7, #12]
	float PercDem = 0;
 8001c90:	f04f 0300 	mov.w	r3, #0
 8001c94:	60bb      	str	r3, [r7, #8]
  /* Infinite loop */
  for(;;)
  {
	  if(NumSuccessPack>0){
 8001c96:	4b38      	ldr	r3, [pc, #224]	@ (8001d78 <StartDataProtect+0xf4>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d01a      	beq.n	8001cd4 <StartDataProtect+0x50>
		  PercDem = ((float)PayLoadCRCError/NumSuccessPack);
 8001c9e:	4b37      	ldr	r3, [pc, #220]	@ (8001d7c <StartDataProtect+0xf8>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7fe ffc6 	bl	8000c34 <__aeabi_ui2f>
 8001ca8:	4604      	mov	r4, r0
 8001caa:	4b33      	ldr	r3, [pc, #204]	@ (8001d78 <StartDataProtect+0xf4>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7fe ffc0 	bl	8000c34 <__aeabi_ui2f>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4620      	mov	r0, r4
 8001cba:	f7ff f8c7 	bl	8000e4c <__aeabi_fdiv>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	60bb      	str	r3, [r7, #8]
		  if(PercDem > 0.75){
 8001cc2:	f04f 517d 	mov.w	r1, #1061158912	@ 0x3f400000
 8001cc6:	68b8      	ldr	r0, [r7, #8]
 8001cc8:	f7ff f9c8 	bl	800105c <__aeabi_fcmpgt>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d02c      	beq.n	8001d2c <StartDataProtect+0xa8>
			  Label:
 8001cd2:	e000      	b.n	8001cd6 <StartDataProtect+0x52>
			  }
		  }
	  }
	  else {

		  goto Label;
 8001cd4:	bf00      	nop
			  SecRecDemage++;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	60fb      	str	r3, [r7, #12]
			  if(SecRecDemage > 0){
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d03f      	beq.n	8001d62 <StartDataProtect+0xde>
				  xEventGroupSetBits(xControlEventGroup, BIT_LIGHT_SIGNAL);
 8001ce2:	4b27      	ldr	r3, [pc, #156]	@ (8001d80 <StartDataProtect+0xfc>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2101      	movs	r1, #1
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f006 f948 	bl	8007f7e <xEventGroupSetBits>
				  xEventGroupSetBits(xControlEventGroup, BIT_SOUND_ALARM);
 8001cee:	4b24      	ldr	r3, [pc, #144]	@ (8001d80 <StartDataProtect+0xfc>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	2102      	movs	r1, #2
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f006 f942 	bl	8007f7e <xEventGroupSetBits>
				  xEventGroupClearBits(xControlEventGroup, BIT_ACCEPT_PAC);
 8001cfa:	4b21      	ldr	r3, [pc, #132]	@ (8001d80 <StartDataProtect+0xfc>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2104      	movs	r1, #4
 8001d00:	4618      	mov	r0, r3
 8001d02:	f006 f903 	bl	8007f0c <xEventGroupClearBits>
				  ZeroCommArr();
 8001d06:	f000 fd83 	bl	8002810 <ZeroCommArr>
				  osDelay(1000);
 8001d0a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d0e:	f005 ff54 	bl	8007bba <osDelay>
				  xEventGroupClearBits(xControlEventGroup, BIT_ENGIN_START);
 8001d12:	4b1b      	ldr	r3, [pc, #108]	@ (8001d80 <StartDataProtect+0xfc>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2108      	movs	r1, #8
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f006 f8f7 	bl	8007f0c <xEventGroupClearBits>
				  xEventGroupSetBits(xControlEventGroup, BIT_ACCEPT_PAC);
 8001d1e:	4b18      	ldr	r3, [pc, #96]	@ (8001d80 <StartDataProtect+0xfc>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	2104      	movs	r1, #4
 8001d24:	4618      	mov	r0, r3
 8001d26:	f006 f92a 	bl	8007f7e <xEventGroupSetBits>
 8001d2a:	e01a      	b.n	8001d62 <StartDataProtect+0xde>
			  if(SecRecDemage > 0){
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d017      	beq.n	8001d62 <StartDataProtect+0xde>
				  if(BatteryStatus == BATTERY_OK){
 8001d32:	4b14      	ldr	r3, [pc, #80]	@ (8001d84 <StartDataProtect+0x100>)
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d113      	bne.n	8001d62 <StartDataProtect+0xde>
					  xEventGroupClearBits(xControlEventGroup, BIT_LIGHT_SIGNAL);
 8001d3a:	4b11      	ldr	r3, [pc, #68]	@ (8001d80 <StartDataProtect+0xfc>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2101      	movs	r1, #1
 8001d40:	4618      	mov	r0, r3
 8001d42:	f006 f8e3 	bl	8007f0c <xEventGroupClearBits>
					  xEventGroupClearBits(xControlEventGroup, BIT_SOUND_ALARM);
 8001d46:	4b0e      	ldr	r3, [pc, #56]	@ (8001d80 <StartDataProtect+0xfc>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2102      	movs	r1, #2
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f006 f8dd 	bl	8007f0c <xEventGroupClearBits>
					  xEventGroupSetBits(xControlEventGroup, BIT_ENGIN_START);
 8001d52:	4b0b      	ldr	r3, [pc, #44]	@ (8001d80 <StartDataProtect+0xfc>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2108      	movs	r1, #8
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f006 f910 	bl	8007f7e <xEventGroupSetBits>
					  SecRecDemage = 0;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	60fb      	str	r3, [r7, #12]
	  }
	  PayLoadCRCError = 0;
 8001d62:	4b06      	ldr	r3, [pc, #24]	@ (8001d7c <StartDataProtect+0xf8>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	601a      	str	r2, [r3, #0]
	  NumSuccessPack = 0;
 8001d68:	4b03      	ldr	r3, [pc, #12]	@ (8001d78 <StartDataProtect+0xf4>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	601a      	str	r2, [r3, #0]

	  osDelay(1000);
 8001d6e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d72:	f005 ff22 	bl	8007bba <osDelay>
	  if(NumSuccessPack>0){
 8001d76:	e78e      	b.n	8001c96 <StartDataProtect+0x12>
 8001d78:	20000644 	.word	0x20000644
 8001d7c:	20000640 	.word	0x20000640
 8001d80:	200005dc 	.word	0x200005dc
 8001d84:	20000648 	.word	0x20000648

08001d88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d8c:	b672      	cpsid	i
}
 8001d8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <Error_Handler+0x8>

08001d94 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d9a:	4b18      	ldr	r3, [pc, #96]	@ (8001dfc <HAL_MspInit+0x68>)
 8001d9c:	699b      	ldr	r3, [r3, #24]
 8001d9e:	4a17      	ldr	r2, [pc, #92]	@ (8001dfc <HAL_MspInit+0x68>)
 8001da0:	f043 0301 	orr.w	r3, r3, #1
 8001da4:	6193      	str	r3, [r2, #24]
 8001da6:	4b15      	ldr	r3, [pc, #84]	@ (8001dfc <HAL_MspInit+0x68>)
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	60bb      	str	r3, [r7, #8]
 8001db0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db2:	4b12      	ldr	r3, [pc, #72]	@ (8001dfc <HAL_MspInit+0x68>)
 8001db4:	69db      	ldr	r3, [r3, #28]
 8001db6:	4a11      	ldr	r2, [pc, #68]	@ (8001dfc <HAL_MspInit+0x68>)
 8001db8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dbc:	61d3      	str	r3, [r2, #28]
 8001dbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001dfc <HAL_MspInit+0x68>)
 8001dc0:	69db      	ldr	r3, [r3, #28]
 8001dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001dc6:	607b      	str	r3, [r7, #4]
 8001dc8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001dca:	2200      	movs	r2, #0
 8001dcc:	210f      	movs	r1, #15
 8001dce:	f06f 0001 	mvn.w	r0, #1
 8001dd2:	f001 fbbe 	bl	8003552 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001dd6:	4b0a      	ldr	r3, [pc, #40]	@ (8001e00 <HAL_MspInit+0x6c>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001de2:	60fb      	str	r3, [r7, #12]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	4a04      	ldr	r2, [pc, #16]	@ (8001e00 <HAL_MspInit+0x6c>)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001df2:	bf00      	nop
 8001df4:	3710      	adds	r7, #16
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	40021000 	.word	0x40021000
 8001e00:	40010000 	.word	0x40010000

08001e04 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b088      	sub	sp, #32
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e0c:	f107 0310 	add.w	r3, r7, #16
 8001e10:	2200      	movs	r2, #0
 8001e12:	601a      	str	r2, [r3, #0]
 8001e14:	605a      	str	r2, [r3, #4]
 8001e16:	609a      	str	r2, [r3, #8]
 8001e18:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a28      	ldr	r2, [pc, #160]	@ (8001ec0 <HAL_ADC_MspInit+0xbc>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d149      	bne.n	8001eb8 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001e24:	4b27      	ldr	r3, [pc, #156]	@ (8001ec4 <HAL_ADC_MspInit+0xc0>)
 8001e26:	699b      	ldr	r3, [r3, #24]
 8001e28:	4a26      	ldr	r2, [pc, #152]	@ (8001ec4 <HAL_ADC_MspInit+0xc0>)
 8001e2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e2e:	6193      	str	r3, [r2, #24]
 8001e30:	4b24      	ldr	r3, [pc, #144]	@ (8001ec4 <HAL_ADC_MspInit+0xc0>)
 8001e32:	699b      	ldr	r3, [r3, #24]
 8001e34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3c:	4b21      	ldr	r3, [pc, #132]	@ (8001ec4 <HAL_ADC_MspInit+0xc0>)
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	4a20      	ldr	r2, [pc, #128]	@ (8001ec4 <HAL_ADC_MspInit+0xc0>)
 8001e42:	f043 0304 	orr.w	r3, r3, #4
 8001e46:	6193      	str	r3, [r2, #24]
 8001e48:	4b1e      	ldr	r3, [pc, #120]	@ (8001ec4 <HAL_ADC_MspInit+0xc0>)
 8001e4a:	699b      	ldr	r3, [r3, #24]
 8001e4c:	f003 0304 	and.w	r3, r3, #4
 8001e50:	60bb      	str	r3, [r7, #8]
 8001e52:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e54:	2310      	movs	r3, #16
 8001e56:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5c:	f107 0310 	add.w	r3, r7, #16
 8001e60:	4619      	mov	r1, r3
 8001e62:	4819      	ldr	r0, [pc, #100]	@ (8001ec8 <HAL_ADC_MspInit+0xc4>)
 8001e64:	f001 fe4e 	bl	8003b04 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001e68:	4b18      	ldr	r3, [pc, #96]	@ (8001ecc <HAL_ADC_MspInit+0xc8>)
 8001e6a:	4a19      	ldr	r2, [pc, #100]	@ (8001ed0 <HAL_ADC_MspInit+0xcc>)
 8001e6c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e6e:	4b17      	ldr	r3, [pc, #92]	@ (8001ecc <HAL_ADC_MspInit+0xc8>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e74:	4b15      	ldr	r3, [pc, #84]	@ (8001ecc <HAL_ADC_MspInit+0xc8>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e7a:	4b14      	ldr	r3, [pc, #80]	@ (8001ecc <HAL_ADC_MspInit+0xc8>)
 8001e7c:	2280      	movs	r2, #128	@ 0x80
 8001e7e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001e80:	4b12      	ldr	r3, [pc, #72]	@ (8001ecc <HAL_ADC_MspInit+0xc8>)
 8001e82:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e86:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001e88:	4b10      	ldr	r3, [pc, #64]	@ (8001ecc <HAL_ADC_MspInit+0xc8>)
 8001e8a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001e8e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e90:	4b0e      	ldr	r3, [pc, #56]	@ (8001ecc <HAL_ADC_MspInit+0xc8>)
 8001e92:	2220      	movs	r2, #32
 8001e94:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001e96:	4b0d      	ldr	r3, [pc, #52]	@ (8001ecc <HAL_ADC_MspInit+0xc8>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e9c:	480b      	ldr	r0, [pc, #44]	@ (8001ecc <HAL_ADC_MspInit+0xc8>)
 8001e9e:	f001 fb8f 	bl	80035c0 <HAL_DMA_Init>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001ea8:	f7ff ff6e 	bl	8001d88 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a07      	ldr	r2, [pc, #28]	@ (8001ecc <HAL_ADC_MspInit+0xc8>)
 8001eb0:	621a      	str	r2, [r3, #32]
 8001eb2:	4a06      	ldr	r2, [pc, #24]	@ (8001ecc <HAL_ADC_MspInit+0xc8>)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001eb8:	bf00      	nop
 8001eba:	3720      	adds	r7, #32
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	40012400 	.word	0x40012400
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	40010800 	.word	0x40010800
 8001ecc:	200003f4 	.word	0x200003f4
 8001ed0:	40020008 	.word	0x40020008

08001ed4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b08a      	sub	sp, #40	@ 0x28
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001edc:	f107 0314 	add.w	r3, r7, #20
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	605a      	str	r2, [r3, #4]
 8001ee6:	609a      	str	r2, [r3, #8]
 8001ee8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a22      	ldr	r2, [pc, #136]	@ (8001f78 <HAL_SPI_MspInit+0xa4>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d13d      	bne.n	8001f70 <HAL_SPI_MspInit+0x9c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ef4:	4b21      	ldr	r3, [pc, #132]	@ (8001f7c <HAL_SPI_MspInit+0xa8>)
 8001ef6:	699b      	ldr	r3, [r3, #24]
 8001ef8:	4a20      	ldr	r2, [pc, #128]	@ (8001f7c <HAL_SPI_MspInit+0xa8>)
 8001efa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001efe:	6193      	str	r3, [r2, #24]
 8001f00:	4b1e      	ldr	r3, [pc, #120]	@ (8001f7c <HAL_SPI_MspInit+0xa8>)
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f08:	613b      	str	r3, [r7, #16]
 8001f0a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f0c:	4b1b      	ldr	r3, [pc, #108]	@ (8001f7c <HAL_SPI_MspInit+0xa8>)
 8001f0e:	699b      	ldr	r3, [r3, #24]
 8001f10:	4a1a      	ldr	r2, [pc, #104]	@ (8001f7c <HAL_SPI_MspInit+0xa8>)
 8001f12:	f043 0308 	orr.w	r3, r3, #8
 8001f16:	6193      	str	r3, [r2, #24]
 8001f18:	4b18      	ldr	r3, [pc, #96]	@ (8001f7c <HAL_SPI_MspInit+0xa8>)
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	f003 0308 	and.w	r3, r3, #8
 8001f20:	60fb      	str	r3, [r7, #12]
 8001f22:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8001f24:	2328      	movs	r3, #40	@ 0x28
 8001f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f2c:	2303      	movs	r3, #3
 8001f2e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f30:	f107 0314 	add.w	r3, r7, #20
 8001f34:	4619      	mov	r1, r3
 8001f36:	4812      	ldr	r0, [pc, #72]	@ (8001f80 <HAL_SPI_MspInit+0xac>)
 8001f38:	f001 fde4 	bl	8003b04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001f3c:	2310      	movs	r3, #16
 8001f3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f40:	2300      	movs	r3, #0
 8001f42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f48:	f107 0314 	add.w	r3, r7, #20
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	480c      	ldr	r0, [pc, #48]	@ (8001f80 <HAL_SPI_MspInit+0xac>)
 8001f50:	f001 fdd8 	bl	8003b04 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8001f54:	4b0b      	ldr	r3, [pc, #44]	@ (8001f84 <HAL_SPI_MspInit+0xb0>)
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5c:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f6a:	4a06      	ldr	r2, [pc, #24]	@ (8001f84 <HAL_SPI_MspInit+0xb0>)
 8001f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f6e:	6053      	str	r3, [r2, #4]

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001f70:	bf00      	nop
 8001f72:	3728      	adds	r7, #40	@ 0x28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	40013000 	.word	0x40013000
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	40010c00 	.word	0x40010c00
 8001f84:	40010000 	.word	0x40010000

08001f88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a0d      	ldr	r2, [pc, #52]	@ (8001fcc <HAL_TIM_Base_MspInit+0x44>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d113      	bne.n	8001fc2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001fd0 <HAL_TIM_Base_MspInit+0x48>)
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	4a0c      	ldr	r2, [pc, #48]	@ (8001fd0 <HAL_TIM_Base_MspInit+0x48>)
 8001fa0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001fa4:	6193      	str	r3, [r2, #24]
 8001fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8001fd0 <HAL_TIM_Base_MspInit+0x48>)
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	2105      	movs	r1, #5
 8001fb6:	2019      	movs	r0, #25
 8001fb8:	f001 facb 	bl	8003552 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001fbc:	2019      	movs	r0, #25
 8001fbe:	f001 fae4 	bl	800358a <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001fc2:	bf00      	nop
 8001fc4:	3710      	adds	r7, #16
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	40012c00 	.word	0x40012c00
 8001fd0:	40021000 	.word	0x40021000

08001fd4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fe4:	d10c      	bne.n	8002000 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fe6:	4b11      	ldr	r3, [pc, #68]	@ (800202c <HAL_TIM_PWM_MspInit+0x58>)
 8001fe8:	69db      	ldr	r3, [r3, #28]
 8001fea:	4a10      	ldr	r2, [pc, #64]	@ (800202c <HAL_TIM_PWM_MspInit+0x58>)
 8001fec:	f043 0301 	orr.w	r3, r3, #1
 8001ff0:	61d3      	str	r3, [r2, #28]
 8001ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800202c <HAL_TIM_PWM_MspInit+0x58>)
 8001ff4:	69db      	ldr	r3, [r3, #28]
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001ffe:	e010      	b.n	8002022 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM3)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	4a0a      	ldr	r2, [pc, #40]	@ (8002030 <HAL_TIM_PWM_MspInit+0x5c>)
 8002006:	4293      	cmp	r3, r2
 8002008:	d10b      	bne.n	8002022 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800200a:	4b08      	ldr	r3, [pc, #32]	@ (800202c <HAL_TIM_PWM_MspInit+0x58>)
 800200c:	69db      	ldr	r3, [r3, #28]
 800200e:	4a07      	ldr	r2, [pc, #28]	@ (800202c <HAL_TIM_PWM_MspInit+0x58>)
 8002010:	f043 0302 	orr.w	r3, r3, #2
 8002014:	61d3      	str	r3, [r2, #28]
 8002016:	4b05      	ldr	r3, [pc, #20]	@ (800202c <HAL_TIM_PWM_MspInit+0x58>)
 8002018:	69db      	ldr	r3, [r3, #28]
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	60bb      	str	r3, [r7, #8]
 8002020:	68bb      	ldr	r3, [r7, #8]
}
 8002022:	bf00      	nop
 8002024:	3714      	adds	r7, #20
 8002026:	46bd      	mov	sp, r7
 8002028:	bc80      	pop	{r7}
 800202a:	4770      	bx	lr
 800202c:	40021000 	.word	0x40021000
 8002030:	40000400 	.word	0x40000400

08002034 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b088      	sub	sp, #32
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800203c:	f107 0310 	add.w	r3, r7, #16
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]
 8002044:	605a      	str	r2, [r3, #4]
 8002046:	609a      	str	r2, [r3, #8]
 8002048:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002052:	d118      	bne.n	8002086 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002054:	4b1c      	ldr	r3, [pc, #112]	@ (80020c8 <HAL_TIM_MspPostInit+0x94>)
 8002056:	699b      	ldr	r3, [r3, #24]
 8002058:	4a1b      	ldr	r2, [pc, #108]	@ (80020c8 <HAL_TIM_MspPostInit+0x94>)
 800205a:	f043 0304 	orr.w	r3, r3, #4
 800205e:	6193      	str	r3, [r2, #24]
 8002060:	4b19      	ldr	r3, [pc, #100]	@ (80020c8 <HAL_TIM_MspPostInit+0x94>)
 8002062:	699b      	ldr	r3, [r3, #24]
 8002064:	f003 0304 	and.w	r3, r3, #4
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = M1_PWM_Pin|M2_PWM_Pin|M3_PWM_Pin;
 800206c:	2307      	movs	r3, #7
 800206e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002070:	2302      	movs	r3, #2
 8002072:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002074:	2302      	movs	r3, #2
 8002076:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002078:	f107 0310 	add.w	r3, r7, #16
 800207c:	4619      	mov	r1, r3
 800207e:	4813      	ldr	r0, [pc, #76]	@ (80020cc <HAL_TIM_MspPostInit+0x98>)
 8002080:	f001 fd40 	bl	8003b04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002084:	e01c      	b.n	80020c0 <HAL_TIM_MspPostInit+0x8c>
  else if(htim->Instance==TIM3)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a11      	ldr	r2, [pc, #68]	@ (80020d0 <HAL_TIM_MspPostInit+0x9c>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d117      	bne.n	80020c0 <HAL_TIM_MspPostInit+0x8c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002090:	4b0d      	ldr	r3, [pc, #52]	@ (80020c8 <HAL_TIM_MspPostInit+0x94>)
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	4a0c      	ldr	r2, [pc, #48]	@ (80020c8 <HAL_TIM_MspPostInit+0x94>)
 8002096:	f043 0304 	orr.w	r3, r3, #4
 800209a:	6193      	str	r3, [r2, #24]
 800209c:	4b0a      	ldr	r3, [pc, #40]	@ (80020c8 <HAL_TIM_MspPostInit+0x94>)
 800209e:	699b      	ldr	r3, [r3, #24]
 80020a0:	f003 0304 	and.w	r3, r3, #4
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Servo1_Pin|Servo2_Pin;
 80020a8:	23c0      	movs	r3, #192	@ 0xc0
 80020aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ac:	2302      	movs	r3, #2
 80020ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b0:	2302      	movs	r3, #2
 80020b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b4:	f107 0310 	add.w	r3, r7, #16
 80020b8:	4619      	mov	r1, r3
 80020ba:	4804      	ldr	r0, [pc, #16]	@ (80020cc <HAL_TIM_MspPostInit+0x98>)
 80020bc:	f001 fd22 	bl	8003b04 <HAL_GPIO_Init>
}
 80020c0:	bf00      	nop
 80020c2:	3720      	adds	r7, #32
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40021000 	.word	0x40021000
 80020cc:	40010800 	.word	0x40010800
 80020d0:	40000400 	.word	0x40000400

080020d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b088      	sub	sp, #32
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020dc:	f107 0310 	add.w	r3, r7, #16
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	609a      	str	r2, [r3, #8]
 80020e8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a20      	ldr	r2, [pc, #128]	@ (8002170 <HAL_UART_MspInit+0x9c>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d139      	bne.n	8002168 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80020f4:	4b1f      	ldr	r3, [pc, #124]	@ (8002174 <HAL_UART_MspInit+0xa0>)
 80020f6:	699b      	ldr	r3, [r3, #24]
 80020f8:	4a1e      	ldr	r2, [pc, #120]	@ (8002174 <HAL_UART_MspInit+0xa0>)
 80020fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020fe:	6193      	str	r3, [r2, #24]
 8002100:	4b1c      	ldr	r3, [pc, #112]	@ (8002174 <HAL_UART_MspInit+0xa0>)
 8002102:	699b      	ldr	r3, [r3, #24]
 8002104:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002108:	60fb      	str	r3, [r7, #12]
 800210a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800210c:	4b19      	ldr	r3, [pc, #100]	@ (8002174 <HAL_UART_MspInit+0xa0>)
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	4a18      	ldr	r2, [pc, #96]	@ (8002174 <HAL_UART_MspInit+0xa0>)
 8002112:	f043 0304 	orr.w	r3, r3, #4
 8002116:	6193      	str	r3, [r2, #24]
 8002118:	4b16      	ldr	r3, [pc, #88]	@ (8002174 <HAL_UART_MspInit+0xa0>)
 800211a:	699b      	ldr	r3, [r3, #24]
 800211c:	f003 0304 	and.w	r3, r3, #4
 8002120:	60bb      	str	r3, [r7, #8]
 8002122:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002124:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002128:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800212a:	2302      	movs	r3, #2
 800212c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800212e:	2303      	movs	r3, #3
 8002130:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002132:	f107 0310 	add.w	r3, r7, #16
 8002136:	4619      	mov	r1, r3
 8002138:	480f      	ldr	r0, [pc, #60]	@ (8002178 <HAL_UART_MspInit+0xa4>)
 800213a:	f001 fce3 	bl	8003b04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800213e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002142:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002144:	2300      	movs	r3, #0
 8002146:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002148:	2300      	movs	r3, #0
 800214a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214c:	f107 0310 	add.w	r3, r7, #16
 8002150:	4619      	mov	r1, r3
 8002152:	4809      	ldr	r0, [pc, #36]	@ (8002178 <HAL_UART_MspInit+0xa4>)
 8002154:	f001 fcd6 	bl	8003b04 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002158:	2200      	movs	r2, #0
 800215a:	2105      	movs	r1, #5
 800215c:	2025      	movs	r0, #37	@ 0x25
 800215e:	f001 f9f8 	bl	8003552 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002162:	2025      	movs	r0, #37	@ 0x25
 8002164:	f001 fa11 	bl	800358a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002168:	bf00      	nop
 800216a:	3720      	adds	r7, #32
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	40013800 	.word	0x40013800
 8002174:	40021000 	.word	0x40021000
 8002178:	40010800 	.word	0x40010800

0800217c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002180:	bf00      	nop
 8002182:	e7fd      	b.n	8002180 <NMI_Handler+0x4>

08002184 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002188:	bf00      	nop
 800218a:	e7fd      	b.n	8002188 <HardFault_Handler+0x4>

0800218c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800218c:	b480      	push	{r7}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002190:	bf00      	nop
 8002192:	e7fd      	b.n	8002190 <MemManage_Handler+0x4>

08002194 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002198:	bf00      	nop
 800219a:	e7fd      	b.n	8002198 <BusFault_Handler+0x4>

0800219c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021a0:	bf00      	nop
 80021a2:	e7fd      	b.n	80021a0 <UsageFault_Handler+0x4>

080021a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021a8:	bf00      	nop
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bc80      	pop	{r7}
 80021ae:	4770      	bx	lr

080021b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021b4:	f000 fbfa 	bl	80029ac <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80021b8:	f007 fd1e 	bl	8009bf8 <xTaskGetSchedulerState>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d001      	beq.n	80021c6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80021c2:	f008 f8c9 	bl	800a358 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021c6:	bf00      	nop
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80021d0:	4802      	ldr	r0, [pc, #8]	@ (80021dc <DMA1_Channel1_IRQHandler+0x10>)
 80021d2:	f001 fb63 	bl	800389c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	200003f4 	.word	0x200003f4

080021e0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DIO0_Pin);
 80021e4:	2080      	movs	r0, #128	@ 0x80
 80021e6:	f001 fe43 	bl	8003e70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
	...

080021f0 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80021f4:	4802      	ldr	r0, [pc, #8]	@ (8002200 <TIM1_UP_IRQHandler+0x10>)
 80021f6:	f003 faa5 	bl	8005744 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000490 	.word	0x20000490

08002204 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002208:	4802      	ldr	r0, [pc, #8]	@ (8002214 <USART1_IRQHandler+0x10>)
 800220a:	f004 f8d7 	bl	80063bc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20000568 	.word	0x20000568

08002218 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
  return 1;
 800221c:	2301      	movs	r3, #1
}
 800221e:	4618      	mov	r0, r3
 8002220:	46bd      	mov	sp, r7
 8002222:	bc80      	pop	{r7}
 8002224:	4770      	bx	lr

08002226 <_kill>:

int _kill(int pid, int sig)
{
 8002226:	b580      	push	{r7, lr}
 8002228:	b082      	sub	sp, #8
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
 800222e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002230:	f009 f90c 	bl	800b44c <__errno>
 8002234:	4603      	mov	r3, r0
 8002236:	2216      	movs	r2, #22
 8002238:	601a      	str	r2, [r3, #0]
  return -1;
 800223a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800223e:	4618      	mov	r0, r3
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <_exit>:

void _exit (int status)
{
 8002246:	b580      	push	{r7, lr}
 8002248:	b082      	sub	sp, #8
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800224e:	f04f 31ff 	mov.w	r1, #4294967295
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f7ff ffe7 	bl	8002226 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002258:	bf00      	nop
 800225a:	e7fd      	b.n	8002258 <_exit+0x12>

0800225c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b086      	sub	sp, #24
 8002260:	af00      	add	r7, sp, #0
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	60b9      	str	r1, [r7, #8]
 8002266:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002268:	2300      	movs	r3, #0
 800226a:	617b      	str	r3, [r7, #20]
 800226c:	e00a      	b.n	8002284 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800226e:	f3af 8000 	nop.w
 8002272:	4601      	mov	r1, r0
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	1c5a      	adds	r2, r3, #1
 8002278:	60ba      	str	r2, [r7, #8]
 800227a:	b2ca      	uxtb	r2, r1
 800227c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	3301      	adds	r3, #1
 8002282:	617b      	str	r3, [r7, #20]
 8002284:	697a      	ldr	r2, [r7, #20]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	429a      	cmp	r2, r3
 800228a:	dbf0      	blt.n	800226e <_read+0x12>
  }

  return len;
 800228c:	687b      	ldr	r3, [r7, #4]
}
 800228e:	4618      	mov	r0, r3
 8002290:	3718      	adds	r7, #24
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b086      	sub	sp, #24
 800229a:	af00      	add	r7, sp, #0
 800229c:	60f8      	str	r0, [r7, #12]
 800229e:	60b9      	str	r1, [r7, #8]
 80022a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a2:	2300      	movs	r3, #0
 80022a4:	617b      	str	r3, [r7, #20]
 80022a6:	e009      	b.n	80022bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	1c5a      	adds	r2, r3, #1
 80022ac:	60ba      	str	r2, [r7, #8]
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	4618      	mov	r0, r3
 80022b2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b6:	697b      	ldr	r3, [r7, #20]
 80022b8:	3301      	adds	r3, #1
 80022ba:	617b      	str	r3, [r7, #20]
 80022bc:	697a      	ldr	r2, [r7, #20]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	dbf1      	blt.n	80022a8 <_write+0x12>
  }
  return len;
 80022c4:	687b      	ldr	r3, [r7, #4]
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	3718      	adds	r7, #24
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}

080022ce <_close>:

int _close(int file)
{
 80022ce:	b480      	push	{r7}
 80022d0:	b083      	sub	sp, #12
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022da:	4618      	mov	r0, r3
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	bc80      	pop	{r7}
 80022e2:	4770      	bx	lr

080022e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
 80022ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022f4:	605a      	str	r2, [r3, #4]
  return 0;
 80022f6:	2300      	movs	r3, #0
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bc80      	pop	{r7}
 8002300:	4770      	bx	lr

08002302 <_isatty>:

int _isatty(int file)
{
 8002302:	b480      	push	{r7}
 8002304:	b083      	sub	sp, #12
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800230a:	2301      	movs	r3, #1
}
 800230c:	4618      	mov	r0, r3
 800230e:	370c      	adds	r7, #12
 8002310:	46bd      	mov	sp, r7
 8002312:	bc80      	pop	{r7}
 8002314:	4770      	bx	lr

08002316 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002316:	b480      	push	{r7}
 8002318:	b085      	sub	sp, #20
 800231a:	af00      	add	r7, sp, #0
 800231c:	60f8      	str	r0, [r7, #12]
 800231e:	60b9      	str	r1, [r7, #8]
 8002320:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002322:	2300      	movs	r3, #0
}
 8002324:	4618      	mov	r0, r3
 8002326:	3714      	adds	r7, #20
 8002328:	46bd      	mov	sp, r7
 800232a:	bc80      	pop	{r7}
 800232c:	4770      	bx	lr
	...

08002330 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b086      	sub	sp, #24
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002338:	4a14      	ldr	r2, [pc, #80]	@ (800238c <_sbrk+0x5c>)
 800233a:	4b15      	ldr	r3, [pc, #84]	@ (8002390 <_sbrk+0x60>)
 800233c:	1ad3      	subs	r3, r2, r3
 800233e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002344:	4b13      	ldr	r3, [pc, #76]	@ (8002394 <_sbrk+0x64>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d102      	bne.n	8002352 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800234c:	4b11      	ldr	r3, [pc, #68]	@ (8002394 <_sbrk+0x64>)
 800234e:	4a12      	ldr	r2, [pc, #72]	@ (8002398 <_sbrk+0x68>)
 8002350:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002352:	4b10      	ldr	r3, [pc, #64]	@ (8002394 <_sbrk+0x64>)
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4413      	add	r3, r2
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	429a      	cmp	r2, r3
 800235e:	d207      	bcs.n	8002370 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002360:	f009 f874 	bl	800b44c <__errno>
 8002364:	4603      	mov	r3, r0
 8002366:	220c      	movs	r2, #12
 8002368:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800236a:	f04f 33ff 	mov.w	r3, #4294967295
 800236e:	e009      	b.n	8002384 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002370:	4b08      	ldr	r3, [pc, #32]	@ (8002394 <_sbrk+0x64>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002376:	4b07      	ldr	r3, [pc, #28]	@ (8002394 <_sbrk+0x64>)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4413      	add	r3, r2
 800237e:	4a05      	ldr	r2, [pc, #20]	@ (8002394 <_sbrk+0x64>)
 8002380:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002382:	68fb      	ldr	r3, [r7, #12]
}
 8002384:	4618      	mov	r0, r3
 8002386:	3718      	adds	r7, #24
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}
 800238c:	20005000 	.word	0x20005000
 8002390:	00000400 	.word	0x00000400
 8002394:	200005e0 	.word	0x200005e0
 8002398:	20002898 	.word	0x20002898

0800239c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023a0:	bf00      	nop
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bc80      	pop	{r7}
 80023a6:	4770      	bx	lr

080023a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80023a8:	f7ff fff8 	bl	800239c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80023ac:	480b      	ldr	r0, [pc, #44]	@ (80023dc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80023ae:	490c      	ldr	r1, [pc, #48]	@ (80023e0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80023b0:	4a0c      	ldr	r2, [pc, #48]	@ (80023e4 <LoopFillZerobss+0x16>)
  movs r3, #0
 80023b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023b4:	e002      	b.n	80023bc <LoopCopyDataInit>

080023b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023ba:	3304      	adds	r3, #4

080023bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023c0:	d3f9      	bcc.n	80023b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023c2:	4a09      	ldr	r2, [pc, #36]	@ (80023e8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80023c4:	4c09      	ldr	r4, [pc, #36]	@ (80023ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80023c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023c8:	e001      	b.n	80023ce <LoopFillZerobss>

080023ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023cc:	3204      	adds	r2, #4

080023ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023d0:	d3fb      	bcc.n	80023ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80023d2:	f009 f841 	bl	800b458 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80023d6:	f7fe fe89 	bl	80010ec <main>
  bx lr
 80023da:	4770      	bx	lr
  ldr r0, =_sdata
 80023dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023e0:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 80023e4:	0800d720 	.word	0x0800d720
  ldr r2, =_sbss
 80023e8:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 80023ec:	20002894 	.word	0x20002894

080023f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023f0:	e7fe      	b.n	80023f0 <ADC1_2_IRQHandler>
	...

080023f4 <StartMeasure>:
* Starts the ADC in DMA mode to collect ADC_BUFFER_SIZE? values.
* The HAL_ADC_Start_DMA() function starts continuous conversion,
* and the DMA begins filling the buffer.
 */
//
void StartMeasure(ADC_HandleTypeDef* hadc1){
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]

	    HAL_ADC_Start_DMA(hadc1, (uint32_t*)AdcConvBuf, ADC_BUFFER_SIZE);
 80023fc:	2228      	movs	r2, #40	@ 0x28
 80023fe:	4904      	ldr	r1, [pc, #16]	@ (8002410 <StartMeasure+0x1c>)
 8002400:	6878      	ldr	r0, [r7, #4]
 8002402:	f000 fbeb 	bl	8002bdc <HAL_ADC_Start_DMA>

}
 8002406:	bf00      	nop
 8002408:	3708      	adds	r7, #8
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	200005e4 	.word	0x200005e4

08002414 <VoltageCalc>:

// calculating the resulting voltage
//U =  (result/4096)*3,3 = result * 0.0008057
float VoltageCalc(){
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
	uint32_t SumMas = 0;
 800241a:	2300      	movs	r3, #0
 800241c:	60fb      	str	r3, [r7, #12]
	float U = 0;
 800241e:	f04f 0300 	mov.w	r3, #0
 8002422:	607b      	str	r3, [r7, #4]
	for(uint32_t i = 0; i < ADC_BUFFER_SIZE; i++){
 8002424:	2300      	movs	r3, #0
 8002426:	60bb      	str	r3, [r7, #8]
 8002428:	e00a      	b.n	8002440 <VoltageCalc+0x2c>
		SumMas += AdcConvBuf[i];
 800242a:	4a11      	ldr	r2, [pc, #68]	@ (8002470 <VoltageCalc+0x5c>)
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002432:	461a      	mov	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	4413      	add	r3, r2
 8002438:	60fb      	str	r3, [r7, #12]
	for(uint32_t i = 0; i < ADC_BUFFER_SIZE; i++){
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	3301      	adds	r3, #1
 800243e:	60bb      	str	r3, [r7, #8]
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	2b27      	cmp	r3, #39	@ 0x27
 8002444:	d9f1      	bls.n	800242a <VoltageCalc+0x16>
	}
	U = ((float)SumMas)/((float)ADC_BUFFER_SIZE);
 8002446:	68f8      	ldr	r0, [r7, #12]
 8002448:	f7fe fbf4 	bl	8000c34 <__aeabi_ui2f>
 800244c:	4603      	mov	r3, r0
 800244e:	4909      	ldr	r1, [pc, #36]	@ (8002474 <VoltageCalc+0x60>)
 8002450:	4618      	mov	r0, r3
 8002452:	f7fe fcfb 	bl	8000e4c <__aeabi_fdiv>
 8002456:	4603      	mov	r3, r0
 8002458:	607b      	str	r3, [r7, #4]
	U *=  0.002417f;
 800245a:	4907      	ldr	r1, [pc, #28]	@ (8002478 <VoltageCalc+0x64>)
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f7fe fc41 	bl	8000ce4 <__aeabi_fmul>
 8002462:	4603      	mov	r3, r0
 8002464:	607b      	str	r3, [r7, #4]
	return U;
 8002466:	687b      	ldr	r3, [r7, #4]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	200005e4 	.word	0x200005e4
 8002474:	42200000 	.word	0x42200000
 8002478:	3b1e6688 	.word	0x3b1e6688

0800247c <HAL_ADC_ConvCpltCallback>:



//     
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc1)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b084      	sub	sp, #16
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken;
  if(hadc1->Instance == ADC1)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a08      	ldr	r2, [pc, #32]	@ (80024ac <HAL_ADC_ConvCpltCallback+0x30>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d10a      	bne.n	80024a4 <HAL_ADC_ConvCpltCallback+0x28>
  {
    // :    DMA,    
    //       .
    //       ,   .
    HAL_ADC_Stop_DMA(hadc1); //   ?
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f000 fc82 	bl	8002d98 <HAL_ADC_Stop_DMA>

    //   .
    xSemaphoreGiveFromISR(SemDMA_VoltMeasHandle,&xHigherPriorityTaskWoken);
 8002494:	4b06      	ldr	r3, [pc, #24]	@ (80024b0 <HAL_ADC_ConvCpltCallback+0x34>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f107 020c 	add.w	r2, r7, #12
 800249c:	4611      	mov	r1, r2
 800249e:	4618      	mov	r0, r3
 80024a0:	f006 f9b0 	bl	8008804 <xQueueGiveFromISR>
  }
}
 80024a4:	bf00      	nop
 80024a6:	3710      	adds	r7, #16
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40012400 	.word	0x40012400
 80024b0:	200005d8 	.word	0x200005d8

080024b4 <DC_Control>:


// A function for controlling a single motor. It accepts a structure
// describing a specific motor and acceleration as input.

void DC_Control(DC_Motor *Motor, int8_t acceleration){
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	460b      	mov	r3, r1
 80024be:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(Motor->StbyPort, Motor->StbyPin, GPIO_PIN_SET);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6918      	ldr	r0, [r3, #16]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	889b      	ldrh	r3, [r3, #4]
 80024c8:	2201      	movs	r2, #1
 80024ca:	4619      	mov	r1, r3
 80024cc:	f001 fc9e 	bl	8003e0c <HAL_GPIO_WritePin>

	static float accelStep =  MotorStep;
	int32_t accelPWM = (int32_t)(accelStep*(float)acceleration);
 80024d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024d4:	4618      	mov	r0, r3
 80024d6:	f7fe fbb1 	bl	8000c3c <__aeabi_i2f>
 80024da:	4602      	mov	r2, r0
 80024dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002558 <DC_Control+0xa4>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4619      	mov	r1, r3
 80024e2:	4610      	mov	r0, r2
 80024e4:	f7fe fbfe 	bl	8000ce4 <__aeabi_fmul>
 80024e8:	4603      	mov	r3, r0
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7fe fdc0 	bl	8001070 <__aeabi_f2iz>
 80024f0:	4603      	mov	r3, r0
 80024f2:	60fb      	str	r3, [r7, #12]
	//  
		if(accelPWM<0){
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	da15      	bge.n	8002526 <DC_Control+0x72>
			HAL_GPIO_WritePin(Motor->PortIn1, Motor->PinIn1, GPIO_PIN_RESET);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6898      	ldr	r0, [r3, #8]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	881b      	ldrh	r3, [r3, #0]
 8002502:	2200      	movs	r2, #0
 8002504:	4619      	mov	r1, r3
 8002506:	f001 fc81 	bl	8003e0c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor->PortIn2, Motor->PinIn2, GPIO_PIN_SET);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	68d8      	ldr	r0, [r3, #12]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	885b      	ldrh	r3, [r3, #2]
 8002512:	2201      	movs	r2, #1
 8002514:	4619      	mov	r1, r3
 8002516:	f001 fc79 	bl	8003e0c <HAL_GPIO_WritePin>
			*(Motor->pwm_register_ptr) = -accelPWM;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	425a      	negs	r2, r3
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	601a      	str	r2, [r3, #0]
		else {
			HAL_GPIO_WritePin(Motor->PortIn1, Motor->PinIn1, GPIO_PIN_SET);
			HAL_GPIO_WritePin(Motor->PortIn2, Motor->PinIn2, GPIO_PIN_RESET);
			*(Motor->pwm_register_ptr) = accelPWM;
		}
}
 8002524:	e013      	b.n	800254e <DC_Control+0x9a>
			HAL_GPIO_WritePin(Motor->PortIn1, Motor->PinIn1, GPIO_PIN_SET);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6898      	ldr	r0, [r3, #8]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	881b      	ldrh	r3, [r3, #0]
 800252e:	2201      	movs	r2, #1
 8002530:	4619      	mov	r1, r3
 8002532:	f001 fc6b 	bl	8003e0c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor->PortIn2, Motor->PinIn2, GPIO_PIN_RESET);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	68d8      	ldr	r0, [r3, #12]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	885b      	ldrh	r3, [r3, #2]
 800253e:	2200      	movs	r2, #0
 8002540:	4619      	mov	r1, r3
 8002542:	f001 fc63 	bl	8003e0c <HAL_GPIO_WritePin>
			*(Motor->pwm_register_ptr) = accelPWM;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	695b      	ldr	r3, [r3, #20]
 800254a:	68fa      	ldr	r2, [r7, #12]
 800254c:	601a      	str	r2, [r3, #0]
}
 800254e:	bf00      	nop
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	20000004 	.word	0x20000004

0800255c <Engine_Control>:
 * The motor control function accepts a byte as input that controls the motor.
 * This byte is a global variable that can be changed in various ways.
 * In my case, in the console or after receiving a command from LoRa.
 * Implements smooth motor acceleration.
 */
void Engine_Control(int8_t acceleration, DC_Motor *Motor1, DC_Motor *Motor2){
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	4603      	mov	r3, r0
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
 8002568:	73fb      	strb	r3, [r7, #15]
	static int8_t CurrentAcceleration = 0;
	int16_t tmp = 0;
 800256a:	2300      	movs	r3, #0
 800256c:	82fb      	strh	r3, [r7, #22]
	tmp = CurrentAcceleration - acceleration;
 800256e:	4b15      	ldr	r3, [pc, #84]	@ (80025c4 <Engine_Control+0x68>)
 8002570:	f993 3000 	ldrsb.w	r3, [r3]
 8002574:	461a      	mov	r2, r3
 8002576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800257a:	b21b      	sxth	r3, r3
 800257c:	1ad3      	subs	r3, r2, r3
 800257e:	82fb      	strh	r3, [r7, #22]
	CurrentAcceleration += AccelerationIncr(tmp);
 8002580:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002584:	4618      	mov	r0, r3
 8002586:	f000 f84d 	bl	8002624 <AccelerationIncr>
 800258a:	4603      	mov	r3, r0
 800258c:	b2da      	uxtb	r2, r3
 800258e:	4b0d      	ldr	r3, [pc, #52]	@ (80025c4 <Engine_Control+0x68>)
 8002590:	f993 3000 	ldrsb.w	r3, [r3]
 8002594:	b2db      	uxtb	r3, r3
 8002596:	4413      	add	r3, r2
 8002598:	b2db      	uxtb	r3, r3
 800259a:	b25a      	sxtb	r2, r3
 800259c:	4b09      	ldr	r3, [pc, #36]	@ (80025c4 <Engine_Control+0x68>)
 800259e:	701a      	strb	r2, [r3, #0]
	DC_Control(Motor1, CurrentAcceleration);
 80025a0:	4b08      	ldr	r3, [pc, #32]	@ (80025c4 <Engine_Control+0x68>)
 80025a2:	f993 3000 	ldrsb.w	r3, [r3]
 80025a6:	4619      	mov	r1, r3
 80025a8:	68b8      	ldr	r0, [r7, #8]
 80025aa:	f7ff ff83 	bl	80024b4 <DC_Control>
	DC_Control(Motor2, CurrentAcceleration);
 80025ae:	4b05      	ldr	r3, [pc, #20]	@ (80025c4 <Engine_Control+0x68>)
 80025b0:	f993 3000 	ldrsb.w	r3, [r3]
 80025b4:	4619      	mov	r1, r3
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7ff ff7c 	bl	80024b4 <DC_Control>
}
 80025bc:	bf00      	nop
 80025be:	3718      	adds	r7, #24
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	20000634 	.word	0x20000634

080025c8 <Engine1_Control>:
/*
 *    . (    20
 *   )
 */
void Engine1_Control(int8_t acceleration, DC_Motor *Motor1){
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	4603      	mov	r3, r0
 80025d0:	6039      	str	r1, [r7, #0]
 80025d2:	71fb      	strb	r3, [r7, #7]
	static int8_t CurrentAcceleration = 0;
	int16_t tmp = 0;
 80025d4:	2300      	movs	r3, #0
 80025d6:	81fb      	strh	r3, [r7, #14]
	tmp = CurrentAcceleration - acceleration;
 80025d8:	4b11      	ldr	r3, [pc, #68]	@ (8002620 <Engine1_Control+0x58>)
 80025da:	f993 3000 	ldrsb.w	r3, [r3]
 80025de:	461a      	mov	r2, r3
 80025e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e4:	b21b      	sxth	r3, r3
 80025e6:	1ad3      	subs	r3, r2, r3
 80025e8:	81fb      	strh	r3, [r7, #14]
	CurrentAcceleration += AccelerationIncr(tmp);
 80025ea:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f000 f818 	bl	8002624 <AccelerationIncr>
 80025f4:	4603      	mov	r3, r0
 80025f6:	b2da      	uxtb	r2, r3
 80025f8:	4b09      	ldr	r3, [pc, #36]	@ (8002620 <Engine1_Control+0x58>)
 80025fa:	f993 3000 	ldrsb.w	r3, [r3]
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	4413      	add	r3, r2
 8002602:	b2db      	uxtb	r3, r3
 8002604:	b25a      	sxtb	r2, r3
 8002606:	4b06      	ldr	r3, [pc, #24]	@ (8002620 <Engine1_Control+0x58>)
 8002608:	701a      	strb	r2, [r3, #0]
	DC_Control(Motor1, CurrentAcceleration);
 800260a:	4b05      	ldr	r3, [pc, #20]	@ (8002620 <Engine1_Control+0x58>)
 800260c:	f993 3000 	ldrsb.w	r3, [r3]
 8002610:	4619      	mov	r1, r3
 8002612:	6838      	ldr	r0, [r7, #0]
 8002614:	f7ff ff4e 	bl	80024b4 <DC_Control>
}
 8002618:	bf00      	nop
 800261a:	3710      	adds	r7, #16
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	20000635 	.word	0x20000635

08002624 <AccelerationIncr>:

/*
 *        .
 *    1   .
 */
int8_t AccelerationIncr(int16_t tmp){
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
 800262a:	4603      	mov	r3, r0
 800262c:	80fb      	strh	r3, [r7, #6]
	if(tmp < 0){
 800262e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002632:	2b00      	cmp	r3, #0
 8002634:	da06      	bge.n	8002644 <AccelerationIncr+0x20>
		if(tmp < -1){
 8002636:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800263a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800263e:	da08      	bge.n	8002652 <AccelerationIncr+0x2e>
			return  2;
 8002640:	2302      	movs	r3, #2
 8002642:	e007      	b.n	8002654 <AccelerationIncr+0x30>
		}
	}
	else {
		if(tmp > 0){
 8002644:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002648:	2b00      	cmp	r3, #0
 800264a:	dd02      	ble.n	8002652 <AccelerationIncr+0x2e>
			return  -2;
 800264c:	f06f 0301 	mvn.w	r3, #1
 8002650:	e000      	b.n	8002654 <AccelerationIncr+0x30>
		}
	}
	return 0;
 8002652:	2300      	movs	r3, #0
}
 8002654:	4618      	mov	r0, r3
 8002656:	370c      	adds	r7, #12
 8002658:	46bd      	mov	sp, r7
 800265a:	bc80      	pop	{r7}
 800265c:	4770      	bx	lr
	...

08002660 <HAL_GPIO_EXTI_Callback>:

/*
* Jumps here when interrupted upon receiving a new packet.
* Starts reading packets (DMA usage failed)
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	80fb      	strh	r3, [r7, #6]
//	IT_GPIO_Handl(GPIO_Pin);
	if(GPIO_Pin == DIO0_Pin){
 800266a:	88fb      	ldrh	r3, [r7, #6]
 800266c:	2b80      	cmp	r3, #128	@ 0x80
 800266e:	d116      	bne.n	800269e <HAL_GPIO_EXTI_Callback+0x3e>
		BaseType_t xHigherPriorityTaskWoken;
		xSemaphoreGiveFromISR(SemDMA_LoRaHandle,&xHigherPriorityTaskWoken);
 8002670:	4b0d      	ldr	r3, [pc, #52]	@ (80026a8 <HAL_GPIO_EXTI_Callback+0x48>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f107 020c 	add.w	r2, r7, #12
 8002678:	4611      	mov	r1, r2
 800267a:	4618      	mov	r0, r3
 800267c:	f006 f8c2 	bl	8008804 <xQueueGiveFromISR>
		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d007      	beq.n	8002696 <HAL_GPIO_EXTI_Callback+0x36>
 8002686:	4b09      	ldr	r3, [pc, #36]	@ (80026ac <HAL_GPIO_EXTI_Callback+0x4c>)
 8002688:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	f3bf 8f4f 	dsb	sy
 8002692:	f3bf 8f6f 	isb	sy
//		RxContLoRaCmplV2(&hspi1);
		RxContLoRaCmpl(ComArr1, &hspi1);
 8002696:	4906      	ldr	r1, [pc, #24]	@ (80026b0 <HAL_GPIO_EXTI_Callback+0x50>)
 8002698:	4806      	ldr	r0, [pc, #24]	@ (80026b4 <HAL_GPIO_EXTI_Callback+0x54>)
 800269a:	f004 fbf7 	bl	8006e8c <RxContLoRaCmpl>
		//      ?
	}

}
 800269e:	bf00      	nop
 80026a0:	3710      	adds	r7, #16
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	200005d4 	.word	0x200005d4
 80026ac:	e000ed04 	.word	0xe000ed04
 80026b0:	20000438 	.word	0x20000438
 80026b4:	20000654 	.word	0x20000654

080026b8 <CalcRxCommands>:
//}


//After calling RxContLoRaCmplV2, the ComArr1 array contains commands
//The function calculates commands that will later be used by tasks to control movement.
void CalcRxCommands(){
 80026b8:	b580      	push	{r7, lr}
 80026ba:	af00      	add	r7, sp, #0
	static int32_t BufComArr1;

	BufComArr1 = (int8_t) ComArr1[ACCELER];
 80026bc:	4b38      	ldr	r3, [pc, #224]	@ (80027a0 <CalcRxCommands+0xe8>)
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	b25b      	sxtb	r3, r3
 80026c2:	461a      	mov	r2, r3
 80026c4:	4b37      	ldr	r3, [pc, #220]	@ (80027a4 <CalcRxCommands+0xec>)
 80026c6:	601a      	str	r2, [r3, #0]
	CheckRange(&BufComArr1, &Acceleration);
 80026c8:	4937      	ldr	r1, [pc, #220]	@ (80027a8 <CalcRxCommands+0xf0>)
 80026ca:	4836      	ldr	r0, [pc, #216]	@ (80027a4 <CalcRxCommands+0xec>)
 80026cc:	f000 f880 	bl	80027d0 <CheckRange>

	BufComArr1 = (int32_t)((int8_t)ComArr1[STEER_TURN] + (int8_t)ComArr1[STEER_TRIM]);
 80026d0:	4b33      	ldr	r3, [pc, #204]	@ (80027a0 <CalcRxCommands+0xe8>)
 80026d2:	785b      	ldrb	r3, [r3, #1]
 80026d4:	b25b      	sxtb	r3, r3
 80026d6:	461a      	mov	r2, r3
 80026d8:	4b31      	ldr	r3, [pc, #196]	@ (80027a0 <CalcRxCommands+0xe8>)
 80026da:	791b      	ldrb	r3, [r3, #4]
 80026dc:	b25b      	sxtb	r3, r3
 80026de:	4413      	add	r3, r2
 80026e0:	4a30      	ldr	r2, [pc, #192]	@ (80027a4 <CalcRxCommands+0xec>)
 80026e2:	6013      	str	r3, [r2, #0]
	CheckRange(&BufComArr1, &SteerTurn);
 80026e4:	4931      	ldr	r1, [pc, #196]	@ (80027ac <CalcRxCommands+0xf4>)
 80026e6:	482f      	ldr	r0, [pc, #188]	@ (80027a4 <CalcRxCommands+0xec>)
 80026e8:	f000 f872 	bl	80027d0 <CheckRange>

	BufComArr1 = (int32_t)((int8_t)ComArr1[CAM_HORIZONT] + (int8_t)ComArr1[CAM_TRIM_HORIZ]);
 80026ec:	4b2c      	ldr	r3, [pc, #176]	@ (80027a0 <CalcRxCommands+0xe8>)
 80026ee:	78db      	ldrb	r3, [r3, #3]
 80026f0:	b25b      	sxtb	r3, r3
 80026f2:	461a      	mov	r2, r3
 80026f4:	4b2a      	ldr	r3, [pc, #168]	@ (80027a0 <CalcRxCommands+0xe8>)
 80026f6:	795b      	ldrb	r3, [r3, #5]
 80026f8:	b25b      	sxtb	r3, r3
 80026fa:	4413      	add	r3, r2
 80026fc:	4a29      	ldr	r2, [pc, #164]	@ (80027a4 <CalcRxCommands+0xec>)
 80026fe:	6013      	str	r3, [r2, #0]
	CheckRange(&BufComArr1, &CamHorizont);
 8002700:	492b      	ldr	r1, [pc, #172]	@ (80027b0 <CalcRxCommands+0xf8>)
 8002702:	4828      	ldr	r0, [pc, #160]	@ (80027a4 <CalcRxCommands+0xec>)
 8002704:	f000 f864 	bl	80027d0 <CheckRange>

	BufComArr1 = (int32_t)((int8_t)ComArr1[CAM_VERTICAL] + (int8_t)ComArr1[CAM_TRIM_VERT]);
 8002708:	4b25      	ldr	r3, [pc, #148]	@ (80027a0 <CalcRxCommands+0xe8>)
 800270a:	789b      	ldrb	r3, [r3, #2]
 800270c:	b25b      	sxtb	r3, r3
 800270e:	461a      	mov	r2, r3
 8002710:	4b23      	ldr	r3, [pc, #140]	@ (80027a0 <CalcRxCommands+0xe8>)
 8002712:	799b      	ldrb	r3, [r3, #6]
 8002714:	b25b      	sxtb	r3, r3
 8002716:	4413      	add	r3, r2
 8002718:	4a22      	ldr	r2, [pc, #136]	@ (80027a4 <CalcRxCommands+0xec>)
 800271a:	6013      	str	r3, [r2, #0]
	CheckRange(&BufComArr1, &CamVertical);
 800271c:	4925      	ldr	r1, [pc, #148]	@ (80027b4 <CalcRxCommands+0xfc>)
 800271e:	4821      	ldr	r0, [pc, #132]	@ (80027a4 <CalcRxCommands+0xec>)
 8002720:	f000 f856 	bl	80027d0 <CheckRange>


	Load1 = (int8_t)ComArr1[LOAD1];
 8002724:	4b1e      	ldr	r3, [pc, #120]	@ (80027a0 <CalcRxCommands+0xe8>)
 8002726:	7a1b      	ldrb	r3, [r3, #8]
 8002728:	b25a      	sxtb	r2, r3
 800272a:	4b23      	ldr	r3, [pc, #140]	@ (80027b8 <CalcRxCommands+0x100>)
 800272c:	701a      	strb	r2, [r3, #0]
	Load2 = (int8_t)ComArr1[LOAD2];
 800272e:	4b1c      	ldr	r3, [pc, #112]	@ (80027a0 <CalcRxCommands+0xe8>)
 8002730:	7a5b      	ldrb	r3, [r3, #9]
 8002732:	b25a      	sxtb	r2, r3
 8002734:	4b21      	ldr	r3, [pc, #132]	@ (80027bc <CalcRxCommands+0x104>)
 8002736:	701a      	strb	r2, [r3, #0]
	if(HeadLights != ComArr1[HEADLIGHTS]){
 8002738:	4b21      	ldr	r3, [pc, #132]	@ (80027c0 <CalcRxCommands+0x108>)
 800273a:	f993 3000 	ldrsb.w	r3, [r3]
 800273e:	461a      	mov	r2, r3
 8002740:	4b17      	ldr	r3, [pc, #92]	@ (80027a0 <CalcRxCommands+0xe8>)
 8002742:	79db      	ldrb	r3, [r3, #7]
 8002744:	429a      	cmp	r2, r3
 8002746:	d009      	beq.n	800275c <CalcRxCommands+0xa4>
		HeadLights = (int8_t)ComArr1[HEADLIGHTS];
 8002748:	4b15      	ldr	r3, [pc, #84]	@ (80027a0 <CalcRxCommands+0xe8>)
 800274a:	79db      	ldrb	r3, [r3, #7]
 800274c:	b25a      	sxtb	r2, r3
 800274e:	4b1c      	ldr	r3, [pc, #112]	@ (80027c0 <CalcRxCommands+0x108>)
 8002750:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(LIGHT1_GPIO_Port, LIGHT1_Pin);
 8002752:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002756:	481b      	ldr	r0, [pc, #108]	@ (80027c4 <CalcRxCommands+0x10c>)
 8002758:	f001 fb70 	bl	8003e3c <HAL_GPIO_TogglePin>
	}

	if(SoundSignal != ComArr1[SOUND_SIG]){
 800275c:	4b1a      	ldr	r3, [pc, #104]	@ (80027c8 <CalcRxCommands+0x110>)
 800275e:	f993 3000 	ldrsb.w	r3, [r3]
 8002762:	461a      	mov	r2, r3
 8002764:	4b0e      	ldr	r3, [pc, #56]	@ (80027a0 <CalcRxCommands+0xe8>)
 8002766:	7a9b      	ldrb	r3, [r3, #10]
 8002768:	429a      	cmp	r2, r3
 800276a:	d016      	beq.n	800279a <CalcRxCommands+0xe2>
		SoundSignal = (int8_t)ComArr1[SOUND_SIG];
 800276c:	4b0c      	ldr	r3, [pc, #48]	@ (80027a0 <CalcRxCommands+0xe8>)
 800276e:	7a9b      	ldrb	r3, [r3, #10]
 8002770:	b25a      	sxtb	r2, r3
 8002772:	4b15      	ldr	r3, [pc, #84]	@ (80027c8 <CalcRxCommands+0x110>)
 8002774:	701a      	strb	r2, [r3, #0]
		if(SoundSignal == 1){
 8002776:	4b14      	ldr	r3, [pc, #80]	@ (80027c8 <CalcRxCommands+0x110>)
 8002778:	f993 3000 	ldrsb.w	r3, [r3]
 800277c:	2b01      	cmp	r3, #1
 800277e:	d106      	bne.n	800278e <CalcRxCommands+0xd6>
			xEventGroupSetBits(xControlEventGroup, BIT_SOUND_ALARM);
 8002780:	4b12      	ldr	r3, [pc, #72]	@ (80027cc <CalcRxCommands+0x114>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2102      	movs	r1, #2
 8002786:	4618      	mov	r0, r3
 8002788:	f005 fbf9 	bl	8007f7e <xEventGroupSetBits>
		else {
			xEventGroupClearBits(xControlEventGroup, BIT_SOUND_ALARM);
		}
	}

}
 800278c:	e005      	b.n	800279a <CalcRxCommands+0xe2>
			xEventGroupClearBits(xControlEventGroup, BIT_SOUND_ALARM);
 800278e:	4b0f      	ldr	r3, [pc, #60]	@ (80027cc <CalcRxCommands+0x114>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2102      	movs	r1, #2
 8002794:	4618      	mov	r0, r3
 8002796:	f005 fbb9 	bl	8007f0c <xEventGroupClearBits>
}
 800279a:	bf00      	nop
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	20000654 	.word	0x20000654
 80027a4:	2000064c 	.word	0x2000064c
 80027a8:	20000636 	.word	0x20000636
 80027ac:	20000637 	.word	0x20000637
 80027b0:	20000638 	.word	0x20000638
 80027b4:	20000639 	.word	0x20000639
 80027b8:	2000063b 	.word	0x2000063b
 80027bc:	2000063c 	.word	0x2000063c
 80027c0:	2000063a 	.word	0x2000063a
 80027c4:	40010800 	.word	0x40010800
 80027c8:	2000063d 	.word	0x2000063d
 80027cc:	200005dc 	.word	0x200005dc

080027d0 <CheckRange>:

//    (int8_t)
// BufComArr1  
// Command  .
void CheckRange(int32_t *BufComArr1, int8_t *Command){
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
	int32_t value = *BufComArr1;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	60fb      	str	r3, [r7, #12]
	if(value > 127){
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80027e4:	dd03      	ble.n	80027ee <CheckRange+0x1e>
		*Command = 127;
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	227f      	movs	r2, #127	@ 0x7f
 80027ea:	701a      	strb	r2, [r3, #0]
		if(value < -127){
			*Command = -127;
		}
		else *Command = (int8_t)value;
	}
}
 80027ec:	e00b      	b.n	8002806 <CheckRange+0x36>
		if(value < -127){
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f113 0f7f 	cmn.w	r3, #127	@ 0x7f
 80027f4:	da03      	bge.n	80027fe <CheckRange+0x2e>
			*Command = -127;
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	2281      	movs	r2, #129	@ 0x81
 80027fa:	701a      	strb	r2, [r3, #0]
}
 80027fc:	e003      	b.n	8002806 <CheckRange+0x36>
		else *Command = (int8_t)value;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	b25a      	sxtb	r2, r3
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	701a      	strb	r2, [r3, #0]
}
 8002806:	bf00      	nop
 8002808:	3714      	adds	r7, #20
 800280a:	46bd      	mov	sp, r7
 800280c:	bc80      	pop	{r7}
 800280e:	4770      	bx	lr

08002810 <ZeroCommArr>:
 */

/*
 * The procedure resets the array with the command.
 */
void ZeroCommArr(){
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
	int8_t Zero = 0;
 8002816:	2300      	movs	r3, #0
 8002818:	71fb      	strb	r3, [r7, #7]

	Acceleration = Zero;
 800281a:	4a0e      	ldr	r2, [pc, #56]	@ (8002854 <ZeroCommArr+0x44>)
 800281c:	79fb      	ldrb	r3, [r7, #7]
 800281e:	7013      	strb	r3, [r2, #0]
	SteerTurn 	= Zero;
 8002820:	4a0d      	ldr	r2, [pc, #52]	@ (8002858 <ZeroCommArr+0x48>)
 8002822:	79fb      	ldrb	r3, [r7, #7]
 8002824:	7013      	strb	r3, [r2, #0]
	CamHorizont = Zero;
 8002826:	4a0d      	ldr	r2, [pc, #52]	@ (800285c <ZeroCommArr+0x4c>)
 8002828:	79fb      	ldrb	r3, [r7, #7]
 800282a:	7013      	strb	r3, [r2, #0]
	CamVertical	= Zero;
 800282c:	4a0c      	ldr	r2, [pc, #48]	@ (8002860 <ZeroCommArr+0x50>)
 800282e:	79fb      	ldrb	r3, [r7, #7]
 8002830:	7013      	strb	r3, [r2, #0]
	HeadLights	= Zero;
 8002832:	4a0c      	ldr	r2, [pc, #48]	@ (8002864 <ZeroCommArr+0x54>)
 8002834:	79fb      	ldrb	r3, [r7, #7]
 8002836:	7013      	strb	r3, [r2, #0]
	Load1		= Zero;
 8002838:	4a0b      	ldr	r2, [pc, #44]	@ (8002868 <ZeroCommArr+0x58>)
 800283a:	79fb      	ldrb	r3, [r7, #7]
 800283c:	7013      	strb	r3, [r2, #0]
	Load2		= Zero;
 800283e:	4a0b      	ldr	r2, [pc, #44]	@ (800286c <ZeroCommArr+0x5c>)
 8002840:	79fb      	ldrb	r3, [r7, #7]
 8002842:	7013      	strb	r3, [r2, #0]
	SoundSignal	= Zero;
 8002844:	4a0a      	ldr	r2, [pc, #40]	@ (8002870 <ZeroCommArr+0x60>)
 8002846:	79fb      	ldrb	r3, [r7, #7]
 8002848:	7013      	strb	r3, [r2, #0]
}
 800284a:	bf00      	nop
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	bc80      	pop	{r7}
 8002852:	4770      	bx	lr
 8002854:	20000636 	.word	0x20000636
 8002858:	20000637 	.word	0x20000637
 800285c:	20000638 	.word	0x20000638
 8002860:	20000639 	.word	0x20000639
 8002864:	2000063a 	.word	0x2000063a
 8002868:	2000063b 	.word	0x2000063b
 800286c:	2000063c 	.word	0x2000063c
 8002870:	2000063d 	.word	0x2000063d

08002874 <CheckBatVolt>:

//    ,        
uint8_t CheckBatVolt(float U){
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
	if(U < WARNING_BAT_VOLTAGE){
 800287c:	490b      	ldr	r1, [pc, #44]	@ (80028ac <CheckBatVolt+0x38>)
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7fe fbce 	bl	8001020 <__aeabi_fcmplt>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00a      	beq.n	80028a0 <CheckBatVolt+0x2c>
		if(U < SHUTDOWN_BAT_VOLTAGE){
 800288a:	4909      	ldr	r1, [pc, #36]	@ (80028b0 <CheckBatVolt+0x3c>)
 800288c:	6878      	ldr	r0, [r7, #4]
 800288e:	f7fe fbc7 	bl	8001020 <__aeabi_fcmplt>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <CheckBatVolt+0x28>
			return VOLT_SHUTDOWN;
 8002898:	2302      	movs	r3, #2
 800289a:	e002      	b.n	80028a2 <CheckBatVolt+0x2e>
		}
		else return VOLT_CAUTION;
 800289c:	2301      	movs	r3, #1
 800289e:	e000      	b.n	80028a2 <CheckBatVolt+0x2e>
	}
	else return VOLT_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40c4cccd 	.word	0x40c4cccd
 80028b0:	40b66666 	.word	0x40b66666

080028b4 <Caution>:


/*
 * Procedure for switching the Cheburlator into warning mode (light signaling)
 */
void Caution(){
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
	xEventGroupSetBits(xControlEventGroup, BIT_LIGHT_SIGNAL);
 80028b8:	4b03      	ldr	r3, [pc, #12]	@ (80028c8 <Caution+0x14>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2101      	movs	r1, #1
 80028be:	4618      	mov	r0, r3
 80028c0:	f005 fb5d 	bl	8007f7e <xEventGroupSetBits>
}
 80028c4:	bf00      	nop
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	200005dc 	.word	0x200005dc

080028cc <EmergMode>:
/*
* Emergency mode stops packet reception, turns on the audible alarm,
* turns on the visual alarm
* cuts off power where possible.
 */
void EmergMode(){
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
	xEventGroupSetBits(xControlEventGroup, BIT_LIGHT_SIGNAL);
 80028d0:	4b0f      	ldr	r3, [pc, #60]	@ (8002910 <EmergMode+0x44>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2101      	movs	r1, #1
 80028d6:	4618      	mov	r0, r3
 80028d8:	f005 fb51 	bl	8007f7e <xEventGroupSetBits>
	xEventGroupSetBits(xControlEventGroup, BIT_SOUND_ALARM);
 80028dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002910 <EmergMode+0x44>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	2102      	movs	r1, #2
 80028e2:	4618      	mov	r0, r3
 80028e4:	f005 fb4b 	bl	8007f7e <xEventGroupSetBits>

	xEventGroupClearBits(xControlEventGroup, BIT_ACCEPT_PAC);
 80028e8:	4b09      	ldr	r3, [pc, #36]	@ (8002910 <EmergMode+0x44>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2104      	movs	r1, #4
 80028ee:	4618      	mov	r0, r3
 80028f0:	f005 fb0c 	bl	8007f0c <xEventGroupClearBits>
	ZeroCommArr();
 80028f4:	f7ff ff8c 	bl	8002810 <ZeroCommArr>
	BatteryStatus = BATTERY_DISC;
 80028f8:	4b06      	ldr	r3, [pc, #24]	@ (8002914 <EmergMode+0x48>)
 80028fa:	2201      	movs	r2, #1
 80028fc:	701a      	strb	r2, [r3, #0]
	PayLoadCRCError = 0;
 80028fe:	4b06      	ldr	r3, [pc, #24]	@ (8002918 <EmergMode+0x4c>)
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
	NumSuccessPack = 0;
 8002904:	4b05      	ldr	r3, [pc, #20]	@ (800291c <EmergMode+0x50>)
 8002906:	2200      	movs	r2, #0
 8002908:	601a      	str	r2, [r3, #0]
//	HAL_GPIO_WritePin(P_CONTROL_GPIO_Port, P_CONTROL_Pin, GPIO_PIN_RESET);
}
 800290a:	bf00      	nop
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	200005dc 	.word	0x200005dc
 8002914:	20000648 	.word	0x20000648
 8002918:	20000640 	.word	0x20000640
 800291c:	20000644 	.word	0x20000644

08002920 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002924:	4b08      	ldr	r3, [pc, #32]	@ (8002948 <HAL_Init+0x28>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a07      	ldr	r2, [pc, #28]	@ (8002948 <HAL_Init+0x28>)
 800292a:	f043 0310 	orr.w	r3, r3, #16
 800292e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002930:	2003      	movs	r0, #3
 8002932:	f000 fe03 	bl	800353c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002936:	200f      	movs	r0, #15
 8002938:	f000 f808 	bl	800294c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800293c:	f7ff fa2a 	bl	8001d94 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	40022000 	.word	0x40022000

0800294c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002954:	4b12      	ldr	r3, [pc, #72]	@ (80029a0 <HAL_InitTick+0x54>)
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	4b12      	ldr	r3, [pc, #72]	@ (80029a4 <HAL_InitTick+0x58>)
 800295a:	781b      	ldrb	r3, [r3, #0]
 800295c:	4619      	mov	r1, r3
 800295e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002962:	fbb3 f3f1 	udiv	r3, r3, r1
 8002966:	fbb2 f3f3 	udiv	r3, r2, r3
 800296a:	4618      	mov	r0, r3
 800296c:	f000 fe1b 	bl	80035a6 <HAL_SYSTICK_Config>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e00e      	b.n	8002998 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2b0f      	cmp	r3, #15
 800297e:	d80a      	bhi.n	8002996 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002980:	2200      	movs	r2, #0
 8002982:	6879      	ldr	r1, [r7, #4]
 8002984:	f04f 30ff 	mov.w	r0, #4294967295
 8002988:	f000 fde3 	bl	8003552 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800298c:	4a06      	ldr	r2, [pc, #24]	@ (80029a8 <HAL_InitTick+0x5c>)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002992:	2300      	movs	r3, #0
 8002994:	e000      	b.n	8002998 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
}
 8002998:	4618      	mov	r0, r3
 800299a:	3708      	adds	r7, #8
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	20000000 	.word	0x20000000
 80029a4:	2000000c 	.word	0x2000000c
 80029a8:	20000008 	.word	0x20000008

080029ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029b0:	4b05      	ldr	r3, [pc, #20]	@ (80029c8 <HAL_IncTick+0x1c>)
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	461a      	mov	r2, r3
 80029b6:	4b05      	ldr	r3, [pc, #20]	@ (80029cc <HAL_IncTick+0x20>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4413      	add	r3, r2
 80029bc:	4a03      	ldr	r2, [pc, #12]	@ (80029cc <HAL_IncTick+0x20>)
 80029be:	6013      	str	r3, [r2, #0]
}
 80029c0:	bf00      	nop
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bc80      	pop	{r7}
 80029c6:	4770      	bx	lr
 80029c8:	2000000c 	.word	0x2000000c
 80029cc:	20000650 	.word	0x20000650

080029d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
  return uwTick;
 80029d4:	4b02      	ldr	r3, [pc, #8]	@ (80029e0 <HAL_GetTick+0x10>)
 80029d6:	681b      	ldr	r3, [r3, #0]
}
 80029d8:	4618      	mov	r0, r3
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr
 80029e0:	20000650 	.word	0x20000650

080029e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029ec:	f7ff fff0 	bl	80029d0 <HAL_GetTick>
 80029f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029fc:	d005      	beq.n	8002a0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029fe:	4b0a      	ldr	r3, [pc, #40]	@ (8002a28 <HAL_Delay+0x44>)
 8002a00:	781b      	ldrb	r3, [r3, #0]
 8002a02:	461a      	mov	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	4413      	add	r3, r2
 8002a08:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002a0a:	bf00      	nop
 8002a0c:	f7ff ffe0 	bl	80029d0 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d8f7      	bhi.n	8002a0c <HAL_Delay+0x28>
  {
  }
}
 8002a1c:	bf00      	nop
 8002a1e:	bf00      	nop
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	2000000c 	.word	0x2000000c

08002a2c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b086      	sub	sp, #24
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a34:	2300      	movs	r3, #0
 8002a36:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002a40:	2300      	movs	r3, #0
 8002a42:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e0be      	b.n	8002bcc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d109      	bne.n	8002a70 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a6a:	6878      	ldr	r0, [r7, #4]
 8002a6c:	f7ff f9ca 	bl	8001e04 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f000 fb41 	bl	80030f8 <ADC_ConversionStop_Disable>
 8002a76:	4603      	mov	r3, r0
 8002a78:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a7e:	f003 0310 	and.w	r3, r3, #16
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f040 8099 	bne.w	8002bba <HAL_ADC_Init+0x18e>
 8002a88:	7dfb      	ldrb	r3, [r7, #23]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	f040 8095 	bne.w	8002bba <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a94:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002a98:	f023 0302 	bic.w	r3, r3, #2
 8002a9c:	f043 0202 	orr.w	r2, r3, #2
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002aac:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	7b1b      	ldrb	r3, [r3, #12]
 8002ab2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002ab4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002ac4:	d003      	beq.n	8002ace <HAL_ADC_Init+0xa2>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d102      	bne.n	8002ad4 <HAL_ADC_Init+0xa8>
 8002ace:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ad2:	e000      	b.n	8002ad6 <HAL_ADC_Init+0xaa>
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	693a      	ldr	r2, [r7, #16]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	7d1b      	ldrb	r3, [r3, #20]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d119      	bne.n	8002b18 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	7b1b      	ldrb	r3, [r3, #12]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d109      	bne.n	8002b00 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	699b      	ldr	r3, [r3, #24]
 8002af0:	3b01      	subs	r3, #1
 8002af2:	035a      	lsls	r2, r3, #13
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002afc:	613b      	str	r3, [r7, #16]
 8002afe:	e00b      	b.n	8002b18 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b04:	f043 0220 	orr.w	r2, r3, #32
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b10:	f043 0201 	orr.w	r2, r3, #1
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	693a      	ldr	r2, [r7, #16]
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689a      	ldr	r2, [r3, #8]
 8002b32:	4b28      	ldr	r3, [pc, #160]	@ (8002bd4 <HAL_ADC_Init+0x1a8>)
 8002b34:	4013      	ands	r3, r2
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	6812      	ldr	r2, [r2, #0]
 8002b3a:	68b9      	ldr	r1, [r7, #8]
 8002b3c:	430b      	orrs	r3, r1
 8002b3e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b48:	d003      	beq.n	8002b52 <HAL_ADC_Init+0x126>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	2b01      	cmp	r3, #1
 8002b50:	d104      	bne.n	8002b5c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	691b      	ldr	r3, [r3, #16]
 8002b56:	3b01      	subs	r3, #1
 8002b58:	051b      	lsls	r3, r3, #20
 8002b5a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b62:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	689a      	ldr	r2, [r3, #8]
 8002b76:	4b18      	ldr	r3, [pc, #96]	@ (8002bd8 <HAL_ADC_Init+0x1ac>)
 8002b78:	4013      	ands	r3, r2
 8002b7a:	68ba      	ldr	r2, [r7, #8]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d10b      	bne.n	8002b98 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b8a:	f023 0303 	bic.w	r3, r3, #3
 8002b8e:	f043 0201 	orr.w	r2, r3, #1
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b96:	e018      	b.n	8002bca <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b9c:	f023 0312 	bic.w	r3, r3, #18
 8002ba0:	f043 0210 	orr.w	r2, r3, #16
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bac:	f043 0201 	orr.w	r2, r3, #1
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002bb4:	2301      	movs	r3, #1
 8002bb6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002bb8:	e007      	b.n	8002bca <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bbe:	f043 0210 	orr.w	r2, r3, #16
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002bca:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3718      	adds	r7, #24
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	ffe1f7fd 	.word	0xffe1f7fd
 8002bd8:	ff1f0efe 	.word	0xff1f0efe

08002bdc <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b086      	sub	sp, #24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002be8:	2300      	movs	r3, #0
 8002bea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a64      	ldr	r2, [pc, #400]	@ (8002d84 <HAL_ADC_Start_DMA+0x1a8>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d004      	beq.n	8002c00 <HAL_ADC_Start_DMA+0x24>
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	4a63      	ldr	r2, [pc, #396]	@ (8002d88 <HAL_ADC_Start_DMA+0x1ac>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d106      	bne.n	8002c0e <HAL_ADC_Start_DMA+0x32>
 8002c00:	4b60      	ldr	r3, [pc, #384]	@ (8002d84 <HAL_ADC_Start_DMA+0x1a8>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f040 80b3 	bne.w	8002d74 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d101      	bne.n	8002c1c <HAL_ADC_Start_DMA+0x40>
 8002c18:	2302      	movs	r3, #2
 8002c1a:	e0ae      	b.n	8002d7a <HAL_ADC_Start_DMA+0x19e>
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	f000 fa0d 	bl	8003044 <ADC_Enable>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002c2e:	7dfb      	ldrb	r3, [r7, #23]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f040 809a 	bne.w	8002d6a <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c3a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002c3e:	f023 0301 	bic.w	r3, r3, #1
 8002c42:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	4a4e      	ldr	r2, [pc, #312]	@ (8002d88 <HAL_ADC_Start_DMA+0x1ac>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d105      	bne.n	8002c60 <HAL_ADC_Start_DMA+0x84>
 8002c54:	4b4b      	ldr	r3, [pc, #300]	@ (8002d84 <HAL_ADC_Start_DMA+0x1a8>)
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d115      	bne.n	8002c8c <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c64:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d026      	beq.n	8002cc8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c7e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c82:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c8a:	e01d      	b.n	8002cc8 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c90:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a39      	ldr	r2, [pc, #228]	@ (8002d84 <HAL_ADC_Start_DMA+0x1a8>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d004      	beq.n	8002cac <HAL_ADC_Start_DMA+0xd0>
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a38      	ldr	r2, [pc, #224]	@ (8002d88 <HAL_ADC_Start_DMA+0x1ac>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d10d      	bne.n	8002cc8 <HAL_ADC_Start_DMA+0xec>
 8002cac:	4b35      	ldr	r3, [pc, #212]	@ (8002d84 <HAL_ADC_Start_DMA+0x1a8>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d007      	beq.n	8002cc8 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cbc:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002cc0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ccc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d006      	beq.n	8002ce2 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd8:	f023 0206 	bic.w	r2, r3, #6
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002ce0:	e002      	b.n	8002ce8 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6a1b      	ldr	r3, [r3, #32]
 8002cf4:	4a25      	ldr	r2, [pc, #148]	@ (8002d8c <HAL_ADC_Start_DMA+0x1b0>)
 8002cf6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	4a24      	ldr	r2, [pc, #144]	@ (8002d90 <HAL_ADC_Start_DMA+0x1b4>)
 8002cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6a1b      	ldr	r3, [r3, #32]
 8002d04:	4a23      	ldr	r2, [pc, #140]	@ (8002d94 <HAL_ADC_Start_DMA+0x1b8>)
 8002d06:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f06f 0202 	mvn.w	r2, #2
 8002d10:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	689a      	ldr	r2, [r3, #8]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d20:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6a18      	ldr	r0, [r3, #32]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	334c      	adds	r3, #76	@ 0x4c
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	68ba      	ldr	r2, [r7, #8]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	f000 fc9f 	bl	8003674 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002d40:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002d44:	d108      	bne.n	8002d58 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	689a      	ldr	r2, [r3, #8]
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002d54:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002d56:	e00f      	b.n	8002d78 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	689a      	ldr	r2, [r3, #8]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002d66:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002d68:	e006      	b.n	8002d78 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8002d72:	e001      	b.n	8002d78 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d74:	2301      	movs	r3, #1
 8002d76:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002d78:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3718      	adds	r7, #24
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	40012400 	.word	0x40012400
 8002d88:	40012800 	.word	0x40012800
 8002d8c:	0800317b 	.word	0x0800317b
 8002d90:	080031f7 	.word	0x080031f7
 8002d94:	08003213 	.word	0x08003213

08002d98 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002da0:	2300      	movs	r3, #0
 8002da2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002daa:	2b01      	cmp	r3, #1
 8002dac:	d101      	bne.n	8002db2 <HAL_ADC_Stop_DMA+0x1a>
 8002dae:	2302      	movs	r3, #2
 8002db0:	e03a      	b.n	8002e28 <HAL_ADC_Stop_DMA+0x90>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2201      	movs	r2, #1
 8002db6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 f99c 	bl	80030f8 <ADC_ConversionStop_Disable>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002dc4:	7bfb      	ldrb	r3, [r7, #15]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d129      	bne.n	8002e1e <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689a      	ldr	r2, [r3, #8]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002dd8:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
 8002dde:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002de2:	b2db      	uxtb	r3, r3
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d11a      	bne.n	8002e1e <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a1b      	ldr	r3, [r3, #32]
 8002dec:	4618      	mov	r0, r3
 8002dee:	f000 fca1 	bl	8003734 <HAL_DMA_Abort>
 8002df2:	4603      	mov	r3, r0
 8002df4:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d10a      	bne.n	8002e12 <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e00:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002e04:	f023 0301 	bic.w	r3, r3, #1
 8002e08:	f043 0201 	orr.w	r2, r3, #1
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e10:	e005      	b.n	8002e1e <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e16:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8002e26:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e28:	4618      	mov	r0, r3
 8002e2a:	3710      	adds	r7, #16
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	bd80      	pop	{r7, pc}

08002e30 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002e38:	bf00      	nop
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bc80      	pop	{r7}
 8002e40:	4770      	bx	lr

08002e42 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e42:	b480      	push	{r7}
 8002e44:	b083      	sub	sp, #12
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr

08002e54 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d101      	bne.n	8002e74 <HAL_ADC_ConfigChannel+0x20>
 8002e70:	2302      	movs	r3, #2
 8002e72:	e0dc      	b.n	800302e <HAL_ADC_ConfigChannel+0x1da>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	2b06      	cmp	r3, #6
 8002e82:	d81c      	bhi.n	8002ebe <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685a      	ldr	r2, [r3, #4]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	4413      	add	r3, r2
 8002e94:	3b05      	subs	r3, #5
 8002e96:	221f      	movs	r2, #31
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	4019      	ands	r1, r3
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	6818      	ldr	r0, [r3, #0]
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	3b05      	subs	r3, #5
 8002eb0:	fa00 f203 	lsl.w	r2, r0, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ebc:	e03c      	b.n	8002f38 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b0c      	cmp	r3, #12
 8002ec4:	d81c      	bhi.n	8002f00 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4413      	add	r3, r2
 8002ed6:	3b23      	subs	r3, #35	@ 0x23
 8002ed8:	221f      	movs	r2, #31
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	4019      	ands	r1, r3
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	6818      	ldr	r0, [r3, #0]
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	4613      	mov	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	4413      	add	r3, r2
 8002ef0:	3b23      	subs	r3, #35	@ 0x23
 8002ef2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	430a      	orrs	r2, r1
 8002efc:	631a      	str	r2, [r3, #48]	@ 0x30
 8002efe:	e01b      	b.n	8002f38 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	685a      	ldr	r2, [r3, #4]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	4413      	add	r3, r2
 8002f10:	3b41      	subs	r3, #65	@ 0x41
 8002f12:	221f      	movs	r2, #31
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	4019      	ands	r1, r3
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	6818      	ldr	r0, [r3, #0]
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	4613      	mov	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	4413      	add	r3, r2
 8002f2a:	3b41      	subs	r3, #65	@ 0x41
 8002f2c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	430a      	orrs	r2, r1
 8002f36:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2b09      	cmp	r3, #9
 8002f3e:	d91c      	bls.n	8002f7a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68d9      	ldr	r1, [r3, #12]
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	4413      	add	r3, r2
 8002f50:	3b1e      	subs	r3, #30
 8002f52:	2207      	movs	r2, #7
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	4019      	ands	r1, r3
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	6898      	ldr	r0, [r3, #8]
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	4613      	mov	r3, r2
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	4413      	add	r3, r2
 8002f6a:	3b1e      	subs	r3, #30
 8002f6c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	430a      	orrs	r2, r1
 8002f76:	60da      	str	r2, [r3, #12]
 8002f78:	e019      	b.n	8002fae <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	6919      	ldr	r1, [r3, #16]
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	4613      	mov	r3, r2
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	4413      	add	r3, r2
 8002f8a:	2207      	movs	r2, #7
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	43db      	mvns	r3, r3
 8002f92:	4019      	ands	r1, r3
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	6898      	ldr	r0, [r3, #8]
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	005b      	lsls	r3, r3, #1
 8002fa0:	4413      	add	r3, r2
 8002fa2:	fa00 f203 	lsl.w	r2, r0, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	430a      	orrs	r2, r1
 8002fac:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2b10      	cmp	r3, #16
 8002fb4:	d003      	beq.n	8002fbe <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002fba:	2b11      	cmp	r3, #17
 8002fbc:	d132      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a1d      	ldr	r2, [pc, #116]	@ (8003038 <HAL_ADC_ConfigChannel+0x1e4>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d125      	bne.n	8003014 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d126      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002fe4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2b10      	cmp	r3, #16
 8002fec:	d11a      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002fee:	4b13      	ldr	r3, [pc, #76]	@ (800303c <HAL_ADC_ConfigChannel+0x1e8>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a13      	ldr	r2, [pc, #76]	@ (8003040 <HAL_ADC_ConfigChannel+0x1ec>)
 8002ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff8:	0c9a      	lsrs	r2, r3, #18
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4413      	add	r3, r2
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003004:	e002      	b.n	800300c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	3b01      	subs	r3, #1
 800300a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1f9      	bne.n	8003006 <HAL_ADC_ConfigChannel+0x1b2>
 8003012:	e007      	b.n	8003024 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003018:	f043 0220 	orr.w	r2, r3, #32
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800302c:	7bfb      	ldrb	r3, [r7, #15]
}
 800302e:	4618      	mov	r0, r3
 8003030:	3714      	adds	r7, #20
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr
 8003038:	40012400 	.word	0x40012400
 800303c:	20000000 	.word	0x20000000
 8003040:	431bde83 	.word	0x431bde83

08003044 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800304c:	2300      	movs	r3, #0
 800304e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003050:	2300      	movs	r3, #0
 8003052:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b01      	cmp	r3, #1
 8003060:	d040      	beq.n	80030e4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	689a      	ldr	r2, [r3, #8]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f042 0201 	orr.w	r2, r2, #1
 8003070:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003072:	4b1f      	ldr	r3, [pc, #124]	@ (80030f0 <ADC_Enable+0xac>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a1f      	ldr	r2, [pc, #124]	@ (80030f4 <ADC_Enable+0xb0>)
 8003078:	fba2 2303 	umull	r2, r3, r2, r3
 800307c:	0c9b      	lsrs	r3, r3, #18
 800307e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003080:	e002      	b.n	8003088 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	3b01      	subs	r3, #1
 8003086:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1f9      	bne.n	8003082 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800308e:	f7ff fc9f 	bl	80029d0 <HAL_GetTick>
 8003092:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003094:	e01f      	b.n	80030d6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003096:	f7ff fc9b 	bl	80029d0 <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d918      	bls.n	80030d6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d011      	beq.n	80030d6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030b6:	f043 0210 	orr.w	r2, r3, #16
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c2:	f043 0201 	orr.w	r2, r3, #1
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e007      	b.n	80030e6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d1d8      	bne.n	8003096 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3710      	adds	r7, #16
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	20000000 	.word	0x20000000
 80030f4:	431bde83 	.word	0x431bde83

080030f8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003100:	2300      	movs	r3, #0
 8003102:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b01      	cmp	r3, #1
 8003110:	d12e      	bne.n	8003170 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f022 0201 	bic.w	r2, r2, #1
 8003120:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003122:	f7ff fc55 	bl	80029d0 <HAL_GetTick>
 8003126:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003128:	e01b      	b.n	8003162 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800312a:	f7ff fc51 	bl	80029d0 <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	2b02      	cmp	r3, #2
 8003136:	d914      	bls.n	8003162 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	2b01      	cmp	r3, #1
 8003144:	d10d      	bne.n	8003162 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800314a:	f043 0210 	orr.w	r2, r3, #16
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003156:	f043 0201 	orr.w	r2, r3, #1
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e007      	b.n	8003172 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	2b01      	cmp	r3, #1
 800316e:	d0dc      	beq.n	800312a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800317a:	b580      	push	{r7, lr}
 800317c:	b084      	sub	sp, #16
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003186:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800318c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003190:	2b00      	cmp	r3, #0
 8003192:	d127      	bne.n	80031e4 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003198:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80031aa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80031ae:	d115      	bne.n	80031dc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d111      	bne.n	80031dc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d105      	bne.n	80031dc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d4:	f043 0201 	orr.w	r2, r3, #1
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80031dc:	68f8      	ldr	r0, [r7, #12]
 80031de:	f7ff f94d 	bl	800247c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80031e2:	e004      	b.n	80031ee <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	4798      	blx	r3
}
 80031ee:	bf00      	nop
 80031f0:	3710      	adds	r7, #16
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}

080031f6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80031f6:	b580      	push	{r7, lr}
 80031f8:	b084      	sub	sp, #16
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003202:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003204:	68f8      	ldr	r0, [r7, #12]
 8003206:	f7ff fe13 	bl	8002e30 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800320a:	bf00      	nop
 800320c:	3710      	adds	r7, #16
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003212:	b580      	push	{r7, lr}
 8003214:	b084      	sub	sp, #16
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003224:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003230:	f043 0204 	orr.w	r2, r3, #4
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003238:	68f8      	ldr	r0, [r7, #12]
 800323a:	f7ff fe02 	bl	8002e42 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800323e:	bf00      	nop
 8003240:	3710      	adds	r7, #16
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
	...

08003248 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003248:	b590      	push	{r4, r7, lr}
 800324a:	b087      	sub	sp, #28
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003250:	2300      	movs	r3, #0
 8003252:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8003254:	2300      	movs	r3, #0
 8003256:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800325e:	2b01      	cmp	r3, #1
 8003260:	d101      	bne.n	8003266 <HAL_ADCEx_Calibration_Start+0x1e>
 8003262:	2302      	movs	r3, #2
 8003264:	e097      	b.n	8003396 <HAL_ADCEx_Calibration_Start+0x14e>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f7ff ff42 	bl	80030f8 <ADC_ConversionStop_Disable>
 8003274:	4603      	mov	r3, r0
 8003276:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f7ff fee3 	bl	8003044 <ADC_Enable>
 800327e:	4603      	mov	r3, r0
 8003280:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8003282:	7dfb      	ldrb	r3, [r7, #23]
 8003284:	2b00      	cmp	r3, #0
 8003286:	f040 8081 	bne.w	800338c <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800328e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003292:	f023 0302 	bic.w	r3, r3, #2
 8003296:	f043 0202 	orr.w	r2, r3, #2
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800329e:	4b40      	ldr	r3, [pc, #256]	@ (80033a0 <HAL_ADCEx_Calibration_Start+0x158>)
 80032a0:	681c      	ldr	r4, [r3, #0]
 80032a2:	2002      	movs	r0, #2
 80032a4:	f001 fac2 	bl	800482c <HAL_RCCEx_GetPeriphCLKFreq>
 80032a8:	4603      	mov	r3, r0
 80032aa:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80032ae:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80032b0:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80032b2:	e002      	b.n	80032ba <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	3b01      	subs	r3, #1
 80032b8:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1f9      	bne.n	80032b4 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689a      	ldr	r2, [r3, #8]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f042 0208 	orr.w	r2, r2, #8
 80032ce:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80032d0:	f7ff fb7e 	bl	80029d0 <HAL_GetTick>
 80032d4:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80032d6:	e01b      	b.n	8003310 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80032d8:	f7ff fb7a 	bl	80029d0 <HAL_GetTick>
 80032dc:	4602      	mov	r2, r0
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	2b0a      	cmp	r3, #10
 80032e4:	d914      	bls.n	8003310 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f003 0308 	and.w	r3, r3, #8
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d00d      	beq.n	8003310 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f8:	f023 0312 	bic.w	r3, r3, #18
 80032fc:	f043 0210 	orr.w	r2, r3, #16
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	e042      	b.n	8003396 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	f003 0308 	and.w	r3, r3, #8
 800331a:	2b00      	cmp	r3, #0
 800331c:	d1dc      	bne.n	80032d8 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	689a      	ldr	r2, [r3, #8]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f042 0204 	orr.w	r2, r2, #4
 800332c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800332e:	f7ff fb4f 	bl	80029d0 <HAL_GetTick>
 8003332:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003334:	e01b      	b.n	800336e <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003336:	f7ff fb4b 	bl	80029d0 <HAL_GetTick>
 800333a:	4602      	mov	r2, r0
 800333c:	693b      	ldr	r3, [r7, #16]
 800333e:	1ad3      	subs	r3, r2, r3
 8003340:	2b0a      	cmp	r3, #10
 8003342:	d914      	bls.n	800336e <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f003 0304 	and.w	r3, r3, #4
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00d      	beq.n	800336e <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003356:	f023 0312 	bic.w	r3, r3, #18
 800335a:	f043 0210 	orr.w	r2, r3, #16
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e013      	b.n	8003396 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	689b      	ldr	r3, [r3, #8]
 8003374:	f003 0304 	and.w	r3, r3, #4
 8003378:	2b00      	cmp	r3, #0
 800337a:	d1dc      	bne.n	8003336 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003380:	f023 0303 	bic.w	r3, r3, #3
 8003384:	f043 0201 	orr.w	r2, r3, #1
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003394:	7dfb      	ldrb	r3, [r7, #23]
}
 8003396:	4618      	mov	r0, r3
 8003398:	371c      	adds	r7, #28
 800339a:	46bd      	mov	sp, r7
 800339c:	bd90      	pop	{r4, r7, pc}
 800339e:	bf00      	nop
 80033a0:	20000000 	.word	0x20000000

080033a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f003 0307 	and.w	r3, r3, #7
 80033b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033b4:	4b0c      	ldr	r3, [pc, #48]	@ (80033e8 <__NVIC_SetPriorityGrouping+0x44>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033ba:	68ba      	ldr	r2, [r7, #8]
 80033bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033c0:	4013      	ands	r3, r2
 80033c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033d6:	4a04      	ldr	r2, [pc, #16]	@ (80033e8 <__NVIC_SetPriorityGrouping+0x44>)
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	60d3      	str	r3, [r2, #12]
}
 80033dc:	bf00      	nop
 80033de:	3714      	adds	r7, #20
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc80      	pop	{r7}
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	e000ed00 	.word	0xe000ed00

080033ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033f0:	4b04      	ldr	r3, [pc, #16]	@ (8003404 <__NVIC_GetPriorityGrouping+0x18>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	0a1b      	lsrs	r3, r3, #8
 80033f6:	f003 0307 	and.w	r3, r3, #7
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bc80      	pop	{r7}
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	e000ed00 	.word	0xe000ed00

08003408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	4603      	mov	r3, r0
 8003410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003416:	2b00      	cmp	r3, #0
 8003418:	db0b      	blt.n	8003432 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800341a:	79fb      	ldrb	r3, [r7, #7]
 800341c:	f003 021f 	and.w	r2, r3, #31
 8003420:	4906      	ldr	r1, [pc, #24]	@ (800343c <__NVIC_EnableIRQ+0x34>)
 8003422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003426:	095b      	lsrs	r3, r3, #5
 8003428:	2001      	movs	r0, #1
 800342a:	fa00 f202 	lsl.w	r2, r0, r2
 800342e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003432:	bf00      	nop
 8003434:	370c      	adds	r7, #12
 8003436:	46bd      	mov	sp, r7
 8003438:	bc80      	pop	{r7}
 800343a:	4770      	bx	lr
 800343c:	e000e100 	.word	0xe000e100

08003440 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	4603      	mov	r3, r0
 8003448:	6039      	str	r1, [r7, #0]
 800344a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800344c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003450:	2b00      	cmp	r3, #0
 8003452:	db0a      	blt.n	800346a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	b2da      	uxtb	r2, r3
 8003458:	490c      	ldr	r1, [pc, #48]	@ (800348c <__NVIC_SetPriority+0x4c>)
 800345a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800345e:	0112      	lsls	r2, r2, #4
 8003460:	b2d2      	uxtb	r2, r2
 8003462:	440b      	add	r3, r1
 8003464:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003468:	e00a      	b.n	8003480 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	b2da      	uxtb	r2, r3
 800346e:	4908      	ldr	r1, [pc, #32]	@ (8003490 <__NVIC_SetPriority+0x50>)
 8003470:	79fb      	ldrb	r3, [r7, #7]
 8003472:	f003 030f 	and.w	r3, r3, #15
 8003476:	3b04      	subs	r3, #4
 8003478:	0112      	lsls	r2, r2, #4
 800347a:	b2d2      	uxtb	r2, r2
 800347c:	440b      	add	r3, r1
 800347e:	761a      	strb	r2, [r3, #24]
}
 8003480:	bf00      	nop
 8003482:	370c      	adds	r7, #12
 8003484:	46bd      	mov	sp, r7
 8003486:	bc80      	pop	{r7}
 8003488:	4770      	bx	lr
 800348a:	bf00      	nop
 800348c:	e000e100 	.word	0xe000e100
 8003490:	e000ed00 	.word	0xe000ed00

08003494 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003494:	b480      	push	{r7}
 8003496:	b089      	sub	sp, #36	@ 0x24
 8003498:	af00      	add	r7, sp, #0
 800349a:	60f8      	str	r0, [r7, #12]
 800349c:	60b9      	str	r1, [r7, #8]
 800349e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	f003 0307 	and.w	r3, r3, #7
 80034a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	f1c3 0307 	rsb	r3, r3, #7
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	bf28      	it	cs
 80034b2:	2304      	movcs	r3, #4
 80034b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034b6:	69fb      	ldr	r3, [r7, #28]
 80034b8:	3304      	adds	r3, #4
 80034ba:	2b06      	cmp	r3, #6
 80034bc:	d902      	bls.n	80034c4 <NVIC_EncodePriority+0x30>
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	3b03      	subs	r3, #3
 80034c2:	e000      	b.n	80034c6 <NVIC_EncodePriority+0x32>
 80034c4:	2300      	movs	r3, #0
 80034c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034c8:	f04f 32ff 	mov.w	r2, #4294967295
 80034cc:	69bb      	ldr	r3, [r7, #24]
 80034ce:	fa02 f303 	lsl.w	r3, r2, r3
 80034d2:	43da      	mvns	r2, r3
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	401a      	ands	r2, r3
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034dc:	f04f 31ff 	mov.w	r1, #4294967295
 80034e0:	697b      	ldr	r3, [r7, #20]
 80034e2:	fa01 f303 	lsl.w	r3, r1, r3
 80034e6:	43d9      	mvns	r1, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034ec:	4313      	orrs	r3, r2
         );
}
 80034ee:	4618      	mov	r0, r3
 80034f0:	3724      	adds	r7, #36	@ 0x24
 80034f2:	46bd      	mov	sp, r7
 80034f4:	bc80      	pop	{r7}
 80034f6:	4770      	bx	lr

080034f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	3b01      	subs	r3, #1
 8003504:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003508:	d301      	bcc.n	800350e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800350a:	2301      	movs	r3, #1
 800350c:	e00f      	b.n	800352e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800350e:	4a0a      	ldr	r2, [pc, #40]	@ (8003538 <SysTick_Config+0x40>)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	3b01      	subs	r3, #1
 8003514:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003516:	210f      	movs	r1, #15
 8003518:	f04f 30ff 	mov.w	r0, #4294967295
 800351c:	f7ff ff90 	bl	8003440 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003520:	4b05      	ldr	r3, [pc, #20]	@ (8003538 <SysTick_Config+0x40>)
 8003522:	2200      	movs	r2, #0
 8003524:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003526:	4b04      	ldr	r3, [pc, #16]	@ (8003538 <SysTick_Config+0x40>)
 8003528:	2207      	movs	r2, #7
 800352a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	e000e010 	.word	0xe000e010

0800353c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f7ff ff2d 	bl	80033a4 <__NVIC_SetPriorityGrouping>
}
 800354a:	bf00      	nop
 800354c:	3708      	adds	r7, #8
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003552:	b580      	push	{r7, lr}
 8003554:	b086      	sub	sp, #24
 8003556:	af00      	add	r7, sp, #0
 8003558:	4603      	mov	r3, r0
 800355a:	60b9      	str	r1, [r7, #8]
 800355c:	607a      	str	r2, [r7, #4]
 800355e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003560:	2300      	movs	r3, #0
 8003562:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003564:	f7ff ff42 	bl	80033ec <__NVIC_GetPriorityGrouping>
 8003568:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	68b9      	ldr	r1, [r7, #8]
 800356e:	6978      	ldr	r0, [r7, #20]
 8003570:	f7ff ff90 	bl	8003494 <NVIC_EncodePriority>
 8003574:	4602      	mov	r2, r0
 8003576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800357a:	4611      	mov	r1, r2
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff ff5f 	bl	8003440 <__NVIC_SetPriority>
}
 8003582:	bf00      	nop
 8003584:	3718      	adds	r7, #24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b082      	sub	sp, #8
 800358e:	af00      	add	r7, sp, #0
 8003590:	4603      	mov	r3, r0
 8003592:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003598:	4618      	mov	r0, r3
 800359a:	f7ff ff35 	bl	8003408 <__NVIC_EnableIRQ>
}
 800359e:	bf00      	nop
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b082      	sub	sp, #8
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f7ff ffa2 	bl	80034f8 <SysTick_Config>
 80035b4:	4603      	mov	r3, r0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3708      	adds	r7, #8
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
	...

080035c0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80035c8:	2300      	movs	r3, #0
 80035ca:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d101      	bne.n	80035d6 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80035d2:	2301      	movs	r3, #1
 80035d4:	e043      	b.n	800365e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	461a      	mov	r2, r3
 80035dc:	4b22      	ldr	r3, [pc, #136]	@ (8003668 <HAL_DMA_Init+0xa8>)
 80035de:	4413      	add	r3, r2
 80035e0:	4a22      	ldr	r2, [pc, #136]	@ (800366c <HAL_DMA_Init+0xac>)
 80035e2:	fba2 2303 	umull	r2, r3, r2, r3
 80035e6:	091b      	lsrs	r3, r3, #4
 80035e8:	009a      	lsls	r2, r3, #2
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4a1f      	ldr	r2, [pc, #124]	@ (8003670 <HAL_DMA_Init+0xb0>)
 80035f2:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2202      	movs	r2, #2
 80035f8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800360a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800360e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003618:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	68db      	ldr	r3, [r3, #12]
 800361e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003624:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	695b      	ldr	r3, [r3, #20]
 800362a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003630:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	69db      	ldr	r3, [r3, #28]
 8003636:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	4313      	orrs	r3, r2
 800363c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800365c:	2300      	movs	r3, #0
}
 800365e:	4618      	mov	r0, r3
 8003660:	3714      	adds	r7, #20
 8003662:	46bd      	mov	sp, r7
 8003664:	bc80      	pop	{r7}
 8003666:	4770      	bx	lr
 8003668:	bffdfff8 	.word	0xbffdfff8
 800366c:	cccccccd 	.word	0xcccccccd
 8003670:	40020000 	.word	0x40020000

08003674 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b086      	sub	sp, #24
 8003678:	af00      	add	r7, sp, #0
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	607a      	str	r2, [r7, #4]
 8003680:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003682:	2300      	movs	r3, #0
 8003684:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	f893 3020 	ldrb.w	r3, [r3, #32]
 800368c:	2b01      	cmp	r3, #1
 800368e:	d101      	bne.n	8003694 <HAL_DMA_Start_IT+0x20>
 8003690:	2302      	movs	r3, #2
 8003692:	e04b      	b.n	800372c <HAL_DMA_Start_IT+0xb8>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2201      	movs	r2, #1
 8003698:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d13a      	bne.n	800371e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2202      	movs	r2, #2
 80036ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2200      	movs	r2, #0
 80036b4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f022 0201 	bic.w	r2, r2, #1
 80036c4:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	68b9      	ldr	r1, [r7, #8]
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f000 f9eb 	bl	8003aa8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d008      	beq.n	80036ec <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f042 020e 	orr.w	r2, r2, #14
 80036e8:	601a      	str	r2, [r3, #0]
 80036ea:	e00f      	b.n	800370c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f022 0204 	bic.w	r2, r2, #4
 80036fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f042 020a 	orr.w	r2, r2, #10
 800370a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f042 0201 	orr.w	r2, r2, #1
 800371a:	601a      	str	r2, [r3, #0]
 800371c:	e005      	b.n	800372a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2200      	movs	r2, #0
 8003722:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003726:	2302      	movs	r3, #2
 8003728:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 800372a:	7dfb      	ldrb	r3, [r7, #23]
}
 800372c:	4618      	mov	r0, r3
 800372e:	3718      	adds	r7, #24
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}

08003734 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800373c:	2300      	movs	r3, #0
 800373e:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003746:	b2db      	uxtb	r3, r3
 8003748:	2b02      	cmp	r3, #2
 800374a:	d008      	beq.n	800375e <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2204      	movs	r2, #4
 8003750:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e020      	b.n	80037a0 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f022 020e 	bic.w	r2, r2, #14
 800376c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 0201 	bic.w	r2, r2, #1
 800377c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003786:	2101      	movs	r1, #1
 8003788:	fa01 f202 	lsl.w	r2, r1, r2
 800378c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2201      	movs	r2, #1
 8003792:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800379e:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3714      	adds	r7, #20
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bc80      	pop	{r7}
 80037a8:	4770      	bx	lr
	...

080037ac <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037b4:	2300      	movs	r3, #0
 80037b6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	2b02      	cmp	r3, #2
 80037c2:	d005      	beq.n	80037d0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2204      	movs	r2, #4
 80037c8:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80037ca:	2301      	movs	r3, #1
 80037cc:	73fb      	strb	r3, [r7, #15]
 80037ce:	e051      	b.n	8003874 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	681a      	ldr	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f022 020e 	bic.w	r2, r2, #14
 80037de:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 0201 	bic.w	r2, r2, #1
 80037ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a22      	ldr	r2, [pc, #136]	@ (8003880 <HAL_DMA_Abort_IT+0xd4>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d029      	beq.n	800384e <HAL_DMA_Abort_IT+0xa2>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a21      	ldr	r2, [pc, #132]	@ (8003884 <HAL_DMA_Abort_IT+0xd8>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d022      	beq.n	800384a <HAL_DMA_Abort_IT+0x9e>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a1f      	ldr	r2, [pc, #124]	@ (8003888 <HAL_DMA_Abort_IT+0xdc>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d01a      	beq.n	8003844 <HAL_DMA_Abort_IT+0x98>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a1e      	ldr	r2, [pc, #120]	@ (800388c <HAL_DMA_Abort_IT+0xe0>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d012      	beq.n	800383e <HAL_DMA_Abort_IT+0x92>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a1c      	ldr	r2, [pc, #112]	@ (8003890 <HAL_DMA_Abort_IT+0xe4>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d00a      	beq.n	8003838 <HAL_DMA_Abort_IT+0x8c>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a1b      	ldr	r2, [pc, #108]	@ (8003894 <HAL_DMA_Abort_IT+0xe8>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d102      	bne.n	8003832 <HAL_DMA_Abort_IT+0x86>
 800382c:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003830:	e00e      	b.n	8003850 <HAL_DMA_Abort_IT+0xa4>
 8003832:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003836:	e00b      	b.n	8003850 <HAL_DMA_Abort_IT+0xa4>
 8003838:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800383c:	e008      	b.n	8003850 <HAL_DMA_Abort_IT+0xa4>
 800383e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003842:	e005      	b.n	8003850 <HAL_DMA_Abort_IT+0xa4>
 8003844:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003848:	e002      	b.n	8003850 <HAL_DMA_Abort_IT+0xa4>
 800384a:	2310      	movs	r3, #16
 800384c:	e000      	b.n	8003850 <HAL_DMA_Abort_IT+0xa4>
 800384e:	2301      	movs	r3, #1
 8003850:	4a11      	ldr	r2, [pc, #68]	@ (8003898 <HAL_DMA_Abort_IT+0xec>)
 8003852:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003868:	2b00      	cmp	r3, #0
 800386a:	d003      	beq.n	8003874 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003870:	6878      	ldr	r0, [r7, #4]
 8003872:	4798      	blx	r3
    } 
  }
  return status;
 8003874:	7bfb      	ldrb	r3, [r7, #15]
}
 8003876:	4618      	mov	r0, r3
 8003878:	3710      	adds	r7, #16
 800387a:	46bd      	mov	sp, r7
 800387c:	bd80      	pop	{r7, pc}
 800387e:	bf00      	nop
 8003880:	40020008 	.word	0x40020008
 8003884:	4002001c 	.word	0x4002001c
 8003888:	40020030 	.word	0x40020030
 800388c:	40020044 	.word	0x40020044
 8003890:	40020058 	.word	0x40020058
 8003894:	4002006c 	.word	0x4002006c
 8003898:	40020000 	.word	0x40020000

0800389c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b8:	2204      	movs	r2, #4
 80038ba:	409a      	lsls	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	4013      	ands	r3, r2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d04f      	beq.n	8003964 <HAL_DMA_IRQHandler+0xc8>
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	f003 0304 	and.w	r3, r3, #4
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d04a      	beq.n	8003964 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0320 	and.w	r3, r3, #32
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d107      	bne.n	80038ec <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f022 0204 	bic.w	r2, r2, #4
 80038ea:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a66      	ldr	r2, [pc, #408]	@ (8003a8c <HAL_DMA_IRQHandler+0x1f0>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d029      	beq.n	800394a <HAL_DMA_IRQHandler+0xae>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a65      	ldr	r2, [pc, #404]	@ (8003a90 <HAL_DMA_IRQHandler+0x1f4>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d022      	beq.n	8003946 <HAL_DMA_IRQHandler+0xaa>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a63      	ldr	r2, [pc, #396]	@ (8003a94 <HAL_DMA_IRQHandler+0x1f8>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d01a      	beq.n	8003940 <HAL_DMA_IRQHandler+0xa4>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a62      	ldr	r2, [pc, #392]	@ (8003a98 <HAL_DMA_IRQHandler+0x1fc>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d012      	beq.n	800393a <HAL_DMA_IRQHandler+0x9e>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a60      	ldr	r2, [pc, #384]	@ (8003a9c <HAL_DMA_IRQHandler+0x200>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d00a      	beq.n	8003934 <HAL_DMA_IRQHandler+0x98>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a5f      	ldr	r2, [pc, #380]	@ (8003aa0 <HAL_DMA_IRQHandler+0x204>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d102      	bne.n	800392e <HAL_DMA_IRQHandler+0x92>
 8003928:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800392c:	e00e      	b.n	800394c <HAL_DMA_IRQHandler+0xb0>
 800392e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003932:	e00b      	b.n	800394c <HAL_DMA_IRQHandler+0xb0>
 8003934:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003938:	e008      	b.n	800394c <HAL_DMA_IRQHandler+0xb0>
 800393a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800393e:	e005      	b.n	800394c <HAL_DMA_IRQHandler+0xb0>
 8003940:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003944:	e002      	b.n	800394c <HAL_DMA_IRQHandler+0xb0>
 8003946:	2340      	movs	r3, #64	@ 0x40
 8003948:	e000      	b.n	800394c <HAL_DMA_IRQHandler+0xb0>
 800394a:	2304      	movs	r3, #4
 800394c:	4a55      	ldr	r2, [pc, #340]	@ (8003aa4 <HAL_DMA_IRQHandler+0x208>)
 800394e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 8094 	beq.w	8003a82 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003962:	e08e      	b.n	8003a82 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003968:	2202      	movs	r2, #2
 800396a:	409a      	lsls	r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	4013      	ands	r3, r2
 8003970:	2b00      	cmp	r3, #0
 8003972:	d056      	beq.n	8003a22 <HAL_DMA_IRQHandler+0x186>
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d051      	beq.n	8003a22 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0320 	and.w	r3, r3, #32
 8003988:	2b00      	cmp	r3, #0
 800398a:	d10b      	bne.n	80039a4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f022 020a 	bic.w	r2, r2, #10
 800399a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	4a38      	ldr	r2, [pc, #224]	@ (8003a8c <HAL_DMA_IRQHandler+0x1f0>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d029      	beq.n	8003a02 <HAL_DMA_IRQHandler+0x166>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a37      	ldr	r2, [pc, #220]	@ (8003a90 <HAL_DMA_IRQHandler+0x1f4>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d022      	beq.n	80039fe <HAL_DMA_IRQHandler+0x162>
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a35      	ldr	r2, [pc, #212]	@ (8003a94 <HAL_DMA_IRQHandler+0x1f8>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d01a      	beq.n	80039f8 <HAL_DMA_IRQHandler+0x15c>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a34      	ldr	r2, [pc, #208]	@ (8003a98 <HAL_DMA_IRQHandler+0x1fc>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d012      	beq.n	80039f2 <HAL_DMA_IRQHandler+0x156>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a32      	ldr	r2, [pc, #200]	@ (8003a9c <HAL_DMA_IRQHandler+0x200>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d00a      	beq.n	80039ec <HAL_DMA_IRQHandler+0x150>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	4a31      	ldr	r2, [pc, #196]	@ (8003aa0 <HAL_DMA_IRQHandler+0x204>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d102      	bne.n	80039e6 <HAL_DMA_IRQHandler+0x14a>
 80039e0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80039e4:	e00e      	b.n	8003a04 <HAL_DMA_IRQHandler+0x168>
 80039e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039ea:	e00b      	b.n	8003a04 <HAL_DMA_IRQHandler+0x168>
 80039ec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80039f0:	e008      	b.n	8003a04 <HAL_DMA_IRQHandler+0x168>
 80039f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80039f6:	e005      	b.n	8003a04 <HAL_DMA_IRQHandler+0x168>
 80039f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80039fc:	e002      	b.n	8003a04 <HAL_DMA_IRQHandler+0x168>
 80039fe:	2320      	movs	r3, #32
 8003a00:	e000      	b.n	8003a04 <HAL_DMA_IRQHandler+0x168>
 8003a02:	2302      	movs	r3, #2
 8003a04:	4a27      	ldr	r2, [pc, #156]	@ (8003aa4 <HAL_DMA_IRQHandler+0x208>)
 8003a06:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d034      	beq.n	8003a82 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003a20:	e02f      	b.n	8003a82 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a26:	2208      	movs	r2, #8
 8003a28:	409a      	lsls	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	4013      	ands	r3, r2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d028      	beq.n	8003a84 <HAL_DMA_IRQHandler+0x1e8>
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d023      	beq.n	8003a84 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f022 020e 	bic.w	r2, r2, #14
 8003a4a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a54:	2101      	movs	r1, #1
 8003a56:	fa01 f202 	lsl.w	r2, r1, r2
 8003a5a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2201      	movs	r2, #1
 8003a66:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d004      	beq.n	8003a84 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	4798      	blx	r3
    }
  }
  return;
 8003a82:	bf00      	nop
 8003a84:	bf00      	nop
}
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	40020008 	.word	0x40020008
 8003a90:	4002001c 	.word	0x4002001c
 8003a94:	40020030 	.word	0x40020030
 8003a98:	40020044 	.word	0x40020044
 8003a9c:	40020058 	.word	0x40020058
 8003aa0:	4002006c 	.word	0x4002006c
 8003aa4:	40020000 	.word	0x40020000

08003aa8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b085      	sub	sp, #20
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
 8003ab4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003abe:	2101      	movs	r1, #1
 8003ac0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ac4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	683a      	ldr	r2, [r7, #0]
 8003acc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	2b10      	cmp	r3, #16
 8003ad4:	d108      	bne.n	8003ae8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	68ba      	ldr	r2, [r7, #8]
 8003ae4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003ae6:	e007      	b.n	8003af8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68ba      	ldr	r2, [r7, #8]
 8003aee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	60da      	str	r2, [r3, #12]
}
 8003af8:	bf00      	nop
 8003afa:	3714      	adds	r7, #20
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bc80      	pop	{r7}
 8003b00:	4770      	bx	lr
	...

08003b04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b08b      	sub	sp, #44	@ 0x2c
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003b12:	2300      	movs	r3, #0
 8003b14:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b16:	e169      	b.n	8003dec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003b18:	2201      	movs	r2, #1
 8003b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b20:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	69fa      	ldr	r2, [r7, #28]
 8003b28:	4013      	ands	r3, r2
 8003b2a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003b2c:	69ba      	ldr	r2, [r7, #24]
 8003b2e:	69fb      	ldr	r3, [r7, #28]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	f040 8158 	bne.w	8003de6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	4a9a      	ldr	r2, [pc, #616]	@ (8003da4 <HAL_GPIO_Init+0x2a0>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d05e      	beq.n	8003bfe <HAL_GPIO_Init+0xfa>
 8003b40:	4a98      	ldr	r2, [pc, #608]	@ (8003da4 <HAL_GPIO_Init+0x2a0>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d875      	bhi.n	8003c32 <HAL_GPIO_Init+0x12e>
 8003b46:	4a98      	ldr	r2, [pc, #608]	@ (8003da8 <HAL_GPIO_Init+0x2a4>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d058      	beq.n	8003bfe <HAL_GPIO_Init+0xfa>
 8003b4c:	4a96      	ldr	r2, [pc, #600]	@ (8003da8 <HAL_GPIO_Init+0x2a4>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d86f      	bhi.n	8003c32 <HAL_GPIO_Init+0x12e>
 8003b52:	4a96      	ldr	r2, [pc, #600]	@ (8003dac <HAL_GPIO_Init+0x2a8>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d052      	beq.n	8003bfe <HAL_GPIO_Init+0xfa>
 8003b58:	4a94      	ldr	r2, [pc, #592]	@ (8003dac <HAL_GPIO_Init+0x2a8>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d869      	bhi.n	8003c32 <HAL_GPIO_Init+0x12e>
 8003b5e:	4a94      	ldr	r2, [pc, #592]	@ (8003db0 <HAL_GPIO_Init+0x2ac>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d04c      	beq.n	8003bfe <HAL_GPIO_Init+0xfa>
 8003b64:	4a92      	ldr	r2, [pc, #584]	@ (8003db0 <HAL_GPIO_Init+0x2ac>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d863      	bhi.n	8003c32 <HAL_GPIO_Init+0x12e>
 8003b6a:	4a92      	ldr	r2, [pc, #584]	@ (8003db4 <HAL_GPIO_Init+0x2b0>)
 8003b6c:	4293      	cmp	r3, r2
 8003b6e:	d046      	beq.n	8003bfe <HAL_GPIO_Init+0xfa>
 8003b70:	4a90      	ldr	r2, [pc, #576]	@ (8003db4 <HAL_GPIO_Init+0x2b0>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d85d      	bhi.n	8003c32 <HAL_GPIO_Init+0x12e>
 8003b76:	2b12      	cmp	r3, #18
 8003b78:	d82a      	bhi.n	8003bd0 <HAL_GPIO_Init+0xcc>
 8003b7a:	2b12      	cmp	r3, #18
 8003b7c:	d859      	bhi.n	8003c32 <HAL_GPIO_Init+0x12e>
 8003b7e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b84 <HAL_GPIO_Init+0x80>)
 8003b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b84:	08003bff 	.word	0x08003bff
 8003b88:	08003bd9 	.word	0x08003bd9
 8003b8c:	08003beb 	.word	0x08003beb
 8003b90:	08003c2d 	.word	0x08003c2d
 8003b94:	08003c33 	.word	0x08003c33
 8003b98:	08003c33 	.word	0x08003c33
 8003b9c:	08003c33 	.word	0x08003c33
 8003ba0:	08003c33 	.word	0x08003c33
 8003ba4:	08003c33 	.word	0x08003c33
 8003ba8:	08003c33 	.word	0x08003c33
 8003bac:	08003c33 	.word	0x08003c33
 8003bb0:	08003c33 	.word	0x08003c33
 8003bb4:	08003c33 	.word	0x08003c33
 8003bb8:	08003c33 	.word	0x08003c33
 8003bbc:	08003c33 	.word	0x08003c33
 8003bc0:	08003c33 	.word	0x08003c33
 8003bc4:	08003c33 	.word	0x08003c33
 8003bc8:	08003be1 	.word	0x08003be1
 8003bcc:	08003bf5 	.word	0x08003bf5
 8003bd0:	4a79      	ldr	r2, [pc, #484]	@ (8003db8 <HAL_GPIO_Init+0x2b4>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d013      	beq.n	8003bfe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003bd6:	e02c      	b.n	8003c32 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	623b      	str	r3, [r7, #32]
          break;
 8003bde:	e029      	b.n	8003c34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	3304      	adds	r3, #4
 8003be6:	623b      	str	r3, [r7, #32]
          break;
 8003be8:	e024      	b.n	8003c34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	3308      	adds	r3, #8
 8003bf0:	623b      	str	r3, [r7, #32]
          break;
 8003bf2:	e01f      	b.n	8003c34 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	330c      	adds	r3, #12
 8003bfa:	623b      	str	r3, [r7, #32]
          break;
 8003bfc:	e01a      	b.n	8003c34 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d102      	bne.n	8003c0c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003c06:	2304      	movs	r3, #4
 8003c08:	623b      	str	r3, [r7, #32]
          break;
 8003c0a:	e013      	b.n	8003c34 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d105      	bne.n	8003c20 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c14:	2308      	movs	r3, #8
 8003c16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	69fa      	ldr	r2, [r7, #28]
 8003c1c:	611a      	str	r2, [r3, #16]
          break;
 8003c1e:	e009      	b.n	8003c34 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003c20:	2308      	movs	r3, #8
 8003c22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	69fa      	ldr	r2, [r7, #28]
 8003c28:	615a      	str	r2, [r3, #20]
          break;
 8003c2a:	e003      	b.n	8003c34 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	623b      	str	r3, [r7, #32]
          break;
 8003c30:	e000      	b.n	8003c34 <HAL_GPIO_Init+0x130>
          break;
 8003c32:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	2bff      	cmp	r3, #255	@ 0xff
 8003c38:	d801      	bhi.n	8003c3e <HAL_GPIO_Init+0x13a>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	e001      	b.n	8003c42 <HAL_GPIO_Init+0x13e>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	3304      	adds	r3, #4
 8003c42:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003c44:	69bb      	ldr	r3, [r7, #24]
 8003c46:	2bff      	cmp	r3, #255	@ 0xff
 8003c48:	d802      	bhi.n	8003c50 <HAL_GPIO_Init+0x14c>
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c4c:	009b      	lsls	r3, r3, #2
 8003c4e:	e002      	b.n	8003c56 <HAL_GPIO_Init+0x152>
 8003c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c52:	3b08      	subs	r3, #8
 8003c54:	009b      	lsls	r3, r3, #2
 8003c56:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	210f      	movs	r1, #15
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	fa01 f303 	lsl.w	r3, r1, r3
 8003c64:	43db      	mvns	r3, r3
 8003c66:	401a      	ands	r2, r3
 8003c68:	6a39      	ldr	r1, [r7, #32]
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c70:	431a      	orrs	r2, r3
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	f000 80b1 	beq.w	8003de6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003c84:	4b4d      	ldr	r3, [pc, #308]	@ (8003dbc <HAL_GPIO_Init+0x2b8>)
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	4a4c      	ldr	r2, [pc, #304]	@ (8003dbc <HAL_GPIO_Init+0x2b8>)
 8003c8a:	f043 0301 	orr.w	r3, r3, #1
 8003c8e:	6193      	str	r3, [r2, #24]
 8003c90:	4b4a      	ldr	r3, [pc, #296]	@ (8003dbc <HAL_GPIO_Init+0x2b8>)
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	60bb      	str	r3, [r7, #8]
 8003c9a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003c9c:	4a48      	ldr	r2, [pc, #288]	@ (8003dc0 <HAL_GPIO_Init+0x2bc>)
 8003c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca0:	089b      	lsrs	r3, r3, #2
 8003ca2:	3302      	adds	r3, #2
 8003ca4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ca8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cac:	f003 0303 	and.w	r3, r3, #3
 8003cb0:	009b      	lsls	r3, r3, #2
 8003cb2:	220f      	movs	r2, #15
 8003cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb8:	43db      	mvns	r3, r3
 8003cba:	68fa      	ldr	r2, [r7, #12]
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4a40      	ldr	r2, [pc, #256]	@ (8003dc4 <HAL_GPIO_Init+0x2c0>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d013      	beq.n	8003cf0 <HAL_GPIO_Init+0x1ec>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	4a3f      	ldr	r2, [pc, #252]	@ (8003dc8 <HAL_GPIO_Init+0x2c4>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d00d      	beq.n	8003cec <HAL_GPIO_Init+0x1e8>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a3e      	ldr	r2, [pc, #248]	@ (8003dcc <HAL_GPIO_Init+0x2c8>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d007      	beq.n	8003ce8 <HAL_GPIO_Init+0x1e4>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	4a3d      	ldr	r2, [pc, #244]	@ (8003dd0 <HAL_GPIO_Init+0x2cc>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d101      	bne.n	8003ce4 <HAL_GPIO_Init+0x1e0>
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e006      	b.n	8003cf2 <HAL_GPIO_Init+0x1ee>
 8003ce4:	2304      	movs	r3, #4
 8003ce6:	e004      	b.n	8003cf2 <HAL_GPIO_Init+0x1ee>
 8003ce8:	2302      	movs	r3, #2
 8003cea:	e002      	b.n	8003cf2 <HAL_GPIO_Init+0x1ee>
 8003cec:	2301      	movs	r3, #1
 8003cee:	e000      	b.n	8003cf2 <HAL_GPIO_Init+0x1ee>
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003cf4:	f002 0203 	and.w	r2, r2, #3
 8003cf8:	0092      	lsls	r2, r2, #2
 8003cfa:	4093      	lsls	r3, r2
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003d02:	492f      	ldr	r1, [pc, #188]	@ (8003dc0 <HAL_GPIO_Init+0x2bc>)
 8003d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d06:	089b      	lsrs	r3, r3, #2
 8003d08:	3302      	adds	r3, #2
 8003d0a:	68fa      	ldr	r2, [r7, #12]
 8003d0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d006      	beq.n	8003d2a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003d1c:	4b2d      	ldr	r3, [pc, #180]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d1e:	689a      	ldr	r2, [r3, #8]
 8003d20:	492c      	ldr	r1, [pc, #176]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	608b      	str	r3, [r1, #8]
 8003d28:	e006      	b.n	8003d38 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003d2a:	4b2a      	ldr	r3, [pc, #168]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d2c:	689a      	ldr	r2, [r3, #8]
 8003d2e:	69bb      	ldr	r3, [r7, #24]
 8003d30:	43db      	mvns	r3, r3
 8003d32:	4928      	ldr	r1, [pc, #160]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d34:	4013      	ands	r3, r2
 8003d36:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d006      	beq.n	8003d52 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003d44:	4b23      	ldr	r3, [pc, #140]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d46:	68da      	ldr	r2, [r3, #12]
 8003d48:	4922      	ldr	r1, [pc, #136]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	60cb      	str	r3, [r1, #12]
 8003d50:	e006      	b.n	8003d60 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003d52:	4b20      	ldr	r3, [pc, #128]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d54:	68da      	ldr	r2, [r3, #12]
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	43db      	mvns	r3, r3
 8003d5a:	491e      	ldr	r1, [pc, #120]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d5c:	4013      	ands	r3, r2
 8003d5e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d006      	beq.n	8003d7a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003d6c:	4b19      	ldr	r3, [pc, #100]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d6e:	685a      	ldr	r2, [r3, #4]
 8003d70:	4918      	ldr	r1, [pc, #96]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	604b      	str	r3, [r1, #4]
 8003d78:	e006      	b.n	8003d88 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003d7a:	4b16      	ldr	r3, [pc, #88]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d7c:	685a      	ldr	r2, [r3, #4]
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	43db      	mvns	r3, r3
 8003d82:	4914      	ldr	r1, [pc, #80]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d84:	4013      	ands	r3, r2
 8003d86:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d021      	beq.n	8003dd8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003d94:	4b0f      	ldr	r3, [pc, #60]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	490e      	ldr	r1, [pc, #56]	@ (8003dd4 <HAL_GPIO_Init+0x2d0>)
 8003d9a:	69bb      	ldr	r3, [r7, #24]
 8003d9c:	4313      	orrs	r3, r2
 8003d9e:	600b      	str	r3, [r1, #0]
 8003da0:	e021      	b.n	8003de6 <HAL_GPIO_Init+0x2e2>
 8003da2:	bf00      	nop
 8003da4:	10320000 	.word	0x10320000
 8003da8:	10310000 	.word	0x10310000
 8003dac:	10220000 	.word	0x10220000
 8003db0:	10210000 	.word	0x10210000
 8003db4:	10120000 	.word	0x10120000
 8003db8:	10110000 	.word	0x10110000
 8003dbc:	40021000 	.word	0x40021000
 8003dc0:	40010000 	.word	0x40010000
 8003dc4:	40010800 	.word	0x40010800
 8003dc8:	40010c00 	.word	0x40010c00
 8003dcc:	40011000 	.word	0x40011000
 8003dd0:	40011400 	.word	0x40011400
 8003dd4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003e08 <HAL_GPIO_Init+0x304>)
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	69bb      	ldr	r3, [r7, #24]
 8003dde:	43db      	mvns	r3, r3
 8003de0:	4909      	ldr	r1, [pc, #36]	@ (8003e08 <HAL_GPIO_Init+0x304>)
 8003de2:	4013      	ands	r3, r2
 8003de4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de8:	3301      	adds	r3, #1
 8003dea:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df2:	fa22 f303 	lsr.w	r3, r2, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f47f ae8e 	bne.w	8003b18 <HAL_GPIO_Init+0x14>
  }
}
 8003dfc:	bf00      	nop
 8003dfe:	bf00      	nop
 8003e00:	372c      	adds	r7, #44	@ 0x2c
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bc80      	pop	{r7}
 8003e06:	4770      	bx	lr
 8003e08:	40010400 	.word	0x40010400

08003e0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e0c:	b480      	push	{r7}
 8003e0e:	b083      	sub	sp, #12
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	460b      	mov	r3, r1
 8003e16:	807b      	strh	r3, [r7, #2]
 8003e18:	4613      	mov	r3, r2
 8003e1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003e1c:	787b      	ldrb	r3, [r7, #1]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d003      	beq.n	8003e2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e22:	887a      	ldrh	r2, [r7, #2]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003e28:	e003      	b.n	8003e32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003e2a:	887b      	ldrh	r3, [r7, #2]
 8003e2c:	041a      	lsls	r2, r3, #16
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	611a      	str	r2, [r3, #16]
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bc80      	pop	{r7}
 8003e3a:	4770      	bx	lr

08003e3c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	460b      	mov	r3, r1
 8003e46:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003e4e:	887a      	ldrh	r2, [r7, #2]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	4013      	ands	r3, r2
 8003e54:	041a      	lsls	r2, r3, #16
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	43d9      	mvns	r1, r3
 8003e5a:	887b      	ldrh	r3, [r7, #2]
 8003e5c:	400b      	ands	r3, r1
 8003e5e:	431a      	orrs	r2, r3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	611a      	str	r2, [r3, #16]
}
 8003e64:	bf00      	nop
 8003e66:	3714      	adds	r7, #20
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bc80      	pop	{r7}
 8003e6c:	4770      	bx	lr
	...

08003e70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	4603      	mov	r3, r0
 8003e78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003e7a:	4b08      	ldr	r3, [pc, #32]	@ (8003e9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e7c:	695a      	ldr	r2, [r3, #20]
 8003e7e:	88fb      	ldrh	r3, [r7, #6]
 8003e80:	4013      	ands	r3, r2
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d006      	beq.n	8003e94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003e86:	4a05      	ldr	r2, [pc, #20]	@ (8003e9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003e88:	88fb      	ldrh	r3, [r7, #6]
 8003e8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003e8c:	88fb      	ldrh	r3, [r7, #6]
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7fe fbe6 	bl	8002660 <HAL_GPIO_EXTI_Callback>
  }
}
 8003e94:	bf00      	nop
 8003e96:	3708      	adds	r7, #8
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	40010400 	.word	0x40010400

08003ea0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b086      	sub	sp, #24
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e272      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	f000 8087 	beq.w	8003fce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ec0:	4b92      	ldr	r3, [pc, #584]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	f003 030c 	and.w	r3, r3, #12
 8003ec8:	2b04      	cmp	r3, #4
 8003eca:	d00c      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ecc:	4b8f      	ldr	r3, [pc, #572]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f003 030c 	and.w	r3, r3, #12
 8003ed4:	2b08      	cmp	r3, #8
 8003ed6:	d112      	bne.n	8003efe <HAL_RCC_OscConfig+0x5e>
 8003ed8:	4b8c      	ldr	r3, [pc, #560]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ee0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ee4:	d10b      	bne.n	8003efe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ee6:	4b89      	ldr	r3, [pc, #548]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d06c      	beq.n	8003fcc <HAL_RCC_OscConfig+0x12c>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d168      	bne.n	8003fcc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e24c      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f06:	d106      	bne.n	8003f16 <HAL_RCC_OscConfig+0x76>
 8003f08:	4b80      	ldr	r3, [pc, #512]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4a7f      	ldr	r2, [pc, #508]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f12:	6013      	str	r3, [r2, #0]
 8003f14:	e02e      	b.n	8003f74 <HAL_RCC_OscConfig+0xd4>
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10c      	bne.n	8003f38 <HAL_RCC_OscConfig+0x98>
 8003f1e:	4b7b      	ldr	r3, [pc, #492]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a7a      	ldr	r2, [pc, #488]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f28:	6013      	str	r3, [r2, #0]
 8003f2a:	4b78      	ldr	r3, [pc, #480]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a77      	ldr	r2, [pc, #476]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f30:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f34:	6013      	str	r3, [r2, #0]
 8003f36:	e01d      	b.n	8003f74 <HAL_RCC_OscConfig+0xd4>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f40:	d10c      	bne.n	8003f5c <HAL_RCC_OscConfig+0xbc>
 8003f42:	4b72      	ldr	r3, [pc, #456]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4a71      	ldr	r2, [pc, #452]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f4c:	6013      	str	r3, [r2, #0]
 8003f4e:	4b6f      	ldr	r3, [pc, #444]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a6e      	ldr	r2, [pc, #440]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f58:	6013      	str	r3, [r2, #0]
 8003f5a:	e00b      	b.n	8003f74 <HAL_RCC_OscConfig+0xd4>
 8003f5c:	4b6b      	ldr	r3, [pc, #428]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a6a      	ldr	r2, [pc, #424]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f66:	6013      	str	r3, [r2, #0]
 8003f68:	4b68      	ldr	r3, [pc, #416]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a67      	ldr	r2, [pc, #412]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f72:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d013      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f7c:	f7fe fd28 	bl	80029d0 <HAL_GetTick>
 8003f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f82:	e008      	b.n	8003f96 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f84:	f7fe fd24 	bl	80029d0 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b64      	cmp	r3, #100	@ 0x64
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e200      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f96:	4b5d      	ldr	r3, [pc, #372]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d0f0      	beq.n	8003f84 <HAL_RCC_OscConfig+0xe4>
 8003fa2:	e014      	b.n	8003fce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fa4:	f7fe fd14 	bl	80029d0 <HAL_GetTick>
 8003fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003faa:	e008      	b.n	8003fbe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fac:	f7fe fd10 	bl	80029d0 <HAL_GetTick>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	1ad3      	subs	r3, r2, r3
 8003fb6:	2b64      	cmp	r3, #100	@ 0x64
 8003fb8:	d901      	bls.n	8003fbe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e1ec      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fbe:	4b53      	ldr	r3, [pc, #332]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1f0      	bne.n	8003fac <HAL_RCC_OscConfig+0x10c>
 8003fca:	e000      	b.n	8003fce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0302 	and.w	r3, r3, #2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d063      	beq.n	80040a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fda:	4b4c      	ldr	r3, [pc, #304]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f003 030c 	and.w	r3, r3, #12
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00b      	beq.n	8003ffe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003fe6:	4b49      	ldr	r3, [pc, #292]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f003 030c 	and.w	r3, r3, #12
 8003fee:	2b08      	cmp	r3, #8
 8003ff0:	d11c      	bne.n	800402c <HAL_RCC_OscConfig+0x18c>
 8003ff2:	4b46      	ldr	r3, [pc, #280]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d116      	bne.n	800402c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ffe:	4b43      	ldr	r3, [pc, #268]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f003 0302 	and.w	r3, r3, #2
 8004006:	2b00      	cmp	r3, #0
 8004008:	d005      	beq.n	8004016 <HAL_RCC_OscConfig+0x176>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	2b01      	cmp	r3, #1
 8004010:	d001      	beq.n	8004016 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e1c0      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004016:	4b3d      	ldr	r3, [pc, #244]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	00db      	lsls	r3, r3, #3
 8004024:	4939      	ldr	r1, [pc, #228]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8004026:	4313      	orrs	r3, r2
 8004028:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800402a:	e03a      	b.n	80040a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	691b      	ldr	r3, [r3, #16]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d020      	beq.n	8004076 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004034:	4b36      	ldr	r3, [pc, #216]	@ (8004110 <HAL_RCC_OscConfig+0x270>)
 8004036:	2201      	movs	r2, #1
 8004038:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800403a:	f7fe fcc9 	bl	80029d0 <HAL_GetTick>
 800403e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004040:	e008      	b.n	8004054 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004042:	f7fe fcc5 	bl	80029d0 <HAL_GetTick>
 8004046:	4602      	mov	r2, r0
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	1ad3      	subs	r3, r2, r3
 800404c:	2b02      	cmp	r3, #2
 800404e:	d901      	bls.n	8004054 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004050:	2303      	movs	r3, #3
 8004052:	e1a1      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004054:	4b2d      	ldr	r3, [pc, #180]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0302 	and.w	r3, r3, #2
 800405c:	2b00      	cmp	r3, #0
 800405e:	d0f0      	beq.n	8004042 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004060:	4b2a      	ldr	r3, [pc, #168]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	695b      	ldr	r3, [r3, #20]
 800406c:	00db      	lsls	r3, r3, #3
 800406e:	4927      	ldr	r1, [pc, #156]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8004070:	4313      	orrs	r3, r2
 8004072:	600b      	str	r3, [r1, #0]
 8004074:	e015      	b.n	80040a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004076:	4b26      	ldr	r3, [pc, #152]	@ (8004110 <HAL_RCC_OscConfig+0x270>)
 8004078:	2200      	movs	r2, #0
 800407a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800407c:	f7fe fca8 	bl	80029d0 <HAL_GetTick>
 8004080:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004082:	e008      	b.n	8004096 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004084:	f7fe fca4 	bl	80029d0 <HAL_GetTick>
 8004088:	4602      	mov	r2, r0
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	2b02      	cmp	r3, #2
 8004090:	d901      	bls.n	8004096 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004092:	2303      	movs	r3, #3
 8004094:	e180      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004096:	4b1d      	ldr	r3, [pc, #116]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0302 	and.w	r3, r3, #2
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1f0      	bne.n	8004084 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 0308 	and.w	r3, r3, #8
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d03a      	beq.n	8004124 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	699b      	ldr	r3, [r3, #24]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d019      	beq.n	80040ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040b6:	4b17      	ldr	r3, [pc, #92]	@ (8004114 <HAL_RCC_OscConfig+0x274>)
 80040b8:	2201      	movs	r2, #1
 80040ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040bc:	f7fe fc88 	bl	80029d0 <HAL_GetTick>
 80040c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040c2:	e008      	b.n	80040d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040c4:	f7fe fc84 	bl	80029d0 <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e160      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040d6:	4b0d      	ldr	r3, [pc, #52]	@ (800410c <HAL_RCC_OscConfig+0x26c>)
 80040d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d0f0      	beq.n	80040c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80040e2:	2001      	movs	r0, #1
 80040e4:	f000 face 	bl	8004684 <RCC_Delay>
 80040e8:	e01c      	b.n	8004124 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004114 <HAL_RCC_OscConfig+0x274>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040f0:	f7fe fc6e 	bl	80029d0 <HAL_GetTick>
 80040f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80040f6:	e00f      	b.n	8004118 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040f8:	f7fe fc6a 	bl	80029d0 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b02      	cmp	r3, #2
 8004104:	d908      	bls.n	8004118 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e146      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
 800410a:	bf00      	nop
 800410c:	40021000 	.word	0x40021000
 8004110:	42420000 	.word	0x42420000
 8004114:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004118:	4b92      	ldr	r3, [pc, #584]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 800411a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1e9      	bne.n	80040f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f003 0304 	and.w	r3, r3, #4
 800412c:	2b00      	cmp	r3, #0
 800412e:	f000 80a6 	beq.w	800427e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004132:	2300      	movs	r3, #0
 8004134:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004136:	4b8b      	ldr	r3, [pc, #556]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 8004138:	69db      	ldr	r3, [r3, #28]
 800413a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d10d      	bne.n	800415e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004142:	4b88      	ldr	r3, [pc, #544]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 8004144:	69db      	ldr	r3, [r3, #28]
 8004146:	4a87      	ldr	r2, [pc, #540]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 8004148:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800414c:	61d3      	str	r3, [r2, #28]
 800414e:	4b85      	ldr	r3, [pc, #532]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 8004150:	69db      	ldr	r3, [r3, #28]
 8004152:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004156:	60bb      	str	r3, [r7, #8]
 8004158:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800415a:	2301      	movs	r3, #1
 800415c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800415e:	4b82      	ldr	r3, [pc, #520]	@ (8004368 <HAL_RCC_OscConfig+0x4c8>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004166:	2b00      	cmp	r3, #0
 8004168:	d118      	bne.n	800419c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800416a:	4b7f      	ldr	r3, [pc, #508]	@ (8004368 <HAL_RCC_OscConfig+0x4c8>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a7e      	ldr	r2, [pc, #504]	@ (8004368 <HAL_RCC_OscConfig+0x4c8>)
 8004170:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004174:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004176:	f7fe fc2b 	bl	80029d0 <HAL_GetTick>
 800417a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800417c:	e008      	b.n	8004190 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800417e:	f7fe fc27 	bl	80029d0 <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	2b64      	cmp	r3, #100	@ 0x64
 800418a:	d901      	bls.n	8004190 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800418c:	2303      	movs	r3, #3
 800418e:	e103      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004190:	4b75      	ldr	r3, [pc, #468]	@ (8004368 <HAL_RCC_OscConfig+0x4c8>)
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004198:	2b00      	cmp	r3, #0
 800419a:	d0f0      	beq.n	800417e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d106      	bne.n	80041b2 <HAL_RCC_OscConfig+0x312>
 80041a4:	4b6f      	ldr	r3, [pc, #444]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80041a6:	6a1b      	ldr	r3, [r3, #32]
 80041a8:	4a6e      	ldr	r2, [pc, #440]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80041aa:	f043 0301 	orr.w	r3, r3, #1
 80041ae:	6213      	str	r3, [r2, #32]
 80041b0:	e02d      	b.n	800420e <HAL_RCC_OscConfig+0x36e>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d10c      	bne.n	80041d4 <HAL_RCC_OscConfig+0x334>
 80041ba:	4b6a      	ldr	r3, [pc, #424]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80041bc:	6a1b      	ldr	r3, [r3, #32]
 80041be:	4a69      	ldr	r2, [pc, #420]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80041c0:	f023 0301 	bic.w	r3, r3, #1
 80041c4:	6213      	str	r3, [r2, #32]
 80041c6:	4b67      	ldr	r3, [pc, #412]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80041c8:	6a1b      	ldr	r3, [r3, #32]
 80041ca:	4a66      	ldr	r2, [pc, #408]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80041cc:	f023 0304 	bic.w	r3, r3, #4
 80041d0:	6213      	str	r3, [r2, #32]
 80041d2:	e01c      	b.n	800420e <HAL_RCC_OscConfig+0x36e>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	68db      	ldr	r3, [r3, #12]
 80041d8:	2b05      	cmp	r3, #5
 80041da:	d10c      	bne.n	80041f6 <HAL_RCC_OscConfig+0x356>
 80041dc:	4b61      	ldr	r3, [pc, #388]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80041de:	6a1b      	ldr	r3, [r3, #32]
 80041e0:	4a60      	ldr	r2, [pc, #384]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80041e2:	f043 0304 	orr.w	r3, r3, #4
 80041e6:	6213      	str	r3, [r2, #32]
 80041e8:	4b5e      	ldr	r3, [pc, #376]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80041ea:	6a1b      	ldr	r3, [r3, #32]
 80041ec:	4a5d      	ldr	r2, [pc, #372]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80041ee:	f043 0301 	orr.w	r3, r3, #1
 80041f2:	6213      	str	r3, [r2, #32]
 80041f4:	e00b      	b.n	800420e <HAL_RCC_OscConfig+0x36e>
 80041f6:	4b5b      	ldr	r3, [pc, #364]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80041f8:	6a1b      	ldr	r3, [r3, #32]
 80041fa:	4a5a      	ldr	r2, [pc, #360]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80041fc:	f023 0301 	bic.w	r3, r3, #1
 8004200:	6213      	str	r3, [r2, #32]
 8004202:	4b58      	ldr	r3, [pc, #352]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 8004204:	6a1b      	ldr	r3, [r3, #32]
 8004206:	4a57      	ldr	r2, [pc, #348]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 8004208:	f023 0304 	bic.w	r3, r3, #4
 800420c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d015      	beq.n	8004242 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004216:	f7fe fbdb 	bl	80029d0 <HAL_GetTick>
 800421a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800421c:	e00a      	b.n	8004234 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800421e:	f7fe fbd7 	bl	80029d0 <HAL_GetTick>
 8004222:	4602      	mov	r2, r0
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	f241 3288 	movw	r2, #5000	@ 0x1388
 800422c:	4293      	cmp	r3, r2
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e0b1      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004234:	4b4b      	ldr	r3, [pc, #300]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 8004236:	6a1b      	ldr	r3, [r3, #32]
 8004238:	f003 0302 	and.w	r3, r3, #2
 800423c:	2b00      	cmp	r3, #0
 800423e:	d0ee      	beq.n	800421e <HAL_RCC_OscConfig+0x37e>
 8004240:	e014      	b.n	800426c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004242:	f7fe fbc5 	bl	80029d0 <HAL_GetTick>
 8004246:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004248:	e00a      	b.n	8004260 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800424a:	f7fe fbc1 	bl	80029d0 <HAL_GetTick>
 800424e:	4602      	mov	r2, r0
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	1ad3      	subs	r3, r2, r3
 8004254:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004258:	4293      	cmp	r3, r2
 800425a:	d901      	bls.n	8004260 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800425c:	2303      	movs	r3, #3
 800425e:	e09b      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004260:	4b40      	ldr	r3, [pc, #256]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	f003 0302 	and.w	r3, r3, #2
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1ee      	bne.n	800424a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800426c:	7dfb      	ldrb	r3, [r7, #23]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d105      	bne.n	800427e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004272:	4b3c      	ldr	r3, [pc, #240]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	4a3b      	ldr	r2, [pc, #236]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 8004278:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800427c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	69db      	ldr	r3, [r3, #28]
 8004282:	2b00      	cmp	r3, #0
 8004284:	f000 8087 	beq.w	8004396 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004288:	4b36      	ldr	r3, [pc, #216]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	f003 030c 	and.w	r3, r3, #12
 8004290:	2b08      	cmp	r3, #8
 8004292:	d061      	beq.n	8004358 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	69db      	ldr	r3, [r3, #28]
 8004298:	2b02      	cmp	r3, #2
 800429a:	d146      	bne.n	800432a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800429c:	4b33      	ldr	r3, [pc, #204]	@ (800436c <HAL_RCC_OscConfig+0x4cc>)
 800429e:	2200      	movs	r2, #0
 80042a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042a2:	f7fe fb95 	bl	80029d0 <HAL_GetTick>
 80042a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042a8:	e008      	b.n	80042bc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042aa:	f7fe fb91 	bl	80029d0 <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	d901      	bls.n	80042bc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e06d      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80042bc:	4b29      	ldr	r3, [pc, #164]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d1f0      	bne.n	80042aa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042d0:	d108      	bne.n	80042e4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80042d2:	4b24      	ldr	r3, [pc, #144]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	4921      	ldr	r1, [pc, #132]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042e4:	4b1f      	ldr	r3, [pc, #124]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a19      	ldr	r1, [r3, #32]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f4:	430b      	orrs	r3, r1
 80042f6:	491b      	ldr	r1, [pc, #108]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 80042f8:	4313      	orrs	r3, r2
 80042fa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042fc:	4b1b      	ldr	r3, [pc, #108]	@ (800436c <HAL_RCC_OscConfig+0x4cc>)
 80042fe:	2201      	movs	r2, #1
 8004300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004302:	f7fe fb65 	bl	80029d0 <HAL_GetTick>
 8004306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004308:	e008      	b.n	800431c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800430a:	f7fe fb61 	bl	80029d0 <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d901      	bls.n	800431c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e03d      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800431c:	4b11      	ldr	r3, [pc, #68]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d0f0      	beq.n	800430a <HAL_RCC_OscConfig+0x46a>
 8004328:	e035      	b.n	8004396 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800432a:	4b10      	ldr	r3, [pc, #64]	@ (800436c <HAL_RCC_OscConfig+0x4cc>)
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004330:	f7fe fb4e 	bl	80029d0 <HAL_GetTick>
 8004334:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004336:	e008      	b.n	800434a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004338:	f7fe fb4a 	bl	80029d0 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	2b02      	cmp	r3, #2
 8004344:	d901      	bls.n	800434a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004346:	2303      	movs	r3, #3
 8004348:	e026      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800434a:	4b06      	ldr	r3, [pc, #24]	@ (8004364 <HAL_RCC_OscConfig+0x4c4>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004352:	2b00      	cmp	r3, #0
 8004354:	d1f0      	bne.n	8004338 <HAL_RCC_OscConfig+0x498>
 8004356:	e01e      	b.n	8004396 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	69db      	ldr	r3, [r3, #28]
 800435c:	2b01      	cmp	r3, #1
 800435e:	d107      	bne.n	8004370 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e019      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
 8004364:	40021000 	.word	0x40021000
 8004368:	40007000 	.word	0x40007000
 800436c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004370:	4b0b      	ldr	r3, [pc, #44]	@ (80043a0 <HAL_RCC_OscConfig+0x500>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a1b      	ldr	r3, [r3, #32]
 8004380:	429a      	cmp	r2, r3
 8004382:	d106      	bne.n	8004392 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800438e:	429a      	cmp	r2, r3
 8004390:	d001      	beq.n	8004396 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004392:	2301      	movs	r3, #1
 8004394:	e000      	b.n	8004398 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004396:	2300      	movs	r3, #0
}
 8004398:	4618      	mov	r0, r3
 800439a:	3718      	adds	r7, #24
 800439c:	46bd      	mov	sp, r7
 800439e:	bd80      	pop	{r7, pc}
 80043a0:	40021000 	.word	0x40021000

080043a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b084      	sub	sp, #16
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d101      	bne.n	80043b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e0d0      	b.n	800455a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80043b8:	4b6a      	ldr	r3, [pc, #424]	@ (8004564 <HAL_RCC_ClockConfig+0x1c0>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f003 0307 	and.w	r3, r3, #7
 80043c0:	683a      	ldr	r2, [r7, #0]
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d910      	bls.n	80043e8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043c6:	4b67      	ldr	r3, [pc, #412]	@ (8004564 <HAL_RCC_ClockConfig+0x1c0>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f023 0207 	bic.w	r2, r3, #7
 80043ce:	4965      	ldr	r1, [pc, #404]	@ (8004564 <HAL_RCC_ClockConfig+0x1c0>)
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043d6:	4b63      	ldr	r3, [pc, #396]	@ (8004564 <HAL_RCC_ClockConfig+0x1c0>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0307 	and.w	r3, r3, #7
 80043de:	683a      	ldr	r2, [r7, #0]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d001      	beq.n	80043e8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e0b8      	b.n	800455a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f003 0302 	and.w	r3, r3, #2
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d020      	beq.n	8004436 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0304 	and.w	r3, r3, #4
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d005      	beq.n	800440c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004400:	4b59      	ldr	r3, [pc, #356]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	4a58      	ldr	r2, [pc, #352]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 8004406:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800440a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 0308 	and.w	r3, r3, #8
 8004414:	2b00      	cmp	r3, #0
 8004416:	d005      	beq.n	8004424 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004418:	4b53      	ldr	r3, [pc, #332]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	4a52      	ldr	r2, [pc, #328]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 800441e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004422:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004424:	4b50      	ldr	r3, [pc, #320]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	494d      	ldr	r1, [pc, #308]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 8004432:	4313      	orrs	r3, r2
 8004434:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0301 	and.w	r3, r3, #1
 800443e:	2b00      	cmp	r3, #0
 8004440:	d040      	beq.n	80044c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	2b01      	cmp	r3, #1
 8004448:	d107      	bne.n	800445a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800444a:	4b47      	ldr	r3, [pc, #284]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d115      	bne.n	8004482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e07f      	b.n	800455a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	2b02      	cmp	r3, #2
 8004460:	d107      	bne.n	8004472 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004462:	4b41      	ldr	r3, [pc, #260]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d109      	bne.n	8004482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e073      	b.n	800455a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004472:	4b3d      	ldr	r3, [pc, #244]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 0302 	and.w	r3, r3, #2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d101      	bne.n	8004482 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	e06b      	b.n	800455a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004482:	4b39      	ldr	r3, [pc, #228]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	f023 0203 	bic.w	r2, r3, #3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	4936      	ldr	r1, [pc, #216]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 8004490:	4313      	orrs	r3, r2
 8004492:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004494:	f7fe fa9c 	bl	80029d0 <HAL_GetTick>
 8004498:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800449a:	e00a      	b.n	80044b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800449c:	f7fe fa98 	bl	80029d0 <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d901      	bls.n	80044b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e053      	b.n	800455a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044b2:	4b2d      	ldr	r3, [pc, #180]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	f003 020c 	and.w	r2, r3, #12
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	429a      	cmp	r2, r3
 80044c2:	d1eb      	bne.n	800449c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044c4:	4b27      	ldr	r3, [pc, #156]	@ (8004564 <HAL_RCC_ClockConfig+0x1c0>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0307 	and.w	r3, r3, #7
 80044cc:	683a      	ldr	r2, [r7, #0]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d210      	bcs.n	80044f4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044d2:	4b24      	ldr	r3, [pc, #144]	@ (8004564 <HAL_RCC_ClockConfig+0x1c0>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f023 0207 	bic.w	r2, r3, #7
 80044da:	4922      	ldr	r1, [pc, #136]	@ (8004564 <HAL_RCC_ClockConfig+0x1c0>)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	4313      	orrs	r3, r2
 80044e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80044e2:	4b20      	ldr	r3, [pc, #128]	@ (8004564 <HAL_RCC_ClockConfig+0x1c0>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0307 	and.w	r3, r3, #7
 80044ea:	683a      	ldr	r2, [r7, #0]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d001      	beq.n	80044f4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e032      	b.n	800455a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0304 	and.w	r3, r3, #4
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d008      	beq.n	8004512 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004500:	4b19      	ldr	r3, [pc, #100]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	4916      	ldr	r1, [pc, #88]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 800450e:	4313      	orrs	r3, r2
 8004510:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0308 	and.w	r3, r3, #8
 800451a:	2b00      	cmp	r3, #0
 800451c:	d009      	beq.n	8004532 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800451e:	4b12      	ldr	r3, [pc, #72]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	00db      	lsls	r3, r3, #3
 800452c:	490e      	ldr	r1, [pc, #56]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 800452e:	4313      	orrs	r3, r2
 8004530:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004532:	f000 f821 	bl	8004578 <HAL_RCC_GetSysClockFreq>
 8004536:	4602      	mov	r2, r0
 8004538:	4b0b      	ldr	r3, [pc, #44]	@ (8004568 <HAL_RCC_ClockConfig+0x1c4>)
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	091b      	lsrs	r3, r3, #4
 800453e:	f003 030f 	and.w	r3, r3, #15
 8004542:	490a      	ldr	r1, [pc, #40]	@ (800456c <HAL_RCC_ClockConfig+0x1c8>)
 8004544:	5ccb      	ldrb	r3, [r1, r3]
 8004546:	fa22 f303 	lsr.w	r3, r2, r3
 800454a:	4a09      	ldr	r2, [pc, #36]	@ (8004570 <HAL_RCC_ClockConfig+0x1cc>)
 800454c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800454e:	4b09      	ldr	r3, [pc, #36]	@ (8004574 <HAL_RCC_ClockConfig+0x1d0>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4618      	mov	r0, r3
 8004554:	f7fe f9fa 	bl	800294c <HAL_InitTick>

  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3710      	adds	r7, #16
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
 8004562:	bf00      	nop
 8004564:	40022000 	.word	0x40022000
 8004568:	40021000 	.word	0x40021000
 800456c:	0800d35c 	.word	0x0800d35c
 8004570:	20000000 	.word	0x20000000
 8004574:	20000008 	.word	0x20000008

08004578 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004578:	b480      	push	{r7}
 800457a:	b087      	sub	sp, #28
 800457c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800457e:	2300      	movs	r3, #0
 8004580:	60fb      	str	r3, [r7, #12]
 8004582:	2300      	movs	r3, #0
 8004584:	60bb      	str	r3, [r7, #8]
 8004586:	2300      	movs	r3, #0
 8004588:	617b      	str	r3, [r7, #20]
 800458a:	2300      	movs	r3, #0
 800458c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800458e:	2300      	movs	r3, #0
 8004590:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004592:	4b1e      	ldr	r3, [pc, #120]	@ (800460c <HAL_RCC_GetSysClockFreq+0x94>)
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f003 030c 	and.w	r3, r3, #12
 800459e:	2b04      	cmp	r3, #4
 80045a0:	d002      	beq.n	80045a8 <HAL_RCC_GetSysClockFreq+0x30>
 80045a2:	2b08      	cmp	r3, #8
 80045a4:	d003      	beq.n	80045ae <HAL_RCC_GetSysClockFreq+0x36>
 80045a6:	e027      	b.n	80045f8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80045a8:	4b19      	ldr	r3, [pc, #100]	@ (8004610 <HAL_RCC_GetSysClockFreq+0x98>)
 80045aa:	613b      	str	r3, [r7, #16]
      break;
 80045ac:	e027      	b.n	80045fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	0c9b      	lsrs	r3, r3, #18
 80045b2:	f003 030f 	and.w	r3, r3, #15
 80045b6:	4a17      	ldr	r2, [pc, #92]	@ (8004614 <HAL_RCC_GetSysClockFreq+0x9c>)
 80045b8:	5cd3      	ldrb	r3, [r2, r3]
 80045ba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d010      	beq.n	80045e8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80045c6:	4b11      	ldr	r3, [pc, #68]	@ (800460c <HAL_RCC_GetSysClockFreq+0x94>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	0c5b      	lsrs	r3, r3, #17
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	4a11      	ldr	r2, [pc, #68]	@ (8004618 <HAL_RCC_GetSysClockFreq+0xa0>)
 80045d2:	5cd3      	ldrb	r3, [r2, r3]
 80045d4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	4a0d      	ldr	r2, [pc, #52]	@ (8004610 <HAL_RCC_GetSysClockFreq+0x98>)
 80045da:	fb03 f202 	mul.w	r2, r3, r2
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045e4:	617b      	str	r3, [r7, #20]
 80045e6:	e004      	b.n	80045f2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	4a0c      	ldr	r2, [pc, #48]	@ (800461c <HAL_RCC_GetSysClockFreq+0xa4>)
 80045ec:	fb02 f303 	mul.w	r3, r2, r3
 80045f0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	613b      	str	r3, [r7, #16]
      break;
 80045f6:	e002      	b.n	80045fe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80045f8:	4b05      	ldr	r3, [pc, #20]	@ (8004610 <HAL_RCC_GetSysClockFreq+0x98>)
 80045fa:	613b      	str	r3, [r7, #16]
      break;
 80045fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80045fe:	693b      	ldr	r3, [r7, #16]
}
 8004600:	4618      	mov	r0, r3
 8004602:	371c      	adds	r7, #28
 8004604:	46bd      	mov	sp, r7
 8004606:	bc80      	pop	{r7}
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	40021000 	.word	0x40021000
 8004610:	007a1200 	.word	0x007a1200
 8004614:	0800d374 	.word	0x0800d374
 8004618:	0800d384 	.word	0x0800d384
 800461c:	003d0900 	.word	0x003d0900

08004620 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004624:	4b02      	ldr	r3, [pc, #8]	@ (8004630 <HAL_RCC_GetHCLKFreq+0x10>)
 8004626:	681b      	ldr	r3, [r3, #0]
}
 8004628:	4618      	mov	r0, r3
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr
 8004630:	20000000 	.word	0x20000000

08004634 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004638:	f7ff fff2 	bl	8004620 <HAL_RCC_GetHCLKFreq>
 800463c:	4602      	mov	r2, r0
 800463e:	4b05      	ldr	r3, [pc, #20]	@ (8004654 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	0a1b      	lsrs	r3, r3, #8
 8004644:	f003 0307 	and.w	r3, r3, #7
 8004648:	4903      	ldr	r1, [pc, #12]	@ (8004658 <HAL_RCC_GetPCLK1Freq+0x24>)
 800464a:	5ccb      	ldrb	r3, [r1, r3]
 800464c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004650:	4618      	mov	r0, r3
 8004652:	bd80      	pop	{r7, pc}
 8004654:	40021000 	.word	0x40021000
 8004658:	0800d36c 	.word	0x0800d36c

0800465c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004660:	f7ff ffde 	bl	8004620 <HAL_RCC_GetHCLKFreq>
 8004664:	4602      	mov	r2, r0
 8004666:	4b05      	ldr	r3, [pc, #20]	@ (800467c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	0adb      	lsrs	r3, r3, #11
 800466c:	f003 0307 	and.w	r3, r3, #7
 8004670:	4903      	ldr	r1, [pc, #12]	@ (8004680 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004672:	5ccb      	ldrb	r3, [r1, r3]
 8004674:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004678:	4618      	mov	r0, r3
 800467a:	bd80      	pop	{r7, pc}
 800467c:	40021000 	.word	0x40021000
 8004680:	0800d36c 	.word	0x0800d36c

08004684 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004684:	b480      	push	{r7}
 8004686:	b085      	sub	sp, #20
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800468c:	4b0a      	ldr	r3, [pc, #40]	@ (80046b8 <RCC_Delay+0x34>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a0a      	ldr	r2, [pc, #40]	@ (80046bc <RCC_Delay+0x38>)
 8004692:	fba2 2303 	umull	r2, r3, r2, r3
 8004696:	0a5b      	lsrs	r3, r3, #9
 8004698:	687a      	ldr	r2, [r7, #4]
 800469a:	fb02 f303 	mul.w	r3, r2, r3
 800469e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80046a0:	bf00      	nop
  }
  while (Delay --);
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	1e5a      	subs	r2, r3, #1
 80046a6:	60fa      	str	r2, [r7, #12]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d1f9      	bne.n	80046a0 <RCC_Delay+0x1c>
}
 80046ac:	bf00      	nop
 80046ae:	bf00      	nop
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr
 80046b8:	20000000 	.word	0x20000000
 80046bc:	10624dd3 	.word	0x10624dd3

080046c0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b086      	sub	sp, #24
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80046c8:	2300      	movs	r3, #0
 80046ca:	613b      	str	r3, [r7, #16]
 80046cc:	2300      	movs	r3, #0
 80046ce:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 0301 	and.w	r3, r3, #1
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d07d      	beq.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80046dc:	2300      	movs	r3, #0
 80046de:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046e0:	4b4f      	ldr	r3, [pc, #316]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046e2:	69db      	ldr	r3, [r3, #28]
 80046e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d10d      	bne.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046ec:	4b4c      	ldr	r3, [pc, #304]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046ee:	69db      	ldr	r3, [r3, #28]
 80046f0:	4a4b      	ldr	r2, [pc, #300]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046f6:	61d3      	str	r3, [r2, #28]
 80046f8:	4b49      	ldr	r3, [pc, #292]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046fa:	69db      	ldr	r3, [r3, #28]
 80046fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004700:	60bb      	str	r3, [r7, #8]
 8004702:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004704:	2301      	movs	r3, #1
 8004706:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004708:	4b46      	ldr	r3, [pc, #280]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004710:	2b00      	cmp	r3, #0
 8004712:	d118      	bne.n	8004746 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004714:	4b43      	ldr	r3, [pc, #268]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a42      	ldr	r2, [pc, #264]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800471a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800471e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004720:	f7fe f956 	bl	80029d0 <HAL_GetTick>
 8004724:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004726:	e008      	b.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004728:	f7fe f952 	bl	80029d0 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	2b64      	cmp	r3, #100	@ 0x64
 8004734:	d901      	bls.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e06d      	b.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800473a:	4b3a      	ldr	r3, [pc, #232]	@ (8004824 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004742:	2b00      	cmp	r3, #0
 8004744:	d0f0      	beq.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004746:	4b36      	ldr	r3, [pc, #216]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004748:	6a1b      	ldr	r3, [r3, #32]
 800474a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800474e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d02e      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	429a      	cmp	r2, r3
 8004762:	d027      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004764:	4b2e      	ldr	r3, [pc, #184]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800476c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800476e:	4b2e      	ldr	r3, [pc, #184]	@ (8004828 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004770:	2201      	movs	r2, #1
 8004772:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004774:	4b2c      	ldr	r3, [pc, #176]	@ (8004828 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004776:	2200      	movs	r2, #0
 8004778:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800477a:	4a29      	ldr	r2, [pc, #164]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d014      	beq.n	80047b4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800478a:	f7fe f921 	bl	80029d0 <HAL_GetTick>
 800478e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004790:	e00a      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004792:	f7fe f91d 	bl	80029d0 <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d901      	bls.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80047a4:	2303      	movs	r3, #3
 80047a6:	e036      	b.n	8004816 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047a8:	4b1d      	ldr	r3, [pc, #116]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047aa:	6a1b      	ldr	r3, [r3, #32]
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d0ee      	beq.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047b4:	4b1a      	ldr	r3, [pc, #104]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047b6:	6a1b      	ldr	r3, [r3, #32]
 80047b8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	4917      	ldr	r1, [pc, #92]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047c2:	4313      	orrs	r3, r2
 80047c4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80047c6:	7dfb      	ldrb	r3, [r7, #23]
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d105      	bne.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047cc:	4b14      	ldr	r3, [pc, #80]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047ce:	69db      	ldr	r3, [r3, #28]
 80047d0:	4a13      	ldr	r2, [pc, #76]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047d6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f003 0302 	and.w	r3, r3, #2
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d008      	beq.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	490b      	ldr	r1, [pc, #44]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80047f2:	4313      	orrs	r3, r2
 80047f4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0310 	and.w	r3, r3, #16
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d008      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004802:	4b07      	ldr	r3, [pc, #28]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	68db      	ldr	r3, [r3, #12]
 800480e:	4904      	ldr	r1, [pc, #16]	@ (8004820 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004810:	4313      	orrs	r3, r2
 8004812:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004814:	2300      	movs	r3, #0
}
 8004816:	4618      	mov	r0, r3
 8004818:	3718      	adds	r7, #24
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	40021000 	.word	0x40021000
 8004824:	40007000 	.word	0x40007000
 8004828:	42420440 	.word	0x42420440

0800482c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b088      	sub	sp, #32
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004834:	2300      	movs	r3, #0
 8004836:	617b      	str	r3, [r7, #20]
 8004838:	2300      	movs	r3, #0
 800483a:	61fb      	str	r3, [r7, #28]
 800483c:	2300      	movs	r3, #0
 800483e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004840:	2300      	movs	r3, #0
 8004842:	60fb      	str	r3, [r7, #12]
 8004844:	2300      	movs	r3, #0
 8004846:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b10      	cmp	r3, #16
 800484c:	d00a      	beq.n	8004864 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b10      	cmp	r3, #16
 8004852:	f200 808a 	bhi.w	800496a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2b01      	cmp	r3, #1
 800485a:	d045      	beq.n	80048e8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2b02      	cmp	r3, #2
 8004860:	d075      	beq.n	800494e <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004862:	e082      	b.n	800496a <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004864:	4b46      	ldr	r3, [pc, #280]	@ (8004980 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004866:	685b      	ldr	r3, [r3, #4]
 8004868:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800486a:	4b45      	ldr	r3, [pc, #276]	@ (8004980 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d07b      	beq.n	800496e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	0c9b      	lsrs	r3, r3, #18
 800487a:	f003 030f 	and.w	r3, r3, #15
 800487e:	4a41      	ldr	r2, [pc, #260]	@ (8004984 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004880:	5cd3      	ldrb	r3, [r2, r3]
 8004882:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d015      	beq.n	80048ba <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800488e:	4b3c      	ldr	r3, [pc, #240]	@ (8004980 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	0c5b      	lsrs	r3, r3, #17
 8004894:	f003 0301 	and.w	r3, r3, #1
 8004898:	4a3b      	ldr	r2, [pc, #236]	@ (8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800489a:	5cd3      	ldrb	r3, [r2, r3]
 800489c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d00d      	beq.n	80048c4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80048a8:	4a38      	ldr	r2, [pc, #224]	@ (800498c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80048b0:	693b      	ldr	r3, [r7, #16]
 80048b2:	fb02 f303 	mul.w	r3, r2, r3
 80048b6:	61fb      	str	r3, [r7, #28]
 80048b8:	e004      	b.n	80048c4 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	4a34      	ldr	r2, [pc, #208]	@ (8004990 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80048be:	fb02 f303 	mul.w	r3, r2, r3
 80048c2:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80048c4:	4b2e      	ldr	r3, [pc, #184]	@ (8004980 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048d0:	d102      	bne.n	80048d8 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80048d2:	69fb      	ldr	r3, [r7, #28]
 80048d4:	61bb      	str	r3, [r7, #24]
      break;
 80048d6:	e04a      	b.n	800496e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	005b      	lsls	r3, r3, #1
 80048dc:	4a2d      	ldr	r2, [pc, #180]	@ (8004994 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80048de:	fba2 2303 	umull	r2, r3, r2, r3
 80048e2:	085b      	lsrs	r3, r3, #1
 80048e4:	61bb      	str	r3, [r7, #24]
      break;
 80048e6:	e042      	b.n	800496e <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80048e8:	4b25      	ldr	r3, [pc, #148]	@ (8004980 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80048ea:	6a1b      	ldr	r3, [r3, #32]
 80048ec:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048f8:	d108      	bne.n	800490c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f003 0302 	and.w	r3, r3, #2
 8004900:	2b00      	cmp	r3, #0
 8004902:	d003      	beq.n	800490c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004904:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004908:	61bb      	str	r3, [r7, #24]
 800490a:	e01f      	b.n	800494c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004912:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004916:	d109      	bne.n	800492c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004918:	4b19      	ldr	r3, [pc, #100]	@ (8004980 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800491a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d003      	beq.n	800492c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004924:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004928:	61bb      	str	r3, [r7, #24]
 800492a:	e00f      	b.n	800494c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004932:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004936:	d11c      	bne.n	8004972 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004938:	4b11      	ldr	r3, [pc, #68]	@ (8004980 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d016      	beq.n	8004972 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004944:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004948:	61bb      	str	r3, [r7, #24]
      break;
 800494a:	e012      	b.n	8004972 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800494c:	e011      	b.n	8004972 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800494e:	f7ff fe85 	bl	800465c <HAL_RCC_GetPCLK2Freq>
 8004952:	4602      	mov	r2, r0
 8004954:	4b0a      	ldr	r3, [pc, #40]	@ (8004980 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	0b9b      	lsrs	r3, r3, #14
 800495a:	f003 0303 	and.w	r3, r3, #3
 800495e:	3301      	adds	r3, #1
 8004960:	005b      	lsls	r3, r3, #1
 8004962:	fbb2 f3f3 	udiv	r3, r2, r3
 8004966:	61bb      	str	r3, [r7, #24]
      break;
 8004968:	e004      	b.n	8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800496a:	bf00      	nop
 800496c:	e002      	b.n	8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800496e:	bf00      	nop
 8004970:	e000      	b.n	8004974 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004972:	bf00      	nop
    }
  }
  return (frequency);
 8004974:	69bb      	ldr	r3, [r7, #24]
}
 8004976:	4618      	mov	r0, r3
 8004978:	3720      	adds	r7, #32
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	40021000 	.word	0x40021000
 8004984:	0800d388 	.word	0x0800d388
 8004988:	0800d398 	.word	0x0800d398
 800498c:	007a1200 	.word	0x007a1200
 8004990:	003d0900 	.word	0x003d0900
 8004994:	aaaaaaab 	.word	0xaaaaaaab

08004998 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e076      	b.n	8004a98 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d108      	bne.n	80049c4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049ba:	d009      	beq.n	80049d0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	61da      	str	r2, [r3, #28]
 80049c2:	e005      	b.n	80049d0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2200      	movs	r2, #0
 80049d4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d106      	bne.n	80049f0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2200      	movs	r2, #0
 80049e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f7fd fa72 	bl	8001ed4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2202      	movs	r2, #2
 80049f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004a18:	431a      	orrs	r2, r3
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a22:	431a      	orrs	r2, r3
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	691b      	ldr	r3, [r3, #16]
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	431a      	orrs	r2, r3
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	f003 0301 	and.w	r3, r3, #1
 8004a36:	431a      	orrs	r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	699b      	ldr	r3, [r3, #24]
 8004a3c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a40:	431a      	orrs	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	69db      	ldr	r3, [r3, #28]
 8004a46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a4a:	431a      	orrs	r2, r3
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	6a1b      	ldr	r3, [r3, #32]
 8004a50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a54:	ea42 0103 	orr.w	r1, r2, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a5c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	430a      	orrs	r2, r1
 8004a66:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	699b      	ldr	r3, [r3, #24]
 8004a6c:	0c1a      	lsrs	r2, r3, #16
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f002 0204 	and.w	r2, r2, #4
 8004a76:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	69da      	ldr	r2, [r3, #28]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a86:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2201      	movs	r2, #1
 8004a92:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004a96:	2300      	movs	r3, #0
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3708      	adds	r7, #8
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b088      	sub	sp, #32
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	60f8      	str	r0, [r7, #12]
 8004aa8:	60b9      	str	r1, [r7, #8]
 8004aaa:	603b      	str	r3, [r7, #0]
 8004aac:	4613      	mov	r3, r2
 8004aae:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ab0:	f7fd ff8e 	bl	80029d0 <HAL_GetTick>
 8004ab4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004ab6:	88fb      	ldrh	r3, [r7, #6]
 8004ab8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	2b01      	cmp	r3, #1
 8004ac4:	d001      	beq.n	8004aca <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004ac6:	2302      	movs	r3, #2
 8004ac8:	e12a      	b.n	8004d20 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d002      	beq.n	8004ad6 <HAL_SPI_Transmit+0x36>
 8004ad0:	88fb      	ldrh	r3, [r7, #6]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d101      	bne.n	8004ada <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e122      	b.n	8004d20 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d101      	bne.n	8004ae8 <HAL_SPI_Transmit+0x48>
 8004ae4:	2302      	movs	r3, #2
 8004ae6:	e11b      	b.n	8004d20 <HAL_SPI_Transmit+0x280>
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2203      	movs	r2, #3
 8004af4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2200      	movs	r2, #0
 8004afc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	88fa      	ldrh	r2, [r7, #6]
 8004b08:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	88fa      	ldrh	r2, [r7, #6]
 8004b0e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2200      	movs	r2, #0
 8004b14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2200      	movs	r2, #0
 8004b26:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b36:	d10f      	bne.n	8004b58 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681a      	ldr	r2, [r3, #0]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b46:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681a      	ldr	r2, [r3, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b56:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b62:	2b40      	cmp	r3, #64	@ 0x40
 8004b64:	d007      	beq.n	8004b76 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004b74:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b7e:	d152      	bne.n	8004c26 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d002      	beq.n	8004b8e <HAL_SPI_Transmit+0xee>
 8004b88:	8b7b      	ldrh	r3, [r7, #26]
 8004b8a:	2b01      	cmp	r3, #1
 8004b8c:	d145      	bne.n	8004c1a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b92:	881a      	ldrh	r2, [r3, #0]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b9e:	1c9a      	adds	r2, r3, #2
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	3b01      	subs	r3, #1
 8004bac:	b29a      	uxth	r2, r3
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004bb2:	e032      	b.n	8004c1a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	f003 0302 	and.w	r3, r3, #2
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d112      	bne.n	8004be8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bc6:	881a      	ldrh	r2, [r3, #0]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bd2:	1c9a      	adds	r2, r3, #2
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	3b01      	subs	r3, #1
 8004be0:	b29a      	uxth	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004be6:	e018      	b.n	8004c1a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004be8:	f7fd fef2 	bl	80029d0 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	683a      	ldr	r2, [r7, #0]
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	d803      	bhi.n	8004c00 <HAL_SPI_Transmit+0x160>
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bfe:	d102      	bne.n	8004c06 <HAL_SPI_Transmit+0x166>
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d109      	bne.n	8004c1a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	e082      	b.n	8004d20 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d1c7      	bne.n	8004bb4 <HAL_SPI_Transmit+0x114>
 8004c24:	e053      	b.n	8004cce <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d002      	beq.n	8004c34 <HAL_SPI_Transmit+0x194>
 8004c2e:	8b7b      	ldrh	r3, [r7, #26]
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d147      	bne.n	8004cc4 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	330c      	adds	r3, #12
 8004c3e:	7812      	ldrb	r2, [r2, #0]
 8004c40:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c46:	1c5a      	adds	r2, r3, #1
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	3b01      	subs	r3, #1
 8004c54:	b29a      	uxth	r2, r3
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004c5a:	e033      	b.n	8004cc4 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	f003 0302 	and.w	r3, r3, #2
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d113      	bne.n	8004c92 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	330c      	adds	r3, #12
 8004c74:	7812      	ldrb	r2, [r2, #0]
 8004c76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c7c:	1c5a      	adds	r2, r3, #1
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	3b01      	subs	r3, #1
 8004c8a:	b29a      	uxth	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004c90:	e018      	b.n	8004cc4 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c92:	f7fd fe9d 	bl	80029d0 <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	683a      	ldr	r2, [r7, #0]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d803      	bhi.n	8004caa <HAL_SPI_Transmit+0x20a>
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ca8:	d102      	bne.n	8004cb0 <HAL_SPI_Transmit+0x210>
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d109      	bne.n	8004cc4 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004cc0:	2303      	movs	r3, #3
 8004cc2:	e02d      	b.n	8004d20 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d1c6      	bne.n	8004c5c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004cce:	69fa      	ldr	r2, [r7, #28]
 8004cd0:	6839      	ldr	r1, [r7, #0]
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f000 fbc4 	bl	8005460 <SPI_EndRxTxTransaction>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d002      	beq.n	8004ce4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2220      	movs	r2, #32
 8004ce2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d10a      	bne.n	8004d02 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004cec:	2300      	movs	r3, #0
 8004cee:	617b      	str	r3, [r7, #20]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	68db      	ldr	r3, [r3, #12]
 8004cf6:	617b      	str	r3, [r7, #20]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	617b      	str	r3, [r7, #20]
 8004d00:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2201      	movs	r2, #1
 8004d06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d001      	beq.n	8004d1e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e000      	b.n	8004d20 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004d1e:	2300      	movs	r3, #0
  }
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3720      	adds	r7, #32
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b088      	sub	sp, #32
 8004d2c:	af02      	add	r7, sp, #8
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	603b      	str	r3, [r7, #0]
 8004d34:	4613      	mov	r3, r2
 8004d36:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d3e:	b2db      	uxtb	r3, r3
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d001      	beq.n	8004d48 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004d44:	2302      	movs	r3, #2
 8004d46:	e104      	b.n	8004f52 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	685b      	ldr	r3, [r3, #4]
 8004d4c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d50:	d112      	bne.n	8004d78 <HAL_SPI_Receive+0x50>
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10e      	bne.n	8004d78 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2204      	movs	r2, #4
 8004d5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004d62:	88fa      	ldrh	r2, [r7, #6]
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	9300      	str	r3, [sp, #0]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	68ba      	ldr	r2, [r7, #8]
 8004d6c:	68b9      	ldr	r1, [r7, #8]
 8004d6e:	68f8      	ldr	r0, [r7, #12]
 8004d70:	f000 f8f3 	bl	8004f5a <HAL_SPI_TransmitReceive>
 8004d74:	4603      	mov	r3, r0
 8004d76:	e0ec      	b.n	8004f52 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d78:	f7fd fe2a 	bl	80029d0 <HAL_GetTick>
 8004d7c:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d002      	beq.n	8004d8a <HAL_SPI_Receive+0x62>
 8004d84:	88fb      	ldrh	r3, [r7, #6]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d101      	bne.n	8004d8e <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	e0e1      	b.n	8004f52 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d101      	bne.n	8004d9c <HAL_SPI_Receive+0x74>
 8004d98:	2302      	movs	r3, #2
 8004d9a:	e0da      	b.n	8004f52 <HAL_SPI_Receive+0x22a>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2204      	movs	r2, #4
 8004da8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	68ba      	ldr	r2, [r7, #8]
 8004db6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	88fa      	ldrh	r2, [r7, #6]
 8004dbc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	88fa      	ldrh	r2, [r7, #6]
 8004dc2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2200      	movs	r2, #0
 8004de0:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	689b      	ldr	r3, [r3, #8]
 8004de6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004dea:	d10f      	bne.n	8004e0c <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	681a      	ldr	r2, [r3, #0]
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dfa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004e0a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e16:	2b40      	cmp	r3, #64	@ 0x40
 8004e18:	d007      	beq.n	8004e2a <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e28:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d170      	bne.n	8004f14 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004e32:	e035      	b.n	8004ea0 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 0301 	and.w	r3, r3, #1
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	d115      	bne.n	8004e6e <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f103 020c 	add.w	r2, r3, #12
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e4e:	7812      	ldrb	r2, [r2, #0]
 8004e50:	b2d2      	uxtb	r2, r2
 8004e52:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e58:	1c5a      	adds	r2, r3, #1
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	3b01      	subs	r3, #1
 8004e66:	b29a      	uxth	r2, r3
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004e6c:	e018      	b.n	8004ea0 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e6e:	f7fd fdaf 	bl	80029d0 <HAL_GetTick>
 8004e72:	4602      	mov	r2, r0
 8004e74:	697b      	ldr	r3, [r7, #20]
 8004e76:	1ad3      	subs	r3, r2, r3
 8004e78:	683a      	ldr	r2, [r7, #0]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d803      	bhi.n	8004e86 <HAL_SPI_Receive+0x15e>
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e84:	d102      	bne.n	8004e8c <HAL_SPI_Receive+0x164>
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d109      	bne.n	8004ea0 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e058      	b.n	8004f52 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ea4:	b29b      	uxth	r3, r3
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d1c4      	bne.n	8004e34 <HAL_SPI_Receive+0x10c>
 8004eaa:	e038      	b.n	8004f1e <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f003 0301 	and.w	r3, r3, #1
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d113      	bne.n	8004ee2 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	68da      	ldr	r2, [r3, #12]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ec4:	b292      	uxth	r2, r2
 8004ec6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ecc:	1c9a      	adds	r2, r3, #2
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	3b01      	subs	r3, #1
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004ee0:	e018      	b.n	8004f14 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ee2:	f7fd fd75 	bl	80029d0 <HAL_GetTick>
 8004ee6:	4602      	mov	r2, r0
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	1ad3      	subs	r3, r2, r3
 8004eec:	683a      	ldr	r2, [r7, #0]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d803      	bhi.n	8004efa <HAL_SPI_Receive+0x1d2>
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef8:	d102      	bne.n	8004f00 <HAL_SPI_Receive+0x1d8>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d109      	bne.n	8004f14 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f10:	2303      	movs	r3, #3
 8004f12:	e01e      	b.n	8004f52 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f18:	b29b      	uxth	r3, r3
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d1c6      	bne.n	8004eac <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f1e:	697a      	ldr	r2, [r7, #20]
 8004f20:	6839      	ldr	r1, [r7, #0]
 8004f22:	68f8      	ldr	r0, [r7, #12]
 8004f24:	f000 fa4a 	bl	80053bc <SPI_EndRxTransaction>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d002      	beq.n	8004f34 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2220      	movs	r2, #32
 8004f32:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d001      	beq.n	8004f50 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e000      	b.n	8004f52 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8004f50:	2300      	movs	r3, #0
  }
}
 8004f52:	4618      	mov	r0, r3
 8004f54:	3718      	adds	r7, #24
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}

08004f5a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004f5a:	b580      	push	{r7, lr}
 8004f5c:	b08a      	sub	sp, #40	@ 0x28
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	60f8      	str	r0, [r7, #12]
 8004f62:	60b9      	str	r1, [r7, #8]
 8004f64:	607a      	str	r2, [r7, #4]
 8004f66:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f6c:	f7fd fd30 	bl	80029d0 <HAL_GetTick>
 8004f70:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f78:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004f80:	887b      	ldrh	r3, [r7, #2]
 8004f82:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004f84:	7ffb      	ldrb	r3, [r7, #31]
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d00c      	beq.n	8004fa4 <HAL_SPI_TransmitReceive+0x4a>
 8004f8a:	69bb      	ldr	r3, [r7, #24]
 8004f8c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f90:	d106      	bne.n	8004fa0 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	689b      	ldr	r3, [r3, #8]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d102      	bne.n	8004fa0 <HAL_SPI_TransmitReceive+0x46>
 8004f9a:	7ffb      	ldrb	r3, [r7, #31]
 8004f9c:	2b04      	cmp	r3, #4
 8004f9e:	d001      	beq.n	8004fa4 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004fa0:	2302      	movs	r3, #2
 8004fa2:	e17f      	b.n	80052a4 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d005      	beq.n	8004fb6 <HAL_SPI_TransmitReceive+0x5c>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d002      	beq.n	8004fb6 <HAL_SPI_TransmitReceive+0x5c>
 8004fb0:	887b      	ldrh	r3, [r7, #2]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d101      	bne.n	8004fba <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e174      	b.n	80052a4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d101      	bne.n	8004fc8 <HAL_SPI_TransmitReceive+0x6e>
 8004fc4:	2302      	movs	r3, #2
 8004fc6:	e16d      	b.n	80052a4 <HAL_SPI_TransmitReceive+0x34a>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004fd6:	b2db      	uxtb	r3, r3
 8004fd8:	2b04      	cmp	r3, #4
 8004fda:	d003      	beq.n	8004fe4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2205      	movs	r2, #5
 8004fe0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	687a      	ldr	r2, [r7, #4]
 8004fee:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	887a      	ldrh	r2, [r7, #2]
 8004ff4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	887a      	ldrh	r2, [r7, #2]
 8004ffa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	68ba      	ldr	r2, [r7, #8]
 8005000:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	887a      	ldrh	r2, [r7, #2]
 8005006:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	887a      	ldrh	r2, [r7, #2]
 800500c:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2200      	movs	r2, #0
 8005012:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2200      	movs	r2, #0
 8005018:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005024:	2b40      	cmp	r3, #64	@ 0x40
 8005026:	d007      	beq.n	8005038 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005036:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	68db      	ldr	r3, [r3, #12]
 800503c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005040:	d17e      	bne.n	8005140 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d002      	beq.n	8005050 <HAL_SPI_TransmitReceive+0xf6>
 800504a:	8afb      	ldrh	r3, [r7, #22]
 800504c:	2b01      	cmp	r3, #1
 800504e:	d16c      	bne.n	800512a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005054:	881a      	ldrh	r2, [r3, #0]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005060:	1c9a      	adds	r2, r3, #2
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800506a:	b29b      	uxth	r3, r3
 800506c:	3b01      	subs	r3, #1
 800506e:	b29a      	uxth	r2, r3
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005074:	e059      	b.n	800512a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	f003 0302 	and.w	r3, r3, #2
 8005080:	2b02      	cmp	r3, #2
 8005082:	d11b      	bne.n	80050bc <HAL_SPI_TransmitReceive+0x162>
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005088:	b29b      	uxth	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d016      	beq.n	80050bc <HAL_SPI_TransmitReceive+0x162>
 800508e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005090:	2b01      	cmp	r3, #1
 8005092:	d113      	bne.n	80050bc <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005098:	881a      	ldrh	r2, [r3, #0]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a4:	1c9a      	adds	r2, r3, #2
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	3b01      	subs	r3, #1
 80050b2:	b29a      	uxth	r2, r3
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050b8:	2300      	movs	r3, #0
 80050ba:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f003 0301 	and.w	r3, r3, #1
 80050c6:	2b01      	cmp	r3, #1
 80050c8:	d119      	bne.n	80050fe <HAL_SPI_TransmitReceive+0x1a4>
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050ce:	b29b      	uxth	r3, r3
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d014      	beq.n	80050fe <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68da      	ldr	r2, [r3, #12]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050de:	b292      	uxth	r2, r2
 80050e0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050e6:	1c9a      	adds	r2, r3, #2
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050f0:	b29b      	uxth	r3, r3
 80050f2:	3b01      	subs	r3, #1
 80050f4:	b29a      	uxth	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80050fa:	2301      	movs	r3, #1
 80050fc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80050fe:	f7fd fc67 	bl	80029d0 <HAL_GetTick>
 8005102:	4602      	mov	r2, r0
 8005104:	6a3b      	ldr	r3, [r7, #32]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800510a:	429a      	cmp	r2, r3
 800510c:	d80d      	bhi.n	800512a <HAL_SPI_TransmitReceive+0x1d0>
 800510e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005114:	d009      	beq.n	800512a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2201      	movs	r2, #1
 800511a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e0bc      	b.n	80052a4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800512e:	b29b      	uxth	r3, r3
 8005130:	2b00      	cmp	r3, #0
 8005132:	d1a0      	bne.n	8005076 <HAL_SPI_TransmitReceive+0x11c>
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005138:	b29b      	uxth	r3, r3
 800513a:	2b00      	cmp	r3, #0
 800513c:	d19b      	bne.n	8005076 <HAL_SPI_TransmitReceive+0x11c>
 800513e:	e082      	b.n	8005246 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d002      	beq.n	800514e <HAL_SPI_TransmitReceive+0x1f4>
 8005148:	8afb      	ldrh	r3, [r7, #22]
 800514a:	2b01      	cmp	r3, #1
 800514c:	d171      	bne.n	8005232 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	330c      	adds	r3, #12
 8005158:	7812      	ldrb	r2, [r2, #0]
 800515a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005160:	1c5a      	adds	r2, r3, #1
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800516a:	b29b      	uxth	r3, r3
 800516c:	3b01      	subs	r3, #1
 800516e:	b29a      	uxth	r2, r3
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005174:	e05d      	b.n	8005232 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	f003 0302 	and.w	r3, r3, #2
 8005180:	2b02      	cmp	r3, #2
 8005182:	d11c      	bne.n	80051be <HAL_SPI_TransmitReceive+0x264>
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005188:	b29b      	uxth	r3, r3
 800518a:	2b00      	cmp	r3, #0
 800518c:	d017      	beq.n	80051be <HAL_SPI_TransmitReceive+0x264>
 800518e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005190:	2b01      	cmp	r3, #1
 8005192:	d114      	bne.n	80051be <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	330c      	adds	r3, #12
 800519e:	7812      	ldrb	r2, [r2, #0]
 80051a0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051a6:	1c5a      	adds	r2, r3, #1
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	3b01      	subs	r3, #1
 80051b4:	b29a      	uxth	r2, r3
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80051ba:	2300      	movs	r3, #0
 80051bc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	689b      	ldr	r3, [r3, #8]
 80051c4:	f003 0301 	and.w	r3, r3, #1
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d119      	bne.n	8005200 <HAL_SPI_TransmitReceive+0x2a6>
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d014      	beq.n	8005200 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	68da      	ldr	r2, [r3, #12]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051e0:	b2d2      	uxtb	r2, r2
 80051e2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051e8:	1c5a      	adds	r2, r3, #1
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	3b01      	subs	r3, #1
 80051f6:	b29a      	uxth	r2, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80051fc:	2301      	movs	r3, #1
 80051fe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005200:	f7fd fbe6 	bl	80029d0 <HAL_GetTick>
 8005204:	4602      	mov	r2, r0
 8005206:	6a3b      	ldr	r3, [r7, #32]
 8005208:	1ad3      	subs	r3, r2, r3
 800520a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800520c:	429a      	cmp	r2, r3
 800520e:	d803      	bhi.n	8005218 <HAL_SPI_TransmitReceive+0x2be>
 8005210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005216:	d102      	bne.n	800521e <HAL_SPI_TransmitReceive+0x2c4>
 8005218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800521a:	2b00      	cmp	r3, #0
 800521c:	d109      	bne.n	8005232 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2201      	movs	r2, #1
 8005222:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e038      	b.n	80052a4 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005236:	b29b      	uxth	r3, r3
 8005238:	2b00      	cmp	r3, #0
 800523a:	d19c      	bne.n	8005176 <HAL_SPI_TransmitReceive+0x21c>
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005240:	b29b      	uxth	r3, r3
 8005242:	2b00      	cmp	r3, #0
 8005244:	d197      	bne.n	8005176 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005246:	6a3a      	ldr	r2, [r7, #32]
 8005248:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	f000 f908 	bl	8005460 <SPI_EndRxTxTransaction>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	d008      	beq.n	8005268 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2220      	movs	r2, #32
 800525a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2200      	movs	r2, #0
 8005260:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005264:	2301      	movs	r3, #1
 8005266:	e01d      	b.n	80052a4 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	2b00      	cmp	r3, #0
 800526e:	d10a      	bne.n	8005286 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005270:	2300      	movs	r3, #0
 8005272:	613b      	str	r3, [r7, #16]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	613b      	str	r3, [r7, #16]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	613b      	str	r3, [r7, #16]
 8005284:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2201      	movs	r2, #1
 800528a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800529a:	2b00      	cmp	r3, #0
 800529c:	d001      	beq.n	80052a2 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e000      	b.n	80052a4 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80052a2:	2300      	movs	r3, #0
  }
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3728      	adds	r7, #40	@ 0x28
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b088      	sub	sp, #32
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	603b      	str	r3, [r7, #0]
 80052b8:	4613      	mov	r3, r2
 80052ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80052bc:	f7fd fb88 	bl	80029d0 <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c4:	1a9b      	subs	r3, r3, r2
 80052c6:	683a      	ldr	r2, [r7, #0]
 80052c8:	4413      	add	r3, r2
 80052ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80052cc:	f7fd fb80 	bl	80029d0 <HAL_GetTick>
 80052d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80052d2:	4b39      	ldr	r3, [pc, #228]	@ (80053b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	015b      	lsls	r3, r3, #5
 80052d8:	0d1b      	lsrs	r3, r3, #20
 80052da:	69fa      	ldr	r2, [r7, #28]
 80052dc:	fb02 f303 	mul.w	r3, r2, r3
 80052e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052e2:	e054      	b.n	800538e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ea:	d050      	beq.n	800538e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052ec:	f7fd fb70 	bl	80029d0 <HAL_GetTick>
 80052f0:	4602      	mov	r2, r0
 80052f2:	69bb      	ldr	r3, [r7, #24]
 80052f4:	1ad3      	subs	r3, r2, r3
 80052f6:	69fa      	ldr	r2, [r7, #28]
 80052f8:	429a      	cmp	r2, r3
 80052fa:	d902      	bls.n	8005302 <SPI_WaitFlagStateUntilTimeout+0x56>
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d13d      	bne.n	800537e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	685a      	ldr	r2, [r3, #4]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005310:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800531a:	d111      	bne.n	8005340 <SPI_WaitFlagStateUntilTimeout+0x94>
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005324:	d004      	beq.n	8005330 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	689b      	ldr	r3, [r3, #8]
 800532a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800532e:	d107      	bne.n	8005340 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681a      	ldr	r2, [r3, #0]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800533e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005344:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005348:	d10f      	bne.n	800536a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005358:	601a      	str	r2, [r3, #0]
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005368:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2201      	movs	r2, #1
 800536e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800537a:	2303      	movs	r3, #3
 800537c:	e017      	b.n	80053ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d101      	bne.n	8005388 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	3b01      	subs	r3, #1
 800538c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	689a      	ldr	r2, [r3, #8]
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	4013      	ands	r3, r2
 8005398:	68ba      	ldr	r2, [r7, #8]
 800539a:	429a      	cmp	r2, r3
 800539c:	bf0c      	ite	eq
 800539e:	2301      	moveq	r3, #1
 80053a0:	2300      	movne	r3, #0
 80053a2:	b2db      	uxtb	r3, r3
 80053a4:	461a      	mov	r2, r3
 80053a6:	79fb      	ldrb	r3, [r7, #7]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d19b      	bne.n	80052e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3720      	adds	r7, #32
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	20000000 	.word	0x20000000

080053bc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b086      	sub	sp, #24
 80053c0:	af02      	add	r7, sp, #8
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	685b      	ldr	r3, [r3, #4]
 80053cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053d0:	d111      	bne.n	80053f6 <SPI_EndRxTransaction+0x3a>
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	689b      	ldr	r3, [r3, #8]
 80053d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053da:	d004      	beq.n	80053e6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053e4:	d107      	bne.n	80053f6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80053f4:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80053fe:	d117      	bne.n	8005430 <SPI_EndRxTransaction+0x74>
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005408:	d112      	bne.n	8005430 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	2200      	movs	r2, #0
 8005412:	2101      	movs	r1, #1
 8005414:	68f8      	ldr	r0, [r7, #12]
 8005416:	f7ff ff49 	bl	80052ac <SPI_WaitFlagStateUntilTimeout>
 800541a:	4603      	mov	r3, r0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d01a      	beq.n	8005456 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005424:	f043 0220 	orr.w	r2, r3, #32
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e013      	b.n	8005458 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	9300      	str	r3, [sp, #0]
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	2200      	movs	r2, #0
 8005438:	2180      	movs	r1, #128	@ 0x80
 800543a:	68f8      	ldr	r0, [r7, #12]
 800543c:	f7ff ff36 	bl	80052ac <SPI_WaitFlagStateUntilTimeout>
 8005440:	4603      	mov	r3, r0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d007      	beq.n	8005456 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800544a:	f043 0220 	orr.w	r2, r3, #32
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005452:	2303      	movs	r3, #3
 8005454:	e000      	b.n	8005458 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005456:	2300      	movs	r3, #0
}
 8005458:	4618      	mov	r0, r3
 800545a:	3710      	adds	r7, #16
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}

08005460 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af02      	add	r7, sp, #8
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	9300      	str	r3, [sp, #0]
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	2201      	movs	r2, #1
 8005474:	2102      	movs	r1, #2
 8005476:	68f8      	ldr	r0, [r7, #12]
 8005478:	f7ff ff18 	bl	80052ac <SPI_WaitFlagStateUntilTimeout>
 800547c:	4603      	mov	r3, r0
 800547e:	2b00      	cmp	r3, #0
 8005480:	d007      	beq.n	8005492 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005486:	f043 0220 	orr.w	r2, r3, #32
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e013      	b.n	80054ba <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	9300      	str	r3, [sp, #0]
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	2200      	movs	r2, #0
 800549a:	2180      	movs	r1, #128	@ 0x80
 800549c:	68f8      	ldr	r0, [r7, #12]
 800549e:	f7ff ff05 	bl	80052ac <SPI_WaitFlagStateUntilTimeout>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d007      	beq.n	80054b8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ac:	f043 0220 	orr.w	r2, r3, #32
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80054b4:	2303      	movs	r3, #3
 80054b6:	e000      	b.n	80054ba <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80054b8:	2300      	movs	r3, #0
}
 80054ba:	4618      	mov	r0, r3
 80054bc:	3710      	adds	r7, #16
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}

080054c2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054c2:	b580      	push	{r7, lr}
 80054c4:	b082      	sub	sp, #8
 80054c6:	af00      	add	r7, sp, #0
 80054c8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d101      	bne.n	80054d4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80054d0:	2301      	movs	r3, #1
 80054d2:	e041      	b.n	8005558 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d106      	bne.n	80054ee <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f7fc fd4d 	bl	8001f88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2202      	movs	r2, #2
 80054f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	3304      	adds	r3, #4
 80054fe:	4619      	mov	r1, r3
 8005500:	4610      	mov	r0, r2
 8005502:	f000 fbc5 	bl	8005c90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2201      	movs	r2, #1
 8005512:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2201      	movs	r2, #1
 800551a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2201      	movs	r2, #1
 8005522:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2201      	movs	r2, #1
 800552a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2201      	movs	r2, #1
 8005532:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2201      	movs	r2, #1
 800553a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2201      	movs	r2, #1
 8005542:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2201      	movs	r2, #1
 800554a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2201      	movs	r2, #1
 8005552:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005556:	2300      	movs	r3, #0
}
 8005558:	4618      	mov	r0, r3
 800555a:	3708      	adds	r7, #8
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}

08005560 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b082      	sub	sp, #8
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d101      	bne.n	8005572 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e041      	b.n	80055f6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005578:	b2db      	uxtb	r3, r3
 800557a:	2b00      	cmp	r3, #0
 800557c:	d106      	bne.n	800558c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f7fc fd24 	bl	8001fd4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2202      	movs	r2, #2
 8005590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681a      	ldr	r2, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	3304      	adds	r3, #4
 800559c:	4619      	mov	r1, r3
 800559e:	4610      	mov	r0, r2
 80055a0:	f000 fb76 	bl	8005c90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3708      	adds	r7, #8
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
	...

08005600 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b084      	sub	sp, #16
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800560a:	683b      	ldr	r3, [r7, #0]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d109      	bne.n	8005624 <HAL_TIM_PWM_Start+0x24>
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005616:	b2db      	uxtb	r3, r3
 8005618:	2b01      	cmp	r3, #1
 800561a:	bf14      	ite	ne
 800561c:	2301      	movne	r3, #1
 800561e:	2300      	moveq	r3, #0
 8005620:	b2db      	uxtb	r3, r3
 8005622:	e022      	b.n	800566a <HAL_TIM_PWM_Start+0x6a>
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	2b04      	cmp	r3, #4
 8005628:	d109      	bne.n	800563e <HAL_TIM_PWM_Start+0x3e>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005630:	b2db      	uxtb	r3, r3
 8005632:	2b01      	cmp	r3, #1
 8005634:	bf14      	ite	ne
 8005636:	2301      	movne	r3, #1
 8005638:	2300      	moveq	r3, #0
 800563a:	b2db      	uxtb	r3, r3
 800563c:	e015      	b.n	800566a <HAL_TIM_PWM_Start+0x6a>
 800563e:	683b      	ldr	r3, [r7, #0]
 8005640:	2b08      	cmp	r3, #8
 8005642:	d109      	bne.n	8005658 <HAL_TIM_PWM_Start+0x58>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800564a:	b2db      	uxtb	r3, r3
 800564c:	2b01      	cmp	r3, #1
 800564e:	bf14      	ite	ne
 8005650:	2301      	movne	r3, #1
 8005652:	2300      	moveq	r3, #0
 8005654:	b2db      	uxtb	r3, r3
 8005656:	e008      	b.n	800566a <HAL_TIM_PWM_Start+0x6a>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800565e:	b2db      	uxtb	r3, r3
 8005660:	2b01      	cmp	r3, #1
 8005662:	bf14      	ite	ne
 8005664:	2301      	movne	r3, #1
 8005666:	2300      	moveq	r3, #0
 8005668:	b2db      	uxtb	r3, r3
 800566a:	2b00      	cmp	r3, #0
 800566c:	d001      	beq.n	8005672 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e05e      	b.n	8005730 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d104      	bne.n	8005682 <HAL_TIM_PWM_Start+0x82>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2202      	movs	r2, #2
 800567c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005680:	e013      	b.n	80056aa <HAL_TIM_PWM_Start+0xaa>
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	2b04      	cmp	r3, #4
 8005686:	d104      	bne.n	8005692 <HAL_TIM_PWM_Start+0x92>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2202      	movs	r2, #2
 800568c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005690:	e00b      	b.n	80056aa <HAL_TIM_PWM_Start+0xaa>
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	2b08      	cmp	r3, #8
 8005696:	d104      	bne.n	80056a2 <HAL_TIM_PWM_Start+0xa2>
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2202      	movs	r2, #2
 800569c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056a0:	e003      	b.n	80056aa <HAL_TIM_PWM_Start+0xaa>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2202      	movs	r2, #2
 80056a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	2201      	movs	r2, #1
 80056b0:	6839      	ldr	r1, [r7, #0]
 80056b2:	4618      	mov	r0, r3
 80056b4:	f000 fd78 	bl	80061a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	4a1e      	ldr	r2, [pc, #120]	@ (8005738 <HAL_TIM_PWM_Start+0x138>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d107      	bne.n	80056d2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80056d0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a18      	ldr	r2, [pc, #96]	@ (8005738 <HAL_TIM_PWM_Start+0x138>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d00e      	beq.n	80056fa <HAL_TIM_PWM_Start+0xfa>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056e4:	d009      	beq.n	80056fa <HAL_TIM_PWM_Start+0xfa>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a14      	ldr	r2, [pc, #80]	@ (800573c <HAL_TIM_PWM_Start+0x13c>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d004      	beq.n	80056fa <HAL_TIM_PWM_Start+0xfa>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a12      	ldr	r2, [pc, #72]	@ (8005740 <HAL_TIM_PWM_Start+0x140>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d111      	bne.n	800571e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	f003 0307 	and.w	r3, r3, #7
 8005704:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	2b06      	cmp	r3, #6
 800570a:	d010      	beq.n	800572e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f042 0201 	orr.w	r2, r2, #1
 800571a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800571c:	e007      	b.n	800572e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f042 0201 	orr.w	r2, r2, #1
 800572c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800572e:	2300      	movs	r3, #0
}
 8005730:	4618      	mov	r0, r3
 8005732:	3710      	adds	r7, #16
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	40012c00 	.word	0x40012c00
 800573c:	40000400 	.word	0x40000400
 8005740:	40000800 	.word	0x40000800

08005744 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	68db      	ldr	r3, [r3, #12]
 8005752:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	f003 0302 	and.w	r3, r3, #2
 8005762:	2b00      	cmp	r3, #0
 8005764:	d020      	beq.n	80057a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f003 0302 	and.w	r3, r3, #2
 800576c:	2b00      	cmp	r3, #0
 800576e:	d01b      	beq.n	80057a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f06f 0202 	mvn.w	r2, #2
 8005778:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2201      	movs	r2, #1
 800577e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	f003 0303 	and.w	r3, r3, #3
 800578a:	2b00      	cmp	r3, #0
 800578c:	d003      	beq.n	8005796 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f000 fa63 	bl	8005c5a <HAL_TIM_IC_CaptureCallback>
 8005794:	e005      	b.n	80057a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005796:	6878      	ldr	r0, [r7, #4]
 8005798:	f000 fa56 	bl	8005c48 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f000 fa65 	bl	8005c6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2200      	movs	r2, #0
 80057a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	f003 0304 	and.w	r3, r3, #4
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d020      	beq.n	80057f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f003 0304 	and.w	r3, r3, #4
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d01b      	beq.n	80057f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f06f 0204 	mvn.w	r2, #4
 80057c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2202      	movs	r2, #2
 80057ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	699b      	ldr	r3, [r3, #24]
 80057d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d003      	beq.n	80057e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f000 fa3d 	bl	8005c5a <HAL_TIM_IC_CaptureCallback>
 80057e0:	e005      	b.n	80057ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 fa30 	bl	8005c48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f000 fa3f 	bl	8005c6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2200      	movs	r2, #0
 80057f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057f4:	68bb      	ldr	r3, [r7, #8]
 80057f6:	f003 0308 	and.w	r3, r3, #8
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d020      	beq.n	8005840 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	f003 0308 	and.w	r3, r3, #8
 8005804:	2b00      	cmp	r3, #0
 8005806:	d01b      	beq.n	8005840 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f06f 0208 	mvn.w	r2, #8
 8005810:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2204      	movs	r2, #4
 8005816:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	69db      	ldr	r3, [r3, #28]
 800581e:	f003 0303 	and.w	r3, r3, #3
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 fa17 	bl	8005c5a <HAL_TIM_IC_CaptureCallback>
 800582c:	e005      	b.n	800583a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f000 fa0a 	bl	8005c48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f000 fa19 	bl	8005c6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2200      	movs	r2, #0
 800583e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	f003 0310 	and.w	r3, r3, #16
 8005846:	2b00      	cmp	r3, #0
 8005848:	d020      	beq.n	800588c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	f003 0310 	and.w	r3, r3, #16
 8005850:	2b00      	cmp	r3, #0
 8005852:	d01b      	beq.n	800588c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f06f 0210 	mvn.w	r2, #16
 800585c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2208      	movs	r2, #8
 8005862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	69db      	ldr	r3, [r3, #28]
 800586a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800586e:	2b00      	cmp	r3, #0
 8005870:	d003      	beq.n	800587a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 f9f1 	bl	8005c5a <HAL_TIM_IC_CaptureCallback>
 8005878:	e005      	b.n	8005886 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 f9e4 	bl	8005c48 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f000 f9f3 	bl	8005c6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	f003 0301 	and.w	r3, r3, #1
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00c      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	f003 0301 	and.w	r3, r3, #1
 800589c:	2b00      	cmp	r3, #0
 800589e:	d007      	beq.n	80058b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f06f 0201 	mvn.w	r2, #1
 80058a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 f9c3 	bl	8005c36 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d00c      	beq.n	80058d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d007      	beq.n	80058d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80058cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 fcf5 	bl	80062be <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80058d4:	68bb      	ldr	r3, [r7, #8]
 80058d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d00c      	beq.n	80058f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d007      	beq.n	80058f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f000 f9c3 	bl	8005c7e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f003 0320 	and.w	r3, r3, #32
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d00c      	beq.n	800591c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	f003 0320 	and.w	r3, r3, #32
 8005908:	2b00      	cmp	r3, #0
 800590a:	d007      	beq.n	800591c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f06f 0220 	mvn.w	r2, #32
 8005914:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005916:	6878      	ldr	r0, [r7, #4]
 8005918:	f000 fcc8 	bl	80062ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800591c:	bf00      	nop
 800591e:	3710      	adds	r7, #16
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}

08005924 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b086      	sub	sp, #24
 8005928:	af00      	add	r7, sp, #0
 800592a:	60f8      	str	r0, [r7, #12]
 800592c:	60b9      	str	r1, [r7, #8]
 800592e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005930:	2300      	movs	r3, #0
 8005932:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800593a:	2b01      	cmp	r3, #1
 800593c:	d101      	bne.n	8005942 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800593e:	2302      	movs	r3, #2
 8005940:	e0ae      	b.n	8005aa0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2201      	movs	r2, #1
 8005946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2b0c      	cmp	r3, #12
 800594e:	f200 809f 	bhi.w	8005a90 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005952:	a201      	add	r2, pc, #4	@ (adr r2, 8005958 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005958:	0800598d 	.word	0x0800598d
 800595c:	08005a91 	.word	0x08005a91
 8005960:	08005a91 	.word	0x08005a91
 8005964:	08005a91 	.word	0x08005a91
 8005968:	080059cd 	.word	0x080059cd
 800596c:	08005a91 	.word	0x08005a91
 8005970:	08005a91 	.word	0x08005a91
 8005974:	08005a91 	.word	0x08005a91
 8005978:	08005a0f 	.word	0x08005a0f
 800597c:	08005a91 	.word	0x08005a91
 8005980:	08005a91 	.word	0x08005a91
 8005984:	08005a91 	.word	0x08005a91
 8005988:	08005a4f 	.word	0x08005a4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	68b9      	ldr	r1, [r7, #8]
 8005992:	4618      	mov	r0, r3
 8005994:	f000 f9ea 	bl	8005d6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	699a      	ldr	r2, [r3, #24]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f042 0208 	orr.w	r2, r2, #8
 80059a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	699a      	ldr	r2, [r3, #24]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f022 0204 	bic.w	r2, r2, #4
 80059b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	6999      	ldr	r1, [r3, #24]
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	691a      	ldr	r2, [r3, #16]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	430a      	orrs	r2, r1
 80059c8:	619a      	str	r2, [r3, #24]
      break;
 80059ca:	e064      	b.n	8005a96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68b9      	ldr	r1, [r7, #8]
 80059d2:	4618      	mov	r0, r3
 80059d4:	f000 fa30 	bl	8005e38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	699a      	ldr	r2, [r3, #24]
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	699a      	ldr	r2, [r3, #24]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6999      	ldr	r1, [r3, #24]
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	691b      	ldr	r3, [r3, #16]
 8005a02:	021a      	lsls	r2, r3, #8
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	430a      	orrs	r2, r1
 8005a0a:	619a      	str	r2, [r3, #24]
      break;
 8005a0c:	e043      	b.n	8005a96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68b9      	ldr	r1, [r7, #8]
 8005a14:	4618      	mov	r0, r3
 8005a16:	f000 fa79 	bl	8005f0c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	69da      	ldr	r2, [r3, #28]
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f042 0208 	orr.w	r2, r2, #8
 8005a28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	69da      	ldr	r2, [r3, #28]
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f022 0204 	bic.w	r2, r2, #4
 8005a38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	69d9      	ldr	r1, [r3, #28]
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	691a      	ldr	r2, [r3, #16]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	430a      	orrs	r2, r1
 8005a4a:	61da      	str	r2, [r3, #28]
      break;
 8005a4c:	e023      	b.n	8005a96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	68b9      	ldr	r1, [r7, #8]
 8005a54:	4618      	mov	r0, r3
 8005a56:	f000 fac3 	bl	8005fe0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	69da      	ldr	r2, [r3, #28]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	69da      	ldr	r2, [r3, #28]
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	69d9      	ldr	r1, [r3, #28]
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	691b      	ldr	r3, [r3, #16]
 8005a84:	021a      	lsls	r2, r3, #8
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	430a      	orrs	r2, r1
 8005a8c:	61da      	str	r2, [r3, #28]
      break;
 8005a8e:	e002      	b.n	8005a96 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	75fb      	strb	r3, [r7, #23]
      break;
 8005a94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3718      	adds	r7, #24
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005abc:	2b01      	cmp	r3, #1
 8005abe:	d101      	bne.n	8005ac4 <HAL_TIM_ConfigClockSource+0x1c>
 8005ac0:	2302      	movs	r3, #2
 8005ac2:	e0b4      	b.n	8005c2e <HAL_TIM_ConfigClockSource+0x186>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2202      	movs	r2, #2
 8005ad0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ae2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005aea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68ba      	ldr	r2, [r7, #8]
 8005af2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005afc:	d03e      	beq.n	8005b7c <HAL_TIM_ConfigClockSource+0xd4>
 8005afe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b02:	f200 8087 	bhi.w	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b0a:	f000 8086 	beq.w	8005c1a <HAL_TIM_ConfigClockSource+0x172>
 8005b0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b12:	d87f      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b14:	2b70      	cmp	r3, #112	@ 0x70
 8005b16:	d01a      	beq.n	8005b4e <HAL_TIM_ConfigClockSource+0xa6>
 8005b18:	2b70      	cmp	r3, #112	@ 0x70
 8005b1a:	d87b      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b1c:	2b60      	cmp	r3, #96	@ 0x60
 8005b1e:	d050      	beq.n	8005bc2 <HAL_TIM_ConfigClockSource+0x11a>
 8005b20:	2b60      	cmp	r3, #96	@ 0x60
 8005b22:	d877      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b24:	2b50      	cmp	r3, #80	@ 0x50
 8005b26:	d03c      	beq.n	8005ba2 <HAL_TIM_ConfigClockSource+0xfa>
 8005b28:	2b50      	cmp	r3, #80	@ 0x50
 8005b2a:	d873      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b2c:	2b40      	cmp	r3, #64	@ 0x40
 8005b2e:	d058      	beq.n	8005be2 <HAL_TIM_ConfigClockSource+0x13a>
 8005b30:	2b40      	cmp	r3, #64	@ 0x40
 8005b32:	d86f      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b34:	2b30      	cmp	r3, #48	@ 0x30
 8005b36:	d064      	beq.n	8005c02 <HAL_TIM_ConfigClockSource+0x15a>
 8005b38:	2b30      	cmp	r3, #48	@ 0x30
 8005b3a:	d86b      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b3c:	2b20      	cmp	r3, #32
 8005b3e:	d060      	beq.n	8005c02 <HAL_TIM_ConfigClockSource+0x15a>
 8005b40:	2b20      	cmp	r3, #32
 8005b42:	d867      	bhi.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d05c      	beq.n	8005c02 <HAL_TIM_ConfigClockSource+0x15a>
 8005b48:	2b10      	cmp	r3, #16
 8005b4a:	d05a      	beq.n	8005c02 <HAL_TIM_ConfigClockSource+0x15a>
 8005b4c:	e062      	b.n	8005c14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b52:	683b      	ldr	r3, [r7, #0]
 8005b54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b5e:	f000 fb04 	bl	800616a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	689b      	ldr	r3, [r3, #8]
 8005b68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005b70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	609a      	str	r2, [r3, #8]
      break;
 8005b7a:	e04f      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b8c:	f000 faed 	bl	800616a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	689a      	ldr	r2, [r3, #8]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b9e:	609a      	str	r2, [r3, #8]
      break;
 8005ba0:	e03c      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bae:	461a      	mov	r2, r3
 8005bb0:	f000 fa64 	bl	800607c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2150      	movs	r1, #80	@ 0x50
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 fabb 	bl	8006136 <TIM_ITRx_SetConfig>
      break;
 8005bc0:	e02c      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bce:	461a      	mov	r2, r3
 8005bd0:	f000 fa82 	bl	80060d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2160      	movs	r1, #96	@ 0x60
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 faab 	bl	8006136 <TIM_ITRx_SetConfig>
      break;
 8005be0:	e01c      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bee:	461a      	mov	r2, r3
 8005bf0:	f000 fa44 	bl	800607c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	2140      	movs	r1, #64	@ 0x40
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	f000 fa9b 	bl	8006136 <TIM_ITRx_SetConfig>
      break;
 8005c00:	e00c      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4619      	mov	r1, r3
 8005c0c:	4610      	mov	r0, r2
 8005c0e:	f000 fa92 	bl	8006136 <TIM_ITRx_SetConfig>
      break;
 8005c12:	e003      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005c14:	2301      	movs	r3, #1
 8005c16:	73fb      	strb	r3, [r7, #15]
      break;
 8005c18:	e000      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005c1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3710      	adds	r7, #16
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}

08005c36 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c36:	b480      	push	{r7}
 8005c38:	b083      	sub	sp, #12
 8005c3a:	af00      	add	r7, sp, #0
 8005c3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005c3e:	bf00      	nop
 8005c40:	370c      	adds	r7, #12
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bc80      	pop	{r7}
 8005c46:	4770      	bx	lr

08005c48 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c50:	bf00      	nop
 8005c52:	370c      	adds	r7, #12
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bc80      	pop	{r7}
 8005c58:	4770      	bx	lr

08005c5a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c5a:	b480      	push	{r7}
 8005c5c:	b083      	sub	sp, #12
 8005c5e:	af00      	add	r7, sp, #0
 8005c60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c62:	bf00      	nop
 8005c64:	370c      	adds	r7, #12
 8005c66:	46bd      	mov	sp, r7
 8005c68:	bc80      	pop	{r7}
 8005c6a:	4770      	bx	lr

08005c6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c74:	bf00      	nop
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	bc80      	pop	{r7}
 8005c7c:	4770      	bx	lr

08005c7e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c7e:	b480      	push	{r7}
 8005c80:	b083      	sub	sp, #12
 8005c82:	af00      	add	r7, sp, #0
 8005c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c86:	bf00      	nop
 8005c88:	370c      	adds	r7, #12
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bc80      	pop	{r7}
 8005c8e:	4770      	bx	lr

08005c90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c90:	b480      	push	{r7}
 8005c92:	b085      	sub	sp, #20
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
 8005c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a2f      	ldr	r2, [pc, #188]	@ (8005d60 <TIM_Base_SetConfig+0xd0>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d00b      	beq.n	8005cc0 <TIM_Base_SetConfig+0x30>
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cae:	d007      	beq.n	8005cc0 <TIM_Base_SetConfig+0x30>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	4a2c      	ldr	r2, [pc, #176]	@ (8005d64 <TIM_Base_SetConfig+0xd4>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d003      	beq.n	8005cc0 <TIM_Base_SetConfig+0x30>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a2b      	ldr	r2, [pc, #172]	@ (8005d68 <TIM_Base_SetConfig+0xd8>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d108      	bne.n	8005cd2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cc8:	683b      	ldr	r3, [r7, #0]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a22      	ldr	r2, [pc, #136]	@ (8005d60 <TIM_Base_SetConfig+0xd0>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d00b      	beq.n	8005cf2 <TIM_Base_SetConfig+0x62>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ce0:	d007      	beq.n	8005cf2 <TIM_Base_SetConfig+0x62>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a1f      	ldr	r2, [pc, #124]	@ (8005d64 <TIM_Base_SetConfig+0xd4>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d003      	beq.n	8005cf2 <TIM_Base_SetConfig+0x62>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a1e      	ldr	r2, [pc, #120]	@ (8005d68 <TIM_Base_SetConfig+0xd8>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d108      	bne.n	8005d04 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	68db      	ldr	r3, [r3, #12]
 8005cfe:	68fa      	ldr	r2, [r7, #12]
 8005d00:	4313      	orrs	r3, r2
 8005d02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	695b      	ldr	r3, [r3, #20]
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	689a      	ldr	r2, [r3, #8]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4a0d      	ldr	r2, [pc, #52]	@ (8005d60 <TIM_Base_SetConfig+0xd0>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d103      	bne.n	8005d38 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	691a      	ldr	r2, [r3, #16]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	691b      	ldr	r3, [r3, #16]
 8005d42:	f003 0301 	and.w	r3, r3, #1
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d005      	beq.n	8005d56 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	691b      	ldr	r3, [r3, #16]
 8005d4e:	f023 0201 	bic.w	r2, r3, #1
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	611a      	str	r2, [r3, #16]
  }
}
 8005d56:	bf00      	nop
 8005d58:	3714      	adds	r7, #20
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bc80      	pop	{r7}
 8005d5e:	4770      	bx	lr
 8005d60:	40012c00 	.word	0x40012c00
 8005d64:	40000400 	.word	0x40000400
 8005d68:	40000800 	.word	0x40000800

08005d6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d6c:	b480      	push	{r7}
 8005d6e:	b087      	sub	sp, #28
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a1b      	ldr	r3, [r3, #32]
 8005d7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	f023 0201 	bic.w	r2, r3, #1
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f023 0303 	bic.w	r3, r3, #3
 8005da2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68fa      	ldr	r2, [r7, #12]
 8005daa:	4313      	orrs	r3, r2
 8005dac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	f023 0302 	bic.w	r3, r3, #2
 8005db4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	697a      	ldr	r2, [r7, #20]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a1c      	ldr	r2, [pc, #112]	@ (8005e34 <TIM_OC1_SetConfig+0xc8>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d10c      	bne.n	8005de2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005dc8:	697b      	ldr	r3, [r7, #20]
 8005dca:	f023 0308 	bic.w	r3, r3, #8
 8005dce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	697a      	ldr	r2, [r7, #20]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005dda:	697b      	ldr	r3, [r7, #20]
 8005ddc:	f023 0304 	bic.w	r3, r3, #4
 8005de0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	4a13      	ldr	r2, [pc, #76]	@ (8005e34 <TIM_OC1_SetConfig+0xc8>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d111      	bne.n	8005e0e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005df0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005df8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	699b      	ldr	r3, [r3, #24]
 8005e08:	693a      	ldr	r2, [r7, #16]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	693a      	ldr	r2, [r7, #16]
 8005e12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	685a      	ldr	r2, [r3, #4]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	697a      	ldr	r2, [r7, #20]
 8005e26:	621a      	str	r2, [r3, #32]
}
 8005e28:	bf00      	nop
 8005e2a:	371c      	adds	r7, #28
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	bc80      	pop	{r7}
 8005e30:	4770      	bx	lr
 8005e32:	bf00      	nop
 8005e34:	40012c00 	.word	0x40012c00

08005e38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e38:	b480      	push	{r7}
 8005e3a:	b087      	sub	sp, #28
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
 8005e40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6a1b      	ldr	r3, [r3, #32]
 8005e46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	f023 0210 	bic.w	r2, r3, #16
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	021b      	lsls	r3, r3, #8
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e7c:	697b      	ldr	r3, [r7, #20]
 8005e7e:	f023 0320 	bic.w	r3, r3, #32
 8005e82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	689b      	ldr	r3, [r3, #8]
 8005e88:	011b      	lsls	r3, r3, #4
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	4a1d      	ldr	r2, [pc, #116]	@ (8005f08 <TIM_OC2_SetConfig+0xd0>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d10d      	bne.n	8005eb4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e98:	697b      	ldr	r3, [r7, #20]
 8005e9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	68db      	ldr	r3, [r3, #12]
 8005ea4:	011b      	lsls	r3, r3, #4
 8005ea6:	697a      	ldr	r2, [r7, #20]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005eb2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	4a14      	ldr	r2, [pc, #80]	@ (8005f08 <TIM_OC2_SetConfig+0xd0>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d113      	bne.n	8005ee4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ec2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005eca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	695b      	ldr	r3, [r3, #20]
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	693a      	ldr	r2, [r7, #16]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	699b      	ldr	r3, [r3, #24]
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	693a      	ldr	r2, [r7, #16]
 8005ee0:	4313      	orrs	r3, r2
 8005ee2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	693a      	ldr	r2, [r7, #16]
 8005ee8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	68fa      	ldr	r2, [r7, #12]
 8005eee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	685a      	ldr	r2, [r3, #4]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	697a      	ldr	r2, [r7, #20]
 8005efc:	621a      	str	r2, [r3, #32]
}
 8005efe:	bf00      	nop
 8005f00:	371c      	adds	r7, #28
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bc80      	pop	{r7}
 8005f06:	4770      	bx	lr
 8005f08:	40012c00 	.word	0x40012c00

08005f0c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b087      	sub	sp, #28
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a1b      	ldr	r3, [r3, #32]
 8005f20:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	69db      	ldr	r3, [r3, #28]
 8005f32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f023 0303 	bic.w	r3, r3, #3
 8005f42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005f54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	021b      	lsls	r3, r3, #8
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	4a1d      	ldr	r2, [pc, #116]	@ (8005fdc <TIM_OC3_SetConfig+0xd0>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d10d      	bne.n	8005f86 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	68db      	ldr	r3, [r3, #12]
 8005f76:	021b      	lsls	r3, r3, #8
 8005f78:	697a      	ldr	r2, [r7, #20]
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a14      	ldr	r2, [pc, #80]	@ (8005fdc <TIM_OC3_SetConfig+0xd0>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d113      	bne.n	8005fb6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f8e:	693b      	ldr	r3, [r7, #16]
 8005f90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	695b      	ldr	r3, [r3, #20]
 8005fa2:	011b      	lsls	r3, r3, #4
 8005fa4:	693a      	ldr	r2, [r7, #16]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	699b      	ldr	r3, [r3, #24]
 8005fae:	011b      	lsls	r3, r3, #4
 8005fb0:	693a      	ldr	r2, [r7, #16]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	693a      	ldr	r2, [r7, #16]
 8005fba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	68fa      	ldr	r2, [r7, #12]
 8005fc0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	697a      	ldr	r2, [r7, #20]
 8005fce:	621a      	str	r2, [r3, #32]
}
 8005fd0:	bf00      	nop
 8005fd2:	371c      	adds	r7, #28
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	bc80      	pop	{r7}
 8005fd8:	4770      	bx	lr
 8005fda:	bf00      	nop
 8005fdc:	40012c00 	.word	0x40012c00

08005fe0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b087      	sub	sp, #28
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
 8005fe8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6a1b      	ldr	r3, [r3, #32]
 8005fee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6a1b      	ldr	r3, [r3, #32]
 8005ff4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	69db      	ldr	r3, [r3, #28]
 8006006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800600e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006016:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	021b      	lsls	r3, r3, #8
 800601e:	68fa      	ldr	r2, [r7, #12]
 8006020:	4313      	orrs	r3, r2
 8006022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800602a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	689b      	ldr	r3, [r3, #8]
 8006030:	031b      	lsls	r3, r3, #12
 8006032:	693a      	ldr	r2, [r7, #16]
 8006034:	4313      	orrs	r3, r2
 8006036:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a0f      	ldr	r2, [pc, #60]	@ (8006078 <TIM_OC4_SetConfig+0x98>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d109      	bne.n	8006054 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006046:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	695b      	ldr	r3, [r3, #20]
 800604c:	019b      	lsls	r3, r3, #6
 800604e:	697a      	ldr	r2, [r7, #20]
 8006050:	4313      	orrs	r3, r2
 8006052:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	697a      	ldr	r2, [r7, #20]
 8006058:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	68fa      	ldr	r2, [r7, #12]
 800605e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	685a      	ldr	r2, [r3, #4]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	693a      	ldr	r2, [r7, #16]
 800606c:	621a      	str	r2, [r3, #32]
}
 800606e:	bf00      	nop
 8006070:	371c      	adds	r7, #28
 8006072:	46bd      	mov	sp, r7
 8006074:	bc80      	pop	{r7}
 8006076:	4770      	bx	lr
 8006078:	40012c00 	.word	0x40012c00

0800607c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800607c:	b480      	push	{r7}
 800607e:	b087      	sub	sp, #28
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6a1b      	ldr	r3, [r3, #32]
 800608c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6a1b      	ldr	r3, [r3, #32]
 8006092:	f023 0201 	bic.w	r2, r3, #1
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	011b      	lsls	r3, r3, #4
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	f023 030a 	bic.w	r3, r3, #10
 80060b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060ba:	697a      	ldr	r2, [r7, #20]
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	4313      	orrs	r3, r2
 80060c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	697a      	ldr	r2, [r7, #20]
 80060cc:	621a      	str	r2, [r3, #32]
}
 80060ce:	bf00      	nop
 80060d0:	371c      	adds	r7, #28
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bc80      	pop	{r7}
 80060d6:	4770      	bx	lr

080060d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060d8:	b480      	push	{r7}
 80060da:	b087      	sub	sp, #28
 80060dc:	af00      	add	r7, sp, #0
 80060de:	60f8      	str	r0, [r7, #12]
 80060e0:	60b9      	str	r1, [r7, #8]
 80060e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	6a1b      	ldr	r3, [r3, #32]
 80060e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	6a1b      	ldr	r3, [r3, #32]
 80060ee:	f023 0210 	bic.w	r2, r3, #16
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	699b      	ldr	r3, [r3, #24]
 80060fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006102:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	031b      	lsls	r3, r3, #12
 8006108:	693a      	ldr	r2, [r7, #16]
 800610a:	4313      	orrs	r3, r2
 800610c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006114:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	011b      	lsls	r3, r3, #4
 800611a:	697a      	ldr	r2, [r7, #20]
 800611c:	4313      	orrs	r3, r2
 800611e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	693a      	ldr	r2, [r7, #16]
 8006124:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	621a      	str	r2, [r3, #32]
}
 800612c:	bf00      	nop
 800612e:	371c      	adds	r7, #28
 8006130:	46bd      	mov	sp, r7
 8006132:	bc80      	pop	{r7}
 8006134:	4770      	bx	lr

08006136 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006136:	b480      	push	{r7}
 8006138:	b085      	sub	sp, #20
 800613a:	af00      	add	r7, sp, #0
 800613c:	6078      	str	r0, [r7, #4]
 800613e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800614c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800614e:	683a      	ldr	r2, [r7, #0]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	4313      	orrs	r3, r2
 8006154:	f043 0307 	orr.w	r3, r3, #7
 8006158:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	68fa      	ldr	r2, [r7, #12]
 800615e:	609a      	str	r2, [r3, #8]
}
 8006160:	bf00      	nop
 8006162:	3714      	adds	r7, #20
 8006164:	46bd      	mov	sp, r7
 8006166:	bc80      	pop	{r7}
 8006168:	4770      	bx	lr

0800616a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800616a:	b480      	push	{r7}
 800616c:	b087      	sub	sp, #28
 800616e:	af00      	add	r7, sp, #0
 8006170:	60f8      	str	r0, [r7, #12]
 8006172:	60b9      	str	r1, [r7, #8]
 8006174:	607a      	str	r2, [r7, #4]
 8006176:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006184:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	021a      	lsls	r2, r3, #8
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	431a      	orrs	r2, r3
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	4313      	orrs	r3, r2
 8006192:	697a      	ldr	r2, [r7, #20]
 8006194:	4313      	orrs	r3, r2
 8006196:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	697a      	ldr	r2, [r7, #20]
 800619c:	609a      	str	r2, [r3, #8]
}
 800619e:	bf00      	nop
 80061a0:	371c      	adds	r7, #28
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bc80      	pop	{r7}
 80061a6:	4770      	bx	lr

080061a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b087      	sub	sp, #28
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	60f8      	str	r0, [r7, #12]
 80061b0:	60b9      	str	r1, [r7, #8]
 80061b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	f003 031f 	and.w	r3, r3, #31
 80061ba:	2201      	movs	r2, #1
 80061bc:	fa02 f303 	lsl.w	r3, r2, r3
 80061c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	6a1a      	ldr	r2, [r3, #32]
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	43db      	mvns	r3, r3
 80061ca:	401a      	ands	r2, r3
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6a1a      	ldr	r2, [r3, #32]
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	f003 031f 	and.w	r3, r3, #31
 80061da:	6879      	ldr	r1, [r7, #4]
 80061dc:	fa01 f303 	lsl.w	r3, r1, r3
 80061e0:	431a      	orrs	r2, r3
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	621a      	str	r2, [r3, #32]
}
 80061e6:	bf00      	nop
 80061e8:	371c      	adds	r7, #28
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bc80      	pop	{r7}
 80061ee:	4770      	bx	lr

080061f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b085      	sub	sp, #20
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
 80061f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006200:	2b01      	cmp	r3, #1
 8006202:	d101      	bne.n	8006208 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006204:	2302      	movs	r3, #2
 8006206:	e046      	b.n	8006296 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2201      	movs	r2, #1
 800620c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2202      	movs	r2, #2
 8006214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800622e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	68fa      	ldr	r2, [r7, #12]
 8006236:	4313      	orrs	r3, r2
 8006238:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a16      	ldr	r2, [pc, #88]	@ (80062a0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d00e      	beq.n	800626a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006254:	d009      	beq.n	800626a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a12      	ldr	r2, [pc, #72]	@ (80062a4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d004      	beq.n	800626a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a10      	ldr	r2, [pc, #64]	@ (80062a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d10c      	bne.n	8006284 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006270:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	68ba      	ldr	r2, [r7, #8]
 8006278:	4313      	orrs	r3, r2
 800627a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68ba      	ldr	r2, [r7, #8]
 8006282:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2201      	movs	r2, #1
 8006288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006294:	2300      	movs	r3, #0
}
 8006296:	4618      	mov	r0, r3
 8006298:	3714      	adds	r7, #20
 800629a:	46bd      	mov	sp, r7
 800629c:	bc80      	pop	{r7}
 800629e:	4770      	bx	lr
 80062a0:	40012c00 	.word	0x40012c00
 80062a4:	40000400 	.word	0x40000400
 80062a8:	40000800 	.word	0x40000800

080062ac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b083      	sub	sp, #12
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062b4:	bf00      	nop
 80062b6:	370c      	adds	r7, #12
 80062b8:	46bd      	mov	sp, r7
 80062ba:	bc80      	pop	{r7}
 80062bc:	4770      	bx	lr

080062be <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80062be:	b480      	push	{r7}
 80062c0:	b083      	sub	sp, #12
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062c6:	bf00      	nop
 80062c8:	370c      	adds	r7, #12
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bc80      	pop	{r7}
 80062ce:	4770      	bx	lr

080062d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b082      	sub	sp, #8
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d101      	bne.n	80062e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e042      	b.n	8006368 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062e8:	b2db      	uxtb	r3, r3
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d106      	bne.n	80062fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f7fb feec 	bl	80020d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2224      	movs	r2, #36	@ 0x24
 8006300:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	68da      	ldr	r2, [r3, #12]
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006312:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f000 fcd5 	bl	8006cc4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	691a      	ldr	r2, [r3, #16]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006328:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	695a      	ldr	r2, [r3, #20]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006338:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	68da      	ldr	r2, [r3, #12]
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006348:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2200      	movs	r2, #0
 800634e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2220      	movs	r2, #32
 8006354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2220      	movs	r2, #32
 800635c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	3708      	adds	r7, #8
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}

08006370 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b084      	sub	sp, #16
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	4613      	mov	r3, r2
 800637c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006384:	b2db      	uxtb	r3, r3
 8006386:	2b20      	cmp	r3, #32
 8006388:	d112      	bne.n	80063b0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800638a:	68bb      	ldr	r3, [r7, #8]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d002      	beq.n	8006396 <HAL_UART_Receive_IT+0x26>
 8006390:	88fb      	ldrh	r3, [r7, #6]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e00b      	b.n	80063b2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2200      	movs	r2, #0
 800639e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80063a0:	88fb      	ldrh	r3, [r7, #6]
 80063a2:	461a      	mov	r2, r3
 80063a4:	68b9      	ldr	r1, [r7, #8]
 80063a6:	68f8      	ldr	r0, [r7, #12]
 80063a8:	f000 fab7 	bl	800691a <UART_Start_Receive_IT>
 80063ac:	4603      	mov	r3, r0
 80063ae:	e000      	b.n	80063b2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80063b0:	2302      	movs	r3, #2
  }
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3710      	adds	r7, #16
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}
	...

080063bc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b0ba      	sub	sp, #232	@ 0xe8
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	695b      	ldr	r3, [r3, #20]
 80063de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80063e2:	2300      	movs	r3, #0
 80063e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80063e8:	2300      	movs	r3, #0
 80063ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80063ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063f2:	f003 030f 	and.w	r3, r3, #15
 80063f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80063fa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d10f      	bne.n	8006422 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006402:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006406:	f003 0320 	and.w	r3, r3, #32
 800640a:	2b00      	cmp	r3, #0
 800640c:	d009      	beq.n	8006422 <HAL_UART_IRQHandler+0x66>
 800640e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006412:	f003 0320 	and.w	r3, r3, #32
 8006416:	2b00      	cmp	r3, #0
 8006418:	d003      	beq.n	8006422 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f000 fb93 	bl	8006b46 <UART_Receive_IT>
      return;
 8006420:	e25b      	b.n	80068da <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006422:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006426:	2b00      	cmp	r3, #0
 8006428:	f000 80de 	beq.w	80065e8 <HAL_UART_IRQHandler+0x22c>
 800642c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006430:	f003 0301 	and.w	r3, r3, #1
 8006434:	2b00      	cmp	r3, #0
 8006436:	d106      	bne.n	8006446 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006438:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800643c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006440:	2b00      	cmp	r3, #0
 8006442:	f000 80d1 	beq.w	80065e8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800644a:	f003 0301 	and.w	r3, r3, #1
 800644e:	2b00      	cmp	r3, #0
 8006450:	d00b      	beq.n	800646a <HAL_UART_IRQHandler+0xae>
 8006452:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800645a:	2b00      	cmp	r3, #0
 800645c:	d005      	beq.n	800646a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006462:	f043 0201 	orr.w	r2, r3, #1
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800646a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800646e:	f003 0304 	and.w	r3, r3, #4
 8006472:	2b00      	cmp	r3, #0
 8006474:	d00b      	beq.n	800648e <HAL_UART_IRQHandler+0xd2>
 8006476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800647a:	f003 0301 	and.w	r3, r3, #1
 800647e:	2b00      	cmp	r3, #0
 8006480:	d005      	beq.n	800648e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006486:	f043 0202 	orr.w	r2, r3, #2
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800648e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006492:	f003 0302 	and.w	r3, r3, #2
 8006496:	2b00      	cmp	r3, #0
 8006498:	d00b      	beq.n	80064b2 <HAL_UART_IRQHandler+0xf6>
 800649a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800649e:	f003 0301 	and.w	r3, r3, #1
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d005      	beq.n	80064b2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064aa:	f043 0204 	orr.w	r2, r3, #4
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80064b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064b6:	f003 0308 	and.w	r3, r3, #8
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d011      	beq.n	80064e2 <HAL_UART_IRQHandler+0x126>
 80064be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064c2:	f003 0320 	and.w	r3, r3, #32
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d105      	bne.n	80064d6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80064ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80064ce:	f003 0301 	and.w	r3, r3, #1
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d005      	beq.n	80064e2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064da:	f043 0208 	orr.w	r2, r3, #8
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	f000 81f2 	beq.w	80068d0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80064f0:	f003 0320 	and.w	r3, r3, #32
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d008      	beq.n	800650a <HAL_UART_IRQHandler+0x14e>
 80064f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80064fc:	f003 0320 	and.w	r3, r3, #32
 8006500:	2b00      	cmp	r3, #0
 8006502:	d002      	beq.n	800650a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f000 fb1e 	bl	8006b46 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	695b      	ldr	r3, [r3, #20]
 8006510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006514:	2b00      	cmp	r3, #0
 8006516:	bf14      	ite	ne
 8006518:	2301      	movne	r3, #1
 800651a:	2300      	moveq	r3, #0
 800651c:	b2db      	uxtb	r3, r3
 800651e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006526:	f003 0308 	and.w	r3, r3, #8
 800652a:	2b00      	cmp	r3, #0
 800652c:	d103      	bne.n	8006536 <HAL_UART_IRQHandler+0x17a>
 800652e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006532:	2b00      	cmp	r3, #0
 8006534:	d04f      	beq.n	80065d6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006536:	6878      	ldr	r0, [r7, #4]
 8006538:	f000 fa28 	bl	800698c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	695b      	ldr	r3, [r3, #20]
 8006542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006546:	2b00      	cmp	r3, #0
 8006548:	d041      	beq.n	80065ce <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	3314      	adds	r3, #20
 8006550:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006554:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006558:	e853 3f00 	ldrex	r3, [r3]
 800655c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006560:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006564:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006568:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	3314      	adds	r3, #20
 8006572:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006576:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800657a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006582:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006586:	e841 2300 	strex	r3, r2, [r1]
 800658a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800658e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006592:	2b00      	cmp	r3, #0
 8006594:	d1d9      	bne.n	800654a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800659a:	2b00      	cmp	r3, #0
 800659c:	d013      	beq.n	80065c6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065a2:	4a7e      	ldr	r2, [pc, #504]	@ (800679c <HAL_UART_IRQHandler+0x3e0>)
 80065a4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065aa:	4618      	mov	r0, r3
 80065ac:	f7fd f8fe 	bl	80037ac <HAL_DMA_Abort_IT>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d016      	beq.n	80065e4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065bc:	687a      	ldr	r2, [r7, #4]
 80065be:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80065c0:	4610      	mov	r0, r2
 80065c2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065c4:	e00e      	b.n	80065e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 f993 	bl	80068f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065cc:	e00a      	b.n	80065e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f000 f98f 	bl	80068f2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065d4:	e006      	b.n	80065e4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f000 f98b 	bl	80068f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2200      	movs	r2, #0
 80065e0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80065e2:	e175      	b.n	80068d0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065e4:	bf00      	nop
    return;
 80065e6:	e173      	b.n	80068d0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	f040 814f 	bne.w	8006890 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80065f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065f6:	f003 0310 	and.w	r3, r3, #16
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	f000 8148 	beq.w	8006890 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006600:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006604:	f003 0310 	and.w	r3, r3, #16
 8006608:	2b00      	cmp	r3, #0
 800660a:	f000 8141 	beq.w	8006890 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800660e:	2300      	movs	r3, #0
 8006610:	60bb      	str	r3, [r7, #8]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	60bb      	str	r3, [r7, #8]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	60bb      	str	r3, [r7, #8]
 8006622:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800662e:	2b00      	cmp	r3, #0
 8006630:	f000 80b6 	beq.w	80067a0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006640:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006644:	2b00      	cmp	r3, #0
 8006646:	f000 8145 	beq.w	80068d4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800664e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006652:	429a      	cmp	r2, r3
 8006654:	f080 813e 	bcs.w	80068d4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800665e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006664:	699b      	ldr	r3, [r3, #24]
 8006666:	2b20      	cmp	r3, #32
 8006668:	f000 8088 	beq.w	800677c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	330c      	adds	r3, #12
 8006672:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006676:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800667a:	e853 3f00 	ldrex	r3, [r3]
 800667e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006682:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006686:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800668a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	330c      	adds	r3, #12
 8006694:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006698:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800669c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80066a4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80066a8:	e841 2300 	strex	r3, r2, [r1]
 80066ac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80066b0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d1d9      	bne.n	800666c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	3314      	adds	r3, #20
 80066be:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066c0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80066c2:	e853 3f00 	ldrex	r3, [r3]
 80066c6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80066c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80066ca:	f023 0301 	bic.w	r3, r3, #1
 80066ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	3314      	adds	r3, #20
 80066d8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80066dc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80066e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e2:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80066e4:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80066e8:	e841 2300 	strex	r3, r2, [r1]
 80066ec:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80066ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d1e1      	bne.n	80066b8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	3314      	adds	r3, #20
 80066fa:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80066fe:	e853 3f00 	ldrex	r3, [r3]
 8006702:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006704:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006706:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800670a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	3314      	adds	r3, #20
 8006714:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006718:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800671a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800671e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006720:	e841 2300 	strex	r3, r2, [r1]
 8006724:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006726:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1e3      	bne.n	80066f4 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2220      	movs	r2, #32
 8006730:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2200      	movs	r2, #0
 8006738:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	330c      	adds	r3, #12
 8006740:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006742:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006744:	e853 3f00 	ldrex	r3, [r3]
 8006748:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800674a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800674c:	f023 0310 	bic.w	r3, r3, #16
 8006750:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	330c      	adds	r3, #12
 800675a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800675e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006760:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006762:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006764:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006766:	e841 2300 	strex	r3, r2, [r1]
 800676a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800676c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800676e:	2b00      	cmp	r3, #0
 8006770:	d1e3      	bne.n	800673a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006776:	4618      	mov	r0, r3
 8006778:	f7fc ffdc 	bl	8003734 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2202      	movs	r2, #2
 8006780:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800678a:	b29b      	uxth	r3, r3
 800678c:	1ad3      	subs	r3, r2, r3
 800678e:	b29b      	uxth	r3, r3
 8006790:	4619      	mov	r1, r3
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 f8b6 	bl	8006904 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006798:	e09c      	b.n	80068d4 <HAL_UART_IRQHandler+0x518>
 800679a:	bf00      	nop
 800679c:	08006a51 	.word	0x08006a51
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80067a8:	b29b      	uxth	r3, r3
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	f000 808e 	beq.w	80068d8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80067bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	f000 8089 	beq.w	80068d8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	330c      	adds	r3, #12
 80067cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d0:	e853 3f00 	ldrex	r3, [r3]
 80067d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80067d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80067d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80067dc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	330c      	adds	r3, #12
 80067e6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80067ea:	647a      	str	r2, [r7, #68]	@ 0x44
 80067ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ee:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80067f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80067f2:	e841 2300 	strex	r3, r2, [r1]
 80067f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80067f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1e3      	bne.n	80067c6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	3314      	adds	r3, #20
 8006804:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006808:	e853 3f00 	ldrex	r3, [r3]
 800680c:	623b      	str	r3, [r7, #32]
   return(result);
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	f023 0301 	bic.w	r3, r3, #1
 8006814:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	3314      	adds	r3, #20
 800681e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006822:	633a      	str	r2, [r7, #48]	@ 0x30
 8006824:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006826:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006828:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800682a:	e841 2300 	strex	r3, r2, [r1]
 800682e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1e3      	bne.n	80067fe <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2220      	movs	r2, #32
 800683a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2200      	movs	r2, #0
 8006842:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	330c      	adds	r3, #12
 800684a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	e853 3f00 	ldrex	r3, [r3]
 8006852:	60fb      	str	r3, [r7, #12]
   return(result);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f023 0310 	bic.w	r3, r3, #16
 800685a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	330c      	adds	r3, #12
 8006864:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006868:	61fa      	str	r2, [r7, #28]
 800686a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800686c:	69b9      	ldr	r1, [r7, #24]
 800686e:	69fa      	ldr	r2, [r7, #28]
 8006870:	e841 2300 	strex	r3, r2, [r1]
 8006874:	617b      	str	r3, [r7, #20]
   return(result);
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d1e3      	bne.n	8006844 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2202      	movs	r2, #2
 8006880:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006882:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006886:	4619      	mov	r1, r3
 8006888:	6878      	ldr	r0, [r7, #4]
 800688a:	f000 f83b 	bl	8006904 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800688e:	e023      	b.n	80068d8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006894:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006898:	2b00      	cmp	r3, #0
 800689a:	d009      	beq.n	80068b0 <HAL_UART_IRQHandler+0x4f4>
 800689c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d003      	beq.n	80068b0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	f000 f8e5 	bl	8006a78 <UART_Transmit_IT>
    return;
 80068ae:	e014      	b.n	80068da <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80068b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d00e      	beq.n	80068da <HAL_UART_IRQHandler+0x51e>
 80068bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d008      	beq.n	80068da <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80068c8:	6878      	ldr	r0, [r7, #4]
 80068ca:	f000 f924 	bl	8006b16 <UART_EndTransmit_IT>
    return;
 80068ce:	e004      	b.n	80068da <HAL_UART_IRQHandler+0x51e>
    return;
 80068d0:	bf00      	nop
 80068d2:	e002      	b.n	80068da <HAL_UART_IRQHandler+0x51e>
      return;
 80068d4:	bf00      	nop
 80068d6:	e000      	b.n	80068da <HAL_UART_IRQHandler+0x51e>
      return;
 80068d8:	bf00      	nop
  }
}
 80068da:	37e8      	adds	r7, #232	@ 0xe8
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b083      	sub	sp, #12
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80068e8:	bf00      	nop
 80068ea:	370c      	adds	r7, #12
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bc80      	pop	{r7}
 80068f0:	4770      	bx	lr

080068f2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b083      	sub	sp, #12
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80068fa:	bf00      	nop
 80068fc:	370c      	adds	r7, #12
 80068fe:	46bd      	mov	sp, r7
 8006900:	bc80      	pop	{r7}
 8006902:	4770      	bx	lr

08006904 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006904:	b480      	push	{r7}
 8006906:	b083      	sub	sp, #12
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	460b      	mov	r3, r1
 800690e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006910:	bf00      	nop
 8006912:	370c      	adds	r7, #12
 8006914:	46bd      	mov	sp, r7
 8006916:	bc80      	pop	{r7}
 8006918:	4770      	bx	lr

0800691a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800691a:	b480      	push	{r7}
 800691c:	b085      	sub	sp, #20
 800691e:	af00      	add	r7, sp, #0
 8006920:	60f8      	str	r0, [r7, #12]
 8006922:	60b9      	str	r1, [r7, #8]
 8006924:	4613      	mov	r3, r2
 8006926:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	68ba      	ldr	r2, [r7, #8]
 800692c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	88fa      	ldrh	r2, [r7, #6]
 8006932:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	88fa      	ldrh	r2, [r7, #6]
 8006938:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	2200      	movs	r2, #0
 800693e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2222      	movs	r2, #34	@ 0x22
 8006944:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	691b      	ldr	r3, [r3, #16]
 800694c:	2b00      	cmp	r3, #0
 800694e:	d007      	beq.n	8006960 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68da      	ldr	r2, [r3, #12]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800695e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	695a      	ldr	r2, [r3, #20]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f042 0201 	orr.w	r2, r2, #1
 800696e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	68da      	ldr	r2, [r3, #12]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f042 0220 	orr.w	r2, r2, #32
 800697e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	3714      	adds	r7, #20
 8006986:	46bd      	mov	sp, r7
 8006988:	bc80      	pop	{r7}
 800698a:	4770      	bx	lr

0800698c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800698c:	b480      	push	{r7}
 800698e:	b095      	sub	sp, #84	@ 0x54
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	330c      	adds	r3, #12
 800699a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800699c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800699e:	e853 3f00 	ldrex	r3, [r3]
 80069a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80069a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80069aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	330c      	adds	r3, #12
 80069b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80069b4:	643a      	str	r2, [r7, #64]	@ 0x40
 80069b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80069ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80069bc:	e841 2300 	strex	r3, r2, [r1]
 80069c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80069c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d1e5      	bne.n	8006994 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	3314      	adds	r3, #20
 80069ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d0:	6a3b      	ldr	r3, [r7, #32]
 80069d2:	e853 3f00 	ldrex	r3, [r3]
 80069d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	f023 0301 	bic.w	r3, r3, #1
 80069de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	3314      	adds	r3, #20
 80069e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80069ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069f0:	e841 2300 	strex	r3, r2, [r1]
 80069f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d1e5      	bne.n	80069c8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d119      	bne.n	8006a38 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	330c      	adds	r3, #12
 8006a0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	e853 3f00 	ldrex	r3, [r3]
 8006a12:	60bb      	str	r3, [r7, #8]
   return(result);
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	f023 0310 	bic.w	r3, r3, #16
 8006a1a:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	330c      	adds	r3, #12
 8006a22:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a24:	61ba      	str	r2, [r7, #24]
 8006a26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a28:	6979      	ldr	r1, [r7, #20]
 8006a2a:	69ba      	ldr	r2, [r7, #24]
 8006a2c:	e841 2300 	strex	r3, r2, [r1]
 8006a30:	613b      	str	r3, [r7, #16]
   return(result);
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d1e5      	bne.n	8006a04 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2220      	movs	r2, #32
 8006a3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2200      	movs	r2, #0
 8006a44:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006a46:	bf00      	nop
 8006a48:	3754      	adds	r7, #84	@ 0x54
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bc80      	pop	{r7}
 8006a4e:	4770      	bx	lr

08006a50 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b084      	sub	sp, #16
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a5c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2200      	movs	r2, #0
 8006a62:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a6a:	68f8      	ldr	r0, [r7, #12]
 8006a6c:	f7ff ff41 	bl	80068f2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a70:	bf00      	nop
 8006a72:	3710      	adds	r7, #16
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b085      	sub	sp, #20
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	2b21      	cmp	r3, #33	@ 0x21
 8006a8a:	d13e      	bne.n	8006b0a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a94:	d114      	bne.n	8006ac0 <UART_Transmit_IT+0x48>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d110      	bne.n	8006ac0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6a1b      	ldr	r3, [r3, #32]
 8006aa2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	881b      	ldrh	r3, [r3, #0]
 8006aa8:	461a      	mov	r2, r3
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ab2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6a1b      	ldr	r3, [r3, #32]
 8006ab8:	1c9a      	adds	r2, r3, #2
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	621a      	str	r2, [r3, #32]
 8006abe:	e008      	b.n	8006ad2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a1b      	ldr	r3, [r3, #32]
 8006ac4:	1c59      	adds	r1, r3, #1
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	6211      	str	r1, [r2, #32]
 8006aca:	781a      	ldrb	r2, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ad6:	b29b      	uxth	r3, r3
 8006ad8:	3b01      	subs	r3, #1
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	687a      	ldr	r2, [r7, #4]
 8006ade:	4619      	mov	r1, r3
 8006ae0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d10f      	bne.n	8006b06 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	68da      	ldr	r2, [r3, #12]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006af4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	68da      	ldr	r2, [r3, #12]
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b04:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006b06:	2300      	movs	r3, #0
 8006b08:	e000      	b.n	8006b0c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006b0a:	2302      	movs	r3, #2
  }
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	3714      	adds	r7, #20
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bc80      	pop	{r7}
 8006b14:	4770      	bx	lr

08006b16 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006b16:	b580      	push	{r7, lr}
 8006b18:	b082      	sub	sp, #8
 8006b1a:	af00      	add	r7, sp, #0
 8006b1c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	68da      	ldr	r2, [r3, #12]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b2c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2220      	movs	r2, #32
 8006b32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f7ff fed2 	bl	80068e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006b3c:	2300      	movs	r3, #0
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3708      	adds	r7, #8
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}

08006b46 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b08c      	sub	sp, #48	@ 0x30
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	2b22      	cmp	r3, #34	@ 0x22
 8006b58:	f040 80ae 	bne.w	8006cb8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	689b      	ldr	r3, [r3, #8]
 8006b60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b64:	d117      	bne.n	8006b96 <UART_Receive_IT+0x50>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	691b      	ldr	r3, [r3, #16]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d113      	bne.n	8006b96 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b76:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b84:	b29a      	uxth	r2, r3
 8006b86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b88:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b8e:	1c9a      	adds	r2, r3, #2
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	629a      	str	r2, [r3, #40]	@ 0x28
 8006b94:	e026      	b.n	8006be4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ba8:	d007      	beq.n	8006bba <UART_Receive_IT+0x74>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d10a      	bne.n	8006bc8 <UART_Receive_IT+0x82>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	691b      	ldr	r3, [r3, #16]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d106      	bne.n	8006bc8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	685b      	ldr	r3, [r3, #4]
 8006bc0:	b2da      	uxtb	r2, r3
 8006bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bc4:	701a      	strb	r2, [r3, #0]
 8006bc6:	e008      	b.n	8006bda <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bd4:	b2da      	uxtb	r2, r3
 8006bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bde:	1c5a      	adds	r2, r3, #1
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	3b01      	subs	r3, #1
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	687a      	ldr	r2, [r7, #4]
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d15d      	bne.n	8006cb4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	68da      	ldr	r2, [r3, #12]
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f022 0220 	bic.w	r2, r2, #32
 8006c06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	68da      	ldr	r2, [r3, #12]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006c16:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	695a      	ldr	r2, [r3, #20]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f022 0201 	bic.w	r2, r2, #1
 8006c26:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2220      	movs	r2, #32
 8006c2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	d135      	bne.n	8006caa <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	330c      	adds	r3, #12
 8006c4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	e853 3f00 	ldrex	r3, [r3]
 8006c52:	613b      	str	r3, [r7, #16]
   return(result);
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	f023 0310 	bic.w	r3, r3, #16
 8006c5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	330c      	adds	r3, #12
 8006c62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c64:	623a      	str	r2, [r7, #32]
 8006c66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c68:	69f9      	ldr	r1, [r7, #28]
 8006c6a:	6a3a      	ldr	r2, [r7, #32]
 8006c6c:	e841 2300 	strex	r3, r2, [r1]
 8006c70:	61bb      	str	r3, [r7, #24]
   return(result);
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d1e5      	bne.n	8006c44 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 0310 	and.w	r3, r3, #16
 8006c82:	2b10      	cmp	r3, #16
 8006c84:	d10a      	bne.n	8006c9c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006c86:	2300      	movs	r3, #0
 8006c88:	60fb      	str	r3, [r7, #12]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	60fb      	str	r3, [r7, #12]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	60fb      	str	r3, [r7, #12]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f7ff fe2e 	bl	8006904 <HAL_UARTEx_RxEventCallback>
 8006ca8:	e002      	b.n	8006cb0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f000 fee4 	bl	8007a78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	e002      	b.n	8006cba <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	e000      	b.n	8006cba <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006cb8:	2302      	movs	r3, #2
  }
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3730      	adds	r7, #48	@ 0x30
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
	...

08006cc4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b084      	sub	sp, #16
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	691b      	ldr	r3, [r3, #16]
 8006cd2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	68da      	ldr	r2, [r3, #12]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	430a      	orrs	r2, r1
 8006ce0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	689a      	ldr	r2, [r3, #8]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	691b      	ldr	r3, [r3, #16]
 8006cea:	431a      	orrs	r2, r3
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	695b      	ldr	r3, [r3, #20]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	68db      	ldr	r3, [r3, #12]
 8006cfa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006cfe:	f023 030c 	bic.w	r3, r3, #12
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	6812      	ldr	r2, [r2, #0]
 8006d06:	68b9      	ldr	r1, [r7, #8]
 8006d08:	430b      	orrs	r3, r1
 8006d0a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	695b      	ldr	r3, [r3, #20]
 8006d12:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	699a      	ldr	r2, [r3, #24]
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	430a      	orrs	r2, r1
 8006d20:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a2c      	ldr	r2, [pc, #176]	@ (8006dd8 <UART_SetConfig+0x114>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d103      	bne.n	8006d34 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006d2c:	f7fd fc96 	bl	800465c <HAL_RCC_GetPCLK2Freq>
 8006d30:	60f8      	str	r0, [r7, #12]
 8006d32:	e002      	b.n	8006d3a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006d34:	f7fd fc7e 	bl	8004634 <HAL_RCC_GetPCLK1Freq>
 8006d38:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d3a:	68fa      	ldr	r2, [r7, #12]
 8006d3c:	4613      	mov	r3, r2
 8006d3e:	009b      	lsls	r3, r3, #2
 8006d40:	4413      	add	r3, r2
 8006d42:	009a      	lsls	r2, r3, #2
 8006d44:	441a      	add	r2, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	009b      	lsls	r3, r3, #2
 8006d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d50:	4a22      	ldr	r2, [pc, #136]	@ (8006ddc <UART_SetConfig+0x118>)
 8006d52:	fba2 2303 	umull	r2, r3, r2, r3
 8006d56:	095b      	lsrs	r3, r3, #5
 8006d58:	0119      	lsls	r1, r3, #4
 8006d5a:	68fa      	ldr	r2, [r7, #12]
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	009b      	lsls	r3, r3, #2
 8006d60:	4413      	add	r3, r2
 8006d62:	009a      	lsls	r2, r3, #2
 8006d64:	441a      	add	r2, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	009b      	lsls	r3, r3, #2
 8006d6c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d70:	4b1a      	ldr	r3, [pc, #104]	@ (8006ddc <UART_SetConfig+0x118>)
 8006d72:	fba3 0302 	umull	r0, r3, r3, r2
 8006d76:	095b      	lsrs	r3, r3, #5
 8006d78:	2064      	movs	r0, #100	@ 0x64
 8006d7a:	fb00 f303 	mul.w	r3, r0, r3
 8006d7e:	1ad3      	subs	r3, r2, r3
 8006d80:	011b      	lsls	r3, r3, #4
 8006d82:	3332      	adds	r3, #50	@ 0x32
 8006d84:	4a15      	ldr	r2, [pc, #84]	@ (8006ddc <UART_SetConfig+0x118>)
 8006d86:	fba2 2303 	umull	r2, r3, r2, r3
 8006d8a:	095b      	lsrs	r3, r3, #5
 8006d8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006d90:	4419      	add	r1, r3
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	4613      	mov	r3, r2
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	4413      	add	r3, r2
 8006d9a:	009a      	lsls	r2, r3, #2
 8006d9c:	441a      	add	r2, r3
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	685b      	ldr	r3, [r3, #4]
 8006da2:	009b      	lsls	r3, r3, #2
 8006da4:	fbb2 f2f3 	udiv	r2, r2, r3
 8006da8:	4b0c      	ldr	r3, [pc, #48]	@ (8006ddc <UART_SetConfig+0x118>)
 8006daa:	fba3 0302 	umull	r0, r3, r3, r2
 8006dae:	095b      	lsrs	r3, r3, #5
 8006db0:	2064      	movs	r0, #100	@ 0x64
 8006db2:	fb00 f303 	mul.w	r3, r0, r3
 8006db6:	1ad3      	subs	r3, r2, r3
 8006db8:	011b      	lsls	r3, r3, #4
 8006dba:	3332      	adds	r3, #50	@ 0x32
 8006dbc:	4a07      	ldr	r2, [pc, #28]	@ (8006ddc <UART_SetConfig+0x118>)
 8006dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8006dc2:	095b      	lsrs	r3, r3, #5
 8006dc4:	f003 020f 	and.w	r2, r3, #15
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	440a      	add	r2, r1
 8006dce:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006dd0:	bf00      	nop
 8006dd2:	3710      	adds	r7, #16
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}
 8006dd8:	40013800 	.word	0x40013800
 8006ddc:	51eb851f 	.word	0x51eb851f

08006de0 <InitRxContLoRa>:
    // optimize the power consumption by switching off the transmitter as soon as the packet has been sent
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );

}

void InitRxContLoRa(){
 8006de0:	b580      	push	{r7, lr}
 8006de2:	af00      	add	r7, sp, #0
	SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 8006de4:	2001      	movs	r0, #1
 8006de6:	f000 fd71 	bl	80078cc <SX1276LoRaSetOpMode>

	SX1276LR->RegIrqFlagsMask = RFLR_IRQFLAGS_RXTIMEOUT |
 8006dea:	4b16      	ldr	r3, [pc, #88]	@ (8006e44 <InitRxContLoRa+0x64>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	229f      	movs	r2, #159	@ 0x9f
 8006df0:	745a      	strb	r2, [r3, #17]
	                            RFLR_IRQFLAGS_VALIDHEADER |
	                            RFLR_IRQFLAGS_TXDONE |
	                            RFLR_IRQFLAGS_CADDONE |
	                            RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
	                            RFLR_IRQFLAGS_CADDETECTED;
	SX1276Write( REG_LR_IRQFLAGSMASK, SX1276LR->RegIrqFlagsMask );
 8006df2:	4b14      	ldr	r3, [pc, #80]	@ (8006e44 <InitRxContLoRa+0x64>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	7c5b      	ldrb	r3, [r3, #17]
 8006df8:	4619      	mov	r1, r3
 8006dfa:	2011      	movs	r0, #17
 8006dfc:	f000 f8f0 	bl	8006fe0 <SX1276Write>
	SX1276LR->RegHopPeriod = 255;
 8006e00:	4b10      	ldr	r3, [pc, #64]	@ (8006e44 <InitRxContLoRa+0x64>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	22ff      	movs	r2, #255	@ 0xff
 8006e06:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	SX1276Write( REG_LR_HOPPERIOD, SX1276LR->RegHopPeriod );
 8006e0a:	4b0e      	ldr	r3, [pc, #56]	@ (8006e44 <InitRxContLoRa+0x64>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006e12:	4619      	mov	r1, r3
 8006e14:	2024      	movs	r0, #36	@ 0x24
 8006e16:	f000 f8e3 	bl	8006fe0 <SX1276Write>

	                                 // RxDone                    RxTimeout                   FhssChangeChannel           CadDone
	SX1276LR->RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_00;
 8006e1a:	4b0a      	ldr	r3, [pc, #40]	@ (8006e44 <InitRxContLoRa+0x64>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	2200      	movs	r2, #0
 8006e20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
	                                // CadDetected               ModeReady
	SX1276LR->RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
 8006e24:	4b07      	ldr	r3, [pc, #28]	@ (8006e44 <InitRxContLoRa+0x64>)
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
	SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR->RegDioMapping1, 2 );
 8006e2e:	4b05      	ldr	r3, [pc, #20]	@ (8006e44 <InitRxContLoRa+0x64>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	333d      	adds	r3, #61	@ 0x3d
 8006e34:	2202      	movs	r2, #2
 8006e36:	4619      	mov	r1, r3
 8006e38:	2040      	movs	r0, #64	@ 0x40
 8006e3a:	f000 f8e3 	bl	8007004 <SX1276WriteBuffer>
//	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR->RegFifoAddrPtr );
//	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
////#else
////	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER_SINGLE  );
////#endif
}
 8006e3e:	bf00      	nop
 8006e40:	bd80      	pop	{r7, pc}
 8006e42:	bf00      	nop
 8006e44:	20000660 	.word	0x20000660

08006e48 <StartRxContLoRa>:
//   LoRa
void StartRxContLoRa(){
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	af00      	add	r7, sp, #0
	// Rx continuous mode
	SX1276LR->RegFifoRxBaseAddr = FIFOAdrComArr1;
 8006e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8006e88 <StartRxContLoRa+0x40>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2200      	movs	r2, #0
 8006e52:	73da      	strb	r2, [r3, #15]
	SX1276Write( REG_LR_FIFORXBASEADDR,SX1276LR->RegFifoRxBaseAddr );
 8006e54:	4b0c      	ldr	r3, [pc, #48]	@ (8006e88 <StartRxContLoRa+0x40>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	7bdb      	ldrb	r3, [r3, #15]
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	200f      	movs	r0, #15
 8006e5e:	f000 f8bf 	bl	8006fe0 <SX1276Write>
	// Pointer of the current address for SPI (from which it will be read) to the same place.
	SX1276LR->RegFifoAddrPtr = SX1276LR->RegFifoRxBaseAddr;
 8006e62:	4b09      	ldr	r3, [pc, #36]	@ (8006e88 <StartRxContLoRa+0x40>)
 8006e64:	681a      	ldr	r2, [r3, #0]
 8006e66:	4b08      	ldr	r3, [pc, #32]	@ (8006e88 <StartRxContLoRa+0x40>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	7bd2      	ldrb	r2, [r2, #15]
 8006e6c:	735a      	strb	r2, [r3, #13]
	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR->RegFifoAddrPtr );
 8006e6e:	4b06      	ldr	r3, [pc, #24]	@ (8006e88 <StartRxContLoRa+0x40>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	7b5b      	ldrb	r3, [r3, #13]
 8006e74:	4619      	mov	r1, r3
 8006e76:	200d      	movs	r0, #13
 8006e78:	f000 f8b2 	bl	8006fe0 <SX1276Write>
	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
 8006e7c:	2005      	movs	r0, #5
 8006e7e:	f000 fd25 	bl	80078cc <SX1276LoRaSetOpMode>
//	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER_SINGLE  );
}
 8006e82:	bf00      	nop
 8006e84:	bd80      	pop	{r7, pc}
 8006e86:	bf00      	nop
 8006e88:	20000660 	.word	0x20000660

08006e8c <RxContLoRaCmpl>:

//Start by interrupt DIO0==1 RxDone (when parcel reception is finished)
uint32_t RxContLoRaCmpl(uint8_t *Arr,SPI_HandleTypeDef *hspi){
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b082      	sub	sp, #8
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
	// Data is always written regardless of whether I have time to read it or not
	// if not transferred to STANDBY

	// switch off the reception mode to standby mode
	SX1276LoRaSetOpMode(RFLR_OPMODE_STANDBY);
 8006e96:	2001      	movs	r0, #1
 8006e98:	f000 fd18 	bl	80078cc <SX1276LoRaSetOpMode>
	NumSuccessPack++;
 8006e9c:	4b2a      	ldr	r3, [pc, #168]	@ (8006f48 <RxContLoRaCmpl+0xbc>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	3301      	adds	r3, #1
 8006ea2:	4a29      	ldr	r2, [pc, #164]	@ (8006f48 <RxContLoRaCmpl+0xbc>)
 8006ea4:	6013      	str	r3, [r2, #0]

	SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE  );
 8006ea6:	2140      	movs	r1, #64	@ 0x40
 8006ea8:	2012      	movs	r0, #18
 8006eaa:	f000 f899 	bl	8006fe0 <SX1276Write>
	SX1276Read( REG_LR_IRQFLAGS, &SX1276LR->RegIrqFlags );
 8006eae:	4b27      	ldr	r3, [pc, #156]	@ (8006f4c <RxContLoRaCmpl+0xc0>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	3312      	adds	r3, #18
 8006eb4:	4619      	mov	r1, r3
 8006eb6:	2012      	movs	r0, #18
 8006eb8:	f000 f8f8 	bl	80070ac <SX1276Read>
	if( ( SX1276LR->RegIrqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR ) == RFLR_IRQFLAGS_PAYLOADCRCERROR ){
 8006ebc:	4b23      	ldr	r3, [pc, #140]	@ (8006f4c <RxContLoRaCmpl+0xc0>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	7c9b      	ldrb	r3, [r3, #18]
 8006ec2:	f003 0320 	and.w	r3, r3, #32
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d00d      	beq.n	8006ee6 <RxContLoRaCmpl+0x5a>
		PayLoadCRCError++; // corrupted CRC
 8006eca:	4b21      	ldr	r3, [pc, #132]	@ (8006f50 <RxContLoRaCmpl+0xc4>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	3301      	adds	r3, #1
 8006ed0:	4a1f      	ldr	r2, [pc, #124]	@ (8006f50 <RxContLoRaCmpl+0xc4>)
 8006ed2:	6013      	str	r3, [r2, #0]
		SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR  );
 8006ed4:	2120      	movs	r1, #32
 8006ed6:	2012      	movs	r0, #18
 8006ed8:	f000 f882 	bl	8006fe0 <SX1276Write>
		SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
 8006edc:	2005      	movs	r0, #5
 8006ede:	f000 fcf5 	bl	80078cc <SX1276LoRaSetOpMode>
		//If the package is corrupted do nothing
		return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e02b      	b.n	8006f3e <RxContLoRaCmpl+0xb2>
	}
//	SX1276Read( REG_LR_PKTSNRVALUE, &SX1276LR->RegPktSnrValue );
//	SX1276Read( REG_LR_PKTRSSIVALUE, &SX1276LR->RegPktRssiValue );
	//???
	SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR  );
 8006ee6:	2120      	movs	r1, #32
 8006ee8:	2012      	movs	r0, #18
 8006eea:	f000 f879 	bl	8006fe0 <SX1276Write>

	SX1276Read( REG_LR_FIFORXCURRENTADDR, &SX1276LR->RegFifoRxCurrentAddr );
 8006eee:	4b17      	ldr	r3, [pc, #92]	@ (8006f4c <RxContLoRaCmpl+0xc0>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	3310      	adds	r3, #16
 8006ef4:	4619      	mov	r1, r3
 8006ef6:	2010      	movs	r0, #16
 8006ef8:	f000 f8d8 	bl	80070ac <SX1276Read>
	SX1276Read( REG_LR_NBRXBYTES, &SX1276LR->RegNbRxBytes );
 8006efc:	4b13      	ldr	r3, [pc, #76]	@ (8006f4c <RxContLoRaCmpl+0xc0>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	3313      	adds	r3, #19
 8006f02:	4619      	mov	r1, r3
 8006f04:	2013      	movs	r0, #19
 8006f06:	f000 f8d1 	bl	80070ac <SX1276Read>
	SX1276LR->RegFifoAddrPtr = SX1276LR->RegFifoRxCurrentAddr;
 8006f0a:	4b10      	ldr	r3, [pc, #64]	@ (8006f4c <RxContLoRaCmpl+0xc0>)
 8006f0c:	681a      	ldr	r2, [r3, #0]
 8006f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8006f4c <RxContLoRaCmpl+0xc0>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	7c12      	ldrb	r2, [r2, #16]
 8006f14:	735a      	strb	r2, [r3, #13]
	SX1276Write( REG_LR_FIFOADDRPTR, SX1276LR->RegFifoAddrPtr );
 8006f16:	4b0d      	ldr	r3, [pc, #52]	@ (8006f4c <RxContLoRaCmpl+0xc0>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	7b5b      	ldrb	r3, [r3, #13]
 8006f1c:	4619      	mov	r1, r3
 8006f1e:	200d      	movs	r0, #13
 8006f20:	f000 f85e 	bl	8006fe0 <SX1276Write>
//	RxParamCalc();
//	// check the packet data, and save the best
//	// data at which the CRC was corrupted
//	CheckParam();
//#else
	if(SX1276LR->RegNbRxBytes > NumberCommands - 1  ){
 8006f24:	4b09      	ldr	r3, [pc, #36]	@ (8006f4c <RxContLoRaCmpl+0xc0>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	7cdb      	ldrb	r3, [r3, #19]
 8006f2a:	2b0a      	cmp	r3, #10
 8006f2c:	d906      	bls.n	8006f3c <RxContLoRaCmpl+0xb0>
		SX1276ReadBuffer(REG_LR_FIFO, Arr,NumberCommands);
 8006f2e:	220b      	movs	r2, #11
 8006f30:	6879      	ldr	r1, [r7, #4]
 8006f32:	2000      	movs	r0, #0
 8006f34:	f000 f890 	bl	8007058 <SX1276ReadBuffer>
	}

//#endif
	// maybe we need to return pointers to the right position?
//	SX1276LoRaSetOpMode( RFLR_OPMODE_RECEIVER );
	return HAL_OK;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	e000      	b.n	8006f3e <RxContLoRaCmpl+0xb2>
		return HAL_ERROR;
 8006f3c:	2301      	movs	r3, #1
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3708      	adds	r7, #8
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	20000644 	.word	0x20000644
 8006f4c:	20000660 	.word	0x20000660
 8006f50:	20000640 	.word	0x20000640

08006f54 <SpiInOut>:
extern SPI_HandleTypeDef hspi1;
#endif


uint8_t SpiInOut(uint8_t *outData, uint8_t size )
{
 8006f54:	b580      	push	{r7, lr}
 8006f56:	b082      	sub	sp, #8
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
 8006f5c:	460b      	mov	r3, r1
 8006f5e:	70fb      	strb	r3, [r7, #3]
    /* Send SPIy data */
    //SPI_I2S_SendData( SPI_INTERFACE, outData );
#ifndef G03108
	HAL_SPI_Transmit(&hspi1, outData, (uint16_t)size, 2000);
 8006f60:	78fb      	ldrb	r3, [r7, #3]
 8006f62:	b29a      	uxth	r2, r3
 8006f64:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8006f68:	6879      	ldr	r1, [r7, #4]
 8006f6a:	4804      	ldr	r0, [pc, #16]	@ (8006f7c <SpiInOut+0x28>)
 8006f6c:	f7fd fd98 	bl	8004aa0 <HAL_SPI_Transmit>
#else
	HAL_SPI_Transmit(&hspi1, outData, (uint16_t)size, 2000);
#endif
	//while( SPI_I2S_GetFlagStatus( SPI_INTERFACE, SPI_I2S_FLAG_RXNE ) == RESET );
    //return SPI_I2S_ReceiveData( SPI_INTERFACE );
	return 0;
 8006f70:	2300      	movs	r3, #0
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	3708      	adds	r7, #8
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}
 8006f7a:	bf00      	nop
 8006f7c:	20000438 	.word	0x20000438

08006f80 <SpiReceive>:

uint8_t SpiReceive(uint8_t *outData, uint8_t size){
 8006f80:	b580      	push	{r7, lr}
 8006f82:	b082      	sub	sp, #8
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	460b      	mov	r3, r1
 8006f8a:	70fb      	strb	r3, [r7, #3]

#ifndef G03108
	HAL_SPI_Receive(&hspi1, outData, (uint16_t)size,2000);
 8006f8c:	78fb      	ldrb	r3, [r7, #3]
 8006f8e:	b29a      	uxth	r2, r3
 8006f90:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8006f94:	6879      	ldr	r1, [r7, #4]
 8006f96:	4804      	ldr	r0, [pc, #16]	@ (8006fa8 <SpiReceive+0x28>)
 8006f98:	f7fd fec6 	bl	8004d28 <HAL_SPI_Receive>
#else
	HAL_SPI_Receive(&hspi1, outData, (uint16_t)size,2000);
#endif
	return 0;
 8006f9c:	2300      	movs	r3, #0
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	3708      	adds	r7, #8
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	bd80      	pop	{r7, pc}
 8006fa6:	bf00      	nop
 8006fa8:	20000438 	.word	0x20000438

08006fac <SX1276SetReset>:
 *      Author: dima
 */
#include "sx1276-Hal.h"

void SX1276SetReset( uint8_t state ) //OK
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b082      	sub	sp, #8
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	4603      	mov	r3, r0
 8006fb4:	71fb      	strb	r3, [r7, #7]

    if( state == RADIO_RESET_ON )
 8006fb6:	79fb      	ldrb	r3, [r7, #7]
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d105      	bne.n	8006fc8 <SX1276SetReset+0x1c>
    {
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_RESET );
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	2140      	movs	r1, #64	@ 0x40
 8006fc0:	4806      	ldr	r0, [pc, #24]	@ (8006fdc <SX1276SetReset+0x30>)
 8006fc2:	f7fc ff23 	bl	8003e0c <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET );
    }
}
 8006fc6:	e004      	b.n	8006fd2 <SX1276SetReset+0x26>
        HAL_GPIO_WritePin( Reset_GPIO_Port, Reset_Pin, GPIO_PIN_SET );
 8006fc8:	2201      	movs	r2, #1
 8006fca:	2140      	movs	r1, #64	@ 0x40
 8006fcc:	4803      	ldr	r0, [pc, #12]	@ (8006fdc <SX1276SetReset+0x30>)
 8006fce:	f7fc ff1d 	bl	8003e0c <HAL_GPIO_WritePin>
}
 8006fd2:	bf00      	nop
 8006fd4:	3708      	adds	r7, #8
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}
 8006fda:	bf00      	nop
 8006fdc:	40010c00 	.word	0x40010c00

08006fe0 <SX1276Write>:

void SX1276Write( uint8_t addr, uint8_t data )
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b082      	sub	sp, #8
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	460a      	mov	r2, r1
 8006fea:	71fb      	strb	r3, [r7, #7]
 8006fec:	4613      	mov	r3, r2
 8006fee:	71bb      	strb	r3, [r7, #6]
    SX1276WriteBuffer( addr, &data, 1 );
 8006ff0:	1db9      	adds	r1, r7, #6
 8006ff2:	79fb      	ldrb	r3, [r7, #7]
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	f000 f804 	bl	8007004 <SX1276WriteBuffer>
}
 8006ffc:	bf00      	nop
 8006ffe:	3708      	adds	r7, #8
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <SX1276WriteBuffer>:

void SX1276WriteBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b084      	sub	sp, #16
 8007008:	af00      	add	r7, sp, #0
 800700a:	4603      	mov	r3, r0
 800700c:	6039      	str	r1, [r7, #0]
 800700e:	71fb      	strb	r3, [r7, #7]
 8007010:	4613      	mov	r3, r2
 8007012:	71bb      	strb	r3, [r7, #6]
    //NSS = 0;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET );
 8007014:	2200      	movs	r2, #0
 8007016:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800701a:	480e      	ldr	r0, [pc, #56]	@ (8007054 <SX1276WriteBuffer+0x50>)
 800701c:	f7fc fef6 	bl	8003e0c <HAL_GPIO_WritePin>
    // rewritten using HAL_SPI_Transmit
    uint8_t adr = addr | 0x80;
 8007020:	79fb      	ldrb	r3, [r7, #7]
 8007022:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007026:	b2db      	uxtb	r3, r3
 8007028:	73fb      	strb	r3, [r7, #15]
    SpiInOut( &adr , 1);
 800702a:	f107 030f 	add.w	r3, r7, #15
 800702e:	2101      	movs	r1, #1
 8007030:	4618      	mov	r0, r3
 8007032:	f7ff ff8f 	bl	8006f54 <SpiInOut>

    SpiInOut(buffer,size);
 8007036:	79bb      	ldrb	r3, [r7, #6]
 8007038:	4619      	mov	r1, r3
 800703a:	6838      	ldr	r0, [r7, #0]
 800703c:	f7ff ff8a 	bl	8006f54 <SpiInOut>

    //NSS = 1;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8007040:	2201      	movs	r2, #1
 8007042:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8007046:	4803      	ldr	r0, [pc, #12]	@ (8007054 <SX1276WriteBuffer+0x50>)
 8007048:	f7fc fee0 	bl	8003e0c <HAL_GPIO_WritePin>
}
 800704c:	bf00      	nop
 800704e:	3710      	adds	r7, #16
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}
 8007054:	40010800 	.word	0x40010800

08007058 <SX1276ReadBuffer>:

void SX1276ReadBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b084      	sub	sp, #16
 800705c:	af00      	add	r7, sp, #0
 800705e:	4603      	mov	r3, r0
 8007060:	6039      	str	r1, [r7, #0]
 8007062:	71fb      	strb	r3, [r7, #7]
 8007064:	4613      	mov	r3, r2
 8007066:	71bb      	strb	r3, [r7, #6]
    //NSS = 0;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_RESET );
 8007068:	2200      	movs	r2, #0
 800706a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800706e:	480e      	ldr	r0, [pc, #56]	@ (80070a8 <SX1276ReadBuffer+0x50>)
 8007070:	f7fc fecc 	bl	8003e0c <HAL_GPIO_WritePin>

    uint8_t adr = addr & 0x7F;
 8007074:	79fb      	ldrb	r3, [r7, #7]
 8007076:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800707a:	b2db      	uxtb	r3, r3
 800707c:	73fb      	strb	r3, [r7, #15]
    SpiInOut( &adr, 1 );
 800707e:	f107 030f 	add.w	r3, r7, #15
 8007082:	2101      	movs	r1, #1
 8007084:	4618      	mov	r0, r3
 8007086:	f7ff ff65 	bl	8006f54 <SpiInOut>
    //This one is written, maybe it makes sense to change both to Hal transmitRecieve?
    SpiReceive(buffer, size);
 800708a:	79bb      	ldrb	r3, [r7, #6]
 800708c:	4619      	mov	r1, r3
 800708e:	6838      	ldr	r0, [r7, #0]
 8007090:	f7ff ff76 	bl	8006f80 <SpiReceive>

    //NSS = 1;
    HAL_GPIO_WritePin( NSS_GPIO_Port, NSS_Pin, GPIO_PIN_SET);
 8007094:	2201      	movs	r2, #1
 8007096:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800709a:	4803      	ldr	r0, [pc, #12]	@ (80070a8 <SX1276ReadBuffer+0x50>)
 800709c:	f7fc feb6 	bl	8003e0c <HAL_GPIO_WritePin>
}
 80070a0:	bf00      	nop
 80070a2:	3710      	adds	r7, #16
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}
 80070a8:	40010800 	.word	0x40010800

080070ac <SX1276Read>:

void SX1276Read( uint8_t addr, uint8_t *data )
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b082      	sub	sp, #8
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	4603      	mov	r3, r0
 80070b4:	6039      	str	r1, [r7, #0]
 80070b6:	71fb      	strb	r3, [r7, #7]
    SX1276ReadBuffer( addr, data, 1 );
 80070b8:	79fb      	ldrb	r3, [r7, #7]
 80070ba:	2201      	movs	r2, #1
 80070bc:	6839      	ldr	r1, [r7, #0]
 80070be:	4618      	mov	r0, r3
 80070c0:	f7ff ffca 	bl	8007058 <SX1276ReadBuffer>
}
 80070c4:	bf00      	nop
 80070c6:	3708      	adds	r7, #8
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}
 80070cc:	0000      	movs	r0, r0
	...

080070d0 <SX1276LoRaSetRFFrequency>:
 */
#define XTAL_FREQ                                   32000000
#define FREQ_STEP                                   61.03515625

void SX1276LoRaSetRFFrequency( uint32_t freq )
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b082      	sub	sp, #8
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
    LoRaSettings.RFFrequency = freq;
 80070d8:	4a19      	ldr	r2, [pc, #100]	@ (8007140 <SX1276LoRaSetRFFrequency+0x70>)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6013      	str	r3, [r2, #0]

    freq = ( uint32_t )( ( double )freq / ( double )FREQ_STEP );
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f7f9 f980 	bl	80003e4 <__aeabi_ui2d>
 80070e4:	a314      	add	r3, pc, #80	@ (adr r3, 8007138 <SX1276LoRaSetRFFrequency+0x68>)
 80070e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ea:	f7f9 fb1f 	bl	800072c <__aeabi_ddiv>
 80070ee:	4602      	mov	r2, r0
 80070f0:	460b      	mov	r3, r1
 80070f2:	4610      	mov	r0, r2
 80070f4:	4619      	mov	r1, r3
 80070f6:	f7f9 fcc7 	bl	8000a88 <__aeabi_d2uiz>
 80070fa:	4603      	mov	r3, r0
 80070fc:	607b      	str	r3, [r7, #4]
    SX1276LR->RegFrfMsb = ( uint8_t )( ( freq >> 16 ) & 0xFF );
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	0c1a      	lsrs	r2, r3, #16
 8007102:	4b10      	ldr	r3, [pc, #64]	@ (8007144 <SX1276LoRaSetRFFrequency+0x74>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	b2d2      	uxtb	r2, r2
 8007108:	719a      	strb	r2, [r3, #6]
    SX1276LR->RegFrfMid = ( uint8_t )( ( freq >> 8 ) & 0xFF );
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	0a1a      	lsrs	r2, r3, #8
 800710e:	4b0d      	ldr	r3, [pc, #52]	@ (8007144 <SX1276LoRaSetRFFrequency+0x74>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	b2d2      	uxtb	r2, r2
 8007114:	71da      	strb	r2, [r3, #7]
    SX1276LR->RegFrfLsb = ( uint8_t )( freq & 0xFF );
 8007116:	4b0b      	ldr	r3, [pc, #44]	@ (8007144 <SX1276LoRaSetRFFrequency+0x74>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	b2d2      	uxtb	r2, r2
 800711e:	721a      	strb	r2, [r3, #8]
    SX1276WriteBuffer( REG_LR_FRFMSB, &SX1276LR->RegFrfMsb, 3 );
 8007120:	4b08      	ldr	r3, [pc, #32]	@ (8007144 <SX1276LoRaSetRFFrequency+0x74>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	3306      	adds	r3, #6
 8007126:	2203      	movs	r2, #3
 8007128:	4619      	mov	r1, r3
 800712a:	2006      	movs	r0, #6
 800712c:	f7ff ff6a 	bl	8007004 <SX1276WriteBuffer>
}
 8007130:	bf00      	nop
 8007132:	3708      	adds	r7, #8
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}
 8007138:	00000000 	.word	0x00000000
 800713c:	404e8480 	.word	0x404e8480
 8007140:	20000010 	.word	0x20000010
 8007144:	20000660 	.word	0x20000660

08007148 <SX1276LoRaSetSpreadingFactor>:

void SX1276LoRaSetSpreadingFactor( uint8_t factor )
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b082      	sub	sp, #8
 800714c:	af00      	add	r7, sp, #0
 800714e:	4603      	mov	r3, r0
 8007150:	71fb      	strb	r3, [r7, #7]

    if( factor > 12 )
 8007152:	79fb      	ldrb	r3, [r7, #7]
 8007154:	2b0c      	cmp	r3, #12
 8007156:	d902      	bls.n	800715e <SX1276LoRaSetSpreadingFactor+0x16>
    {
        factor = 12;
 8007158:	230c      	movs	r3, #12
 800715a:	71fb      	strb	r3, [r7, #7]
 800715c:	e004      	b.n	8007168 <SX1276LoRaSetSpreadingFactor+0x20>
    }
    else if( factor < 6 )
 800715e:	79fb      	ldrb	r3, [r7, #7]
 8007160:	2b05      	cmp	r3, #5
 8007162:	d801      	bhi.n	8007168 <SX1276LoRaSetSpreadingFactor+0x20>
    {
        factor = 6;
 8007164:	2306      	movs	r3, #6
 8007166:	71fb      	strb	r3, [r7, #7]
    }

    if( factor == 6 )
 8007168:	79fb      	ldrb	r3, [r7, #7]
 800716a:	2b06      	cmp	r3, #6
 800716c:	d103      	bne.n	8007176 <SX1276LoRaSetSpreadingFactor+0x2e>
    {
        SX1276LoRaSetNbTrigPeaks( 5 );
 800716e:	2005      	movs	r0, #5
 8007170:	f000 f82e 	bl	80071d0 <SX1276LoRaSetNbTrigPeaks>
 8007174:	e002      	b.n	800717c <SX1276LoRaSetSpreadingFactor+0x34>
    }
    else
    {
        SX1276LoRaSetNbTrigPeaks( 3 );
 8007176:	2003      	movs	r0, #3
 8007178:	f000 f82a 	bl	80071d0 <SX1276LoRaSetNbTrigPeaks>
    }

    SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
 800717c:	4b12      	ldr	r3, [pc, #72]	@ (80071c8 <SX1276LoRaSetSpreadingFactor+0x80>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	331e      	adds	r3, #30
 8007182:	4619      	mov	r1, r3
 8007184:	201e      	movs	r0, #30
 8007186:	f7ff ff91 	bl	80070ac <SX1276Read>
    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SF_MASK ) | ( factor << 4 );
 800718a:	4b0f      	ldr	r3, [pc, #60]	@ (80071c8 <SX1276LoRaSetSpreadingFactor+0x80>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	7f9b      	ldrb	r3, [r3, #30]
 8007190:	b25b      	sxtb	r3, r3
 8007192:	f003 030f 	and.w	r3, r3, #15
 8007196:	b25a      	sxtb	r2, r3
 8007198:	79fb      	ldrb	r3, [r7, #7]
 800719a:	011b      	lsls	r3, r3, #4
 800719c:	b25b      	sxtb	r3, r3
 800719e:	4313      	orrs	r3, r2
 80071a0:	b25a      	sxtb	r2, r3
 80071a2:	4b09      	ldr	r3, [pc, #36]	@ (80071c8 <SX1276LoRaSetSpreadingFactor+0x80>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	b2d2      	uxtb	r2, r2
 80071a8:	779a      	strb	r2, [r3, #30]
    SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
 80071aa:	4b07      	ldr	r3, [pc, #28]	@ (80071c8 <SX1276LoRaSetSpreadingFactor+0x80>)
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	7f9b      	ldrb	r3, [r3, #30]
 80071b0:	4619      	mov	r1, r3
 80071b2:	201e      	movs	r0, #30
 80071b4:	f7ff ff14 	bl	8006fe0 <SX1276Write>
    LoRaSettings.SpreadingFactor = factor;
 80071b8:	4a04      	ldr	r2, [pc, #16]	@ (80071cc <SX1276LoRaSetSpreadingFactor+0x84>)
 80071ba:	79fb      	ldrb	r3, [r7, #7]
 80071bc:	7193      	strb	r3, [r2, #6]
}
 80071be:	bf00      	nop
 80071c0:	3708      	adds	r7, #8
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
 80071c6:	bf00      	nop
 80071c8:	20000660 	.word	0x20000660
 80071cc:	20000010 	.word	0x20000010

080071d0 <SX1276LoRaSetNbTrigPeaks>:

void SX1276LoRaSetNbTrigPeaks( uint8_t value )
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b082      	sub	sp, #8
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	4603      	mov	r3, r0
 80071d8:	71fb      	strb	r3, [r7, #7]
    SX1276Read( 0x31, &SX1276LR->RegDetectOptimize );
 80071da:	4b12      	ldr	r3, [pc, #72]	@ (8007224 <SX1276LoRaSetNbTrigPeaks+0x54>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	3330      	adds	r3, #48	@ 0x30
 80071e0:	4619      	mov	r1, r3
 80071e2:	2031      	movs	r0, #49	@ 0x31
 80071e4:	f7ff ff62 	bl	80070ac <SX1276Read>
    SX1276LR->RegDetectOptimize = ( SX1276LR->RegDetectOptimize & 0xF8 ) | value;
 80071e8:	4b0e      	ldr	r3, [pc, #56]	@ (8007224 <SX1276LoRaSetNbTrigPeaks+0x54>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80071f0:	b25b      	sxtb	r3, r3
 80071f2:	f023 0307 	bic.w	r3, r3, #7
 80071f6:	b25a      	sxtb	r2, r3
 80071f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071fc:	4313      	orrs	r3, r2
 80071fe:	b25a      	sxtb	r2, r3
 8007200:	4b08      	ldr	r3, [pc, #32]	@ (8007224 <SX1276LoRaSetNbTrigPeaks+0x54>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	b2d2      	uxtb	r2, r2
 8007206:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    SX1276Write( 0x31, SX1276LR->RegDetectOptimize );
 800720a:	4b06      	ldr	r3, [pc, #24]	@ (8007224 <SX1276LoRaSetNbTrigPeaks+0x54>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007212:	4619      	mov	r1, r3
 8007214:	2031      	movs	r0, #49	@ 0x31
 8007216:	f7ff fee3 	bl	8006fe0 <SX1276Write>
}
 800721a:	bf00      	nop
 800721c:	3708      	adds	r7, #8
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
 8007222:	bf00      	nop
 8007224:	20000660 	.word	0x20000660

08007228 <SX1276LoRaSetErrorCoding>:

void SX1276LoRaSetErrorCoding( uint8_t value )
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b082      	sub	sp, #8
 800722c:	af00      	add	r7, sp, #0
 800722e:	4603      	mov	r3, r0
 8007230:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8007232:	4b12      	ldr	r3, [pc, #72]	@ (800727c <SX1276LoRaSetErrorCoding+0x54>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	331d      	adds	r3, #29
 8007238:	4619      	mov	r1, r3
 800723a:	201d      	movs	r0, #29
 800723c:	f7ff ff36 	bl	80070ac <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_CODINGRATE_MASK ) | ( value << 1 );
 8007240:	4b0e      	ldr	r3, [pc, #56]	@ (800727c <SX1276LoRaSetErrorCoding+0x54>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	7f5b      	ldrb	r3, [r3, #29]
 8007246:	b25b      	sxtb	r3, r3
 8007248:	f023 030e 	bic.w	r3, r3, #14
 800724c:	b25a      	sxtb	r2, r3
 800724e:	79fb      	ldrb	r3, [r7, #7]
 8007250:	005b      	lsls	r3, r3, #1
 8007252:	b25b      	sxtb	r3, r3
 8007254:	4313      	orrs	r3, r2
 8007256:	b25a      	sxtb	r2, r3
 8007258:	4b08      	ldr	r3, [pc, #32]	@ (800727c <SX1276LoRaSetErrorCoding+0x54>)
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	b2d2      	uxtb	r2, r2
 800725e:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8007260:	4b06      	ldr	r3, [pc, #24]	@ (800727c <SX1276LoRaSetErrorCoding+0x54>)
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	7f5b      	ldrb	r3, [r3, #29]
 8007266:	4619      	mov	r1, r3
 8007268:	201d      	movs	r0, #29
 800726a:	f7ff feb9 	bl	8006fe0 <SX1276Write>
    LoRaSettings.ErrorCoding = value;
 800726e:	4a04      	ldr	r2, [pc, #16]	@ (8007280 <SX1276LoRaSetErrorCoding+0x58>)
 8007270:	79fb      	ldrb	r3, [r7, #7]
 8007272:	71d3      	strb	r3, [r2, #7]
}
 8007274:	bf00      	nop
 8007276:	3708      	adds	r7, #8
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	20000660 	.word	0x20000660
 8007280:	20000010 	.word	0x20000010

08007284 <SX1276LoRaSetPacketCrcOn>:

void SX1276LoRaSetPacketCrcOn( bool enable )
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b082      	sub	sp, #8
 8007288:	af00      	add	r7, sp, #0
 800728a:	4603      	mov	r3, r0
 800728c:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2 );
 800728e:	4b12      	ldr	r3, [pc, #72]	@ (80072d8 <SX1276LoRaSetPacketCrcOn+0x54>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	331e      	adds	r3, #30
 8007294:	4619      	mov	r1, r3
 8007296:	201e      	movs	r0, #30
 8007298:	f7ff ff08 	bl	80070ac <SX1276Read>
    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) | ( enable << 2 );
 800729c:	4b0e      	ldr	r3, [pc, #56]	@ (80072d8 <SX1276LoRaSetPacketCrcOn+0x54>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	7f9b      	ldrb	r3, [r3, #30]
 80072a2:	b25b      	sxtb	r3, r3
 80072a4:	f023 0304 	bic.w	r3, r3, #4
 80072a8:	b25a      	sxtb	r2, r3
 80072aa:	79fb      	ldrb	r3, [r7, #7]
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	b25b      	sxtb	r3, r3
 80072b0:	4313      	orrs	r3, r2
 80072b2:	b25a      	sxtb	r2, r3
 80072b4:	4b08      	ldr	r3, [pc, #32]	@ (80072d8 <SX1276LoRaSetPacketCrcOn+0x54>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	b2d2      	uxtb	r2, r2
 80072ba:	779a      	strb	r2, [r3, #30]
    SX1276Write( REG_LR_MODEMCONFIG2, SX1276LR->RegModemConfig2 );
 80072bc:	4b06      	ldr	r3, [pc, #24]	@ (80072d8 <SX1276LoRaSetPacketCrcOn+0x54>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	7f9b      	ldrb	r3, [r3, #30]
 80072c2:	4619      	mov	r1, r3
 80072c4:	201e      	movs	r0, #30
 80072c6:	f7ff fe8b 	bl	8006fe0 <SX1276Write>
    LoRaSettings.CrcOn = enable;
 80072ca:	4a04      	ldr	r2, [pc, #16]	@ (80072dc <SX1276LoRaSetPacketCrcOn+0x58>)
 80072cc:	79fb      	ldrb	r3, [r7, #7]
 80072ce:	7213      	strb	r3, [r2, #8]
}
 80072d0:	bf00      	nop
 80072d2:	3708      	adds	r7, #8
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}
 80072d8:	20000660 	.word	0x20000660
 80072dc:	20000010 	.word	0x20000010

080072e0 <SX1276LoRaSetSignalBandwidth>:

void SX1276LoRaSetSignalBandwidth( uint8_t bw )
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b082      	sub	sp, #8
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	4603      	mov	r3, r0
 80072e8:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 80072ea:	4b12      	ldr	r3, [pc, #72]	@ (8007334 <SX1276LoRaSetSignalBandwidth+0x54>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	331d      	adds	r3, #29
 80072f0:	4619      	mov	r1, r3
 80072f2:	201d      	movs	r0, #29
 80072f4:	f7ff feda 	bl	80070ac <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_BW_MASK ) | ( bw << 4 );
 80072f8:	4b0e      	ldr	r3, [pc, #56]	@ (8007334 <SX1276LoRaSetSignalBandwidth+0x54>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	7f5b      	ldrb	r3, [r3, #29]
 80072fe:	b25b      	sxtb	r3, r3
 8007300:	f003 030f 	and.w	r3, r3, #15
 8007304:	b25a      	sxtb	r2, r3
 8007306:	79fb      	ldrb	r3, [r7, #7]
 8007308:	011b      	lsls	r3, r3, #4
 800730a:	b25b      	sxtb	r3, r3
 800730c:	4313      	orrs	r3, r2
 800730e:	b25a      	sxtb	r2, r3
 8007310:	4b08      	ldr	r3, [pc, #32]	@ (8007334 <SX1276LoRaSetSignalBandwidth+0x54>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	b2d2      	uxtb	r2, r2
 8007316:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8007318:	4b06      	ldr	r3, [pc, #24]	@ (8007334 <SX1276LoRaSetSignalBandwidth+0x54>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	7f5b      	ldrb	r3, [r3, #29]
 800731e:	4619      	mov	r1, r3
 8007320:	201d      	movs	r0, #29
 8007322:	f7ff fe5d 	bl	8006fe0 <SX1276Write>
    LoRaSettings.SignalBw = bw;
 8007326:	4a04      	ldr	r2, [pc, #16]	@ (8007338 <SX1276LoRaSetSignalBandwidth+0x58>)
 8007328:	79fb      	ldrb	r3, [r7, #7]
 800732a:	7153      	strb	r3, [r2, #5]
}
 800732c:	bf00      	nop
 800732e:	3708      	adds	r7, #8
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}
 8007334:	20000660 	.word	0x20000660
 8007338:	20000010 	.word	0x20000010

0800733c <SX1276LoRaSetImplicitHeaderOn>:

void SX1276LoRaSetImplicitHeaderOn( bool enable )
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b082      	sub	sp, #8
 8007340:	af00      	add	r7, sp, #0
 8007342:	4603      	mov	r3, r0
 8007344:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG1, &SX1276LR->RegModemConfig1 );
 8007346:	4b12      	ldr	r3, [pc, #72]	@ (8007390 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	331d      	adds	r3, #29
 800734c:	4619      	mov	r1, r3
 800734e:	201d      	movs	r0, #29
 8007350:	f7ff feac 	bl	80070ac <SX1276Read>
    SX1276LR->RegModemConfig1 = ( SX1276LR->RegModemConfig1 & RFLR_MODEMCONFIG1_IMPLICITHEADER_MASK ) | ( enable );
 8007354:	4b0e      	ldr	r3, [pc, #56]	@ (8007390 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	7f5b      	ldrb	r3, [r3, #29]
 800735a:	b25b      	sxtb	r3, r3
 800735c:	f023 0301 	bic.w	r3, r3, #1
 8007360:	b25a      	sxtb	r2, r3
 8007362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007366:	4313      	orrs	r3, r2
 8007368:	b25a      	sxtb	r2, r3
 800736a:	4b09      	ldr	r3, [pc, #36]	@ (8007390 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	b2d2      	uxtb	r2, r2
 8007370:	775a      	strb	r2, [r3, #29]
    SX1276Write( REG_LR_MODEMCONFIG1, SX1276LR->RegModemConfig1 );
 8007372:	4b07      	ldr	r3, [pc, #28]	@ (8007390 <SX1276LoRaSetImplicitHeaderOn+0x54>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	7f5b      	ldrb	r3, [r3, #29]
 8007378:	4619      	mov	r1, r3
 800737a:	201d      	movs	r0, #29
 800737c:	f7ff fe30 	bl	8006fe0 <SX1276Write>
    LoRaSettings.ImplicitHeaderOn = enable;
 8007380:	4a04      	ldr	r2, [pc, #16]	@ (8007394 <SX1276LoRaSetImplicitHeaderOn+0x58>)
 8007382:	79fb      	ldrb	r3, [r7, #7]
 8007384:	7253      	strb	r3, [r2, #9]
}
 8007386:	bf00      	nop
 8007388:	3708      	adds	r7, #8
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop
 8007390:	20000660 	.word	0x20000660
 8007394:	20000010 	.word	0x20000010

08007398 <SX1276LoRaSetSymbTimeout>:

void SX1276LoRaSetSymbTimeout( uint16_t value )
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b082      	sub	sp, #8
 800739c:	af00      	add	r7, sp, #0
 800739e:	4603      	mov	r3, r0
 80073a0:	80fb      	strh	r3, [r7, #6]
    SX1276ReadBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
 80073a2:	4b16      	ldr	r3, [pc, #88]	@ (80073fc <SX1276LoRaSetSymbTimeout+0x64>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	331e      	adds	r3, #30
 80073a8:	2202      	movs	r2, #2
 80073aa:	4619      	mov	r1, r3
 80073ac:	201e      	movs	r0, #30
 80073ae:	f7ff fe53 	bl	8007058 <SX1276ReadBuffer>

    SX1276LR->RegModemConfig2 = ( SX1276LR->RegModemConfig2 & RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) | ( ( value >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK );
 80073b2:	4b12      	ldr	r3, [pc, #72]	@ (80073fc <SX1276LoRaSetSymbTimeout+0x64>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	7f9b      	ldrb	r3, [r3, #30]
 80073b8:	b25b      	sxtb	r3, r3
 80073ba:	f023 0303 	bic.w	r3, r3, #3
 80073be:	b25a      	sxtb	r2, r3
 80073c0:	88fb      	ldrh	r3, [r7, #6]
 80073c2:	0a1b      	lsrs	r3, r3, #8
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	b25b      	sxtb	r3, r3
 80073c8:	f003 0303 	and.w	r3, r3, #3
 80073cc:	b25b      	sxtb	r3, r3
 80073ce:	4313      	orrs	r3, r2
 80073d0:	b25a      	sxtb	r2, r3
 80073d2:	4b0a      	ldr	r3, [pc, #40]	@ (80073fc <SX1276LoRaSetSymbTimeout+0x64>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	b2d2      	uxtb	r2, r2
 80073d8:	779a      	strb	r2, [r3, #30]
    SX1276LR->RegSymbTimeoutLsb = value & 0xFF;
 80073da:	4b08      	ldr	r3, [pc, #32]	@ (80073fc <SX1276LoRaSetSymbTimeout+0x64>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	88fa      	ldrh	r2, [r7, #6]
 80073e0:	b2d2      	uxtb	r2, r2
 80073e2:	77da      	strb	r2, [r3, #31]
    SX1276WriteBuffer( REG_LR_MODEMCONFIG2, &SX1276LR->RegModemConfig2, 2 );
 80073e4:	4b05      	ldr	r3, [pc, #20]	@ (80073fc <SX1276LoRaSetSymbTimeout+0x64>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	331e      	adds	r3, #30
 80073ea:	2202      	movs	r2, #2
 80073ec:	4619      	mov	r1, r3
 80073ee:	201e      	movs	r0, #30
 80073f0:	f7ff fe08 	bl	8007004 <SX1276WriteBuffer>
}
 80073f4:	bf00      	nop
 80073f6:	3708      	adds	r7, #8
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}
 80073fc:	20000660 	.word	0x20000660

08007400 <SX1276LoRaSetPayloadLength>:

void SX1276LoRaSetPayloadLength( uint8_t value )
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b082      	sub	sp, #8
 8007404:	af00      	add	r7, sp, #0
 8007406:	4603      	mov	r3, r0
 8007408:	71fb      	strb	r3, [r7, #7]
    SX1276LR->RegPayloadLength = value;
 800740a:	4b0a      	ldr	r3, [pc, #40]	@ (8007434 <SX1276LoRaSetPayloadLength+0x34>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	79fa      	ldrb	r2, [r7, #7]
 8007410:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
    SX1276Write( REG_LR_PAYLOADLENGTH, SX1276LR->RegPayloadLength );
 8007414:	4b07      	ldr	r3, [pc, #28]	@ (8007434 <SX1276LoRaSetPayloadLength+0x34>)
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 800741c:	4619      	mov	r1, r3
 800741e:	2022      	movs	r0, #34	@ 0x22
 8007420:	f7ff fdde 	bl	8006fe0 <SX1276Write>
    LoRaSettings.PayloadLength = value;
 8007424:	4a04      	ldr	r2, [pc, #16]	@ (8007438 <SX1276LoRaSetPayloadLength+0x38>)
 8007426:	79fb      	ldrb	r3, [r7, #7]
 8007428:	7613      	strb	r3, [r2, #24]
}
 800742a:	bf00      	nop
 800742c:	3708      	adds	r7, #8
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
 8007432:	bf00      	nop
 8007434:	20000660 	.word	0x20000660
 8007438:	20000010 	.word	0x20000010

0800743c <SX1276LoRaSetLowDatarateOptimize>:

void SX1276LoRaSetLowDatarateOptimize( bool enable )
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b082      	sub	sp, #8
 8007440:	af00      	add	r7, sp, #0
 8007442:	4603      	mov	r3, r0
 8007444:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_MODEMCONFIG3, &SX1276LR->RegModemConfig3 );
 8007446:	4b12      	ldr	r3, [pc, #72]	@ (8007490 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	3326      	adds	r3, #38	@ 0x26
 800744c:	4619      	mov	r1, r3
 800744e:	2026      	movs	r0, #38	@ 0x26
 8007450:	f7ff fe2c 	bl	80070ac <SX1276Read>
    SX1276LR->RegModemConfig3 = ( SX1276LR->RegModemConfig3 & RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) | ( enable << 3 );
 8007454:	4b0e      	ldr	r3, [pc, #56]	@ (8007490 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800745c:	b25b      	sxtb	r3, r3
 800745e:	f023 0308 	bic.w	r3, r3, #8
 8007462:	b25a      	sxtb	r2, r3
 8007464:	79fb      	ldrb	r3, [r7, #7]
 8007466:	00db      	lsls	r3, r3, #3
 8007468:	b25b      	sxtb	r3, r3
 800746a:	4313      	orrs	r3, r2
 800746c:	b25a      	sxtb	r2, r3
 800746e:	4b08      	ldr	r3, [pc, #32]	@ (8007490 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	b2d2      	uxtb	r2, r2
 8007474:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
    SX1276Write( REG_LR_MODEMCONFIG3, SX1276LR->RegModemConfig3 );
 8007478:	4b05      	ldr	r3, [pc, #20]	@ (8007490 <SX1276LoRaSetLowDatarateOptimize+0x54>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8007480:	4619      	mov	r1, r3
 8007482:	2026      	movs	r0, #38	@ 0x26
 8007484:	f7ff fdac 	bl	8006fe0 <SX1276Write>
}
 8007488:	bf00      	nop
 800748a:	3708      	adds	r7, #8
 800748c:	46bd      	mov	sp, r7
 800748e:	bd80      	pop	{r7, pc}
 8007490:	20000660 	.word	0x20000660

08007494 <SX1276LoRaSetPAOutput>:

void SX1276LoRaSetPAOutput( uint8_t outputPin )
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b082      	sub	sp, #8
 8007498:	af00      	add	r7, sp, #0
 800749a:	4603      	mov	r3, r0
 800749c:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 800749e:	4b10      	ldr	r3, [pc, #64]	@ (80074e0 <SX1276LoRaSetPAOutput+0x4c>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	3309      	adds	r3, #9
 80074a4:	4619      	mov	r1, r3
 80074a6:	2009      	movs	r0, #9
 80074a8:	f7ff fe00 	bl	80070ac <SX1276Read>
    SX1276LR->RegPaConfig = (SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_MASK ) | outputPin;
 80074ac:	4b0c      	ldr	r3, [pc, #48]	@ (80074e0 <SX1276LoRaSetPAOutput+0x4c>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	7a5b      	ldrb	r3, [r3, #9]
 80074b2:	b25b      	sxtb	r3, r3
 80074b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80074b8:	b25a      	sxtb	r2, r3
 80074ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80074be:	4313      	orrs	r3, r2
 80074c0:	b25a      	sxtb	r2, r3
 80074c2:	4b07      	ldr	r3, [pc, #28]	@ (80074e0 <SX1276LoRaSetPAOutput+0x4c>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	b2d2      	uxtb	r2, r2
 80074c8:	725a      	strb	r2, [r3, #9]
    SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
 80074ca:	4b05      	ldr	r3, [pc, #20]	@ (80074e0 <SX1276LoRaSetPAOutput+0x4c>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	7a5b      	ldrb	r3, [r3, #9]
 80074d0:	4619      	mov	r1, r3
 80074d2:	2009      	movs	r0, #9
 80074d4:	f7ff fd84 	bl	8006fe0 <SX1276Write>
}
 80074d8:	bf00      	nop
 80074da:	3708      	adds	r7, #8
 80074dc:	46bd      	mov	sp, r7
 80074de:	bd80      	pop	{r7, pc}
 80074e0:	20000660 	.word	0x20000660

080074e4 <SX1276LoRaSetPa20dBm>:

void SX1276LoRaSetPa20dBm( bool enale )
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b082      	sub	sp, #8
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	4603      	mov	r3, r0
 80074ec:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
 80074ee:	4b17      	ldr	r3, [pc, #92]	@ (800754c <SX1276LoRaSetPa20dBm+0x68>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	3349      	adds	r3, #73	@ 0x49
 80074f4:	4619      	mov	r1, r3
 80074f6:	204d      	movs	r0, #77	@ 0x4d
 80074f8:	f7ff fdd8 	bl	80070ac <SX1276Read>
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 80074fc:	4b13      	ldr	r3, [pc, #76]	@ (800754c <SX1276LoRaSetPa20dBm+0x68>)
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	3309      	adds	r3, #9
 8007502:	4619      	mov	r1, r3
 8007504:	2009      	movs	r0, #9
 8007506:	f7ff fdd1 	bl	80070ac <SX1276Read>

    if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
 800750a:	4b10      	ldr	r3, [pc, #64]	@ (800754c <SX1276LoRaSetPa20dBm+0x68>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	7a5b      	ldrb	r3, [r3, #9]
 8007510:	b25b      	sxtb	r3, r3
 8007512:	2b00      	cmp	r3, #0
 8007514:	da08      	bge.n	8007528 <SX1276LoRaSetPa20dBm+0x44>
    {
        if( enale == true )
 8007516:	79fb      	ldrb	r3, [r7, #7]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d00a      	beq.n	8007532 <SX1276LoRaSetPa20dBm+0x4e>
        {
            SX1276LR->RegPaDac = 0x87;
 800751c:	4b0b      	ldr	r3, [pc, #44]	@ (800754c <SX1276LoRaSetPa20dBm+0x68>)
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	2287      	movs	r2, #135	@ 0x87
 8007522:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
 8007526:	e004      	b.n	8007532 <SX1276LoRaSetPa20dBm+0x4e>
        }
    }
    else
    {
        SX1276LR->RegPaDac = 0x84;
 8007528:	4b08      	ldr	r3, [pc, #32]	@ (800754c <SX1276LoRaSetPa20dBm+0x68>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	2284      	movs	r2, #132	@ 0x84
 800752e:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
    }
    SX1276Write( REG_LR_PADAC, SX1276LR->RegPaDac );
 8007532:	4b06      	ldr	r3, [pc, #24]	@ (800754c <SX1276LoRaSetPa20dBm+0x68>)
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800753a:	4619      	mov	r1, r3
 800753c:	204d      	movs	r0, #77	@ 0x4d
 800753e:	f7ff fd4f 	bl	8006fe0 <SX1276Write>
}
 8007542:	bf00      	nop
 8007544:	3708      	adds	r7, #8
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	20000660 	.word	0x20000660

08007550 <SX1276LoRaSetRFPower>:

void SX1276LoRaSetRFPower( int8_t power )
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b082      	sub	sp, #8
 8007554:	af00      	add	r7, sp, #0
 8007556:	4603      	mov	r3, r0
 8007558:	71fb      	strb	r3, [r7, #7]
    SX1276Read( REG_LR_PACONFIG, &SX1276LR->RegPaConfig );
 800755a:	4b54      	ldr	r3, [pc, #336]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	3309      	adds	r3, #9
 8007560:	4619      	mov	r1, r3
 8007562:	2009      	movs	r0, #9
 8007564:	f7ff fda2 	bl	80070ac <SX1276Read>
    SX1276Read( REG_LR_PADAC, &SX1276LR->RegPaDac );
 8007568:	4b50      	ldr	r3, [pc, #320]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	3349      	adds	r3, #73	@ 0x49
 800756e:	4619      	mov	r1, r3
 8007570:	204d      	movs	r0, #77	@ 0x4d
 8007572:	f7ff fd9b 	bl	80070ac <SX1276Read>

    if( ( SX1276LR->RegPaConfig & RFLR_PACONFIG_PASELECT_PABOOST ) == RFLR_PACONFIG_PASELECT_PABOOST )
 8007576:	4b4d      	ldr	r3, [pc, #308]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	7a5b      	ldrb	r3, [r3, #9]
 800757c:	b25b      	sxtb	r3, r3
 800757e:	2b00      	cmp	r3, #0
 8007580:	da5b      	bge.n	800763a <SX1276LoRaSetRFPower+0xea>
    {
        if( ( SX1276LR->RegPaDac & 0x87 ) == 0x87 )
 8007582:	4b4a      	ldr	r3, [pc, #296]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 800758a:	f003 0387 	and.w	r3, r3, #135	@ 0x87
 800758e:	2b87      	cmp	r3, #135	@ 0x87
 8007590:	d129      	bne.n	80075e6 <SX1276LoRaSetRFPower+0x96>
        {
            if( power < 5 )
 8007592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007596:	2b04      	cmp	r3, #4
 8007598:	dc01      	bgt.n	800759e <SX1276LoRaSetRFPower+0x4e>
            {
                power = 5;
 800759a:	2305      	movs	r3, #5
 800759c:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 20 )
 800759e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075a2:	2b14      	cmp	r3, #20
 80075a4:	dd01      	ble.n	80075aa <SX1276LoRaSetRFPower+0x5a>
            {
                power = 20;
 80075a6:	2314      	movs	r3, #20
 80075a8:	71fb      	strb	r3, [r7, #7]
            }
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 80075aa:	4b40      	ldr	r3, [pc, #256]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	7a5a      	ldrb	r2, [r3, #9]
 80075b0:	4b3e      	ldr	r3, [pc, #248]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 80075b8:	b2d2      	uxtb	r2, r2
 80075ba:	725a      	strb	r2, [r3, #9]
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 80075bc:	4b3b      	ldr	r3, [pc, #236]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	7a5b      	ldrb	r3, [r3, #9]
 80075c2:	b25b      	sxtb	r3, r3
 80075c4:	f023 030f 	bic.w	r3, r3, #15
 80075c8:	b25a      	sxtb	r2, r3
 80075ca:	79fb      	ldrb	r3, [r7, #7]
 80075cc:	3b05      	subs	r3, #5
 80075ce:	b2db      	uxtb	r3, r3
 80075d0:	b25b      	sxtb	r3, r3
 80075d2:	f003 030f 	and.w	r3, r3, #15
 80075d6:	b25b      	sxtb	r3, r3
 80075d8:	4313      	orrs	r3, r2
 80075da:	b25a      	sxtb	r2, r3
 80075dc:	4b33      	ldr	r3, [pc, #204]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	b2d2      	uxtb	r2, r2
 80075e2:	725a      	strb	r2, [r3, #9]
 80075e4:	e053      	b.n	800768e <SX1276LoRaSetRFPower+0x13e>
        }
        else
        {
            if( power < 2 )
 80075e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	dc01      	bgt.n	80075f2 <SX1276LoRaSetRFPower+0xa2>
            {
                power = 2;
 80075ee:	2302      	movs	r3, #2
 80075f0:	71fb      	strb	r3, [r7, #7]
            }
            if( power > 17 )
 80075f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80075f6:	2b11      	cmp	r3, #17
 80075f8:	dd01      	ble.n	80075fe <SX1276LoRaSetRFPower+0xae>
            {
                power = 17;
 80075fa:	2311      	movs	r3, #17
 80075fc:	71fb      	strb	r3, [r7, #7]
            }
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 80075fe:	4b2b      	ldr	r3, [pc, #172]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	7a5a      	ldrb	r2, [r3, #9]
 8007604:	4b29      	ldr	r3, [pc, #164]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 800760c:	b2d2      	uxtb	r2, r2
 800760e:	725a      	strb	r2, [r3, #9]
            SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8007610:	4b26      	ldr	r3, [pc, #152]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	7a5b      	ldrb	r3, [r3, #9]
 8007616:	b25b      	sxtb	r3, r3
 8007618:	f023 030f 	bic.w	r3, r3, #15
 800761c:	b25a      	sxtb	r2, r3
 800761e:	79fb      	ldrb	r3, [r7, #7]
 8007620:	3b02      	subs	r3, #2
 8007622:	b2db      	uxtb	r3, r3
 8007624:	b25b      	sxtb	r3, r3
 8007626:	f003 030f 	and.w	r3, r3, #15
 800762a:	b25b      	sxtb	r3, r3
 800762c:	4313      	orrs	r3, r2
 800762e:	b25a      	sxtb	r2, r3
 8007630:	4b1e      	ldr	r3, [pc, #120]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	b2d2      	uxtb	r2, r2
 8007636:	725a      	strb	r2, [r3, #9]
 8007638:	e029      	b.n	800768e <SX1276LoRaSetRFPower+0x13e>
        }
    }
    else
    {
        if( power < -1 )
 800763a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800763e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007642:	da01      	bge.n	8007648 <SX1276LoRaSetRFPower+0xf8>
        {
            power = -1;
 8007644:	23ff      	movs	r3, #255	@ 0xff
 8007646:	71fb      	strb	r3, [r7, #7]
        }
        if( power > 14 )
 8007648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800764c:	2b0e      	cmp	r3, #14
 800764e:	dd01      	ble.n	8007654 <SX1276LoRaSetRFPower+0x104>
        {
            power = 14;
 8007650:	230e      	movs	r3, #14
 8007652:	71fb      	strb	r3, [r7, #7]
        }
        SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_MAX_POWER_MASK ) | 0x70;
 8007654:	4b15      	ldr	r3, [pc, #84]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	7a5a      	ldrb	r2, [r3, #9]
 800765a:	4b14      	ldr	r3, [pc, #80]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f042 0270 	orr.w	r2, r2, #112	@ 0x70
 8007662:	b2d2      	uxtb	r2, r2
 8007664:	725a      	strb	r2, [r3, #9]
        SX1276LR->RegPaConfig = ( SX1276LR->RegPaConfig & RFLR_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 8007666:	4b11      	ldr	r3, [pc, #68]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	7a5b      	ldrb	r3, [r3, #9]
 800766c:	b25b      	sxtb	r3, r3
 800766e:	f023 030f 	bic.w	r3, r3, #15
 8007672:	b25a      	sxtb	r2, r3
 8007674:	79fb      	ldrb	r3, [r7, #7]
 8007676:	3301      	adds	r3, #1
 8007678:	b2db      	uxtb	r3, r3
 800767a:	b25b      	sxtb	r3, r3
 800767c:	f003 030f 	and.w	r3, r3, #15
 8007680:	b25b      	sxtb	r3, r3
 8007682:	4313      	orrs	r3, r2
 8007684:	b25a      	sxtb	r2, r3
 8007686:	4b09      	ldr	r3, [pc, #36]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	b2d2      	uxtb	r2, r2
 800768c:	725a      	strb	r2, [r3, #9]
    }
    SX1276Write( REG_LR_PACONFIG, SX1276LR->RegPaConfig );
 800768e:	4b07      	ldr	r3, [pc, #28]	@ (80076ac <SX1276LoRaSetRFPower+0x15c>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	7a5b      	ldrb	r3, [r3, #9]
 8007694:	4619      	mov	r1, r3
 8007696:	2009      	movs	r0, #9
 8007698:	f7ff fca2 	bl	8006fe0 <SX1276Write>
    LoRaSettings.Power = power;
 800769c:	4a04      	ldr	r2, [pc, #16]	@ (80076b0 <SX1276LoRaSetRFPower+0x160>)
 800769e:	79fb      	ldrb	r3, [r7, #7]
 80076a0:	7113      	strb	r3, [r2, #4]
}
 80076a2:	bf00      	nop
 80076a4:	3708      	adds	r7, #8
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	20000660 	.word	0x20000660
 80076b0:	20000010 	.word	0x20000010

080076b4 <SX1276LoRaInit>:
 * PacketTimeout Stores the Rx window time value for packet reception
 */
//static uint32_t PacketTimeout;

void SX1276LoRaInit( void )
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	af00      	add	r7, sp, #0
    RFLRState = RFLR_STATE_IDLE;
 80076b8:	4b30      	ldr	r3, [pc, #192]	@ (800777c <SX1276LoRaInit+0xc8>)
 80076ba:	2200      	movs	r2, #0
 80076bc:	701a      	strb	r2, [r3, #0]
//    SX1276LR->RegOpMode = RFLR_OPMODE_SLEEP;


    SX1276LoRaSetDefaults( );
 80076be:	f000 f867 	bl	8007790 <SX1276LoRaSetDefaults>

    SX1276ReadBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 80076c2:	4b2f      	ldr	r3, [pc, #188]	@ (8007780 <SX1276LoRaInit+0xcc>)
 80076c4:	226f      	movs	r2, #111	@ 0x6f
 80076c6:	4619      	mov	r1, r3
 80076c8:	2001      	movs	r0, #1
 80076ca:	f7ff fcc5 	bl	8007058 <SX1276ReadBuffer>

    SX1276LR->RegLna = RFLR_LNA_GAIN_G1;
 80076ce:	4b2d      	ldr	r3, [pc, #180]	@ (8007784 <SX1276LoRaInit+0xd0>)
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	2220      	movs	r2, #32
 80076d4:	731a      	strb	r2, [r3, #12]
//    RegLna=0b100000 = Maximum amplifier gain
    SX1276WriteBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 80076d6:	4b2a      	ldr	r3, [pc, #168]	@ (8007780 <SX1276LoRaInit+0xcc>)
 80076d8:	226f      	movs	r2, #111	@ 0x6f
 80076da:	4619      	mov	r1, r3
 80076dc:	2001      	movs	r0, #1
 80076de:	f7ff fc91 	bl	8007004 <SX1276WriteBuffer>

    // set the RF settings
    SX1276LoRaSetRFFrequency( LoRaSettings.RFFrequency );
 80076e2:	4b29      	ldr	r3, [pc, #164]	@ (8007788 <SX1276LoRaInit+0xd4>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4618      	mov	r0, r3
 80076e8:	f7ff fcf2 	bl	80070d0 <SX1276LoRaSetRFFrequency>

    // SF6 only operates in implicit header mode.
    SX1276LoRaSetSpreadingFactor( LoRaSettings.SpreadingFactor );
 80076ec:	4b26      	ldr	r3, [pc, #152]	@ (8007788 <SX1276LoRaInit+0xd4>)
 80076ee:	799b      	ldrb	r3, [r3, #6]
 80076f0:	4618      	mov	r0, r3
 80076f2:	f7ff fd29 	bl	8007148 <SX1276LoRaSetSpreadingFactor>
    SX1276LoRaSetErrorCoding( LoRaSettings.ErrorCoding );
 80076f6:	4b24      	ldr	r3, [pc, #144]	@ (8007788 <SX1276LoRaInit+0xd4>)
 80076f8:	79db      	ldrb	r3, [r3, #7]
 80076fa:	4618      	mov	r0, r3
 80076fc:	f7ff fd94 	bl	8007228 <SX1276LoRaSetErrorCoding>
    SX1276LoRaSetPacketCrcOn( LoRaSettings.CrcOn );
 8007700:	4b21      	ldr	r3, [pc, #132]	@ (8007788 <SX1276LoRaInit+0xd4>)
 8007702:	7a1b      	ldrb	r3, [r3, #8]
 8007704:	4618      	mov	r0, r3
 8007706:	f7ff fdbd 	bl	8007284 <SX1276LoRaSetPacketCrcOn>
    SX1276LoRaSetSignalBandwidth( LoRaSettings.SignalBw );
 800770a:	4b1f      	ldr	r3, [pc, #124]	@ (8007788 <SX1276LoRaInit+0xd4>)
 800770c:	795b      	ldrb	r3, [r3, #5]
 800770e:	4618      	mov	r0, r3
 8007710:	f7ff fde6 	bl	80072e0 <SX1276LoRaSetSignalBandwidth>

    SX1276LoRaSetImplicitHeaderOn( LoRaSettings.ImplicitHeaderOn );
 8007714:	4b1c      	ldr	r3, [pc, #112]	@ (8007788 <SX1276LoRaInit+0xd4>)
 8007716:	7a5b      	ldrb	r3, [r3, #9]
 8007718:	4618      	mov	r0, r3
 800771a:	f7ff fe0f 	bl	800733c <SX1276LoRaSetImplicitHeaderOn>
    SX1276LoRaSetSymbTimeout( 0x3FF );
 800771e:	f240 30ff 	movw	r0, #1023	@ 0x3ff
 8007722:	f7ff fe39 	bl	8007398 <SX1276LoRaSetSymbTimeout>
    SX1276LoRaSetPayloadLength( LoRaSettings.PayloadLength );
 8007726:	4b18      	ldr	r3, [pc, #96]	@ (8007788 <SX1276LoRaInit+0xd4>)
 8007728:	7e1b      	ldrb	r3, [r3, #24]
 800772a:	4618      	mov	r0, r3
 800772c:	f7ff fe68 	bl	8007400 <SX1276LoRaSetPayloadLength>
    SX1276LoRaSetLowDatarateOptimize( true );
 8007730:	2001      	movs	r0, #1
 8007732:	f7ff fe83 	bl	800743c <SX1276LoRaSetLowDatarateOptimize>

    if( LoRaSettings.RFFrequency > 860000000 )
 8007736:	4b14      	ldr	r3, [pc, #80]	@ (8007788 <SX1276LoRaInit+0xd4>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	4a14      	ldr	r2, [pc, #80]	@ (800778c <SX1276LoRaInit+0xd8>)
 800773c:	4293      	cmp	r3, r2
 800773e:	d90f      	bls.n	8007760 <SX1276LoRaInit+0xac>
    {
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_RFO );
 8007740:	2000      	movs	r0, #0
 8007742:	f7ff fea7 	bl	8007494 <SX1276LoRaSetPAOutput>
        SX1276LoRaSetPa20dBm( false );
 8007746:	2000      	movs	r0, #0
 8007748:	f7ff fecc 	bl	80074e4 <SX1276LoRaSetPa20dBm>
        LoRaSettings.Power = 14;
 800774c:	4b0e      	ldr	r3, [pc, #56]	@ (8007788 <SX1276LoRaInit+0xd4>)
 800774e:	220e      	movs	r2, #14
 8007750:	711a      	strb	r2, [r3, #4]
        SX1276LoRaSetRFPower( LoRaSettings.Power );
 8007752:	4b0d      	ldr	r3, [pc, #52]	@ (8007788 <SX1276LoRaInit+0xd4>)
 8007754:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8007758:	4618      	mov	r0, r3
 800775a:	f7ff fef9 	bl	8007550 <SX1276LoRaSetRFPower>
 800775e:	e008      	b.n	8007772 <SX1276LoRaInit+0xbe>
#ifdef MoskitoV01
        SX1276LoRaSetPAOutput( RFLR_PACONFIG_PASELECT_PABOOST );
#endif
        //true Power limited to +20dBm
//       SX1276LoRaSetPa20dBm( true );
        SX1276LoRaSetPa20dBm( false );
 8007760:	2000      	movs	r0, #0
 8007762:	f7ff febf 	bl	80074e4 <SX1276LoRaSetPa20dBm>
//        LoRaSettings.Power = 5;
//        LoRaSettings.Power = 17;
        SX1276LoRaSetRFPower( LoRaSettings.Power );
 8007766:	4b08      	ldr	r3, [pc, #32]	@ (8007788 <SX1276LoRaInit+0xd4>)
 8007768:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800776c:	4618      	mov	r0, r3
 800776e:	f7ff feef 	bl	8007550 <SX1276LoRaSetRFPower>
    }
    SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 8007772:	2001      	movs	r0, #1
 8007774:	f000 f8aa 	bl	80078cc <SX1276LoRaSetOpMode>
}
 8007778:	bf00      	nop
 800777a:	bd80      	pop	{r7, pc}
 800777c:	20000664 	.word	0x20000664
 8007780:	20000669 	.word	0x20000669
 8007784:	20000660 	.word	0x20000660
 8007788:	20000010 	.word	0x20000010
 800778c:	33428f00 	.word	0x33428f00

08007790 <SX1276LoRaSetDefaults>:

void SX1276LoRaSetDefaults( void )
{
 8007790:	b580      	push	{r7, lr}
 8007792:	af00      	add	r7, sp, #0
    // REMARK: See SX1276 datasheet for modified default values.
	SX1276Read( REG_LR_VERSION, &SX1276LR->RegVersion ); //old version
 8007794:	4b04      	ldr	r3, [pc, #16]	@ (80077a8 <SX1276LoRaSetDefaults+0x18>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	333f      	adds	r3, #63	@ 0x3f
 800779a:	4619      	mov	r1, r3
 800779c:	2042      	movs	r0, #66	@ 0x42
 800779e:	f7ff fc85 	bl	80070ac <SX1276Read>
//    SX1276Read( REG_LR_VERSION, SX1276LR->RegVersion );
}
 80077a2:	bf00      	nop
 80077a4:	bd80      	pop	{r7, pc}
 80077a6:	bf00      	nop
 80077a8:	20000660 	.word	0x20000660

080077ac <SX1276Init>:

static bool LoRaOn = false;
static bool LoRaOnState = false;

void SX1276Init( void )
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	af00      	add	r7, sp, #0
    // Initialize FSK and LoRa registers structure

    SX1276LR = ( tSX1276LR* )SX1276Regs;
 80077b0:	4b08      	ldr	r3, [pc, #32]	@ (80077d4 <SX1276Init+0x28>)
 80077b2:	4a09      	ldr	r2, [pc, #36]	@ (80077d8 <SX1276Init+0x2c>)
 80077b4:	601a      	str	r2, [r3, #0]

    SX1276Reset( );
 80077b6:	f000 f813 	bl	80077e0 <SX1276Reset>

    LoRaOn = true;
 80077ba:	4b08      	ldr	r3, [pc, #32]	@ (80077dc <SX1276Init+0x30>)
 80077bc:	2201      	movs	r2, #1
 80077be:	701a      	strb	r2, [r3, #0]
    SX1276SetLoRaOn( LoRaOn );
 80077c0:	4b06      	ldr	r3, [pc, #24]	@ (80077dc <SX1276Init+0x30>)
 80077c2:	781b      	ldrb	r3, [r3, #0]
 80077c4:	4618      	mov	r0, r3
 80077c6:	f000 f81b 	bl	8007800 <SX1276SetLoRaOn>
    // Initialize LoRa modem
    SX1276LoRaInit( );
 80077ca:	f7ff ff73 	bl	80076b4 <SX1276LoRaInit>
//    HAL_Delay(200);
}
 80077ce:	bf00      	nop
 80077d0:	bd80      	pop	{r7, pc}
 80077d2:	bf00      	nop
 80077d4:	20000660 	.word	0x20000660
 80077d8:	20000668 	.word	0x20000668
 80077dc:	200006d8 	.word	0x200006d8

080077e0 <SX1276Reset>:

void SX1276Reset( void )
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	af00      	add	r7, sp, #0
    SX1276SetReset( RADIO_RESET_ON );
 80077e4:	2001      	movs	r0, #1
 80077e6:	f7ff fbe1 	bl	8006fac <SX1276SetReset>

    HAL_Delay(100);
 80077ea:	2064      	movs	r0, #100	@ 0x64
 80077ec:	f7fb f8fa 	bl	80029e4 <HAL_Delay>

    SX1276SetReset( RADIO_RESET_OFF );
 80077f0:	2000      	movs	r0, #0
 80077f2:	f7ff fbdb 	bl	8006fac <SX1276SetReset>

    HAL_Delay(100);
 80077f6:	2064      	movs	r0, #100	@ 0x64
 80077f8:	f7fb f8f4 	bl	80029e4 <HAL_Delay>
}
 80077fc:	bf00      	nop
 80077fe:	bd80      	pop	{r7, pc}

08007800 <SX1276SetLoRaOn>:

void SX1276SetLoRaOn( bool enable )
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b082      	sub	sp, #8
 8007804:	af00      	add	r7, sp, #0
 8007806:	4603      	mov	r3, r0
 8007808:	71fb      	strb	r3, [r7, #7]
//    if( LoRaOnState == enable )
//    {
//        return;
//    }
    LoRaOnState = enable;
 800780a:	4a2c      	ldr	r2, [pc, #176]	@ (80078bc <SX1276SetLoRaOn+0xbc>)
 800780c:	79fb      	ldrb	r3, [r7, #7]
 800780e:	7013      	strb	r3, [r2, #0]
    LoRaOn = enable;
 8007810:	4a2b      	ldr	r2, [pc, #172]	@ (80078c0 <SX1276SetLoRaOn+0xc0>)
 8007812:	79fb      	ldrb	r3, [r7, #7]
 8007814:	7013      	strb	r3, [r2, #0]

    if( LoRaOn == true )
 8007816:	4b2a      	ldr	r3, [pc, #168]	@ (80078c0 <SX1276SetLoRaOn+0xc0>)
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d02e      	beq.n	800787c <SX1276SetLoRaOn+0x7c>
    {
        SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
 800781e:	2000      	movs	r0, #0
 8007820:	f000 f854 	bl	80078cc <SX1276LoRaSetOpMode>

        SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON;
 8007824:	4b27      	ldr	r3, [pc, #156]	@ (80078c4 <SX1276SetLoRaOn+0xc4>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	785a      	ldrb	r2, [r3, #1]
 800782a:	4b26      	ldr	r3, [pc, #152]	@ (80078c4 <SX1276SetLoRaOn+0xc4>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007832:	b2d2      	uxtb	r2, r2
 8007834:	705a      	strb	r2, [r3, #1]
        //RegOpMode = 0b10000000  (LoRa mode and sleep)
        SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 8007836:	4b23      	ldr	r3, [pc, #140]	@ (80078c4 <SX1276SetLoRaOn+0xc4>)
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	785b      	ldrb	r3, [r3, #1]
 800783c:	4619      	mov	r1, r3
 800783e:	2001      	movs	r0, #1
 8007840:	f7ff fbce 	bl	8006fe0 <SX1276Write>
        //RegOpmode =0b10000001 (LoRa mode and waiting)
        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 8007844:	2001      	movs	r0, #1
 8007846:	f000 f841 	bl	80078cc <SX1276LoRaSetOpMode>
                                        // RxDone               RxTimeout                   FhssChangeChannel           CadDone
        SX1276LR->RegDioMapping1 = RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO1_00 | RFLR_DIOMAPPING1_DIO2_00 | RFLR_DIOMAPPING1_DIO3_00;
 800784a:	4b1e      	ldr	r3, [pc, #120]	@ (80078c4 <SX1276SetLoRaOn+0xc4>)
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	2200      	movs	r2, #0
 8007850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
                                        // CadDetected          ModeReady
        SX1276LR->RegDioMapping2 = RFLR_DIOMAPPING2_DIO4_00 | RFLR_DIOMAPPING2_DIO5_00;
 8007854:	4b1b      	ldr	r3, [pc, #108]	@ (80078c4 <SX1276SetLoRaOn+0xc4>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2200      	movs	r2, #0
 800785a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
//        RegDioMapping1  2 = 0b0
        SX1276WriteBuffer( REG_LR_DIOMAPPING1, &SX1276LR->RegDioMapping1, 2 );
 800785e:	4b19      	ldr	r3, [pc, #100]	@ (80078c4 <SX1276SetLoRaOn+0xc4>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	333d      	adds	r3, #61	@ 0x3d
 8007864:	2202      	movs	r2, #2
 8007866:	4619      	mov	r1, r3
 8007868:	2040      	movs	r0, #64	@ 0x40
 800786a:	f7ff fbcb 	bl	8007004 <SX1276WriteBuffer>
// 		here everything is read from memory LoRa but at the same time garbage is written there.
        SX1276ReadBuffer( REG_LR_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 800786e:	4b16      	ldr	r3, [pc, #88]	@ (80078c8 <SX1276SetLoRaOn+0xc8>)
 8007870:	226f      	movs	r2, #111	@ 0x6f
 8007872:	4619      	mov	r1, r3
 8007874:	2001      	movs	r0, #1
 8007876:	f7ff fbef 	bl	8007058 <SX1276ReadBuffer>

        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );

        SX1276ReadBuffer( REG_OPMODE, SX1276Regs + 1, 0x70 - 1 );
    }
}
 800787a:	e01b      	b.n	80078b4 <SX1276SetLoRaOn+0xb4>
        SX1276LoRaSetOpMode( RFLR_OPMODE_SLEEP );
 800787c:	2000      	movs	r0, #0
 800787e:	f000 f825 	bl	80078cc <SX1276LoRaSetOpMode>
        SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF;
 8007882:	4b10      	ldr	r3, [pc, #64]	@ (80078c4 <SX1276SetLoRaOn+0xc4>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	785a      	ldrb	r2, [r3, #1]
 8007888:	4b0e      	ldr	r3, [pc, #56]	@ (80078c4 <SX1276SetLoRaOn+0xc4>)
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007890:	b2d2      	uxtb	r2, r2
 8007892:	705a      	strb	r2, [r3, #1]
        SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 8007894:	4b0b      	ldr	r3, [pc, #44]	@ (80078c4 <SX1276SetLoRaOn+0xc4>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	785b      	ldrb	r3, [r3, #1]
 800789a:	4619      	mov	r1, r3
 800789c:	2001      	movs	r0, #1
 800789e:	f7ff fb9f 	bl	8006fe0 <SX1276Write>
        SX1276LoRaSetOpMode( RFLR_OPMODE_STANDBY );
 80078a2:	2001      	movs	r0, #1
 80078a4:	f000 f812 	bl	80078cc <SX1276LoRaSetOpMode>
        SX1276ReadBuffer( REG_OPMODE, SX1276Regs + 1, 0x70 - 1 );
 80078a8:	4b07      	ldr	r3, [pc, #28]	@ (80078c8 <SX1276SetLoRaOn+0xc8>)
 80078aa:	226f      	movs	r2, #111	@ 0x6f
 80078ac:	4619      	mov	r1, r3
 80078ae:	2001      	movs	r0, #1
 80078b0:	f7ff fbd2 	bl	8007058 <SX1276ReadBuffer>
}
 80078b4:	bf00      	nop
 80078b6:	3708      	adds	r7, #8
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}
 80078bc:	200006d9 	.word	0x200006d9
 80078c0:	200006d8 	.word	0x200006d8
 80078c4:	20000660 	.word	0x20000660
 80078c8:	20000669 	.word	0x20000669

080078cc <SX1276LoRaSetOpMode>:

void SX1276LoRaSetOpMode( uint8_t opMode )
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b084      	sub	sp, #16
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	4603      	mov	r3, r0
 80078d4:	71fb      	strb	r3, [r7, #7]
    static uint8_t opModePrev = RFLR_OPMODE_STANDBY;
    static bool antennaSwitchTxOnPrev = true;
    bool antennaSwitchTxOn = false;
 80078d6:	2300      	movs	r3, #0
 80078d8:	73fb      	strb	r3, [r7, #15]

    opModePrev = SX1276LR->RegOpMode & ~RFLR_OPMODE_MASK;
 80078da:	4b1b      	ldr	r3, [pc, #108]	@ (8007948 <SX1276LoRaSetOpMode+0x7c>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	785b      	ldrb	r3, [r3, #1]
 80078e0:	f003 0307 	and.w	r3, r3, #7
 80078e4:	b2da      	uxtb	r2, r3
 80078e6:	4b19      	ldr	r3, [pc, #100]	@ (800794c <SX1276LoRaSetOpMode+0x80>)
 80078e8:	701a      	strb	r2, [r3, #0]

    if( opMode != opModePrev )
 80078ea:	4b18      	ldr	r3, [pc, #96]	@ (800794c <SX1276LoRaSetOpMode+0x80>)
 80078ec:	781b      	ldrb	r3, [r3, #0]
 80078ee:	79fa      	ldrb	r2, [r7, #7]
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d00f      	beq.n	8007914 <SX1276LoRaSetOpMode+0x48>
    {
        if( opMode == RFLR_OPMODE_TRANSMITTER )
 80078f4:	79fb      	ldrb	r3, [r7, #7]
 80078f6:	2b03      	cmp	r3, #3
 80078f8:	d102      	bne.n	8007900 <SX1276LoRaSetOpMode+0x34>
        {
            antennaSwitchTxOn = true;
 80078fa:	2301      	movs	r3, #1
 80078fc:	73fb      	strb	r3, [r7, #15]
 80078fe:	e001      	b.n	8007904 <SX1276LoRaSetOpMode+0x38>
        }
        else
        {
            antennaSwitchTxOn = false;
 8007900:	2300      	movs	r3, #0
 8007902:	73fb      	strb	r3, [r7, #15]
        }
        if( antennaSwitchTxOn != antennaSwitchTxOnPrev )
 8007904:	4b12      	ldr	r3, [pc, #72]	@ (8007950 <SX1276LoRaSetOpMode+0x84>)
 8007906:	781b      	ldrb	r3, [r3, #0]
 8007908:	7bfa      	ldrb	r2, [r7, #15]
 800790a:	429a      	cmp	r2, r3
 800790c:	d002      	beq.n	8007914 <SX1276LoRaSetOpMode+0x48>
        {
            antennaSwitchTxOnPrev = antennaSwitchTxOn;
 800790e:	4a10      	ldr	r2, [pc, #64]	@ (8007950 <SX1276LoRaSetOpMode+0x84>)
 8007910:	7bfb      	ldrb	r3, [r7, #15]
 8007912:	7013      	strb	r3, [r2, #0]
            RXTX( antennaSwitchTxOn ); // Antenna switch control
			#endif

        }
    }
    SX1276LR->RegOpMode = ( SX1276LR->RegOpMode & RFLR_OPMODE_MASK ) | opMode;
 8007914:	4b0c      	ldr	r3, [pc, #48]	@ (8007948 <SX1276LoRaSetOpMode+0x7c>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	785b      	ldrb	r3, [r3, #1]
 800791a:	b25b      	sxtb	r3, r3
 800791c:	f023 0307 	bic.w	r3, r3, #7
 8007920:	b25a      	sxtb	r2, r3
 8007922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007926:	4313      	orrs	r3, r2
 8007928:	b25a      	sxtb	r2, r3
 800792a:	4b07      	ldr	r3, [pc, #28]	@ (8007948 <SX1276LoRaSetOpMode+0x7c>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	b2d2      	uxtb	r2, r2
 8007930:	705a      	strb	r2, [r3, #1]

    SX1276Write( REG_LR_OPMODE, SX1276LR->RegOpMode );
 8007932:	4b05      	ldr	r3, [pc, #20]	@ (8007948 <SX1276LoRaSetOpMode+0x7c>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	785b      	ldrb	r3, [r3, #1]
 8007938:	4619      	mov	r1, r3
 800793a:	2001      	movs	r0, #1
 800793c:	f7ff fb50 	bl	8006fe0 <SX1276Write>
}
 8007940:	bf00      	nop
 8007942:	3710      	adds	r7, #16
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}
 8007948:	20000660 	.word	0x20000660
 800794c:	2000002c 	.word	0x2000002c
 8007950:	2000002d 	.word	0x2000002d

08007954 <ServoStartInit>:
 *
 * -   0  .
 * -  .
 */

void ServoStartInit(TIM_HandleTypeDef *htim, uint32_t Channel){
 8007954:	b580      	push	{r7, lr}
 8007956:	b082      	sub	sp, #8
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
 800795c:	6039      	str	r1, [r7, #0]
	switch (Channel){
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	2b0c      	cmp	r3, #12
 8007962:	d831      	bhi.n	80079c8 <ServoStartInit+0x74>
 8007964:	a201      	add	r2, pc, #4	@ (adr r2, 800796c <ServoStartInit+0x18>)
 8007966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800796a:	bf00      	nop
 800796c:	080079a1 	.word	0x080079a1
 8007970:	080079c9 	.word	0x080079c9
 8007974:	080079c9 	.word	0x080079c9
 8007978:	080079c9 	.word	0x080079c9
 800797c:	080079ab 	.word	0x080079ab
 8007980:	080079c9 	.word	0x080079c9
 8007984:	080079c9 	.word	0x080079c9
 8007988:	080079c9 	.word	0x080079c9
 800798c:	080079b5 	.word	0x080079b5
 8007990:	080079c9 	.word	0x080079c9
 8007994:	080079c9 	.word	0x080079c9
 8007998:	080079c9 	.word	0x080079c9
 800799c:	080079bf 	.word	0x080079bf
		case TIM_CHANNEL_1 : {
			htim->Instance->CCR1 = SERV_ZERO;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f241 02fe 	movw	r2, #4350	@ 0x10fe
 80079a8:	635a      	str	r2, [r3, #52]	@ 0x34
		}
		case TIM_CHANNEL_2 : {
			htim->Instance->CCR2 = SERV_ZERO;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f241 02fe 	movw	r2, #4350	@ 0x10fe
 80079b2:	639a      	str	r2, [r3, #56]	@ 0x38
		}
		case TIM_CHANNEL_3 : {
			htim->Instance->CCR3 = SERV_ZERO;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f241 02fe 	movw	r2, #4350	@ 0x10fe
 80079bc:	63da      	str	r2, [r3, #60]	@ 0x3c
		}
		case TIM_CHANNEL_4 : {
			htim->Instance->CCR4 = SERV_ZERO;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f241 02fe 	movw	r2, #4350	@ 0x10fe
 80079c6:	641a      	str	r2, [r3, #64]	@ 0x40
		}
	}
	HAL_TIM_PWM_Start(htim, Channel);
 80079c8:	6839      	ldr	r1, [r7, #0]
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f7fd fe18 	bl	8005600 <HAL_TIM_PWM_Start>
}
 80079d0:	bf00      	nop
 80079d2:	3708      	adds	r7, #8
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <ServRot>:
* - servo structure address
* - channel number
* - control command.
 *
 */
void ServRot(TIM_HandleTypeDef *htim, uint32_t Channel, int8_t TurnNum){
 80079d8:	b480      	push	{r7}
 80079da:	b087      	sub	sp, #28
 80079dc:	af00      	add	r7, sp, #0
 80079de:	60f8      	str	r0, [r7, #12]
 80079e0:	60b9      	str	r1, [r7, #8]
 80079e2:	4613      	mov	r3, r2
 80079e4:	71fb      	strb	r3, [r7, #7]
	int32_t ServoNumber = SERV_ZERO;
 80079e6:	f241 03fe 	movw	r3, #4350	@ 0x10fe
 80079ea:	617b      	str	r3, [r7, #20]
	ServoNumber = SERV_ZERO+(TurnNum*SERV_PITCH);
 80079ec:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80079f0:	4613      	mov	r3, r2
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	4413      	add	r3, r2
 80079f6:	009a      	lsls	r2, r3, #2
 80079f8:	4413      	add	r3, r2
 80079fa:	f503 5387 	add.w	r3, r3, #4320	@ 0x10e0
 80079fe:	331e      	adds	r3, #30
 8007a00:	617b      	str	r3, [r7, #20]
	switch (Channel){
 8007a02:	68bb      	ldr	r3, [r7, #8]
 8007a04:	2b0c      	cmp	r3, #12
 8007a06:	d831      	bhi.n	8007a6c <ServRot+0x94>
 8007a08:	a201      	add	r2, pc, #4	@ (adr r2, 8007a10 <ServRot+0x38>)
 8007a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a0e:	bf00      	nop
 8007a10:	08007a45 	.word	0x08007a45
 8007a14:	08007a6d 	.word	0x08007a6d
 8007a18:	08007a6d 	.word	0x08007a6d
 8007a1c:	08007a6d 	.word	0x08007a6d
 8007a20:	08007a4f 	.word	0x08007a4f
 8007a24:	08007a6d 	.word	0x08007a6d
 8007a28:	08007a6d 	.word	0x08007a6d
 8007a2c:	08007a6d 	.word	0x08007a6d
 8007a30:	08007a59 	.word	0x08007a59
 8007a34:	08007a6d 	.word	0x08007a6d
 8007a38:	08007a6d 	.word	0x08007a6d
 8007a3c:	08007a6d 	.word	0x08007a6d
 8007a40:	08007a63 	.word	0x08007a63
			case TIM_CHANNEL_1 : {
				htim->Instance->CCR1 = ServoNumber;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	697a      	ldr	r2, [r7, #20]
 8007a4a:	635a      	str	r2, [r3, #52]	@ 0x34
				break;
 8007a4c:	e00e      	b.n	8007a6c <ServRot+0x94>
			}
			case TIM_CHANNEL_2 : {
				htim->Instance->CCR2 = ServoNumber;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	697a      	ldr	r2, [r7, #20]
 8007a54:	639a      	str	r2, [r3, #56]	@ 0x38
				break;
 8007a56:	e009      	b.n	8007a6c <ServRot+0x94>
			}
			case TIM_CHANNEL_3 : {
				htim->Instance->CCR3 = ServoNumber;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	697a      	ldr	r2, [r7, #20]
 8007a5e:	63da      	str	r2, [r3, #60]	@ 0x3c
				break;
 8007a60:	e004      	b.n	8007a6c <ServRot+0x94>
			}
			case TIM_CHANNEL_4 : {
				htim->Instance->CCR4 = ServoNumber;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	697a      	ldr	r2, [r7, #20]
 8007a68:	641a      	str	r2, [r3, #64]	@ 0x40
				break;
 8007a6a:	bf00      	nop
			}
		}
}
 8007a6c:	bf00      	nop
 8007a6e:	371c      	adds	r7, #28
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bc80      	pop	{r7}
 8007a74:	4770      	bx	lr
 8007a76:	bf00      	nop

08007a78 <HAL_UART_RxCpltCallback>:


/*
 * The task writes bytes received from the console to the queue
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
	if(huart!= NULL){
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d00f      	beq.n	8007aa6 <HAL_UART_RxCpltCallback+0x2e>
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8007a86:	2300      	movs	r3, #0
 8007a88:	60fb      	str	r3, [r7, #12]
		xQueueSendFromISR(UART_Rx_QueHandle,&CharUartRX, &xHigherPriorityTaskWoken);
 8007a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8007ab8 <HAL_UART_RxCpltCallback+0x40>)
 8007a8c:	6818      	ldr	r0, [r3, #0]
 8007a8e:	f107 020c 	add.w	r2, r7, #12
 8007a92:	2300      	movs	r3, #0
 8007a94:	4909      	ldr	r1, [pc, #36]	@ (8007abc <HAL_UART_RxCpltCallback+0x44>)
 8007a96:	f000 fe17 	bl	80086c8 <xQueueGenericSendFromISR>

		HAL_UART_Receive_IT(huart, &CharUartRX, 1);
 8007a9a:	2201      	movs	r2, #1
 8007a9c:	4907      	ldr	r1, [pc, #28]	@ (8007abc <HAL_UART_RxCpltCallback+0x44>)
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f7fe fc66 	bl	8006370 <HAL_UART_Receive_IT>
	else{
		HAL_UART_Receive_IT(&huart1, &CharUartRX, 1);
	}
	// commented, assuming the context doesn't need to be changed. I'll wait for the tick.
//	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}
 8007aa4:	e004      	b.n	8007ab0 <HAL_UART_RxCpltCallback+0x38>
		HAL_UART_Receive_IT(&huart1, &CharUartRX, 1);
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	4904      	ldr	r1, [pc, #16]	@ (8007abc <HAL_UART_RxCpltCallback+0x44>)
 8007aaa:	4805      	ldr	r0, [pc, #20]	@ (8007ac0 <HAL_UART_RxCpltCallback+0x48>)
 8007aac:	f7fe fc60 	bl	8006370 <HAL_UART_Receive_IT>
}
 8007ab0:	bf00      	nop
 8007ab2:	3710      	adds	r7, #16
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}
 8007ab8:	200005d0 	.word	0x200005d0
 8007abc:	200006da 	.word	0x200006da
 8007ac0:	20000568 	.word	0x20000568

08007ac4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b085      	sub	sp, #20
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	4603      	mov	r3, r0
 8007acc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007ad2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007ad6:	2b84      	cmp	r3, #132	@ 0x84
 8007ad8:	d005      	beq.n	8007ae6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007ada:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	4413      	add	r3, r2
 8007ae2:	3303      	adds	r3, #3
 8007ae4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3714      	adds	r7, #20
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bc80      	pop	{r7}
 8007af0:	4770      	bx	lr

08007af2 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8007af2:	b480      	push	{r7}
 8007af4:	b083      	sub	sp, #12
 8007af6:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007af8:	f3ef 8305 	mrs	r3, IPSR
 8007afc:	607b      	str	r3, [r7, #4]
  return(result);
 8007afe:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	bf14      	ite	ne
 8007b04:	2301      	movne	r3, #1
 8007b06:	2300      	moveq	r3, #0
 8007b08:	b2db      	uxtb	r3, r3
}
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	370c      	adds	r7, #12
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bc80      	pop	{r7}
 8007b12:	4770      	bx	lr

08007b14 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007b18:	f001 fbae 	bl	8009278 <vTaskStartScheduler>
  
  return osOK;
 8007b1c:	2300      	movs	r3, #0
}
 8007b1e:	4618      	mov	r0, r3
 8007b20:	bd80      	pop	{r7, pc}

08007b22 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007b22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b24:	b089      	sub	sp, #36	@ 0x24
 8007b26:	af04      	add	r7, sp, #16
 8007b28:	6078      	str	r0, [r7, #4]
 8007b2a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	695b      	ldr	r3, [r3, #20]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d020      	beq.n	8007b76 <osThreadCreate+0x54>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	699b      	ldr	r3, [r3, #24]
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d01c      	beq.n	8007b76 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	685c      	ldr	r4, [r3, #4]
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	691e      	ldr	r6, [r3, #16]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f7ff ffb8 	bl	8007ac4 <makeFreeRtosPriority>
 8007b54:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	695b      	ldr	r3, [r3, #20]
 8007b5a:	687a      	ldr	r2, [r7, #4]
 8007b5c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007b5e:	9202      	str	r2, [sp, #8]
 8007b60:	9301      	str	r3, [sp, #4]
 8007b62:	9100      	str	r1, [sp, #0]
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	4632      	mov	r2, r6
 8007b68:	4629      	mov	r1, r5
 8007b6a:	4620      	mov	r0, r4
 8007b6c:	f001 f993 	bl	8008e96 <xTaskCreateStatic>
 8007b70:	4603      	mov	r3, r0
 8007b72:	60fb      	str	r3, [r7, #12]
 8007b74:	e01c      	b.n	8007bb0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	685c      	ldr	r4, [r3, #4]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007b82:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007b8a:	4618      	mov	r0, r3
 8007b8c:	f7ff ff9a 	bl	8007ac4 <makeFreeRtosPriority>
 8007b90:	4602      	mov	r2, r0
 8007b92:	f107 030c 	add.w	r3, r7, #12
 8007b96:	9301      	str	r3, [sp, #4]
 8007b98:	9200      	str	r2, [sp, #0]
 8007b9a:	683b      	ldr	r3, [r7, #0]
 8007b9c:	4632      	mov	r2, r6
 8007b9e:	4629      	mov	r1, r5
 8007ba0:	4620      	mov	r0, r4
 8007ba2:	f001 f9d8 	bl	8008f56 <xTaskCreate>
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	2b01      	cmp	r3, #1
 8007baa:	d001      	beq.n	8007bb0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007bac:	2300      	movs	r3, #0
 8007bae:	e000      	b.n	8007bb2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	3714      	adds	r7, #20
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007bba <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007bba:	b580      	push	{r7, lr}
 8007bbc:	b084      	sub	sp, #16
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d001      	beq.n	8007bd0 <osDelay+0x16>
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	e000      	b.n	8007bd2 <osDelay+0x18>
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f001 fb1a 	bl	800920c <vTaskDelay>
  
  return osOK;
 8007bd8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3710      	adds	r7, #16
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}

08007be2 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b086      	sub	sp, #24
 8007be6:	af02      	add	r7, sp, #8
 8007be8:	6078      	str	r0, [r7, #4]
 8007bea:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	685b      	ldr	r3, [r3, #4]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d00f      	beq.n	8007c14 <osSemaphoreCreate+0x32>
    if (count == 1) {
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	2b01      	cmp	r3, #1
 8007bf8:	d10a      	bne.n	8007c10 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	685b      	ldr	r3, [r3, #4]
 8007bfe:	2203      	movs	r2, #3
 8007c00:	9200      	str	r2, [sp, #0]
 8007c02:	2200      	movs	r2, #0
 8007c04:	2100      	movs	r1, #0
 8007c06:	2001      	movs	r0, #1
 8007c08:	f000 fb80 	bl	800830c <xQueueGenericCreateStatic>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	e016      	b.n	8007c3e <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8007c10:	2300      	movs	r3, #0
 8007c12:	e014      	b.n	8007c3e <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	2b01      	cmp	r3, #1
 8007c18:	d110      	bne.n	8007c3c <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8007c1a:	2203      	movs	r2, #3
 8007c1c:	2100      	movs	r1, #0
 8007c1e:	2001      	movs	r0, #1
 8007c20:	f000 fbf1 	bl	8008406 <xQueueGenericCreate>
 8007c24:	60f8      	str	r0, [r7, #12]
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d005      	beq.n	8007c38 <osSemaphoreCreate+0x56>
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	2200      	movs	r2, #0
 8007c30:	2100      	movs	r1, #0
 8007c32:	68f8      	ldr	r0, [r7, #12]
 8007c34:	f000 fc46 	bl	80084c4 <xQueueGenericSend>
      return sema;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	e000      	b.n	8007c3e <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8007c3c:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3710      	adds	r7, #16
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
	...

08007c48 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b084      	sub	sp, #16
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8007c52:	2300      	movs	r3, #0
 8007c54:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d101      	bne.n	8007c60 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8007c5c:	2380      	movs	r3, #128	@ 0x80
 8007c5e:	e03a      	b.n	8007cd6 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8007c60:	2300      	movs	r3, #0
 8007c62:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c6a:	d103      	bne.n	8007c74 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8007c6c:	f04f 33ff 	mov.w	r3, #4294967295
 8007c70:	60fb      	str	r3, [r7, #12]
 8007c72:	e009      	b.n	8007c88 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d006      	beq.n	8007c88 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d101      	bne.n	8007c88 <osSemaphoreWait+0x40>
      ticks = 1;
 8007c84:	2301      	movs	r3, #1
 8007c86:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8007c88:	f7ff ff33 	bl	8007af2 <inHandlerMode>
 8007c8c:	4603      	mov	r3, r0
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d017      	beq.n	8007cc2 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8007c92:	f107 0308 	add.w	r3, r7, #8
 8007c96:	461a      	mov	r2, r3
 8007c98:	2100      	movs	r1, #0
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f000 ff52 	bl	8008b44 <xQueueReceiveFromISR>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d001      	beq.n	8007caa <osSemaphoreWait+0x62>
      return osErrorOS;
 8007ca6:	23ff      	movs	r3, #255	@ 0xff
 8007ca8:	e015      	b.n	8007cd6 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d011      	beq.n	8007cd4 <osSemaphoreWait+0x8c>
 8007cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8007ce0 <osSemaphoreWait+0x98>)
 8007cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cb6:	601a      	str	r2, [r3, #0]
 8007cb8:	f3bf 8f4f 	dsb	sy
 8007cbc:	f3bf 8f6f 	isb	sy
 8007cc0:	e008      	b.n	8007cd4 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8007cc2:	68f9      	ldr	r1, [r7, #12]
 8007cc4:	6878      	ldr	r0, [r7, #4]
 8007cc6:	f000 fe2d 	bl	8008924 <xQueueSemaphoreTake>
 8007cca:	4603      	mov	r3, r0
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d001      	beq.n	8007cd4 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8007cd0:	23ff      	movs	r3, #255	@ 0xff
 8007cd2:	e000      	b.n	8007cd6 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3710      	adds	r7, #16
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
 8007cde:	bf00      	nop
 8007ce0:	e000ed04 	.word	0xe000ed04

08007ce4 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8007ce4:	b590      	push	{r4, r7, lr}
 8007ce6:	b085      	sub	sp, #20
 8007ce8:	af02      	add	r7, sp, #8
 8007cea:	6078      	str	r0, [r7, #4]
 8007cec:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d011      	beq.n	8007d1a <osMessageCreate+0x36>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	68db      	ldr	r3, [r3, #12]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d00d      	beq.n	8007d1a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6818      	ldr	r0, [r3, #0]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6859      	ldr	r1, [r3, #4]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	689a      	ldr	r2, [r3, #8]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	2400      	movs	r4, #0
 8007d10:	9400      	str	r4, [sp, #0]
 8007d12:	f000 fafb 	bl	800830c <xQueueGenericCreateStatic>
 8007d16:	4603      	mov	r3, r0
 8007d18:	e008      	b.n	8007d2c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	6818      	ldr	r0, [r3, #0]
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	685b      	ldr	r3, [r3, #4]
 8007d22:	2200      	movs	r2, #0
 8007d24:	4619      	mov	r1, r3
 8007d26:	f000 fb6e 	bl	8008406 <xQueueGenericCreate>
 8007d2a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	370c      	adds	r7, #12
 8007d30:	46bd      	mov	sp, r7
 8007d32:	bd90      	pop	{r4, r7, pc}

08007d34 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b082      	sub	sp, #8
 8007d38:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 8007d3a:	2020      	movs	r0, #32
 8007d3c:	f002 fb90 	bl	800a460 <pvPortMalloc>
 8007d40:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d00a      	beq.n	8007d5e <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	3304      	adds	r3, #4
 8007d52:	4618      	mov	r0, r3
 8007d54:	f000 f9c0 	bl	80080d8 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8007d5e:	687b      	ldr	r3, [r7, #4]
	}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3708      	adds	r7, #8
 8007d64:	46bd      	mov	sp, r7
 8007d66:	bd80      	pop	{r7, pc}

08007d68 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	b090      	sub	sp, #64	@ 0x40
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	60b9      	str	r1, [r7, #8]
 8007d72:	607a      	str	r2, [r7, #4]
 8007d74:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8007d7e:	2300      	movs	r3, #0
 8007d80:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d10b      	bne.n	8007da0 <xEventGroupWaitBits+0x38>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d8c:	f383 8811 	msr	BASEPRI, r3
 8007d90:	f3bf 8f6f 	isb	sy
 8007d94:	f3bf 8f4f 	dsb	sy
 8007d98:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007d9a:	bf00      	nop
 8007d9c:	bf00      	nop
 8007d9e:	e7fd      	b.n	8007d9c <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007da6:	d30b      	bcc.n	8007dc0 <xEventGroupWaitBits+0x58>
	__asm volatile
 8007da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dac:	f383 8811 	msr	BASEPRI, r3
 8007db0:	f3bf 8f6f 	isb	sy
 8007db4:	f3bf 8f4f 	dsb	sy
 8007db8:	61fb      	str	r3, [r7, #28]
}
 8007dba:	bf00      	nop
 8007dbc:	bf00      	nop
 8007dbe:	e7fd      	b.n	8007dbc <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8007dc0:	68bb      	ldr	r3, [r7, #8]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d10b      	bne.n	8007dde <xEventGroupWaitBits+0x76>
	__asm volatile
 8007dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dca:	f383 8811 	msr	BASEPRI, r3
 8007dce:	f3bf 8f6f 	isb	sy
 8007dd2:	f3bf 8f4f 	dsb	sy
 8007dd6:	61bb      	str	r3, [r7, #24]
}
 8007dd8:	bf00      	nop
 8007dda:	bf00      	nop
 8007ddc:	e7fd      	b.n	8007dda <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007dde:	f001 ff0b 	bl	8009bf8 <xTaskGetSchedulerState>
 8007de2:	4603      	mov	r3, r0
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d102      	bne.n	8007dee <xEventGroupWaitBits+0x86>
 8007de8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d101      	bne.n	8007df2 <xEventGroupWaitBits+0x8a>
 8007dee:	2301      	movs	r3, #1
 8007df0:	e000      	b.n	8007df4 <xEventGroupWaitBits+0x8c>
 8007df2:	2300      	movs	r3, #0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d10b      	bne.n	8007e10 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8007df8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dfc:	f383 8811 	msr	BASEPRI, r3
 8007e00:	f3bf 8f6f 	isb	sy
 8007e04:	f3bf 8f4f 	dsb	sy
 8007e08:	617b      	str	r3, [r7, #20]
}
 8007e0a:	bf00      	nop
 8007e0c:	bf00      	nop
 8007e0e:	e7fd      	b.n	8007e0c <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8007e10:	f001 fa9c 	bl	800934c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8007e14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8007e1a:	683a      	ldr	r2, [r7, #0]
 8007e1c:	68b9      	ldr	r1, [r7, #8]
 8007e1e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007e20:	f000 f939 	bl	8008096 <prvTestWaitCondition>
 8007e24:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 8007e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d00e      	beq.n	8007e4a <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8007e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8007e30:	2300      	movs	r3, #0
 8007e32:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d028      	beq.n	8007e8c <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8007e3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e3c:	681a      	ldr	r2, [r3, #0]
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	43db      	mvns	r3, r3
 8007e42:	401a      	ands	r2, r3
 8007e44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e46:	601a      	str	r2, [r3, #0]
 8007e48:	e020      	b.n	8007e8c <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8007e4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d104      	bne.n	8007e5a <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8007e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e52:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 8007e54:	2301      	movs	r3, #1
 8007e56:	633b      	str	r3, [r7, #48]	@ 0x30
 8007e58:	e018      	b.n	8007e8c <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d003      	beq.n	8007e68 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8007e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007e66:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d003      	beq.n	8007e76 <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8007e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e70:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007e74:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8007e76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e78:	1d18      	adds	r0, r3, #4
 8007e7a:	68ba      	ldr	r2, [r7, #8]
 8007e7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e82:	4619      	mov	r1, r3
 8007e84:	f001 fc50 	bl	8009728 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8007e8c:	f001 fa6c 	bl	8009368 <xTaskResumeAll>
 8007e90:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8007e92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d031      	beq.n	8007efc <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8007e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d107      	bne.n	8007eae <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8007e9e:	4b1a      	ldr	r3, [pc, #104]	@ (8007f08 <xEventGroupWaitBits+0x1a0>)
 8007ea0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007ea4:	601a      	str	r2, [r3, #0]
 8007ea6:	f3bf 8f4f 	dsb	sy
 8007eaa:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8007eae:	f002 f84f 	bl	8009f50 <uxTaskResetEventItemValue>
 8007eb2:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8007eb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d11a      	bne.n	8007ef4 <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8007ebe:	f002 f9cd 	bl	800a25c <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8007ec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8007ec8:	683a      	ldr	r2, [r7, #0]
 8007eca:	68b9      	ldr	r1, [r7, #8]
 8007ecc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007ece:	f000 f8e2 	bl	8008096 <prvTestWaitCondition>
 8007ed2:	4603      	mov	r3, r0
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d009      	beq.n	8007eec <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d006      	beq.n	8007eec <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8007ede:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ee0:	681a      	ldr	r2, [r3, #0]
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	43db      	mvns	r3, r3
 8007ee6:	401a      	ands	r2, r3
 8007ee8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007eea:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8007eec:	2301      	movs	r3, #1
 8007eee:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8007ef0:	f002 f9e4 	bl	800a2bc <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8007ef4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ef6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8007efc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3740      	adds	r7, #64	@ 0x40
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}
 8007f06:	bf00      	nop
 8007f08:	e000ed04 	.word	0xe000ed04

08007f0c <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b086      	sub	sp, #24
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
 8007f14:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d10b      	bne.n	8007f38 <xEventGroupClearBits+0x2c>
	__asm volatile
 8007f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f24:	f383 8811 	msr	BASEPRI, r3
 8007f28:	f3bf 8f6f 	isb	sy
 8007f2c:	f3bf 8f4f 	dsb	sy
 8007f30:	60fb      	str	r3, [r7, #12]
}
 8007f32:	bf00      	nop
 8007f34:	bf00      	nop
 8007f36:	e7fd      	b.n	8007f34 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f3e:	d30b      	bcc.n	8007f58 <xEventGroupClearBits+0x4c>
	__asm volatile
 8007f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f44:	f383 8811 	msr	BASEPRI, r3
 8007f48:	f3bf 8f6f 	isb	sy
 8007f4c:	f3bf 8f4f 	dsb	sy
 8007f50:	60bb      	str	r3, [r7, #8]
}
 8007f52:	bf00      	nop
 8007f54:	bf00      	nop
 8007f56:	e7fd      	b.n	8007f54 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8007f58:	f002 f980 	bl	800a25c <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8007f5c:	697b      	ldr	r3, [r7, #20]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	681a      	ldr	r2, [r3, #0]
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	43db      	mvns	r3, r3
 8007f6a:	401a      	ands	r2, r3
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8007f70:	f002 f9a4 	bl	800a2bc <vPortExitCritical>

	return uxReturn;
 8007f74:	693b      	ldr	r3, [r7, #16]
}
 8007f76:	4618      	mov	r0, r3
 8007f78:	3718      	adds	r7, #24
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	bd80      	pop	{r7, pc}

08007f7e <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8007f7e:	b580      	push	{r7, lr}
 8007f80:	b08e      	sub	sp, #56	@ 0x38
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
 8007f86:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8007f90:	2300      	movs	r3, #0
 8007f92:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d10b      	bne.n	8007fb2 <xEventGroupSetBits+0x34>
	__asm volatile
 8007f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f9e:	f383 8811 	msr	BASEPRI, r3
 8007fa2:	f3bf 8f6f 	isb	sy
 8007fa6:	f3bf 8f4f 	dsb	sy
 8007faa:	613b      	str	r3, [r7, #16]
}
 8007fac:	bf00      	nop
 8007fae:	bf00      	nop
 8007fb0:	e7fd      	b.n	8007fae <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007fb8:	d30b      	bcc.n	8007fd2 <xEventGroupSetBits+0x54>
	__asm volatile
 8007fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fbe:	f383 8811 	msr	BASEPRI, r3
 8007fc2:	f3bf 8f6f 	isb	sy
 8007fc6:	f3bf 8f4f 	dsb	sy
 8007fca:	60fb      	str	r3, [r7, #12]
}
 8007fcc:	bf00      	nop
 8007fce:	bf00      	nop
 8007fd0:	e7fd      	b.n	8007fce <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8007fd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fd4:	3304      	adds	r3, #4
 8007fd6:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fda:	3308      	adds	r3, #8
 8007fdc:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8007fde:	f001 f9b5 	bl	800934c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8007fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe4:	68db      	ldr	r3, [r3, #12]
 8007fe6:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8007fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fea:	681a      	ldr	r2, [r3, #0]
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	431a      	orrs	r2, r3
 8007ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ff2:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8007ff4:	e03c      	b.n	8008070 <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8007ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ff8:	685b      	ldr	r3, [r3, #4]
 8007ffa:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8007ffc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8008002:	2300      	movs	r3, #0
 8008004:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8008006:	69bb      	ldr	r3, [r7, #24]
 8008008:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 800800c:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800800e:	69bb      	ldr	r3, [r7, #24]
 8008010:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008014:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800801c:	2b00      	cmp	r3, #0
 800801e:	d108      	bne.n	8008032 <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8008020:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008022:	681a      	ldr	r2, [r3, #0]
 8008024:	69bb      	ldr	r3, [r7, #24]
 8008026:	4013      	ands	r3, r2
 8008028:	2b00      	cmp	r3, #0
 800802a:	d00b      	beq.n	8008044 <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 800802c:	2301      	movs	r3, #1
 800802e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008030:	e008      	b.n	8008044 <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8008032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008034:	681a      	ldr	r2, [r3, #0]
 8008036:	69bb      	ldr	r3, [r7, #24]
 8008038:	4013      	ands	r3, r2
 800803a:	69ba      	ldr	r2, [r7, #24]
 800803c:	429a      	cmp	r2, r3
 800803e:	d101      	bne.n	8008044 <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8008040:	2301      	movs	r3, #1
 8008042:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8008044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008046:	2b00      	cmp	r3, #0
 8008048:	d010      	beq.n	800806c <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008050:	2b00      	cmp	r3, #0
 8008052:	d003      	beq.n	800805c <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8008054:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008056:	69bb      	ldr	r3, [r7, #24]
 8008058:	4313      	orrs	r3, r2
 800805a:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 800805c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008064:	4619      	mov	r1, r3
 8008066:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008068:	f001 fc00 	bl	800986c <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 800806c:	69fb      	ldr	r3, [r7, #28]
 800806e:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8008070:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008072:	6a3b      	ldr	r3, [r7, #32]
 8008074:	429a      	cmp	r2, r3
 8008076:	d1be      	bne.n	8007ff6 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8008078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800807a:	681a      	ldr	r2, [r3, #0]
 800807c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800807e:	43db      	mvns	r3, r3
 8008080:	401a      	ands	r2, r3
 8008082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008084:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8008086:	f001 f96f 	bl	8009368 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 800808a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800808c:	681b      	ldr	r3, [r3, #0]
}
 800808e:	4618      	mov	r0, r3
 8008090:	3738      	adds	r7, #56	@ 0x38
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}

08008096 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8008096:	b480      	push	{r7}
 8008098:	b087      	sub	sp, #28
 800809a:	af00      	add	r7, sp, #0
 800809c:	60f8      	str	r0, [r7, #12]
 800809e:	60b9      	str	r1, [r7, #8]
 80080a0:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80080a2:	2300      	movs	r3, #0
 80080a4:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d107      	bne.n	80080bc <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80080ac:	68fa      	ldr	r2, [r7, #12]
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	4013      	ands	r3, r2
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00a      	beq.n	80080cc <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80080b6:	2301      	movs	r3, #1
 80080b8:	617b      	str	r3, [r7, #20]
 80080ba:	e007      	b.n	80080cc <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 80080bc:	68fa      	ldr	r2, [r7, #12]
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	4013      	ands	r3, r2
 80080c2:	68ba      	ldr	r2, [r7, #8]
 80080c4:	429a      	cmp	r2, r3
 80080c6:	d101      	bne.n	80080cc <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80080c8:	2301      	movs	r3, #1
 80080ca:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 80080cc:	697b      	ldr	r3, [r7, #20]
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	371c      	adds	r7, #28
 80080d2:	46bd      	mov	sp, r7
 80080d4:	bc80      	pop	{r7}
 80080d6:	4770      	bx	lr

080080d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80080d8:	b480      	push	{r7}
 80080da:	b083      	sub	sp, #12
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f103 0208 	add.w	r2, r3, #8
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f04f 32ff 	mov.w	r2, #4294967295
 80080f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f103 0208 	add.w	r2, r3, #8
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f103 0208 	add.w	r2, r3, #8
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800810c:	bf00      	nop
 800810e:	370c      	adds	r7, #12
 8008110:	46bd      	mov	sp, r7
 8008112:	bc80      	pop	{r7}
 8008114:	4770      	bx	lr

08008116 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008116:	b480      	push	{r7}
 8008118:	b083      	sub	sp, #12
 800811a:	af00      	add	r7, sp, #0
 800811c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	2200      	movs	r2, #0
 8008122:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008124:	bf00      	nop
 8008126:	370c      	adds	r7, #12
 8008128:	46bd      	mov	sp, r7
 800812a:	bc80      	pop	{r7}
 800812c:	4770      	bx	lr

0800812e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800812e:	b480      	push	{r7}
 8008130:	b085      	sub	sp, #20
 8008132:	af00      	add	r7, sp, #0
 8008134:	6078      	str	r0, [r7, #4]
 8008136:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	68fa      	ldr	r2, [r7, #12]
 8008142:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	689a      	ldr	r2, [r3, #8]
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	689b      	ldr	r3, [r3, #8]
 8008150:	683a      	ldr	r2, [r7, #0]
 8008152:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	683a      	ldr	r2, [r7, #0]
 8008158:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	687a      	ldr	r2, [r7, #4]
 800815e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	1c5a      	adds	r2, r3, #1
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	601a      	str	r2, [r3, #0]
}
 800816a:	bf00      	nop
 800816c:	3714      	adds	r7, #20
 800816e:	46bd      	mov	sp, r7
 8008170:	bc80      	pop	{r7}
 8008172:	4770      	bx	lr

08008174 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008174:	b480      	push	{r7}
 8008176:	b085      	sub	sp, #20
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
 800817c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800818a:	d103      	bne.n	8008194 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	691b      	ldr	r3, [r3, #16]
 8008190:	60fb      	str	r3, [r7, #12]
 8008192:	e00c      	b.n	80081ae <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	3308      	adds	r3, #8
 8008198:	60fb      	str	r3, [r7, #12]
 800819a:	e002      	b.n	80081a2 <vListInsert+0x2e>
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	685b      	ldr	r3, [r3, #4]
 80081a0:	60fb      	str	r3, [r7, #12]
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	68ba      	ldr	r2, [r7, #8]
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d2f6      	bcs.n	800819c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	685a      	ldr	r2, [r3, #4]
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	685b      	ldr	r3, [r3, #4]
 80081ba:	683a      	ldr	r2, [r7, #0]
 80081bc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80081be:	683b      	ldr	r3, [r7, #0]
 80081c0:	68fa      	ldr	r2, [r7, #12]
 80081c2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	683a      	ldr	r2, [r7, #0]
 80081c8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	687a      	ldr	r2, [r7, #4]
 80081ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	1c5a      	adds	r2, r3, #1
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	601a      	str	r2, [r3, #0]
}
 80081da:	bf00      	nop
 80081dc:	3714      	adds	r7, #20
 80081de:	46bd      	mov	sp, r7
 80081e0:	bc80      	pop	{r7}
 80081e2:	4770      	bx	lr

080081e4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80081e4:	b480      	push	{r7}
 80081e6:	b085      	sub	sp, #20
 80081e8:	af00      	add	r7, sp, #0
 80081ea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	687a      	ldr	r2, [r7, #4]
 80081f8:	6892      	ldr	r2, [r2, #8]
 80081fa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	687a      	ldr	r2, [r7, #4]
 8008202:	6852      	ldr	r2, [r2, #4]
 8008204:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	687a      	ldr	r2, [r7, #4]
 800820c:	429a      	cmp	r2, r3
 800820e:	d103      	bne.n	8008218 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	689a      	ldr	r2, [r3, #8]
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	2200      	movs	r2, #0
 800821c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	1e5a      	subs	r2, r3, #1
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
}
 800822c:	4618      	mov	r0, r3
 800822e:	3714      	adds	r7, #20
 8008230:	46bd      	mov	sp, r7
 8008232:	bc80      	pop	{r7}
 8008234:	4770      	bx	lr
	...

08008238 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b084      	sub	sp, #16
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d10b      	bne.n	8008264 <xQueueGenericReset+0x2c>
	__asm volatile
 800824c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008250:	f383 8811 	msr	BASEPRI, r3
 8008254:	f3bf 8f6f 	isb	sy
 8008258:	f3bf 8f4f 	dsb	sy
 800825c:	60bb      	str	r3, [r7, #8]
}
 800825e:	bf00      	nop
 8008260:	bf00      	nop
 8008262:	e7fd      	b.n	8008260 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008264:	f001 fffa 	bl	800a25c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681a      	ldr	r2, [r3, #0]
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008270:	68f9      	ldr	r1, [r7, #12]
 8008272:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008274:	fb01 f303 	mul.w	r3, r1, r3
 8008278:	441a      	add	r2, r3
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2200      	movs	r2, #0
 8008282:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681a      	ldr	r2, [r3, #0]
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681a      	ldr	r2, [r3, #0]
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008294:	3b01      	subs	r3, #1
 8008296:	68f9      	ldr	r1, [r7, #12]
 8008298:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800829a:	fb01 f303 	mul.w	r3, r1, r3
 800829e:	441a      	add	r2, r3
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	22ff      	movs	r2, #255	@ 0xff
 80082a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	22ff      	movs	r2, #255	@ 0xff
 80082b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d114      	bne.n	80082e4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d01a      	beq.n	80082f8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	3310      	adds	r3, #16
 80082c6:	4618      	mov	r0, r3
 80082c8:	f001 fa6c 	bl	80097a4 <xTaskRemoveFromEventList>
 80082cc:	4603      	mov	r3, r0
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d012      	beq.n	80082f8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80082d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008308 <xQueueGenericReset+0xd0>)
 80082d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082d8:	601a      	str	r2, [r3, #0]
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	f3bf 8f6f 	isb	sy
 80082e2:	e009      	b.n	80082f8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	3310      	adds	r3, #16
 80082e8:	4618      	mov	r0, r3
 80082ea:	f7ff fef5 	bl	80080d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	3324      	adds	r3, #36	@ 0x24
 80082f2:	4618      	mov	r0, r3
 80082f4:	f7ff fef0 	bl	80080d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80082f8:	f001 ffe0 	bl	800a2bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80082fc:	2301      	movs	r3, #1
}
 80082fe:	4618      	mov	r0, r3
 8008300:	3710      	adds	r7, #16
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}
 8008306:	bf00      	nop
 8008308:	e000ed04 	.word	0xe000ed04

0800830c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800830c:	b580      	push	{r7, lr}
 800830e:	b08e      	sub	sp, #56	@ 0x38
 8008310:	af02      	add	r7, sp, #8
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	607a      	str	r2, [r7, #4]
 8008318:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d10b      	bne.n	8008338 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008324:	f383 8811 	msr	BASEPRI, r3
 8008328:	f3bf 8f6f 	isb	sy
 800832c:	f3bf 8f4f 	dsb	sy
 8008330:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008332:	bf00      	nop
 8008334:	bf00      	nop
 8008336:	e7fd      	b.n	8008334 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d10b      	bne.n	8008356 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800833e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008342:	f383 8811 	msr	BASEPRI, r3
 8008346:	f3bf 8f6f 	isb	sy
 800834a:	f3bf 8f4f 	dsb	sy
 800834e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008350:	bf00      	nop
 8008352:	bf00      	nop
 8008354:	e7fd      	b.n	8008352 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d002      	beq.n	8008362 <xQueueGenericCreateStatic+0x56>
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d001      	beq.n	8008366 <xQueueGenericCreateStatic+0x5a>
 8008362:	2301      	movs	r3, #1
 8008364:	e000      	b.n	8008368 <xQueueGenericCreateStatic+0x5c>
 8008366:	2300      	movs	r3, #0
 8008368:	2b00      	cmp	r3, #0
 800836a:	d10b      	bne.n	8008384 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800836c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008370:	f383 8811 	msr	BASEPRI, r3
 8008374:	f3bf 8f6f 	isb	sy
 8008378:	f3bf 8f4f 	dsb	sy
 800837c:	623b      	str	r3, [r7, #32]
}
 800837e:	bf00      	nop
 8008380:	bf00      	nop
 8008382:	e7fd      	b.n	8008380 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d102      	bne.n	8008390 <xQueueGenericCreateStatic+0x84>
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d101      	bne.n	8008394 <xQueueGenericCreateStatic+0x88>
 8008390:	2301      	movs	r3, #1
 8008392:	e000      	b.n	8008396 <xQueueGenericCreateStatic+0x8a>
 8008394:	2300      	movs	r3, #0
 8008396:	2b00      	cmp	r3, #0
 8008398:	d10b      	bne.n	80083b2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800839a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800839e:	f383 8811 	msr	BASEPRI, r3
 80083a2:	f3bf 8f6f 	isb	sy
 80083a6:	f3bf 8f4f 	dsb	sy
 80083aa:	61fb      	str	r3, [r7, #28]
}
 80083ac:	bf00      	nop
 80083ae:	bf00      	nop
 80083b0:	e7fd      	b.n	80083ae <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80083b2:	2350      	movs	r3, #80	@ 0x50
 80083b4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80083b6:	697b      	ldr	r3, [r7, #20]
 80083b8:	2b50      	cmp	r3, #80	@ 0x50
 80083ba:	d00b      	beq.n	80083d4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80083bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c0:	f383 8811 	msr	BASEPRI, r3
 80083c4:	f3bf 8f6f 	isb	sy
 80083c8:	f3bf 8f4f 	dsb	sy
 80083cc:	61bb      	str	r3, [r7, #24]
}
 80083ce:	bf00      	nop
 80083d0:	bf00      	nop
 80083d2:	e7fd      	b.n	80083d0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80083d4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80083da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d00d      	beq.n	80083fc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80083e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083e2:	2201      	movs	r2, #1
 80083e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80083e8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80083ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083ee:	9300      	str	r3, [sp, #0]
 80083f0:	4613      	mov	r3, r2
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	68b9      	ldr	r1, [r7, #8]
 80083f6:	68f8      	ldr	r0, [r7, #12]
 80083f8:	f000 f840 	bl	800847c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80083fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80083fe:	4618      	mov	r0, r3
 8008400:	3730      	adds	r7, #48	@ 0x30
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}

08008406 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008406:	b580      	push	{r7, lr}
 8008408:	b08a      	sub	sp, #40	@ 0x28
 800840a:	af02      	add	r7, sp, #8
 800840c:	60f8      	str	r0, [r7, #12]
 800840e:	60b9      	str	r1, [r7, #8]
 8008410:	4613      	mov	r3, r2
 8008412:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2b00      	cmp	r3, #0
 8008418:	d10b      	bne.n	8008432 <xQueueGenericCreate+0x2c>
	__asm volatile
 800841a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800841e:	f383 8811 	msr	BASEPRI, r3
 8008422:	f3bf 8f6f 	isb	sy
 8008426:	f3bf 8f4f 	dsb	sy
 800842a:	613b      	str	r3, [r7, #16]
}
 800842c:	bf00      	nop
 800842e:	bf00      	nop
 8008430:	e7fd      	b.n	800842e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	68ba      	ldr	r2, [r7, #8]
 8008436:	fb02 f303 	mul.w	r3, r2, r3
 800843a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800843c:	69fb      	ldr	r3, [r7, #28]
 800843e:	3350      	adds	r3, #80	@ 0x50
 8008440:	4618      	mov	r0, r3
 8008442:	f002 f80d 	bl	800a460 <pvPortMalloc>
 8008446:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008448:	69bb      	ldr	r3, [r7, #24]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d011      	beq.n	8008472 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800844e:	69bb      	ldr	r3, [r7, #24]
 8008450:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	3350      	adds	r3, #80	@ 0x50
 8008456:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008458:	69bb      	ldr	r3, [r7, #24]
 800845a:	2200      	movs	r2, #0
 800845c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008460:	79fa      	ldrb	r2, [r7, #7]
 8008462:	69bb      	ldr	r3, [r7, #24]
 8008464:	9300      	str	r3, [sp, #0]
 8008466:	4613      	mov	r3, r2
 8008468:	697a      	ldr	r2, [r7, #20]
 800846a:	68b9      	ldr	r1, [r7, #8]
 800846c:	68f8      	ldr	r0, [r7, #12]
 800846e:	f000 f805 	bl	800847c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008472:	69bb      	ldr	r3, [r7, #24]
	}
 8008474:	4618      	mov	r0, r3
 8008476:	3720      	adds	r7, #32
 8008478:	46bd      	mov	sp, r7
 800847a:	bd80      	pop	{r7, pc}

0800847c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b084      	sub	sp, #16
 8008480:	af00      	add	r7, sp, #0
 8008482:	60f8      	str	r0, [r7, #12]
 8008484:	60b9      	str	r1, [r7, #8]
 8008486:	607a      	str	r2, [r7, #4]
 8008488:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d103      	bne.n	8008498 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008490:	69bb      	ldr	r3, [r7, #24]
 8008492:	69ba      	ldr	r2, [r7, #24]
 8008494:	601a      	str	r2, [r3, #0]
 8008496:	e002      	b.n	800849e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008498:	69bb      	ldr	r3, [r7, #24]
 800849a:	687a      	ldr	r2, [r7, #4]
 800849c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800849e:	69bb      	ldr	r3, [r7, #24]
 80084a0:	68fa      	ldr	r2, [r7, #12]
 80084a2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80084a4:	69bb      	ldr	r3, [r7, #24]
 80084a6:	68ba      	ldr	r2, [r7, #8]
 80084a8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80084aa:	2101      	movs	r1, #1
 80084ac:	69b8      	ldr	r0, [r7, #24]
 80084ae:	f7ff fec3 	bl	8008238 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80084b2:	69bb      	ldr	r3, [r7, #24]
 80084b4:	78fa      	ldrb	r2, [r7, #3]
 80084b6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80084ba:	bf00      	nop
 80084bc:	3710      	adds	r7, #16
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
	...

080084c4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80084c4:	b580      	push	{r7, lr}
 80084c6:	b08e      	sub	sp, #56	@ 0x38
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	60f8      	str	r0, [r7, #12]
 80084cc:	60b9      	str	r1, [r7, #8]
 80084ce:	607a      	str	r2, [r7, #4]
 80084d0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80084d2:	2300      	movs	r3, #0
 80084d4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80084da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10b      	bne.n	80084f8 <xQueueGenericSend+0x34>
	__asm volatile
 80084e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084e4:	f383 8811 	msr	BASEPRI, r3
 80084e8:	f3bf 8f6f 	isb	sy
 80084ec:	f3bf 8f4f 	dsb	sy
 80084f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80084f2:	bf00      	nop
 80084f4:	bf00      	nop
 80084f6:	e7fd      	b.n	80084f4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d103      	bne.n	8008506 <xQueueGenericSend+0x42>
 80084fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008502:	2b00      	cmp	r3, #0
 8008504:	d101      	bne.n	800850a <xQueueGenericSend+0x46>
 8008506:	2301      	movs	r3, #1
 8008508:	e000      	b.n	800850c <xQueueGenericSend+0x48>
 800850a:	2300      	movs	r3, #0
 800850c:	2b00      	cmp	r3, #0
 800850e:	d10b      	bne.n	8008528 <xQueueGenericSend+0x64>
	__asm volatile
 8008510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008514:	f383 8811 	msr	BASEPRI, r3
 8008518:	f3bf 8f6f 	isb	sy
 800851c:	f3bf 8f4f 	dsb	sy
 8008520:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008522:	bf00      	nop
 8008524:	bf00      	nop
 8008526:	e7fd      	b.n	8008524 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	2b02      	cmp	r3, #2
 800852c:	d103      	bne.n	8008536 <xQueueGenericSend+0x72>
 800852e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008532:	2b01      	cmp	r3, #1
 8008534:	d101      	bne.n	800853a <xQueueGenericSend+0x76>
 8008536:	2301      	movs	r3, #1
 8008538:	e000      	b.n	800853c <xQueueGenericSend+0x78>
 800853a:	2300      	movs	r3, #0
 800853c:	2b00      	cmp	r3, #0
 800853e:	d10b      	bne.n	8008558 <xQueueGenericSend+0x94>
	__asm volatile
 8008540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008544:	f383 8811 	msr	BASEPRI, r3
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	f3bf 8f4f 	dsb	sy
 8008550:	623b      	str	r3, [r7, #32]
}
 8008552:	bf00      	nop
 8008554:	bf00      	nop
 8008556:	e7fd      	b.n	8008554 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008558:	f001 fb4e 	bl	8009bf8 <xTaskGetSchedulerState>
 800855c:	4603      	mov	r3, r0
 800855e:	2b00      	cmp	r3, #0
 8008560:	d102      	bne.n	8008568 <xQueueGenericSend+0xa4>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d101      	bne.n	800856c <xQueueGenericSend+0xa8>
 8008568:	2301      	movs	r3, #1
 800856a:	e000      	b.n	800856e <xQueueGenericSend+0xaa>
 800856c:	2300      	movs	r3, #0
 800856e:	2b00      	cmp	r3, #0
 8008570:	d10b      	bne.n	800858a <xQueueGenericSend+0xc6>
	__asm volatile
 8008572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008576:	f383 8811 	msr	BASEPRI, r3
 800857a:	f3bf 8f6f 	isb	sy
 800857e:	f3bf 8f4f 	dsb	sy
 8008582:	61fb      	str	r3, [r7, #28]
}
 8008584:	bf00      	nop
 8008586:	bf00      	nop
 8008588:	e7fd      	b.n	8008586 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800858a:	f001 fe67 	bl	800a25c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800858e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008590:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008594:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008596:	429a      	cmp	r2, r3
 8008598:	d302      	bcc.n	80085a0 <xQueueGenericSend+0xdc>
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	2b02      	cmp	r3, #2
 800859e:	d129      	bne.n	80085f4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80085a0:	683a      	ldr	r2, [r7, #0]
 80085a2:	68b9      	ldr	r1, [r7, #8]
 80085a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80085a6:	f000 fb66 	bl	8008c76 <prvCopyDataToQueue>
 80085aa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d010      	beq.n	80085d6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085b6:	3324      	adds	r3, #36	@ 0x24
 80085b8:	4618      	mov	r0, r3
 80085ba:	f001 f8f3 	bl	80097a4 <xTaskRemoveFromEventList>
 80085be:	4603      	mov	r3, r0
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d013      	beq.n	80085ec <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80085c4:	4b3f      	ldr	r3, [pc, #252]	@ (80086c4 <xQueueGenericSend+0x200>)
 80085c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085ca:	601a      	str	r2, [r3, #0]
 80085cc:	f3bf 8f4f 	dsb	sy
 80085d0:	f3bf 8f6f 	isb	sy
 80085d4:	e00a      	b.n	80085ec <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80085d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d007      	beq.n	80085ec <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80085dc:	4b39      	ldr	r3, [pc, #228]	@ (80086c4 <xQueueGenericSend+0x200>)
 80085de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80085e2:	601a      	str	r2, [r3, #0]
 80085e4:	f3bf 8f4f 	dsb	sy
 80085e8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80085ec:	f001 fe66 	bl	800a2bc <vPortExitCritical>
				return pdPASS;
 80085f0:	2301      	movs	r3, #1
 80085f2:	e063      	b.n	80086bc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d103      	bne.n	8008602 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80085fa:	f001 fe5f 	bl	800a2bc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80085fe:	2300      	movs	r3, #0
 8008600:	e05c      	b.n	80086bc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008604:	2b00      	cmp	r3, #0
 8008606:	d106      	bne.n	8008616 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008608:	f107 0314 	add.w	r3, r7, #20
 800860c:	4618      	mov	r0, r3
 800860e:	f001 f991 	bl	8009934 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008612:	2301      	movs	r3, #1
 8008614:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008616:	f001 fe51 	bl	800a2bc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800861a:	f000 fe97 	bl	800934c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800861e:	f001 fe1d 	bl	800a25c <vPortEnterCritical>
 8008622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008624:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008628:	b25b      	sxtb	r3, r3
 800862a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800862e:	d103      	bne.n	8008638 <xQueueGenericSend+0x174>
 8008630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008632:	2200      	movs	r2, #0
 8008634:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800863e:	b25b      	sxtb	r3, r3
 8008640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008644:	d103      	bne.n	800864e <xQueueGenericSend+0x18a>
 8008646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008648:	2200      	movs	r2, #0
 800864a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800864e:	f001 fe35 	bl	800a2bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008652:	1d3a      	adds	r2, r7, #4
 8008654:	f107 0314 	add.w	r3, r7, #20
 8008658:	4611      	mov	r1, r2
 800865a:	4618      	mov	r0, r3
 800865c:	f001 f980 	bl	8009960 <xTaskCheckForTimeOut>
 8008660:	4603      	mov	r3, r0
 8008662:	2b00      	cmp	r3, #0
 8008664:	d124      	bne.n	80086b0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008666:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008668:	f000 fbfd 	bl	8008e66 <prvIsQueueFull>
 800866c:	4603      	mov	r3, r0
 800866e:	2b00      	cmp	r3, #0
 8008670:	d018      	beq.n	80086a4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008674:	3310      	adds	r3, #16
 8008676:	687a      	ldr	r2, [r7, #4]
 8008678:	4611      	mov	r1, r2
 800867a:	4618      	mov	r0, r3
 800867c:	f001 f82e 	bl	80096dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008680:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008682:	f000 fb88 	bl	8008d96 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008686:	f000 fe6f 	bl	8009368 <xTaskResumeAll>
 800868a:	4603      	mov	r3, r0
 800868c:	2b00      	cmp	r3, #0
 800868e:	f47f af7c 	bne.w	800858a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008692:	4b0c      	ldr	r3, [pc, #48]	@ (80086c4 <xQueueGenericSend+0x200>)
 8008694:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008698:	601a      	str	r2, [r3, #0]
 800869a:	f3bf 8f4f 	dsb	sy
 800869e:	f3bf 8f6f 	isb	sy
 80086a2:	e772      	b.n	800858a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80086a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80086a6:	f000 fb76 	bl	8008d96 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80086aa:	f000 fe5d 	bl	8009368 <xTaskResumeAll>
 80086ae:	e76c      	b.n	800858a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80086b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80086b2:	f000 fb70 	bl	8008d96 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80086b6:	f000 fe57 	bl	8009368 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80086ba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80086bc:	4618      	mov	r0, r3
 80086be:	3738      	adds	r7, #56	@ 0x38
 80086c0:	46bd      	mov	sp, r7
 80086c2:	bd80      	pop	{r7, pc}
 80086c4:	e000ed04 	.word	0xe000ed04

080086c8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80086c8:	b580      	push	{r7, lr}
 80086ca:	b090      	sub	sp, #64	@ 0x40
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	60f8      	str	r0, [r7, #12]
 80086d0:	60b9      	str	r1, [r7, #8]
 80086d2:	607a      	str	r2, [r7, #4]
 80086d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80086da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d10b      	bne.n	80086f8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80086e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e4:	f383 8811 	msr	BASEPRI, r3
 80086e8:	f3bf 8f6f 	isb	sy
 80086ec:	f3bf 8f4f 	dsb	sy
 80086f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80086f2:	bf00      	nop
 80086f4:	bf00      	nop
 80086f6:	e7fd      	b.n	80086f4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d103      	bne.n	8008706 <xQueueGenericSendFromISR+0x3e>
 80086fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008702:	2b00      	cmp	r3, #0
 8008704:	d101      	bne.n	800870a <xQueueGenericSendFromISR+0x42>
 8008706:	2301      	movs	r3, #1
 8008708:	e000      	b.n	800870c <xQueueGenericSendFromISR+0x44>
 800870a:	2300      	movs	r3, #0
 800870c:	2b00      	cmp	r3, #0
 800870e:	d10b      	bne.n	8008728 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008714:	f383 8811 	msr	BASEPRI, r3
 8008718:	f3bf 8f6f 	isb	sy
 800871c:	f3bf 8f4f 	dsb	sy
 8008720:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008722:	bf00      	nop
 8008724:	bf00      	nop
 8008726:	e7fd      	b.n	8008724 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	2b02      	cmp	r3, #2
 800872c:	d103      	bne.n	8008736 <xQueueGenericSendFromISR+0x6e>
 800872e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008732:	2b01      	cmp	r3, #1
 8008734:	d101      	bne.n	800873a <xQueueGenericSendFromISR+0x72>
 8008736:	2301      	movs	r3, #1
 8008738:	e000      	b.n	800873c <xQueueGenericSendFromISR+0x74>
 800873a:	2300      	movs	r3, #0
 800873c:	2b00      	cmp	r3, #0
 800873e:	d10b      	bne.n	8008758 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008744:	f383 8811 	msr	BASEPRI, r3
 8008748:	f3bf 8f6f 	isb	sy
 800874c:	f3bf 8f4f 	dsb	sy
 8008750:	623b      	str	r3, [r7, #32]
}
 8008752:	bf00      	nop
 8008754:	bf00      	nop
 8008756:	e7fd      	b.n	8008754 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008758:	f001 fe42 	bl	800a3e0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800875c:	f3ef 8211 	mrs	r2, BASEPRI
 8008760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008764:	f383 8811 	msr	BASEPRI, r3
 8008768:	f3bf 8f6f 	isb	sy
 800876c:	f3bf 8f4f 	dsb	sy
 8008770:	61fa      	str	r2, [r7, #28]
 8008772:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008774:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008776:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800877a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800877c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800877e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008780:	429a      	cmp	r2, r3
 8008782:	d302      	bcc.n	800878a <xQueueGenericSendFromISR+0xc2>
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	2b02      	cmp	r3, #2
 8008788:	d12f      	bne.n	80087ea <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800878a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800878c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008790:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008798:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800879a:	683a      	ldr	r2, [r7, #0]
 800879c:	68b9      	ldr	r1, [r7, #8]
 800879e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80087a0:	f000 fa69 	bl	8008c76 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80087a4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80087a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087ac:	d112      	bne.n	80087d4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80087ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d016      	beq.n	80087e4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80087b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087b8:	3324      	adds	r3, #36	@ 0x24
 80087ba:	4618      	mov	r0, r3
 80087bc:	f000 fff2 	bl	80097a4 <xTaskRemoveFromEventList>
 80087c0:	4603      	mov	r3, r0
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d00e      	beq.n	80087e4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d00b      	beq.n	80087e4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2201      	movs	r2, #1
 80087d0:	601a      	str	r2, [r3, #0]
 80087d2:	e007      	b.n	80087e4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80087d4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80087d8:	3301      	adds	r3, #1
 80087da:	b2db      	uxtb	r3, r3
 80087dc:	b25a      	sxtb	r2, r3
 80087de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80087e4:	2301      	movs	r3, #1
 80087e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80087e8:	e001      	b.n	80087ee <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80087ea:	2300      	movs	r3, #0
 80087ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80087ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087f0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80087f8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80087fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80087fc:	4618      	mov	r0, r3
 80087fe:	3740      	adds	r7, #64	@ 0x40
 8008800:	46bd      	mov	sp, r7
 8008802:	bd80      	pop	{r7, pc}

08008804 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b08e      	sub	sp, #56	@ 0x38
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008814:	2b00      	cmp	r3, #0
 8008816:	d10b      	bne.n	8008830 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8008818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800881c:	f383 8811 	msr	BASEPRI, r3
 8008820:	f3bf 8f6f 	isb	sy
 8008824:	f3bf 8f4f 	dsb	sy
 8008828:	623b      	str	r3, [r7, #32]
}
 800882a:	bf00      	nop
 800882c:	bf00      	nop
 800882e:	e7fd      	b.n	800882c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008834:	2b00      	cmp	r3, #0
 8008836:	d00b      	beq.n	8008850 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8008838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800883c:	f383 8811 	msr	BASEPRI, r3
 8008840:	f3bf 8f6f 	isb	sy
 8008844:	f3bf 8f4f 	dsb	sy
 8008848:	61fb      	str	r3, [r7, #28]
}
 800884a:	bf00      	nop
 800884c:	bf00      	nop
 800884e:	e7fd      	b.n	800884c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d103      	bne.n	8008860 <xQueueGiveFromISR+0x5c>
 8008858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885a:	689b      	ldr	r3, [r3, #8]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d101      	bne.n	8008864 <xQueueGiveFromISR+0x60>
 8008860:	2301      	movs	r3, #1
 8008862:	e000      	b.n	8008866 <xQueueGiveFromISR+0x62>
 8008864:	2300      	movs	r3, #0
 8008866:	2b00      	cmp	r3, #0
 8008868:	d10b      	bne.n	8008882 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800886a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800886e:	f383 8811 	msr	BASEPRI, r3
 8008872:	f3bf 8f6f 	isb	sy
 8008876:	f3bf 8f4f 	dsb	sy
 800887a:	61bb      	str	r3, [r7, #24]
}
 800887c:	bf00      	nop
 800887e:	bf00      	nop
 8008880:	e7fd      	b.n	800887e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008882:	f001 fdad 	bl	800a3e0 <vPortValidateInterruptPriority>
	__asm volatile
 8008886:	f3ef 8211 	mrs	r2, BASEPRI
 800888a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800888e:	f383 8811 	msr	BASEPRI, r3
 8008892:	f3bf 8f6f 	isb	sy
 8008896:	f3bf 8f4f 	dsb	sy
 800889a:	617a      	str	r2, [r7, #20]
 800889c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800889e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80088a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80088a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088a6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80088a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d22b      	bcs.n	800890a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80088b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80088b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80088bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088be:	1c5a      	adds	r2, r3, #1
 80088c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80088c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80088c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088cc:	d112      	bne.n	80088f4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80088ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d016      	beq.n	8008904 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80088d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088d8:	3324      	adds	r3, #36	@ 0x24
 80088da:	4618      	mov	r0, r3
 80088dc:	f000 ff62 	bl	80097a4 <xTaskRemoveFromEventList>
 80088e0:	4603      	mov	r3, r0
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00e      	beq.n	8008904 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80088e6:	683b      	ldr	r3, [r7, #0]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d00b      	beq.n	8008904 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	2201      	movs	r2, #1
 80088f0:	601a      	str	r2, [r3, #0]
 80088f2:	e007      	b.n	8008904 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80088f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80088f8:	3301      	adds	r3, #1
 80088fa:	b2db      	uxtb	r3, r3
 80088fc:	b25a      	sxtb	r2, r3
 80088fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008900:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008904:	2301      	movs	r3, #1
 8008906:	637b      	str	r3, [r7, #52]	@ 0x34
 8008908:	e001      	b.n	800890e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800890a:	2300      	movs	r3, #0
 800890c:	637b      	str	r3, [r7, #52]	@ 0x34
 800890e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008910:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	f383 8811 	msr	BASEPRI, r3
}
 8008918:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800891a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800891c:	4618      	mov	r0, r3
 800891e:	3738      	adds	r7, #56	@ 0x38
 8008920:	46bd      	mov	sp, r7
 8008922:	bd80      	pop	{r7, pc}

08008924 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b08e      	sub	sp, #56	@ 0x38
 8008928:	af00      	add	r7, sp, #0
 800892a:	6078      	str	r0, [r7, #4]
 800892c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800892e:	2300      	movs	r3, #0
 8008930:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008936:	2300      	movs	r3, #0
 8008938:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800893a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800893c:	2b00      	cmp	r3, #0
 800893e:	d10b      	bne.n	8008958 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008944:	f383 8811 	msr	BASEPRI, r3
 8008948:	f3bf 8f6f 	isb	sy
 800894c:	f3bf 8f4f 	dsb	sy
 8008950:	623b      	str	r3, [r7, #32]
}
 8008952:	bf00      	nop
 8008954:	bf00      	nop
 8008956:	e7fd      	b.n	8008954 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800895a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800895c:	2b00      	cmp	r3, #0
 800895e:	d00b      	beq.n	8008978 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008964:	f383 8811 	msr	BASEPRI, r3
 8008968:	f3bf 8f6f 	isb	sy
 800896c:	f3bf 8f4f 	dsb	sy
 8008970:	61fb      	str	r3, [r7, #28]
}
 8008972:	bf00      	nop
 8008974:	bf00      	nop
 8008976:	e7fd      	b.n	8008974 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008978:	f001 f93e 	bl	8009bf8 <xTaskGetSchedulerState>
 800897c:	4603      	mov	r3, r0
 800897e:	2b00      	cmp	r3, #0
 8008980:	d102      	bne.n	8008988 <xQueueSemaphoreTake+0x64>
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d101      	bne.n	800898c <xQueueSemaphoreTake+0x68>
 8008988:	2301      	movs	r3, #1
 800898a:	e000      	b.n	800898e <xQueueSemaphoreTake+0x6a>
 800898c:	2300      	movs	r3, #0
 800898e:	2b00      	cmp	r3, #0
 8008990:	d10b      	bne.n	80089aa <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008996:	f383 8811 	msr	BASEPRI, r3
 800899a:	f3bf 8f6f 	isb	sy
 800899e:	f3bf 8f4f 	dsb	sy
 80089a2:	61bb      	str	r3, [r7, #24]
}
 80089a4:	bf00      	nop
 80089a6:	bf00      	nop
 80089a8:	e7fd      	b.n	80089a6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80089aa:	f001 fc57 	bl	800a25c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80089ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089b2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80089b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d024      	beq.n	8008a04 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80089ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089bc:	1e5a      	subs	r2, r3, #1
 80089be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089c0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80089c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d104      	bne.n	80089d4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80089ca:	f001 fad9 	bl	8009f80 <pvTaskIncrementMutexHeldCount>
 80089ce:	4602      	mov	r2, r0
 80089d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089d2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80089d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089d6:	691b      	ldr	r3, [r3, #16]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d00f      	beq.n	80089fc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80089dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089de:	3310      	adds	r3, #16
 80089e0:	4618      	mov	r0, r3
 80089e2:	f000 fedf 	bl	80097a4 <xTaskRemoveFromEventList>
 80089e6:	4603      	mov	r3, r0
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d007      	beq.n	80089fc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80089ec:	4b54      	ldr	r3, [pc, #336]	@ (8008b40 <xQueueSemaphoreTake+0x21c>)
 80089ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089f2:	601a      	str	r2, [r3, #0]
 80089f4:	f3bf 8f4f 	dsb	sy
 80089f8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80089fc:	f001 fc5e 	bl	800a2bc <vPortExitCritical>
				return pdPASS;
 8008a00:	2301      	movs	r3, #1
 8008a02:	e098      	b.n	8008b36 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d112      	bne.n	8008a30 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d00b      	beq.n	8008a28 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008a10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a14:	f383 8811 	msr	BASEPRI, r3
 8008a18:	f3bf 8f6f 	isb	sy
 8008a1c:	f3bf 8f4f 	dsb	sy
 8008a20:	617b      	str	r3, [r7, #20]
}
 8008a22:	bf00      	nop
 8008a24:	bf00      	nop
 8008a26:	e7fd      	b.n	8008a24 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008a28:	f001 fc48 	bl	800a2bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	e082      	b.n	8008b36 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008a30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d106      	bne.n	8008a44 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008a36:	f107 030c 	add.w	r3, r7, #12
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f000 ff7a 	bl	8009934 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008a40:	2301      	movs	r3, #1
 8008a42:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008a44:	f001 fc3a 	bl	800a2bc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008a48:	f000 fc80 	bl	800934c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008a4c:	f001 fc06 	bl	800a25c <vPortEnterCritical>
 8008a50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a52:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008a56:	b25b      	sxtb	r3, r3
 8008a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a5c:	d103      	bne.n	8008a66 <xQueueSemaphoreTake+0x142>
 8008a5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a60:	2200      	movs	r2, #0
 8008a62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a6c:	b25b      	sxtb	r3, r3
 8008a6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a72:	d103      	bne.n	8008a7c <xQueueSemaphoreTake+0x158>
 8008a74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a76:	2200      	movs	r2, #0
 8008a78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a7c:	f001 fc1e 	bl	800a2bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a80:	463a      	mov	r2, r7
 8008a82:	f107 030c 	add.w	r3, r7, #12
 8008a86:	4611      	mov	r1, r2
 8008a88:	4618      	mov	r0, r3
 8008a8a:	f000 ff69 	bl	8009960 <xTaskCheckForTimeOut>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d132      	bne.n	8008afa <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008a96:	f000 f9d0 	bl	8008e3a <prvIsQueueEmpty>
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d026      	beq.n	8008aee <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008aa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d109      	bne.n	8008abc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008aa8:	f001 fbd8 	bl	800a25c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008aae:	689b      	ldr	r3, [r3, #8]
 8008ab0:	4618      	mov	r0, r3
 8008ab2:	f001 f8bf 	bl	8009c34 <xTaskPriorityInherit>
 8008ab6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008ab8:	f001 fc00 	bl	800a2bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008abe:	3324      	adds	r3, #36	@ 0x24
 8008ac0:	683a      	ldr	r2, [r7, #0]
 8008ac2:	4611      	mov	r1, r2
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	f000 fe09 	bl	80096dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008aca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008acc:	f000 f963 	bl	8008d96 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008ad0:	f000 fc4a 	bl	8009368 <xTaskResumeAll>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	f47f af67 	bne.w	80089aa <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008adc:	4b18      	ldr	r3, [pc, #96]	@ (8008b40 <xQueueSemaphoreTake+0x21c>)
 8008ade:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ae2:	601a      	str	r2, [r3, #0]
 8008ae4:	f3bf 8f4f 	dsb	sy
 8008ae8:	f3bf 8f6f 	isb	sy
 8008aec:	e75d      	b.n	80089aa <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008aee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008af0:	f000 f951 	bl	8008d96 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008af4:	f000 fc38 	bl	8009368 <xTaskResumeAll>
 8008af8:	e757      	b.n	80089aa <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008afa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008afc:	f000 f94b 	bl	8008d96 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b00:	f000 fc32 	bl	8009368 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b06:	f000 f998 	bl	8008e3a <prvIsQueueEmpty>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	f43f af4c 	beq.w	80089aa <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d00d      	beq.n	8008b34 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008b18:	f001 fba0 	bl	800a25c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008b1c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b1e:	f000 f893 	bl	8008c48 <prvGetDisinheritPriorityAfterTimeout>
 8008b22:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008b24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b26:	689b      	ldr	r3, [r3, #8]
 8008b28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	f001 f980 	bl	8009e30 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008b30:	f001 fbc4 	bl	800a2bc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008b34:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3738      	adds	r7, #56	@ 0x38
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
 8008b3e:	bf00      	nop
 8008b40:	e000ed04 	.word	0xe000ed04

08008b44 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b08e      	sub	sp, #56	@ 0x38
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008b54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d10b      	bne.n	8008b72 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8008b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b5e:	f383 8811 	msr	BASEPRI, r3
 8008b62:	f3bf 8f6f 	isb	sy
 8008b66:	f3bf 8f4f 	dsb	sy
 8008b6a:	623b      	str	r3, [r7, #32]
}
 8008b6c:	bf00      	nop
 8008b6e:	bf00      	nop
 8008b70:	e7fd      	b.n	8008b6e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d103      	bne.n	8008b80 <xQueueReceiveFromISR+0x3c>
 8008b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d101      	bne.n	8008b84 <xQueueReceiveFromISR+0x40>
 8008b80:	2301      	movs	r3, #1
 8008b82:	e000      	b.n	8008b86 <xQueueReceiveFromISR+0x42>
 8008b84:	2300      	movs	r3, #0
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d10b      	bne.n	8008ba2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8008b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b8e:	f383 8811 	msr	BASEPRI, r3
 8008b92:	f3bf 8f6f 	isb	sy
 8008b96:	f3bf 8f4f 	dsb	sy
 8008b9a:	61fb      	str	r3, [r7, #28]
}
 8008b9c:	bf00      	nop
 8008b9e:	bf00      	nop
 8008ba0:	e7fd      	b.n	8008b9e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008ba2:	f001 fc1d 	bl	800a3e0 <vPortValidateInterruptPriority>
	__asm volatile
 8008ba6:	f3ef 8211 	mrs	r2, BASEPRI
 8008baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bae:	f383 8811 	msr	BASEPRI, r3
 8008bb2:	f3bf 8f6f 	isb	sy
 8008bb6:	f3bf 8f4f 	dsb	sy
 8008bba:	61ba      	str	r2, [r7, #24]
 8008bbc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008bbe:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bc6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d02f      	beq.n	8008c2e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008bd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008bd8:	68b9      	ldr	r1, [r7, #8]
 8008bda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008bdc:	f000 f8b5 	bl	8008d4a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008be0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008be2:	1e5a      	subs	r2, r3, #1
 8008be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008be8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bf0:	d112      	bne.n	8008c18 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf4:	691b      	ldr	r3, [r3, #16]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d016      	beq.n	8008c28 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bfc:	3310      	adds	r3, #16
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f000 fdd0 	bl	80097a4 <xTaskRemoveFromEventList>
 8008c04:	4603      	mov	r3, r0
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d00e      	beq.n	8008c28 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d00b      	beq.n	8008c28 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2201      	movs	r2, #1
 8008c14:	601a      	str	r2, [r3, #0]
 8008c16:	e007      	b.n	8008c28 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008c18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c1c:	3301      	adds	r3, #1
 8008c1e:	b2db      	uxtb	r3, r3
 8008c20:	b25a      	sxtb	r2, r3
 8008c22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008c28:	2301      	movs	r3, #1
 8008c2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c2c:	e001      	b.n	8008c32 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c34:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008c36:	693b      	ldr	r3, [r7, #16]
 8008c38:	f383 8811 	msr	BASEPRI, r3
}
 8008c3c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008c40:	4618      	mov	r0, r3
 8008c42:	3738      	adds	r7, #56	@ 0x38
 8008c44:	46bd      	mov	sp, r7
 8008c46:	bd80      	pop	{r7, pc}

08008c48 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008c48:	b480      	push	{r7}
 8008c4a:	b085      	sub	sp, #20
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d006      	beq.n	8008c66 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f1c3 0305 	rsb	r3, r3, #5
 8008c62:	60fb      	str	r3, [r7, #12]
 8008c64:	e001      	b.n	8008c6a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008c66:	2300      	movs	r3, #0
 8008c68:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
	}
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	3714      	adds	r7, #20
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bc80      	pop	{r7}
 8008c74:	4770      	bx	lr

08008c76 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b086      	sub	sp, #24
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	60f8      	str	r0, [r7, #12]
 8008c7e:	60b9      	str	r1, [r7, #8]
 8008c80:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008c82:	2300      	movs	r3, #0
 8008c84:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c8a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d10d      	bne.n	8008cb0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d14d      	bne.n	8008d38 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	689b      	ldr	r3, [r3, #8]
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	f001 f83d 	bl	8009d20 <xTaskPriorityDisinherit>
 8008ca6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2200      	movs	r2, #0
 8008cac:	609a      	str	r2, [r3, #8]
 8008cae:	e043      	b.n	8008d38 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	d119      	bne.n	8008cea <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	6858      	ldr	r0, [r3, #4]
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cbe:	461a      	mov	r2, r3
 8008cc0:	68b9      	ldr	r1, [r7, #8]
 8008cc2:	f002 fbfe 	bl	800b4c2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	685a      	ldr	r2, [r3, #4]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cce:	441a      	add	r2, r3
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	685a      	ldr	r2, [r3, #4]
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	429a      	cmp	r2, r3
 8008cde:	d32b      	bcc.n	8008d38 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681a      	ldr	r2, [r3, #0]
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	605a      	str	r2, [r3, #4]
 8008ce8:	e026      	b.n	8008d38 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	68d8      	ldr	r0, [r3, #12]
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cf2:	461a      	mov	r2, r3
 8008cf4:	68b9      	ldr	r1, [r7, #8]
 8008cf6:	f002 fbe4 	bl	800b4c2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	68da      	ldr	r2, [r3, #12]
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d02:	425b      	negs	r3, r3
 8008d04:	441a      	add	r2, r3
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	68da      	ldr	r2, [r3, #12]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d207      	bcs.n	8008d26 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	689a      	ldr	r2, [r3, #8]
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d1e:	425b      	negs	r3, r3
 8008d20:	441a      	add	r2, r3
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	d105      	bne.n	8008d38 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008d2c:	693b      	ldr	r3, [r7, #16]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d002      	beq.n	8008d38 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008d32:	693b      	ldr	r3, [r7, #16]
 8008d34:	3b01      	subs	r3, #1
 8008d36:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008d38:	693b      	ldr	r3, [r7, #16]
 8008d3a:	1c5a      	adds	r2, r3, #1
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008d40:	697b      	ldr	r3, [r7, #20]
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3718      	adds	r7, #24
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}

08008d4a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008d4a:	b580      	push	{r7, lr}
 8008d4c:	b082      	sub	sp, #8
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	6078      	str	r0, [r7, #4]
 8008d52:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d018      	beq.n	8008d8e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	68da      	ldr	r2, [r3, #12]
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d64:	441a      	add	r2, r3
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	68da      	ldr	r2, [r3, #12]
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	429a      	cmp	r2, r3
 8008d74:	d303      	bcc.n	8008d7e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681a      	ldr	r2, [r3, #0]
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	68d9      	ldr	r1, [r3, #12]
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d86:	461a      	mov	r2, r3
 8008d88:	6838      	ldr	r0, [r7, #0]
 8008d8a:	f002 fb9a 	bl	800b4c2 <memcpy>
	}
}
 8008d8e:	bf00      	nop
 8008d90:	3708      	adds	r7, #8
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}

08008d96 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008d96:	b580      	push	{r7, lr}
 8008d98:	b084      	sub	sp, #16
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008d9e:	f001 fa5d 	bl	800a25c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008da8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008daa:	e011      	b.n	8008dd0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d012      	beq.n	8008dda <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	3324      	adds	r3, #36	@ 0x24
 8008db8:	4618      	mov	r0, r3
 8008dba:	f000 fcf3 	bl	80097a4 <xTaskRemoveFromEventList>
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d001      	beq.n	8008dc8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008dc4:	f000 fe30 	bl	8009a28 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008dc8:	7bfb      	ldrb	r3, [r7, #15]
 8008dca:	3b01      	subs	r3, #1
 8008dcc:	b2db      	uxtb	r3, r3
 8008dce:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008dd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	dce9      	bgt.n	8008dac <prvUnlockQueue+0x16>
 8008dd8:	e000      	b.n	8008ddc <prvUnlockQueue+0x46>
					break;
 8008dda:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	22ff      	movs	r2, #255	@ 0xff
 8008de0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008de4:	f001 fa6a 	bl	800a2bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008de8:	f001 fa38 	bl	800a25c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008df2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008df4:	e011      	b.n	8008e1a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	691b      	ldr	r3, [r3, #16]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d012      	beq.n	8008e24 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	3310      	adds	r3, #16
 8008e02:	4618      	mov	r0, r3
 8008e04:	f000 fcce 	bl	80097a4 <xTaskRemoveFromEventList>
 8008e08:	4603      	mov	r3, r0
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d001      	beq.n	8008e12 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008e0e:	f000 fe0b 	bl	8009a28 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008e12:	7bbb      	ldrb	r3, [r7, #14]
 8008e14:	3b01      	subs	r3, #1
 8008e16:	b2db      	uxtb	r3, r3
 8008e18:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008e1a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	dce9      	bgt.n	8008df6 <prvUnlockQueue+0x60>
 8008e22:	e000      	b.n	8008e26 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008e24:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	22ff      	movs	r2, #255	@ 0xff
 8008e2a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008e2e:	f001 fa45 	bl	800a2bc <vPortExitCritical>
}
 8008e32:	bf00      	nop
 8008e34:	3710      	adds	r7, #16
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}

08008e3a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008e3a:	b580      	push	{r7, lr}
 8008e3c:	b084      	sub	sp, #16
 8008e3e:	af00      	add	r7, sp, #0
 8008e40:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008e42:	f001 fa0b 	bl	800a25c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d102      	bne.n	8008e54 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008e4e:	2301      	movs	r3, #1
 8008e50:	60fb      	str	r3, [r7, #12]
 8008e52:	e001      	b.n	8008e58 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008e54:	2300      	movs	r3, #0
 8008e56:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008e58:	f001 fa30 	bl	800a2bc <vPortExitCritical>

	return xReturn;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
}
 8008e5e:	4618      	mov	r0, r3
 8008e60:	3710      	adds	r7, #16
 8008e62:	46bd      	mov	sp, r7
 8008e64:	bd80      	pop	{r7, pc}

08008e66 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008e66:	b580      	push	{r7, lr}
 8008e68:	b084      	sub	sp, #16
 8008e6a:	af00      	add	r7, sp, #0
 8008e6c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008e6e:	f001 f9f5 	bl	800a25c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d102      	bne.n	8008e84 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	60fb      	str	r3, [r7, #12]
 8008e82:	e001      	b.n	8008e88 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008e84:	2300      	movs	r3, #0
 8008e86:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008e88:	f001 fa18 	bl	800a2bc <vPortExitCritical>

	return xReturn;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	3710      	adds	r7, #16
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}

08008e96 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008e96:	b580      	push	{r7, lr}
 8008e98:	b08e      	sub	sp, #56	@ 0x38
 8008e9a:	af04      	add	r7, sp, #16
 8008e9c:	60f8      	str	r0, [r7, #12]
 8008e9e:	60b9      	str	r1, [r7, #8]
 8008ea0:	607a      	str	r2, [r7, #4]
 8008ea2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d10b      	bne.n	8008ec2 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008eaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eae:	f383 8811 	msr	BASEPRI, r3
 8008eb2:	f3bf 8f6f 	isb	sy
 8008eb6:	f3bf 8f4f 	dsb	sy
 8008eba:	623b      	str	r3, [r7, #32]
}
 8008ebc:	bf00      	nop
 8008ebe:	bf00      	nop
 8008ec0:	e7fd      	b.n	8008ebe <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d10b      	bne.n	8008ee0 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ecc:	f383 8811 	msr	BASEPRI, r3
 8008ed0:	f3bf 8f6f 	isb	sy
 8008ed4:	f3bf 8f4f 	dsb	sy
 8008ed8:	61fb      	str	r3, [r7, #28]
}
 8008eda:	bf00      	nop
 8008edc:	bf00      	nop
 8008ede:	e7fd      	b.n	8008edc <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008ee0:	23a8      	movs	r3, #168	@ 0xa8
 8008ee2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008ee4:	693b      	ldr	r3, [r7, #16]
 8008ee6:	2ba8      	cmp	r3, #168	@ 0xa8
 8008ee8:	d00b      	beq.n	8008f02 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eee:	f383 8811 	msr	BASEPRI, r3
 8008ef2:	f3bf 8f6f 	isb	sy
 8008ef6:	f3bf 8f4f 	dsb	sy
 8008efa:	61bb      	str	r3, [r7, #24]
}
 8008efc:	bf00      	nop
 8008efe:	bf00      	nop
 8008f00:	e7fd      	b.n	8008efe <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008f02:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d01e      	beq.n	8008f48 <xTaskCreateStatic+0xb2>
 8008f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d01b      	beq.n	8008f48 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f12:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f16:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f18:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f1c:	2202      	movs	r2, #2
 8008f1e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008f22:	2300      	movs	r3, #0
 8008f24:	9303      	str	r3, [sp, #12]
 8008f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f28:	9302      	str	r3, [sp, #8]
 8008f2a:	f107 0314 	add.w	r3, r7, #20
 8008f2e:	9301      	str	r3, [sp, #4]
 8008f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f32:	9300      	str	r3, [sp, #0]
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	687a      	ldr	r2, [r7, #4]
 8008f38:	68b9      	ldr	r1, [r7, #8]
 8008f3a:	68f8      	ldr	r0, [r7, #12]
 8008f3c:	f000 f850 	bl	8008fe0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008f40:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008f42:	f000 f8f5 	bl	8009130 <prvAddNewTaskToReadyList>
 8008f46:	e001      	b.n	8008f4c <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008f4c:	697b      	ldr	r3, [r7, #20]
	}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3728      	adds	r7, #40	@ 0x28
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}

08008f56 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008f56:	b580      	push	{r7, lr}
 8008f58:	b08c      	sub	sp, #48	@ 0x30
 8008f5a:	af04      	add	r7, sp, #16
 8008f5c:	60f8      	str	r0, [r7, #12]
 8008f5e:	60b9      	str	r1, [r7, #8]
 8008f60:	603b      	str	r3, [r7, #0]
 8008f62:	4613      	mov	r3, r2
 8008f64:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008f66:	88fb      	ldrh	r3, [r7, #6]
 8008f68:	009b      	lsls	r3, r3, #2
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f001 fa78 	bl	800a460 <pvPortMalloc>
 8008f70:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008f72:	697b      	ldr	r3, [r7, #20]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d00e      	beq.n	8008f96 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008f78:	20a8      	movs	r0, #168	@ 0xa8
 8008f7a:	f001 fa71 	bl	800a460 <pvPortMalloc>
 8008f7e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008f80:	69fb      	ldr	r3, [r7, #28]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d003      	beq.n	8008f8e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008f86:	69fb      	ldr	r3, [r7, #28]
 8008f88:	697a      	ldr	r2, [r7, #20]
 8008f8a:	631a      	str	r2, [r3, #48]	@ 0x30
 8008f8c:	e005      	b.n	8008f9a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008f8e:	6978      	ldr	r0, [r7, #20]
 8008f90:	f001 fb34 	bl	800a5fc <vPortFree>
 8008f94:	e001      	b.n	8008f9a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008f96:	2300      	movs	r3, #0
 8008f98:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008f9a:	69fb      	ldr	r3, [r7, #28]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d017      	beq.n	8008fd0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008fa0:	69fb      	ldr	r3, [r7, #28]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008fa8:	88fa      	ldrh	r2, [r7, #6]
 8008faa:	2300      	movs	r3, #0
 8008fac:	9303      	str	r3, [sp, #12]
 8008fae:	69fb      	ldr	r3, [r7, #28]
 8008fb0:	9302      	str	r3, [sp, #8]
 8008fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fb4:	9301      	str	r3, [sp, #4]
 8008fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fb8:	9300      	str	r3, [sp, #0]
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	68b9      	ldr	r1, [r7, #8]
 8008fbe:	68f8      	ldr	r0, [r7, #12]
 8008fc0:	f000 f80e 	bl	8008fe0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008fc4:	69f8      	ldr	r0, [r7, #28]
 8008fc6:	f000 f8b3 	bl	8009130 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	61bb      	str	r3, [r7, #24]
 8008fce:	e002      	b.n	8008fd6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008fd0:	f04f 33ff 	mov.w	r3, #4294967295
 8008fd4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008fd6:	69bb      	ldr	r3, [r7, #24]
	}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3720      	adds	r7, #32
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008fe0:	b580      	push	{r7, lr}
 8008fe2:	b088      	sub	sp, #32
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	60f8      	str	r0, [r7, #12]
 8008fe8:	60b9      	str	r1, [r7, #8]
 8008fea:	607a      	str	r2, [r7, #4]
 8008fec:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	009b      	lsls	r3, r3, #2
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	21a5      	movs	r1, #165	@ 0xa5
 8008ffa:	f002 f97e 	bl	800b2fa <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009000:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009008:	3b01      	subs	r3, #1
 800900a:	009b      	lsls	r3, r3, #2
 800900c:	4413      	add	r3, r2
 800900e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009010:	69bb      	ldr	r3, [r7, #24]
 8009012:	f023 0307 	bic.w	r3, r3, #7
 8009016:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009018:	69bb      	ldr	r3, [r7, #24]
 800901a:	f003 0307 	and.w	r3, r3, #7
 800901e:	2b00      	cmp	r3, #0
 8009020:	d00b      	beq.n	800903a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009022:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009026:	f383 8811 	msr	BASEPRI, r3
 800902a:	f3bf 8f6f 	isb	sy
 800902e:	f3bf 8f4f 	dsb	sy
 8009032:	617b      	str	r3, [r7, #20]
}
 8009034:	bf00      	nop
 8009036:	bf00      	nop
 8009038:	e7fd      	b.n	8009036 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800903a:	68bb      	ldr	r3, [r7, #8]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d01f      	beq.n	8009080 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009040:	2300      	movs	r3, #0
 8009042:	61fb      	str	r3, [r7, #28]
 8009044:	e012      	b.n	800906c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009046:	68ba      	ldr	r2, [r7, #8]
 8009048:	69fb      	ldr	r3, [r7, #28]
 800904a:	4413      	add	r3, r2
 800904c:	7819      	ldrb	r1, [r3, #0]
 800904e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009050:	69fb      	ldr	r3, [r7, #28]
 8009052:	4413      	add	r3, r2
 8009054:	3334      	adds	r3, #52	@ 0x34
 8009056:	460a      	mov	r2, r1
 8009058:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	69fb      	ldr	r3, [r7, #28]
 800905e:	4413      	add	r3, r2
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	2b00      	cmp	r3, #0
 8009064:	d006      	beq.n	8009074 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009066:	69fb      	ldr	r3, [r7, #28]
 8009068:	3301      	adds	r3, #1
 800906a:	61fb      	str	r3, [r7, #28]
 800906c:	69fb      	ldr	r3, [r7, #28]
 800906e:	2b0f      	cmp	r3, #15
 8009070:	d9e9      	bls.n	8009046 <prvInitialiseNewTask+0x66>
 8009072:	e000      	b.n	8009076 <prvInitialiseNewTask+0x96>
			{
				break;
 8009074:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009078:	2200      	movs	r2, #0
 800907a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800907e:	e003      	b.n	8009088 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009082:	2200      	movs	r2, #0
 8009084:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009088:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800908a:	2b04      	cmp	r3, #4
 800908c:	d901      	bls.n	8009092 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800908e:	2304      	movs	r3, #4
 8009090:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009094:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009096:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800909a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800909c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800909e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a0:	2200      	movs	r2, #0
 80090a2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80090a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a6:	3304      	adds	r3, #4
 80090a8:	4618      	mov	r0, r3
 80090aa:	f7ff f834 	bl	8008116 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80090ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b0:	3318      	adds	r3, #24
 80090b2:	4618      	mov	r0, r3
 80090b4:	f7ff f82f 	bl	8008116 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80090b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090bc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090c0:	f1c3 0205 	rsb	r2, r3, #5
 80090c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80090c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090cc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80090ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d0:	2200      	movs	r2, #0
 80090d2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80090d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090d8:	2200      	movs	r2, #0
 80090da:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80090de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090e0:	3354      	adds	r3, #84	@ 0x54
 80090e2:	224c      	movs	r2, #76	@ 0x4c
 80090e4:	2100      	movs	r1, #0
 80090e6:	4618      	mov	r0, r3
 80090e8:	f002 f907 	bl	800b2fa <memset>
 80090ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ee:	4a0d      	ldr	r2, [pc, #52]	@ (8009124 <prvInitialiseNewTask+0x144>)
 80090f0:	659a      	str	r2, [r3, #88]	@ 0x58
 80090f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090f4:	4a0c      	ldr	r2, [pc, #48]	@ (8009128 <prvInitialiseNewTask+0x148>)
 80090f6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80090f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090fa:	4a0c      	ldr	r2, [pc, #48]	@ (800912c <prvInitialiseNewTask+0x14c>)
 80090fc:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80090fe:	683a      	ldr	r2, [r7, #0]
 8009100:	68f9      	ldr	r1, [r7, #12]
 8009102:	69b8      	ldr	r0, [r7, #24]
 8009104:	f000 ffb6 	bl	800a074 <pxPortInitialiseStack>
 8009108:	4602      	mov	r2, r0
 800910a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800910c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800910e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009110:	2b00      	cmp	r3, #0
 8009112:	d002      	beq.n	800911a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009116:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009118:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800911a:	bf00      	nop
 800911c:	3720      	adds	r7, #32
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}
 8009122:	bf00      	nop
 8009124:	20002748 	.word	0x20002748
 8009128:	200027b0 	.word	0x200027b0
 800912c:	20002818 	.word	0x20002818

08009130 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009130:	b580      	push	{r7, lr}
 8009132:	b082      	sub	sp, #8
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009138:	f001 f890 	bl	800a25c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800913c:	4b2c      	ldr	r3, [pc, #176]	@ (80091f0 <prvAddNewTaskToReadyList+0xc0>)
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	3301      	adds	r3, #1
 8009142:	4a2b      	ldr	r2, [pc, #172]	@ (80091f0 <prvAddNewTaskToReadyList+0xc0>)
 8009144:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009146:	4b2b      	ldr	r3, [pc, #172]	@ (80091f4 <prvAddNewTaskToReadyList+0xc4>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d109      	bne.n	8009162 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800914e:	4a29      	ldr	r2, [pc, #164]	@ (80091f4 <prvAddNewTaskToReadyList+0xc4>)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009154:	4b26      	ldr	r3, [pc, #152]	@ (80091f0 <prvAddNewTaskToReadyList+0xc0>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	2b01      	cmp	r3, #1
 800915a:	d110      	bne.n	800917e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800915c:	f000 fc88 	bl	8009a70 <prvInitialiseTaskLists>
 8009160:	e00d      	b.n	800917e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009162:	4b25      	ldr	r3, [pc, #148]	@ (80091f8 <prvAddNewTaskToReadyList+0xc8>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d109      	bne.n	800917e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800916a:	4b22      	ldr	r3, [pc, #136]	@ (80091f4 <prvAddNewTaskToReadyList+0xc4>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009174:	429a      	cmp	r2, r3
 8009176:	d802      	bhi.n	800917e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009178:	4a1e      	ldr	r2, [pc, #120]	@ (80091f4 <prvAddNewTaskToReadyList+0xc4>)
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800917e:	4b1f      	ldr	r3, [pc, #124]	@ (80091fc <prvAddNewTaskToReadyList+0xcc>)
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	3301      	adds	r3, #1
 8009184:	4a1d      	ldr	r2, [pc, #116]	@ (80091fc <prvAddNewTaskToReadyList+0xcc>)
 8009186:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009188:	4b1c      	ldr	r3, [pc, #112]	@ (80091fc <prvAddNewTaskToReadyList+0xcc>)
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009194:	2201      	movs	r2, #1
 8009196:	409a      	lsls	r2, r3
 8009198:	4b19      	ldr	r3, [pc, #100]	@ (8009200 <prvAddNewTaskToReadyList+0xd0>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4313      	orrs	r3, r2
 800919e:	4a18      	ldr	r2, [pc, #96]	@ (8009200 <prvAddNewTaskToReadyList+0xd0>)
 80091a0:	6013      	str	r3, [r2, #0]
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091a6:	4613      	mov	r3, r2
 80091a8:	009b      	lsls	r3, r3, #2
 80091aa:	4413      	add	r3, r2
 80091ac:	009b      	lsls	r3, r3, #2
 80091ae:	4a15      	ldr	r2, [pc, #84]	@ (8009204 <prvAddNewTaskToReadyList+0xd4>)
 80091b0:	441a      	add	r2, r3
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	3304      	adds	r3, #4
 80091b6:	4619      	mov	r1, r3
 80091b8:	4610      	mov	r0, r2
 80091ba:	f7fe ffb8 	bl	800812e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80091be:	f001 f87d 	bl	800a2bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80091c2:	4b0d      	ldr	r3, [pc, #52]	@ (80091f8 <prvAddNewTaskToReadyList+0xc8>)
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d00e      	beq.n	80091e8 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80091ca:	4b0a      	ldr	r3, [pc, #40]	@ (80091f4 <prvAddNewTaskToReadyList+0xc4>)
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d207      	bcs.n	80091e8 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80091d8:	4b0b      	ldr	r3, [pc, #44]	@ (8009208 <prvAddNewTaskToReadyList+0xd8>)
 80091da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091de:	601a      	str	r2, [r3, #0]
 80091e0:	f3bf 8f4f 	dsb	sy
 80091e4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80091e8:	bf00      	nop
 80091ea:	3708      	adds	r7, #8
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}
 80091f0:	200007b4 	.word	0x200007b4
 80091f4:	200006dc 	.word	0x200006dc
 80091f8:	200007c0 	.word	0x200007c0
 80091fc:	200007d0 	.word	0x200007d0
 8009200:	200007bc 	.word	0x200007bc
 8009204:	200006e0 	.word	0x200006e0
 8009208:	e000ed04 	.word	0xe000ed04

0800920c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800920c:	b580      	push	{r7, lr}
 800920e:	b084      	sub	sp, #16
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009214:	2300      	movs	r3, #0
 8009216:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d018      	beq.n	8009250 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800921e:	4b14      	ldr	r3, [pc, #80]	@ (8009270 <vTaskDelay+0x64>)
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	2b00      	cmp	r3, #0
 8009224:	d00b      	beq.n	800923e <vTaskDelay+0x32>
	__asm volatile
 8009226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800922a:	f383 8811 	msr	BASEPRI, r3
 800922e:	f3bf 8f6f 	isb	sy
 8009232:	f3bf 8f4f 	dsb	sy
 8009236:	60bb      	str	r3, [r7, #8]
}
 8009238:	bf00      	nop
 800923a:	bf00      	nop
 800923c:	e7fd      	b.n	800923a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800923e:	f000 f885 	bl	800934c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009242:	2100      	movs	r1, #0
 8009244:	6878      	ldr	r0, [r7, #4]
 8009246:	f000 feaf 	bl	8009fa8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800924a:	f000 f88d 	bl	8009368 <xTaskResumeAll>
 800924e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	2b00      	cmp	r3, #0
 8009254:	d107      	bne.n	8009266 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009256:	4b07      	ldr	r3, [pc, #28]	@ (8009274 <vTaskDelay+0x68>)
 8009258:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800925c:	601a      	str	r2, [r3, #0]
 800925e:	f3bf 8f4f 	dsb	sy
 8009262:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009266:	bf00      	nop
 8009268:	3710      	adds	r7, #16
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}
 800926e:	bf00      	nop
 8009270:	200007dc 	.word	0x200007dc
 8009274:	e000ed04 	.word	0xe000ed04

08009278 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b08a      	sub	sp, #40	@ 0x28
 800927c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800927e:	2300      	movs	r3, #0
 8009280:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009282:	2300      	movs	r3, #0
 8009284:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009286:	463a      	mov	r2, r7
 8009288:	1d39      	adds	r1, r7, #4
 800928a:	f107 0308 	add.w	r3, r7, #8
 800928e:	4618      	mov	r0, r3
 8009290:	f7f7 ff14 	bl	80010bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009294:	6839      	ldr	r1, [r7, #0]
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	68ba      	ldr	r2, [r7, #8]
 800929a:	9202      	str	r2, [sp, #8]
 800929c:	9301      	str	r3, [sp, #4]
 800929e:	2300      	movs	r3, #0
 80092a0:	9300      	str	r3, [sp, #0]
 80092a2:	2300      	movs	r3, #0
 80092a4:	460a      	mov	r2, r1
 80092a6:	4921      	ldr	r1, [pc, #132]	@ (800932c <vTaskStartScheduler+0xb4>)
 80092a8:	4821      	ldr	r0, [pc, #132]	@ (8009330 <vTaskStartScheduler+0xb8>)
 80092aa:	f7ff fdf4 	bl	8008e96 <xTaskCreateStatic>
 80092ae:	4603      	mov	r3, r0
 80092b0:	4a20      	ldr	r2, [pc, #128]	@ (8009334 <vTaskStartScheduler+0xbc>)
 80092b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80092b4:	4b1f      	ldr	r3, [pc, #124]	@ (8009334 <vTaskStartScheduler+0xbc>)
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d002      	beq.n	80092c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80092bc:	2301      	movs	r3, #1
 80092be:	617b      	str	r3, [r7, #20]
 80092c0:	e001      	b.n	80092c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80092c2:	2300      	movs	r3, #0
 80092c4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	2b01      	cmp	r3, #1
 80092ca:	d11b      	bne.n	8009304 <vTaskStartScheduler+0x8c>
	__asm volatile
 80092cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092d0:	f383 8811 	msr	BASEPRI, r3
 80092d4:	f3bf 8f6f 	isb	sy
 80092d8:	f3bf 8f4f 	dsb	sy
 80092dc:	613b      	str	r3, [r7, #16]
}
 80092de:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80092e0:	4b15      	ldr	r3, [pc, #84]	@ (8009338 <vTaskStartScheduler+0xc0>)
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	3354      	adds	r3, #84	@ 0x54
 80092e6:	4a15      	ldr	r2, [pc, #84]	@ (800933c <vTaskStartScheduler+0xc4>)
 80092e8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80092ea:	4b15      	ldr	r3, [pc, #84]	@ (8009340 <vTaskStartScheduler+0xc8>)
 80092ec:	f04f 32ff 	mov.w	r2, #4294967295
 80092f0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80092f2:	4b14      	ldr	r3, [pc, #80]	@ (8009344 <vTaskStartScheduler+0xcc>)
 80092f4:	2201      	movs	r2, #1
 80092f6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80092f8:	4b13      	ldr	r3, [pc, #76]	@ (8009348 <vTaskStartScheduler+0xd0>)
 80092fa:	2200      	movs	r2, #0
 80092fc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80092fe:	f000 ff3b 	bl	800a178 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009302:	e00f      	b.n	8009324 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009304:	697b      	ldr	r3, [r7, #20]
 8009306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800930a:	d10b      	bne.n	8009324 <vTaskStartScheduler+0xac>
	__asm volatile
 800930c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009310:	f383 8811 	msr	BASEPRI, r3
 8009314:	f3bf 8f6f 	isb	sy
 8009318:	f3bf 8f4f 	dsb	sy
 800931c:	60fb      	str	r3, [r7, #12]
}
 800931e:	bf00      	nop
 8009320:	bf00      	nop
 8009322:	e7fd      	b.n	8009320 <vTaskStartScheduler+0xa8>
}
 8009324:	bf00      	nop
 8009326:	3718      	adds	r7, #24
 8009328:	46bd      	mov	sp, r7
 800932a:	bd80      	pop	{r7, pc}
 800932c:	0800d354 	.word	0x0800d354
 8009330:	08009a41 	.word	0x08009a41
 8009334:	200007d8 	.word	0x200007d8
 8009338:	200006dc 	.word	0x200006dc
 800933c:	20000040 	.word	0x20000040
 8009340:	200007d4 	.word	0x200007d4
 8009344:	200007c0 	.word	0x200007c0
 8009348:	200007b8 	.word	0x200007b8

0800934c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800934c:	b480      	push	{r7}
 800934e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009350:	4b04      	ldr	r3, [pc, #16]	@ (8009364 <vTaskSuspendAll+0x18>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	3301      	adds	r3, #1
 8009356:	4a03      	ldr	r2, [pc, #12]	@ (8009364 <vTaskSuspendAll+0x18>)
 8009358:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800935a:	bf00      	nop
 800935c:	46bd      	mov	sp, r7
 800935e:	bc80      	pop	{r7}
 8009360:	4770      	bx	lr
 8009362:	bf00      	nop
 8009364:	200007dc 	.word	0x200007dc

08009368 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b084      	sub	sp, #16
 800936c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800936e:	2300      	movs	r3, #0
 8009370:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009372:	2300      	movs	r3, #0
 8009374:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009376:	4b42      	ldr	r3, [pc, #264]	@ (8009480 <xTaskResumeAll+0x118>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d10b      	bne.n	8009396 <xTaskResumeAll+0x2e>
	__asm volatile
 800937e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009382:	f383 8811 	msr	BASEPRI, r3
 8009386:	f3bf 8f6f 	isb	sy
 800938a:	f3bf 8f4f 	dsb	sy
 800938e:	603b      	str	r3, [r7, #0]
}
 8009390:	bf00      	nop
 8009392:	bf00      	nop
 8009394:	e7fd      	b.n	8009392 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009396:	f000 ff61 	bl	800a25c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800939a:	4b39      	ldr	r3, [pc, #228]	@ (8009480 <xTaskResumeAll+0x118>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	3b01      	subs	r3, #1
 80093a0:	4a37      	ldr	r2, [pc, #220]	@ (8009480 <xTaskResumeAll+0x118>)
 80093a2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093a4:	4b36      	ldr	r3, [pc, #216]	@ (8009480 <xTaskResumeAll+0x118>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d161      	bne.n	8009470 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80093ac:	4b35      	ldr	r3, [pc, #212]	@ (8009484 <xTaskResumeAll+0x11c>)
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d05d      	beq.n	8009470 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80093b4:	e02e      	b.n	8009414 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093b6:	4b34      	ldr	r3, [pc, #208]	@ (8009488 <xTaskResumeAll+0x120>)
 80093b8:	68db      	ldr	r3, [r3, #12]
 80093ba:	68db      	ldr	r3, [r3, #12]
 80093bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	3318      	adds	r3, #24
 80093c2:	4618      	mov	r0, r3
 80093c4:	f7fe ff0e 	bl	80081e4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	3304      	adds	r3, #4
 80093cc:	4618      	mov	r0, r3
 80093ce:	f7fe ff09 	bl	80081e4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093d6:	2201      	movs	r2, #1
 80093d8:	409a      	lsls	r2, r3
 80093da:	4b2c      	ldr	r3, [pc, #176]	@ (800948c <xTaskResumeAll+0x124>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	4313      	orrs	r3, r2
 80093e0:	4a2a      	ldr	r2, [pc, #168]	@ (800948c <xTaskResumeAll+0x124>)
 80093e2:	6013      	str	r3, [r2, #0]
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093e8:	4613      	mov	r3, r2
 80093ea:	009b      	lsls	r3, r3, #2
 80093ec:	4413      	add	r3, r2
 80093ee:	009b      	lsls	r3, r3, #2
 80093f0:	4a27      	ldr	r2, [pc, #156]	@ (8009490 <xTaskResumeAll+0x128>)
 80093f2:	441a      	add	r2, r3
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	3304      	adds	r3, #4
 80093f8:	4619      	mov	r1, r3
 80093fa:	4610      	mov	r0, r2
 80093fc:	f7fe fe97 	bl	800812e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009404:	4b23      	ldr	r3, [pc, #140]	@ (8009494 <xTaskResumeAll+0x12c>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800940a:	429a      	cmp	r2, r3
 800940c:	d302      	bcc.n	8009414 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800940e:	4b22      	ldr	r3, [pc, #136]	@ (8009498 <xTaskResumeAll+0x130>)
 8009410:	2201      	movs	r2, #1
 8009412:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009414:	4b1c      	ldr	r3, [pc, #112]	@ (8009488 <xTaskResumeAll+0x120>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d1cc      	bne.n	80093b6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d001      	beq.n	8009426 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009422:	f000 fbc9 	bl	8009bb8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009426:	4b1d      	ldr	r3, [pc, #116]	@ (800949c <xTaskResumeAll+0x134>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d010      	beq.n	8009454 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009432:	f000 f837 	bl	80094a4 <xTaskIncrementTick>
 8009436:	4603      	mov	r3, r0
 8009438:	2b00      	cmp	r3, #0
 800943a:	d002      	beq.n	8009442 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800943c:	4b16      	ldr	r3, [pc, #88]	@ (8009498 <xTaskResumeAll+0x130>)
 800943e:	2201      	movs	r2, #1
 8009440:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	3b01      	subs	r3, #1
 8009446:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d1f1      	bne.n	8009432 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800944e:	4b13      	ldr	r3, [pc, #76]	@ (800949c <xTaskResumeAll+0x134>)
 8009450:	2200      	movs	r2, #0
 8009452:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009454:	4b10      	ldr	r3, [pc, #64]	@ (8009498 <xTaskResumeAll+0x130>)
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d009      	beq.n	8009470 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800945c:	2301      	movs	r3, #1
 800945e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009460:	4b0f      	ldr	r3, [pc, #60]	@ (80094a0 <xTaskResumeAll+0x138>)
 8009462:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009466:	601a      	str	r2, [r3, #0]
 8009468:	f3bf 8f4f 	dsb	sy
 800946c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009470:	f000 ff24 	bl	800a2bc <vPortExitCritical>

	return xAlreadyYielded;
 8009474:	68bb      	ldr	r3, [r7, #8]
}
 8009476:	4618      	mov	r0, r3
 8009478:	3710      	adds	r7, #16
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}
 800947e:	bf00      	nop
 8009480:	200007dc 	.word	0x200007dc
 8009484:	200007b4 	.word	0x200007b4
 8009488:	20000774 	.word	0x20000774
 800948c:	200007bc 	.word	0x200007bc
 8009490:	200006e0 	.word	0x200006e0
 8009494:	200006dc 	.word	0x200006dc
 8009498:	200007c8 	.word	0x200007c8
 800949c:	200007c4 	.word	0x200007c4
 80094a0:	e000ed04 	.word	0xe000ed04

080094a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b086      	sub	sp, #24
 80094a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80094aa:	2300      	movs	r3, #0
 80094ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094ae:	4b4f      	ldr	r3, [pc, #316]	@ (80095ec <xTaskIncrementTick+0x148>)
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	f040 808f 	bne.w	80095d6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80094b8:	4b4d      	ldr	r3, [pc, #308]	@ (80095f0 <xTaskIncrementTick+0x14c>)
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	3301      	adds	r3, #1
 80094be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80094c0:	4a4b      	ldr	r2, [pc, #300]	@ (80095f0 <xTaskIncrementTick+0x14c>)
 80094c2:	693b      	ldr	r3, [r7, #16]
 80094c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d121      	bne.n	8009510 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80094cc:	4b49      	ldr	r3, [pc, #292]	@ (80095f4 <xTaskIncrementTick+0x150>)
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d00b      	beq.n	80094ee <xTaskIncrementTick+0x4a>
	__asm volatile
 80094d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094da:	f383 8811 	msr	BASEPRI, r3
 80094de:	f3bf 8f6f 	isb	sy
 80094e2:	f3bf 8f4f 	dsb	sy
 80094e6:	603b      	str	r3, [r7, #0]
}
 80094e8:	bf00      	nop
 80094ea:	bf00      	nop
 80094ec:	e7fd      	b.n	80094ea <xTaskIncrementTick+0x46>
 80094ee:	4b41      	ldr	r3, [pc, #260]	@ (80095f4 <xTaskIncrementTick+0x150>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	60fb      	str	r3, [r7, #12]
 80094f4:	4b40      	ldr	r3, [pc, #256]	@ (80095f8 <xTaskIncrementTick+0x154>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4a3e      	ldr	r2, [pc, #248]	@ (80095f4 <xTaskIncrementTick+0x150>)
 80094fa:	6013      	str	r3, [r2, #0]
 80094fc:	4a3e      	ldr	r2, [pc, #248]	@ (80095f8 <xTaskIncrementTick+0x154>)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	6013      	str	r3, [r2, #0]
 8009502:	4b3e      	ldr	r3, [pc, #248]	@ (80095fc <xTaskIncrementTick+0x158>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	3301      	adds	r3, #1
 8009508:	4a3c      	ldr	r2, [pc, #240]	@ (80095fc <xTaskIncrementTick+0x158>)
 800950a:	6013      	str	r3, [r2, #0]
 800950c:	f000 fb54 	bl	8009bb8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009510:	4b3b      	ldr	r3, [pc, #236]	@ (8009600 <xTaskIncrementTick+0x15c>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	693a      	ldr	r2, [r7, #16]
 8009516:	429a      	cmp	r2, r3
 8009518:	d348      	bcc.n	80095ac <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800951a:	4b36      	ldr	r3, [pc, #216]	@ (80095f4 <xTaskIncrementTick+0x150>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d104      	bne.n	800952e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009524:	4b36      	ldr	r3, [pc, #216]	@ (8009600 <xTaskIncrementTick+0x15c>)
 8009526:	f04f 32ff 	mov.w	r2, #4294967295
 800952a:	601a      	str	r2, [r3, #0]
					break;
 800952c:	e03e      	b.n	80095ac <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800952e:	4b31      	ldr	r3, [pc, #196]	@ (80095f4 <xTaskIncrementTick+0x150>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	68db      	ldr	r3, [r3, #12]
 8009534:	68db      	ldr	r3, [r3, #12]
 8009536:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	685b      	ldr	r3, [r3, #4]
 800953c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800953e:	693a      	ldr	r2, [r7, #16]
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	429a      	cmp	r2, r3
 8009544:	d203      	bcs.n	800954e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009546:	4a2e      	ldr	r2, [pc, #184]	@ (8009600 <xTaskIncrementTick+0x15c>)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800954c:	e02e      	b.n	80095ac <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	3304      	adds	r3, #4
 8009552:	4618      	mov	r0, r3
 8009554:	f7fe fe46 	bl	80081e4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800955c:	2b00      	cmp	r3, #0
 800955e:	d004      	beq.n	800956a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	3318      	adds	r3, #24
 8009564:	4618      	mov	r0, r3
 8009566:	f7fe fe3d 	bl	80081e4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800956e:	2201      	movs	r2, #1
 8009570:	409a      	lsls	r2, r3
 8009572:	4b24      	ldr	r3, [pc, #144]	@ (8009604 <xTaskIncrementTick+0x160>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	4313      	orrs	r3, r2
 8009578:	4a22      	ldr	r2, [pc, #136]	@ (8009604 <xTaskIncrementTick+0x160>)
 800957a:	6013      	str	r3, [r2, #0]
 800957c:	68bb      	ldr	r3, [r7, #8]
 800957e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009580:	4613      	mov	r3, r2
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	4413      	add	r3, r2
 8009586:	009b      	lsls	r3, r3, #2
 8009588:	4a1f      	ldr	r2, [pc, #124]	@ (8009608 <xTaskIncrementTick+0x164>)
 800958a:	441a      	add	r2, r3
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	3304      	adds	r3, #4
 8009590:	4619      	mov	r1, r3
 8009592:	4610      	mov	r0, r2
 8009594:	f7fe fdcb 	bl	800812e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800959c:	4b1b      	ldr	r3, [pc, #108]	@ (800960c <xTaskIncrementTick+0x168>)
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a2:	429a      	cmp	r2, r3
 80095a4:	d3b9      	bcc.n	800951a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80095a6:	2301      	movs	r3, #1
 80095a8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095aa:	e7b6      	b.n	800951a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80095ac:	4b17      	ldr	r3, [pc, #92]	@ (800960c <xTaskIncrementTick+0x168>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095b2:	4915      	ldr	r1, [pc, #84]	@ (8009608 <xTaskIncrementTick+0x164>)
 80095b4:	4613      	mov	r3, r2
 80095b6:	009b      	lsls	r3, r3, #2
 80095b8:	4413      	add	r3, r2
 80095ba:	009b      	lsls	r3, r3, #2
 80095bc:	440b      	add	r3, r1
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d901      	bls.n	80095c8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80095c4:	2301      	movs	r3, #1
 80095c6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80095c8:	4b11      	ldr	r3, [pc, #68]	@ (8009610 <xTaskIncrementTick+0x16c>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d007      	beq.n	80095e0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80095d0:	2301      	movs	r3, #1
 80095d2:	617b      	str	r3, [r7, #20]
 80095d4:	e004      	b.n	80095e0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80095d6:	4b0f      	ldr	r3, [pc, #60]	@ (8009614 <xTaskIncrementTick+0x170>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	3301      	adds	r3, #1
 80095dc:	4a0d      	ldr	r2, [pc, #52]	@ (8009614 <xTaskIncrementTick+0x170>)
 80095de:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80095e0:	697b      	ldr	r3, [r7, #20]
}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3718      	adds	r7, #24
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}
 80095ea:	bf00      	nop
 80095ec:	200007dc 	.word	0x200007dc
 80095f0:	200007b8 	.word	0x200007b8
 80095f4:	2000076c 	.word	0x2000076c
 80095f8:	20000770 	.word	0x20000770
 80095fc:	200007cc 	.word	0x200007cc
 8009600:	200007d4 	.word	0x200007d4
 8009604:	200007bc 	.word	0x200007bc
 8009608:	200006e0 	.word	0x200006e0
 800960c:	200006dc 	.word	0x200006dc
 8009610:	200007c8 	.word	0x200007c8
 8009614:	200007c4 	.word	0x200007c4

08009618 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009618:	b480      	push	{r7}
 800961a:	b087      	sub	sp, #28
 800961c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800961e:	4b29      	ldr	r3, [pc, #164]	@ (80096c4 <vTaskSwitchContext+0xac>)
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	2b00      	cmp	r3, #0
 8009624:	d003      	beq.n	800962e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009626:	4b28      	ldr	r3, [pc, #160]	@ (80096c8 <vTaskSwitchContext+0xb0>)
 8009628:	2201      	movs	r2, #1
 800962a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800962c:	e045      	b.n	80096ba <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800962e:	4b26      	ldr	r3, [pc, #152]	@ (80096c8 <vTaskSwitchContext+0xb0>)
 8009630:	2200      	movs	r2, #0
 8009632:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009634:	4b25      	ldr	r3, [pc, #148]	@ (80096cc <vTaskSwitchContext+0xb4>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	fab3 f383 	clz	r3, r3
 8009640:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009642:	7afb      	ldrb	r3, [r7, #11]
 8009644:	f1c3 031f 	rsb	r3, r3, #31
 8009648:	617b      	str	r3, [r7, #20]
 800964a:	4921      	ldr	r1, [pc, #132]	@ (80096d0 <vTaskSwitchContext+0xb8>)
 800964c:	697a      	ldr	r2, [r7, #20]
 800964e:	4613      	mov	r3, r2
 8009650:	009b      	lsls	r3, r3, #2
 8009652:	4413      	add	r3, r2
 8009654:	009b      	lsls	r3, r3, #2
 8009656:	440b      	add	r3, r1
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d10b      	bne.n	8009676 <vTaskSwitchContext+0x5e>
	__asm volatile
 800965e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009662:	f383 8811 	msr	BASEPRI, r3
 8009666:	f3bf 8f6f 	isb	sy
 800966a:	f3bf 8f4f 	dsb	sy
 800966e:	607b      	str	r3, [r7, #4]
}
 8009670:	bf00      	nop
 8009672:	bf00      	nop
 8009674:	e7fd      	b.n	8009672 <vTaskSwitchContext+0x5a>
 8009676:	697a      	ldr	r2, [r7, #20]
 8009678:	4613      	mov	r3, r2
 800967a:	009b      	lsls	r3, r3, #2
 800967c:	4413      	add	r3, r2
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	4a13      	ldr	r2, [pc, #76]	@ (80096d0 <vTaskSwitchContext+0xb8>)
 8009682:	4413      	add	r3, r2
 8009684:	613b      	str	r3, [r7, #16]
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	685b      	ldr	r3, [r3, #4]
 800968a:	685a      	ldr	r2, [r3, #4]
 800968c:	693b      	ldr	r3, [r7, #16]
 800968e:	605a      	str	r2, [r3, #4]
 8009690:	693b      	ldr	r3, [r7, #16]
 8009692:	685a      	ldr	r2, [r3, #4]
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	3308      	adds	r3, #8
 8009698:	429a      	cmp	r2, r3
 800969a:	d104      	bne.n	80096a6 <vTaskSwitchContext+0x8e>
 800969c:	693b      	ldr	r3, [r7, #16]
 800969e:	685b      	ldr	r3, [r3, #4]
 80096a0:	685a      	ldr	r2, [r3, #4]
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	605a      	str	r2, [r3, #4]
 80096a6:	693b      	ldr	r3, [r7, #16]
 80096a8:	685b      	ldr	r3, [r3, #4]
 80096aa:	68db      	ldr	r3, [r3, #12]
 80096ac:	4a09      	ldr	r2, [pc, #36]	@ (80096d4 <vTaskSwitchContext+0xbc>)
 80096ae:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80096b0:	4b08      	ldr	r3, [pc, #32]	@ (80096d4 <vTaskSwitchContext+0xbc>)
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	3354      	adds	r3, #84	@ 0x54
 80096b6:	4a08      	ldr	r2, [pc, #32]	@ (80096d8 <vTaskSwitchContext+0xc0>)
 80096b8:	6013      	str	r3, [r2, #0]
}
 80096ba:	bf00      	nop
 80096bc:	371c      	adds	r7, #28
 80096be:	46bd      	mov	sp, r7
 80096c0:	bc80      	pop	{r7}
 80096c2:	4770      	bx	lr
 80096c4:	200007dc 	.word	0x200007dc
 80096c8:	200007c8 	.word	0x200007c8
 80096cc:	200007bc 	.word	0x200007bc
 80096d0:	200006e0 	.word	0x200006e0
 80096d4:	200006dc 	.word	0x200006dc
 80096d8:	20000040 	.word	0x20000040

080096dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b084      	sub	sp, #16
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d10b      	bne.n	8009704 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80096ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096f0:	f383 8811 	msr	BASEPRI, r3
 80096f4:	f3bf 8f6f 	isb	sy
 80096f8:	f3bf 8f4f 	dsb	sy
 80096fc:	60fb      	str	r3, [r7, #12]
}
 80096fe:	bf00      	nop
 8009700:	bf00      	nop
 8009702:	e7fd      	b.n	8009700 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009704:	4b07      	ldr	r3, [pc, #28]	@ (8009724 <vTaskPlaceOnEventList+0x48>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	3318      	adds	r3, #24
 800970a:	4619      	mov	r1, r3
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f7fe fd31 	bl	8008174 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009712:	2101      	movs	r1, #1
 8009714:	6838      	ldr	r0, [r7, #0]
 8009716:	f000 fc47 	bl	8009fa8 <prvAddCurrentTaskToDelayedList>
}
 800971a:	bf00      	nop
 800971c:	3710      	adds	r7, #16
 800971e:	46bd      	mov	sp, r7
 8009720:	bd80      	pop	{r7, pc}
 8009722:	bf00      	nop
 8009724:	200006dc 	.word	0x200006dc

08009728 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b086      	sub	sp, #24
 800972c:	af00      	add	r7, sp, #0
 800972e:	60f8      	str	r0, [r7, #12]
 8009730:	60b9      	str	r1, [r7, #8]
 8009732:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d10b      	bne.n	8009752 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800973a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800973e:	f383 8811 	msr	BASEPRI, r3
 8009742:	f3bf 8f6f 	isb	sy
 8009746:	f3bf 8f4f 	dsb	sy
 800974a:	617b      	str	r3, [r7, #20]
}
 800974c:	bf00      	nop
 800974e:	bf00      	nop
 8009750:	e7fd      	b.n	800974e <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8009752:	4b12      	ldr	r3, [pc, #72]	@ (800979c <vTaskPlaceOnUnorderedEventList+0x74>)
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d10b      	bne.n	8009772 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 800975a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800975e:	f383 8811 	msr	BASEPRI, r3
 8009762:	f3bf 8f6f 	isb	sy
 8009766:	f3bf 8f4f 	dsb	sy
 800976a:	613b      	str	r3, [r7, #16]
}
 800976c:	bf00      	nop
 800976e:	bf00      	nop
 8009770:	e7fd      	b.n	800976e <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009772:	4b0b      	ldr	r3, [pc, #44]	@ (80097a0 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	68ba      	ldr	r2, [r7, #8]
 8009778:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800977c:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800977e:	4b08      	ldr	r3, [pc, #32]	@ (80097a0 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	3318      	adds	r3, #24
 8009784:	4619      	mov	r1, r3
 8009786:	68f8      	ldr	r0, [r7, #12]
 8009788:	f7fe fcd1 	bl	800812e <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800978c:	2101      	movs	r1, #1
 800978e:	6878      	ldr	r0, [r7, #4]
 8009790:	f000 fc0a 	bl	8009fa8 <prvAddCurrentTaskToDelayedList>
}
 8009794:	bf00      	nop
 8009796:	3718      	adds	r7, #24
 8009798:	46bd      	mov	sp, r7
 800979a:	bd80      	pop	{r7, pc}
 800979c:	200007dc 	.word	0x200007dc
 80097a0:	200006dc 	.word	0x200006dc

080097a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b086      	sub	sp, #24
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	68db      	ldr	r3, [r3, #12]
 80097b0:	68db      	ldr	r3, [r3, #12]
 80097b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80097b4:	693b      	ldr	r3, [r7, #16]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d10b      	bne.n	80097d2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80097ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097be:	f383 8811 	msr	BASEPRI, r3
 80097c2:	f3bf 8f6f 	isb	sy
 80097c6:	f3bf 8f4f 	dsb	sy
 80097ca:	60fb      	str	r3, [r7, #12]
}
 80097cc:	bf00      	nop
 80097ce:	bf00      	nop
 80097d0:	e7fd      	b.n	80097ce <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80097d2:	693b      	ldr	r3, [r7, #16]
 80097d4:	3318      	adds	r3, #24
 80097d6:	4618      	mov	r0, r3
 80097d8:	f7fe fd04 	bl	80081e4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097dc:	4b1d      	ldr	r3, [pc, #116]	@ (8009854 <xTaskRemoveFromEventList+0xb0>)
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d11c      	bne.n	800981e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80097e4:	693b      	ldr	r3, [r7, #16]
 80097e6:	3304      	adds	r3, #4
 80097e8:	4618      	mov	r0, r3
 80097ea:	f7fe fcfb 	bl	80081e4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097f2:	2201      	movs	r2, #1
 80097f4:	409a      	lsls	r2, r3
 80097f6:	4b18      	ldr	r3, [pc, #96]	@ (8009858 <xTaskRemoveFromEventList+0xb4>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	4313      	orrs	r3, r2
 80097fc:	4a16      	ldr	r2, [pc, #88]	@ (8009858 <xTaskRemoveFromEventList+0xb4>)
 80097fe:	6013      	str	r3, [r2, #0]
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009804:	4613      	mov	r3, r2
 8009806:	009b      	lsls	r3, r3, #2
 8009808:	4413      	add	r3, r2
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	4a13      	ldr	r2, [pc, #76]	@ (800985c <xTaskRemoveFromEventList+0xb8>)
 800980e:	441a      	add	r2, r3
 8009810:	693b      	ldr	r3, [r7, #16]
 8009812:	3304      	adds	r3, #4
 8009814:	4619      	mov	r1, r3
 8009816:	4610      	mov	r0, r2
 8009818:	f7fe fc89 	bl	800812e <vListInsertEnd>
 800981c:	e005      	b.n	800982a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800981e:	693b      	ldr	r3, [r7, #16]
 8009820:	3318      	adds	r3, #24
 8009822:	4619      	mov	r1, r3
 8009824:	480e      	ldr	r0, [pc, #56]	@ (8009860 <xTaskRemoveFromEventList+0xbc>)
 8009826:	f7fe fc82 	bl	800812e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800982a:	693b      	ldr	r3, [r7, #16]
 800982c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800982e:	4b0d      	ldr	r3, [pc, #52]	@ (8009864 <xTaskRemoveFromEventList+0xc0>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009834:	429a      	cmp	r2, r3
 8009836:	d905      	bls.n	8009844 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009838:	2301      	movs	r3, #1
 800983a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800983c:	4b0a      	ldr	r3, [pc, #40]	@ (8009868 <xTaskRemoveFromEventList+0xc4>)
 800983e:	2201      	movs	r2, #1
 8009840:	601a      	str	r2, [r3, #0]
 8009842:	e001      	b.n	8009848 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009844:	2300      	movs	r3, #0
 8009846:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009848:	697b      	ldr	r3, [r7, #20]
}
 800984a:	4618      	mov	r0, r3
 800984c:	3718      	adds	r7, #24
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}
 8009852:	bf00      	nop
 8009854:	200007dc 	.word	0x200007dc
 8009858:	200007bc 	.word	0x200007bc
 800985c:	200006e0 	.word	0x200006e0
 8009860:	20000774 	.word	0x20000774
 8009864:	200006dc 	.word	0x200006dc
 8009868:	200007c8 	.word	0x200007c8

0800986c <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b086      	sub	sp, #24
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
 8009874:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8009876:	4b2a      	ldr	r3, [pc, #168]	@ (8009920 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d10b      	bne.n	8009896 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 800987e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009882:	f383 8811 	msr	BASEPRI, r3
 8009886:	f3bf 8f6f 	isb	sy
 800988a:	f3bf 8f4f 	dsb	sy
 800988e:	613b      	str	r3, [r7, #16]
}
 8009890:	bf00      	nop
 8009892:	bf00      	nop
 8009894:	e7fd      	b.n	8009892 <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	68db      	ldr	r3, [r3, #12]
 80098a4:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d10b      	bne.n	80098c4 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 80098ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098b0:	f383 8811 	msr	BASEPRI, r3
 80098b4:	f3bf 8f6f 	isb	sy
 80098b8:	f3bf 8f4f 	dsb	sy
 80098bc:	60fb      	str	r3, [r7, #12]
}
 80098be:	bf00      	nop
 80098c0:	bf00      	nop
 80098c2:	e7fd      	b.n	80098c0 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 80098c4:	6878      	ldr	r0, [r7, #4]
 80098c6:	f7fe fc8d 	bl	80081e4 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80098ca:	697b      	ldr	r3, [r7, #20]
 80098cc:	3304      	adds	r3, #4
 80098ce:	4618      	mov	r0, r3
 80098d0:	f7fe fc88 	bl	80081e4 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 80098d4:	697b      	ldr	r3, [r7, #20]
 80098d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098d8:	2201      	movs	r2, #1
 80098da:	409a      	lsls	r2, r3
 80098dc:	4b11      	ldr	r3, [pc, #68]	@ (8009924 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4313      	orrs	r3, r2
 80098e2:	4a10      	ldr	r2, [pc, #64]	@ (8009924 <vTaskRemoveFromUnorderedEventList+0xb8>)
 80098e4:	6013      	str	r3, [r2, #0]
 80098e6:	697b      	ldr	r3, [r7, #20]
 80098e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098ea:	4613      	mov	r3, r2
 80098ec:	009b      	lsls	r3, r3, #2
 80098ee:	4413      	add	r3, r2
 80098f0:	009b      	lsls	r3, r3, #2
 80098f2:	4a0d      	ldr	r2, [pc, #52]	@ (8009928 <vTaskRemoveFromUnorderedEventList+0xbc>)
 80098f4:	441a      	add	r2, r3
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	3304      	adds	r3, #4
 80098fa:	4619      	mov	r1, r3
 80098fc:	4610      	mov	r0, r2
 80098fe:	f7fe fc16 	bl	800812e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009906:	4b09      	ldr	r3, [pc, #36]	@ (800992c <vTaskRemoveFromUnorderedEventList+0xc0>)
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800990c:	429a      	cmp	r2, r3
 800990e:	d902      	bls.n	8009916 <vTaskRemoveFromUnorderedEventList+0xaa>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8009910:	4b07      	ldr	r3, [pc, #28]	@ (8009930 <vTaskRemoveFromUnorderedEventList+0xc4>)
 8009912:	2201      	movs	r2, #1
 8009914:	601a      	str	r2, [r3, #0]
	}
}
 8009916:	bf00      	nop
 8009918:	3718      	adds	r7, #24
 800991a:	46bd      	mov	sp, r7
 800991c:	bd80      	pop	{r7, pc}
 800991e:	bf00      	nop
 8009920:	200007dc 	.word	0x200007dc
 8009924:	200007bc 	.word	0x200007bc
 8009928:	200006e0 	.word	0x200006e0
 800992c:	200006dc 	.word	0x200006dc
 8009930:	200007c8 	.word	0x200007c8

08009934 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009934:	b480      	push	{r7}
 8009936:	b083      	sub	sp, #12
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800993c:	4b06      	ldr	r3, [pc, #24]	@ (8009958 <vTaskInternalSetTimeOutState+0x24>)
 800993e:	681a      	ldr	r2, [r3, #0]
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009944:	4b05      	ldr	r3, [pc, #20]	@ (800995c <vTaskInternalSetTimeOutState+0x28>)
 8009946:	681a      	ldr	r2, [r3, #0]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	605a      	str	r2, [r3, #4]
}
 800994c:	bf00      	nop
 800994e:	370c      	adds	r7, #12
 8009950:	46bd      	mov	sp, r7
 8009952:	bc80      	pop	{r7}
 8009954:	4770      	bx	lr
 8009956:	bf00      	nop
 8009958:	200007cc 	.word	0x200007cc
 800995c:	200007b8 	.word	0x200007b8

08009960 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b088      	sub	sp, #32
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d10b      	bne.n	8009988 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009974:	f383 8811 	msr	BASEPRI, r3
 8009978:	f3bf 8f6f 	isb	sy
 800997c:	f3bf 8f4f 	dsb	sy
 8009980:	613b      	str	r3, [r7, #16]
}
 8009982:	bf00      	nop
 8009984:	bf00      	nop
 8009986:	e7fd      	b.n	8009984 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	2b00      	cmp	r3, #0
 800998c:	d10b      	bne.n	80099a6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800998e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009992:	f383 8811 	msr	BASEPRI, r3
 8009996:	f3bf 8f6f 	isb	sy
 800999a:	f3bf 8f4f 	dsb	sy
 800999e:	60fb      	str	r3, [r7, #12]
}
 80099a0:	bf00      	nop
 80099a2:	bf00      	nop
 80099a4:	e7fd      	b.n	80099a2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80099a6:	f000 fc59 	bl	800a25c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80099aa:	4b1d      	ldr	r3, [pc, #116]	@ (8009a20 <xTaskCheckForTimeOut+0xc0>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	685b      	ldr	r3, [r3, #4]
 80099b4:	69ba      	ldr	r2, [r7, #24]
 80099b6:	1ad3      	subs	r3, r2, r3
 80099b8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099c2:	d102      	bne.n	80099ca <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80099c4:	2300      	movs	r3, #0
 80099c6:	61fb      	str	r3, [r7, #28]
 80099c8:	e023      	b.n	8009a12 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	681a      	ldr	r2, [r3, #0]
 80099ce:	4b15      	ldr	r3, [pc, #84]	@ (8009a24 <xTaskCheckForTimeOut+0xc4>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	429a      	cmp	r2, r3
 80099d4:	d007      	beq.n	80099e6 <xTaskCheckForTimeOut+0x86>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	685b      	ldr	r3, [r3, #4]
 80099da:	69ba      	ldr	r2, [r7, #24]
 80099dc:	429a      	cmp	r2, r3
 80099de:	d302      	bcc.n	80099e6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80099e0:	2301      	movs	r3, #1
 80099e2:	61fb      	str	r3, [r7, #28]
 80099e4:	e015      	b.n	8009a12 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	697a      	ldr	r2, [r7, #20]
 80099ec:	429a      	cmp	r2, r3
 80099ee:	d20b      	bcs.n	8009a08 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	681a      	ldr	r2, [r3, #0]
 80099f4:	697b      	ldr	r3, [r7, #20]
 80099f6:	1ad2      	subs	r2, r2, r3
 80099f8:	683b      	ldr	r3, [r7, #0]
 80099fa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f7ff ff99 	bl	8009934 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009a02:	2300      	movs	r3, #0
 8009a04:	61fb      	str	r3, [r7, #28]
 8009a06:	e004      	b.n	8009a12 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	2200      	movs	r2, #0
 8009a0c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009a0e:	2301      	movs	r3, #1
 8009a10:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009a12:	f000 fc53 	bl	800a2bc <vPortExitCritical>

	return xReturn;
 8009a16:	69fb      	ldr	r3, [r7, #28]
}
 8009a18:	4618      	mov	r0, r3
 8009a1a:	3720      	adds	r7, #32
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bd80      	pop	{r7, pc}
 8009a20:	200007b8 	.word	0x200007b8
 8009a24:	200007cc 	.word	0x200007cc

08009a28 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009a28:	b480      	push	{r7}
 8009a2a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009a2c:	4b03      	ldr	r3, [pc, #12]	@ (8009a3c <vTaskMissedYield+0x14>)
 8009a2e:	2201      	movs	r2, #1
 8009a30:	601a      	str	r2, [r3, #0]
}
 8009a32:	bf00      	nop
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bc80      	pop	{r7}
 8009a38:	4770      	bx	lr
 8009a3a:	bf00      	nop
 8009a3c:	200007c8 	.word	0x200007c8

08009a40 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009a40:	b580      	push	{r7, lr}
 8009a42:	b082      	sub	sp, #8
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009a48:	f000 f852 	bl	8009af0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009a4c:	4b06      	ldr	r3, [pc, #24]	@ (8009a68 <prvIdleTask+0x28>)
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	2b01      	cmp	r3, #1
 8009a52:	d9f9      	bls.n	8009a48 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009a54:	4b05      	ldr	r3, [pc, #20]	@ (8009a6c <prvIdleTask+0x2c>)
 8009a56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a5a:	601a      	str	r2, [r3, #0]
 8009a5c:	f3bf 8f4f 	dsb	sy
 8009a60:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009a64:	e7f0      	b.n	8009a48 <prvIdleTask+0x8>
 8009a66:	bf00      	nop
 8009a68:	200006e0 	.word	0x200006e0
 8009a6c:	e000ed04 	.word	0xe000ed04

08009a70 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b082      	sub	sp, #8
 8009a74:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009a76:	2300      	movs	r3, #0
 8009a78:	607b      	str	r3, [r7, #4]
 8009a7a:	e00c      	b.n	8009a96 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009a7c:	687a      	ldr	r2, [r7, #4]
 8009a7e:	4613      	mov	r3, r2
 8009a80:	009b      	lsls	r3, r3, #2
 8009a82:	4413      	add	r3, r2
 8009a84:	009b      	lsls	r3, r3, #2
 8009a86:	4a12      	ldr	r2, [pc, #72]	@ (8009ad0 <prvInitialiseTaskLists+0x60>)
 8009a88:	4413      	add	r3, r2
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f7fe fb24 	bl	80080d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	3301      	adds	r3, #1
 8009a94:	607b      	str	r3, [r7, #4]
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2b04      	cmp	r3, #4
 8009a9a:	d9ef      	bls.n	8009a7c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009a9c:	480d      	ldr	r0, [pc, #52]	@ (8009ad4 <prvInitialiseTaskLists+0x64>)
 8009a9e:	f7fe fb1b 	bl	80080d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009aa2:	480d      	ldr	r0, [pc, #52]	@ (8009ad8 <prvInitialiseTaskLists+0x68>)
 8009aa4:	f7fe fb18 	bl	80080d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009aa8:	480c      	ldr	r0, [pc, #48]	@ (8009adc <prvInitialiseTaskLists+0x6c>)
 8009aaa:	f7fe fb15 	bl	80080d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009aae:	480c      	ldr	r0, [pc, #48]	@ (8009ae0 <prvInitialiseTaskLists+0x70>)
 8009ab0:	f7fe fb12 	bl	80080d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009ab4:	480b      	ldr	r0, [pc, #44]	@ (8009ae4 <prvInitialiseTaskLists+0x74>)
 8009ab6:	f7fe fb0f 	bl	80080d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009aba:	4b0b      	ldr	r3, [pc, #44]	@ (8009ae8 <prvInitialiseTaskLists+0x78>)
 8009abc:	4a05      	ldr	r2, [pc, #20]	@ (8009ad4 <prvInitialiseTaskLists+0x64>)
 8009abe:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8009aec <prvInitialiseTaskLists+0x7c>)
 8009ac2:	4a05      	ldr	r2, [pc, #20]	@ (8009ad8 <prvInitialiseTaskLists+0x68>)
 8009ac4:	601a      	str	r2, [r3, #0]
}
 8009ac6:	bf00      	nop
 8009ac8:	3708      	adds	r7, #8
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}
 8009ace:	bf00      	nop
 8009ad0:	200006e0 	.word	0x200006e0
 8009ad4:	20000744 	.word	0x20000744
 8009ad8:	20000758 	.word	0x20000758
 8009adc:	20000774 	.word	0x20000774
 8009ae0:	20000788 	.word	0x20000788
 8009ae4:	200007a0 	.word	0x200007a0
 8009ae8:	2000076c 	.word	0x2000076c
 8009aec:	20000770 	.word	0x20000770

08009af0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b082      	sub	sp, #8
 8009af4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009af6:	e019      	b.n	8009b2c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009af8:	f000 fbb0 	bl	800a25c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009afc:	4b10      	ldr	r3, [pc, #64]	@ (8009b40 <prvCheckTasksWaitingTermination+0x50>)
 8009afe:	68db      	ldr	r3, [r3, #12]
 8009b00:	68db      	ldr	r3, [r3, #12]
 8009b02:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	3304      	adds	r3, #4
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f7fe fb6b 	bl	80081e4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8009b44 <prvCheckTasksWaitingTermination+0x54>)
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	3b01      	subs	r3, #1
 8009b14:	4a0b      	ldr	r2, [pc, #44]	@ (8009b44 <prvCheckTasksWaitingTermination+0x54>)
 8009b16:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009b18:	4b0b      	ldr	r3, [pc, #44]	@ (8009b48 <prvCheckTasksWaitingTermination+0x58>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	3b01      	subs	r3, #1
 8009b1e:	4a0a      	ldr	r2, [pc, #40]	@ (8009b48 <prvCheckTasksWaitingTermination+0x58>)
 8009b20:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009b22:	f000 fbcb 	bl	800a2bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f000 f810 	bl	8009b4c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009b2c:	4b06      	ldr	r3, [pc, #24]	@ (8009b48 <prvCheckTasksWaitingTermination+0x58>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d1e1      	bne.n	8009af8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009b34:	bf00      	nop
 8009b36:	bf00      	nop
 8009b38:	3708      	adds	r7, #8
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	bd80      	pop	{r7, pc}
 8009b3e:	bf00      	nop
 8009b40:	20000788 	.word	0x20000788
 8009b44:	200007b4 	.word	0x200007b4
 8009b48:	2000079c 	.word	0x2000079c

08009b4c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b084      	sub	sp, #16
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	3354      	adds	r3, #84	@ 0x54
 8009b58:	4618      	mov	r0, r3
 8009b5a:	f001 fbeb 	bl	800b334 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d108      	bne.n	8009b7a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	f000 fd45 	bl	800a5fc <vPortFree>
				vPortFree( pxTCB );
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f000 fd42 	bl	800a5fc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009b78:	e019      	b.n	8009bae <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009b80:	2b01      	cmp	r3, #1
 8009b82:	d103      	bne.n	8009b8c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	f000 fd39 	bl	800a5fc <vPortFree>
	}
 8009b8a:	e010      	b.n	8009bae <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009b92:	2b02      	cmp	r3, #2
 8009b94:	d00b      	beq.n	8009bae <prvDeleteTCB+0x62>
	__asm volatile
 8009b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b9a:	f383 8811 	msr	BASEPRI, r3
 8009b9e:	f3bf 8f6f 	isb	sy
 8009ba2:	f3bf 8f4f 	dsb	sy
 8009ba6:	60fb      	str	r3, [r7, #12]
}
 8009ba8:	bf00      	nop
 8009baa:	bf00      	nop
 8009bac:	e7fd      	b.n	8009baa <prvDeleteTCB+0x5e>
	}
 8009bae:	bf00      	nop
 8009bb0:	3710      	adds	r7, #16
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}
	...

08009bb8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b083      	sub	sp, #12
 8009bbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009bbe:	4b0c      	ldr	r3, [pc, #48]	@ (8009bf0 <prvResetNextTaskUnblockTime+0x38>)
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d104      	bne.n	8009bd2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8009bf4 <prvResetNextTaskUnblockTime+0x3c>)
 8009bca:	f04f 32ff 	mov.w	r2, #4294967295
 8009bce:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009bd0:	e008      	b.n	8009be4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bd2:	4b07      	ldr	r3, [pc, #28]	@ (8009bf0 <prvResetNextTaskUnblockTime+0x38>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	68db      	ldr	r3, [r3, #12]
 8009bd8:	68db      	ldr	r3, [r3, #12]
 8009bda:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	685b      	ldr	r3, [r3, #4]
 8009be0:	4a04      	ldr	r2, [pc, #16]	@ (8009bf4 <prvResetNextTaskUnblockTime+0x3c>)
 8009be2:	6013      	str	r3, [r2, #0]
}
 8009be4:	bf00      	nop
 8009be6:	370c      	adds	r7, #12
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bc80      	pop	{r7}
 8009bec:	4770      	bx	lr
 8009bee:	bf00      	nop
 8009bf0:	2000076c 	.word	0x2000076c
 8009bf4:	200007d4 	.word	0x200007d4

08009bf8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009bf8:	b480      	push	{r7}
 8009bfa:	b083      	sub	sp, #12
 8009bfc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8009c2c <xTaskGetSchedulerState+0x34>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d102      	bne.n	8009c0c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009c06:	2301      	movs	r3, #1
 8009c08:	607b      	str	r3, [r7, #4]
 8009c0a:	e008      	b.n	8009c1e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009c0c:	4b08      	ldr	r3, [pc, #32]	@ (8009c30 <xTaskGetSchedulerState+0x38>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d102      	bne.n	8009c1a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009c14:	2302      	movs	r3, #2
 8009c16:	607b      	str	r3, [r7, #4]
 8009c18:	e001      	b.n	8009c1e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009c1e:	687b      	ldr	r3, [r7, #4]
	}
 8009c20:	4618      	mov	r0, r3
 8009c22:	370c      	adds	r7, #12
 8009c24:	46bd      	mov	sp, r7
 8009c26:	bc80      	pop	{r7}
 8009c28:	4770      	bx	lr
 8009c2a:	bf00      	nop
 8009c2c:	200007c0 	.word	0x200007c0
 8009c30:	200007dc 	.word	0x200007dc

08009c34 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b084      	sub	sp, #16
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009c40:	2300      	movs	r3, #0
 8009c42:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d05e      	beq.n	8009d08 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c4e:	4b31      	ldr	r3, [pc, #196]	@ (8009d14 <xTaskPriorityInherit+0xe0>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c54:	429a      	cmp	r2, r3
 8009c56:	d24e      	bcs.n	8009cf6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009c58:	68bb      	ldr	r3, [r7, #8]
 8009c5a:	699b      	ldr	r3, [r3, #24]
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	db06      	blt.n	8009c6e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c60:	4b2c      	ldr	r3, [pc, #176]	@ (8009d14 <xTaskPriorityInherit+0xe0>)
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c66:	f1c3 0205 	rsb	r2, r3, #5
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	6959      	ldr	r1, [r3, #20]
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c76:	4613      	mov	r3, r2
 8009c78:	009b      	lsls	r3, r3, #2
 8009c7a:	4413      	add	r3, r2
 8009c7c:	009b      	lsls	r3, r3, #2
 8009c7e:	4a26      	ldr	r2, [pc, #152]	@ (8009d18 <xTaskPriorityInherit+0xe4>)
 8009c80:	4413      	add	r3, r2
 8009c82:	4299      	cmp	r1, r3
 8009c84:	d12f      	bne.n	8009ce6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	3304      	adds	r3, #4
 8009c8a:	4618      	mov	r0, r3
 8009c8c:	f7fe faaa 	bl	80081e4 <uxListRemove>
 8009c90:	4603      	mov	r3, r0
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d10a      	bne.n	8009cac <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8009ca0:	43da      	mvns	r2, r3
 8009ca2:	4b1e      	ldr	r3, [pc, #120]	@ (8009d1c <xTaskPriorityInherit+0xe8>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	4013      	ands	r3, r2
 8009ca8:	4a1c      	ldr	r2, [pc, #112]	@ (8009d1c <xTaskPriorityInherit+0xe8>)
 8009caa:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009cac:	4b19      	ldr	r3, [pc, #100]	@ (8009d14 <xTaskPriorityInherit+0xe0>)
 8009cae:	681b      	ldr	r3, [r3, #0]
 8009cb0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cba:	2201      	movs	r2, #1
 8009cbc:	409a      	lsls	r2, r3
 8009cbe:	4b17      	ldr	r3, [pc, #92]	@ (8009d1c <xTaskPriorityInherit+0xe8>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	4313      	orrs	r3, r2
 8009cc4:	4a15      	ldr	r2, [pc, #84]	@ (8009d1c <xTaskPriorityInherit+0xe8>)
 8009cc6:	6013      	str	r3, [r2, #0]
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ccc:	4613      	mov	r3, r2
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	4413      	add	r3, r2
 8009cd2:	009b      	lsls	r3, r3, #2
 8009cd4:	4a10      	ldr	r2, [pc, #64]	@ (8009d18 <xTaskPriorityInherit+0xe4>)
 8009cd6:	441a      	add	r2, r3
 8009cd8:	68bb      	ldr	r3, [r7, #8]
 8009cda:	3304      	adds	r3, #4
 8009cdc:	4619      	mov	r1, r3
 8009cde:	4610      	mov	r0, r2
 8009ce0:	f7fe fa25 	bl	800812e <vListInsertEnd>
 8009ce4:	e004      	b.n	8009cf0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8009d14 <xTaskPriorityInherit+0xe0>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	60fb      	str	r3, [r7, #12]
 8009cf4:	e008      	b.n	8009d08 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009cfa:	4b06      	ldr	r3, [pc, #24]	@ (8009d14 <xTaskPriorityInherit+0xe0>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d00:	429a      	cmp	r2, r3
 8009d02:	d201      	bcs.n	8009d08 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009d04:	2301      	movs	r3, #1
 8009d06:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009d08:	68fb      	ldr	r3, [r7, #12]
	}
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	3710      	adds	r7, #16
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bd80      	pop	{r7, pc}
 8009d12:	bf00      	nop
 8009d14:	200006dc 	.word	0x200006dc
 8009d18:	200006e0 	.word	0x200006e0
 8009d1c:	200007bc 	.word	0x200007bc

08009d20 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b086      	sub	sp, #24
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d070      	beq.n	8009e18 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009d36:	4b3b      	ldr	r3, [pc, #236]	@ (8009e24 <xTaskPriorityDisinherit+0x104>)
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	693a      	ldr	r2, [r7, #16]
 8009d3c:	429a      	cmp	r2, r3
 8009d3e:	d00b      	beq.n	8009d58 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d44:	f383 8811 	msr	BASEPRI, r3
 8009d48:	f3bf 8f6f 	isb	sy
 8009d4c:	f3bf 8f4f 	dsb	sy
 8009d50:	60fb      	str	r3, [r7, #12]
}
 8009d52:	bf00      	nop
 8009d54:	bf00      	nop
 8009d56:	e7fd      	b.n	8009d54 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009d58:	693b      	ldr	r3, [r7, #16]
 8009d5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	d10b      	bne.n	8009d78 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009d60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d64:	f383 8811 	msr	BASEPRI, r3
 8009d68:	f3bf 8f6f 	isb	sy
 8009d6c:	f3bf 8f4f 	dsb	sy
 8009d70:	60bb      	str	r3, [r7, #8]
}
 8009d72:	bf00      	nop
 8009d74:	bf00      	nop
 8009d76:	e7fd      	b.n	8009d74 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d7c:	1e5a      	subs	r2, r3, #1
 8009d7e:	693b      	ldr	r3, [r7, #16]
 8009d80:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d86:	693b      	ldr	r3, [r7, #16]
 8009d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d8a:	429a      	cmp	r2, r3
 8009d8c:	d044      	beq.n	8009e18 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009d8e:	693b      	ldr	r3, [r7, #16]
 8009d90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d140      	bne.n	8009e18 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	3304      	adds	r3, #4
 8009d9a:	4618      	mov	r0, r3
 8009d9c:	f7fe fa22 	bl	80081e4 <uxListRemove>
 8009da0:	4603      	mov	r3, r0
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d115      	bne.n	8009dd2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009da6:	693b      	ldr	r3, [r7, #16]
 8009da8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009daa:	491f      	ldr	r1, [pc, #124]	@ (8009e28 <xTaskPriorityDisinherit+0x108>)
 8009dac:	4613      	mov	r3, r2
 8009dae:	009b      	lsls	r3, r3, #2
 8009db0:	4413      	add	r3, r2
 8009db2:	009b      	lsls	r3, r3, #2
 8009db4:	440b      	add	r3, r1
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d10a      	bne.n	8009dd2 <xTaskPriorityDisinherit+0xb2>
 8009dbc:	693b      	ldr	r3, [r7, #16]
 8009dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dc0:	2201      	movs	r2, #1
 8009dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8009dc6:	43da      	mvns	r2, r3
 8009dc8:	4b18      	ldr	r3, [pc, #96]	@ (8009e2c <xTaskPriorityDisinherit+0x10c>)
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	4013      	ands	r3, r2
 8009dce:	4a17      	ldr	r2, [pc, #92]	@ (8009e2c <xTaskPriorityDisinherit+0x10c>)
 8009dd0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009dd6:	693b      	ldr	r3, [r7, #16]
 8009dd8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009dda:	693b      	ldr	r3, [r7, #16]
 8009ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dde:	f1c3 0205 	rsb	r2, r3, #5
 8009de2:	693b      	ldr	r3, [r7, #16]
 8009de4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dea:	2201      	movs	r2, #1
 8009dec:	409a      	lsls	r2, r3
 8009dee:	4b0f      	ldr	r3, [pc, #60]	@ (8009e2c <xTaskPriorityDisinherit+0x10c>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	4313      	orrs	r3, r2
 8009df4:	4a0d      	ldr	r2, [pc, #52]	@ (8009e2c <xTaskPriorityDisinherit+0x10c>)
 8009df6:	6013      	str	r3, [r2, #0]
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009dfc:	4613      	mov	r3, r2
 8009dfe:	009b      	lsls	r3, r3, #2
 8009e00:	4413      	add	r3, r2
 8009e02:	009b      	lsls	r3, r3, #2
 8009e04:	4a08      	ldr	r2, [pc, #32]	@ (8009e28 <xTaskPriorityDisinherit+0x108>)
 8009e06:	441a      	add	r2, r3
 8009e08:	693b      	ldr	r3, [r7, #16]
 8009e0a:	3304      	adds	r3, #4
 8009e0c:	4619      	mov	r1, r3
 8009e0e:	4610      	mov	r0, r2
 8009e10:	f7fe f98d 	bl	800812e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009e14:	2301      	movs	r3, #1
 8009e16:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009e18:	697b      	ldr	r3, [r7, #20]
	}
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	3718      	adds	r7, #24
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}
 8009e22:	bf00      	nop
 8009e24:	200006dc 	.word	0x200006dc
 8009e28:	200006e0 	.word	0x200006e0
 8009e2c:	200007bc 	.word	0x200007bc

08009e30 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b088      	sub	sp, #32
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8009e3e:	2301      	movs	r3, #1
 8009e40:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d079      	beq.n	8009f3c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009e48:	69bb      	ldr	r3, [r7, #24]
 8009e4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d10b      	bne.n	8009e68 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e54:	f383 8811 	msr	BASEPRI, r3
 8009e58:	f3bf 8f6f 	isb	sy
 8009e5c:	f3bf 8f4f 	dsb	sy
 8009e60:	60fb      	str	r3, [r7, #12]
}
 8009e62:	bf00      	nop
 8009e64:	bf00      	nop
 8009e66:	e7fd      	b.n	8009e64 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009e68:	69bb      	ldr	r3, [r7, #24]
 8009e6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e6c:	683a      	ldr	r2, [r7, #0]
 8009e6e:	429a      	cmp	r2, r3
 8009e70:	d902      	bls.n	8009e78 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	61fb      	str	r3, [r7, #28]
 8009e76:	e002      	b.n	8009e7e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009e78:	69bb      	ldr	r3, [r7, #24]
 8009e7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e7c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8009e7e:	69bb      	ldr	r3, [r7, #24]
 8009e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e82:	69fa      	ldr	r2, [r7, #28]
 8009e84:	429a      	cmp	r2, r3
 8009e86:	d059      	beq.n	8009f3c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009e88:	69bb      	ldr	r3, [r7, #24]
 8009e8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009e8c:	697a      	ldr	r2, [r7, #20]
 8009e8e:	429a      	cmp	r2, r3
 8009e90:	d154      	bne.n	8009f3c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009e92:	4b2c      	ldr	r3, [pc, #176]	@ (8009f44 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	69ba      	ldr	r2, [r7, #24]
 8009e98:	429a      	cmp	r2, r3
 8009e9a:	d10b      	bne.n	8009eb4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ea0:	f383 8811 	msr	BASEPRI, r3
 8009ea4:	f3bf 8f6f 	isb	sy
 8009ea8:	f3bf 8f4f 	dsb	sy
 8009eac:	60bb      	str	r3, [r7, #8]
}
 8009eae:	bf00      	nop
 8009eb0:	bf00      	nop
 8009eb2:	e7fd      	b.n	8009eb0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009eb4:	69bb      	ldr	r3, [r7, #24]
 8009eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eb8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009eba:	69bb      	ldr	r3, [r7, #24]
 8009ebc:	69fa      	ldr	r2, [r7, #28]
 8009ebe:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009ec0:	69bb      	ldr	r3, [r7, #24]
 8009ec2:	699b      	ldr	r3, [r3, #24]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	db04      	blt.n	8009ed2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ec8:	69fb      	ldr	r3, [r7, #28]
 8009eca:	f1c3 0205 	rsb	r2, r3, #5
 8009ece:	69bb      	ldr	r3, [r7, #24]
 8009ed0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8009ed2:	69bb      	ldr	r3, [r7, #24]
 8009ed4:	6959      	ldr	r1, [r3, #20]
 8009ed6:	693a      	ldr	r2, [r7, #16]
 8009ed8:	4613      	mov	r3, r2
 8009eda:	009b      	lsls	r3, r3, #2
 8009edc:	4413      	add	r3, r2
 8009ede:	009b      	lsls	r3, r3, #2
 8009ee0:	4a19      	ldr	r2, [pc, #100]	@ (8009f48 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009ee2:	4413      	add	r3, r2
 8009ee4:	4299      	cmp	r1, r3
 8009ee6:	d129      	bne.n	8009f3c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ee8:	69bb      	ldr	r3, [r7, #24]
 8009eea:	3304      	adds	r3, #4
 8009eec:	4618      	mov	r0, r3
 8009eee:	f7fe f979 	bl	80081e4 <uxListRemove>
 8009ef2:	4603      	mov	r3, r0
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d10a      	bne.n	8009f0e <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8009ef8:	69bb      	ldr	r3, [r7, #24]
 8009efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009efc:	2201      	movs	r2, #1
 8009efe:	fa02 f303 	lsl.w	r3, r2, r3
 8009f02:	43da      	mvns	r2, r3
 8009f04:	4b11      	ldr	r3, [pc, #68]	@ (8009f4c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	4013      	ands	r3, r2
 8009f0a:	4a10      	ldr	r2, [pc, #64]	@ (8009f4c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009f0c:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8009f0e:	69bb      	ldr	r3, [r7, #24]
 8009f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f12:	2201      	movs	r2, #1
 8009f14:	409a      	lsls	r2, r3
 8009f16:	4b0d      	ldr	r3, [pc, #52]	@ (8009f4c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	4313      	orrs	r3, r2
 8009f1c:	4a0b      	ldr	r2, [pc, #44]	@ (8009f4c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8009f1e:	6013      	str	r3, [r2, #0]
 8009f20:	69bb      	ldr	r3, [r7, #24]
 8009f22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f24:	4613      	mov	r3, r2
 8009f26:	009b      	lsls	r3, r3, #2
 8009f28:	4413      	add	r3, r2
 8009f2a:	009b      	lsls	r3, r3, #2
 8009f2c:	4a06      	ldr	r2, [pc, #24]	@ (8009f48 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8009f2e:	441a      	add	r2, r3
 8009f30:	69bb      	ldr	r3, [r7, #24]
 8009f32:	3304      	adds	r3, #4
 8009f34:	4619      	mov	r1, r3
 8009f36:	4610      	mov	r0, r2
 8009f38:	f7fe f8f9 	bl	800812e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009f3c:	bf00      	nop
 8009f3e:	3720      	adds	r7, #32
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}
 8009f44:	200006dc 	.word	0x200006dc
 8009f48:	200006e0 	.word	0x200006e0
 8009f4c:	200007bc 	.word	0x200007bc

08009f50 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8009f50:	b480      	push	{r7}
 8009f52:	b083      	sub	sp, #12
 8009f54:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8009f56:	4b09      	ldr	r3, [pc, #36]	@ (8009f7c <uxTaskResetEventItemValue+0x2c>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	699b      	ldr	r3, [r3, #24]
 8009f5c:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009f5e:	4b07      	ldr	r3, [pc, #28]	@ (8009f7c <uxTaskResetEventItemValue+0x2c>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f64:	4b05      	ldr	r3, [pc, #20]	@ (8009f7c <uxTaskResetEventItemValue+0x2c>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f1c2 0205 	rsb	r2, r2, #5
 8009f6c:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8009f6e:	687b      	ldr	r3, [r7, #4]
}
 8009f70:	4618      	mov	r0, r3
 8009f72:	370c      	adds	r7, #12
 8009f74:	46bd      	mov	sp, r7
 8009f76:	bc80      	pop	{r7}
 8009f78:	4770      	bx	lr
 8009f7a:	bf00      	nop
 8009f7c:	200006dc 	.word	0x200006dc

08009f80 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009f80:	b480      	push	{r7}
 8009f82:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009f84:	4b07      	ldr	r3, [pc, #28]	@ (8009fa4 <pvTaskIncrementMutexHeldCount+0x24>)
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d004      	beq.n	8009f96 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009f8c:	4b05      	ldr	r3, [pc, #20]	@ (8009fa4 <pvTaskIncrementMutexHeldCount+0x24>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009f92:	3201      	adds	r2, #1
 8009f94:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8009f96:	4b03      	ldr	r3, [pc, #12]	@ (8009fa4 <pvTaskIncrementMutexHeldCount+0x24>)
 8009f98:	681b      	ldr	r3, [r3, #0]
	}
 8009f9a:	4618      	mov	r0, r3
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bc80      	pop	{r7}
 8009fa0:	4770      	bx	lr
 8009fa2:	bf00      	nop
 8009fa4:	200006dc 	.word	0x200006dc

08009fa8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b084      	sub	sp, #16
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
 8009fb0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009fb2:	4b29      	ldr	r3, [pc, #164]	@ (800a058 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009fb8:	4b28      	ldr	r3, [pc, #160]	@ (800a05c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	3304      	adds	r3, #4
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	f7fe f910 	bl	80081e4 <uxListRemove>
 8009fc4:	4603      	mov	r3, r0
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d10b      	bne.n	8009fe2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009fca:	4b24      	ldr	r3, [pc, #144]	@ (800a05c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fd0:	2201      	movs	r2, #1
 8009fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8009fd6:	43da      	mvns	r2, r3
 8009fd8:	4b21      	ldr	r3, [pc, #132]	@ (800a060 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	4013      	ands	r3, r2
 8009fde:	4a20      	ldr	r2, [pc, #128]	@ (800a060 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009fe0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009fe8:	d10a      	bne.n	800a000 <prvAddCurrentTaskToDelayedList+0x58>
 8009fea:	683b      	ldr	r3, [r7, #0]
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d007      	beq.n	800a000 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800a05c <prvAddCurrentTaskToDelayedList+0xb4>)
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	3304      	adds	r3, #4
 8009ff6:	4619      	mov	r1, r3
 8009ff8:	481a      	ldr	r0, [pc, #104]	@ (800a064 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009ffa:	f7fe f898 	bl	800812e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009ffe:	e026      	b.n	800a04e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a000:	68fa      	ldr	r2, [r7, #12]
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	4413      	add	r3, r2
 800a006:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a008:	4b14      	ldr	r3, [pc, #80]	@ (800a05c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	68ba      	ldr	r2, [r7, #8]
 800a00e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a010:	68ba      	ldr	r2, [r7, #8]
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	429a      	cmp	r2, r3
 800a016:	d209      	bcs.n	800a02c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a018:	4b13      	ldr	r3, [pc, #76]	@ (800a068 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a01a:	681a      	ldr	r2, [r3, #0]
 800a01c:	4b0f      	ldr	r3, [pc, #60]	@ (800a05c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	3304      	adds	r3, #4
 800a022:	4619      	mov	r1, r3
 800a024:	4610      	mov	r0, r2
 800a026:	f7fe f8a5 	bl	8008174 <vListInsert>
}
 800a02a:	e010      	b.n	800a04e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a02c:	4b0f      	ldr	r3, [pc, #60]	@ (800a06c <prvAddCurrentTaskToDelayedList+0xc4>)
 800a02e:	681a      	ldr	r2, [r3, #0]
 800a030:	4b0a      	ldr	r3, [pc, #40]	@ (800a05c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	3304      	adds	r3, #4
 800a036:	4619      	mov	r1, r3
 800a038:	4610      	mov	r0, r2
 800a03a:	f7fe f89b 	bl	8008174 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a03e:	4b0c      	ldr	r3, [pc, #48]	@ (800a070 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	68ba      	ldr	r2, [r7, #8]
 800a044:	429a      	cmp	r2, r3
 800a046:	d202      	bcs.n	800a04e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a048:	4a09      	ldr	r2, [pc, #36]	@ (800a070 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	6013      	str	r3, [r2, #0]
}
 800a04e:	bf00      	nop
 800a050:	3710      	adds	r7, #16
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
 800a056:	bf00      	nop
 800a058:	200007b8 	.word	0x200007b8
 800a05c:	200006dc 	.word	0x200006dc
 800a060:	200007bc 	.word	0x200007bc
 800a064:	200007a0 	.word	0x200007a0
 800a068:	20000770 	.word	0x20000770
 800a06c:	2000076c 	.word	0x2000076c
 800a070:	200007d4 	.word	0x200007d4

0800a074 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a074:	b480      	push	{r7}
 800a076:	b085      	sub	sp, #20
 800a078:	af00      	add	r7, sp, #0
 800a07a:	60f8      	str	r0, [r7, #12]
 800a07c:	60b9      	str	r1, [r7, #8]
 800a07e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	3b04      	subs	r3, #4
 800a084:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a08c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	3b04      	subs	r3, #4
 800a092:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a094:	68bb      	ldr	r3, [r7, #8]
 800a096:	f023 0201 	bic.w	r2, r3, #1
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	3b04      	subs	r3, #4
 800a0a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a0a4:	4a08      	ldr	r2, [pc, #32]	@ (800a0c8 <pxPortInitialiseStack+0x54>)
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	3b14      	subs	r3, #20
 800a0ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a0b0:	687a      	ldr	r2, [r7, #4]
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	3b20      	subs	r3, #32
 800a0ba:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
}
 800a0be:	4618      	mov	r0, r3
 800a0c0:	3714      	adds	r7, #20
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bc80      	pop	{r7}
 800a0c6:	4770      	bx	lr
 800a0c8:	0800a0cd 	.word	0x0800a0cd

0800a0cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a0cc:	b480      	push	{r7}
 800a0ce:	b085      	sub	sp, #20
 800a0d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a0d6:	4b12      	ldr	r3, [pc, #72]	@ (800a120 <prvTaskExitError+0x54>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0de:	d00b      	beq.n	800a0f8 <prvTaskExitError+0x2c>
	__asm volatile
 800a0e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0e4:	f383 8811 	msr	BASEPRI, r3
 800a0e8:	f3bf 8f6f 	isb	sy
 800a0ec:	f3bf 8f4f 	dsb	sy
 800a0f0:	60fb      	str	r3, [r7, #12]
}
 800a0f2:	bf00      	nop
 800a0f4:	bf00      	nop
 800a0f6:	e7fd      	b.n	800a0f4 <prvTaskExitError+0x28>
	__asm volatile
 800a0f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0fc:	f383 8811 	msr	BASEPRI, r3
 800a100:	f3bf 8f6f 	isb	sy
 800a104:	f3bf 8f4f 	dsb	sy
 800a108:	60bb      	str	r3, [r7, #8]
}
 800a10a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a10c:	bf00      	nop
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d0fc      	beq.n	800a10e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a114:	bf00      	nop
 800a116:	bf00      	nop
 800a118:	3714      	adds	r7, #20
 800a11a:	46bd      	mov	sp, r7
 800a11c:	bc80      	pop	{r7}
 800a11e:	4770      	bx	lr
 800a120:	20000030 	.word	0x20000030
	...

0800a130 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a130:	4b07      	ldr	r3, [pc, #28]	@ (800a150 <pxCurrentTCBConst2>)
 800a132:	6819      	ldr	r1, [r3, #0]
 800a134:	6808      	ldr	r0, [r1, #0]
 800a136:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a13a:	f380 8809 	msr	PSP, r0
 800a13e:	f3bf 8f6f 	isb	sy
 800a142:	f04f 0000 	mov.w	r0, #0
 800a146:	f380 8811 	msr	BASEPRI, r0
 800a14a:	f04e 0e0d 	orr.w	lr, lr, #13
 800a14e:	4770      	bx	lr

0800a150 <pxCurrentTCBConst2>:
 800a150:	200006dc 	.word	0x200006dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a154:	bf00      	nop
 800a156:	bf00      	nop

0800a158 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a158:	4806      	ldr	r0, [pc, #24]	@ (800a174 <prvPortStartFirstTask+0x1c>)
 800a15a:	6800      	ldr	r0, [r0, #0]
 800a15c:	6800      	ldr	r0, [r0, #0]
 800a15e:	f380 8808 	msr	MSP, r0
 800a162:	b662      	cpsie	i
 800a164:	b661      	cpsie	f
 800a166:	f3bf 8f4f 	dsb	sy
 800a16a:	f3bf 8f6f 	isb	sy
 800a16e:	df00      	svc	0
 800a170:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a172:	bf00      	nop
 800a174:	e000ed08 	.word	0xe000ed08

0800a178 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b084      	sub	sp, #16
 800a17c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a17e:	4b32      	ldr	r3, [pc, #200]	@ (800a248 <xPortStartScheduler+0xd0>)
 800a180:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	781b      	ldrb	r3, [r3, #0]
 800a186:	b2db      	uxtb	r3, r3
 800a188:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	22ff      	movs	r2, #255	@ 0xff
 800a18e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	781b      	ldrb	r3, [r3, #0]
 800a194:	b2db      	uxtb	r3, r3
 800a196:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a198:	78fb      	ldrb	r3, [r7, #3]
 800a19a:	b2db      	uxtb	r3, r3
 800a19c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a1a0:	b2da      	uxtb	r2, r3
 800a1a2:	4b2a      	ldr	r3, [pc, #168]	@ (800a24c <xPortStartScheduler+0xd4>)
 800a1a4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a1a6:	4b2a      	ldr	r3, [pc, #168]	@ (800a250 <xPortStartScheduler+0xd8>)
 800a1a8:	2207      	movs	r2, #7
 800a1aa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a1ac:	e009      	b.n	800a1c2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a1ae:	4b28      	ldr	r3, [pc, #160]	@ (800a250 <xPortStartScheduler+0xd8>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	3b01      	subs	r3, #1
 800a1b4:	4a26      	ldr	r2, [pc, #152]	@ (800a250 <xPortStartScheduler+0xd8>)
 800a1b6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a1b8:	78fb      	ldrb	r3, [r7, #3]
 800a1ba:	b2db      	uxtb	r3, r3
 800a1bc:	005b      	lsls	r3, r3, #1
 800a1be:	b2db      	uxtb	r3, r3
 800a1c0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a1c2:	78fb      	ldrb	r3, [r7, #3]
 800a1c4:	b2db      	uxtb	r3, r3
 800a1c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1ca:	2b80      	cmp	r3, #128	@ 0x80
 800a1cc:	d0ef      	beq.n	800a1ae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a1ce:	4b20      	ldr	r3, [pc, #128]	@ (800a250 <xPortStartScheduler+0xd8>)
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f1c3 0307 	rsb	r3, r3, #7
 800a1d6:	2b04      	cmp	r3, #4
 800a1d8:	d00b      	beq.n	800a1f2 <xPortStartScheduler+0x7a>
	__asm volatile
 800a1da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1de:	f383 8811 	msr	BASEPRI, r3
 800a1e2:	f3bf 8f6f 	isb	sy
 800a1e6:	f3bf 8f4f 	dsb	sy
 800a1ea:	60bb      	str	r3, [r7, #8]
}
 800a1ec:	bf00      	nop
 800a1ee:	bf00      	nop
 800a1f0:	e7fd      	b.n	800a1ee <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a1f2:	4b17      	ldr	r3, [pc, #92]	@ (800a250 <xPortStartScheduler+0xd8>)
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	021b      	lsls	r3, r3, #8
 800a1f8:	4a15      	ldr	r2, [pc, #84]	@ (800a250 <xPortStartScheduler+0xd8>)
 800a1fa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a1fc:	4b14      	ldr	r3, [pc, #80]	@ (800a250 <xPortStartScheduler+0xd8>)
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a204:	4a12      	ldr	r2, [pc, #72]	@ (800a250 <xPortStartScheduler+0xd8>)
 800a206:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	b2da      	uxtb	r2, r3
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a210:	4b10      	ldr	r3, [pc, #64]	@ (800a254 <xPortStartScheduler+0xdc>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	4a0f      	ldr	r2, [pc, #60]	@ (800a254 <xPortStartScheduler+0xdc>)
 800a216:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a21a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a21c:	4b0d      	ldr	r3, [pc, #52]	@ (800a254 <xPortStartScheduler+0xdc>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	4a0c      	ldr	r2, [pc, #48]	@ (800a254 <xPortStartScheduler+0xdc>)
 800a222:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a226:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a228:	f000 f8b8 	bl	800a39c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a22c:	4b0a      	ldr	r3, [pc, #40]	@ (800a258 <xPortStartScheduler+0xe0>)
 800a22e:	2200      	movs	r2, #0
 800a230:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a232:	f7ff ff91 	bl	800a158 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a236:	f7ff f9ef 	bl	8009618 <vTaskSwitchContext>
	prvTaskExitError();
 800a23a:	f7ff ff47 	bl	800a0cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a23e:	2300      	movs	r3, #0
}
 800a240:	4618      	mov	r0, r3
 800a242:	3710      	adds	r7, #16
 800a244:	46bd      	mov	sp, r7
 800a246:	bd80      	pop	{r7, pc}
 800a248:	e000e400 	.word	0xe000e400
 800a24c:	200007e0 	.word	0x200007e0
 800a250:	200007e4 	.word	0x200007e4
 800a254:	e000ed20 	.word	0xe000ed20
 800a258:	20000030 	.word	0x20000030

0800a25c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a25c:	b480      	push	{r7}
 800a25e:	b083      	sub	sp, #12
 800a260:	af00      	add	r7, sp, #0
	__asm volatile
 800a262:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a266:	f383 8811 	msr	BASEPRI, r3
 800a26a:	f3bf 8f6f 	isb	sy
 800a26e:	f3bf 8f4f 	dsb	sy
 800a272:	607b      	str	r3, [r7, #4]
}
 800a274:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a276:	4b0f      	ldr	r3, [pc, #60]	@ (800a2b4 <vPortEnterCritical+0x58>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	3301      	adds	r3, #1
 800a27c:	4a0d      	ldr	r2, [pc, #52]	@ (800a2b4 <vPortEnterCritical+0x58>)
 800a27e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a280:	4b0c      	ldr	r3, [pc, #48]	@ (800a2b4 <vPortEnterCritical+0x58>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	2b01      	cmp	r3, #1
 800a286:	d110      	bne.n	800a2aa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a288:	4b0b      	ldr	r3, [pc, #44]	@ (800a2b8 <vPortEnterCritical+0x5c>)
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d00b      	beq.n	800a2aa <vPortEnterCritical+0x4e>
	__asm volatile
 800a292:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a296:	f383 8811 	msr	BASEPRI, r3
 800a29a:	f3bf 8f6f 	isb	sy
 800a29e:	f3bf 8f4f 	dsb	sy
 800a2a2:	603b      	str	r3, [r7, #0]
}
 800a2a4:	bf00      	nop
 800a2a6:	bf00      	nop
 800a2a8:	e7fd      	b.n	800a2a6 <vPortEnterCritical+0x4a>
	}
}
 800a2aa:	bf00      	nop
 800a2ac:	370c      	adds	r7, #12
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	bc80      	pop	{r7}
 800a2b2:	4770      	bx	lr
 800a2b4:	20000030 	.word	0x20000030
 800a2b8:	e000ed04 	.word	0xe000ed04

0800a2bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a2bc:	b480      	push	{r7}
 800a2be:	b083      	sub	sp, #12
 800a2c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a2c2:	4b12      	ldr	r3, [pc, #72]	@ (800a30c <vPortExitCritical+0x50>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d10b      	bne.n	800a2e2 <vPortExitCritical+0x26>
	__asm volatile
 800a2ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ce:	f383 8811 	msr	BASEPRI, r3
 800a2d2:	f3bf 8f6f 	isb	sy
 800a2d6:	f3bf 8f4f 	dsb	sy
 800a2da:	607b      	str	r3, [r7, #4]
}
 800a2dc:	bf00      	nop
 800a2de:	bf00      	nop
 800a2e0:	e7fd      	b.n	800a2de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a2e2:	4b0a      	ldr	r3, [pc, #40]	@ (800a30c <vPortExitCritical+0x50>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	3b01      	subs	r3, #1
 800a2e8:	4a08      	ldr	r2, [pc, #32]	@ (800a30c <vPortExitCritical+0x50>)
 800a2ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a2ec:	4b07      	ldr	r3, [pc, #28]	@ (800a30c <vPortExitCritical+0x50>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d105      	bne.n	800a300 <vPortExitCritical+0x44>
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	f383 8811 	msr	BASEPRI, r3
}
 800a2fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a300:	bf00      	nop
 800a302:	370c      	adds	r7, #12
 800a304:	46bd      	mov	sp, r7
 800a306:	bc80      	pop	{r7}
 800a308:	4770      	bx	lr
 800a30a:	bf00      	nop
 800a30c:	20000030 	.word	0x20000030

0800a310 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a310:	f3ef 8009 	mrs	r0, PSP
 800a314:	f3bf 8f6f 	isb	sy
 800a318:	4b0d      	ldr	r3, [pc, #52]	@ (800a350 <pxCurrentTCBConst>)
 800a31a:	681a      	ldr	r2, [r3, #0]
 800a31c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a320:	6010      	str	r0, [r2, #0]
 800a322:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a326:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a32a:	f380 8811 	msr	BASEPRI, r0
 800a32e:	f7ff f973 	bl	8009618 <vTaskSwitchContext>
 800a332:	f04f 0000 	mov.w	r0, #0
 800a336:	f380 8811 	msr	BASEPRI, r0
 800a33a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a33e:	6819      	ldr	r1, [r3, #0]
 800a340:	6808      	ldr	r0, [r1, #0]
 800a342:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a346:	f380 8809 	msr	PSP, r0
 800a34a:	f3bf 8f6f 	isb	sy
 800a34e:	4770      	bx	lr

0800a350 <pxCurrentTCBConst>:
 800a350:	200006dc 	.word	0x200006dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a354:	bf00      	nop
 800a356:	bf00      	nop

0800a358 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b082      	sub	sp, #8
 800a35c:	af00      	add	r7, sp, #0
	__asm volatile
 800a35e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a362:	f383 8811 	msr	BASEPRI, r3
 800a366:	f3bf 8f6f 	isb	sy
 800a36a:	f3bf 8f4f 	dsb	sy
 800a36e:	607b      	str	r3, [r7, #4]
}
 800a370:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a372:	f7ff f897 	bl	80094a4 <xTaskIncrementTick>
 800a376:	4603      	mov	r3, r0
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d003      	beq.n	800a384 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a37c:	4b06      	ldr	r3, [pc, #24]	@ (800a398 <xPortSysTickHandler+0x40>)
 800a37e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a382:	601a      	str	r2, [r3, #0]
 800a384:	2300      	movs	r3, #0
 800a386:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a388:	683b      	ldr	r3, [r7, #0]
 800a38a:	f383 8811 	msr	BASEPRI, r3
}
 800a38e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a390:	bf00      	nop
 800a392:	3708      	adds	r7, #8
 800a394:	46bd      	mov	sp, r7
 800a396:	bd80      	pop	{r7, pc}
 800a398:	e000ed04 	.word	0xe000ed04

0800a39c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a39c:	b480      	push	{r7}
 800a39e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a3a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a3cc <vPortSetupTimerInterrupt+0x30>)
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a3a6:	4b0a      	ldr	r3, [pc, #40]	@ (800a3d0 <vPortSetupTimerInterrupt+0x34>)
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a3ac:	4b09      	ldr	r3, [pc, #36]	@ (800a3d4 <vPortSetupTimerInterrupt+0x38>)
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a09      	ldr	r2, [pc, #36]	@ (800a3d8 <vPortSetupTimerInterrupt+0x3c>)
 800a3b2:	fba2 2303 	umull	r2, r3, r2, r3
 800a3b6:	099b      	lsrs	r3, r3, #6
 800a3b8:	4a08      	ldr	r2, [pc, #32]	@ (800a3dc <vPortSetupTimerInterrupt+0x40>)
 800a3ba:	3b01      	subs	r3, #1
 800a3bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a3be:	4b03      	ldr	r3, [pc, #12]	@ (800a3cc <vPortSetupTimerInterrupt+0x30>)
 800a3c0:	2207      	movs	r2, #7
 800a3c2:	601a      	str	r2, [r3, #0]
}
 800a3c4:	bf00      	nop
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bc80      	pop	{r7}
 800a3ca:	4770      	bx	lr
 800a3cc:	e000e010 	.word	0xe000e010
 800a3d0:	e000e018 	.word	0xe000e018
 800a3d4:	20000000 	.word	0x20000000
 800a3d8:	10624dd3 	.word	0x10624dd3
 800a3dc:	e000e014 	.word	0xe000e014

0800a3e0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b085      	sub	sp, #20
 800a3e4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a3e6:	f3ef 8305 	mrs	r3, IPSR
 800a3ea:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	2b0f      	cmp	r3, #15
 800a3f0:	d915      	bls.n	800a41e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a3f2:	4a17      	ldr	r2, [pc, #92]	@ (800a450 <vPortValidateInterruptPriority+0x70>)
 800a3f4:	68fb      	ldr	r3, [r7, #12]
 800a3f6:	4413      	add	r3, r2
 800a3f8:	781b      	ldrb	r3, [r3, #0]
 800a3fa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a3fc:	4b15      	ldr	r3, [pc, #84]	@ (800a454 <vPortValidateInterruptPriority+0x74>)
 800a3fe:	781b      	ldrb	r3, [r3, #0]
 800a400:	7afa      	ldrb	r2, [r7, #11]
 800a402:	429a      	cmp	r2, r3
 800a404:	d20b      	bcs.n	800a41e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a40a:	f383 8811 	msr	BASEPRI, r3
 800a40e:	f3bf 8f6f 	isb	sy
 800a412:	f3bf 8f4f 	dsb	sy
 800a416:	607b      	str	r3, [r7, #4]
}
 800a418:	bf00      	nop
 800a41a:	bf00      	nop
 800a41c:	e7fd      	b.n	800a41a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a41e:	4b0e      	ldr	r3, [pc, #56]	@ (800a458 <vPortValidateInterruptPriority+0x78>)
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a426:	4b0d      	ldr	r3, [pc, #52]	@ (800a45c <vPortValidateInterruptPriority+0x7c>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d90b      	bls.n	800a446 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a42e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a432:	f383 8811 	msr	BASEPRI, r3
 800a436:	f3bf 8f6f 	isb	sy
 800a43a:	f3bf 8f4f 	dsb	sy
 800a43e:	603b      	str	r3, [r7, #0]
}
 800a440:	bf00      	nop
 800a442:	bf00      	nop
 800a444:	e7fd      	b.n	800a442 <vPortValidateInterruptPriority+0x62>
	}
 800a446:	bf00      	nop
 800a448:	3714      	adds	r7, #20
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bc80      	pop	{r7}
 800a44e:	4770      	bx	lr
 800a450:	e000e3f0 	.word	0xe000e3f0
 800a454:	200007e0 	.word	0x200007e0
 800a458:	e000ed0c 	.word	0xe000ed0c
 800a45c:	200007e4 	.word	0x200007e4

0800a460 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b08a      	sub	sp, #40	@ 0x28
 800a464:	af00      	add	r7, sp, #0
 800a466:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a468:	2300      	movs	r3, #0
 800a46a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a46c:	f7fe ff6e 	bl	800934c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a470:	4b5c      	ldr	r3, [pc, #368]	@ (800a5e4 <pvPortMalloc+0x184>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d101      	bne.n	800a47c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a478:	f000 f924 	bl	800a6c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a47c:	4b5a      	ldr	r3, [pc, #360]	@ (800a5e8 <pvPortMalloc+0x188>)
 800a47e:	681a      	ldr	r2, [r3, #0]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	4013      	ands	r3, r2
 800a484:	2b00      	cmp	r3, #0
 800a486:	f040 8095 	bne.w	800a5b4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d01e      	beq.n	800a4ce <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a490:	2208      	movs	r2, #8
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	4413      	add	r3, r2
 800a496:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	f003 0307 	and.w	r3, r3, #7
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d015      	beq.n	800a4ce <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	f023 0307 	bic.w	r3, r3, #7
 800a4a8:	3308      	adds	r3, #8
 800a4aa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f003 0307 	and.w	r3, r3, #7
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d00b      	beq.n	800a4ce <pvPortMalloc+0x6e>
	__asm volatile
 800a4b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ba:	f383 8811 	msr	BASEPRI, r3
 800a4be:	f3bf 8f6f 	isb	sy
 800a4c2:	f3bf 8f4f 	dsb	sy
 800a4c6:	617b      	str	r3, [r7, #20]
}
 800a4c8:	bf00      	nop
 800a4ca:	bf00      	nop
 800a4cc:	e7fd      	b.n	800a4ca <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d06f      	beq.n	800a5b4 <pvPortMalloc+0x154>
 800a4d4:	4b45      	ldr	r3, [pc, #276]	@ (800a5ec <pvPortMalloc+0x18c>)
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	687a      	ldr	r2, [r7, #4]
 800a4da:	429a      	cmp	r2, r3
 800a4dc:	d86a      	bhi.n	800a5b4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a4de:	4b44      	ldr	r3, [pc, #272]	@ (800a5f0 <pvPortMalloc+0x190>)
 800a4e0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a4e2:	4b43      	ldr	r3, [pc, #268]	@ (800a5f0 <pvPortMalloc+0x190>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a4e8:	e004      	b.n	800a4f4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4ec:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a4ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a4f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f6:	685b      	ldr	r3, [r3, #4]
 800a4f8:	687a      	ldr	r2, [r7, #4]
 800a4fa:	429a      	cmp	r2, r3
 800a4fc:	d903      	bls.n	800a506 <pvPortMalloc+0xa6>
 800a4fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	2b00      	cmp	r3, #0
 800a504:	d1f1      	bne.n	800a4ea <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a506:	4b37      	ldr	r3, [pc, #220]	@ (800a5e4 <pvPortMalloc+0x184>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a50c:	429a      	cmp	r2, r3
 800a50e:	d051      	beq.n	800a5b4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a510:	6a3b      	ldr	r3, [r7, #32]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	2208      	movs	r2, #8
 800a516:	4413      	add	r3, r2
 800a518:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a51a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a51c:	681a      	ldr	r2, [r3, #0]
 800a51e:	6a3b      	ldr	r3, [r7, #32]
 800a520:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a524:	685a      	ldr	r2, [r3, #4]
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	1ad2      	subs	r2, r2, r3
 800a52a:	2308      	movs	r3, #8
 800a52c:	005b      	lsls	r3, r3, #1
 800a52e:	429a      	cmp	r2, r3
 800a530:	d920      	bls.n	800a574 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a532:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	4413      	add	r3, r2
 800a538:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a53a:	69bb      	ldr	r3, [r7, #24]
 800a53c:	f003 0307 	and.w	r3, r3, #7
 800a540:	2b00      	cmp	r3, #0
 800a542:	d00b      	beq.n	800a55c <pvPortMalloc+0xfc>
	__asm volatile
 800a544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a548:	f383 8811 	msr	BASEPRI, r3
 800a54c:	f3bf 8f6f 	isb	sy
 800a550:	f3bf 8f4f 	dsb	sy
 800a554:	613b      	str	r3, [r7, #16]
}
 800a556:	bf00      	nop
 800a558:	bf00      	nop
 800a55a:	e7fd      	b.n	800a558 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a55c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a55e:	685a      	ldr	r2, [r3, #4]
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	1ad2      	subs	r2, r2, r3
 800a564:	69bb      	ldr	r3, [r7, #24]
 800a566:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a56a:	687a      	ldr	r2, [r7, #4]
 800a56c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a56e:	69b8      	ldr	r0, [r7, #24]
 800a570:	f000 f90a 	bl	800a788 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a574:	4b1d      	ldr	r3, [pc, #116]	@ (800a5ec <pvPortMalloc+0x18c>)
 800a576:	681a      	ldr	r2, [r3, #0]
 800a578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a57a:	685b      	ldr	r3, [r3, #4]
 800a57c:	1ad3      	subs	r3, r2, r3
 800a57e:	4a1b      	ldr	r2, [pc, #108]	@ (800a5ec <pvPortMalloc+0x18c>)
 800a580:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a582:	4b1a      	ldr	r3, [pc, #104]	@ (800a5ec <pvPortMalloc+0x18c>)
 800a584:	681a      	ldr	r2, [r3, #0]
 800a586:	4b1b      	ldr	r3, [pc, #108]	@ (800a5f4 <pvPortMalloc+0x194>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	429a      	cmp	r2, r3
 800a58c:	d203      	bcs.n	800a596 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a58e:	4b17      	ldr	r3, [pc, #92]	@ (800a5ec <pvPortMalloc+0x18c>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	4a18      	ldr	r2, [pc, #96]	@ (800a5f4 <pvPortMalloc+0x194>)
 800a594:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a598:	685a      	ldr	r2, [r3, #4]
 800a59a:	4b13      	ldr	r3, [pc, #76]	@ (800a5e8 <pvPortMalloc+0x188>)
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	431a      	orrs	r2, r3
 800a5a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5a2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a5a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a5aa:	4b13      	ldr	r3, [pc, #76]	@ (800a5f8 <pvPortMalloc+0x198>)
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	3301      	adds	r3, #1
 800a5b0:	4a11      	ldr	r2, [pc, #68]	@ (800a5f8 <pvPortMalloc+0x198>)
 800a5b2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a5b4:	f7fe fed8 	bl	8009368 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a5b8:	69fb      	ldr	r3, [r7, #28]
 800a5ba:	f003 0307 	and.w	r3, r3, #7
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d00b      	beq.n	800a5da <pvPortMalloc+0x17a>
	__asm volatile
 800a5c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5c6:	f383 8811 	msr	BASEPRI, r3
 800a5ca:	f3bf 8f6f 	isb	sy
 800a5ce:	f3bf 8f4f 	dsb	sy
 800a5d2:	60fb      	str	r3, [r7, #12]
}
 800a5d4:	bf00      	nop
 800a5d6:	bf00      	nop
 800a5d8:	e7fd      	b.n	800a5d6 <pvPortMalloc+0x176>
	return pvReturn;
 800a5da:	69fb      	ldr	r3, [r7, #28]
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3728      	adds	r7, #40	@ 0x28
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}
 800a5e4:	20002730 	.word	0x20002730
 800a5e8:	20002744 	.word	0x20002744
 800a5ec:	20002734 	.word	0x20002734
 800a5f0:	20002728 	.word	0x20002728
 800a5f4:	20002738 	.word	0x20002738
 800a5f8:	2000273c 	.word	0x2000273c

0800a5fc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b086      	sub	sp, #24
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d04f      	beq.n	800a6ae <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a60e:	2308      	movs	r3, #8
 800a610:	425b      	negs	r3, r3
 800a612:	697a      	ldr	r2, [r7, #20]
 800a614:	4413      	add	r3, r2
 800a616:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a618:	697b      	ldr	r3, [r7, #20]
 800a61a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a61c:	693b      	ldr	r3, [r7, #16]
 800a61e:	685a      	ldr	r2, [r3, #4]
 800a620:	4b25      	ldr	r3, [pc, #148]	@ (800a6b8 <vPortFree+0xbc>)
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	4013      	ands	r3, r2
 800a626:	2b00      	cmp	r3, #0
 800a628:	d10b      	bne.n	800a642 <vPortFree+0x46>
	__asm volatile
 800a62a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a62e:	f383 8811 	msr	BASEPRI, r3
 800a632:	f3bf 8f6f 	isb	sy
 800a636:	f3bf 8f4f 	dsb	sy
 800a63a:	60fb      	str	r3, [r7, #12]
}
 800a63c:	bf00      	nop
 800a63e:	bf00      	nop
 800a640:	e7fd      	b.n	800a63e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a642:	693b      	ldr	r3, [r7, #16]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d00b      	beq.n	800a662 <vPortFree+0x66>
	__asm volatile
 800a64a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a64e:	f383 8811 	msr	BASEPRI, r3
 800a652:	f3bf 8f6f 	isb	sy
 800a656:	f3bf 8f4f 	dsb	sy
 800a65a:	60bb      	str	r3, [r7, #8]
}
 800a65c:	bf00      	nop
 800a65e:	bf00      	nop
 800a660:	e7fd      	b.n	800a65e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	685a      	ldr	r2, [r3, #4]
 800a666:	4b14      	ldr	r3, [pc, #80]	@ (800a6b8 <vPortFree+0xbc>)
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	4013      	ands	r3, r2
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d01e      	beq.n	800a6ae <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a670:	693b      	ldr	r3, [r7, #16]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d11a      	bne.n	800a6ae <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a678:	693b      	ldr	r3, [r7, #16]
 800a67a:	685a      	ldr	r2, [r3, #4]
 800a67c:	4b0e      	ldr	r3, [pc, #56]	@ (800a6b8 <vPortFree+0xbc>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	43db      	mvns	r3, r3
 800a682:	401a      	ands	r2, r3
 800a684:	693b      	ldr	r3, [r7, #16]
 800a686:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a688:	f7fe fe60 	bl	800934c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a68c:	693b      	ldr	r3, [r7, #16]
 800a68e:	685a      	ldr	r2, [r3, #4]
 800a690:	4b0a      	ldr	r3, [pc, #40]	@ (800a6bc <vPortFree+0xc0>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	4413      	add	r3, r2
 800a696:	4a09      	ldr	r2, [pc, #36]	@ (800a6bc <vPortFree+0xc0>)
 800a698:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a69a:	6938      	ldr	r0, [r7, #16]
 800a69c:	f000 f874 	bl	800a788 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a6a0:	4b07      	ldr	r3, [pc, #28]	@ (800a6c0 <vPortFree+0xc4>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	3301      	adds	r3, #1
 800a6a6:	4a06      	ldr	r2, [pc, #24]	@ (800a6c0 <vPortFree+0xc4>)
 800a6a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a6aa:	f7fe fe5d 	bl	8009368 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a6ae:	bf00      	nop
 800a6b0:	3718      	adds	r7, #24
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}
 800a6b6:	bf00      	nop
 800a6b8:	20002744 	.word	0x20002744
 800a6bc:	20002734 	.word	0x20002734
 800a6c0:	20002740 	.word	0x20002740

0800a6c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b085      	sub	sp, #20
 800a6c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a6ca:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800a6ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a6d0:	4b27      	ldr	r3, [pc, #156]	@ (800a770 <prvHeapInit+0xac>)
 800a6d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	f003 0307 	and.w	r3, r3, #7
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d00c      	beq.n	800a6f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	3307      	adds	r3, #7
 800a6e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	f023 0307 	bic.w	r3, r3, #7
 800a6ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a6ec:	68ba      	ldr	r2, [r7, #8]
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	1ad3      	subs	r3, r2, r3
 800a6f2:	4a1f      	ldr	r2, [pc, #124]	@ (800a770 <prvHeapInit+0xac>)
 800a6f4:	4413      	add	r3, r2
 800a6f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a6fc:	4a1d      	ldr	r2, [pc, #116]	@ (800a774 <prvHeapInit+0xb0>)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a702:	4b1c      	ldr	r3, [pc, #112]	@ (800a774 <prvHeapInit+0xb0>)
 800a704:	2200      	movs	r2, #0
 800a706:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	68ba      	ldr	r2, [r7, #8]
 800a70c:	4413      	add	r3, r2
 800a70e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a710:	2208      	movs	r2, #8
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	1a9b      	subs	r3, r3, r2
 800a716:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	f023 0307 	bic.w	r3, r3, #7
 800a71e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	4a15      	ldr	r2, [pc, #84]	@ (800a778 <prvHeapInit+0xb4>)
 800a724:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a726:	4b14      	ldr	r3, [pc, #80]	@ (800a778 <prvHeapInit+0xb4>)
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	2200      	movs	r2, #0
 800a72c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a72e:	4b12      	ldr	r3, [pc, #72]	@ (800a778 <prvHeapInit+0xb4>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	2200      	movs	r2, #0
 800a734:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	68fa      	ldr	r2, [r7, #12]
 800a73e:	1ad2      	subs	r2, r2, r3
 800a740:	683b      	ldr	r3, [r7, #0]
 800a742:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a744:	4b0c      	ldr	r3, [pc, #48]	@ (800a778 <prvHeapInit+0xb4>)
 800a746:	681a      	ldr	r2, [r3, #0]
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	685b      	ldr	r3, [r3, #4]
 800a750:	4a0a      	ldr	r2, [pc, #40]	@ (800a77c <prvHeapInit+0xb8>)
 800a752:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	685b      	ldr	r3, [r3, #4]
 800a758:	4a09      	ldr	r2, [pc, #36]	@ (800a780 <prvHeapInit+0xbc>)
 800a75a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a75c:	4b09      	ldr	r3, [pc, #36]	@ (800a784 <prvHeapInit+0xc0>)
 800a75e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a762:	601a      	str	r2, [r3, #0]
}
 800a764:	bf00      	nop
 800a766:	3714      	adds	r7, #20
 800a768:	46bd      	mov	sp, r7
 800a76a:	bc80      	pop	{r7}
 800a76c:	4770      	bx	lr
 800a76e:	bf00      	nop
 800a770:	200007e8 	.word	0x200007e8
 800a774:	20002728 	.word	0x20002728
 800a778:	20002730 	.word	0x20002730
 800a77c:	20002738 	.word	0x20002738
 800a780:	20002734 	.word	0x20002734
 800a784:	20002744 	.word	0x20002744

0800a788 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a788:	b480      	push	{r7}
 800a78a:	b085      	sub	sp, #20
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a790:	4b27      	ldr	r3, [pc, #156]	@ (800a830 <prvInsertBlockIntoFreeList+0xa8>)
 800a792:	60fb      	str	r3, [r7, #12]
 800a794:	e002      	b.n	800a79c <prvInsertBlockIntoFreeList+0x14>
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	60fb      	str	r3, [r7, #12]
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	687a      	ldr	r2, [r7, #4]
 800a7a2:	429a      	cmp	r2, r3
 800a7a4:	d8f7      	bhi.n	800a796 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	685b      	ldr	r3, [r3, #4]
 800a7ae:	68ba      	ldr	r2, [r7, #8]
 800a7b0:	4413      	add	r3, r2
 800a7b2:	687a      	ldr	r2, [r7, #4]
 800a7b4:	429a      	cmp	r2, r3
 800a7b6:	d108      	bne.n	800a7ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	685a      	ldr	r2, [r3, #4]
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	685b      	ldr	r3, [r3, #4]
 800a7c0:	441a      	add	r2, r3
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	685b      	ldr	r3, [r3, #4]
 800a7d2:	68ba      	ldr	r2, [r7, #8]
 800a7d4:	441a      	add	r2, r3
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	429a      	cmp	r2, r3
 800a7dc:	d118      	bne.n	800a810 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681a      	ldr	r2, [r3, #0]
 800a7e2:	4b14      	ldr	r3, [pc, #80]	@ (800a834 <prvInsertBlockIntoFreeList+0xac>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	429a      	cmp	r2, r3
 800a7e8:	d00d      	beq.n	800a806 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	685a      	ldr	r2, [r3, #4]
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	685b      	ldr	r3, [r3, #4]
 800a7f4:	441a      	add	r2, r3
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	681a      	ldr	r2, [r3, #0]
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	601a      	str	r2, [r3, #0]
 800a804:	e008      	b.n	800a818 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a806:	4b0b      	ldr	r3, [pc, #44]	@ (800a834 <prvInsertBlockIntoFreeList+0xac>)
 800a808:	681a      	ldr	r2, [r3, #0]
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	601a      	str	r2, [r3, #0]
 800a80e:	e003      	b.n	800a818 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	681a      	ldr	r2, [r3, #0]
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a818:	68fa      	ldr	r2, [r7, #12]
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	429a      	cmp	r2, r3
 800a81e:	d002      	beq.n	800a826 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	687a      	ldr	r2, [r7, #4]
 800a824:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a826:	bf00      	nop
 800a828:	3714      	adds	r7, #20
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bc80      	pop	{r7}
 800a82e:	4770      	bx	lr
 800a830:	20002728 	.word	0x20002728
 800a834:	20002730 	.word	0x20002730

0800a838 <__cvt>:
 800a838:	2b00      	cmp	r3, #0
 800a83a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a83e:	461d      	mov	r5, r3
 800a840:	bfbb      	ittet	lt
 800a842:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800a846:	461d      	movlt	r5, r3
 800a848:	2300      	movge	r3, #0
 800a84a:	232d      	movlt	r3, #45	@ 0x2d
 800a84c:	b088      	sub	sp, #32
 800a84e:	4614      	mov	r4, r2
 800a850:	bfb8      	it	lt
 800a852:	4614      	movlt	r4, r2
 800a854:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a856:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800a858:	7013      	strb	r3, [r2, #0]
 800a85a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a85c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800a860:	f023 0820 	bic.w	r8, r3, #32
 800a864:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a868:	d005      	beq.n	800a876 <__cvt+0x3e>
 800a86a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a86e:	d100      	bne.n	800a872 <__cvt+0x3a>
 800a870:	3601      	adds	r6, #1
 800a872:	2302      	movs	r3, #2
 800a874:	e000      	b.n	800a878 <__cvt+0x40>
 800a876:	2303      	movs	r3, #3
 800a878:	aa07      	add	r2, sp, #28
 800a87a:	9204      	str	r2, [sp, #16]
 800a87c:	aa06      	add	r2, sp, #24
 800a87e:	e9cd a202 	strd	sl, r2, [sp, #8]
 800a882:	e9cd 3600 	strd	r3, r6, [sp]
 800a886:	4622      	mov	r2, r4
 800a888:	462b      	mov	r3, r5
 800a88a:	f000 feb1 	bl	800b5f0 <_dtoa_r>
 800a88e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a892:	4607      	mov	r7, r0
 800a894:	d119      	bne.n	800a8ca <__cvt+0x92>
 800a896:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a898:	07db      	lsls	r3, r3, #31
 800a89a:	d50e      	bpl.n	800a8ba <__cvt+0x82>
 800a89c:	eb00 0906 	add.w	r9, r0, r6
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	2300      	movs	r3, #0
 800a8a4:	4620      	mov	r0, r4
 800a8a6:	4629      	mov	r1, r5
 800a8a8:	f7f6 f87e 	bl	80009a8 <__aeabi_dcmpeq>
 800a8ac:	b108      	cbz	r0, 800a8b2 <__cvt+0x7a>
 800a8ae:	f8cd 901c 	str.w	r9, [sp, #28]
 800a8b2:	2230      	movs	r2, #48	@ 0x30
 800a8b4:	9b07      	ldr	r3, [sp, #28]
 800a8b6:	454b      	cmp	r3, r9
 800a8b8:	d31e      	bcc.n	800a8f8 <__cvt+0xc0>
 800a8ba:	4638      	mov	r0, r7
 800a8bc:	9b07      	ldr	r3, [sp, #28]
 800a8be:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a8c0:	1bdb      	subs	r3, r3, r7
 800a8c2:	6013      	str	r3, [r2, #0]
 800a8c4:	b008      	add	sp, #32
 800a8c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8ca:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a8ce:	eb00 0906 	add.w	r9, r0, r6
 800a8d2:	d1e5      	bne.n	800a8a0 <__cvt+0x68>
 800a8d4:	7803      	ldrb	r3, [r0, #0]
 800a8d6:	2b30      	cmp	r3, #48	@ 0x30
 800a8d8:	d10a      	bne.n	800a8f0 <__cvt+0xb8>
 800a8da:	2200      	movs	r2, #0
 800a8dc:	2300      	movs	r3, #0
 800a8de:	4620      	mov	r0, r4
 800a8e0:	4629      	mov	r1, r5
 800a8e2:	f7f6 f861 	bl	80009a8 <__aeabi_dcmpeq>
 800a8e6:	b918      	cbnz	r0, 800a8f0 <__cvt+0xb8>
 800a8e8:	f1c6 0601 	rsb	r6, r6, #1
 800a8ec:	f8ca 6000 	str.w	r6, [sl]
 800a8f0:	f8da 3000 	ldr.w	r3, [sl]
 800a8f4:	4499      	add	r9, r3
 800a8f6:	e7d3      	b.n	800a8a0 <__cvt+0x68>
 800a8f8:	1c59      	adds	r1, r3, #1
 800a8fa:	9107      	str	r1, [sp, #28]
 800a8fc:	701a      	strb	r2, [r3, #0]
 800a8fe:	e7d9      	b.n	800a8b4 <__cvt+0x7c>

0800a900 <__exponent>:
 800a900:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a902:	2900      	cmp	r1, #0
 800a904:	bfb6      	itet	lt
 800a906:	232d      	movlt	r3, #45	@ 0x2d
 800a908:	232b      	movge	r3, #43	@ 0x2b
 800a90a:	4249      	neglt	r1, r1
 800a90c:	2909      	cmp	r1, #9
 800a90e:	7002      	strb	r2, [r0, #0]
 800a910:	7043      	strb	r3, [r0, #1]
 800a912:	dd29      	ble.n	800a968 <__exponent+0x68>
 800a914:	f10d 0307 	add.w	r3, sp, #7
 800a918:	461d      	mov	r5, r3
 800a91a:	270a      	movs	r7, #10
 800a91c:	fbb1 f6f7 	udiv	r6, r1, r7
 800a920:	461a      	mov	r2, r3
 800a922:	fb07 1416 	mls	r4, r7, r6, r1
 800a926:	3430      	adds	r4, #48	@ 0x30
 800a928:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a92c:	460c      	mov	r4, r1
 800a92e:	2c63      	cmp	r4, #99	@ 0x63
 800a930:	4631      	mov	r1, r6
 800a932:	f103 33ff 	add.w	r3, r3, #4294967295
 800a936:	dcf1      	bgt.n	800a91c <__exponent+0x1c>
 800a938:	3130      	adds	r1, #48	@ 0x30
 800a93a:	1e94      	subs	r4, r2, #2
 800a93c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a940:	4623      	mov	r3, r4
 800a942:	1c41      	adds	r1, r0, #1
 800a944:	42ab      	cmp	r3, r5
 800a946:	d30a      	bcc.n	800a95e <__exponent+0x5e>
 800a948:	f10d 0309 	add.w	r3, sp, #9
 800a94c:	1a9b      	subs	r3, r3, r2
 800a94e:	42ac      	cmp	r4, r5
 800a950:	bf88      	it	hi
 800a952:	2300      	movhi	r3, #0
 800a954:	3302      	adds	r3, #2
 800a956:	4403      	add	r3, r0
 800a958:	1a18      	subs	r0, r3, r0
 800a95a:	b003      	add	sp, #12
 800a95c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a95e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a962:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a966:	e7ed      	b.n	800a944 <__exponent+0x44>
 800a968:	2330      	movs	r3, #48	@ 0x30
 800a96a:	3130      	adds	r1, #48	@ 0x30
 800a96c:	7083      	strb	r3, [r0, #2]
 800a96e:	70c1      	strb	r1, [r0, #3]
 800a970:	1d03      	adds	r3, r0, #4
 800a972:	e7f1      	b.n	800a958 <__exponent+0x58>

0800a974 <_printf_float>:
 800a974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a978:	b091      	sub	sp, #68	@ 0x44
 800a97a:	460c      	mov	r4, r1
 800a97c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800a980:	4616      	mov	r6, r2
 800a982:	461f      	mov	r7, r3
 800a984:	4605      	mov	r5, r0
 800a986:	f000 fcc1 	bl	800b30c <_localeconv_r>
 800a98a:	6803      	ldr	r3, [r0, #0]
 800a98c:	4618      	mov	r0, r3
 800a98e:	9308      	str	r3, [sp, #32]
 800a990:	f7f5 fbde 	bl	8000150 <strlen>
 800a994:	2300      	movs	r3, #0
 800a996:	930e      	str	r3, [sp, #56]	@ 0x38
 800a998:	f8d8 3000 	ldr.w	r3, [r8]
 800a99c:	9009      	str	r0, [sp, #36]	@ 0x24
 800a99e:	3307      	adds	r3, #7
 800a9a0:	f023 0307 	bic.w	r3, r3, #7
 800a9a4:	f103 0208 	add.w	r2, r3, #8
 800a9a8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a9ac:	f8d4 b000 	ldr.w	fp, [r4]
 800a9b0:	f8c8 2000 	str.w	r2, [r8]
 800a9b4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a9b8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a9bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a9be:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800a9c2:	f04f 32ff 	mov.w	r2, #4294967295
 800a9c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a9ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a9ce:	4b9c      	ldr	r3, [pc, #624]	@ (800ac40 <_printf_float+0x2cc>)
 800a9d0:	f7f6 f81c 	bl	8000a0c <__aeabi_dcmpun>
 800a9d4:	bb70      	cbnz	r0, 800aa34 <_printf_float+0xc0>
 800a9d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a9da:	f04f 32ff 	mov.w	r2, #4294967295
 800a9de:	4b98      	ldr	r3, [pc, #608]	@ (800ac40 <_printf_float+0x2cc>)
 800a9e0:	f7f5 fff6 	bl	80009d0 <__aeabi_dcmple>
 800a9e4:	bb30      	cbnz	r0, 800aa34 <_printf_float+0xc0>
 800a9e6:	2200      	movs	r2, #0
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	4640      	mov	r0, r8
 800a9ec:	4649      	mov	r1, r9
 800a9ee:	f7f5 ffe5 	bl	80009bc <__aeabi_dcmplt>
 800a9f2:	b110      	cbz	r0, 800a9fa <_printf_float+0x86>
 800a9f4:	232d      	movs	r3, #45	@ 0x2d
 800a9f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a9fa:	4a92      	ldr	r2, [pc, #584]	@ (800ac44 <_printf_float+0x2d0>)
 800a9fc:	4b92      	ldr	r3, [pc, #584]	@ (800ac48 <_printf_float+0x2d4>)
 800a9fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800aa02:	bf94      	ite	ls
 800aa04:	4690      	movls	r8, r2
 800aa06:	4698      	movhi	r8, r3
 800aa08:	2303      	movs	r3, #3
 800aa0a:	f04f 0900 	mov.w	r9, #0
 800aa0e:	6123      	str	r3, [r4, #16]
 800aa10:	f02b 0304 	bic.w	r3, fp, #4
 800aa14:	6023      	str	r3, [r4, #0]
 800aa16:	4633      	mov	r3, r6
 800aa18:	4621      	mov	r1, r4
 800aa1a:	4628      	mov	r0, r5
 800aa1c:	9700      	str	r7, [sp, #0]
 800aa1e:	aa0f      	add	r2, sp, #60	@ 0x3c
 800aa20:	f000 f9d4 	bl	800adcc <_printf_common>
 800aa24:	3001      	adds	r0, #1
 800aa26:	f040 8090 	bne.w	800ab4a <_printf_float+0x1d6>
 800aa2a:	f04f 30ff 	mov.w	r0, #4294967295
 800aa2e:	b011      	add	sp, #68	@ 0x44
 800aa30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa34:	4642      	mov	r2, r8
 800aa36:	464b      	mov	r3, r9
 800aa38:	4640      	mov	r0, r8
 800aa3a:	4649      	mov	r1, r9
 800aa3c:	f7f5 ffe6 	bl	8000a0c <__aeabi_dcmpun>
 800aa40:	b148      	cbz	r0, 800aa56 <_printf_float+0xe2>
 800aa42:	464b      	mov	r3, r9
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	bfb8      	it	lt
 800aa48:	232d      	movlt	r3, #45	@ 0x2d
 800aa4a:	4a80      	ldr	r2, [pc, #512]	@ (800ac4c <_printf_float+0x2d8>)
 800aa4c:	bfb8      	it	lt
 800aa4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800aa52:	4b7f      	ldr	r3, [pc, #508]	@ (800ac50 <_printf_float+0x2dc>)
 800aa54:	e7d3      	b.n	800a9fe <_printf_float+0x8a>
 800aa56:	6863      	ldr	r3, [r4, #4]
 800aa58:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800aa5c:	1c5a      	adds	r2, r3, #1
 800aa5e:	d13f      	bne.n	800aae0 <_printf_float+0x16c>
 800aa60:	2306      	movs	r3, #6
 800aa62:	6063      	str	r3, [r4, #4]
 800aa64:	2200      	movs	r2, #0
 800aa66:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800aa6a:	6023      	str	r3, [r4, #0]
 800aa6c:	9206      	str	r2, [sp, #24]
 800aa6e:	aa0e      	add	r2, sp, #56	@ 0x38
 800aa70:	e9cd a204 	strd	sl, r2, [sp, #16]
 800aa74:	aa0d      	add	r2, sp, #52	@ 0x34
 800aa76:	9203      	str	r2, [sp, #12]
 800aa78:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800aa7c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800aa80:	6863      	ldr	r3, [r4, #4]
 800aa82:	4642      	mov	r2, r8
 800aa84:	9300      	str	r3, [sp, #0]
 800aa86:	4628      	mov	r0, r5
 800aa88:	464b      	mov	r3, r9
 800aa8a:	910a      	str	r1, [sp, #40]	@ 0x28
 800aa8c:	f7ff fed4 	bl	800a838 <__cvt>
 800aa90:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800aa92:	4680      	mov	r8, r0
 800aa94:	2947      	cmp	r1, #71	@ 0x47
 800aa96:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800aa98:	d128      	bne.n	800aaec <_printf_float+0x178>
 800aa9a:	1cc8      	adds	r0, r1, #3
 800aa9c:	db02      	blt.n	800aaa4 <_printf_float+0x130>
 800aa9e:	6863      	ldr	r3, [r4, #4]
 800aaa0:	4299      	cmp	r1, r3
 800aaa2:	dd40      	ble.n	800ab26 <_printf_float+0x1b2>
 800aaa4:	f1aa 0a02 	sub.w	sl, sl, #2
 800aaa8:	fa5f fa8a 	uxtb.w	sl, sl
 800aaac:	4652      	mov	r2, sl
 800aaae:	3901      	subs	r1, #1
 800aab0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800aab4:	910d      	str	r1, [sp, #52]	@ 0x34
 800aab6:	f7ff ff23 	bl	800a900 <__exponent>
 800aaba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aabc:	4681      	mov	r9, r0
 800aabe:	1813      	adds	r3, r2, r0
 800aac0:	2a01      	cmp	r2, #1
 800aac2:	6123      	str	r3, [r4, #16]
 800aac4:	dc02      	bgt.n	800aacc <_printf_float+0x158>
 800aac6:	6822      	ldr	r2, [r4, #0]
 800aac8:	07d2      	lsls	r2, r2, #31
 800aaca:	d501      	bpl.n	800aad0 <_printf_float+0x15c>
 800aacc:	3301      	adds	r3, #1
 800aace:	6123      	str	r3, [r4, #16]
 800aad0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d09e      	beq.n	800aa16 <_printf_float+0xa2>
 800aad8:	232d      	movs	r3, #45	@ 0x2d
 800aada:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aade:	e79a      	b.n	800aa16 <_printf_float+0xa2>
 800aae0:	2947      	cmp	r1, #71	@ 0x47
 800aae2:	d1bf      	bne.n	800aa64 <_printf_float+0xf0>
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d1bd      	bne.n	800aa64 <_printf_float+0xf0>
 800aae8:	2301      	movs	r3, #1
 800aaea:	e7ba      	b.n	800aa62 <_printf_float+0xee>
 800aaec:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aaf0:	d9dc      	bls.n	800aaac <_printf_float+0x138>
 800aaf2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800aaf6:	d118      	bne.n	800ab2a <_printf_float+0x1b6>
 800aaf8:	2900      	cmp	r1, #0
 800aafa:	6863      	ldr	r3, [r4, #4]
 800aafc:	dd0b      	ble.n	800ab16 <_printf_float+0x1a2>
 800aafe:	6121      	str	r1, [r4, #16]
 800ab00:	b913      	cbnz	r3, 800ab08 <_printf_float+0x194>
 800ab02:	6822      	ldr	r2, [r4, #0]
 800ab04:	07d0      	lsls	r0, r2, #31
 800ab06:	d502      	bpl.n	800ab0e <_printf_float+0x19a>
 800ab08:	3301      	adds	r3, #1
 800ab0a:	440b      	add	r3, r1
 800ab0c:	6123      	str	r3, [r4, #16]
 800ab0e:	f04f 0900 	mov.w	r9, #0
 800ab12:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ab14:	e7dc      	b.n	800aad0 <_printf_float+0x15c>
 800ab16:	b913      	cbnz	r3, 800ab1e <_printf_float+0x1aa>
 800ab18:	6822      	ldr	r2, [r4, #0]
 800ab1a:	07d2      	lsls	r2, r2, #31
 800ab1c:	d501      	bpl.n	800ab22 <_printf_float+0x1ae>
 800ab1e:	3302      	adds	r3, #2
 800ab20:	e7f4      	b.n	800ab0c <_printf_float+0x198>
 800ab22:	2301      	movs	r3, #1
 800ab24:	e7f2      	b.n	800ab0c <_printf_float+0x198>
 800ab26:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ab2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab2c:	4299      	cmp	r1, r3
 800ab2e:	db05      	blt.n	800ab3c <_printf_float+0x1c8>
 800ab30:	6823      	ldr	r3, [r4, #0]
 800ab32:	6121      	str	r1, [r4, #16]
 800ab34:	07d8      	lsls	r0, r3, #31
 800ab36:	d5ea      	bpl.n	800ab0e <_printf_float+0x19a>
 800ab38:	1c4b      	adds	r3, r1, #1
 800ab3a:	e7e7      	b.n	800ab0c <_printf_float+0x198>
 800ab3c:	2900      	cmp	r1, #0
 800ab3e:	bfcc      	ite	gt
 800ab40:	2201      	movgt	r2, #1
 800ab42:	f1c1 0202 	rsble	r2, r1, #2
 800ab46:	4413      	add	r3, r2
 800ab48:	e7e0      	b.n	800ab0c <_printf_float+0x198>
 800ab4a:	6823      	ldr	r3, [r4, #0]
 800ab4c:	055a      	lsls	r2, r3, #21
 800ab4e:	d407      	bmi.n	800ab60 <_printf_float+0x1ec>
 800ab50:	6923      	ldr	r3, [r4, #16]
 800ab52:	4642      	mov	r2, r8
 800ab54:	4631      	mov	r1, r6
 800ab56:	4628      	mov	r0, r5
 800ab58:	47b8      	blx	r7
 800ab5a:	3001      	adds	r0, #1
 800ab5c:	d12b      	bne.n	800abb6 <_printf_float+0x242>
 800ab5e:	e764      	b.n	800aa2a <_printf_float+0xb6>
 800ab60:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ab64:	f240 80dc 	bls.w	800ad20 <_printf_float+0x3ac>
 800ab68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	2300      	movs	r3, #0
 800ab70:	f7f5 ff1a 	bl	80009a8 <__aeabi_dcmpeq>
 800ab74:	2800      	cmp	r0, #0
 800ab76:	d033      	beq.n	800abe0 <_printf_float+0x26c>
 800ab78:	2301      	movs	r3, #1
 800ab7a:	4631      	mov	r1, r6
 800ab7c:	4628      	mov	r0, r5
 800ab7e:	4a35      	ldr	r2, [pc, #212]	@ (800ac54 <_printf_float+0x2e0>)
 800ab80:	47b8      	blx	r7
 800ab82:	3001      	adds	r0, #1
 800ab84:	f43f af51 	beq.w	800aa2a <_printf_float+0xb6>
 800ab88:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800ab8c:	4543      	cmp	r3, r8
 800ab8e:	db02      	blt.n	800ab96 <_printf_float+0x222>
 800ab90:	6823      	ldr	r3, [r4, #0]
 800ab92:	07d8      	lsls	r0, r3, #31
 800ab94:	d50f      	bpl.n	800abb6 <_printf_float+0x242>
 800ab96:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ab9a:	4631      	mov	r1, r6
 800ab9c:	4628      	mov	r0, r5
 800ab9e:	47b8      	blx	r7
 800aba0:	3001      	adds	r0, #1
 800aba2:	f43f af42 	beq.w	800aa2a <_printf_float+0xb6>
 800aba6:	f04f 0900 	mov.w	r9, #0
 800abaa:	f108 38ff 	add.w	r8, r8, #4294967295
 800abae:	f104 0a1a 	add.w	sl, r4, #26
 800abb2:	45c8      	cmp	r8, r9
 800abb4:	dc09      	bgt.n	800abca <_printf_float+0x256>
 800abb6:	6823      	ldr	r3, [r4, #0]
 800abb8:	079b      	lsls	r3, r3, #30
 800abba:	f100 8102 	bmi.w	800adc2 <_printf_float+0x44e>
 800abbe:	68e0      	ldr	r0, [r4, #12]
 800abc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abc2:	4298      	cmp	r0, r3
 800abc4:	bfb8      	it	lt
 800abc6:	4618      	movlt	r0, r3
 800abc8:	e731      	b.n	800aa2e <_printf_float+0xba>
 800abca:	2301      	movs	r3, #1
 800abcc:	4652      	mov	r2, sl
 800abce:	4631      	mov	r1, r6
 800abd0:	4628      	mov	r0, r5
 800abd2:	47b8      	blx	r7
 800abd4:	3001      	adds	r0, #1
 800abd6:	f43f af28 	beq.w	800aa2a <_printf_float+0xb6>
 800abda:	f109 0901 	add.w	r9, r9, #1
 800abde:	e7e8      	b.n	800abb2 <_printf_float+0x23e>
 800abe0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	dc38      	bgt.n	800ac58 <_printf_float+0x2e4>
 800abe6:	2301      	movs	r3, #1
 800abe8:	4631      	mov	r1, r6
 800abea:	4628      	mov	r0, r5
 800abec:	4a19      	ldr	r2, [pc, #100]	@ (800ac54 <_printf_float+0x2e0>)
 800abee:	47b8      	blx	r7
 800abf0:	3001      	adds	r0, #1
 800abf2:	f43f af1a 	beq.w	800aa2a <_printf_float+0xb6>
 800abf6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800abfa:	ea59 0303 	orrs.w	r3, r9, r3
 800abfe:	d102      	bne.n	800ac06 <_printf_float+0x292>
 800ac00:	6823      	ldr	r3, [r4, #0]
 800ac02:	07d9      	lsls	r1, r3, #31
 800ac04:	d5d7      	bpl.n	800abb6 <_printf_float+0x242>
 800ac06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ac0a:	4631      	mov	r1, r6
 800ac0c:	4628      	mov	r0, r5
 800ac0e:	47b8      	blx	r7
 800ac10:	3001      	adds	r0, #1
 800ac12:	f43f af0a 	beq.w	800aa2a <_printf_float+0xb6>
 800ac16:	f04f 0a00 	mov.w	sl, #0
 800ac1a:	f104 0b1a 	add.w	fp, r4, #26
 800ac1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac20:	425b      	negs	r3, r3
 800ac22:	4553      	cmp	r3, sl
 800ac24:	dc01      	bgt.n	800ac2a <_printf_float+0x2b6>
 800ac26:	464b      	mov	r3, r9
 800ac28:	e793      	b.n	800ab52 <_printf_float+0x1de>
 800ac2a:	2301      	movs	r3, #1
 800ac2c:	465a      	mov	r2, fp
 800ac2e:	4631      	mov	r1, r6
 800ac30:	4628      	mov	r0, r5
 800ac32:	47b8      	blx	r7
 800ac34:	3001      	adds	r0, #1
 800ac36:	f43f aef8 	beq.w	800aa2a <_printf_float+0xb6>
 800ac3a:	f10a 0a01 	add.w	sl, sl, #1
 800ac3e:	e7ee      	b.n	800ac1e <_printf_float+0x2aa>
 800ac40:	7fefffff 	.word	0x7fefffff
 800ac44:	0800d49b 	.word	0x0800d49b
 800ac48:	0800d49f 	.word	0x0800d49f
 800ac4c:	0800d4a3 	.word	0x0800d4a3
 800ac50:	0800d4a7 	.word	0x0800d4a7
 800ac54:	0800d4ab 	.word	0x0800d4ab
 800ac58:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ac5a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800ac5e:	4553      	cmp	r3, sl
 800ac60:	bfa8      	it	ge
 800ac62:	4653      	movge	r3, sl
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	4699      	mov	r9, r3
 800ac68:	dc36      	bgt.n	800acd8 <_printf_float+0x364>
 800ac6a:	f04f 0b00 	mov.w	fp, #0
 800ac6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ac72:	f104 021a 	add.w	r2, r4, #26
 800ac76:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ac78:	930a      	str	r3, [sp, #40]	@ 0x28
 800ac7a:	eba3 0309 	sub.w	r3, r3, r9
 800ac7e:	455b      	cmp	r3, fp
 800ac80:	dc31      	bgt.n	800ace6 <_printf_float+0x372>
 800ac82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac84:	459a      	cmp	sl, r3
 800ac86:	dc3a      	bgt.n	800acfe <_printf_float+0x38a>
 800ac88:	6823      	ldr	r3, [r4, #0]
 800ac8a:	07da      	lsls	r2, r3, #31
 800ac8c:	d437      	bmi.n	800acfe <_printf_float+0x38a>
 800ac8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac90:	ebaa 0903 	sub.w	r9, sl, r3
 800ac94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac96:	ebaa 0303 	sub.w	r3, sl, r3
 800ac9a:	4599      	cmp	r9, r3
 800ac9c:	bfa8      	it	ge
 800ac9e:	4699      	movge	r9, r3
 800aca0:	f1b9 0f00 	cmp.w	r9, #0
 800aca4:	dc33      	bgt.n	800ad0e <_printf_float+0x39a>
 800aca6:	f04f 0800 	mov.w	r8, #0
 800acaa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800acae:	f104 0b1a 	add.w	fp, r4, #26
 800acb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800acb4:	ebaa 0303 	sub.w	r3, sl, r3
 800acb8:	eba3 0309 	sub.w	r3, r3, r9
 800acbc:	4543      	cmp	r3, r8
 800acbe:	f77f af7a 	ble.w	800abb6 <_printf_float+0x242>
 800acc2:	2301      	movs	r3, #1
 800acc4:	465a      	mov	r2, fp
 800acc6:	4631      	mov	r1, r6
 800acc8:	4628      	mov	r0, r5
 800acca:	47b8      	blx	r7
 800accc:	3001      	adds	r0, #1
 800acce:	f43f aeac 	beq.w	800aa2a <_printf_float+0xb6>
 800acd2:	f108 0801 	add.w	r8, r8, #1
 800acd6:	e7ec      	b.n	800acb2 <_printf_float+0x33e>
 800acd8:	4642      	mov	r2, r8
 800acda:	4631      	mov	r1, r6
 800acdc:	4628      	mov	r0, r5
 800acde:	47b8      	blx	r7
 800ace0:	3001      	adds	r0, #1
 800ace2:	d1c2      	bne.n	800ac6a <_printf_float+0x2f6>
 800ace4:	e6a1      	b.n	800aa2a <_printf_float+0xb6>
 800ace6:	2301      	movs	r3, #1
 800ace8:	4631      	mov	r1, r6
 800acea:	4628      	mov	r0, r5
 800acec:	920a      	str	r2, [sp, #40]	@ 0x28
 800acee:	47b8      	blx	r7
 800acf0:	3001      	adds	r0, #1
 800acf2:	f43f ae9a 	beq.w	800aa2a <_printf_float+0xb6>
 800acf6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800acf8:	f10b 0b01 	add.w	fp, fp, #1
 800acfc:	e7bb      	b.n	800ac76 <_printf_float+0x302>
 800acfe:	4631      	mov	r1, r6
 800ad00:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ad04:	4628      	mov	r0, r5
 800ad06:	47b8      	blx	r7
 800ad08:	3001      	adds	r0, #1
 800ad0a:	d1c0      	bne.n	800ac8e <_printf_float+0x31a>
 800ad0c:	e68d      	b.n	800aa2a <_printf_float+0xb6>
 800ad0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ad10:	464b      	mov	r3, r9
 800ad12:	4631      	mov	r1, r6
 800ad14:	4628      	mov	r0, r5
 800ad16:	4442      	add	r2, r8
 800ad18:	47b8      	blx	r7
 800ad1a:	3001      	adds	r0, #1
 800ad1c:	d1c3      	bne.n	800aca6 <_printf_float+0x332>
 800ad1e:	e684      	b.n	800aa2a <_printf_float+0xb6>
 800ad20:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800ad24:	f1ba 0f01 	cmp.w	sl, #1
 800ad28:	dc01      	bgt.n	800ad2e <_printf_float+0x3ba>
 800ad2a:	07db      	lsls	r3, r3, #31
 800ad2c:	d536      	bpl.n	800ad9c <_printf_float+0x428>
 800ad2e:	2301      	movs	r3, #1
 800ad30:	4642      	mov	r2, r8
 800ad32:	4631      	mov	r1, r6
 800ad34:	4628      	mov	r0, r5
 800ad36:	47b8      	blx	r7
 800ad38:	3001      	adds	r0, #1
 800ad3a:	f43f ae76 	beq.w	800aa2a <_printf_float+0xb6>
 800ad3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ad42:	4631      	mov	r1, r6
 800ad44:	4628      	mov	r0, r5
 800ad46:	47b8      	blx	r7
 800ad48:	3001      	adds	r0, #1
 800ad4a:	f43f ae6e 	beq.w	800aa2a <_printf_float+0xb6>
 800ad4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ad52:	2200      	movs	r2, #0
 800ad54:	2300      	movs	r3, #0
 800ad56:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad5a:	f7f5 fe25 	bl	80009a8 <__aeabi_dcmpeq>
 800ad5e:	b9c0      	cbnz	r0, 800ad92 <_printf_float+0x41e>
 800ad60:	4653      	mov	r3, sl
 800ad62:	f108 0201 	add.w	r2, r8, #1
 800ad66:	4631      	mov	r1, r6
 800ad68:	4628      	mov	r0, r5
 800ad6a:	47b8      	blx	r7
 800ad6c:	3001      	adds	r0, #1
 800ad6e:	d10c      	bne.n	800ad8a <_printf_float+0x416>
 800ad70:	e65b      	b.n	800aa2a <_printf_float+0xb6>
 800ad72:	2301      	movs	r3, #1
 800ad74:	465a      	mov	r2, fp
 800ad76:	4631      	mov	r1, r6
 800ad78:	4628      	mov	r0, r5
 800ad7a:	47b8      	blx	r7
 800ad7c:	3001      	adds	r0, #1
 800ad7e:	f43f ae54 	beq.w	800aa2a <_printf_float+0xb6>
 800ad82:	f108 0801 	add.w	r8, r8, #1
 800ad86:	45d0      	cmp	r8, sl
 800ad88:	dbf3      	blt.n	800ad72 <_printf_float+0x3fe>
 800ad8a:	464b      	mov	r3, r9
 800ad8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ad90:	e6e0      	b.n	800ab54 <_printf_float+0x1e0>
 800ad92:	f04f 0800 	mov.w	r8, #0
 800ad96:	f104 0b1a 	add.w	fp, r4, #26
 800ad9a:	e7f4      	b.n	800ad86 <_printf_float+0x412>
 800ad9c:	2301      	movs	r3, #1
 800ad9e:	4642      	mov	r2, r8
 800ada0:	e7e1      	b.n	800ad66 <_printf_float+0x3f2>
 800ada2:	2301      	movs	r3, #1
 800ada4:	464a      	mov	r2, r9
 800ada6:	4631      	mov	r1, r6
 800ada8:	4628      	mov	r0, r5
 800adaa:	47b8      	blx	r7
 800adac:	3001      	adds	r0, #1
 800adae:	f43f ae3c 	beq.w	800aa2a <_printf_float+0xb6>
 800adb2:	f108 0801 	add.w	r8, r8, #1
 800adb6:	68e3      	ldr	r3, [r4, #12]
 800adb8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800adba:	1a5b      	subs	r3, r3, r1
 800adbc:	4543      	cmp	r3, r8
 800adbe:	dcf0      	bgt.n	800ada2 <_printf_float+0x42e>
 800adc0:	e6fd      	b.n	800abbe <_printf_float+0x24a>
 800adc2:	f04f 0800 	mov.w	r8, #0
 800adc6:	f104 0919 	add.w	r9, r4, #25
 800adca:	e7f4      	b.n	800adb6 <_printf_float+0x442>

0800adcc <_printf_common>:
 800adcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800add0:	4616      	mov	r6, r2
 800add2:	4698      	mov	r8, r3
 800add4:	688a      	ldr	r2, [r1, #8]
 800add6:	690b      	ldr	r3, [r1, #16]
 800add8:	4607      	mov	r7, r0
 800adda:	4293      	cmp	r3, r2
 800addc:	bfb8      	it	lt
 800adde:	4613      	movlt	r3, r2
 800ade0:	6033      	str	r3, [r6, #0]
 800ade2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ade6:	460c      	mov	r4, r1
 800ade8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800adec:	b10a      	cbz	r2, 800adf2 <_printf_common+0x26>
 800adee:	3301      	adds	r3, #1
 800adf0:	6033      	str	r3, [r6, #0]
 800adf2:	6823      	ldr	r3, [r4, #0]
 800adf4:	0699      	lsls	r1, r3, #26
 800adf6:	bf42      	ittt	mi
 800adf8:	6833      	ldrmi	r3, [r6, #0]
 800adfa:	3302      	addmi	r3, #2
 800adfc:	6033      	strmi	r3, [r6, #0]
 800adfe:	6825      	ldr	r5, [r4, #0]
 800ae00:	f015 0506 	ands.w	r5, r5, #6
 800ae04:	d106      	bne.n	800ae14 <_printf_common+0x48>
 800ae06:	f104 0a19 	add.w	sl, r4, #25
 800ae0a:	68e3      	ldr	r3, [r4, #12]
 800ae0c:	6832      	ldr	r2, [r6, #0]
 800ae0e:	1a9b      	subs	r3, r3, r2
 800ae10:	42ab      	cmp	r3, r5
 800ae12:	dc2b      	bgt.n	800ae6c <_printf_common+0xa0>
 800ae14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ae18:	6822      	ldr	r2, [r4, #0]
 800ae1a:	3b00      	subs	r3, #0
 800ae1c:	bf18      	it	ne
 800ae1e:	2301      	movne	r3, #1
 800ae20:	0692      	lsls	r2, r2, #26
 800ae22:	d430      	bmi.n	800ae86 <_printf_common+0xba>
 800ae24:	4641      	mov	r1, r8
 800ae26:	4638      	mov	r0, r7
 800ae28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ae2c:	47c8      	blx	r9
 800ae2e:	3001      	adds	r0, #1
 800ae30:	d023      	beq.n	800ae7a <_printf_common+0xae>
 800ae32:	6823      	ldr	r3, [r4, #0]
 800ae34:	6922      	ldr	r2, [r4, #16]
 800ae36:	f003 0306 	and.w	r3, r3, #6
 800ae3a:	2b04      	cmp	r3, #4
 800ae3c:	bf14      	ite	ne
 800ae3e:	2500      	movne	r5, #0
 800ae40:	6833      	ldreq	r3, [r6, #0]
 800ae42:	f04f 0600 	mov.w	r6, #0
 800ae46:	bf08      	it	eq
 800ae48:	68e5      	ldreq	r5, [r4, #12]
 800ae4a:	f104 041a 	add.w	r4, r4, #26
 800ae4e:	bf08      	it	eq
 800ae50:	1aed      	subeq	r5, r5, r3
 800ae52:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ae56:	bf08      	it	eq
 800ae58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ae5c:	4293      	cmp	r3, r2
 800ae5e:	bfc4      	itt	gt
 800ae60:	1a9b      	subgt	r3, r3, r2
 800ae62:	18ed      	addgt	r5, r5, r3
 800ae64:	42b5      	cmp	r5, r6
 800ae66:	d11a      	bne.n	800ae9e <_printf_common+0xd2>
 800ae68:	2000      	movs	r0, #0
 800ae6a:	e008      	b.n	800ae7e <_printf_common+0xb2>
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	4652      	mov	r2, sl
 800ae70:	4641      	mov	r1, r8
 800ae72:	4638      	mov	r0, r7
 800ae74:	47c8      	blx	r9
 800ae76:	3001      	adds	r0, #1
 800ae78:	d103      	bne.n	800ae82 <_printf_common+0xb6>
 800ae7a:	f04f 30ff 	mov.w	r0, #4294967295
 800ae7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae82:	3501      	adds	r5, #1
 800ae84:	e7c1      	b.n	800ae0a <_printf_common+0x3e>
 800ae86:	2030      	movs	r0, #48	@ 0x30
 800ae88:	18e1      	adds	r1, r4, r3
 800ae8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ae8e:	1c5a      	adds	r2, r3, #1
 800ae90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ae94:	4422      	add	r2, r4
 800ae96:	3302      	adds	r3, #2
 800ae98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ae9c:	e7c2      	b.n	800ae24 <_printf_common+0x58>
 800ae9e:	2301      	movs	r3, #1
 800aea0:	4622      	mov	r2, r4
 800aea2:	4641      	mov	r1, r8
 800aea4:	4638      	mov	r0, r7
 800aea6:	47c8      	blx	r9
 800aea8:	3001      	adds	r0, #1
 800aeaa:	d0e6      	beq.n	800ae7a <_printf_common+0xae>
 800aeac:	3601      	adds	r6, #1
 800aeae:	e7d9      	b.n	800ae64 <_printf_common+0x98>

0800aeb0 <_printf_i>:
 800aeb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aeb4:	7e0f      	ldrb	r7, [r1, #24]
 800aeb6:	4691      	mov	r9, r2
 800aeb8:	2f78      	cmp	r7, #120	@ 0x78
 800aeba:	4680      	mov	r8, r0
 800aebc:	460c      	mov	r4, r1
 800aebe:	469a      	mov	sl, r3
 800aec0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800aec2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800aec6:	d807      	bhi.n	800aed8 <_printf_i+0x28>
 800aec8:	2f62      	cmp	r7, #98	@ 0x62
 800aeca:	d80a      	bhi.n	800aee2 <_printf_i+0x32>
 800aecc:	2f00      	cmp	r7, #0
 800aece:	f000 80d3 	beq.w	800b078 <_printf_i+0x1c8>
 800aed2:	2f58      	cmp	r7, #88	@ 0x58
 800aed4:	f000 80ba 	beq.w	800b04c <_printf_i+0x19c>
 800aed8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aedc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800aee0:	e03a      	b.n	800af58 <_printf_i+0xa8>
 800aee2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800aee6:	2b15      	cmp	r3, #21
 800aee8:	d8f6      	bhi.n	800aed8 <_printf_i+0x28>
 800aeea:	a101      	add	r1, pc, #4	@ (adr r1, 800aef0 <_printf_i+0x40>)
 800aeec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aef0:	0800af49 	.word	0x0800af49
 800aef4:	0800af5d 	.word	0x0800af5d
 800aef8:	0800aed9 	.word	0x0800aed9
 800aefc:	0800aed9 	.word	0x0800aed9
 800af00:	0800aed9 	.word	0x0800aed9
 800af04:	0800aed9 	.word	0x0800aed9
 800af08:	0800af5d 	.word	0x0800af5d
 800af0c:	0800aed9 	.word	0x0800aed9
 800af10:	0800aed9 	.word	0x0800aed9
 800af14:	0800aed9 	.word	0x0800aed9
 800af18:	0800aed9 	.word	0x0800aed9
 800af1c:	0800b05f 	.word	0x0800b05f
 800af20:	0800af87 	.word	0x0800af87
 800af24:	0800b019 	.word	0x0800b019
 800af28:	0800aed9 	.word	0x0800aed9
 800af2c:	0800aed9 	.word	0x0800aed9
 800af30:	0800b081 	.word	0x0800b081
 800af34:	0800aed9 	.word	0x0800aed9
 800af38:	0800af87 	.word	0x0800af87
 800af3c:	0800aed9 	.word	0x0800aed9
 800af40:	0800aed9 	.word	0x0800aed9
 800af44:	0800b021 	.word	0x0800b021
 800af48:	6833      	ldr	r3, [r6, #0]
 800af4a:	1d1a      	adds	r2, r3, #4
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	6032      	str	r2, [r6, #0]
 800af50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800af58:	2301      	movs	r3, #1
 800af5a:	e09e      	b.n	800b09a <_printf_i+0x1ea>
 800af5c:	6833      	ldr	r3, [r6, #0]
 800af5e:	6820      	ldr	r0, [r4, #0]
 800af60:	1d19      	adds	r1, r3, #4
 800af62:	6031      	str	r1, [r6, #0]
 800af64:	0606      	lsls	r6, r0, #24
 800af66:	d501      	bpl.n	800af6c <_printf_i+0xbc>
 800af68:	681d      	ldr	r5, [r3, #0]
 800af6a:	e003      	b.n	800af74 <_printf_i+0xc4>
 800af6c:	0645      	lsls	r5, r0, #25
 800af6e:	d5fb      	bpl.n	800af68 <_printf_i+0xb8>
 800af70:	f9b3 5000 	ldrsh.w	r5, [r3]
 800af74:	2d00      	cmp	r5, #0
 800af76:	da03      	bge.n	800af80 <_printf_i+0xd0>
 800af78:	232d      	movs	r3, #45	@ 0x2d
 800af7a:	426d      	negs	r5, r5
 800af7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af80:	230a      	movs	r3, #10
 800af82:	4859      	ldr	r0, [pc, #356]	@ (800b0e8 <_printf_i+0x238>)
 800af84:	e011      	b.n	800afaa <_printf_i+0xfa>
 800af86:	6821      	ldr	r1, [r4, #0]
 800af88:	6833      	ldr	r3, [r6, #0]
 800af8a:	0608      	lsls	r0, r1, #24
 800af8c:	f853 5b04 	ldr.w	r5, [r3], #4
 800af90:	d402      	bmi.n	800af98 <_printf_i+0xe8>
 800af92:	0649      	lsls	r1, r1, #25
 800af94:	bf48      	it	mi
 800af96:	b2ad      	uxthmi	r5, r5
 800af98:	2f6f      	cmp	r7, #111	@ 0x6f
 800af9a:	6033      	str	r3, [r6, #0]
 800af9c:	bf14      	ite	ne
 800af9e:	230a      	movne	r3, #10
 800afa0:	2308      	moveq	r3, #8
 800afa2:	4851      	ldr	r0, [pc, #324]	@ (800b0e8 <_printf_i+0x238>)
 800afa4:	2100      	movs	r1, #0
 800afa6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800afaa:	6866      	ldr	r6, [r4, #4]
 800afac:	2e00      	cmp	r6, #0
 800afae:	bfa8      	it	ge
 800afb0:	6821      	ldrge	r1, [r4, #0]
 800afb2:	60a6      	str	r6, [r4, #8]
 800afb4:	bfa4      	itt	ge
 800afb6:	f021 0104 	bicge.w	r1, r1, #4
 800afba:	6021      	strge	r1, [r4, #0]
 800afbc:	b90d      	cbnz	r5, 800afc2 <_printf_i+0x112>
 800afbe:	2e00      	cmp	r6, #0
 800afc0:	d04b      	beq.n	800b05a <_printf_i+0x1aa>
 800afc2:	4616      	mov	r6, r2
 800afc4:	fbb5 f1f3 	udiv	r1, r5, r3
 800afc8:	fb03 5711 	mls	r7, r3, r1, r5
 800afcc:	5dc7      	ldrb	r7, [r0, r7]
 800afce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800afd2:	462f      	mov	r7, r5
 800afd4:	42bb      	cmp	r3, r7
 800afd6:	460d      	mov	r5, r1
 800afd8:	d9f4      	bls.n	800afc4 <_printf_i+0x114>
 800afda:	2b08      	cmp	r3, #8
 800afdc:	d10b      	bne.n	800aff6 <_printf_i+0x146>
 800afde:	6823      	ldr	r3, [r4, #0]
 800afe0:	07df      	lsls	r7, r3, #31
 800afe2:	d508      	bpl.n	800aff6 <_printf_i+0x146>
 800afe4:	6923      	ldr	r3, [r4, #16]
 800afe6:	6861      	ldr	r1, [r4, #4]
 800afe8:	4299      	cmp	r1, r3
 800afea:	bfde      	ittt	le
 800afec:	2330      	movle	r3, #48	@ 0x30
 800afee:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aff2:	f106 36ff 	addle.w	r6, r6, #4294967295
 800aff6:	1b92      	subs	r2, r2, r6
 800aff8:	6122      	str	r2, [r4, #16]
 800affa:	464b      	mov	r3, r9
 800affc:	4621      	mov	r1, r4
 800affe:	4640      	mov	r0, r8
 800b000:	f8cd a000 	str.w	sl, [sp]
 800b004:	aa03      	add	r2, sp, #12
 800b006:	f7ff fee1 	bl	800adcc <_printf_common>
 800b00a:	3001      	adds	r0, #1
 800b00c:	d14a      	bne.n	800b0a4 <_printf_i+0x1f4>
 800b00e:	f04f 30ff 	mov.w	r0, #4294967295
 800b012:	b004      	add	sp, #16
 800b014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b018:	6823      	ldr	r3, [r4, #0]
 800b01a:	f043 0320 	orr.w	r3, r3, #32
 800b01e:	6023      	str	r3, [r4, #0]
 800b020:	2778      	movs	r7, #120	@ 0x78
 800b022:	4832      	ldr	r0, [pc, #200]	@ (800b0ec <_printf_i+0x23c>)
 800b024:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b028:	6823      	ldr	r3, [r4, #0]
 800b02a:	6831      	ldr	r1, [r6, #0]
 800b02c:	061f      	lsls	r7, r3, #24
 800b02e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b032:	d402      	bmi.n	800b03a <_printf_i+0x18a>
 800b034:	065f      	lsls	r7, r3, #25
 800b036:	bf48      	it	mi
 800b038:	b2ad      	uxthmi	r5, r5
 800b03a:	6031      	str	r1, [r6, #0]
 800b03c:	07d9      	lsls	r1, r3, #31
 800b03e:	bf44      	itt	mi
 800b040:	f043 0320 	orrmi.w	r3, r3, #32
 800b044:	6023      	strmi	r3, [r4, #0]
 800b046:	b11d      	cbz	r5, 800b050 <_printf_i+0x1a0>
 800b048:	2310      	movs	r3, #16
 800b04a:	e7ab      	b.n	800afa4 <_printf_i+0xf4>
 800b04c:	4826      	ldr	r0, [pc, #152]	@ (800b0e8 <_printf_i+0x238>)
 800b04e:	e7e9      	b.n	800b024 <_printf_i+0x174>
 800b050:	6823      	ldr	r3, [r4, #0]
 800b052:	f023 0320 	bic.w	r3, r3, #32
 800b056:	6023      	str	r3, [r4, #0]
 800b058:	e7f6      	b.n	800b048 <_printf_i+0x198>
 800b05a:	4616      	mov	r6, r2
 800b05c:	e7bd      	b.n	800afda <_printf_i+0x12a>
 800b05e:	6833      	ldr	r3, [r6, #0]
 800b060:	6825      	ldr	r5, [r4, #0]
 800b062:	1d18      	adds	r0, r3, #4
 800b064:	6961      	ldr	r1, [r4, #20]
 800b066:	6030      	str	r0, [r6, #0]
 800b068:	062e      	lsls	r6, r5, #24
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	d501      	bpl.n	800b072 <_printf_i+0x1c2>
 800b06e:	6019      	str	r1, [r3, #0]
 800b070:	e002      	b.n	800b078 <_printf_i+0x1c8>
 800b072:	0668      	lsls	r0, r5, #25
 800b074:	d5fb      	bpl.n	800b06e <_printf_i+0x1be>
 800b076:	8019      	strh	r1, [r3, #0]
 800b078:	2300      	movs	r3, #0
 800b07a:	4616      	mov	r6, r2
 800b07c:	6123      	str	r3, [r4, #16]
 800b07e:	e7bc      	b.n	800affa <_printf_i+0x14a>
 800b080:	6833      	ldr	r3, [r6, #0]
 800b082:	2100      	movs	r1, #0
 800b084:	1d1a      	adds	r2, r3, #4
 800b086:	6032      	str	r2, [r6, #0]
 800b088:	681e      	ldr	r6, [r3, #0]
 800b08a:	6862      	ldr	r2, [r4, #4]
 800b08c:	4630      	mov	r0, r6
 800b08e:	f000 fa0a 	bl	800b4a6 <memchr>
 800b092:	b108      	cbz	r0, 800b098 <_printf_i+0x1e8>
 800b094:	1b80      	subs	r0, r0, r6
 800b096:	6060      	str	r0, [r4, #4]
 800b098:	6863      	ldr	r3, [r4, #4]
 800b09a:	6123      	str	r3, [r4, #16]
 800b09c:	2300      	movs	r3, #0
 800b09e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b0a2:	e7aa      	b.n	800affa <_printf_i+0x14a>
 800b0a4:	4632      	mov	r2, r6
 800b0a6:	4649      	mov	r1, r9
 800b0a8:	4640      	mov	r0, r8
 800b0aa:	6923      	ldr	r3, [r4, #16]
 800b0ac:	47d0      	blx	sl
 800b0ae:	3001      	adds	r0, #1
 800b0b0:	d0ad      	beq.n	800b00e <_printf_i+0x15e>
 800b0b2:	6823      	ldr	r3, [r4, #0]
 800b0b4:	079b      	lsls	r3, r3, #30
 800b0b6:	d413      	bmi.n	800b0e0 <_printf_i+0x230>
 800b0b8:	68e0      	ldr	r0, [r4, #12]
 800b0ba:	9b03      	ldr	r3, [sp, #12]
 800b0bc:	4298      	cmp	r0, r3
 800b0be:	bfb8      	it	lt
 800b0c0:	4618      	movlt	r0, r3
 800b0c2:	e7a6      	b.n	800b012 <_printf_i+0x162>
 800b0c4:	2301      	movs	r3, #1
 800b0c6:	4632      	mov	r2, r6
 800b0c8:	4649      	mov	r1, r9
 800b0ca:	4640      	mov	r0, r8
 800b0cc:	47d0      	blx	sl
 800b0ce:	3001      	adds	r0, #1
 800b0d0:	d09d      	beq.n	800b00e <_printf_i+0x15e>
 800b0d2:	3501      	adds	r5, #1
 800b0d4:	68e3      	ldr	r3, [r4, #12]
 800b0d6:	9903      	ldr	r1, [sp, #12]
 800b0d8:	1a5b      	subs	r3, r3, r1
 800b0da:	42ab      	cmp	r3, r5
 800b0dc:	dcf2      	bgt.n	800b0c4 <_printf_i+0x214>
 800b0de:	e7eb      	b.n	800b0b8 <_printf_i+0x208>
 800b0e0:	2500      	movs	r5, #0
 800b0e2:	f104 0619 	add.w	r6, r4, #25
 800b0e6:	e7f5      	b.n	800b0d4 <_printf_i+0x224>
 800b0e8:	0800d4ad 	.word	0x0800d4ad
 800b0ec:	0800d4be 	.word	0x0800d4be

0800b0f0 <std>:
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	b510      	push	{r4, lr}
 800b0f4:	4604      	mov	r4, r0
 800b0f6:	e9c0 3300 	strd	r3, r3, [r0]
 800b0fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b0fe:	6083      	str	r3, [r0, #8]
 800b100:	8181      	strh	r1, [r0, #12]
 800b102:	6643      	str	r3, [r0, #100]	@ 0x64
 800b104:	81c2      	strh	r2, [r0, #14]
 800b106:	6183      	str	r3, [r0, #24]
 800b108:	4619      	mov	r1, r3
 800b10a:	2208      	movs	r2, #8
 800b10c:	305c      	adds	r0, #92	@ 0x5c
 800b10e:	f000 f8f4 	bl	800b2fa <memset>
 800b112:	4b0d      	ldr	r3, [pc, #52]	@ (800b148 <std+0x58>)
 800b114:	6224      	str	r4, [r4, #32]
 800b116:	6263      	str	r3, [r4, #36]	@ 0x24
 800b118:	4b0c      	ldr	r3, [pc, #48]	@ (800b14c <std+0x5c>)
 800b11a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b11c:	4b0c      	ldr	r3, [pc, #48]	@ (800b150 <std+0x60>)
 800b11e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b120:	4b0c      	ldr	r3, [pc, #48]	@ (800b154 <std+0x64>)
 800b122:	6323      	str	r3, [r4, #48]	@ 0x30
 800b124:	4b0c      	ldr	r3, [pc, #48]	@ (800b158 <std+0x68>)
 800b126:	429c      	cmp	r4, r3
 800b128:	d006      	beq.n	800b138 <std+0x48>
 800b12a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b12e:	4294      	cmp	r4, r2
 800b130:	d002      	beq.n	800b138 <std+0x48>
 800b132:	33d0      	adds	r3, #208	@ 0xd0
 800b134:	429c      	cmp	r4, r3
 800b136:	d105      	bne.n	800b144 <std+0x54>
 800b138:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b13c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b140:	f000 b9ae 	b.w	800b4a0 <__retarget_lock_init_recursive>
 800b144:	bd10      	pop	{r4, pc}
 800b146:	bf00      	nop
 800b148:	0800b275 	.word	0x0800b275
 800b14c:	0800b297 	.word	0x0800b297
 800b150:	0800b2cf 	.word	0x0800b2cf
 800b154:	0800b2f3 	.word	0x0800b2f3
 800b158:	20002748 	.word	0x20002748

0800b15c <stdio_exit_handler>:
 800b15c:	4a02      	ldr	r2, [pc, #8]	@ (800b168 <stdio_exit_handler+0xc>)
 800b15e:	4903      	ldr	r1, [pc, #12]	@ (800b16c <stdio_exit_handler+0x10>)
 800b160:	4803      	ldr	r0, [pc, #12]	@ (800b170 <stdio_exit_handler+0x14>)
 800b162:	f000 b869 	b.w	800b238 <_fwalk_sglue>
 800b166:	bf00      	nop
 800b168:	20000034 	.word	0x20000034
 800b16c:	0800cb7d 	.word	0x0800cb7d
 800b170:	20000044 	.word	0x20000044

0800b174 <cleanup_stdio>:
 800b174:	6841      	ldr	r1, [r0, #4]
 800b176:	4b0c      	ldr	r3, [pc, #48]	@ (800b1a8 <cleanup_stdio+0x34>)
 800b178:	b510      	push	{r4, lr}
 800b17a:	4299      	cmp	r1, r3
 800b17c:	4604      	mov	r4, r0
 800b17e:	d001      	beq.n	800b184 <cleanup_stdio+0x10>
 800b180:	f001 fcfc 	bl	800cb7c <_fflush_r>
 800b184:	68a1      	ldr	r1, [r4, #8]
 800b186:	4b09      	ldr	r3, [pc, #36]	@ (800b1ac <cleanup_stdio+0x38>)
 800b188:	4299      	cmp	r1, r3
 800b18a:	d002      	beq.n	800b192 <cleanup_stdio+0x1e>
 800b18c:	4620      	mov	r0, r4
 800b18e:	f001 fcf5 	bl	800cb7c <_fflush_r>
 800b192:	68e1      	ldr	r1, [r4, #12]
 800b194:	4b06      	ldr	r3, [pc, #24]	@ (800b1b0 <cleanup_stdio+0x3c>)
 800b196:	4299      	cmp	r1, r3
 800b198:	d004      	beq.n	800b1a4 <cleanup_stdio+0x30>
 800b19a:	4620      	mov	r0, r4
 800b19c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1a0:	f001 bcec 	b.w	800cb7c <_fflush_r>
 800b1a4:	bd10      	pop	{r4, pc}
 800b1a6:	bf00      	nop
 800b1a8:	20002748 	.word	0x20002748
 800b1ac:	200027b0 	.word	0x200027b0
 800b1b0:	20002818 	.word	0x20002818

0800b1b4 <global_stdio_init.part.0>:
 800b1b4:	b510      	push	{r4, lr}
 800b1b6:	4b0b      	ldr	r3, [pc, #44]	@ (800b1e4 <global_stdio_init.part.0+0x30>)
 800b1b8:	4c0b      	ldr	r4, [pc, #44]	@ (800b1e8 <global_stdio_init.part.0+0x34>)
 800b1ba:	4a0c      	ldr	r2, [pc, #48]	@ (800b1ec <global_stdio_init.part.0+0x38>)
 800b1bc:	4620      	mov	r0, r4
 800b1be:	601a      	str	r2, [r3, #0]
 800b1c0:	2104      	movs	r1, #4
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	f7ff ff94 	bl	800b0f0 <std>
 800b1c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b1cc:	2201      	movs	r2, #1
 800b1ce:	2109      	movs	r1, #9
 800b1d0:	f7ff ff8e 	bl	800b0f0 <std>
 800b1d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b1d8:	2202      	movs	r2, #2
 800b1da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1de:	2112      	movs	r1, #18
 800b1e0:	f7ff bf86 	b.w	800b0f0 <std>
 800b1e4:	20002880 	.word	0x20002880
 800b1e8:	20002748 	.word	0x20002748
 800b1ec:	0800b15d 	.word	0x0800b15d

0800b1f0 <__sfp_lock_acquire>:
 800b1f0:	4801      	ldr	r0, [pc, #4]	@ (800b1f8 <__sfp_lock_acquire+0x8>)
 800b1f2:	f000 b956 	b.w	800b4a2 <__retarget_lock_acquire_recursive>
 800b1f6:	bf00      	nop
 800b1f8:	20002889 	.word	0x20002889

0800b1fc <__sfp_lock_release>:
 800b1fc:	4801      	ldr	r0, [pc, #4]	@ (800b204 <__sfp_lock_release+0x8>)
 800b1fe:	f000 b951 	b.w	800b4a4 <__retarget_lock_release_recursive>
 800b202:	bf00      	nop
 800b204:	20002889 	.word	0x20002889

0800b208 <__sinit>:
 800b208:	b510      	push	{r4, lr}
 800b20a:	4604      	mov	r4, r0
 800b20c:	f7ff fff0 	bl	800b1f0 <__sfp_lock_acquire>
 800b210:	6a23      	ldr	r3, [r4, #32]
 800b212:	b11b      	cbz	r3, 800b21c <__sinit+0x14>
 800b214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b218:	f7ff bff0 	b.w	800b1fc <__sfp_lock_release>
 800b21c:	4b04      	ldr	r3, [pc, #16]	@ (800b230 <__sinit+0x28>)
 800b21e:	6223      	str	r3, [r4, #32]
 800b220:	4b04      	ldr	r3, [pc, #16]	@ (800b234 <__sinit+0x2c>)
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d1f5      	bne.n	800b214 <__sinit+0xc>
 800b228:	f7ff ffc4 	bl	800b1b4 <global_stdio_init.part.0>
 800b22c:	e7f2      	b.n	800b214 <__sinit+0xc>
 800b22e:	bf00      	nop
 800b230:	0800b175 	.word	0x0800b175
 800b234:	20002880 	.word	0x20002880

0800b238 <_fwalk_sglue>:
 800b238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b23c:	4607      	mov	r7, r0
 800b23e:	4688      	mov	r8, r1
 800b240:	4614      	mov	r4, r2
 800b242:	2600      	movs	r6, #0
 800b244:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b248:	f1b9 0901 	subs.w	r9, r9, #1
 800b24c:	d505      	bpl.n	800b25a <_fwalk_sglue+0x22>
 800b24e:	6824      	ldr	r4, [r4, #0]
 800b250:	2c00      	cmp	r4, #0
 800b252:	d1f7      	bne.n	800b244 <_fwalk_sglue+0xc>
 800b254:	4630      	mov	r0, r6
 800b256:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b25a:	89ab      	ldrh	r3, [r5, #12]
 800b25c:	2b01      	cmp	r3, #1
 800b25e:	d907      	bls.n	800b270 <_fwalk_sglue+0x38>
 800b260:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b264:	3301      	adds	r3, #1
 800b266:	d003      	beq.n	800b270 <_fwalk_sglue+0x38>
 800b268:	4629      	mov	r1, r5
 800b26a:	4638      	mov	r0, r7
 800b26c:	47c0      	blx	r8
 800b26e:	4306      	orrs	r6, r0
 800b270:	3568      	adds	r5, #104	@ 0x68
 800b272:	e7e9      	b.n	800b248 <_fwalk_sglue+0x10>

0800b274 <__sread>:
 800b274:	b510      	push	{r4, lr}
 800b276:	460c      	mov	r4, r1
 800b278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b27c:	f000 f8c2 	bl	800b404 <_read_r>
 800b280:	2800      	cmp	r0, #0
 800b282:	bfab      	itete	ge
 800b284:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b286:	89a3      	ldrhlt	r3, [r4, #12]
 800b288:	181b      	addge	r3, r3, r0
 800b28a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b28e:	bfac      	ite	ge
 800b290:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b292:	81a3      	strhlt	r3, [r4, #12]
 800b294:	bd10      	pop	{r4, pc}

0800b296 <__swrite>:
 800b296:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b29a:	461f      	mov	r7, r3
 800b29c:	898b      	ldrh	r3, [r1, #12]
 800b29e:	4605      	mov	r5, r0
 800b2a0:	05db      	lsls	r3, r3, #23
 800b2a2:	460c      	mov	r4, r1
 800b2a4:	4616      	mov	r6, r2
 800b2a6:	d505      	bpl.n	800b2b4 <__swrite+0x1e>
 800b2a8:	2302      	movs	r3, #2
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2b0:	f000 f896 	bl	800b3e0 <_lseek_r>
 800b2b4:	89a3      	ldrh	r3, [r4, #12]
 800b2b6:	4632      	mov	r2, r6
 800b2b8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b2bc:	81a3      	strh	r3, [r4, #12]
 800b2be:	4628      	mov	r0, r5
 800b2c0:	463b      	mov	r3, r7
 800b2c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b2ca:	f000 b8ad 	b.w	800b428 <_write_r>

0800b2ce <__sseek>:
 800b2ce:	b510      	push	{r4, lr}
 800b2d0:	460c      	mov	r4, r1
 800b2d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2d6:	f000 f883 	bl	800b3e0 <_lseek_r>
 800b2da:	1c43      	adds	r3, r0, #1
 800b2dc:	89a3      	ldrh	r3, [r4, #12]
 800b2de:	bf15      	itete	ne
 800b2e0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b2e2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b2e6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b2ea:	81a3      	strheq	r3, [r4, #12]
 800b2ec:	bf18      	it	ne
 800b2ee:	81a3      	strhne	r3, [r4, #12]
 800b2f0:	bd10      	pop	{r4, pc}

0800b2f2 <__sclose>:
 800b2f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2f6:	f000 b80d 	b.w	800b314 <_close_r>

0800b2fa <memset>:
 800b2fa:	4603      	mov	r3, r0
 800b2fc:	4402      	add	r2, r0
 800b2fe:	4293      	cmp	r3, r2
 800b300:	d100      	bne.n	800b304 <memset+0xa>
 800b302:	4770      	bx	lr
 800b304:	f803 1b01 	strb.w	r1, [r3], #1
 800b308:	e7f9      	b.n	800b2fe <memset+0x4>
	...

0800b30c <_localeconv_r>:
 800b30c:	4800      	ldr	r0, [pc, #0]	@ (800b310 <_localeconv_r+0x4>)
 800b30e:	4770      	bx	lr
 800b310:	20000180 	.word	0x20000180

0800b314 <_close_r>:
 800b314:	b538      	push	{r3, r4, r5, lr}
 800b316:	2300      	movs	r3, #0
 800b318:	4d05      	ldr	r5, [pc, #20]	@ (800b330 <_close_r+0x1c>)
 800b31a:	4604      	mov	r4, r0
 800b31c:	4608      	mov	r0, r1
 800b31e:	602b      	str	r3, [r5, #0]
 800b320:	f7f6 ffd5 	bl	80022ce <_close>
 800b324:	1c43      	adds	r3, r0, #1
 800b326:	d102      	bne.n	800b32e <_close_r+0x1a>
 800b328:	682b      	ldr	r3, [r5, #0]
 800b32a:	b103      	cbz	r3, 800b32e <_close_r+0x1a>
 800b32c:	6023      	str	r3, [r4, #0]
 800b32e:	bd38      	pop	{r3, r4, r5, pc}
 800b330:	20002884 	.word	0x20002884

0800b334 <_reclaim_reent>:
 800b334:	4b29      	ldr	r3, [pc, #164]	@ (800b3dc <_reclaim_reent+0xa8>)
 800b336:	b570      	push	{r4, r5, r6, lr}
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	4604      	mov	r4, r0
 800b33c:	4283      	cmp	r3, r0
 800b33e:	d04b      	beq.n	800b3d8 <_reclaim_reent+0xa4>
 800b340:	69c3      	ldr	r3, [r0, #28]
 800b342:	b1ab      	cbz	r3, 800b370 <_reclaim_reent+0x3c>
 800b344:	68db      	ldr	r3, [r3, #12]
 800b346:	b16b      	cbz	r3, 800b364 <_reclaim_reent+0x30>
 800b348:	2500      	movs	r5, #0
 800b34a:	69e3      	ldr	r3, [r4, #28]
 800b34c:	68db      	ldr	r3, [r3, #12]
 800b34e:	5959      	ldr	r1, [r3, r5]
 800b350:	2900      	cmp	r1, #0
 800b352:	d13b      	bne.n	800b3cc <_reclaim_reent+0x98>
 800b354:	3504      	adds	r5, #4
 800b356:	2d80      	cmp	r5, #128	@ 0x80
 800b358:	d1f7      	bne.n	800b34a <_reclaim_reent+0x16>
 800b35a:	69e3      	ldr	r3, [r4, #28]
 800b35c:	4620      	mov	r0, r4
 800b35e:	68d9      	ldr	r1, [r3, #12]
 800b360:	f000 ff0e 	bl	800c180 <_free_r>
 800b364:	69e3      	ldr	r3, [r4, #28]
 800b366:	6819      	ldr	r1, [r3, #0]
 800b368:	b111      	cbz	r1, 800b370 <_reclaim_reent+0x3c>
 800b36a:	4620      	mov	r0, r4
 800b36c:	f000 ff08 	bl	800c180 <_free_r>
 800b370:	6961      	ldr	r1, [r4, #20]
 800b372:	b111      	cbz	r1, 800b37a <_reclaim_reent+0x46>
 800b374:	4620      	mov	r0, r4
 800b376:	f000 ff03 	bl	800c180 <_free_r>
 800b37a:	69e1      	ldr	r1, [r4, #28]
 800b37c:	b111      	cbz	r1, 800b384 <_reclaim_reent+0x50>
 800b37e:	4620      	mov	r0, r4
 800b380:	f000 fefe 	bl	800c180 <_free_r>
 800b384:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b386:	b111      	cbz	r1, 800b38e <_reclaim_reent+0x5a>
 800b388:	4620      	mov	r0, r4
 800b38a:	f000 fef9 	bl	800c180 <_free_r>
 800b38e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b390:	b111      	cbz	r1, 800b398 <_reclaim_reent+0x64>
 800b392:	4620      	mov	r0, r4
 800b394:	f000 fef4 	bl	800c180 <_free_r>
 800b398:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b39a:	b111      	cbz	r1, 800b3a2 <_reclaim_reent+0x6e>
 800b39c:	4620      	mov	r0, r4
 800b39e:	f000 feef 	bl	800c180 <_free_r>
 800b3a2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b3a4:	b111      	cbz	r1, 800b3ac <_reclaim_reent+0x78>
 800b3a6:	4620      	mov	r0, r4
 800b3a8:	f000 feea 	bl	800c180 <_free_r>
 800b3ac:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b3ae:	b111      	cbz	r1, 800b3b6 <_reclaim_reent+0x82>
 800b3b0:	4620      	mov	r0, r4
 800b3b2:	f000 fee5 	bl	800c180 <_free_r>
 800b3b6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b3b8:	b111      	cbz	r1, 800b3c0 <_reclaim_reent+0x8c>
 800b3ba:	4620      	mov	r0, r4
 800b3bc:	f000 fee0 	bl	800c180 <_free_r>
 800b3c0:	6a23      	ldr	r3, [r4, #32]
 800b3c2:	b14b      	cbz	r3, 800b3d8 <_reclaim_reent+0xa4>
 800b3c4:	4620      	mov	r0, r4
 800b3c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b3ca:	4718      	bx	r3
 800b3cc:	680e      	ldr	r6, [r1, #0]
 800b3ce:	4620      	mov	r0, r4
 800b3d0:	f000 fed6 	bl	800c180 <_free_r>
 800b3d4:	4631      	mov	r1, r6
 800b3d6:	e7bb      	b.n	800b350 <_reclaim_reent+0x1c>
 800b3d8:	bd70      	pop	{r4, r5, r6, pc}
 800b3da:	bf00      	nop
 800b3dc:	20000040 	.word	0x20000040

0800b3e0 <_lseek_r>:
 800b3e0:	b538      	push	{r3, r4, r5, lr}
 800b3e2:	4604      	mov	r4, r0
 800b3e4:	4608      	mov	r0, r1
 800b3e6:	4611      	mov	r1, r2
 800b3e8:	2200      	movs	r2, #0
 800b3ea:	4d05      	ldr	r5, [pc, #20]	@ (800b400 <_lseek_r+0x20>)
 800b3ec:	602a      	str	r2, [r5, #0]
 800b3ee:	461a      	mov	r2, r3
 800b3f0:	f7f6 ff91 	bl	8002316 <_lseek>
 800b3f4:	1c43      	adds	r3, r0, #1
 800b3f6:	d102      	bne.n	800b3fe <_lseek_r+0x1e>
 800b3f8:	682b      	ldr	r3, [r5, #0]
 800b3fa:	b103      	cbz	r3, 800b3fe <_lseek_r+0x1e>
 800b3fc:	6023      	str	r3, [r4, #0]
 800b3fe:	bd38      	pop	{r3, r4, r5, pc}
 800b400:	20002884 	.word	0x20002884

0800b404 <_read_r>:
 800b404:	b538      	push	{r3, r4, r5, lr}
 800b406:	4604      	mov	r4, r0
 800b408:	4608      	mov	r0, r1
 800b40a:	4611      	mov	r1, r2
 800b40c:	2200      	movs	r2, #0
 800b40e:	4d05      	ldr	r5, [pc, #20]	@ (800b424 <_read_r+0x20>)
 800b410:	602a      	str	r2, [r5, #0]
 800b412:	461a      	mov	r2, r3
 800b414:	f7f6 ff22 	bl	800225c <_read>
 800b418:	1c43      	adds	r3, r0, #1
 800b41a:	d102      	bne.n	800b422 <_read_r+0x1e>
 800b41c:	682b      	ldr	r3, [r5, #0]
 800b41e:	b103      	cbz	r3, 800b422 <_read_r+0x1e>
 800b420:	6023      	str	r3, [r4, #0]
 800b422:	bd38      	pop	{r3, r4, r5, pc}
 800b424:	20002884 	.word	0x20002884

0800b428 <_write_r>:
 800b428:	b538      	push	{r3, r4, r5, lr}
 800b42a:	4604      	mov	r4, r0
 800b42c:	4608      	mov	r0, r1
 800b42e:	4611      	mov	r1, r2
 800b430:	2200      	movs	r2, #0
 800b432:	4d05      	ldr	r5, [pc, #20]	@ (800b448 <_write_r+0x20>)
 800b434:	602a      	str	r2, [r5, #0]
 800b436:	461a      	mov	r2, r3
 800b438:	f7f6 ff2d 	bl	8002296 <_write>
 800b43c:	1c43      	adds	r3, r0, #1
 800b43e:	d102      	bne.n	800b446 <_write_r+0x1e>
 800b440:	682b      	ldr	r3, [r5, #0]
 800b442:	b103      	cbz	r3, 800b446 <_write_r+0x1e>
 800b444:	6023      	str	r3, [r4, #0]
 800b446:	bd38      	pop	{r3, r4, r5, pc}
 800b448:	20002884 	.word	0x20002884

0800b44c <__errno>:
 800b44c:	4b01      	ldr	r3, [pc, #4]	@ (800b454 <__errno+0x8>)
 800b44e:	6818      	ldr	r0, [r3, #0]
 800b450:	4770      	bx	lr
 800b452:	bf00      	nop
 800b454:	20000040 	.word	0x20000040

0800b458 <__libc_init_array>:
 800b458:	b570      	push	{r4, r5, r6, lr}
 800b45a:	2600      	movs	r6, #0
 800b45c:	4d0c      	ldr	r5, [pc, #48]	@ (800b490 <__libc_init_array+0x38>)
 800b45e:	4c0d      	ldr	r4, [pc, #52]	@ (800b494 <__libc_init_array+0x3c>)
 800b460:	1b64      	subs	r4, r4, r5
 800b462:	10a4      	asrs	r4, r4, #2
 800b464:	42a6      	cmp	r6, r4
 800b466:	d109      	bne.n	800b47c <__libc_init_array+0x24>
 800b468:	f001 fec6 	bl	800d1f8 <_init>
 800b46c:	2600      	movs	r6, #0
 800b46e:	4d0a      	ldr	r5, [pc, #40]	@ (800b498 <__libc_init_array+0x40>)
 800b470:	4c0a      	ldr	r4, [pc, #40]	@ (800b49c <__libc_init_array+0x44>)
 800b472:	1b64      	subs	r4, r4, r5
 800b474:	10a4      	asrs	r4, r4, #2
 800b476:	42a6      	cmp	r6, r4
 800b478:	d105      	bne.n	800b486 <__libc_init_array+0x2e>
 800b47a:	bd70      	pop	{r4, r5, r6, pc}
 800b47c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b480:	4798      	blx	r3
 800b482:	3601      	adds	r6, #1
 800b484:	e7ee      	b.n	800b464 <__libc_init_array+0xc>
 800b486:	f855 3b04 	ldr.w	r3, [r5], #4
 800b48a:	4798      	blx	r3
 800b48c:	3601      	adds	r6, #1
 800b48e:	e7f2      	b.n	800b476 <__libc_init_array+0x1e>
 800b490:	0800d718 	.word	0x0800d718
 800b494:	0800d718 	.word	0x0800d718
 800b498:	0800d718 	.word	0x0800d718
 800b49c:	0800d71c 	.word	0x0800d71c

0800b4a0 <__retarget_lock_init_recursive>:
 800b4a0:	4770      	bx	lr

0800b4a2 <__retarget_lock_acquire_recursive>:
 800b4a2:	4770      	bx	lr

0800b4a4 <__retarget_lock_release_recursive>:
 800b4a4:	4770      	bx	lr

0800b4a6 <memchr>:
 800b4a6:	4603      	mov	r3, r0
 800b4a8:	b510      	push	{r4, lr}
 800b4aa:	b2c9      	uxtb	r1, r1
 800b4ac:	4402      	add	r2, r0
 800b4ae:	4293      	cmp	r3, r2
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	d101      	bne.n	800b4b8 <memchr+0x12>
 800b4b4:	2000      	movs	r0, #0
 800b4b6:	e003      	b.n	800b4c0 <memchr+0x1a>
 800b4b8:	7804      	ldrb	r4, [r0, #0]
 800b4ba:	3301      	adds	r3, #1
 800b4bc:	428c      	cmp	r4, r1
 800b4be:	d1f6      	bne.n	800b4ae <memchr+0x8>
 800b4c0:	bd10      	pop	{r4, pc}

0800b4c2 <memcpy>:
 800b4c2:	440a      	add	r2, r1
 800b4c4:	4291      	cmp	r1, r2
 800b4c6:	f100 33ff 	add.w	r3, r0, #4294967295
 800b4ca:	d100      	bne.n	800b4ce <memcpy+0xc>
 800b4cc:	4770      	bx	lr
 800b4ce:	b510      	push	{r4, lr}
 800b4d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b4d4:	4291      	cmp	r1, r2
 800b4d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b4da:	d1f9      	bne.n	800b4d0 <memcpy+0xe>
 800b4dc:	bd10      	pop	{r4, pc}

0800b4de <quorem>:
 800b4de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4e2:	6903      	ldr	r3, [r0, #16]
 800b4e4:	690c      	ldr	r4, [r1, #16]
 800b4e6:	4607      	mov	r7, r0
 800b4e8:	42a3      	cmp	r3, r4
 800b4ea:	db7e      	blt.n	800b5ea <quorem+0x10c>
 800b4ec:	3c01      	subs	r4, #1
 800b4ee:	00a3      	lsls	r3, r4, #2
 800b4f0:	f100 0514 	add.w	r5, r0, #20
 800b4f4:	f101 0814 	add.w	r8, r1, #20
 800b4f8:	9300      	str	r3, [sp, #0]
 800b4fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b4fe:	9301      	str	r3, [sp, #4]
 800b500:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b504:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b508:	3301      	adds	r3, #1
 800b50a:	429a      	cmp	r2, r3
 800b50c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b510:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b514:	d32e      	bcc.n	800b574 <quorem+0x96>
 800b516:	f04f 0a00 	mov.w	sl, #0
 800b51a:	46c4      	mov	ip, r8
 800b51c:	46ae      	mov	lr, r5
 800b51e:	46d3      	mov	fp, sl
 800b520:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b524:	b298      	uxth	r0, r3
 800b526:	fb06 a000 	mla	r0, r6, r0, sl
 800b52a:	0c1b      	lsrs	r3, r3, #16
 800b52c:	0c02      	lsrs	r2, r0, #16
 800b52e:	fb06 2303 	mla	r3, r6, r3, r2
 800b532:	f8de 2000 	ldr.w	r2, [lr]
 800b536:	b280      	uxth	r0, r0
 800b538:	b292      	uxth	r2, r2
 800b53a:	1a12      	subs	r2, r2, r0
 800b53c:	445a      	add	r2, fp
 800b53e:	f8de 0000 	ldr.w	r0, [lr]
 800b542:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b546:	b29b      	uxth	r3, r3
 800b548:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b54c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b550:	b292      	uxth	r2, r2
 800b552:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b556:	45e1      	cmp	r9, ip
 800b558:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b55c:	f84e 2b04 	str.w	r2, [lr], #4
 800b560:	d2de      	bcs.n	800b520 <quorem+0x42>
 800b562:	9b00      	ldr	r3, [sp, #0]
 800b564:	58eb      	ldr	r3, [r5, r3]
 800b566:	b92b      	cbnz	r3, 800b574 <quorem+0x96>
 800b568:	9b01      	ldr	r3, [sp, #4]
 800b56a:	3b04      	subs	r3, #4
 800b56c:	429d      	cmp	r5, r3
 800b56e:	461a      	mov	r2, r3
 800b570:	d32f      	bcc.n	800b5d2 <quorem+0xf4>
 800b572:	613c      	str	r4, [r7, #16]
 800b574:	4638      	mov	r0, r7
 800b576:	f001 f979 	bl	800c86c <__mcmp>
 800b57a:	2800      	cmp	r0, #0
 800b57c:	db25      	blt.n	800b5ca <quorem+0xec>
 800b57e:	4629      	mov	r1, r5
 800b580:	2000      	movs	r0, #0
 800b582:	f858 2b04 	ldr.w	r2, [r8], #4
 800b586:	f8d1 c000 	ldr.w	ip, [r1]
 800b58a:	fa1f fe82 	uxth.w	lr, r2
 800b58e:	fa1f f38c 	uxth.w	r3, ip
 800b592:	eba3 030e 	sub.w	r3, r3, lr
 800b596:	4403      	add	r3, r0
 800b598:	0c12      	lsrs	r2, r2, #16
 800b59a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b59e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b5a2:	b29b      	uxth	r3, r3
 800b5a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b5a8:	45c1      	cmp	r9, r8
 800b5aa:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b5ae:	f841 3b04 	str.w	r3, [r1], #4
 800b5b2:	d2e6      	bcs.n	800b582 <quorem+0xa4>
 800b5b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b5b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b5bc:	b922      	cbnz	r2, 800b5c8 <quorem+0xea>
 800b5be:	3b04      	subs	r3, #4
 800b5c0:	429d      	cmp	r5, r3
 800b5c2:	461a      	mov	r2, r3
 800b5c4:	d30b      	bcc.n	800b5de <quorem+0x100>
 800b5c6:	613c      	str	r4, [r7, #16]
 800b5c8:	3601      	adds	r6, #1
 800b5ca:	4630      	mov	r0, r6
 800b5cc:	b003      	add	sp, #12
 800b5ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5d2:	6812      	ldr	r2, [r2, #0]
 800b5d4:	3b04      	subs	r3, #4
 800b5d6:	2a00      	cmp	r2, #0
 800b5d8:	d1cb      	bne.n	800b572 <quorem+0x94>
 800b5da:	3c01      	subs	r4, #1
 800b5dc:	e7c6      	b.n	800b56c <quorem+0x8e>
 800b5de:	6812      	ldr	r2, [r2, #0]
 800b5e0:	3b04      	subs	r3, #4
 800b5e2:	2a00      	cmp	r2, #0
 800b5e4:	d1ef      	bne.n	800b5c6 <quorem+0xe8>
 800b5e6:	3c01      	subs	r4, #1
 800b5e8:	e7ea      	b.n	800b5c0 <quorem+0xe2>
 800b5ea:	2000      	movs	r0, #0
 800b5ec:	e7ee      	b.n	800b5cc <quorem+0xee>
	...

0800b5f0 <_dtoa_r>:
 800b5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5f4:	4614      	mov	r4, r2
 800b5f6:	461d      	mov	r5, r3
 800b5f8:	69c7      	ldr	r7, [r0, #28]
 800b5fa:	b097      	sub	sp, #92	@ 0x5c
 800b5fc:	4683      	mov	fp, r0
 800b5fe:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b602:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800b604:	b97f      	cbnz	r7, 800b626 <_dtoa_r+0x36>
 800b606:	2010      	movs	r0, #16
 800b608:	f000 fe02 	bl	800c210 <malloc>
 800b60c:	4602      	mov	r2, r0
 800b60e:	f8cb 001c 	str.w	r0, [fp, #28]
 800b612:	b920      	cbnz	r0, 800b61e <_dtoa_r+0x2e>
 800b614:	21ef      	movs	r1, #239	@ 0xef
 800b616:	4ba8      	ldr	r3, [pc, #672]	@ (800b8b8 <_dtoa_r+0x2c8>)
 800b618:	48a8      	ldr	r0, [pc, #672]	@ (800b8bc <_dtoa_r+0x2cc>)
 800b61a:	f001 fae7 	bl	800cbec <__assert_func>
 800b61e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b622:	6007      	str	r7, [r0, #0]
 800b624:	60c7      	str	r7, [r0, #12]
 800b626:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b62a:	6819      	ldr	r1, [r3, #0]
 800b62c:	b159      	cbz	r1, 800b646 <_dtoa_r+0x56>
 800b62e:	685a      	ldr	r2, [r3, #4]
 800b630:	2301      	movs	r3, #1
 800b632:	4093      	lsls	r3, r2
 800b634:	604a      	str	r2, [r1, #4]
 800b636:	608b      	str	r3, [r1, #8]
 800b638:	4658      	mov	r0, fp
 800b63a:	f000 fedf 	bl	800c3fc <_Bfree>
 800b63e:	2200      	movs	r2, #0
 800b640:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b644:	601a      	str	r2, [r3, #0]
 800b646:	1e2b      	subs	r3, r5, #0
 800b648:	bfaf      	iteee	ge
 800b64a:	2300      	movge	r3, #0
 800b64c:	2201      	movlt	r2, #1
 800b64e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b652:	9303      	strlt	r3, [sp, #12]
 800b654:	bfa8      	it	ge
 800b656:	6033      	strge	r3, [r6, #0]
 800b658:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b65c:	4b98      	ldr	r3, [pc, #608]	@ (800b8c0 <_dtoa_r+0x2d0>)
 800b65e:	bfb8      	it	lt
 800b660:	6032      	strlt	r2, [r6, #0]
 800b662:	ea33 0308 	bics.w	r3, r3, r8
 800b666:	d112      	bne.n	800b68e <_dtoa_r+0x9e>
 800b668:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b66c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b66e:	6013      	str	r3, [r2, #0]
 800b670:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b674:	4323      	orrs	r3, r4
 800b676:	f000 8550 	beq.w	800c11a <_dtoa_r+0xb2a>
 800b67a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b67c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800b8c4 <_dtoa_r+0x2d4>
 800b680:	2b00      	cmp	r3, #0
 800b682:	f000 8552 	beq.w	800c12a <_dtoa_r+0xb3a>
 800b686:	f10a 0303 	add.w	r3, sl, #3
 800b68a:	f000 bd4c 	b.w	800c126 <_dtoa_r+0xb36>
 800b68e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b692:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b696:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b69a:	2200      	movs	r2, #0
 800b69c:	2300      	movs	r3, #0
 800b69e:	f7f5 f983 	bl	80009a8 <__aeabi_dcmpeq>
 800b6a2:	4607      	mov	r7, r0
 800b6a4:	b158      	cbz	r0, 800b6be <_dtoa_r+0xce>
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b6aa:	6013      	str	r3, [r2, #0]
 800b6ac:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b6ae:	b113      	cbz	r3, 800b6b6 <_dtoa_r+0xc6>
 800b6b0:	4b85      	ldr	r3, [pc, #532]	@ (800b8c8 <_dtoa_r+0x2d8>)
 800b6b2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b6b4:	6013      	str	r3, [r2, #0]
 800b6b6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800b8cc <_dtoa_r+0x2dc>
 800b6ba:	f000 bd36 	b.w	800c12a <_dtoa_r+0xb3a>
 800b6be:	ab14      	add	r3, sp, #80	@ 0x50
 800b6c0:	9301      	str	r3, [sp, #4]
 800b6c2:	ab15      	add	r3, sp, #84	@ 0x54
 800b6c4:	9300      	str	r3, [sp, #0]
 800b6c6:	4658      	mov	r0, fp
 800b6c8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b6cc:	f001 f97e 	bl	800c9cc <__d2b>
 800b6d0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800b6d4:	4681      	mov	r9, r0
 800b6d6:	2e00      	cmp	r6, #0
 800b6d8:	d077      	beq.n	800b7ca <_dtoa_r+0x1da>
 800b6da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b6de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b6e0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b6e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6e8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b6ec:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b6f0:	9712      	str	r7, [sp, #72]	@ 0x48
 800b6f2:	4619      	mov	r1, r3
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	4b76      	ldr	r3, [pc, #472]	@ (800b8d0 <_dtoa_r+0x2e0>)
 800b6f8:	f7f4 fd36 	bl	8000168 <__aeabi_dsub>
 800b6fc:	a368      	add	r3, pc, #416	@ (adr r3, 800b8a0 <_dtoa_r+0x2b0>)
 800b6fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b702:	f7f4 fee9 	bl	80004d8 <__aeabi_dmul>
 800b706:	a368      	add	r3, pc, #416	@ (adr r3, 800b8a8 <_dtoa_r+0x2b8>)
 800b708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b70c:	f7f4 fd2e 	bl	800016c <__adddf3>
 800b710:	4604      	mov	r4, r0
 800b712:	4630      	mov	r0, r6
 800b714:	460d      	mov	r5, r1
 800b716:	f7f4 fe75 	bl	8000404 <__aeabi_i2d>
 800b71a:	a365      	add	r3, pc, #404	@ (adr r3, 800b8b0 <_dtoa_r+0x2c0>)
 800b71c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b720:	f7f4 feda 	bl	80004d8 <__aeabi_dmul>
 800b724:	4602      	mov	r2, r0
 800b726:	460b      	mov	r3, r1
 800b728:	4620      	mov	r0, r4
 800b72a:	4629      	mov	r1, r5
 800b72c:	f7f4 fd1e 	bl	800016c <__adddf3>
 800b730:	4604      	mov	r4, r0
 800b732:	460d      	mov	r5, r1
 800b734:	f7f5 f980 	bl	8000a38 <__aeabi_d2iz>
 800b738:	2200      	movs	r2, #0
 800b73a:	4607      	mov	r7, r0
 800b73c:	2300      	movs	r3, #0
 800b73e:	4620      	mov	r0, r4
 800b740:	4629      	mov	r1, r5
 800b742:	f7f5 f93b 	bl	80009bc <__aeabi_dcmplt>
 800b746:	b140      	cbz	r0, 800b75a <_dtoa_r+0x16a>
 800b748:	4638      	mov	r0, r7
 800b74a:	f7f4 fe5b 	bl	8000404 <__aeabi_i2d>
 800b74e:	4622      	mov	r2, r4
 800b750:	462b      	mov	r3, r5
 800b752:	f7f5 f929 	bl	80009a8 <__aeabi_dcmpeq>
 800b756:	b900      	cbnz	r0, 800b75a <_dtoa_r+0x16a>
 800b758:	3f01      	subs	r7, #1
 800b75a:	2f16      	cmp	r7, #22
 800b75c:	d853      	bhi.n	800b806 <_dtoa_r+0x216>
 800b75e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b762:	4b5c      	ldr	r3, [pc, #368]	@ (800b8d4 <_dtoa_r+0x2e4>)
 800b764:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b76c:	f7f5 f926 	bl	80009bc <__aeabi_dcmplt>
 800b770:	2800      	cmp	r0, #0
 800b772:	d04a      	beq.n	800b80a <_dtoa_r+0x21a>
 800b774:	2300      	movs	r3, #0
 800b776:	3f01      	subs	r7, #1
 800b778:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b77a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b77c:	1b9b      	subs	r3, r3, r6
 800b77e:	1e5a      	subs	r2, r3, #1
 800b780:	bf46      	itte	mi
 800b782:	f1c3 0801 	rsbmi	r8, r3, #1
 800b786:	2300      	movmi	r3, #0
 800b788:	f04f 0800 	movpl.w	r8, #0
 800b78c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b78e:	bf48      	it	mi
 800b790:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800b792:	2f00      	cmp	r7, #0
 800b794:	db3b      	blt.n	800b80e <_dtoa_r+0x21e>
 800b796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b798:	970e      	str	r7, [sp, #56]	@ 0x38
 800b79a:	443b      	add	r3, r7
 800b79c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b79e:	2300      	movs	r3, #0
 800b7a0:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7a2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b7a4:	2b09      	cmp	r3, #9
 800b7a6:	d866      	bhi.n	800b876 <_dtoa_r+0x286>
 800b7a8:	2b05      	cmp	r3, #5
 800b7aa:	bfc4      	itt	gt
 800b7ac:	3b04      	subgt	r3, #4
 800b7ae:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800b7b0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b7b2:	bfc8      	it	gt
 800b7b4:	2400      	movgt	r4, #0
 800b7b6:	f1a3 0302 	sub.w	r3, r3, #2
 800b7ba:	bfd8      	it	le
 800b7bc:	2401      	movle	r4, #1
 800b7be:	2b03      	cmp	r3, #3
 800b7c0:	d864      	bhi.n	800b88c <_dtoa_r+0x29c>
 800b7c2:	e8df f003 	tbb	[pc, r3]
 800b7c6:	382b      	.short	0x382b
 800b7c8:	5636      	.short	0x5636
 800b7ca:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b7ce:	441e      	add	r6, r3
 800b7d0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b7d4:	2b20      	cmp	r3, #32
 800b7d6:	bfc1      	itttt	gt
 800b7d8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b7dc:	fa08 f803 	lslgt.w	r8, r8, r3
 800b7e0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b7e4:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b7e8:	bfd6      	itet	le
 800b7ea:	f1c3 0320 	rsble	r3, r3, #32
 800b7ee:	ea48 0003 	orrgt.w	r0, r8, r3
 800b7f2:	fa04 f003 	lslle.w	r0, r4, r3
 800b7f6:	f7f4 fdf5 	bl	80003e4 <__aeabi_ui2d>
 800b7fa:	2201      	movs	r2, #1
 800b7fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b800:	3e01      	subs	r6, #1
 800b802:	9212      	str	r2, [sp, #72]	@ 0x48
 800b804:	e775      	b.n	800b6f2 <_dtoa_r+0x102>
 800b806:	2301      	movs	r3, #1
 800b808:	e7b6      	b.n	800b778 <_dtoa_r+0x188>
 800b80a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800b80c:	e7b5      	b.n	800b77a <_dtoa_r+0x18a>
 800b80e:	427b      	negs	r3, r7
 800b810:	930a      	str	r3, [sp, #40]	@ 0x28
 800b812:	2300      	movs	r3, #0
 800b814:	eba8 0807 	sub.w	r8, r8, r7
 800b818:	930e      	str	r3, [sp, #56]	@ 0x38
 800b81a:	e7c2      	b.n	800b7a2 <_dtoa_r+0x1b2>
 800b81c:	2300      	movs	r3, #0
 800b81e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b820:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b822:	2b00      	cmp	r3, #0
 800b824:	dc35      	bgt.n	800b892 <_dtoa_r+0x2a2>
 800b826:	2301      	movs	r3, #1
 800b828:	461a      	mov	r2, r3
 800b82a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800b82e:	9221      	str	r2, [sp, #132]	@ 0x84
 800b830:	e00b      	b.n	800b84a <_dtoa_r+0x25a>
 800b832:	2301      	movs	r3, #1
 800b834:	e7f3      	b.n	800b81e <_dtoa_r+0x22e>
 800b836:	2300      	movs	r3, #0
 800b838:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b83a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b83c:	18fb      	adds	r3, r7, r3
 800b83e:	9308      	str	r3, [sp, #32]
 800b840:	3301      	adds	r3, #1
 800b842:	2b01      	cmp	r3, #1
 800b844:	9307      	str	r3, [sp, #28]
 800b846:	bfb8      	it	lt
 800b848:	2301      	movlt	r3, #1
 800b84a:	2100      	movs	r1, #0
 800b84c:	2204      	movs	r2, #4
 800b84e:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b852:	f102 0514 	add.w	r5, r2, #20
 800b856:	429d      	cmp	r5, r3
 800b858:	d91f      	bls.n	800b89a <_dtoa_r+0x2aa>
 800b85a:	6041      	str	r1, [r0, #4]
 800b85c:	4658      	mov	r0, fp
 800b85e:	f000 fd8d 	bl	800c37c <_Balloc>
 800b862:	4682      	mov	sl, r0
 800b864:	2800      	cmp	r0, #0
 800b866:	d139      	bne.n	800b8dc <_dtoa_r+0x2ec>
 800b868:	4602      	mov	r2, r0
 800b86a:	f240 11af 	movw	r1, #431	@ 0x1af
 800b86e:	4b1a      	ldr	r3, [pc, #104]	@ (800b8d8 <_dtoa_r+0x2e8>)
 800b870:	e6d2      	b.n	800b618 <_dtoa_r+0x28>
 800b872:	2301      	movs	r3, #1
 800b874:	e7e0      	b.n	800b838 <_dtoa_r+0x248>
 800b876:	2401      	movs	r4, #1
 800b878:	2300      	movs	r3, #0
 800b87a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b87c:	9320      	str	r3, [sp, #128]	@ 0x80
 800b87e:	f04f 33ff 	mov.w	r3, #4294967295
 800b882:	2200      	movs	r2, #0
 800b884:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800b888:	2312      	movs	r3, #18
 800b88a:	e7d0      	b.n	800b82e <_dtoa_r+0x23e>
 800b88c:	2301      	movs	r3, #1
 800b88e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b890:	e7f5      	b.n	800b87e <_dtoa_r+0x28e>
 800b892:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b894:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800b898:	e7d7      	b.n	800b84a <_dtoa_r+0x25a>
 800b89a:	3101      	adds	r1, #1
 800b89c:	0052      	lsls	r2, r2, #1
 800b89e:	e7d8      	b.n	800b852 <_dtoa_r+0x262>
 800b8a0:	636f4361 	.word	0x636f4361
 800b8a4:	3fd287a7 	.word	0x3fd287a7
 800b8a8:	8b60c8b3 	.word	0x8b60c8b3
 800b8ac:	3fc68a28 	.word	0x3fc68a28
 800b8b0:	509f79fb 	.word	0x509f79fb
 800b8b4:	3fd34413 	.word	0x3fd34413
 800b8b8:	0800d4dc 	.word	0x0800d4dc
 800b8bc:	0800d4f3 	.word	0x0800d4f3
 800b8c0:	7ff00000 	.word	0x7ff00000
 800b8c4:	0800d4d8 	.word	0x0800d4d8
 800b8c8:	0800d4ac 	.word	0x0800d4ac
 800b8cc:	0800d4ab 	.word	0x0800d4ab
 800b8d0:	3ff80000 	.word	0x3ff80000
 800b8d4:	0800d5f0 	.word	0x0800d5f0
 800b8d8:	0800d54b 	.word	0x0800d54b
 800b8dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b8e0:	6018      	str	r0, [r3, #0]
 800b8e2:	9b07      	ldr	r3, [sp, #28]
 800b8e4:	2b0e      	cmp	r3, #14
 800b8e6:	f200 80a4 	bhi.w	800ba32 <_dtoa_r+0x442>
 800b8ea:	2c00      	cmp	r4, #0
 800b8ec:	f000 80a1 	beq.w	800ba32 <_dtoa_r+0x442>
 800b8f0:	2f00      	cmp	r7, #0
 800b8f2:	dd33      	ble.n	800b95c <_dtoa_r+0x36c>
 800b8f4:	4b86      	ldr	r3, [pc, #536]	@ (800bb10 <_dtoa_r+0x520>)
 800b8f6:	f007 020f 	and.w	r2, r7, #15
 800b8fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b8fe:	05f8      	lsls	r0, r7, #23
 800b900:	e9d3 3400 	ldrd	r3, r4, [r3]
 800b904:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b908:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b90c:	d516      	bpl.n	800b93c <_dtoa_r+0x34c>
 800b90e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b912:	4b80      	ldr	r3, [pc, #512]	@ (800bb14 <_dtoa_r+0x524>)
 800b914:	2603      	movs	r6, #3
 800b916:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b91a:	f7f4 ff07 	bl	800072c <__aeabi_ddiv>
 800b91e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b922:	f004 040f 	and.w	r4, r4, #15
 800b926:	4d7b      	ldr	r5, [pc, #492]	@ (800bb14 <_dtoa_r+0x524>)
 800b928:	b954      	cbnz	r4, 800b940 <_dtoa_r+0x350>
 800b92a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b92e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b932:	f7f4 fefb 	bl	800072c <__aeabi_ddiv>
 800b936:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b93a:	e028      	b.n	800b98e <_dtoa_r+0x39e>
 800b93c:	2602      	movs	r6, #2
 800b93e:	e7f2      	b.n	800b926 <_dtoa_r+0x336>
 800b940:	07e1      	lsls	r1, r4, #31
 800b942:	d508      	bpl.n	800b956 <_dtoa_r+0x366>
 800b944:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b948:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b94c:	f7f4 fdc4 	bl	80004d8 <__aeabi_dmul>
 800b950:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b954:	3601      	adds	r6, #1
 800b956:	1064      	asrs	r4, r4, #1
 800b958:	3508      	adds	r5, #8
 800b95a:	e7e5      	b.n	800b928 <_dtoa_r+0x338>
 800b95c:	f000 80d2 	beq.w	800bb04 <_dtoa_r+0x514>
 800b960:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b964:	427c      	negs	r4, r7
 800b966:	4b6a      	ldr	r3, [pc, #424]	@ (800bb10 <_dtoa_r+0x520>)
 800b968:	f004 020f 	and.w	r2, r4, #15
 800b96c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b970:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b974:	f7f4 fdb0 	bl	80004d8 <__aeabi_dmul>
 800b978:	2602      	movs	r6, #2
 800b97a:	2300      	movs	r3, #0
 800b97c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b980:	4d64      	ldr	r5, [pc, #400]	@ (800bb14 <_dtoa_r+0x524>)
 800b982:	1124      	asrs	r4, r4, #4
 800b984:	2c00      	cmp	r4, #0
 800b986:	f040 80b2 	bne.w	800baee <_dtoa_r+0x4fe>
 800b98a:	2b00      	cmp	r3, #0
 800b98c:	d1d3      	bne.n	800b936 <_dtoa_r+0x346>
 800b98e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b992:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b994:	2b00      	cmp	r3, #0
 800b996:	f000 80b7 	beq.w	800bb08 <_dtoa_r+0x518>
 800b99a:	2200      	movs	r2, #0
 800b99c:	4620      	mov	r0, r4
 800b99e:	4629      	mov	r1, r5
 800b9a0:	4b5d      	ldr	r3, [pc, #372]	@ (800bb18 <_dtoa_r+0x528>)
 800b9a2:	f7f5 f80b 	bl	80009bc <__aeabi_dcmplt>
 800b9a6:	2800      	cmp	r0, #0
 800b9a8:	f000 80ae 	beq.w	800bb08 <_dtoa_r+0x518>
 800b9ac:	9b07      	ldr	r3, [sp, #28]
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	f000 80aa 	beq.w	800bb08 <_dtoa_r+0x518>
 800b9b4:	9b08      	ldr	r3, [sp, #32]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	dd37      	ble.n	800ba2a <_dtoa_r+0x43a>
 800b9ba:	1e7b      	subs	r3, r7, #1
 800b9bc:	4620      	mov	r0, r4
 800b9be:	9304      	str	r3, [sp, #16]
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	4629      	mov	r1, r5
 800b9c4:	4b55      	ldr	r3, [pc, #340]	@ (800bb1c <_dtoa_r+0x52c>)
 800b9c6:	f7f4 fd87 	bl	80004d8 <__aeabi_dmul>
 800b9ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b9ce:	9c08      	ldr	r4, [sp, #32]
 800b9d0:	3601      	adds	r6, #1
 800b9d2:	4630      	mov	r0, r6
 800b9d4:	f7f4 fd16 	bl	8000404 <__aeabi_i2d>
 800b9d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b9dc:	f7f4 fd7c 	bl	80004d8 <__aeabi_dmul>
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	4b4f      	ldr	r3, [pc, #316]	@ (800bb20 <_dtoa_r+0x530>)
 800b9e4:	f7f4 fbc2 	bl	800016c <__adddf3>
 800b9e8:	4605      	mov	r5, r0
 800b9ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b9ee:	2c00      	cmp	r4, #0
 800b9f0:	f040 809a 	bne.w	800bb28 <_dtoa_r+0x538>
 800b9f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	4b4a      	ldr	r3, [pc, #296]	@ (800bb24 <_dtoa_r+0x534>)
 800b9fc:	f7f4 fbb4 	bl	8000168 <__aeabi_dsub>
 800ba00:	4602      	mov	r2, r0
 800ba02:	460b      	mov	r3, r1
 800ba04:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ba08:	462a      	mov	r2, r5
 800ba0a:	4633      	mov	r3, r6
 800ba0c:	f7f4 fff4 	bl	80009f8 <__aeabi_dcmpgt>
 800ba10:	2800      	cmp	r0, #0
 800ba12:	f040 828e 	bne.w	800bf32 <_dtoa_r+0x942>
 800ba16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba1a:	462a      	mov	r2, r5
 800ba1c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ba20:	f7f4 ffcc 	bl	80009bc <__aeabi_dcmplt>
 800ba24:	2800      	cmp	r0, #0
 800ba26:	f040 8127 	bne.w	800bc78 <_dtoa_r+0x688>
 800ba2a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800ba2e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800ba32:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	f2c0 8163 	blt.w	800bd00 <_dtoa_r+0x710>
 800ba3a:	2f0e      	cmp	r7, #14
 800ba3c:	f300 8160 	bgt.w	800bd00 <_dtoa_r+0x710>
 800ba40:	4b33      	ldr	r3, [pc, #204]	@ (800bb10 <_dtoa_r+0x520>)
 800ba42:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ba46:	e9d3 3400 	ldrd	r3, r4, [r3]
 800ba4a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ba4e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	da03      	bge.n	800ba5c <_dtoa_r+0x46c>
 800ba54:	9b07      	ldr	r3, [sp, #28]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	f340 8100 	ble.w	800bc5c <_dtoa_r+0x66c>
 800ba5c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ba60:	4656      	mov	r6, sl
 800ba62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba66:	4620      	mov	r0, r4
 800ba68:	4629      	mov	r1, r5
 800ba6a:	f7f4 fe5f 	bl	800072c <__aeabi_ddiv>
 800ba6e:	f7f4 ffe3 	bl	8000a38 <__aeabi_d2iz>
 800ba72:	4680      	mov	r8, r0
 800ba74:	f7f4 fcc6 	bl	8000404 <__aeabi_i2d>
 800ba78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ba7c:	f7f4 fd2c 	bl	80004d8 <__aeabi_dmul>
 800ba80:	4602      	mov	r2, r0
 800ba82:	460b      	mov	r3, r1
 800ba84:	4620      	mov	r0, r4
 800ba86:	4629      	mov	r1, r5
 800ba88:	f7f4 fb6e 	bl	8000168 <__aeabi_dsub>
 800ba8c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ba90:	9d07      	ldr	r5, [sp, #28]
 800ba92:	f806 4b01 	strb.w	r4, [r6], #1
 800ba96:	eba6 040a 	sub.w	r4, r6, sl
 800ba9a:	42a5      	cmp	r5, r4
 800ba9c:	4602      	mov	r2, r0
 800ba9e:	460b      	mov	r3, r1
 800baa0:	f040 8116 	bne.w	800bcd0 <_dtoa_r+0x6e0>
 800baa4:	f7f4 fb62 	bl	800016c <__adddf3>
 800baa8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800baac:	4604      	mov	r4, r0
 800baae:	460d      	mov	r5, r1
 800bab0:	f7f4 ffa2 	bl	80009f8 <__aeabi_dcmpgt>
 800bab4:	2800      	cmp	r0, #0
 800bab6:	f040 80f8 	bne.w	800bcaa <_dtoa_r+0x6ba>
 800baba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800babe:	4620      	mov	r0, r4
 800bac0:	4629      	mov	r1, r5
 800bac2:	f7f4 ff71 	bl	80009a8 <__aeabi_dcmpeq>
 800bac6:	b118      	cbz	r0, 800bad0 <_dtoa_r+0x4e0>
 800bac8:	f018 0f01 	tst.w	r8, #1
 800bacc:	f040 80ed 	bne.w	800bcaa <_dtoa_r+0x6ba>
 800bad0:	4649      	mov	r1, r9
 800bad2:	4658      	mov	r0, fp
 800bad4:	f000 fc92 	bl	800c3fc <_Bfree>
 800bad8:	2300      	movs	r3, #0
 800bada:	7033      	strb	r3, [r6, #0]
 800badc:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bade:	3701      	adds	r7, #1
 800bae0:	601f      	str	r7, [r3, #0]
 800bae2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	f000 8320 	beq.w	800c12a <_dtoa_r+0xb3a>
 800baea:	601e      	str	r6, [r3, #0]
 800baec:	e31d      	b.n	800c12a <_dtoa_r+0xb3a>
 800baee:	07e2      	lsls	r2, r4, #31
 800baf0:	d505      	bpl.n	800bafe <_dtoa_r+0x50e>
 800baf2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800baf6:	f7f4 fcef 	bl	80004d8 <__aeabi_dmul>
 800bafa:	2301      	movs	r3, #1
 800bafc:	3601      	adds	r6, #1
 800bafe:	1064      	asrs	r4, r4, #1
 800bb00:	3508      	adds	r5, #8
 800bb02:	e73f      	b.n	800b984 <_dtoa_r+0x394>
 800bb04:	2602      	movs	r6, #2
 800bb06:	e742      	b.n	800b98e <_dtoa_r+0x39e>
 800bb08:	9c07      	ldr	r4, [sp, #28]
 800bb0a:	9704      	str	r7, [sp, #16]
 800bb0c:	e761      	b.n	800b9d2 <_dtoa_r+0x3e2>
 800bb0e:	bf00      	nop
 800bb10:	0800d5f0 	.word	0x0800d5f0
 800bb14:	0800d5c8 	.word	0x0800d5c8
 800bb18:	3ff00000 	.word	0x3ff00000
 800bb1c:	40240000 	.word	0x40240000
 800bb20:	401c0000 	.word	0x401c0000
 800bb24:	40140000 	.word	0x40140000
 800bb28:	4b70      	ldr	r3, [pc, #448]	@ (800bcec <_dtoa_r+0x6fc>)
 800bb2a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bb2c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bb30:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bb34:	4454      	add	r4, sl
 800bb36:	2900      	cmp	r1, #0
 800bb38:	d045      	beq.n	800bbc6 <_dtoa_r+0x5d6>
 800bb3a:	2000      	movs	r0, #0
 800bb3c:	496c      	ldr	r1, [pc, #432]	@ (800bcf0 <_dtoa_r+0x700>)
 800bb3e:	f7f4 fdf5 	bl	800072c <__aeabi_ddiv>
 800bb42:	4633      	mov	r3, r6
 800bb44:	462a      	mov	r2, r5
 800bb46:	f7f4 fb0f 	bl	8000168 <__aeabi_dsub>
 800bb4a:	4656      	mov	r6, sl
 800bb4c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bb50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb54:	f7f4 ff70 	bl	8000a38 <__aeabi_d2iz>
 800bb58:	4605      	mov	r5, r0
 800bb5a:	f7f4 fc53 	bl	8000404 <__aeabi_i2d>
 800bb5e:	4602      	mov	r2, r0
 800bb60:	460b      	mov	r3, r1
 800bb62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb66:	f7f4 faff 	bl	8000168 <__aeabi_dsub>
 800bb6a:	4602      	mov	r2, r0
 800bb6c:	460b      	mov	r3, r1
 800bb6e:	3530      	adds	r5, #48	@ 0x30
 800bb70:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bb74:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bb78:	f806 5b01 	strb.w	r5, [r6], #1
 800bb7c:	f7f4 ff1e 	bl	80009bc <__aeabi_dcmplt>
 800bb80:	2800      	cmp	r0, #0
 800bb82:	d163      	bne.n	800bc4c <_dtoa_r+0x65c>
 800bb84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bb88:	2000      	movs	r0, #0
 800bb8a:	495a      	ldr	r1, [pc, #360]	@ (800bcf4 <_dtoa_r+0x704>)
 800bb8c:	f7f4 faec 	bl	8000168 <__aeabi_dsub>
 800bb90:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bb94:	f7f4 ff12 	bl	80009bc <__aeabi_dcmplt>
 800bb98:	2800      	cmp	r0, #0
 800bb9a:	f040 8087 	bne.w	800bcac <_dtoa_r+0x6bc>
 800bb9e:	42a6      	cmp	r6, r4
 800bba0:	f43f af43 	beq.w	800ba2a <_dtoa_r+0x43a>
 800bba4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bba8:	2200      	movs	r2, #0
 800bbaa:	4b53      	ldr	r3, [pc, #332]	@ (800bcf8 <_dtoa_r+0x708>)
 800bbac:	f7f4 fc94 	bl	80004d8 <__aeabi_dmul>
 800bbb0:	2200      	movs	r2, #0
 800bbb2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bbb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbba:	4b4f      	ldr	r3, [pc, #316]	@ (800bcf8 <_dtoa_r+0x708>)
 800bbbc:	f7f4 fc8c 	bl	80004d8 <__aeabi_dmul>
 800bbc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bbc4:	e7c4      	b.n	800bb50 <_dtoa_r+0x560>
 800bbc6:	4631      	mov	r1, r6
 800bbc8:	4628      	mov	r0, r5
 800bbca:	f7f4 fc85 	bl	80004d8 <__aeabi_dmul>
 800bbce:	4656      	mov	r6, sl
 800bbd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bbd4:	9413      	str	r4, [sp, #76]	@ 0x4c
 800bbd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbda:	f7f4 ff2d 	bl	8000a38 <__aeabi_d2iz>
 800bbde:	4605      	mov	r5, r0
 800bbe0:	f7f4 fc10 	bl	8000404 <__aeabi_i2d>
 800bbe4:	4602      	mov	r2, r0
 800bbe6:	460b      	mov	r3, r1
 800bbe8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbec:	f7f4 fabc 	bl	8000168 <__aeabi_dsub>
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	460b      	mov	r3, r1
 800bbf4:	3530      	adds	r5, #48	@ 0x30
 800bbf6:	f806 5b01 	strb.w	r5, [r6], #1
 800bbfa:	42a6      	cmp	r6, r4
 800bbfc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bc00:	f04f 0200 	mov.w	r2, #0
 800bc04:	d124      	bne.n	800bc50 <_dtoa_r+0x660>
 800bc06:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bc0a:	4b39      	ldr	r3, [pc, #228]	@ (800bcf0 <_dtoa_r+0x700>)
 800bc0c:	f7f4 faae 	bl	800016c <__adddf3>
 800bc10:	4602      	mov	r2, r0
 800bc12:	460b      	mov	r3, r1
 800bc14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc18:	f7f4 feee 	bl	80009f8 <__aeabi_dcmpgt>
 800bc1c:	2800      	cmp	r0, #0
 800bc1e:	d145      	bne.n	800bcac <_dtoa_r+0x6bc>
 800bc20:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bc24:	2000      	movs	r0, #0
 800bc26:	4932      	ldr	r1, [pc, #200]	@ (800bcf0 <_dtoa_r+0x700>)
 800bc28:	f7f4 fa9e 	bl	8000168 <__aeabi_dsub>
 800bc2c:	4602      	mov	r2, r0
 800bc2e:	460b      	mov	r3, r1
 800bc30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc34:	f7f4 fec2 	bl	80009bc <__aeabi_dcmplt>
 800bc38:	2800      	cmp	r0, #0
 800bc3a:	f43f aef6 	beq.w	800ba2a <_dtoa_r+0x43a>
 800bc3e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bc40:	1e73      	subs	r3, r6, #1
 800bc42:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bc44:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bc48:	2b30      	cmp	r3, #48	@ 0x30
 800bc4a:	d0f8      	beq.n	800bc3e <_dtoa_r+0x64e>
 800bc4c:	9f04      	ldr	r7, [sp, #16]
 800bc4e:	e73f      	b.n	800bad0 <_dtoa_r+0x4e0>
 800bc50:	4b29      	ldr	r3, [pc, #164]	@ (800bcf8 <_dtoa_r+0x708>)
 800bc52:	f7f4 fc41 	bl	80004d8 <__aeabi_dmul>
 800bc56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc5a:	e7bc      	b.n	800bbd6 <_dtoa_r+0x5e6>
 800bc5c:	d10c      	bne.n	800bc78 <_dtoa_r+0x688>
 800bc5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc62:	2200      	movs	r2, #0
 800bc64:	4b25      	ldr	r3, [pc, #148]	@ (800bcfc <_dtoa_r+0x70c>)
 800bc66:	f7f4 fc37 	bl	80004d8 <__aeabi_dmul>
 800bc6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bc6e:	f7f4 feb9 	bl	80009e4 <__aeabi_dcmpge>
 800bc72:	2800      	cmp	r0, #0
 800bc74:	f000 815b 	beq.w	800bf2e <_dtoa_r+0x93e>
 800bc78:	2400      	movs	r4, #0
 800bc7a:	4625      	mov	r5, r4
 800bc7c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bc7e:	4656      	mov	r6, sl
 800bc80:	43db      	mvns	r3, r3
 800bc82:	9304      	str	r3, [sp, #16]
 800bc84:	2700      	movs	r7, #0
 800bc86:	4621      	mov	r1, r4
 800bc88:	4658      	mov	r0, fp
 800bc8a:	f000 fbb7 	bl	800c3fc <_Bfree>
 800bc8e:	2d00      	cmp	r5, #0
 800bc90:	d0dc      	beq.n	800bc4c <_dtoa_r+0x65c>
 800bc92:	b12f      	cbz	r7, 800bca0 <_dtoa_r+0x6b0>
 800bc94:	42af      	cmp	r7, r5
 800bc96:	d003      	beq.n	800bca0 <_dtoa_r+0x6b0>
 800bc98:	4639      	mov	r1, r7
 800bc9a:	4658      	mov	r0, fp
 800bc9c:	f000 fbae 	bl	800c3fc <_Bfree>
 800bca0:	4629      	mov	r1, r5
 800bca2:	4658      	mov	r0, fp
 800bca4:	f000 fbaa 	bl	800c3fc <_Bfree>
 800bca8:	e7d0      	b.n	800bc4c <_dtoa_r+0x65c>
 800bcaa:	9704      	str	r7, [sp, #16]
 800bcac:	4633      	mov	r3, r6
 800bcae:	461e      	mov	r6, r3
 800bcb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bcb4:	2a39      	cmp	r2, #57	@ 0x39
 800bcb6:	d107      	bne.n	800bcc8 <_dtoa_r+0x6d8>
 800bcb8:	459a      	cmp	sl, r3
 800bcba:	d1f8      	bne.n	800bcae <_dtoa_r+0x6be>
 800bcbc:	9a04      	ldr	r2, [sp, #16]
 800bcbe:	3201      	adds	r2, #1
 800bcc0:	9204      	str	r2, [sp, #16]
 800bcc2:	2230      	movs	r2, #48	@ 0x30
 800bcc4:	f88a 2000 	strb.w	r2, [sl]
 800bcc8:	781a      	ldrb	r2, [r3, #0]
 800bcca:	3201      	adds	r2, #1
 800bccc:	701a      	strb	r2, [r3, #0]
 800bcce:	e7bd      	b.n	800bc4c <_dtoa_r+0x65c>
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	4b09      	ldr	r3, [pc, #36]	@ (800bcf8 <_dtoa_r+0x708>)
 800bcd4:	f7f4 fc00 	bl	80004d8 <__aeabi_dmul>
 800bcd8:	2200      	movs	r2, #0
 800bcda:	2300      	movs	r3, #0
 800bcdc:	4604      	mov	r4, r0
 800bcde:	460d      	mov	r5, r1
 800bce0:	f7f4 fe62 	bl	80009a8 <__aeabi_dcmpeq>
 800bce4:	2800      	cmp	r0, #0
 800bce6:	f43f aebc 	beq.w	800ba62 <_dtoa_r+0x472>
 800bcea:	e6f1      	b.n	800bad0 <_dtoa_r+0x4e0>
 800bcec:	0800d5f0 	.word	0x0800d5f0
 800bcf0:	3fe00000 	.word	0x3fe00000
 800bcf4:	3ff00000 	.word	0x3ff00000
 800bcf8:	40240000 	.word	0x40240000
 800bcfc:	40140000 	.word	0x40140000
 800bd00:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bd02:	2a00      	cmp	r2, #0
 800bd04:	f000 80db 	beq.w	800bebe <_dtoa_r+0x8ce>
 800bd08:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800bd0a:	2a01      	cmp	r2, #1
 800bd0c:	f300 80bf 	bgt.w	800be8e <_dtoa_r+0x89e>
 800bd10:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bd12:	2a00      	cmp	r2, #0
 800bd14:	f000 80b7 	beq.w	800be86 <_dtoa_r+0x896>
 800bd18:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bd1c:	4646      	mov	r6, r8
 800bd1e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bd20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd22:	2101      	movs	r1, #1
 800bd24:	441a      	add	r2, r3
 800bd26:	4658      	mov	r0, fp
 800bd28:	4498      	add	r8, r3
 800bd2a:	9209      	str	r2, [sp, #36]	@ 0x24
 800bd2c:	f000 fc1a 	bl	800c564 <__i2b>
 800bd30:	4605      	mov	r5, r0
 800bd32:	b15e      	cbz	r6, 800bd4c <_dtoa_r+0x75c>
 800bd34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	dd08      	ble.n	800bd4c <_dtoa_r+0x75c>
 800bd3a:	42b3      	cmp	r3, r6
 800bd3c:	bfa8      	it	ge
 800bd3e:	4633      	movge	r3, r6
 800bd40:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bd42:	eba8 0803 	sub.w	r8, r8, r3
 800bd46:	1af6      	subs	r6, r6, r3
 800bd48:	1ad3      	subs	r3, r2, r3
 800bd4a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd4e:	b1f3      	cbz	r3, 800bd8e <_dtoa_r+0x79e>
 800bd50:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	f000 80b7 	beq.w	800bec6 <_dtoa_r+0x8d6>
 800bd58:	b18c      	cbz	r4, 800bd7e <_dtoa_r+0x78e>
 800bd5a:	4629      	mov	r1, r5
 800bd5c:	4622      	mov	r2, r4
 800bd5e:	4658      	mov	r0, fp
 800bd60:	f000 fcbe 	bl	800c6e0 <__pow5mult>
 800bd64:	464a      	mov	r2, r9
 800bd66:	4601      	mov	r1, r0
 800bd68:	4605      	mov	r5, r0
 800bd6a:	4658      	mov	r0, fp
 800bd6c:	f000 fc10 	bl	800c590 <__multiply>
 800bd70:	4649      	mov	r1, r9
 800bd72:	9004      	str	r0, [sp, #16]
 800bd74:	4658      	mov	r0, fp
 800bd76:	f000 fb41 	bl	800c3fc <_Bfree>
 800bd7a:	9b04      	ldr	r3, [sp, #16]
 800bd7c:	4699      	mov	r9, r3
 800bd7e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd80:	1b1a      	subs	r2, r3, r4
 800bd82:	d004      	beq.n	800bd8e <_dtoa_r+0x79e>
 800bd84:	4649      	mov	r1, r9
 800bd86:	4658      	mov	r0, fp
 800bd88:	f000 fcaa 	bl	800c6e0 <__pow5mult>
 800bd8c:	4681      	mov	r9, r0
 800bd8e:	2101      	movs	r1, #1
 800bd90:	4658      	mov	r0, fp
 800bd92:	f000 fbe7 	bl	800c564 <__i2b>
 800bd96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bd98:	4604      	mov	r4, r0
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	f000 81c9 	beq.w	800c132 <_dtoa_r+0xb42>
 800bda0:	461a      	mov	r2, r3
 800bda2:	4601      	mov	r1, r0
 800bda4:	4658      	mov	r0, fp
 800bda6:	f000 fc9b 	bl	800c6e0 <__pow5mult>
 800bdaa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bdac:	4604      	mov	r4, r0
 800bdae:	2b01      	cmp	r3, #1
 800bdb0:	f300 808f 	bgt.w	800bed2 <_dtoa_r+0x8e2>
 800bdb4:	9b02      	ldr	r3, [sp, #8]
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	f040 8087 	bne.w	800beca <_dtoa_r+0x8da>
 800bdbc:	9b03      	ldr	r3, [sp, #12]
 800bdbe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	f040 8083 	bne.w	800bece <_dtoa_r+0x8de>
 800bdc8:	9b03      	ldr	r3, [sp, #12]
 800bdca:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bdce:	0d1b      	lsrs	r3, r3, #20
 800bdd0:	051b      	lsls	r3, r3, #20
 800bdd2:	b12b      	cbz	r3, 800bde0 <_dtoa_r+0x7f0>
 800bdd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdd6:	f108 0801 	add.w	r8, r8, #1
 800bdda:	3301      	adds	r3, #1
 800bddc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdde:	2301      	movs	r3, #1
 800bde0:	930a      	str	r3, [sp, #40]	@ 0x28
 800bde2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	f000 81aa 	beq.w	800c13e <_dtoa_r+0xb4e>
 800bdea:	6923      	ldr	r3, [r4, #16]
 800bdec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bdf0:	6918      	ldr	r0, [r3, #16]
 800bdf2:	f000 fb6b 	bl	800c4cc <__hi0bits>
 800bdf6:	f1c0 0020 	rsb	r0, r0, #32
 800bdfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdfc:	4418      	add	r0, r3
 800bdfe:	f010 001f 	ands.w	r0, r0, #31
 800be02:	d071      	beq.n	800bee8 <_dtoa_r+0x8f8>
 800be04:	f1c0 0320 	rsb	r3, r0, #32
 800be08:	2b04      	cmp	r3, #4
 800be0a:	dd65      	ble.n	800bed8 <_dtoa_r+0x8e8>
 800be0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be0e:	f1c0 001c 	rsb	r0, r0, #28
 800be12:	4403      	add	r3, r0
 800be14:	4480      	add	r8, r0
 800be16:	4406      	add	r6, r0
 800be18:	9309      	str	r3, [sp, #36]	@ 0x24
 800be1a:	f1b8 0f00 	cmp.w	r8, #0
 800be1e:	dd05      	ble.n	800be2c <_dtoa_r+0x83c>
 800be20:	4649      	mov	r1, r9
 800be22:	4642      	mov	r2, r8
 800be24:	4658      	mov	r0, fp
 800be26:	f000 fcb5 	bl	800c794 <__lshift>
 800be2a:	4681      	mov	r9, r0
 800be2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be2e:	2b00      	cmp	r3, #0
 800be30:	dd05      	ble.n	800be3e <_dtoa_r+0x84e>
 800be32:	4621      	mov	r1, r4
 800be34:	461a      	mov	r2, r3
 800be36:	4658      	mov	r0, fp
 800be38:	f000 fcac 	bl	800c794 <__lshift>
 800be3c:	4604      	mov	r4, r0
 800be3e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be40:	2b00      	cmp	r3, #0
 800be42:	d053      	beq.n	800beec <_dtoa_r+0x8fc>
 800be44:	4621      	mov	r1, r4
 800be46:	4648      	mov	r0, r9
 800be48:	f000 fd10 	bl	800c86c <__mcmp>
 800be4c:	2800      	cmp	r0, #0
 800be4e:	da4d      	bge.n	800beec <_dtoa_r+0x8fc>
 800be50:	1e7b      	subs	r3, r7, #1
 800be52:	4649      	mov	r1, r9
 800be54:	9304      	str	r3, [sp, #16]
 800be56:	220a      	movs	r2, #10
 800be58:	2300      	movs	r3, #0
 800be5a:	4658      	mov	r0, fp
 800be5c:	f000 faf0 	bl	800c440 <__multadd>
 800be60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be62:	4681      	mov	r9, r0
 800be64:	2b00      	cmp	r3, #0
 800be66:	f000 816c 	beq.w	800c142 <_dtoa_r+0xb52>
 800be6a:	2300      	movs	r3, #0
 800be6c:	4629      	mov	r1, r5
 800be6e:	220a      	movs	r2, #10
 800be70:	4658      	mov	r0, fp
 800be72:	f000 fae5 	bl	800c440 <__multadd>
 800be76:	9b08      	ldr	r3, [sp, #32]
 800be78:	4605      	mov	r5, r0
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	dc61      	bgt.n	800bf42 <_dtoa_r+0x952>
 800be7e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800be80:	2b02      	cmp	r3, #2
 800be82:	dc3b      	bgt.n	800befc <_dtoa_r+0x90c>
 800be84:	e05d      	b.n	800bf42 <_dtoa_r+0x952>
 800be86:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800be88:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800be8c:	e746      	b.n	800bd1c <_dtoa_r+0x72c>
 800be8e:	9b07      	ldr	r3, [sp, #28]
 800be90:	1e5c      	subs	r4, r3, #1
 800be92:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be94:	42a3      	cmp	r3, r4
 800be96:	bfbf      	itttt	lt
 800be98:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800be9a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800be9c:	1ae3      	sublt	r3, r4, r3
 800be9e:	18d2      	addlt	r2, r2, r3
 800bea0:	bfa8      	it	ge
 800bea2:	1b1c      	subge	r4, r3, r4
 800bea4:	9b07      	ldr	r3, [sp, #28]
 800bea6:	bfbe      	ittt	lt
 800bea8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800beaa:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800beac:	2400      	movlt	r4, #0
 800beae:	2b00      	cmp	r3, #0
 800beb0:	bfb5      	itete	lt
 800beb2:	eba8 0603 	sublt.w	r6, r8, r3
 800beb6:	4646      	movge	r6, r8
 800beb8:	2300      	movlt	r3, #0
 800beba:	9b07      	ldrge	r3, [sp, #28]
 800bebc:	e730      	b.n	800bd20 <_dtoa_r+0x730>
 800bebe:	4646      	mov	r6, r8
 800bec0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bec2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800bec4:	e735      	b.n	800bd32 <_dtoa_r+0x742>
 800bec6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bec8:	e75c      	b.n	800bd84 <_dtoa_r+0x794>
 800beca:	2300      	movs	r3, #0
 800becc:	e788      	b.n	800bde0 <_dtoa_r+0x7f0>
 800bece:	9b02      	ldr	r3, [sp, #8]
 800bed0:	e786      	b.n	800bde0 <_dtoa_r+0x7f0>
 800bed2:	2300      	movs	r3, #0
 800bed4:	930a      	str	r3, [sp, #40]	@ 0x28
 800bed6:	e788      	b.n	800bdea <_dtoa_r+0x7fa>
 800bed8:	d09f      	beq.n	800be1a <_dtoa_r+0x82a>
 800beda:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bedc:	331c      	adds	r3, #28
 800bede:	441a      	add	r2, r3
 800bee0:	4498      	add	r8, r3
 800bee2:	441e      	add	r6, r3
 800bee4:	9209      	str	r2, [sp, #36]	@ 0x24
 800bee6:	e798      	b.n	800be1a <_dtoa_r+0x82a>
 800bee8:	4603      	mov	r3, r0
 800beea:	e7f6      	b.n	800beda <_dtoa_r+0x8ea>
 800beec:	9b07      	ldr	r3, [sp, #28]
 800beee:	9704      	str	r7, [sp, #16]
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	dc20      	bgt.n	800bf36 <_dtoa_r+0x946>
 800bef4:	9308      	str	r3, [sp, #32]
 800bef6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bef8:	2b02      	cmp	r3, #2
 800befa:	dd1e      	ble.n	800bf3a <_dtoa_r+0x94a>
 800befc:	9b08      	ldr	r3, [sp, #32]
 800befe:	2b00      	cmp	r3, #0
 800bf00:	f47f aebc 	bne.w	800bc7c <_dtoa_r+0x68c>
 800bf04:	4621      	mov	r1, r4
 800bf06:	2205      	movs	r2, #5
 800bf08:	4658      	mov	r0, fp
 800bf0a:	f000 fa99 	bl	800c440 <__multadd>
 800bf0e:	4601      	mov	r1, r0
 800bf10:	4604      	mov	r4, r0
 800bf12:	4648      	mov	r0, r9
 800bf14:	f000 fcaa 	bl	800c86c <__mcmp>
 800bf18:	2800      	cmp	r0, #0
 800bf1a:	f77f aeaf 	ble.w	800bc7c <_dtoa_r+0x68c>
 800bf1e:	2331      	movs	r3, #49	@ 0x31
 800bf20:	4656      	mov	r6, sl
 800bf22:	f806 3b01 	strb.w	r3, [r6], #1
 800bf26:	9b04      	ldr	r3, [sp, #16]
 800bf28:	3301      	adds	r3, #1
 800bf2a:	9304      	str	r3, [sp, #16]
 800bf2c:	e6aa      	b.n	800bc84 <_dtoa_r+0x694>
 800bf2e:	9c07      	ldr	r4, [sp, #28]
 800bf30:	9704      	str	r7, [sp, #16]
 800bf32:	4625      	mov	r5, r4
 800bf34:	e7f3      	b.n	800bf1e <_dtoa_r+0x92e>
 800bf36:	9b07      	ldr	r3, [sp, #28]
 800bf38:	9308      	str	r3, [sp, #32]
 800bf3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	f000 8104 	beq.w	800c14a <_dtoa_r+0xb5a>
 800bf42:	2e00      	cmp	r6, #0
 800bf44:	dd05      	ble.n	800bf52 <_dtoa_r+0x962>
 800bf46:	4629      	mov	r1, r5
 800bf48:	4632      	mov	r2, r6
 800bf4a:	4658      	mov	r0, fp
 800bf4c:	f000 fc22 	bl	800c794 <__lshift>
 800bf50:	4605      	mov	r5, r0
 800bf52:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d05a      	beq.n	800c00e <_dtoa_r+0xa1e>
 800bf58:	4658      	mov	r0, fp
 800bf5a:	6869      	ldr	r1, [r5, #4]
 800bf5c:	f000 fa0e 	bl	800c37c <_Balloc>
 800bf60:	4606      	mov	r6, r0
 800bf62:	b928      	cbnz	r0, 800bf70 <_dtoa_r+0x980>
 800bf64:	4602      	mov	r2, r0
 800bf66:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bf6a:	4b83      	ldr	r3, [pc, #524]	@ (800c178 <_dtoa_r+0xb88>)
 800bf6c:	f7ff bb54 	b.w	800b618 <_dtoa_r+0x28>
 800bf70:	692a      	ldr	r2, [r5, #16]
 800bf72:	f105 010c 	add.w	r1, r5, #12
 800bf76:	3202      	adds	r2, #2
 800bf78:	0092      	lsls	r2, r2, #2
 800bf7a:	300c      	adds	r0, #12
 800bf7c:	f7ff faa1 	bl	800b4c2 <memcpy>
 800bf80:	2201      	movs	r2, #1
 800bf82:	4631      	mov	r1, r6
 800bf84:	4658      	mov	r0, fp
 800bf86:	f000 fc05 	bl	800c794 <__lshift>
 800bf8a:	462f      	mov	r7, r5
 800bf8c:	4605      	mov	r5, r0
 800bf8e:	f10a 0301 	add.w	r3, sl, #1
 800bf92:	9307      	str	r3, [sp, #28]
 800bf94:	9b08      	ldr	r3, [sp, #32]
 800bf96:	4453      	add	r3, sl
 800bf98:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bf9a:	9b02      	ldr	r3, [sp, #8]
 800bf9c:	f003 0301 	and.w	r3, r3, #1
 800bfa0:	930a      	str	r3, [sp, #40]	@ 0x28
 800bfa2:	9b07      	ldr	r3, [sp, #28]
 800bfa4:	4621      	mov	r1, r4
 800bfa6:	3b01      	subs	r3, #1
 800bfa8:	4648      	mov	r0, r9
 800bfaa:	9302      	str	r3, [sp, #8]
 800bfac:	f7ff fa97 	bl	800b4de <quorem>
 800bfb0:	4639      	mov	r1, r7
 800bfb2:	9008      	str	r0, [sp, #32]
 800bfb4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bfb8:	4648      	mov	r0, r9
 800bfba:	f000 fc57 	bl	800c86c <__mcmp>
 800bfbe:	462a      	mov	r2, r5
 800bfc0:	9009      	str	r0, [sp, #36]	@ 0x24
 800bfc2:	4621      	mov	r1, r4
 800bfc4:	4658      	mov	r0, fp
 800bfc6:	f000 fc6d 	bl	800c8a4 <__mdiff>
 800bfca:	68c2      	ldr	r2, [r0, #12]
 800bfcc:	4606      	mov	r6, r0
 800bfce:	bb02      	cbnz	r2, 800c012 <_dtoa_r+0xa22>
 800bfd0:	4601      	mov	r1, r0
 800bfd2:	4648      	mov	r0, r9
 800bfd4:	f000 fc4a 	bl	800c86c <__mcmp>
 800bfd8:	4602      	mov	r2, r0
 800bfda:	4631      	mov	r1, r6
 800bfdc:	4658      	mov	r0, fp
 800bfde:	920c      	str	r2, [sp, #48]	@ 0x30
 800bfe0:	f000 fa0c 	bl	800c3fc <_Bfree>
 800bfe4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bfe6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bfe8:	9e07      	ldr	r6, [sp, #28]
 800bfea:	ea43 0102 	orr.w	r1, r3, r2
 800bfee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bff0:	4319      	orrs	r1, r3
 800bff2:	d110      	bne.n	800c016 <_dtoa_r+0xa26>
 800bff4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bff8:	d029      	beq.n	800c04e <_dtoa_r+0xa5e>
 800bffa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	dd02      	ble.n	800c006 <_dtoa_r+0xa16>
 800c000:	9b08      	ldr	r3, [sp, #32]
 800c002:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c006:	9b02      	ldr	r3, [sp, #8]
 800c008:	f883 8000 	strb.w	r8, [r3]
 800c00c:	e63b      	b.n	800bc86 <_dtoa_r+0x696>
 800c00e:	4628      	mov	r0, r5
 800c010:	e7bb      	b.n	800bf8a <_dtoa_r+0x99a>
 800c012:	2201      	movs	r2, #1
 800c014:	e7e1      	b.n	800bfda <_dtoa_r+0x9ea>
 800c016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c018:	2b00      	cmp	r3, #0
 800c01a:	db04      	blt.n	800c026 <_dtoa_r+0xa36>
 800c01c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800c01e:	430b      	orrs	r3, r1
 800c020:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c022:	430b      	orrs	r3, r1
 800c024:	d120      	bne.n	800c068 <_dtoa_r+0xa78>
 800c026:	2a00      	cmp	r2, #0
 800c028:	dded      	ble.n	800c006 <_dtoa_r+0xa16>
 800c02a:	4649      	mov	r1, r9
 800c02c:	2201      	movs	r2, #1
 800c02e:	4658      	mov	r0, fp
 800c030:	f000 fbb0 	bl	800c794 <__lshift>
 800c034:	4621      	mov	r1, r4
 800c036:	4681      	mov	r9, r0
 800c038:	f000 fc18 	bl	800c86c <__mcmp>
 800c03c:	2800      	cmp	r0, #0
 800c03e:	dc03      	bgt.n	800c048 <_dtoa_r+0xa58>
 800c040:	d1e1      	bne.n	800c006 <_dtoa_r+0xa16>
 800c042:	f018 0f01 	tst.w	r8, #1
 800c046:	d0de      	beq.n	800c006 <_dtoa_r+0xa16>
 800c048:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c04c:	d1d8      	bne.n	800c000 <_dtoa_r+0xa10>
 800c04e:	2339      	movs	r3, #57	@ 0x39
 800c050:	9a02      	ldr	r2, [sp, #8]
 800c052:	7013      	strb	r3, [r2, #0]
 800c054:	4633      	mov	r3, r6
 800c056:	461e      	mov	r6, r3
 800c058:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c05c:	3b01      	subs	r3, #1
 800c05e:	2a39      	cmp	r2, #57	@ 0x39
 800c060:	d052      	beq.n	800c108 <_dtoa_r+0xb18>
 800c062:	3201      	adds	r2, #1
 800c064:	701a      	strb	r2, [r3, #0]
 800c066:	e60e      	b.n	800bc86 <_dtoa_r+0x696>
 800c068:	2a00      	cmp	r2, #0
 800c06a:	dd07      	ble.n	800c07c <_dtoa_r+0xa8c>
 800c06c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c070:	d0ed      	beq.n	800c04e <_dtoa_r+0xa5e>
 800c072:	9a02      	ldr	r2, [sp, #8]
 800c074:	f108 0301 	add.w	r3, r8, #1
 800c078:	7013      	strb	r3, [r2, #0]
 800c07a:	e604      	b.n	800bc86 <_dtoa_r+0x696>
 800c07c:	9b07      	ldr	r3, [sp, #28]
 800c07e:	9a07      	ldr	r2, [sp, #28]
 800c080:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c084:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c086:	4293      	cmp	r3, r2
 800c088:	d028      	beq.n	800c0dc <_dtoa_r+0xaec>
 800c08a:	4649      	mov	r1, r9
 800c08c:	2300      	movs	r3, #0
 800c08e:	220a      	movs	r2, #10
 800c090:	4658      	mov	r0, fp
 800c092:	f000 f9d5 	bl	800c440 <__multadd>
 800c096:	42af      	cmp	r7, r5
 800c098:	4681      	mov	r9, r0
 800c09a:	f04f 0300 	mov.w	r3, #0
 800c09e:	f04f 020a 	mov.w	r2, #10
 800c0a2:	4639      	mov	r1, r7
 800c0a4:	4658      	mov	r0, fp
 800c0a6:	d107      	bne.n	800c0b8 <_dtoa_r+0xac8>
 800c0a8:	f000 f9ca 	bl	800c440 <__multadd>
 800c0ac:	4607      	mov	r7, r0
 800c0ae:	4605      	mov	r5, r0
 800c0b0:	9b07      	ldr	r3, [sp, #28]
 800c0b2:	3301      	adds	r3, #1
 800c0b4:	9307      	str	r3, [sp, #28]
 800c0b6:	e774      	b.n	800bfa2 <_dtoa_r+0x9b2>
 800c0b8:	f000 f9c2 	bl	800c440 <__multadd>
 800c0bc:	4629      	mov	r1, r5
 800c0be:	4607      	mov	r7, r0
 800c0c0:	2300      	movs	r3, #0
 800c0c2:	220a      	movs	r2, #10
 800c0c4:	4658      	mov	r0, fp
 800c0c6:	f000 f9bb 	bl	800c440 <__multadd>
 800c0ca:	4605      	mov	r5, r0
 800c0cc:	e7f0      	b.n	800c0b0 <_dtoa_r+0xac0>
 800c0ce:	9b08      	ldr	r3, [sp, #32]
 800c0d0:	2700      	movs	r7, #0
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	bfcc      	ite	gt
 800c0d6:	461e      	movgt	r6, r3
 800c0d8:	2601      	movle	r6, #1
 800c0da:	4456      	add	r6, sl
 800c0dc:	4649      	mov	r1, r9
 800c0de:	2201      	movs	r2, #1
 800c0e0:	4658      	mov	r0, fp
 800c0e2:	f000 fb57 	bl	800c794 <__lshift>
 800c0e6:	4621      	mov	r1, r4
 800c0e8:	4681      	mov	r9, r0
 800c0ea:	f000 fbbf 	bl	800c86c <__mcmp>
 800c0ee:	2800      	cmp	r0, #0
 800c0f0:	dcb0      	bgt.n	800c054 <_dtoa_r+0xa64>
 800c0f2:	d102      	bne.n	800c0fa <_dtoa_r+0xb0a>
 800c0f4:	f018 0f01 	tst.w	r8, #1
 800c0f8:	d1ac      	bne.n	800c054 <_dtoa_r+0xa64>
 800c0fa:	4633      	mov	r3, r6
 800c0fc:	461e      	mov	r6, r3
 800c0fe:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c102:	2a30      	cmp	r2, #48	@ 0x30
 800c104:	d0fa      	beq.n	800c0fc <_dtoa_r+0xb0c>
 800c106:	e5be      	b.n	800bc86 <_dtoa_r+0x696>
 800c108:	459a      	cmp	sl, r3
 800c10a:	d1a4      	bne.n	800c056 <_dtoa_r+0xa66>
 800c10c:	9b04      	ldr	r3, [sp, #16]
 800c10e:	3301      	adds	r3, #1
 800c110:	9304      	str	r3, [sp, #16]
 800c112:	2331      	movs	r3, #49	@ 0x31
 800c114:	f88a 3000 	strb.w	r3, [sl]
 800c118:	e5b5      	b.n	800bc86 <_dtoa_r+0x696>
 800c11a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c11c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c17c <_dtoa_r+0xb8c>
 800c120:	b11b      	cbz	r3, 800c12a <_dtoa_r+0xb3a>
 800c122:	f10a 0308 	add.w	r3, sl, #8
 800c126:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c128:	6013      	str	r3, [r2, #0]
 800c12a:	4650      	mov	r0, sl
 800c12c:	b017      	add	sp, #92	@ 0x5c
 800c12e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c132:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c134:	2b01      	cmp	r3, #1
 800c136:	f77f ae3d 	ble.w	800bdb4 <_dtoa_r+0x7c4>
 800c13a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c13c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c13e:	2001      	movs	r0, #1
 800c140:	e65b      	b.n	800bdfa <_dtoa_r+0x80a>
 800c142:	9b08      	ldr	r3, [sp, #32]
 800c144:	2b00      	cmp	r3, #0
 800c146:	f77f aed6 	ble.w	800bef6 <_dtoa_r+0x906>
 800c14a:	4656      	mov	r6, sl
 800c14c:	4621      	mov	r1, r4
 800c14e:	4648      	mov	r0, r9
 800c150:	f7ff f9c5 	bl	800b4de <quorem>
 800c154:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c158:	9b08      	ldr	r3, [sp, #32]
 800c15a:	f806 8b01 	strb.w	r8, [r6], #1
 800c15e:	eba6 020a 	sub.w	r2, r6, sl
 800c162:	4293      	cmp	r3, r2
 800c164:	ddb3      	ble.n	800c0ce <_dtoa_r+0xade>
 800c166:	4649      	mov	r1, r9
 800c168:	2300      	movs	r3, #0
 800c16a:	220a      	movs	r2, #10
 800c16c:	4658      	mov	r0, fp
 800c16e:	f000 f967 	bl	800c440 <__multadd>
 800c172:	4681      	mov	r9, r0
 800c174:	e7ea      	b.n	800c14c <_dtoa_r+0xb5c>
 800c176:	bf00      	nop
 800c178:	0800d54b 	.word	0x0800d54b
 800c17c:	0800d4cf 	.word	0x0800d4cf

0800c180 <_free_r>:
 800c180:	b538      	push	{r3, r4, r5, lr}
 800c182:	4605      	mov	r5, r0
 800c184:	2900      	cmp	r1, #0
 800c186:	d040      	beq.n	800c20a <_free_r+0x8a>
 800c188:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c18c:	1f0c      	subs	r4, r1, #4
 800c18e:	2b00      	cmp	r3, #0
 800c190:	bfb8      	it	lt
 800c192:	18e4      	addlt	r4, r4, r3
 800c194:	f000 f8e6 	bl	800c364 <__malloc_lock>
 800c198:	4a1c      	ldr	r2, [pc, #112]	@ (800c20c <_free_r+0x8c>)
 800c19a:	6813      	ldr	r3, [r2, #0]
 800c19c:	b933      	cbnz	r3, 800c1ac <_free_r+0x2c>
 800c19e:	6063      	str	r3, [r4, #4]
 800c1a0:	6014      	str	r4, [r2, #0]
 800c1a2:	4628      	mov	r0, r5
 800c1a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1a8:	f000 b8e2 	b.w	800c370 <__malloc_unlock>
 800c1ac:	42a3      	cmp	r3, r4
 800c1ae:	d908      	bls.n	800c1c2 <_free_r+0x42>
 800c1b0:	6820      	ldr	r0, [r4, #0]
 800c1b2:	1821      	adds	r1, r4, r0
 800c1b4:	428b      	cmp	r3, r1
 800c1b6:	bf01      	itttt	eq
 800c1b8:	6819      	ldreq	r1, [r3, #0]
 800c1ba:	685b      	ldreq	r3, [r3, #4]
 800c1bc:	1809      	addeq	r1, r1, r0
 800c1be:	6021      	streq	r1, [r4, #0]
 800c1c0:	e7ed      	b.n	800c19e <_free_r+0x1e>
 800c1c2:	461a      	mov	r2, r3
 800c1c4:	685b      	ldr	r3, [r3, #4]
 800c1c6:	b10b      	cbz	r3, 800c1cc <_free_r+0x4c>
 800c1c8:	42a3      	cmp	r3, r4
 800c1ca:	d9fa      	bls.n	800c1c2 <_free_r+0x42>
 800c1cc:	6811      	ldr	r1, [r2, #0]
 800c1ce:	1850      	adds	r0, r2, r1
 800c1d0:	42a0      	cmp	r0, r4
 800c1d2:	d10b      	bne.n	800c1ec <_free_r+0x6c>
 800c1d4:	6820      	ldr	r0, [r4, #0]
 800c1d6:	4401      	add	r1, r0
 800c1d8:	1850      	adds	r0, r2, r1
 800c1da:	4283      	cmp	r3, r0
 800c1dc:	6011      	str	r1, [r2, #0]
 800c1de:	d1e0      	bne.n	800c1a2 <_free_r+0x22>
 800c1e0:	6818      	ldr	r0, [r3, #0]
 800c1e2:	685b      	ldr	r3, [r3, #4]
 800c1e4:	4408      	add	r0, r1
 800c1e6:	6010      	str	r0, [r2, #0]
 800c1e8:	6053      	str	r3, [r2, #4]
 800c1ea:	e7da      	b.n	800c1a2 <_free_r+0x22>
 800c1ec:	d902      	bls.n	800c1f4 <_free_r+0x74>
 800c1ee:	230c      	movs	r3, #12
 800c1f0:	602b      	str	r3, [r5, #0]
 800c1f2:	e7d6      	b.n	800c1a2 <_free_r+0x22>
 800c1f4:	6820      	ldr	r0, [r4, #0]
 800c1f6:	1821      	adds	r1, r4, r0
 800c1f8:	428b      	cmp	r3, r1
 800c1fa:	bf01      	itttt	eq
 800c1fc:	6819      	ldreq	r1, [r3, #0]
 800c1fe:	685b      	ldreq	r3, [r3, #4]
 800c200:	1809      	addeq	r1, r1, r0
 800c202:	6021      	streq	r1, [r4, #0]
 800c204:	6063      	str	r3, [r4, #4]
 800c206:	6054      	str	r4, [r2, #4]
 800c208:	e7cb      	b.n	800c1a2 <_free_r+0x22>
 800c20a:	bd38      	pop	{r3, r4, r5, pc}
 800c20c:	20002890 	.word	0x20002890

0800c210 <malloc>:
 800c210:	4b02      	ldr	r3, [pc, #8]	@ (800c21c <malloc+0xc>)
 800c212:	4601      	mov	r1, r0
 800c214:	6818      	ldr	r0, [r3, #0]
 800c216:	f000 b825 	b.w	800c264 <_malloc_r>
 800c21a:	bf00      	nop
 800c21c:	20000040 	.word	0x20000040

0800c220 <sbrk_aligned>:
 800c220:	b570      	push	{r4, r5, r6, lr}
 800c222:	4e0f      	ldr	r6, [pc, #60]	@ (800c260 <sbrk_aligned+0x40>)
 800c224:	460c      	mov	r4, r1
 800c226:	6831      	ldr	r1, [r6, #0]
 800c228:	4605      	mov	r5, r0
 800c22a:	b911      	cbnz	r1, 800c232 <sbrk_aligned+0x12>
 800c22c:	f000 fcce 	bl	800cbcc <_sbrk_r>
 800c230:	6030      	str	r0, [r6, #0]
 800c232:	4621      	mov	r1, r4
 800c234:	4628      	mov	r0, r5
 800c236:	f000 fcc9 	bl	800cbcc <_sbrk_r>
 800c23a:	1c43      	adds	r3, r0, #1
 800c23c:	d103      	bne.n	800c246 <sbrk_aligned+0x26>
 800c23e:	f04f 34ff 	mov.w	r4, #4294967295
 800c242:	4620      	mov	r0, r4
 800c244:	bd70      	pop	{r4, r5, r6, pc}
 800c246:	1cc4      	adds	r4, r0, #3
 800c248:	f024 0403 	bic.w	r4, r4, #3
 800c24c:	42a0      	cmp	r0, r4
 800c24e:	d0f8      	beq.n	800c242 <sbrk_aligned+0x22>
 800c250:	1a21      	subs	r1, r4, r0
 800c252:	4628      	mov	r0, r5
 800c254:	f000 fcba 	bl	800cbcc <_sbrk_r>
 800c258:	3001      	adds	r0, #1
 800c25a:	d1f2      	bne.n	800c242 <sbrk_aligned+0x22>
 800c25c:	e7ef      	b.n	800c23e <sbrk_aligned+0x1e>
 800c25e:	bf00      	nop
 800c260:	2000288c 	.word	0x2000288c

0800c264 <_malloc_r>:
 800c264:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c268:	1ccd      	adds	r5, r1, #3
 800c26a:	f025 0503 	bic.w	r5, r5, #3
 800c26e:	3508      	adds	r5, #8
 800c270:	2d0c      	cmp	r5, #12
 800c272:	bf38      	it	cc
 800c274:	250c      	movcc	r5, #12
 800c276:	2d00      	cmp	r5, #0
 800c278:	4606      	mov	r6, r0
 800c27a:	db01      	blt.n	800c280 <_malloc_r+0x1c>
 800c27c:	42a9      	cmp	r1, r5
 800c27e:	d904      	bls.n	800c28a <_malloc_r+0x26>
 800c280:	230c      	movs	r3, #12
 800c282:	6033      	str	r3, [r6, #0]
 800c284:	2000      	movs	r0, #0
 800c286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c28a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c360 <_malloc_r+0xfc>
 800c28e:	f000 f869 	bl	800c364 <__malloc_lock>
 800c292:	f8d8 3000 	ldr.w	r3, [r8]
 800c296:	461c      	mov	r4, r3
 800c298:	bb44      	cbnz	r4, 800c2ec <_malloc_r+0x88>
 800c29a:	4629      	mov	r1, r5
 800c29c:	4630      	mov	r0, r6
 800c29e:	f7ff ffbf 	bl	800c220 <sbrk_aligned>
 800c2a2:	1c43      	adds	r3, r0, #1
 800c2a4:	4604      	mov	r4, r0
 800c2a6:	d158      	bne.n	800c35a <_malloc_r+0xf6>
 800c2a8:	f8d8 4000 	ldr.w	r4, [r8]
 800c2ac:	4627      	mov	r7, r4
 800c2ae:	2f00      	cmp	r7, #0
 800c2b0:	d143      	bne.n	800c33a <_malloc_r+0xd6>
 800c2b2:	2c00      	cmp	r4, #0
 800c2b4:	d04b      	beq.n	800c34e <_malloc_r+0xea>
 800c2b6:	6823      	ldr	r3, [r4, #0]
 800c2b8:	4639      	mov	r1, r7
 800c2ba:	4630      	mov	r0, r6
 800c2bc:	eb04 0903 	add.w	r9, r4, r3
 800c2c0:	f000 fc84 	bl	800cbcc <_sbrk_r>
 800c2c4:	4581      	cmp	r9, r0
 800c2c6:	d142      	bne.n	800c34e <_malloc_r+0xea>
 800c2c8:	6821      	ldr	r1, [r4, #0]
 800c2ca:	4630      	mov	r0, r6
 800c2cc:	1a6d      	subs	r5, r5, r1
 800c2ce:	4629      	mov	r1, r5
 800c2d0:	f7ff ffa6 	bl	800c220 <sbrk_aligned>
 800c2d4:	3001      	adds	r0, #1
 800c2d6:	d03a      	beq.n	800c34e <_malloc_r+0xea>
 800c2d8:	6823      	ldr	r3, [r4, #0]
 800c2da:	442b      	add	r3, r5
 800c2dc:	6023      	str	r3, [r4, #0]
 800c2de:	f8d8 3000 	ldr.w	r3, [r8]
 800c2e2:	685a      	ldr	r2, [r3, #4]
 800c2e4:	bb62      	cbnz	r2, 800c340 <_malloc_r+0xdc>
 800c2e6:	f8c8 7000 	str.w	r7, [r8]
 800c2ea:	e00f      	b.n	800c30c <_malloc_r+0xa8>
 800c2ec:	6822      	ldr	r2, [r4, #0]
 800c2ee:	1b52      	subs	r2, r2, r5
 800c2f0:	d420      	bmi.n	800c334 <_malloc_r+0xd0>
 800c2f2:	2a0b      	cmp	r2, #11
 800c2f4:	d917      	bls.n	800c326 <_malloc_r+0xc2>
 800c2f6:	1961      	adds	r1, r4, r5
 800c2f8:	42a3      	cmp	r3, r4
 800c2fa:	6025      	str	r5, [r4, #0]
 800c2fc:	bf18      	it	ne
 800c2fe:	6059      	strne	r1, [r3, #4]
 800c300:	6863      	ldr	r3, [r4, #4]
 800c302:	bf08      	it	eq
 800c304:	f8c8 1000 	streq.w	r1, [r8]
 800c308:	5162      	str	r2, [r4, r5]
 800c30a:	604b      	str	r3, [r1, #4]
 800c30c:	4630      	mov	r0, r6
 800c30e:	f000 f82f 	bl	800c370 <__malloc_unlock>
 800c312:	f104 000b 	add.w	r0, r4, #11
 800c316:	1d23      	adds	r3, r4, #4
 800c318:	f020 0007 	bic.w	r0, r0, #7
 800c31c:	1ac2      	subs	r2, r0, r3
 800c31e:	bf1c      	itt	ne
 800c320:	1a1b      	subne	r3, r3, r0
 800c322:	50a3      	strne	r3, [r4, r2]
 800c324:	e7af      	b.n	800c286 <_malloc_r+0x22>
 800c326:	6862      	ldr	r2, [r4, #4]
 800c328:	42a3      	cmp	r3, r4
 800c32a:	bf0c      	ite	eq
 800c32c:	f8c8 2000 	streq.w	r2, [r8]
 800c330:	605a      	strne	r2, [r3, #4]
 800c332:	e7eb      	b.n	800c30c <_malloc_r+0xa8>
 800c334:	4623      	mov	r3, r4
 800c336:	6864      	ldr	r4, [r4, #4]
 800c338:	e7ae      	b.n	800c298 <_malloc_r+0x34>
 800c33a:	463c      	mov	r4, r7
 800c33c:	687f      	ldr	r7, [r7, #4]
 800c33e:	e7b6      	b.n	800c2ae <_malloc_r+0x4a>
 800c340:	461a      	mov	r2, r3
 800c342:	685b      	ldr	r3, [r3, #4]
 800c344:	42a3      	cmp	r3, r4
 800c346:	d1fb      	bne.n	800c340 <_malloc_r+0xdc>
 800c348:	2300      	movs	r3, #0
 800c34a:	6053      	str	r3, [r2, #4]
 800c34c:	e7de      	b.n	800c30c <_malloc_r+0xa8>
 800c34e:	230c      	movs	r3, #12
 800c350:	4630      	mov	r0, r6
 800c352:	6033      	str	r3, [r6, #0]
 800c354:	f000 f80c 	bl	800c370 <__malloc_unlock>
 800c358:	e794      	b.n	800c284 <_malloc_r+0x20>
 800c35a:	6005      	str	r5, [r0, #0]
 800c35c:	e7d6      	b.n	800c30c <_malloc_r+0xa8>
 800c35e:	bf00      	nop
 800c360:	20002890 	.word	0x20002890

0800c364 <__malloc_lock>:
 800c364:	4801      	ldr	r0, [pc, #4]	@ (800c36c <__malloc_lock+0x8>)
 800c366:	f7ff b89c 	b.w	800b4a2 <__retarget_lock_acquire_recursive>
 800c36a:	bf00      	nop
 800c36c:	20002888 	.word	0x20002888

0800c370 <__malloc_unlock>:
 800c370:	4801      	ldr	r0, [pc, #4]	@ (800c378 <__malloc_unlock+0x8>)
 800c372:	f7ff b897 	b.w	800b4a4 <__retarget_lock_release_recursive>
 800c376:	bf00      	nop
 800c378:	20002888 	.word	0x20002888

0800c37c <_Balloc>:
 800c37c:	b570      	push	{r4, r5, r6, lr}
 800c37e:	69c6      	ldr	r6, [r0, #28]
 800c380:	4604      	mov	r4, r0
 800c382:	460d      	mov	r5, r1
 800c384:	b976      	cbnz	r6, 800c3a4 <_Balloc+0x28>
 800c386:	2010      	movs	r0, #16
 800c388:	f7ff ff42 	bl	800c210 <malloc>
 800c38c:	4602      	mov	r2, r0
 800c38e:	61e0      	str	r0, [r4, #28]
 800c390:	b920      	cbnz	r0, 800c39c <_Balloc+0x20>
 800c392:	216b      	movs	r1, #107	@ 0x6b
 800c394:	4b17      	ldr	r3, [pc, #92]	@ (800c3f4 <_Balloc+0x78>)
 800c396:	4818      	ldr	r0, [pc, #96]	@ (800c3f8 <_Balloc+0x7c>)
 800c398:	f000 fc28 	bl	800cbec <__assert_func>
 800c39c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c3a0:	6006      	str	r6, [r0, #0]
 800c3a2:	60c6      	str	r6, [r0, #12]
 800c3a4:	69e6      	ldr	r6, [r4, #28]
 800c3a6:	68f3      	ldr	r3, [r6, #12]
 800c3a8:	b183      	cbz	r3, 800c3cc <_Balloc+0x50>
 800c3aa:	69e3      	ldr	r3, [r4, #28]
 800c3ac:	68db      	ldr	r3, [r3, #12]
 800c3ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c3b2:	b9b8      	cbnz	r0, 800c3e4 <_Balloc+0x68>
 800c3b4:	2101      	movs	r1, #1
 800c3b6:	fa01 f605 	lsl.w	r6, r1, r5
 800c3ba:	1d72      	adds	r2, r6, #5
 800c3bc:	4620      	mov	r0, r4
 800c3be:	0092      	lsls	r2, r2, #2
 800c3c0:	f000 fc32 	bl	800cc28 <_calloc_r>
 800c3c4:	b160      	cbz	r0, 800c3e0 <_Balloc+0x64>
 800c3c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c3ca:	e00e      	b.n	800c3ea <_Balloc+0x6e>
 800c3cc:	2221      	movs	r2, #33	@ 0x21
 800c3ce:	2104      	movs	r1, #4
 800c3d0:	4620      	mov	r0, r4
 800c3d2:	f000 fc29 	bl	800cc28 <_calloc_r>
 800c3d6:	69e3      	ldr	r3, [r4, #28]
 800c3d8:	60f0      	str	r0, [r6, #12]
 800c3da:	68db      	ldr	r3, [r3, #12]
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d1e4      	bne.n	800c3aa <_Balloc+0x2e>
 800c3e0:	2000      	movs	r0, #0
 800c3e2:	bd70      	pop	{r4, r5, r6, pc}
 800c3e4:	6802      	ldr	r2, [r0, #0]
 800c3e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c3f0:	e7f7      	b.n	800c3e2 <_Balloc+0x66>
 800c3f2:	bf00      	nop
 800c3f4:	0800d4dc 	.word	0x0800d4dc
 800c3f8:	0800d55c 	.word	0x0800d55c

0800c3fc <_Bfree>:
 800c3fc:	b570      	push	{r4, r5, r6, lr}
 800c3fe:	69c6      	ldr	r6, [r0, #28]
 800c400:	4605      	mov	r5, r0
 800c402:	460c      	mov	r4, r1
 800c404:	b976      	cbnz	r6, 800c424 <_Bfree+0x28>
 800c406:	2010      	movs	r0, #16
 800c408:	f7ff ff02 	bl	800c210 <malloc>
 800c40c:	4602      	mov	r2, r0
 800c40e:	61e8      	str	r0, [r5, #28]
 800c410:	b920      	cbnz	r0, 800c41c <_Bfree+0x20>
 800c412:	218f      	movs	r1, #143	@ 0x8f
 800c414:	4b08      	ldr	r3, [pc, #32]	@ (800c438 <_Bfree+0x3c>)
 800c416:	4809      	ldr	r0, [pc, #36]	@ (800c43c <_Bfree+0x40>)
 800c418:	f000 fbe8 	bl	800cbec <__assert_func>
 800c41c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c420:	6006      	str	r6, [r0, #0]
 800c422:	60c6      	str	r6, [r0, #12]
 800c424:	b13c      	cbz	r4, 800c436 <_Bfree+0x3a>
 800c426:	69eb      	ldr	r3, [r5, #28]
 800c428:	6862      	ldr	r2, [r4, #4]
 800c42a:	68db      	ldr	r3, [r3, #12]
 800c42c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c430:	6021      	str	r1, [r4, #0]
 800c432:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c436:	bd70      	pop	{r4, r5, r6, pc}
 800c438:	0800d4dc 	.word	0x0800d4dc
 800c43c:	0800d55c 	.word	0x0800d55c

0800c440 <__multadd>:
 800c440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c444:	4607      	mov	r7, r0
 800c446:	460c      	mov	r4, r1
 800c448:	461e      	mov	r6, r3
 800c44a:	2000      	movs	r0, #0
 800c44c:	690d      	ldr	r5, [r1, #16]
 800c44e:	f101 0c14 	add.w	ip, r1, #20
 800c452:	f8dc 3000 	ldr.w	r3, [ip]
 800c456:	3001      	adds	r0, #1
 800c458:	b299      	uxth	r1, r3
 800c45a:	fb02 6101 	mla	r1, r2, r1, r6
 800c45e:	0c1e      	lsrs	r6, r3, #16
 800c460:	0c0b      	lsrs	r3, r1, #16
 800c462:	fb02 3306 	mla	r3, r2, r6, r3
 800c466:	b289      	uxth	r1, r1
 800c468:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c46c:	4285      	cmp	r5, r0
 800c46e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c472:	f84c 1b04 	str.w	r1, [ip], #4
 800c476:	dcec      	bgt.n	800c452 <__multadd+0x12>
 800c478:	b30e      	cbz	r6, 800c4be <__multadd+0x7e>
 800c47a:	68a3      	ldr	r3, [r4, #8]
 800c47c:	42ab      	cmp	r3, r5
 800c47e:	dc19      	bgt.n	800c4b4 <__multadd+0x74>
 800c480:	6861      	ldr	r1, [r4, #4]
 800c482:	4638      	mov	r0, r7
 800c484:	3101      	adds	r1, #1
 800c486:	f7ff ff79 	bl	800c37c <_Balloc>
 800c48a:	4680      	mov	r8, r0
 800c48c:	b928      	cbnz	r0, 800c49a <__multadd+0x5a>
 800c48e:	4602      	mov	r2, r0
 800c490:	21ba      	movs	r1, #186	@ 0xba
 800c492:	4b0c      	ldr	r3, [pc, #48]	@ (800c4c4 <__multadd+0x84>)
 800c494:	480c      	ldr	r0, [pc, #48]	@ (800c4c8 <__multadd+0x88>)
 800c496:	f000 fba9 	bl	800cbec <__assert_func>
 800c49a:	6922      	ldr	r2, [r4, #16]
 800c49c:	f104 010c 	add.w	r1, r4, #12
 800c4a0:	3202      	adds	r2, #2
 800c4a2:	0092      	lsls	r2, r2, #2
 800c4a4:	300c      	adds	r0, #12
 800c4a6:	f7ff f80c 	bl	800b4c2 <memcpy>
 800c4aa:	4621      	mov	r1, r4
 800c4ac:	4638      	mov	r0, r7
 800c4ae:	f7ff ffa5 	bl	800c3fc <_Bfree>
 800c4b2:	4644      	mov	r4, r8
 800c4b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c4b8:	3501      	adds	r5, #1
 800c4ba:	615e      	str	r6, [r3, #20]
 800c4bc:	6125      	str	r5, [r4, #16]
 800c4be:	4620      	mov	r0, r4
 800c4c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4c4:	0800d54b 	.word	0x0800d54b
 800c4c8:	0800d55c 	.word	0x0800d55c

0800c4cc <__hi0bits>:
 800c4cc:	4603      	mov	r3, r0
 800c4ce:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c4d2:	bf3a      	itte	cc
 800c4d4:	0403      	lslcc	r3, r0, #16
 800c4d6:	2010      	movcc	r0, #16
 800c4d8:	2000      	movcs	r0, #0
 800c4da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c4de:	bf3c      	itt	cc
 800c4e0:	021b      	lslcc	r3, r3, #8
 800c4e2:	3008      	addcc	r0, #8
 800c4e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c4e8:	bf3c      	itt	cc
 800c4ea:	011b      	lslcc	r3, r3, #4
 800c4ec:	3004      	addcc	r0, #4
 800c4ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c4f2:	bf3c      	itt	cc
 800c4f4:	009b      	lslcc	r3, r3, #2
 800c4f6:	3002      	addcc	r0, #2
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	db05      	blt.n	800c508 <__hi0bits+0x3c>
 800c4fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c500:	f100 0001 	add.w	r0, r0, #1
 800c504:	bf08      	it	eq
 800c506:	2020      	moveq	r0, #32
 800c508:	4770      	bx	lr

0800c50a <__lo0bits>:
 800c50a:	6803      	ldr	r3, [r0, #0]
 800c50c:	4602      	mov	r2, r0
 800c50e:	f013 0007 	ands.w	r0, r3, #7
 800c512:	d00b      	beq.n	800c52c <__lo0bits+0x22>
 800c514:	07d9      	lsls	r1, r3, #31
 800c516:	d421      	bmi.n	800c55c <__lo0bits+0x52>
 800c518:	0798      	lsls	r0, r3, #30
 800c51a:	bf49      	itett	mi
 800c51c:	085b      	lsrmi	r3, r3, #1
 800c51e:	089b      	lsrpl	r3, r3, #2
 800c520:	2001      	movmi	r0, #1
 800c522:	6013      	strmi	r3, [r2, #0]
 800c524:	bf5c      	itt	pl
 800c526:	2002      	movpl	r0, #2
 800c528:	6013      	strpl	r3, [r2, #0]
 800c52a:	4770      	bx	lr
 800c52c:	b299      	uxth	r1, r3
 800c52e:	b909      	cbnz	r1, 800c534 <__lo0bits+0x2a>
 800c530:	2010      	movs	r0, #16
 800c532:	0c1b      	lsrs	r3, r3, #16
 800c534:	b2d9      	uxtb	r1, r3
 800c536:	b909      	cbnz	r1, 800c53c <__lo0bits+0x32>
 800c538:	3008      	adds	r0, #8
 800c53a:	0a1b      	lsrs	r3, r3, #8
 800c53c:	0719      	lsls	r1, r3, #28
 800c53e:	bf04      	itt	eq
 800c540:	091b      	lsreq	r3, r3, #4
 800c542:	3004      	addeq	r0, #4
 800c544:	0799      	lsls	r1, r3, #30
 800c546:	bf04      	itt	eq
 800c548:	089b      	lsreq	r3, r3, #2
 800c54a:	3002      	addeq	r0, #2
 800c54c:	07d9      	lsls	r1, r3, #31
 800c54e:	d403      	bmi.n	800c558 <__lo0bits+0x4e>
 800c550:	085b      	lsrs	r3, r3, #1
 800c552:	f100 0001 	add.w	r0, r0, #1
 800c556:	d003      	beq.n	800c560 <__lo0bits+0x56>
 800c558:	6013      	str	r3, [r2, #0]
 800c55a:	4770      	bx	lr
 800c55c:	2000      	movs	r0, #0
 800c55e:	4770      	bx	lr
 800c560:	2020      	movs	r0, #32
 800c562:	4770      	bx	lr

0800c564 <__i2b>:
 800c564:	b510      	push	{r4, lr}
 800c566:	460c      	mov	r4, r1
 800c568:	2101      	movs	r1, #1
 800c56a:	f7ff ff07 	bl	800c37c <_Balloc>
 800c56e:	4602      	mov	r2, r0
 800c570:	b928      	cbnz	r0, 800c57e <__i2b+0x1a>
 800c572:	f240 1145 	movw	r1, #325	@ 0x145
 800c576:	4b04      	ldr	r3, [pc, #16]	@ (800c588 <__i2b+0x24>)
 800c578:	4804      	ldr	r0, [pc, #16]	@ (800c58c <__i2b+0x28>)
 800c57a:	f000 fb37 	bl	800cbec <__assert_func>
 800c57e:	2301      	movs	r3, #1
 800c580:	6144      	str	r4, [r0, #20]
 800c582:	6103      	str	r3, [r0, #16]
 800c584:	bd10      	pop	{r4, pc}
 800c586:	bf00      	nop
 800c588:	0800d54b 	.word	0x0800d54b
 800c58c:	0800d55c 	.word	0x0800d55c

0800c590 <__multiply>:
 800c590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c594:	4614      	mov	r4, r2
 800c596:	690a      	ldr	r2, [r1, #16]
 800c598:	6923      	ldr	r3, [r4, #16]
 800c59a:	460f      	mov	r7, r1
 800c59c:	429a      	cmp	r2, r3
 800c59e:	bfa2      	ittt	ge
 800c5a0:	4623      	movge	r3, r4
 800c5a2:	460c      	movge	r4, r1
 800c5a4:	461f      	movge	r7, r3
 800c5a6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c5aa:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c5ae:	68a3      	ldr	r3, [r4, #8]
 800c5b0:	6861      	ldr	r1, [r4, #4]
 800c5b2:	eb0a 0609 	add.w	r6, sl, r9
 800c5b6:	42b3      	cmp	r3, r6
 800c5b8:	b085      	sub	sp, #20
 800c5ba:	bfb8      	it	lt
 800c5bc:	3101      	addlt	r1, #1
 800c5be:	f7ff fedd 	bl	800c37c <_Balloc>
 800c5c2:	b930      	cbnz	r0, 800c5d2 <__multiply+0x42>
 800c5c4:	4602      	mov	r2, r0
 800c5c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c5ca:	4b43      	ldr	r3, [pc, #268]	@ (800c6d8 <__multiply+0x148>)
 800c5cc:	4843      	ldr	r0, [pc, #268]	@ (800c6dc <__multiply+0x14c>)
 800c5ce:	f000 fb0d 	bl	800cbec <__assert_func>
 800c5d2:	f100 0514 	add.w	r5, r0, #20
 800c5d6:	462b      	mov	r3, r5
 800c5d8:	2200      	movs	r2, #0
 800c5da:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c5de:	4543      	cmp	r3, r8
 800c5e0:	d321      	bcc.n	800c626 <__multiply+0x96>
 800c5e2:	f107 0114 	add.w	r1, r7, #20
 800c5e6:	f104 0214 	add.w	r2, r4, #20
 800c5ea:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c5ee:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c5f2:	9302      	str	r3, [sp, #8]
 800c5f4:	1b13      	subs	r3, r2, r4
 800c5f6:	3b15      	subs	r3, #21
 800c5f8:	f023 0303 	bic.w	r3, r3, #3
 800c5fc:	3304      	adds	r3, #4
 800c5fe:	f104 0715 	add.w	r7, r4, #21
 800c602:	42ba      	cmp	r2, r7
 800c604:	bf38      	it	cc
 800c606:	2304      	movcc	r3, #4
 800c608:	9301      	str	r3, [sp, #4]
 800c60a:	9b02      	ldr	r3, [sp, #8]
 800c60c:	9103      	str	r1, [sp, #12]
 800c60e:	428b      	cmp	r3, r1
 800c610:	d80c      	bhi.n	800c62c <__multiply+0x9c>
 800c612:	2e00      	cmp	r6, #0
 800c614:	dd03      	ble.n	800c61e <__multiply+0x8e>
 800c616:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d05a      	beq.n	800c6d4 <__multiply+0x144>
 800c61e:	6106      	str	r6, [r0, #16]
 800c620:	b005      	add	sp, #20
 800c622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c626:	f843 2b04 	str.w	r2, [r3], #4
 800c62a:	e7d8      	b.n	800c5de <__multiply+0x4e>
 800c62c:	f8b1 a000 	ldrh.w	sl, [r1]
 800c630:	f1ba 0f00 	cmp.w	sl, #0
 800c634:	d023      	beq.n	800c67e <__multiply+0xee>
 800c636:	46a9      	mov	r9, r5
 800c638:	f04f 0c00 	mov.w	ip, #0
 800c63c:	f104 0e14 	add.w	lr, r4, #20
 800c640:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c644:	f8d9 3000 	ldr.w	r3, [r9]
 800c648:	fa1f fb87 	uxth.w	fp, r7
 800c64c:	b29b      	uxth	r3, r3
 800c64e:	fb0a 330b 	mla	r3, sl, fp, r3
 800c652:	4463      	add	r3, ip
 800c654:	f8d9 c000 	ldr.w	ip, [r9]
 800c658:	0c3f      	lsrs	r7, r7, #16
 800c65a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800c65e:	fb0a c707 	mla	r7, sl, r7, ip
 800c662:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c666:	b29b      	uxth	r3, r3
 800c668:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c66c:	4572      	cmp	r2, lr
 800c66e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c672:	f849 3b04 	str.w	r3, [r9], #4
 800c676:	d8e3      	bhi.n	800c640 <__multiply+0xb0>
 800c678:	9b01      	ldr	r3, [sp, #4]
 800c67a:	f845 c003 	str.w	ip, [r5, r3]
 800c67e:	9b03      	ldr	r3, [sp, #12]
 800c680:	3104      	adds	r1, #4
 800c682:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c686:	f1b9 0f00 	cmp.w	r9, #0
 800c68a:	d021      	beq.n	800c6d0 <__multiply+0x140>
 800c68c:	46ae      	mov	lr, r5
 800c68e:	f04f 0a00 	mov.w	sl, #0
 800c692:	682b      	ldr	r3, [r5, #0]
 800c694:	f104 0c14 	add.w	ip, r4, #20
 800c698:	f8bc b000 	ldrh.w	fp, [ip]
 800c69c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c6a0:	b29b      	uxth	r3, r3
 800c6a2:	fb09 770b 	mla	r7, r9, fp, r7
 800c6a6:	4457      	add	r7, sl
 800c6a8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c6ac:	f84e 3b04 	str.w	r3, [lr], #4
 800c6b0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c6b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c6b8:	f8be 3000 	ldrh.w	r3, [lr]
 800c6bc:	4562      	cmp	r2, ip
 800c6be:	fb09 330a 	mla	r3, r9, sl, r3
 800c6c2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c6c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c6ca:	d8e5      	bhi.n	800c698 <__multiply+0x108>
 800c6cc:	9f01      	ldr	r7, [sp, #4]
 800c6ce:	51eb      	str	r3, [r5, r7]
 800c6d0:	3504      	adds	r5, #4
 800c6d2:	e79a      	b.n	800c60a <__multiply+0x7a>
 800c6d4:	3e01      	subs	r6, #1
 800c6d6:	e79c      	b.n	800c612 <__multiply+0x82>
 800c6d8:	0800d54b 	.word	0x0800d54b
 800c6dc:	0800d55c 	.word	0x0800d55c

0800c6e0 <__pow5mult>:
 800c6e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c6e4:	4615      	mov	r5, r2
 800c6e6:	f012 0203 	ands.w	r2, r2, #3
 800c6ea:	4607      	mov	r7, r0
 800c6ec:	460e      	mov	r6, r1
 800c6ee:	d007      	beq.n	800c700 <__pow5mult+0x20>
 800c6f0:	4c25      	ldr	r4, [pc, #148]	@ (800c788 <__pow5mult+0xa8>)
 800c6f2:	3a01      	subs	r2, #1
 800c6f4:	2300      	movs	r3, #0
 800c6f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c6fa:	f7ff fea1 	bl	800c440 <__multadd>
 800c6fe:	4606      	mov	r6, r0
 800c700:	10ad      	asrs	r5, r5, #2
 800c702:	d03d      	beq.n	800c780 <__pow5mult+0xa0>
 800c704:	69fc      	ldr	r4, [r7, #28]
 800c706:	b97c      	cbnz	r4, 800c728 <__pow5mult+0x48>
 800c708:	2010      	movs	r0, #16
 800c70a:	f7ff fd81 	bl	800c210 <malloc>
 800c70e:	4602      	mov	r2, r0
 800c710:	61f8      	str	r0, [r7, #28]
 800c712:	b928      	cbnz	r0, 800c720 <__pow5mult+0x40>
 800c714:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c718:	4b1c      	ldr	r3, [pc, #112]	@ (800c78c <__pow5mult+0xac>)
 800c71a:	481d      	ldr	r0, [pc, #116]	@ (800c790 <__pow5mult+0xb0>)
 800c71c:	f000 fa66 	bl	800cbec <__assert_func>
 800c720:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c724:	6004      	str	r4, [r0, #0]
 800c726:	60c4      	str	r4, [r0, #12]
 800c728:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c72c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c730:	b94c      	cbnz	r4, 800c746 <__pow5mult+0x66>
 800c732:	f240 2171 	movw	r1, #625	@ 0x271
 800c736:	4638      	mov	r0, r7
 800c738:	f7ff ff14 	bl	800c564 <__i2b>
 800c73c:	2300      	movs	r3, #0
 800c73e:	4604      	mov	r4, r0
 800c740:	f8c8 0008 	str.w	r0, [r8, #8]
 800c744:	6003      	str	r3, [r0, #0]
 800c746:	f04f 0900 	mov.w	r9, #0
 800c74a:	07eb      	lsls	r3, r5, #31
 800c74c:	d50a      	bpl.n	800c764 <__pow5mult+0x84>
 800c74e:	4631      	mov	r1, r6
 800c750:	4622      	mov	r2, r4
 800c752:	4638      	mov	r0, r7
 800c754:	f7ff ff1c 	bl	800c590 <__multiply>
 800c758:	4680      	mov	r8, r0
 800c75a:	4631      	mov	r1, r6
 800c75c:	4638      	mov	r0, r7
 800c75e:	f7ff fe4d 	bl	800c3fc <_Bfree>
 800c762:	4646      	mov	r6, r8
 800c764:	106d      	asrs	r5, r5, #1
 800c766:	d00b      	beq.n	800c780 <__pow5mult+0xa0>
 800c768:	6820      	ldr	r0, [r4, #0]
 800c76a:	b938      	cbnz	r0, 800c77c <__pow5mult+0x9c>
 800c76c:	4622      	mov	r2, r4
 800c76e:	4621      	mov	r1, r4
 800c770:	4638      	mov	r0, r7
 800c772:	f7ff ff0d 	bl	800c590 <__multiply>
 800c776:	6020      	str	r0, [r4, #0]
 800c778:	f8c0 9000 	str.w	r9, [r0]
 800c77c:	4604      	mov	r4, r0
 800c77e:	e7e4      	b.n	800c74a <__pow5mult+0x6a>
 800c780:	4630      	mov	r0, r6
 800c782:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c786:	bf00      	nop
 800c788:	0800d5b8 	.word	0x0800d5b8
 800c78c:	0800d4dc 	.word	0x0800d4dc
 800c790:	0800d55c 	.word	0x0800d55c

0800c794 <__lshift>:
 800c794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c798:	460c      	mov	r4, r1
 800c79a:	4607      	mov	r7, r0
 800c79c:	4691      	mov	r9, r2
 800c79e:	6923      	ldr	r3, [r4, #16]
 800c7a0:	6849      	ldr	r1, [r1, #4]
 800c7a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c7a6:	68a3      	ldr	r3, [r4, #8]
 800c7a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c7ac:	f108 0601 	add.w	r6, r8, #1
 800c7b0:	42b3      	cmp	r3, r6
 800c7b2:	db0b      	blt.n	800c7cc <__lshift+0x38>
 800c7b4:	4638      	mov	r0, r7
 800c7b6:	f7ff fde1 	bl	800c37c <_Balloc>
 800c7ba:	4605      	mov	r5, r0
 800c7bc:	b948      	cbnz	r0, 800c7d2 <__lshift+0x3e>
 800c7be:	4602      	mov	r2, r0
 800c7c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c7c4:	4b27      	ldr	r3, [pc, #156]	@ (800c864 <__lshift+0xd0>)
 800c7c6:	4828      	ldr	r0, [pc, #160]	@ (800c868 <__lshift+0xd4>)
 800c7c8:	f000 fa10 	bl	800cbec <__assert_func>
 800c7cc:	3101      	adds	r1, #1
 800c7ce:	005b      	lsls	r3, r3, #1
 800c7d0:	e7ee      	b.n	800c7b0 <__lshift+0x1c>
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	f100 0114 	add.w	r1, r0, #20
 800c7d8:	f100 0210 	add.w	r2, r0, #16
 800c7dc:	4618      	mov	r0, r3
 800c7de:	4553      	cmp	r3, sl
 800c7e0:	db33      	blt.n	800c84a <__lshift+0xb6>
 800c7e2:	6920      	ldr	r0, [r4, #16]
 800c7e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c7e8:	f104 0314 	add.w	r3, r4, #20
 800c7ec:	f019 091f 	ands.w	r9, r9, #31
 800c7f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c7f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c7f8:	d02b      	beq.n	800c852 <__lshift+0xbe>
 800c7fa:	468a      	mov	sl, r1
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	f1c9 0e20 	rsb	lr, r9, #32
 800c802:	6818      	ldr	r0, [r3, #0]
 800c804:	fa00 f009 	lsl.w	r0, r0, r9
 800c808:	4310      	orrs	r0, r2
 800c80a:	f84a 0b04 	str.w	r0, [sl], #4
 800c80e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c812:	459c      	cmp	ip, r3
 800c814:	fa22 f20e 	lsr.w	r2, r2, lr
 800c818:	d8f3      	bhi.n	800c802 <__lshift+0x6e>
 800c81a:	ebac 0304 	sub.w	r3, ip, r4
 800c81e:	3b15      	subs	r3, #21
 800c820:	f023 0303 	bic.w	r3, r3, #3
 800c824:	3304      	adds	r3, #4
 800c826:	f104 0015 	add.w	r0, r4, #21
 800c82a:	4584      	cmp	ip, r0
 800c82c:	bf38      	it	cc
 800c82e:	2304      	movcc	r3, #4
 800c830:	50ca      	str	r2, [r1, r3]
 800c832:	b10a      	cbz	r2, 800c838 <__lshift+0xa4>
 800c834:	f108 0602 	add.w	r6, r8, #2
 800c838:	3e01      	subs	r6, #1
 800c83a:	4638      	mov	r0, r7
 800c83c:	4621      	mov	r1, r4
 800c83e:	612e      	str	r6, [r5, #16]
 800c840:	f7ff fddc 	bl	800c3fc <_Bfree>
 800c844:	4628      	mov	r0, r5
 800c846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c84a:	f842 0f04 	str.w	r0, [r2, #4]!
 800c84e:	3301      	adds	r3, #1
 800c850:	e7c5      	b.n	800c7de <__lshift+0x4a>
 800c852:	3904      	subs	r1, #4
 800c854:	f853 2b04 	ldr.w	r2, [r3], #4
 800c858:	459c      	cmp	ip, r3
 800c85a:	f841 2f04 	str.w	r2, [r1, #4]!
 800c85e:	d8f9      	bhi.n	800c854 <__lshift+0xc0>
 800c860:	e7ea      	b.n	800c838 <__lshift+0xa4>
 800c862:	bf00      	nop
 800c864:	0800d54b 	.word	0x0800d54b
 800c868:	0800d55c 	.word	0x0800d55c

0800c86c <__mcmp>:
 800c86c:	4603      	mov	r3, r0
 800c86e:	690a      	ldr	r2, [r1, #16]
 800c870:	6900      	ldr	r0, [r0, #16]
 800c872:	b530      	push	{r4, r5, lr}
 800c874:	1a80      	subs	r0, r0, r2
 800c876:	d10e      	bne.n	800c896 <__mcmp+0x2a>
 800c878:	3314      	adds	r3, #20
 800c87a:	3114      	adds	r1, #20
 800c87c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c880:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c884:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c888:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c88c:	4295      	cmp	r5, r2
 800c88e:	d003      	beq.n	800c898 <__mcmp+0x2c>
 800c890:	d205      	bcs.n	800c89e <__mcmp+0x32>
 800c892:	f04f 30ff 	mov.w	r0, #4294967295
 800c896:	bd30      	pop	{r4, r5, pc}
 800c898:	42a3      	cmp	r3, r4
 800c89a:	d3f3      	bcc.n	800c884 <__mcmp+0x18>
 800c89c:	e7fb      	b.n	800c896 <__mcmp+0x2a>
 800c89e:	2001      	movs	r0, #1
 800c8a0:	e7f9      	b.n	800c896 <__mcmp+0x2a>
	...

0800c8a4 <__mdiff>:
 800c8a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8a8:	4689      	mov	r9, r1
 800c8aa:	4606      	mov	r6, r0
 800c8ac:	4611      	mov	r1, r2
 800c8ae:	4648      	mov	r0, r9
 800c8b0:	4614      	mov	r4, r2
 800c8b2:	f7ff ffdb 	bl	800c86c <__mcmp>
 800c8b6:	1e05      	subs	r5, r0, #0
 800c8b8:	d112      	bne.n	800c8e0 <__mdiff+0x3c>
 800c8ba:	4629      	mov	r1, r5
 800c8bc:	4630      	mov	r0, r6
 800c8be:	f7ff fd5d 	bl	800c37c <_Balloc>
 800c8c2:	4602      	mov	r2, r0
 800c8c4:	b928      	cbnz	r0, 800c8d2 <__mdiff+0x2e>
 800c8c6:	f240 2137 	movw	r1, #567	@ 0x237
 800c8ca:	4b3e      	ldr	r3, [pc, #248]	@ (800c9c4 <__mdiff+0x120>)
 800c8cc:	483e      	ldr	r0, [pc, #248]	@ (800c9c8 <__mdiff+0x124>)
 800c8ce:	f000 f98d 	bl	800cbec <__assert_func>
 800c8d2:	2301      	movs	r3, #1
 800c8d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c8d8:	4610      	mov	r0, r2
 800c8da:	b003      	add	sp, #12
 800c8dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8e0:	bfbc      	itt	lt
 800c8e2:	464b      	movlt	r3, r9
 800c8e4:	46a1      	movlt	r9, r4
 800c8e6:	4630      	mov	r0, r6
 800c8e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c8ec:	bfba      	itte	lt
 800c8ee:	461c      	movlt	r4, r3
 800c8f0:	2501      	movlt	r5, #1
 800c8f2:	2500      	movge	r5, #0
 800c8f4:	f7ff fd42 	bl	800c37c <_Balloc>
 800c8f8:	4602      	mov	r2, r0
 800c8fa:	b918      	cbnz	r0, 800c904 <__mdiff+0x60>
 800c8fc:	f240 2145 	movw	r1, #581	@ 0x245
 800c900:	4b30      	ldr	r3, [pc, #192]	@ (800c9c4 <__mdiff+0x120>)
 800c902:	e7e3      	b.n	800c8cc <__mdiff+0x28>
 800c904:	f100 0b14 	add.w	fp, r0, #20
 800c908:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c90c:	f109 0310 	add.w	r3, r9, #16
 800c910:	60c5      	str	r5, [r0, #12]
 800c912:	f04f 0c00 	mov.w	ip, #0
 800c916:	f109 0514 	add.w	r5, r9, #20
 800c91a:	46d9      	mov	r9, fp
 800c91c:	6926      	ldr	r6, [r4, #16]
 800c91e:	f104 0e14 	add.w	lr, r4, #20
 800c922:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c926:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c92a:	9301      	str	r3, [sp, #4]
 800c92c:	9b01      	ldr	r3, [sp, #4]
 800c92e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c932:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c936:	b281      	uxth	r1, r0
 800c938:	9301      	str	r3, [sp, #4]
 800c93a:	fa1f f38a 	uxth.w	r3, sl
 800c93e:	1a5b      	subs	r3, r3, r1
 800c940:	0c00      	lsrs	r0, r0, #16
 800c942:	4463      	add	r3, ip
 800c944:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c948:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c94c:	b29b      	uxth	r3, r3
 800c94e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c952:	4576      	cmp	r6, lr
 800c954:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c958:	f849 3b04 	str.w	r3, [r9], #4
 800c95c:	d8e6      	bhi.n	800c92c <__mdiff+0x88>
 800c95e:	1b33      	subs	r3, r6, r4
 800c960:	3b15      	subs	r3, #21
 800c962:	f023 0303 	bic.w	r3, r3, #3
 800c966:	3415      	adds	r4, #21
 800c968:	3304      	adds	r3, #4
 800c96a:	42a6      	cmp	r6, r4
 800c96c:	bf38      	it	cc
 800c96e:	2304      	movcc	r3, #4
 800c970:	441d      	add	r5, r3
 800c972:	445b      	add	r3, fp
 800c974:	461e      	mov	r6, r3
 800c976:	462c      	mov	r4, r5
 800c978:	4544      	cmp	r4, r8
 800c97a:	d30e      	bcc.n	800c99a <__mdiff+0xf6>
 800c97c:	f108 0103 	add.w	r1, r8, #3
 800c980:	1b49      	subs	r1, r1, r5
 800c982:	f021 0103 	bic.w	r1, r1, #3
 800c986:	3d03      	subs	r5, #3
 800c988:	45a8      	cmp	r8, r5
 800c98a:	bf38      	it	cc
 800c98c:	2100      	movcc	r1, #0
 800c98e:	440b      	add	r3, r1
 800c990:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c994:	b199      	cbz	r1, 800c9be <__mdiff+0x11a>
 800c996:	6117      	str	r7, [r2, #16]
 800c998:	e79e      	b.n	800c8d8 <__mdiff+0x34>
 800c99a:	46e6      	mov	lr, ip
 800c99c:	f854 1b04 	ldr.w	r1, [r4], #4
 800c9a0:	fa1f fc81 	uxth.w	ip, r1
 800c9a4:	44f4      	add	ip, lr
 800c9a6:	0c08      	lsrs	r0, r1, #16
 800c9a8:	4471      	add	r1, lr
 800c9aa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c9ae:	b289      	uxth	r1, r1
 800c9b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c9b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c9b8:	f846 1b04 	str.w	r1, [r6], #4
 800c9bc:	e7dc      	b.n	800c978 <__mdiff+0xd4>
 800c9be:	3f01      	subs	r7, #1
 800c9c0:	e7e6      	b.n	800c990 <__mdiff+0xec>
 800c9c2:	bf00      	nop
 800c9c4:	0800d54b 	.word	0x0800d54b
 800c9c8:	0800d55c 	.word	0x0800d55c

0800c9cc <__d2b>:
 800c9cc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800c9d0:	2101      	movs	r1, #1
 800c9d2:	4690      	mov	r8, r2
 800c9d4:	4699      	mov	r9, r3
 800c9d6:	9e08      	ldr	r6, [sp, #32]
 800c9d8:	f7ff fcd0 	bl	800c37c <_Balloc>
 800c9dc:	4604      	mov	r4, r0
 800c9de:	b930      	cbnz	r0, 800c9ee <__d2b+0x22>
 800c9e0:	4602      	mov	r2, r0
 800c9e2:	f240 310f 	movw	r1, #783	@ 0x30f
 800c9e6:	4b23      	ldr	r3, [pc, #140]	@ (800ca74 <__d2b+0xa8>)
 800c9e8:	4823      	ldr	r0, [pc, #140]	@ (800ca78 <__d2b+0xac>)
 800c9ea:	f000 f8ff 	bl	800cbec <__assert_func>
 800c9ee:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c9f2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c9f6:	b10d      	cbz	r5, 800c9fc <__d2b+0x30>
 800c9f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c9fc:	9301      	str	r3, [sp, #4]
 800c9fe:	f1b8 0300 	subs.w	r3, r8, #0
 800ca02:	d024      	beq.n	800ca4e <__d2b+0x82>
 800ca04:	4668      	mov	r0, sp
 800ca06:	9300      	str	r3, [sp, #0]
 800ca08:	f7ff fd7f 	bl	800c50a <__lo0bits>
 800ca0c:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ca10:	b1d8      	cbz	r0, 800ca4a <__d2b+0x7e>
 800ca12:	f1c0 0320 	rsb	r3, r0, #32
 800ca16:	fa02 f303 	lsl.w	r3, r2, r3
 800ca1a:	430b      	orrs	r3, r1
 800ca1c:	40c2      	lsrs	r2, r0
 800ca1e:	6163      	str	r3, [r4, #20]
 800ca20:	9201      	str	r2, [sp, #4]
 800ca22:	9b01      	ldr	r3, [sp, #4]
 800ca24:	2b00      	cmp	r3, #0
 800ca26:	bf0c      	ite	eq
 800ca28:	2201      	moveq	r2, #1
 800ca2a:	2202      	movne	r2, #2
 800ca2c:	61a3      	str	r3, [r4, #24]
 800ca2e:	6122      	str	r2, [r4, #16]
 800ca30:	b1ad      	cbz	r5, 800ca5e <__d2b+0x92>
 800ca32:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ca36:	4405      	add	r5, r0
 800ca38:	6035      	str	r5, [r6, #0]
 800ca3a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ca3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca40:	6018      	str	r0, [r3, #0]
 800ca42:	4620      	mov	r0, r4
 800ca44:	b002      	add	sp, #8
 800ca46:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800ca4a:	6161      	str	r1, [r4, #20]
 800ca4c:	e7e9      	b.n	800ca22 <__d2b+0x56>
 800ca4e:	a801      	add	r0, sp, #4
 800ca50:	f7ff fd5b 	bl	800c50a <__lo0bits>
 800ca54:	9b01      	ldr	r3, [sp, #4]
 800ca56:	2201      	movs	r2, #1
 800ca58:	6163      	str	r3, [r4, #20]
 800ca5a:	3020      	adds	r0, #32
 800ca5c:	e7e7      	b.n	800ca2e <__d2b+0x62>
 800ca5e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ca62:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ca66:	6030      	str	r0, [r6, #0]
 800ca68:	6918      	ldr	r0, [r3, #16]
 800ca6a:	f7ff fd2f 	bl	800c4cc <__hi0bits>
 800ca6e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ca72:	e7e4      	b.n	800ca3e <__d2b+0x72>
 800ca74:	0800d54b 	.word	0x0800d54b
 800ca78:	0800d55c 	.word	0x0800d55c

0800ca7c <__sflush_r>:
 800ca7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ca80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca82:	0716      	lsls	r6, r2, #28
 800ca84:	4605      	mov	r5, r0
 800ca86:	460c      	mov	r4, r1
 800ca88:	d454      	bmi.n	800cb34 <__sflush_r+0xb8>
 800ca8a:	684b      	ldr	r3, [r1, #4]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	dc02      	bgt.n	800ca96 <__sflush_r+0x1a>
 800ca90:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	dd48      	ble.n	800cb28 <__sflush_r+0xac>
 800ca96:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ca98:	2e00      	cmp	r6, #0
 800ca9a:	d045      	beq.n	800cb28 <__sflush_r+0xac>
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800caa2:	682f      	ldr	r7, [r5, #0]
 800caa4:	6a21      	ldr	r1, [r4, #32]
 800caa6:	602b      	str	r3, [r5, #0]
 800caa8:	d030      	beq.n	800cb0c <__sflush_r+0x90>
 800caaa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800caac:	89a3      	ldrh	r3, [r4, #12]
 800caae:	0759      	lsls	r1, r3, #29
 800cab0:	d505      	bpl.n	800cabe <__sflush_r+0x42>
 800cab2:	6863      	ldr	r3, [r4, #4]
 800cab4:	1ad2      	subs	r2, r2, r3
 800cab6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cab8:	b10b      	cbz	r3, 800cabe <__sflush_r+0x42>
 800caba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cabc:	1ad2      	subs	r2, r2, r3
 800cabe:	2300      	movs	r3, #0
 800cac0:	4628      	mov	r0, r5
 800cac2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cac4:	6a21      	ldr	r1, [r4, #32]
 800cac6:	47b0      	blx	r6
 800cac8:	1c43      	adds	r3, r0, #1
 800caca:	89a3      	ldrh	r3, [r4, #12]
 800cacc:	d106      	bne.n	800cadc <__sflush_r+0x60>
 800cace:	6829      	ldr	r1, [r5, #0]
 800cad0:	291d      	cmp	r1, #29
 800cad2:	d82b      	bhi.n	800cb2c <__sflush_r+0xb0>
 800cad4:	4a28      	ldr	r2, [pc, #160]	@ (800cb78 <__sflush_r+0xfc>)
 800cad6:	410a      	asrs	r2, r1
 800cad8:	07d6      	lsls	r6, r2, #31
 800cada:	d427      	bmi.n	800cb2c <__sflush_r+0xb0>
 800cadc:	2200      	movs	r2, #0
 800cade:	6062      	str	r2, [r4, #4]
 800cae0:	6922      	ldr	r2, [r4, #16]
 800cae2:	04d9      	lsls	r1, r3, #19
 800cae4:	6022      	str	r2, [r4, #0]
 800cae6:	d504      	bpl.n	800caf2 <__sflush_r+0x76>
 800cae8:	1c42      	adds	r2, r0, #1
 800caea:	d101      	bne.n	800caf0 <__sflush_r+0x74>
 800caec:	682b      	ldr	r3, [r5, #0]
 800caee:	b903      	cbnz	r3, 800caf2 <__sflush_r+0x76>
 800caf0:	6560      	str	r0, [r4, #84]	@ 0x54
 800caf2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800caf4:	602f      	str	r7, [r5, #0]
 800caf6:	b1b9      	cbz	r1, 800cb28 <__sflush_r+0xac>
 800caf8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cafc:	4299      	cmp	r1, r3
 800cafe:	d002      	beq.n	800cb06 <__sflush_r+0x8a>
 800cb00:	4628      	mov	r0, r5
 800cb02:	f7ff fb3d 	bl	800c180 <_free_r>
 800cb06:	2300      	movs	r3, #0
 800cb08:	6363      	str	r3, [r4, #52]	@ 0x34
 800cb0a:	e00d      	b.n	800cb28 <__sflush_r+0xac>
 800cb0c:	2301      	movs	r3, #1
 800cb0e:	4628      	mov	r0, r5
 800cb10:	47b0      	blx	r6
 800cb12:	4602      	mov	r2, r0
 800cb14:	1c50      	adds	r0, r2, #1
 800cb16:	d1c9      	bne.n	800caac <__sflush_r+0x30>
 800cb18:	682b      	ldr	r3, [r5, #0]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	d0c6      	beq.n	800caac <__sflush_r+0x30>
 800cb1e:	2b1d      	cmp	r3, #29
 800cb20:	d001      	beq.n	800cb26 <__sflush_r+0xaa>
 800cb22:	2b16      	cmp	r3, #22
 800cb24:	d11d      	bne.n	800cb62 <__sflush_r+0xe6>
 800cb26:	602f      	str	r7, [r5, #0]
 800cb28:	2000      	movs	r0, #0
 800cb2a:	e021      	b.n	800cb70 <__sflush_r+0xf4>
 800cb2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb30:	b21b      	sxth	r3, r3
 800cb32:	e01a      	b.n	800cb6a <__sflush_r+0xee>
 800cb34:	690f      	ldr	r7, [r1, #16]
 800cb36:	2f00      	cmp	r7, #0
 800cb38:	d0f6      	beq.n	800cb28 <__sflush_r+0xac>
 800cb3a:	0793      	lsls	r3, r2, #30
 800cb3c:	bf18      	it	ne
 800cb3e:	2300      	movne	r3, #0
 800cb40:	680e      	ldr	r6, [r1, #0]
 800cb42:	bf08      	it	eq
 800cb44:	694b      	ldreq	r3, [r1, #20]
 800cb46:	1bf6      	subs	r6, r6, r7
 800cb48:	600f      	str	r7, [r1, #0]
 800cb4a:	608b      	str	r3, [r1, #8]
 800cb4c:	2e00      	cmp	r6, #0
 800cb4e:	ddeb      	ble.n	800cb28 <__sflush_r+0xac>
 800cb50:	4633      	mov	r3, r6
 800cb52:	463a      	mov	r2, r7
 800cb54:	4628      	mov	r0, r5
 800cb56:	6a21      	ldr	r1, [r4, #32]
 800cb58:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800cb5c:	47e0      	blx	ip
 800cb5e:	2800      	cmp	r0, #0
 800cb60:	dc07      	bgt.n	800cb72 <__sflush_r+0xf6>
 800cb62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cb6a:	f04f 30ff 	mov.w	r0, #4294967295
 800cb6e:	81a3      	strh	r3, [r4, #12]
 800cb70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb72:	4407      	add	r7, r0
 800cb74:	1a36      	subs	r6, r6, r0
 800cb76:	e7e9      	b.n	800cb4c <__sflush_r+0xd0>
 800cb78:	dfbffffe 	.word	0xdfbffffe

0800cb7c <_fflush_r>:
 800cb7c:	b538      	push	{r3, r4, r5, lr}
 800cb7e:	690b      	ldr	r3, [r1, #16]
 800cb80:	4605      	mov	r5, r0
 800cb82:	460c      	mov	r4, r1
 800cb84:	b913      	cbnz	r3, 800cb8c <_fflush_r+0x10>
 800cb86:	2500      	movs	r5, #0
 800cb88:	4628      	mov	r0, r5
 800cb8a:	bd38      	pop	{r3, r4, r5, pc}
 800cb8c:	b118      	cbz	r0, 800cb96 <_fflush_r+0x1a>
 800cb8e:	6a03      	ldr	r3, [r0, #32]
 800cb90:	b90b      	cbnz	r3, 800cb96 <_fflush_r+0x1a>
 800cb92:	f7fe fb39 	bl	800b208 <__sinit>
 800cb96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d0f3      	beq.n	800cb86 <_fflush_r+0xa>
 800cb9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800cba0:	07d0      	lsls	r0, r2, #31
 800cba2:	d404      	bmi.n	800cbae <_fflush_r+0x32>
 800cba4:	0599      	lsls	r1, r3, #22
 800cba6:	d402      	bmi.n	800cbae <_fflush_r+0x32>
 800cba8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cbaa:	f7fe fc7a 	bl	800b4a2 <__retarget_lock_acquire_recursive>
 800cbae:	4628      	mov	r0, r5
 800cbb0:	4621      	mov	r1, r4
 800cbb2:	f7ff ff63 	bl	800ca7c <__sflush_r>
 800cbb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cbb8:	4605      	mov	r5, r0
 800cbba:	07da      	lsls	r2, r3, #31
 800cbbc:	d4e4      	bmi.n	800cb88 <_fflush_r+0xc>
 800cbbe:	89a3      	ldrh	r3, [r4, #12]
 800cbc0:	059b      	lsls	r3, r3, #22
 800cbc2:	d4e1      	bmi.n	800cb88 <_fflush_r+0xc>
 800cbc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cbc6:	f7fe fc6d 	bl	800b4a4 <__retarget_lock_release_recursive>
 800cbca:	e7dd      	b.n	800cb88 <_fflush_r+0xc>

0800cbcc <_sbrk_r>:
 800cbcc:	b538      	push	{r3, r4, r5, lr}
 800cbce:	2300      	movs	r3, #0
 800cbd0:	4d05      	ldr	r5, [pc, #20]	@ (800cbe8 <_sbrk_r+0x1c>)
 800cbd2:	4604      	mov	r4, r0
 800cbd4:	4608      	mov	r0, r1
 800cbd6:	602b      	str	r3, [r5, #0]
 800cbd8:	f7f5 fbaa 	bl	8002330 <_sbrk>
 800cbdc:	1c43      	adds	r3, r0, #1
 800cbde:	d102      	bne.n	800cbe6 <_sbrk_r+0x1a>
 800cbe0:	682b      	ldr	r3, [r5, #0]
 800cbe2:	b103      	cbz	r3, 800cbe6 <_sbrk_r+0x1a>
 800cbe4:	6023      	str	r3, [r4, #0]
 800cbe6:	bd38      	pop	{r3, r4, r5, pc}
 800cbe8:	20002884 	.word	0x20002884

0800cbec <__assert_func>:
 800cbec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cbee:	4614      	mov	r4, r2
 800cbf0:	461a      	mov	r2, r3
 800cbf2:	4b09      	ldr	r3, [pc, #36]	@ (800cc18 <__assert_func+0x2c>)
 800cbf4:	4605      	mov	r5, r0
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	68d8      	ldr	r0, [r3, #12]
 800cbfa:	b954      	cbnz	r4, 800cc12 <__assert_func+0x26>
 800cbfc:	4b07      	ldr	r3, [pc, #28]	@ (800cc1c <__assert_func+0x30>)
 800cbfe:	461c      	mov	r4, r3
 800cc00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cc04:	9100      	str	r1, [sp, #0]
 800cc06:	462b      	mov	r3, r5
 800cc08:	4905      	ldr	r1, [pc, #20]	@ (800cc20 <__assert_func+0x34>)
 800cc0a:	f000 f841 	bl	800cc90 <fiprintf>
 800cc0e:	f000 f851 	bl	800ccb4 <abort>
 800cc12:	4b04      	ldr	r3, [pc, #16]	@ (800cc24 <__assert_func+0x38>)
 800cc14:	e7f4      	b.n	800cc00 <__assert_func+0x14>
 800cc16:	bf00      	nop
 800cc18:	20000040 	.word	0x20000040
 800cc1c:	0800d6fd 	.word	0x0800d6fd
 800cc20:	0800d6cf 	.word	0x0800d6cf
 800cc24:	0800d6c2 	.word	0x0800d6c2

0800cc28 <_calloc_r>:
 800cc28:	b570      	push	{r4, r5, r6, lr}
 800cc2a:	fba1 5402 	umull	r5, r4, r1, r2
 800cc2e:	b93c      	cbnz	r4, 800cc40 <_calloc_r+0x18>
 800cc30:	4629      	mov	r1, r5
 800cc32:	f7ff fb17 	bl	800c264 <_malloc_r>
 800cc36:	4606      	mov	r6, r0
 800cc38:	b928      	cbnz	r0, 800cc46 <_calloc_r+0x1e>
 800cc3a:	2600      	movs	r6, #0
 800cc3c:	4630      	mov	r0, r6
 800cc3e:	bd70      	pop	{r4, r5, r6, pc}
 800cc40:	220c      	movs	r2, #12
 800cc42:	6002      	str	r2, [r0, #0]
 800cc44:	e7f9      	b.n	800cc3a <_calloc_r+0x12>
 800cc46:	462a      	mov	r2, r5
 800cc48:	4621      	mov	r1, r4
 800cc4a:	f7fe fb56 	bl	800b2fa <memset>
 800cc4e:	e7f5      	b.n	800cc3c <_calloc_r+0x14>

0800cc50 <__ascii_mbtowc>:
 800cc50:	b082      	sub	sp, #8
 800cc52:	b901      	cbnz	r1, 800cc56 <__ascii_mbtowc+0x6>
 800cc54:	a901      	add	r1, sp, #4
 800cc56:	b142      	cbz	r2, 800cc6a <__ascii_mbtowc+0x1a>
 800cc58:	b14b      	cbz	r3, 800cc6e <__ascii_mbtowc+0x1e>
 800cc5a:	7813      	ldrb	r3, [r2, #0]
 800cc5c:	600b      	str	r3, [r1, #0]
 800cc5e:	7812      	ldrb	r2, [r2, #0]
 800cc60:	1e10      	subs	r0, r2, #0
 800cc62:	bf18      	it	ne
 800cc64:	2001      	movne	r0, #1
 800cc66:	b002      	add	sp, #8
 800cc68:	4770      	bx	lr
 800cc6a:	4610      	mov	r0, r2
 800cc6c:	e7fb      	b.n	800cc66 <__ascii_mbtowc+0x16>
 800cc6e:	f06f 0001 	mvn.w	r0, #1
 800cc72:	e7f8      	b.n	800cc66 <__ascii_mbtowc+0x16>

0800cc74 <__ascii_wctomb>:
 800cc74:	4603      	mov	r3, r0
 800cc76:	4608      	mov	r0, r1
 800cc78:	b141      	cbz	r1, 800cc8c <__ascii_wctomb+0x18>
 800cc7a:	2aff      	cmp	r2, #255	@ 0xff
 800cc7c:	d904      	bls.n	800cc88 <__ascii_wctomb+0x14>
 800cc7e:	228a      	movs	r2, #138	@ 0x8a
 800cc80:	f04f 30ff 	mov.w	r0, #4294967295
 800cc84:	601a      	str	r2, [r3, #0]
 800cc86:	4770      	bx	lr
 800cc88:	2001      	movs	r0, #1
 800cc8a:	700a      	strb	r2, [r1, #0]
 800cc8c:	4770      	bx	lr
	...

0800cc90 <fiprintf>:
 800cc90:	b40e      	push	{r1, r2, r3}
 800cc92:	b503      	push	{r0, r1, lr}
 800cc94:	4601      	mov	r1, r0
 800cc96:	ab03      	add	r3, sp, #12
 800cc98:	4805      	ldr	r0, [pc, #20]	@ (800ccb0 <fiprintf+0x20>)
 800cc9a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc9e:	6800      	ldr	r0, [r0, #0]
 800cca0:	9301      	str	r3, [sp, #4]
 800cca2:	f000 f835 	bl	800cd10 <_vfiprintf_r>
 800cca6:	b002      	add	sp, #8
 800cca8:	f85d eb04 	ldr.w	lr, [sp], #4
 800ccac:	b003      	add	sp, #12
 800ccae:	4770      	bx	lr
 800ccb0:	20000040 	.word	0x20000040

0800ccb4 <abort>:
 800ccb4:	2006      	movs	r0, #6
 800ccb6:	b508      	push	{r3, lr}
 800ccb8:	f000 f9fe 	bl	800d0b8 <raise>
 800ccbc:	2001      	movs	r0, #1
 800ccbe:	f7f5 fac2 	bl	8002246 <_exit>

0800ccc2 <__sfputc_r>:
 800ccc2:	6893      	ldr	r3, [r2, #8]
 800ccc4:	b410      	push	{r4}
 800ccc6:	3b01      	subs	r3, #1
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	6093      	str	r3, [r2, #8]
 800cccc:	da07      	bge.n	800ccde <__sfputc_r+0x1c>
 800ccce:	6994      	ldr	r4, [r2, #24]
 800ccd0:	42a3      	cmp	r3, r4
 800ccd2:	db01      	blt.n	800ccd8 <__sfputc_r+0x16>
 800ccd4:	290a      	cmp	r1, #10
 800ccd6:	d102      	bne.n	800ccde <__sfputc_r+0x1c>
 800ccd8:	bc10      	pop	{r4}
 800ccda:	f000 b931 	b.w	800cf40 <__swbuf_r>
 800ccde:	6813      	ldr	r3, [r2, #0]
 800cce0:	1c58      	adds	r0, r3, #1
 800cce2:	6010      	str	r0, [r2, #0]
 800cce4:	7019      	strb	r1, [r3, #0]
 800cce6:	4608      	mov	r0, r1
 800cce8:	bc10      	pop	{r4}
 800ccea:	4770      	bx	lr

0800ccec <__sfputs_r>:
 800ccec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccee:	4606      	mov	r6, r0
 800ccf0:	460f      	mov	r7, r1
 800ccf2:	4614      	mov	r4, r2
 800ccf4:	18d5      	adds	r5, r2, r3
 800ccf6:	42ac      	cmp	r4, r5
 800ccf8:	d101      	bne.n	800ccfe <__sfputs_r+0x12>
 800ccfa:	2000      	movs	r0, #0
 800ccfc:	e007      	b.n	800cd0e <__sfputs_r+0x22>
 800ccfe:	463a      	mov	r2, r7
 800cd00:	4630      	mov	r0, r6
 800cd02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd06:	f7ff ffdc 	bl	800ccc2 <__sfputc_r>
 800cd0a:	1c43      	adds	r3, r0, #1
 800cd0c:	d1f3      	bne.n	800ccf6 <__sfputs_r+0xa>
 800cd0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cd10 <_vfiprintf_r>:
 800cd10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd14:	460d      	mov	r5, r1
 800cd16:	4614      	mov	r4, r2
 800cd18:	4698      	mov	r8, r3
 800cd1a:	4606      	mov	r6, r0
 800cd1c:	b09d      	sub	sp, #116	@ 0x74
 800cd1e:	b118      	cbz	r0, 800cd28 <_vfiprintf_r+0x18>
 800cd20:	6a03      	ldr	r3, [r0, #32]
 800cd22:	b90b      	cbnz	r3, 800cd28 <_vfiprintf_r+0x18>
 800cd24:	f7fe fa70 	bl	800b208 <__sinit>
 800cd28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd2a:	07d9      	lsls	r1, r3, #31
 800cd2c:	d405      	bmi.n	800cd3a <_vfiprintf_r+0x2a>
 800cd2e:	89ab      	ldrh	r3, [r5, #12]
 800cd30:	059a      	lsls	r2, r3, #22
 800cd32:	d402      	bmi.n	800cd3a <_vfiprintf_r+0x2a>
 800cd34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd36:	f7fe fbb4 	bl	800b4a2 <__retarget_lock_acquire_recursive>
 800cd3a:	89ab      	ldrh	r3, [r5, #12]
 800cd3c:	071b      	lsls	r3, r3, #28
 800cd3e:	d501      	bpl.n	800cd44 <_vfiprintf_r+0x34>
 800cd40:	692b      	ldr	r3, [r5, #16]
 800cd42:	b99b      	cbnz	r3, 800cd6c <_vfiprintf_r+0x5c>
 800cd44:	4629      	mov	r1, r5
 800cd46:	4630      	mov	r0, r6
 800cd48:	f000 f938 	bl	800cfbc <__swsetup_r>
 800cd4c:	b170      	cbz	r0, 800cd6c <_vfiprintf_r+0x5c>
 800cd4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd50:	07dc      	lsls	r4, r3, #31
 800cd52:	d504      	bpl.n	800cd5e <_vfiprintf_r+0x4e>
 800cd54:	f04f 30ff 	mov.w	r0, #4294967295
 800cd58:	b01d      	add	sp, #116	@ 0x74
 800cd5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd5e:	89ab      	ldrh	r3, [r5, #12]
 800cd60:	0598      	lsls	r0, r3, #22
 800cd62:	d4f7      	bmi.n	800cd54 <_vfiprintf_r+0x44>
 800cd64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd66:	f7fe fb9d 	bl	800b4a4 <__retarget_lock_release_recursive>
 800cd6a:	e7f3      	b.n	800cd54 <_vfiprintf_r+0x44>
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd70:	2320      	movs	r3, #32
 800cd72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cd76:	2330      	movs	r3, #48	@ 0x30
 800cd78:	f04f 0901 	mov.w	r9, #1
 800cd7c:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd80:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800cf2c <_vfiprintf_r+0x21c>
 800cd84:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cd88:	4623      	mov	r3, r4
 800cd8a:	469a      	mov	sl, r3
 800cd8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd90:	b10a      	cbz	r2, 800cd96 <_vfiprintf_r+0x86>
 800cd92:	2a25      	cmp	r2, #37	@ 0x25
 800cd94:	d1f9      	bne.n	800cd8a <_vfiprintf_r+0x7a>
 800cd96:	ebba 0b04 	subs.w	fp, sl, r4
 800cd9a:	d00b      	beq.n	800cdb4 <_vfiprintf_r+0xa4>
 800cd9c:	465b      	mov	r3, fp
 800cd9e:	4622      	mov	r2, r4
 800cda0:	4629      	mov	r1, r5
 800cda2:	4630      	mov	r0, r6
 800cda4:	f7ff ffa2 	bl	800ccec <__sfputs_r>
 800cda8:	3001      	adds	r0, #1
 800cdaa:	f000 80a7 	beq.w	800cefc <_vfiprintf_r+0x1ec>
 800cdae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cdb0:	445a      	add	r2, fp
 800cdb2:	9209      	str	r2, [sp, #36]	@ 0x24
 800cdb4:	f89a 3000 	ldrb.w	r3, [sl]
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	f000 809f 	beq.w	800cefc <_vfiprintf_r+0x1ec>
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	f04f 32ff 	mov.w	r2, #4294967295
 800cdc4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cdc8:	f10a 0a01 	add.w	sl, sl, #1
 800cdcc:	9304      	str	r3, [sp, #16]
 800cdce:	9307      	str	r3, [sp, #28]
 800cdd0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cdd4:	931a      	str	r3, [sp, #104]	@ 0x68
 800cdd6:	4654      	mov	r4, sl
 800cdd8:	2205      	movs	r2, #5
 800cdda:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdde:	4853      	ldr	r0, [pc, #332]	@ (800cf2c <_vfiprintf_r+0x21c>)
 800cde0:	f7fe fb61 	bl	800b4a6 <memchr>
 800cde4:	9a04      	ldr	r2, [sp, #16]
 800cde6:	b9d8      	cbnz	r0, 800ce20 <_vfiprintf_r+0x110>
 800cde8:	06d1      	lsls	r1, r2, #27
 800cdea:	bf44      	itt	mi
 800cdec:	2320      	movmi	r3, #32
 800cdee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cdf2:	0713      	lsls	r3, r2, #28
 800cdf4:	bf44      	itt	mi
 800cdf6:	232b      	movmi	r3, #43	@ 0x2b
 800cdf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cdfc:	f89a 3000 	ldrb.w	r3, [sl]
 800ce00:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce02:	d015      	beq.n	800ce30 <_vfiprintf_r+0x120>
 800ce04:	4654      	mov	r4, sl
 800ce06:	2000      	movs	r0, #0
 800ce08:	f04f 0c0a 	mov.w	ip, #10
 800ce0c:	9a07      	ldr	r2, [sp, #28]
 800ce0e:	4621      	mov	r1, r4
 800ce10:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce14:	3b30      	subs	r3, #48	@ 0x30
 800ce16:	2b09      	cmp	r3, #9
 800ce18:	d94b      	bls.n	800ceb2 <_vfiprintf_r+0x1a2>
 800ce1a:	b1b0      	cbz	r0, 800ce4a <_vfiprintf_r+0x13a>
 800ce1c:	9207      	str	r2, [sp, #28]
 800ce1e:	e014      	b.n	800ce4a <_vfiprintf_r+0x13a>
 800ce20:	eba0 0308 	sub.w	r3, r0, r8
 800ce24:	fa09 f303 	lsl.w	r3, r9, r3
 800ce28:	4313      	orrs	r3, r2
 800ce2a:	46a2      	mov	sl, r4
 800ce2c:	9304      	str	r3, [sp, #16]
 800ce2e:	e7d2      	b.n	800cdd6 <_vfiprintf_r+0xc6>
 800ce30:	9b03      	ldr	r3, [sp, #12]
 800ce32:	1d19      	adds	r1, r3, #4
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	9103      	str	r1, [sp, #12]
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	bfbb      	ittet	lt
 800ce3c:	425b      	neglt	r3, r3
 800ce3e:	f042 0202 	orrlt.w	r2, r2, #2
 800ce42:	9307      	strge	r3, [sp, #28]
 800ce44:	9307      	strlt	r3, [sp, #28]
 800ce46:	bfb8      	it	lt
 800ce48:	9204      	strlt	r2, [sp, #16]
 800ce4a:	7823      	ldrb	r3, [r4, #0]
 800ce4c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ce4e:	d10a      	bne.n	800ce66 <_vfiprintf_r+0x156>
 800ce50:	7863      	ldrb	r3, [r4, #1]
 800ce52:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce54:	d132      	bne.n	800cebc <_vfiprintf_r+0x1ac>
 800ce56:	9b03      	ldr	r3, [sp, #12]
 800ce58:	3402      	adds	r4, #2
 800ce5a:	1d1a      	adds	r2, r3, #4
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	9203      	str	r2, [sp, #12]
 800ce60:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ce64:	9305      	str	r3, [sp, #20]
 800ce66:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800cf30 <_vfiprintf_r+0x220>
 800ce6a:	2203      	movs	r2, #3
 800ce6c:	4650      	mov	r0, sl
 800ce6e:	7821      	ldrb	r1, [r4, #0]
 800ce70:	f7fe fb19 	bl	800b4a6 <memchr>
 800ce74:	b138      	cbz	r0, 800ce86 <_vfiprintf_r+0x176>
 800ce76:	2240      	movs	r2, #64	@ 0x40
 800ce78:	9b04      	ldr	r3, [sp, #16]
 800ce7a:	eba0 000a 	sub.w	r0, r0, sl
 800ce7e:	4082      	lsls	r2, r0
 800ce80:	4313      	orrs	r3, r2
 800ce82:	3401      	adds	r4, #1
 800ce84:	9304      	str	r3, [sp, #16]
 800ce86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce8a:	2206      	movs	r2, #6
 800ce8c:	4829      	ldr	r0, [pc, #164]	@ (800cf34 <_vfiprintf_r+0x224>)
 800ce8e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ce92:	f7fe fb08 	bl	800b4a6 <memchr>
 800ce96:	2800      	cmp	r0, #0
 800ce98:	d03f      	beq.n	800cf1a <_vfiprintf_r+0x20a>
 800ce9a:	4b27      	ldr	r3, [pc, #156]	@ (800cf38 <_vfiprintf_r+0x228>)
 800ce9c:	bb1b      	cbnz	r3, 800cee6 <_vfiprintf_r+0x1d6>
 800ce9e:	9b03      	ldr	r3, [sp, #12]
 800cea0:	3307      	adds	r3, #7
 800cea2:	f023 0307 	bic.w	r3, r3, #7
 800cea6:	3308      	adds	r3, #8
 800cea8:	9303      	str	r3, [sp, #12]
 800ceaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ceac:	443b      	add	r3, r7
 800ceae:	9309      	str	r3, [sp, #36]	@ 0x24
 800ceb0:	e76a      	b.n	800cd88 <_vfiprintf_r+0x78>
 800ceb2:	460c      	mov	r4, r1
 800ceb4:	2001      	movs	r0, #1
 800ceb6:	fb0c 3202 	mla	r2, ip, r2, r3
 800ceba:	e7a8      	b.n	800ce0e <_vfiprintf_r+0xfe>
 800cebc:	2300      	movs	r3, #0
 800cebe:	f04f 0c0a 	mov.w	ip, #10
 800cec2:	4619      	mov	r1, r3
 800cec4:	3401      	adds	r4, #1
 800cec6:	9305      	str	r3, [sp, #20]
 800cec8:	4620      	mov	r0, r4
 800ceca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cece:	3a30      	subs	r2, #48	@ 0x30
 800ced0:	2a09      	cmp	r2, #9
 800ced2:	d903      	bls.n	800cedc <_vfiprintf_r+0x1cc>
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d0c6      	beq.n	800ce66 <_vfiprintf_r+0x156>
 800ced8:	9105      	str	r1, [sp, #20]
 800ceda:	e7c4      	b.n	800ce66 <_vfiprintf_r+0x156>
 800cedc:	4604      	mov	r4, r0
 800cede:	2301      	movs	r3, #1
 800cee0:	fb0c 2101 	mla	r1, ip, r1, r2
 800cee4:	e7f0      	b.n	800cec8 <_vfiprintf_r+0x1b8>
 800cee6:	ab03      	add	r3, sp, #12
 800cee8:	9300      	str	r3, [sp, #0]
 800ceea:	462a      	mov	r2, r5
 800ceec:	4630      	mov	r0, r6
 800ceee:	4b13      	ldr	r3, [pc, #76]	@ (800cf3c <_vfiprintf_r+0x22c>)
 800cef0:	a904      	add	r1, sp, #16
 800cef2:	f7fd fd3f 	bl	800a974 <_printf_float>
 800cef6:	4607      	mov	r7, r0
 800cef8:	1c78      	adds	r0, r7, #1
 800cefa:	d1d6      	bne.n	800ceaa <_vfiprintf_r+0x19a>
 800cefc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cefe:	07d9      	lsls	r1, r3, #31
 800cf00:	d405      	bmi.n	800cf0e <_vfiprintf_r+0x1fe>
 800cf02:	89ab      	ldrh	r3, [r5, #12]
 800cf04:	059a      	lsls	r2, r3, #22
 800cf06:	d402      	bmi.n	800cf0e <_vfiprintf_r+0x1fe>
 800cf08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf0a:	f7fe facb 	bl	800b4a4 <__retarget_lock_release_recursive>
 800cf0e:	89ab      	ldrh	r3, [r5, #12]
 800cf10:	065b      	lsls	r3, r3, #25
 800cf12:	f53f af1f 	bmi.w	800cd54 <_vfiprintf_r+0x44>
 800cf16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cf18:	e71e      	b.n	800cd58 <_vfiprintf_r+0x48>
 800cf1a:	ab03      	add	r3, sp, #12
 800cf1c:	9300      	str	r3, [sp, #0]
 800cf1e:	462a      	mov	r2, r5
 800cf20:	4630      	mov	r0, r6
 800cf22:	4b06      	ldr	r3, [pc, #24]	@ (800cf3c <_vfiprintf_r+0x22c>)
 800cf24:	a904      	add	r1, sp, #16
 800cf26:	f7fd ffc3 	bl	800aeb0 <_printf_i>
 800cf2a:	e7e4      	b.n	800cef6 <_vfiprintf_r+0x1e6>
 800cf2c:	0800d6fe 	.word	0x0800d6fe
 800cf30:	0800d704 	.word	0x0800d704
 800cf34:	0800d708 	.word	0x0800d708
 800cf38:	0800a975 	.word	0x0800a975
 800cf3c:	0800cced 	.word	0x0800cced

0800cf40 <__swbuf_r>:
 800cf40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf42:	460e      	mov	r6, r1
 800cf44:	4614      	mov	r4, r2
 800cf46:	4605      	mov	r5, r0
 800cf48:	b118      	cbz	r0, 800cf52 <__swbuf_r+0x12>
 800cf4a:	6a03      	ldr	r3, [r0, #32]
 800cf4c:	b90b      	cbnz	r3, 800cf52 <__swbuf_r+0x12>
 800cf4e:	f7fe f95b 	bl	800b208 <__sinit>
 800cf52:	69a3      	ldr	r3, [r4, #24]
 800cf54:	60a3      	str	r3, [r4, #8]
 800cf56:	89a3      	ldrh	r3, [r4, #12]
 800cf58:	071a      	lsls	r2, r3, #28
 800cf5a:	d501      	bpl.n	800cf60 <__swbuf_r+0x20>
 800cf5c:	6923      	ldr	r3, [r4, #16]
 800cf5e:	b943      	cbnz	r3, 800cf72 <__swbuf_r+0x32>
 800cf60:	4621      	mov	r1, r4
 800cf62:	4628      	mov	r0, r5
 800cf64:	f000 f82a 	bl	800cfbc <__swsetup_r>
 800cf68:	b118      	cbz	r0, 800cf72 <__swbuf_r+0x32>
 800cf6a:	f04f 37ff 	mov.w	r7, #4294967295
 800cf6e:	4638      	mov	r0, r7
 800cf70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf72:	6823      	ldr	r3, [r4, #0]
 800cf74:	6922      	ldr	r2, [r4, #16]
 800cf76:	b2f6      	uxtb	r6, r6
 800cf78:	1a98      	subs	r0, r3, r2
 800cf7a:	6963      	ldr	r3, [r4, #20]
 800cf7c:	4637      	mov	r7, r6
 800cf7e:	4283      	cmp	r3, r0
 800cf80:	dc05      	bgt.n	800cf8e <__swbuf_r+0x4e>
 800cf82:	4621      	mov	r1, r4
 800cf84:	4628      	mov	r0, r5
 800cf86:	f7ff fdf9 	bl	800cb7c <_fflush_r>
 800cf8a:	2800      	cmp	r0, #0
 800cf8c:	d1ed      	bne.n	800cf6a <__swbuf_r+0x2a>
 800cf8e:	68a3      	ldr	r3, [r4, #8]
 800cf90:	3b01      	subs	r3, #1
 800cf92:	60a3      	str	r3, [r4, #8]
 800cf94:	6823      	ldr	r3, [r4, #0]
 800cf96:	1c5a      	adds	r2, r3, #1
 800cf98:	6022      	str	r2, [r4, #0]
 800cf9a:	701e      	strb	r6, [r3, #0]
 800cf9c:	6962      	ldr	r2, [r4, #20]
 800cf9e:	1c43      	adds	r3, r0, #1
 800cfa0:	429a      	cmp	r2, r3
 800cfa2:	d004      	beq.n	800cfae <__swbuf_r+0x6e>
 800cfa4:	89a3      	ldrh	r3, [r4, #12]
 800cfa6:	07db      	lsls	r3, r3, #31
 800cfa8:	d5e1      	bpl.n	800cf6e <__swbuf_r+0x2e>
 800cfaa:	2e0a      	cmp	r6, #10
 800cfac:	d1df      	bne.n	800cf6e <__swbuf_r+0x2e>
 800cfae:	4621      	mov	r1, r4
 800cfb0:	4628      	mov	r0, r5
 800cfb2:	f7ff fde3 	bl	800cb7c <_fflush_r>
 800cfb6:	2800      	cmp	r0, #0
 800cfb8:	d0d9      	beq.n	800cf6e <__swbuf_r+0x2e>
 800cfba:	e7d6      	b.n	800cf6a <__swbuf_r+0x2a>

0800cfbc <__swsetup_r>:
 800cfbc:	b538      	push	{r3, r4, r5, lr}
 800cfbe:	4b29      	ldr	r3, [pc, #164]	@ (800d064 <__swsetup_r+0xa8>)
 800cfc0:	4605      	mov	r5, r0
 800cfc2:	6818      	ldr	r0, [r3, #0]
 800cfc4:	460c      	mov	r4, r1
 800cfc6:	b118      	cbz	r0, 800cfd0 <__swsetup_r+0x14>
 800cfc8:	6a03      	ldr	r3, [r0, #32]
 800cfca:	b90b      	cbnz	r3, 800cfd0 <__swsetup_r+0x14>
 800cfcc:	f7fe f91c 	bl	800b208 <__sinit>
 800cfd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfd4:	0719      	lsls	r1, r3, #28
 800cfd6:	d422      	bmi.n	800d01e <__swsetup_r+0x62>
 800cfd8:	06da      	lsls	r2, r3, #27
 800cfda:	d407      	bmi.n	800cfec <__swsetup_r+0x30>
 800cfdc:	2209      	movs	r2, #9
 800cfde:	602a      	str	r2, [r5, #0]
 800cfe0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cfe4:	f04f 30ff 	mov.w	r0, #4294967295
 800cfe8:	81a3      	strh	r3, [r4, #12]
 800cfea:	e033      	b.n	800d054 <__swsetup_r+0x98>
 800cfec:	0758      	lsls	r0, r3, #29
 800cfee:	d512      	bpl.n	800d016 <__swsetup_r+0x5a>
 800cff0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cff2:	b141      	cbz	r1, 800d006 <__swsetup_r+0x4a>
 800cff4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cff8:	4299      	cmp	r1, r3
 800cffa:	d002      	beq.n	800d002 <__swsetup_r+0x46>
 800cffc:	4628      	mov	r0, r5
 800cffe:	f7ff f8bf 	bl	800c180 <_free_r>
 800d002:	2300      	movs	r3, #0
 800d004:	6363      	str	r3, [r4, #52]	@ 0x34
 800d006:	89a3      	ldrh	r3, [r4, #12]
 800d008:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d00c:	81a3      	strh	r3, [r4, #12]
 800d00e:	2300      	movs	r3, #0
 800d010:	6063      	str	r3, [r4, #4]
 800d012:	6923      	ldr	r3, [r4, #16]
 800d014:	6023      	str	r3, [r4, #0]
 800d016:	89a3      	ldrh	r3, [r4, #12]
 800d018:	f043 0308 	orr.w	r3, r3, #8
 800d01c:	81a3      	strh	r3, [r4, #12]
 800d01e:	6923      	ldr	r3, [r4, #16]
 800d020:	b94b      	cbnz	r3, 800d036 <__swsetup_r+0x7a>
 800d022:	89a3      	ldrh	r3, [r4, #12]
 800d024:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d028:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d02c:	d003      	beq.n	800d036 <__swsetup_r+0x7a>
 800d02e:	4621      	mov	r1, r4
 800d030:	4628      	mov	r0, r5
 800d032:	f000 f882 	bl	800d13a <__smakebuf_r>
 800d036:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d03a:	f013 0201 	ands.w	r2, r3, #1
 800d03e:	d00a      	beq.n	800d056 <__swsetup_r+0x9a>
 800d040:	2200      	movs	r2, #0
 800d042:	60a2      	str	r2, [r4, #8]
 800d044:	6962      	ldr	r2, [r4, #20]
 800d046:	4252      	negs	r2, r2
 800d048:	61a2      	str	r2, [r4, #24]
 800d04a:	6922      	ldr	r2, [r4, #16]
 800d04c:	b942      	cbnz	r2, 800d060 <__swsetup_r+0xa4>
 800d04e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d052:	d1c5      	bne.n	800cfe0 <__swsetup_r+0x24>
 800d054:	bd38      	pop	{r3, r4, r5, pc}
 800d056:	0799      	lsls	r1, r3, #30
 800d058:	bf58      	it	pl
 800d05a:	6962      	ldrpl	r2, [r4, #20]
 800d05c:	60a2      	str	r2, [r4, #8]
 800d05e:	e7f4      	b.n	800d04a <__swsetup_r+0x8e>
 800d060:	2000      	movs	r0, #0
 800d062:	e7f7      	b.n	800d054 <__swsetup_r+0x98>
 800d064:	20000040 	.word	0x20000040

0800d068 <_raise_r>:
 800d068:	291f      	cmp	r1, #31
 800d06a:	b538      	push	{r3, r4, r5, lr}
 800d06c:	4605      	mov	r5, r0
 800d06e:	460c      	mov	r4, r1
 800d070:	d904      	bls.n	800d07c <_raise_r+0x14>
 800d072:	2316      	movs	r3, #22
 800d074:	6003      	str	r3, [r0, #0]
 800d076:	f04f 30ff 	mov.w	r0, #4294967295
 800d07a:	bd38      	pop	{r3, r4, r5, pc}
 800d07c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d07e:	b112      	cbz	r2, 800d086 <_raise_r+0x1e>
 800d080:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d084:	b94b      	cbnz	r3, 800d09a <_raise_r+0x32>
 800d086:	4628      	mov	r0, r5
 800d088:	f000 f830 	bl	800d0ec <_getpid_r>
 800d08c:	4622      	mov	r2, r4
 800d08e:	4601      	mov	r1, r0
 800d090:	4628      	mov	r0, r5
 800d092:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d096:	f000 b817 	b.w	800d0c8 <_kill_r>
 800d09a:	2b01      	cmp	r3, #1
 800d09c:	d00a      	beq.n	800d0b4 <_raise_r+0x4c>
 800d09e:	1c59      	adds	r1, r3, #1
 800d0a0:	d103      	bne.n	800d0aa <_raise_r+0x42>
 800d0a2:	2316      	movs	r3, #22
 800d0a4:	6003      	str	r3, [r0, #0]
 800d0a6:	2001      	movs	r0, #1
 800d0a8:	e7e7      	b.n	800d07a <_raise_r+0x12>
 800d0aa:	2100      	movs	r1, #0
 800d0ac:	4620      	mov	r0, r4
 800d0ae:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d0b2:	4798      	blx	r3
 800d0b4:	2000      	movs	r0, #0
 800d0b6:	e7e0      	b.n	800d07a <_raise_r+0x12>

0800d0b8 <raise>:
 800d0b8:	4b02      	ldr	r3, [pc, #8]	@ (800d0c4 <raise+0xc>)
 800d0ba:	4601      	mov	r1, r0
 800d0bc:	6818      	ldr	r0, [r3, #0]
 800d0be:	f7ff bfd3 	b.w	800d068 <_raise_r>
 800d0c2:	bf00      	nop
 800d0c4:	20000040 	.word	0x20000040

0800d0c8 <_kill_r>:
 800d0c8:	b538      	push	{r3, r4, r5, lr}
 800d0ca:	2300      	movs	r3, #0
 800d0cc:	4d06      	ldr	r5, [pc, #24]	@ (800d0e8 <_kill_r+0x20>)
 800d0ce:	4604      	mov	r4, r0
 800d0d0:	4608      	mov	r0, r1
 800d0d2:	4611      	mov	r1, r2
 800d0d4:	602b      	str	r3, [r5, #0]
 800d0d6:	f7f5 f8a6 	bl	8002226 <_kill>
 800d0da:	1c43      	adds	r3, r0, #1
 800d0dc:	d102      	bne.n	800d0e4 <_kill_r+0x1c>
 800d0de:	682b      	ldr	r3, [r5, #0]
 800d0e0:	b103      	cbz	r3, 800d0e4 <_kill_r+0x1c>
 800d0e2:	6023      	str	r3, [r4, #0]
 800d0e4:	bd38      	pop	{r3, r4, r5, pc}
 800d0e6:	bf00      	nop
 800d0e8:	20002884 	.word	0x20002884

0800d0ec <_getpid_r>:
 800d0ec:	f7f5 b894 	b.w	8002218 <_getpid>

0800d0f0 <__swhatbuf_r>:
 800d0f0:	b570      	push	{r4, r5, r6, lr}
 800d0f2:	460c      	mov	r4, r1
 800d0f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0f8:	4615      	mov	r5, r2
 800d0fa:	2900      	cmp	r1, #0
 800d0fc:	461e      	mov	r6, r3
 800d0fe:	b096      	sub	sp, #88	@ 0x58
 800d100:	da0c      	bge.n	800d11c <__swhatbuf_r+0x2c>
 800d102:	89a3      	ldrh	r3, [r4, #12]
 800d104:	2100      	movs	r1, #0
 800d106:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d10a:	bf14      	ite	ne
 800d10c:	2340      	movne	r3, #64	@ 0x40
 800d10e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d112:	2000      	movs	r0, #0
 800d114:	6031      	str	r1, [r6, #0]
 800d116:	602b      	str	r3, [r5, #0]
 800d118:	b016      	add	sp, #88	@ 0x58
 800d11a:	bd70      	pop	{r4, r5, r6, pc}
 800d11c:	466a      	mov	r2, sp
 800d11e:	f000 f849 	bl	800d1b4 <_fstat_r>
 800d122:	2800      	cmp	r0, #0
 800d124:	dbed      	blt.n	800d102 <__swhatbuf_r+0x12>
 800d126:	9901      	ldr	r1, [sp, #4]
 800d128:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d12c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d130:	4259      	negs	r1, r3
 800d132:	4159      	adcs	r1, r3
 800d134:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d138:	e7eb      	b.n	800d112 <__swhatbuf_r+0x22>

0800d13a <__smakebuf_r>:
 800d13a:	898b      	ldrh	r3, [r1, #12]
 800d13c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d13e:	079d      	lsls	r5, r3, #30
 800d140:	4606      	mov	r6, r0
 800d142:	460c      	mov	r4, r1
 800d144:	d507      	bpl.n	800d156 <__smakebuf_r+0x1c>
 800d146:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d14a:	6023      	str	r3, [r4, #0]
 800d14c:	6123      	str	r3, [r4, #16]
 800d14e:	2301      	movs	r3, #1
 800d150:	6163      	str	r3, [r4, #20]
 800d152:	b003      	add	sp, #12
 800d154:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d156:	466a      	mov	r2, sp
 800d158:	ab01      	add	r3, sp, #4
 800d15a:	f7ff ffc9 	bl	800d0f0 <__swhatbuf_r>
 800d15e:	9f00      	ldr	r7, [sp, #0]
 800d160:	4605      	mov	r5, r0
 800d162:	4639      	mov	r1, r7
 800d164:	4630      	mov	r0, r6
 800d166:	f7ff f87d 	bl	800c264 <_malloc_r>
 800d16a:	b948      	cbnz	r0, 800d180 <__smakebuf_r+0x46>
 800d16c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d170:	059a      	lsls	r2, r3, #22
 800d172:	d4ee      	bmi.n	800d152 <__smakebuf_r+0x18>
 800d174:	f023 0303 	bic.w	r3, r3, #3
 800d178:	f043 0302 	orr.w	r3, r3, #2
 800d17c:	81a3      	strh	r3, [r4, #12]
 800d17e:	e7e2      	b.n	800d146 <__smakebuf_r+0xc>
 800d180:	89a3      	ldrh	r3, [r4, #12]
 800d182:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d186:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d18a:	81a3      	strh	r3, [r4, #12]
 800d18c:	9b01      	ldr	r3, [sp, #4]
 800d18e:	6020      	str	r0, [r4, #0]
 800d190:	b15b      	cbz	r3, 800d1aa <__smakebuf_r+0x70>
 800d192:	4630      	mov	r0, r6
 800d194:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d198:	f000 f81e 	bl	800d1d8 <_isatty_r>
 800d19c:	b128      	cbz	r0, 800d1aa <__smakebuf_r+0x70>
 800d19e:	89a3      	ldrh	r3, [r4, #12]
 800d1a0:	f023 0303 	bic.w	r3, r3, #3
 800d1a4:	f043 0301 	orr.w	r3, r3, #1
 800d1a8:	81a3      	strh	r3, [r4, #12]
 800d1aa:	89a3      	ldrh	r3, [r4, #12]
 800d1ac:	431d      	orrs	r5, r3
 800d1ae:	81a5      	strh	r5, [r4, #12]
 800d1b0:	e7cf      	b.n	800d152 <__smakebuf_r+0x18>
	...

0800d1b4 <_fstat_r>:
 800d1b4:	b538      	push	{r3, r4, r5, lr}
 800d1b6:	2300      	movs	r3, #0
 800d1b8:	4d06      	ldr	r5, [pc, #24]	@ (800d1d4 <_fstat_r+0x20>)
 800d1ba:	4604      	mov	r4, r0
 800d1bc:	4608      	mov	r0, r1
 800d1be:	4611      	mov	r1, r2
 800d1c0:	602b      	str	r3, [r5, #0]
 800d1c2:	f7f5 f88f 	bl	80022e4 <_fstat>
 800d1c6:	1c43      	adds	r3, r0, #1
 800d1c8:	d102      	bne.n	800d1d0 <_fstat_r+0x1c>
 800d1ca:	682b      	ldr	r3, [r5, #0]
 800d1cc:	b103      	cbz	r3, 800d1d0 <_fstat_r+0x1c>
 800d1ce:	6023      	str	r3, [r4, #0]
 800d1d0:	bd38      	pop	{r3, r4, r5, pc}
 800d1d2:	bf00      	nop
 800d1d4:	20002884 	.word	0x20002884

0800d1d8 <_isatty_r>:
 800d1d8:	b538      	push	{r3, r4, r5, lr}
 800d1da:	2300      	movs	r3, #0
 800d1dc:	4d05      	ldr	r5, [pc, #20]	@ (800d1f4 <_isatty_r+0x1c>)
 800d1de:	4604      	mov	r4, r0
 800d1e0:	4608      	mov	r0, r1
 800d1e2:	602b      	str	r3, [r5, #0]
 800d1e4:	f7f5 f88d 	bl	8002302 <_isatty>
 800d1e8:	1c43      	adds	r3, r0, #1
 800d1ea:	d102      	bne.n	800d1f2 <_isatty_r+0x1a>
 800d1ec:	682b      	ldr	r3, [r5, #0]
 800d1ee:	b103      	cbz	r3, 800d1f2 <_isatty_r+0x1a>
 800d1f0:	6023      	str	r3, [r4, #0]
 800d1f2:	bd38      	pop	{r3, r4, r5, pc}
 800d1f4:	20002884 	.word	0x20002884

0800d1f8 <_init>:
 800d1f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d1fa:	bf00      	nop
 800d1fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d1fe:	bc08      	pop	{r3}
 800d200:	469e      	mov	lr, r3
 800d202:	4770      	bx	lr

0800d204 <_fini>:
 800d204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d206:	bf00      	nop
 800d208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d20a:	bc08      	pop	{r3}
 800d20c:	469e      	mov	lr, r3
 800d20e:	4770      	bx	lr
