[1] B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, “Architecting phase change memory as a scalable DRAM alternative,” in Proceedings of the International Symposium on Computer Architecture, 2009, pp. 2–13.
[2] M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano, “A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram,” Electron Devices Meet. 2005. IEDM Tech. Dig. IEEE Int., vol. 0, no. c, pp. 459–462, 2005.
[3] G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen, “A novel architecture of the 3D stacked MRAM L2 Cache for CMPs,” Proc. - Int. Symp. High-Performance Comput. Archit., pp. 239–249, 2009.
[4] P. Zhou, B. Zhao, J. Yang, and Y. Zhang, “Energy reduction for STT-RAM using early write termination,” in Proceedings of the International Conference on Computer-Aided Design, 2009, pp. 264–268.
[5] C. Xu, D. Niu, X. Zhu, S. H. Kang, M. Nowak, and Y. Xie, “Device-architecture co-optimization of STT-RAM based memory for low power embedded systems,” in 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2011, pp. 463–470.
[6] C. W. Smullen, V. Mohan, A. Nigam, S. Gurumurthi, and M. R. Stan, “Relaxing non-volatility for fast and energy-efficient STT- RAM caches,” 2011 IEEE 17th Int. Symp. High Perform. Comput. Archit., pp. 50–61, 2011.
[7] A. Jog, A. K. Mishra, C. Xu, Y. Xie, V. Narayanan, R. Iyer, and C. R. Das, “Cache revive: Architecting volatile STT-RAM caches for enhanced performance in CMPs,” in Proceedings of the Design
Automation Conference, 2012, pp. 243–252.
[8] M. Rasquinha, D. Choudhary, S. Chatterjee, S. Mukhopadhyay, and
S. Yalamanchili, “An energy efficient cache design using spin torque transfer (STT) RAM,” Proc. Int. Symp. Low Power Electron. Des., pp. 389–394, 2010.
[9] S. P. Park, S. Gupta, N. Mojumder, A. Raghunathan, and K. Roy, “Future cache design using STT MRAMs for improved energy efficiency,” Proc. 49th Annu. Des. Autom. Conf. - DAC ’12, p. 492, 2012.
[10] S. Cho and H. Lee, “Flip-N-Write,” in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture - Micro-42, 2009, p. 347.
[11] T. Kojo, M. Tawada, M. Yanagisawa, and N. Togawa, “A write- reducing and error-correcting code generation method for non- volatile memories,” in 2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), 2014, pp. 304–307.
[12] J. L. Henning, “SPEC CPU2006 benchmark descriptions,” ACM SIGARCH Comput. Archit. News, vol. 34, no. 4, pp. 1–17, 2006.
[13] W. Zhao, E. Belhaire, Q. Mistral, C. Chappert, V. Javerliac, B. Dieny, and E. Nicolle, “Macro-model of Spin-Transfer Torque based Magnetic Tunnel Junction device for hybrid Magnetic-CMOS design,” BMAS 2006 - Proc. 2006 IEEE Int. Behav. Model. Simul. Work., pp. 40–43, 2007.
[14] S. Mittal, J. S. Vetter, and S. Member, “A Survey Of Architectural Approaches for Data Compression in Cache and Main Memory Systems,” IEEE Trans. Parallel Distrib. Syst., vol. 9219, no. c, pp. 1–14, 2015.
[15] P. Chi, S. Li, S. H. Kang, and Y. Xie, “Architecture design with STT-RAM: Opportunities and challenges,” 2016 21st Asia South Pacific Des. Autom. Conf., pp. 109–114, 2016.
[16] J. Jung, Y. Nakata, M. Yoshimoto, and H. Kawaguchi, “Energy- efficient Spin-Transfer Torque RAM cache exploiting additional all-zero-data flags,” Proc. - Int. Symp. Qual. Electron. Des. ISQED, pp. 216–223, 2013.
[17] S. Yazdanshenas, M. R. Pirbasti, M. Fazeli, and A. Patooghy, “Coding last level STT-RAM cache for high endurance and low power,” IEEE Comput. Archit. Lett., vol. 13, no. 2, pp. 73–76, 2014.
[18] Z. Wang, D. a. Jimenez, C. Xu, G. Sun, and Y. Xie, “Adaptive placement and migration policy for an STT-RAM-based hybrid cache,” Proc. - Int. Symp. High-Performance Comput. Archit., pp. 13–24, 2014.
[19] X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and Y. Xie, “Hybrid cache architecture with disparate memory technologies,” Proc. Int. Symp. Comput. Archit., pp. 34–45, 2009.
[20] J. Li, C. J. Xue, and Y. Xu, “STT-RAM based energy-efficiency hybrid cache for CMPs,” 2011 IEEE/IFIP 19th Int. Conf. VLSI Syst. VLSI-SoC 2011, pp. 31–36, 2011.
[21] A. Arelakis and P. Stenstrom, “SC2: A statistical compression cache scheme,” Proc. - Int. Symp. Comput. Archit., pp. 145–156, 2014.
[22] J. Hu, C. J. Xue, Q. Zhuge, W. C. Tseng, and E. H. M. Sha, “Data allocation optimization for hybrid scratch pad memory with SRAM and nonvolatile memory,” IEEE Trans. Very Large Scale Integr. Syst., vol. 21, no. 6, pp. 1094–1102, 2013.
[23] X. Wu, J. Li, L. Zhang, E. Speight, R. Rajamony, and Y. Xie, “Design exploration of hybrid caches with disparate memory technologies,” ACM Trans. Archit. Code Optim., vol. 7, no. 3, pp. 1–34, Dec. 2010.
[24] B. Sinharoy, J. A. Van Norstrand, R. J. Eickemeyer, H. Q. Le, J. Leenstra, D. Q. Nguyen, B. Konigsburg, K. Ward, M. D. Brown, J. E. Moreira, D. Levitan, S. Tung, D. Hrusecky, J. W. Bishop, M. Gschwind, M. Boersma, M. Kroener, M. Kaltenbach, T. Karkhanis, and K. M. Fernsler, “IBM POWER8 processor core microarchitecture,” IBM J. Res. Dev., vol. 59, no. 1, p. 2:1-2:21, 2015.
[25] M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely, and J. Emer, “Adaptive insertion policies for high performance caching,” ACM SIGARCH Comput. Archit. News, vol. 35, no. 2, p. 381, Jun. 2007.
[26] P. M. Palangappa and K. Mohanram, “Flip-Mirror-Rotate: An Architecture for Bit-write Reduction and Wear Leveling in Non- volatile Memories,” Proc. 25th Ed. Gt. Lakes Symp. VLSI - GLSVLSI ’15, pp. 221–224, 2015.
[27] B. Parhami, “Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters,” IEEE Trans. Circuits Syst. II Express Briefs, vol. 56, no. 2, pp. 167– 171, 2009.
[28] S. Wairya, R. K. Nagaria, and S. Tiwari, “Performance analysis of high speed hybrid CMOS full adder circuits for low voltage VLSI design,” VLSI Des., vol. 2012, 2012.
[29] F. Bellard, “QEMU , a Fast and Portable Dynamic Translator,” USENIX Annu. Tech. Conf. Proc. 2005 Conf., pp. 41–46, 2005.
[30] T. E. Carlson, W. Heirman, S. Eyerman, I. Hur, and L. Eeckhout, “An Evaluation of High-Level Mechanistic Core Models,” ACM Trans. Archit. Code Optim., vol. 11, no. 3, p. Article No. 28, 2014.
[31] X. Dong, C. Xu, N. Jouppi, and Y. Xie, “NVSim: A circuit-level performance, energy, and area model for emerging non-volatile memory,” Emerg. Mem. Technol. Des. Archit. Appl., vol. 9781441995, no. 7, pp. 15–50, 2014.
