INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/number_subtractor_4bit/number_subtractor_4bit.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/number_subtractor_4bit/number_subtractor_4bit.srcs/sources_1/new/number_subtractor_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module number_subtractor_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nick/Dokumenty/AGH/CUE/Verilog/github_repo/labs/lab1/number_subtractor_4bit/number_subtractor_4bit.srcs/sources_1/new/number_subtractor_4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module number_subtractor_4bit_tb
