# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Cafetera_3.srcs/sources_1/imports/sources_1/imports/new/EDGEDTCTR.vhd" \
"../../../../Cafetera_3.srcs/sources_1/new/Frec_div.vhd" \
"../../../../Cafetera_3.srcs/sources_1/imports/sources_1/imports/new/SYNCHRNZR.vhd" \
"../../../../Cafetera_3.srcs/sources_1/imports/sources_1/new/Top.vhd" \
"../../../../Cafetera_3.srcs/sources_1/imports/sources_1/new/controler.vhd" \
"../../../../Cafetera_3.srcs/sources_1/imports/sources_1/imports/new/counter.vhd" \
"../../../../Cafetera_3.srcs/sim_1/imports/new/Top_tb.vhd" \

# Do not sort compile order
nosort
