Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 16 00:26:44 2021
| Host         : MOONCELL running 64-bit major release  (build 9200)
| Command      : report_drc -file CNN_imp_wrapper_drc_routed.rpt -pb CNN_imp_wrapper_drc_routed.pb -rpx CNN_imp_wrapper_drc_routed.rpx
| Design       : CNN_imp_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 207
+-----------+----------+--------------------------------------+------------+
| Rule      | Severity | Description                          | Violations |
+-----------+----------+--------------------------------------+------------+
| DPIP-2    | Warning  | Input pipelining                     | 189        |
| REQP-1934 | Advisory | RAMB18E2_nochange_collision_advisory | 1          |
| REQP-1935 | Advisory | RAMB36E2_nochange_collision_advisory | 17         |
+-----------+----------+--------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#50 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#51 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#52 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#53 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#54 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#55 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#56 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#57 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#58 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#59 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#60 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#61 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#62 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#63 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#64 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#65 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#66 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#67 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#68 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#69 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#70 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#71 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#72 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#73 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#74 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#75 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#76 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#77 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#78 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#79 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#80 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#81 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#82 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#83 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#84 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#85 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#86 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#87 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#88 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#89 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#90 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#91 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#92 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#93 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#94 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#95 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#96 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#97 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#98 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#99 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#100 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#101 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#102 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#103 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#104 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#105 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#106 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#107 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#108 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#109 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#110 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#111 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#112 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#113 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#114 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#115 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#116 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#117 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#118 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#119 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#120 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#121 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#122 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#123 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#124 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#125 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#126 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#127 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#128 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#129 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#130 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#131 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#132 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#133 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#134 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#135 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#136 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#137 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#138 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#139 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#140 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#141 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#142 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#143 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#144 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#145 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#146 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#147 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#148 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#149 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#150 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#151 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#152 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#153 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#154 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#155 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#156 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#157 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#158 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#159 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#160 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#161 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#162 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#163 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#164 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#165 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#166 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#167 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#168 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#169 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#170 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#171 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#172 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#173 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#174 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#175 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#176 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#177 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#178 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#179 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#180 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#181 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#182 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#183 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#184 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#185 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#186 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#187 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#188 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#189 Warning
Input pipelining  
DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

REQP-1934#1 Advisory
RAMB18E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_16) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#1 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#2 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#3 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#4 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#5 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#6 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#7 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#8 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#9 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#10 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#11 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#12 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#13 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#14 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#15 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#16 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#17 Advisory
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


