{"Source Block": ["hdl/library/axi_adrv9001/axi_adrv9001_rx_channel.v@193:322@HdlStmIf", "    .iqcor_coeff_1 (adc_iqcor_coeff_1_s),\n    .iqcor_coeff_2 (adc_iqcor_coeff_2_s));\n  end\n  end\n\n  if (DISABLE == 1) begin\n    assign adc_enable = 1'b0;\n    assign up_adc_pn_err = 1'b0;\n    assign up_adc_pn_oos = 1'b0;\n    assign up_adc_or = 1'b0;\n    assign up_wack = 1'b0;\n    assign up_rdata =  32'b0;\n    assign up_rack = 1'b0;\n  end else begin\n  // pn oos & pn err\n\n  // PN7 x^7 + x^6 + 1\n  ad_pngen  #(\n    .POL_MASK ( (1<<7) | (1<<6) ),\n    .POL_W (7),\n    .DW (16)\n    ) PN7_gen (\n    .clk (adc_clk),\n    .reset (adc_rst),\n    .clk_en (adc_valid_in_s),\n    .pn_init (adc_pn_oos_s),\n    .pn_data_in (adc_data_in_s),\n    .pn_data_out (pn7_data)\n  );\n\n  // PN15 x^15 + x^14 + 1\n  ad_pngen  #(\n    .POL_MASK ( (1<<15) | (1<<14) ),\n    .POL_W (15),\n    .DW (16)\n    ) PN15_gen (\n    .clk (adc_clk),\n    .reset (adc_rst),\n    .clk_en (adc_valid_in_s),\n    .pn_init (adc_pn_oos_s),\n    .pn_data_in (adc_data_in_s),\n    .pn_data_out (pn15_data)\n  );\n\n  // reference nibble ramp and full ramp generator\n  always @(posedge adc_clk) begin\n    if (adc_pn_oos_s) begin\n      full_ramp_counter <= adc_data_in_s + 16'd1;\n    end else if (adc_valid_in_s) begin\n      full_ramp_counter <= full_ramp_counter + 16'd1;\n    end\n  end\n\n  assign adc_data_pn  = adc_pnseq_sel == 4'd4 ? pn7_data :\n                        adc_pnseq_sel == 4'd5 ? pn15_data :\n                        adc_pnseq_sel == 4'd10 ? {4{full_ramp_counter[3:0]}} :\n                        adc_pnseq_sel == 4'd11 ? full_ramp_counter : 'h0;\n\n  ad_pnmon #(\n    .DATA_WIDTH (DATA_WIDTH),\n    .OOS_THRESHOLD (8),\n    .ALLOW_ZERO_MASKING(1)\n  ) i_pnmon (\n    .adc_clk (adc_clk),\n    .adc_valid_in (adc_valid_in_s),\n    .adc_data_in (adc_data_in_s),\n    .adc_data_pn (adc_data_pn),\n    .adc_pattern_has_zero (adc_pnseq_sel[3]),\n    .adc_pn_oos (adc_pn_oos_s),\n    .adc_pn_err (adc_pn_err_s)\n  );\n\n  up_adc_channel #(\n    .COMMON_ID (COMMON_ID),\n    .CHANNEL_ID (CHANNEL_ID),\n    .USERPORTS_DISABLE(1),\n    .DATAFORMAT_DISABLE(DATAFORMAT_DISABLE),\n    .DCFILTER_DISABLE(DCFILTER_DISABLE),\n    .IQCORRECTION_DISABLE(IQCORRECTION_DISABLE))\n  i_up_adc_channel (\n    .adc_clk (adc_clk),\n    .adc_rst (adc_rst),\n    .adc_enable (adc_enable),\n    .adc_iqcor_enb (adc_iqcor_enb_s),\n    .adc_dcfilt_enb (adc_dcfilt_enb_s),\n    .adc_dfmt_se (adc_dfmt_se_s),\n    .adc_dfmt_type (adc_dfmt_type_s),\n    .adc_dfmt_enable (adc_dfmt_enable_s),\n    .adc_dcfilt_offset (adc_dcfilt_offset_s),\n    .adc_dcfilt_coeff (adc_dcfilt_coeff_s),\n    .adc_iqcor_coeff_1 (adc_iqcor_coeff_1_s),\n    .adc_iqcor_coeff_2 (adc_iqcor_coeff_2_s),\n    .adc_pnseq_sel (adc_pnseq_sel),\n    .adc_data_sel (adc_data_sel_s),\n    .adc_pn_err (adc_pn_err_s),\n    .adc_pn_oos (adc_pn_oos_s),\n    .adc_or (1'd0),\n    .up_adc_pn_err (up_adc_pn_err),\n    .up_adc_pn_oos (up_adc_pn_oos),\n    .up_adc_or (up_adc_or),\n    .up_usr_datatype_be (),\n    .up_usr_datatype_signed (),\n    .up_usr_datatype_shift (),\n    .up_usr_datatype_total_bits (),\n    .up_usr_datatype_bits (),\n    .up_usr_decimation_m (),\n    .up_usr_decimation_n (),\n    .adc_usr_datatype_be (1'b0),\n    .adc_usr_datatype_signed (1'b1),\n    .adc_usr_datatype_shift (8'd0),\n    .adc_usr_datatype_total_bits (8'd16),\n    .adc_usr_datatype_bits (8'd16),\n    .adc_usr_decimation_m (16'd1),\n    .adc_usr_decimation_n (16'd1),\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_wreq (up_wreq),\n    .up_waddr (up_waddr),\n    .up_wdata (up_wdata),\n    .up_wack (up_wack),\n    .up_rreq (up_rreq),\n    .up_raddr (up_raddr),\n    .up_rdata (up_rdata),\n    .up_rack (up_rack));\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_rx_channel.v@118:238", "  assign up_rack = 1'd0;\n  end\n  endgenerate\n\n  generate\n  if (DISABLE == 0) begin\n\n  // iq correction inputs\n\n  assign adc_data_s = (adc_data_sel_s == 4'h0) ? adc_data : dac_data;\n  assign adc_dcfilter_data_out = adc_dcfilter_data_s;\n\n  axi_ad9361_rx_pnmon #(\n    .Q_OR_I_N (Q_OR_I_N),\n    .PRBS_SEL (CHANNEL_ID))\n  i_rx_pnmon (\n    .adc_clk (adc_clk),\n    .adc_valid (adc_valid),\n    .adc_data_i (adc_data),\n    .adc_data_q (adc_data_q),\n    .adc_pnseq_sel (adc_pnseq_sel_s),\n    .adc_pn_oos (adc_pn_oos_s),\n    .adc_pn_err (adc_pn_err_s));\n\n  ad_datafmt #(\n    .DATA_WIDTH (12),\n    .DISABLE (DATAFORMAT_DISABLE))\n  i_ad_datafmt (\n    .clk (adc_clk),\n    .valid (adc_valid),\n    .data (adc_data_s),\n    .valid_out (adc_dfmt_valid_s),\n    .data_out (adc_dfmt_data_s),\n    .dfmt_enable (adc_dfmt_enable_s),\n    .dfmt_type (adc_dfmt_type_s),\n    .dfmt_se (adc_dfmt_se_s));\n\n  ad_dcfilter #(\n    .DISABLE (DCFILTER_DISABLE))\n  i_ad_dcfilter (\n    .clk (adc_clk),\n    .valid (adc_dfmt_valid_s),\n    .data (adc_dfmt_data_s),\n    .valid_out (adc_dcfilter_valid_s),\n    .data_out (adc_dcfilter_data_s),\n    .dcfilt_enb (adc_dcfilt_enb_s),\n    .dcfilt_coeff (adc_dcfilt_coeff_s),\n    .dcfilt_offset (adc_dcfilt_offset_s));\n\n  ad_iqcor #(\n    .Q_OR_I_N (Q_OR_I_N),\n    .DISABLE (IQCORRECTION_DISABLE))\n  i_ad_iqcor (\n    .clk (adc_clk),\n    .valid (adc_dcfilter_valid_s),\n    .data_in (adc_dcfilter_data_s),\n    .data_iq (adc_dcfilter_data_in),\n    .valid_out (adc_iqcor_valid),\n    .data_out (adc_iqcor_data),\n    .iqcor_enable (adc_iqcor_enb_s),\n    .iqcor_coeff_1 (adc_iqcor_coeff_1_s),\n    .iqcor_coeff_2 (adc_iqcor_coeff_2_s));\n\n  up_adc_channel #(\n    .CHANNEL_ID (CHANNEL_ID),\n    .USERPORTS_DISABLE (USERPORTS_DISABLE),\n    .DATAFORMAT_DISABLE (DATAFORMAT_DISABLE),\n    .DCFILTER_DISABLE (DCFILTER_DISABLE),\n    .IQCORRECTION_DISABLE (IQCORRECTION_DISABLE))\n  i_up_adc_channel (\n    .adc_clk (adc_clk),\n    .adc_rst (adc_rst),\n    .adc_enable (adc_enable),\n    .adc_iqcor_enb (adc_iqcor_enb_s),\n    .adc_dcfilt_enb (adc_dcfilt_enb_s),\n    .adc_dfmt_se (adc_dfmt_se_s),\n    .adc_dfmt_type (adc_dfmt_type_s),\n    .adc_dfmt_enable (adc_dfmt_enable_s),\n    .adc_dcfilt_offset (adc_dcfilt_offset_s),\n    .adc_dcfilt_coeff (adc_dcfilt_coeff_s),\n    .adc_iqcor_coeff_1 (adc_iqcor_coeff_1_s),\n    .adc_iqcor_coeff_2 (adc_iqcor_coeff_2_s),\n    .adc_pnseq_sel (adc_pnseq_sel_s),\n    .adc_data_sel (adc_data_sel_s),\n    .adc_pn_err (adc_pn_err_s),\n    .adc_pn_oos (adc_pn_oos_s),\n    .adc_or (adc_or),\n    .up_adc_pn_err (up_adc_pn_err),\n    .up_adc_pn_oos (up_adc_pn_oos),\n    .up_adc_or (up_adc_or),\n    .up_usr_datatype_be (),\n    .up_usr_datatype_signed (),\n    .up_usr_datatype_shift (),\n    .up_usr_datatype_total_bits (),\n    .up_usr_datatype_bits (),\n    .up_usr_decimation_m (),\n    .up_usr_decimation_n (),\n    .adc_usr_datatype_be (1'b0),\n    .adc_usr_datatype_signed (1'b1),\n    .adc_usr_datatype_shift (8'd0),\n    .adc_usr_datatype_total_bits (8'd16),\n    .adc_usr_datatype_bits (8'd16),\n    .adc_usr_decimation_m (16'd1),\n    .adc_usr_decimation_n (16'd1),\n    .up_rstn (up_rstn),\n    .up_clk (up_clk),\n    .up_wreq (up_wreq),\n    .up_waddr (up_waddr),\n    .up_wdata (up_wdata),\n    .up_wack (up_wack),\n    .up_rreq (up_rreq),\n    .up_raddr (up_raddr),\n    .up_rdata (up_rdata),\n    .up_rack (up_rack));\n\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"]], "Diff Content": {"Delete": [[239, "    if (adc_pn_oos_s) begin\n"], [240, "      full_ramp_counter <= adc_data_in_s + 16'd1;\n"], [241, "    end else if (adc_valid_in_s) begin\n"], [242, "      full_ramp_counter <= full_ramp_counter + 16'd1;\n"]], "Add": [[242, "    if (adc_valid_in_s) begin\n"], [242, "      if (adc_pn_oos_s) begin\n"], [242, "        full_ramp_counter <= adc_data_in_s + 16'd1;\n"], [242, "      end else begin\n"], [242, "        full_ramp_counter <= full_ramp_counter + 16'd1;\n"], [242, "      end\n"]]}}