/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [2:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [22:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_0z & in_data[47]);
  assign celloutsig_1_6z = ~(celloutsig_1_2z & celloutsig_1_1z[9]);
  assign celloutsig_0_30z = ~(celloutsig_0_16z & celloutsig_0_15z[4]);
  assign celloutsig_1_13z = !(celloutsig_1_3z[6] ? celloutsig_1_8z : in_data[179]);
  assign celloutsig_1_18z = !(celloutsig_1_14z[0] ? celloutsig_1_14z[3] : celloutsig_1_1z[1]);
  assign celloutsig_0_14z = !(celloutsig_0_6z[1] ? celloutsig_0_3z : celloutsig_0_6z[1]);
  assign celloutsig_1_0z = !(in_data[127] ? in_data[130] : in_data[187]);
  assign celloutsig_0_4z = celloutsig_0_1z | in_data[64];
  assign celloutsig_1_2z = ~(in_data[185] ^ celloutsig_1_1z[9]);
  assign celloutsig_1_8z = ~(celloutsig_1_5z ^ celloutsig_1_6z);
  assign celloutsig_1_19z = ~(celloutsig_1_13z ^ celloutsig_1_0z);
  assign celloutsig_0_12z = ~(celloutsig_0_1z ^ celloutsig_0_2z[3]);
  assign celloutsig_0_16z = ~(celloutsig_0_14z ^ _00_);
  assign celloutsig_0_18z = ~(celloutsig_0_12z ^ celloutsig_0_5z[2]);
  assign celloutsig_0_21z = ~(celloutsig_0_5z[2] ^ celloutsig_0_18z);
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= in_data[129:123];
  reg [2:0] _19_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _19_ <= 3'h0;
    else _19_ <= celloutsig_0_2z[3:1];
  assign { _00_, _02_[1:0] } = _19_;
  assign celloutsig_0_13z = { in_data[52], celloutsig_0_1z, celloutsig_0_4z, _00_, _02_[1:0], celloutsig_0_8z, celloutsig_0_1z } / { 1'h1, celloutsig_0_7z[6:0] };
  assign celloutsig_1_5z = { celloutsig_1_3z[3:2], celloutsig_1_2z } >= { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_0z = in_data[38:31] && in_data[65:58];
  assign celloutsig_0_1z = in_data[12:2] && in_data[11:1];
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z } < { in_data[4], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_14z = celloutsig_1_12z[22:17] % { 1'h1, _01_[4:1], celloutsig_1_5z };
  assign celloutsig_0_5z = in_data[88:86] % { 1'h1, celloutsig_0_2z[2:1] };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z } % { 1'h1, celloutsig_0_5z[0], celloutsig_0_4z };
  assign celloutsig_0_29z = { in_data[73:71], celloutsig_0_4z } % { 1'h1, celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_0z };
  assign celloutsig_0_26z = { in_data[67:61], celloutsig_0_4z } != { celloutsig_0_15z[11:10], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_18z };
  assign celloutsig_0_28z = { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_8z } != { in_data[47:28], celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_21z };
  assign celloutsig_0_15z = - { celloutsig_0_7z[20:13], celloutsig_0_2z };
  assign celloutsig_1_3z = { celloutsig_1_1z[8:0], celloutsig_1_0z } | { in_data[105:98], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[138:125] | { _01_[3:1], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_12z = { in_data[183:172], celloutsig_1_2z, celloutsig_1_3z } | { in_data[172:166], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_2z = { in_data[59:56], celloutsig_0_0z } | { in_data[8:5], celloutsig_0_0z };
  assign celloutsig_0_22z = ~^ { celloutsig_0_13z[4:1], _00_, _02_[1:0], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_7z = { in_data[19:3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } << { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_15z[7:2], celloutsig_0_3z } << { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_19z = { celloutsig_0_5z, celloutsig_0_3z } << celloutsig_0_7z[17:14];
  assign celloutsig_0_8z = ~((celloutsig_0_7z[5] & celloutsig_0_3z) | celloutsig_0_5z[0]);
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 12'h000;
    else if (!clkin_data[96]) celloutsig_1_1z = in_data[117:106];
  assign _02_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
