
ping_pong_node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000009a  00800200  0000122a  000012be  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000122a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000015  0080029a  0080029a  00001358  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001358  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000210  00000000  00000000  000013b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001c98  00000000  00000000  000015c4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000e60  00000000  00000000  0000325c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001150  00000000  00000000  000040bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000518  00000000  00000000  0000520c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000696  00000000  00000000  00005724  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000f04  00000000  00000000  00005dba  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000180  00000000  00000000  00006cbe  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	a8 c3       	rjmp	.+1872   	; 0x7ee <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	12 04       	cpc	r1, r2
      e6:	64 04       	cpc	r6, r4
      e8:	64 04       	cpc	r6, r4
      ea:	64 04       	cpc	r6, r4
      ec:	64 04       	cpc	r6, r4
      ee:	64 04       	cpc	r6, r4
      f0:	64 04       	cpc	r6, r4
      f2:	64 04       	cpc	r6, r4
      f4:	12 04       	cpc	r1, r2
      f6:	64 04       	cpc	r6, r4
      f8:	64 04       	cpc	r6, r4
      fa:	64 04       	cpc	r6, r4
      fc:	64 04       	cpc	r6, r4
      fe:	64 04       	cpc	r6, r4
     100:	64 04       	cpc	r6, r4
     102:	64 04       	cpc	r6, r4
     104:	14 04       	cpc	r1, r4
     106:	64 04       	cpc	r6, r4
     108:	64 04       	cpc	r6, r4
     10a:	64 04       	cpc	r6, r4
     10c:	64 04       	cpc	r6, r4
     10e:	64 04       	cpc	r6, r4
     110:	64 04       	cpc	r6, r4
     112:	64 04       	cpc	r6, r4
     114:	64 04       	cpc	r6, r4
     116:	64 04       	cpc	r6, r4
     118:	64 04       	cpc	r6, r4
     11a:	64 04       	cpc	r6, r4
     11c:	64 04       	cpc	r6, r4
     11e:	64 04       	cpc	r6, r4
     120:	64 04       	cpc	r6, r4
     122:	64 04       	cpc	r6, r4
     124:	14 04       	cpc	r1, r4
     126:	64 04       	cpc	r6, r4
     128:	64 04       	cpc	r6, r4
     12a:	64 04       	cpc	r6, r4
     12c:	64 04       	cpc	r6, r4
     12e:	64 04       	cpc	r6, r4
     130:	64 04       	cpc	r6, r4
     132:	64 04       	cpc	r6, r4
     134:	64 04       	cpc	r6, r4
     136:	64 04       	cpc	r6, r4
     138:	64 04       	cpc	r6, r4
     13a:	64 04       	cpc	r6, r4
     13c:	64 04       	cpc	r6, r4
     13e:	64 04       	cpc	r6, r4
     140:	64 04       	cpc	r6, r4
     142:	64 04       	cpc	r6, r4
     144:	60 04       	cpc	r6, r0
     146:	64 04       	cpc	r6, r4
     148:	64 04       	cpc	r6, r4
     14a:	64 04       	cpc	r6, r4
     14c:	64 04       	cpc	r6, r4
     14e:	64 04       	cpc	r6, r4
     150:	64 04       	cpc	r6, r4
     152:	64 04       	cpc	r6, r4
     154:	3d 04       	cpc	r3, r13
     156:	64 04       	cpc	r6, r4
     158:	64 04       	cpc	r6, r4
     15a:	64 04       	cpc	r6, r4
     15c:	64 04       	cpc	r6, r4
     15e:	64 04       	cpc	r6, r4
     160:	64 04       	cpc	r6, r4
     162:	64 04       	cpc	r6, r4
     164:	64 04       	cpc	r6, r4
     166:	64 04       	cpc	r6, r4
     168:	64 04       	cpc	r6, r4
     16a:	64 04       	cpc	r6, r4
     16c:	64 04       	cpc	r6, r4
     16e:	64 04       	cpc	r6, r4
     170:	64 04       	cpc	r6, r4
     172:	64 04       	cpc	r6, r4
     174:	31 04       	cpc	r3, r1
     176:	64 04       	cpc	r6, r4
     178:	64 04       	cpc	r6, r4
     17a:	64 04       	cpc	r6, r4
     17c:	64 04       	cpc	r6, r4
     17e:	64 04       	cpc	r6, r4
     180:	64 04       	cpc	r6, r4
     182:	64 04       	cpc	r6, r4
     184:	4f 04       	cpc	r4, r15

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea e2       	ldi	r30, 0x2A	; 42
     19e:	f2 e1       	ldi	r31, 0x12	; 18
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	aa 39       	cpi	r26, 0x9A	; 154
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	aa e9       	ldi	r26, 0x9A	; 154
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	af 3a       	cpi	r26, 0xAF	; 175
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	15 d1       	rcall	.+554    	; 0x3ec <main>
     1c2:	0c 94 13 09 	jmp	0x1226	; 0x1226 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
 */ 
#include "adc.h"
#include <avr/io.h>

void adc_init(){
	ADCSRA |= (1 << ADPS0 | 1 << ADPS1 | 1 << ADPS2);	
     1c8:	ea e7       	ldi	r30, 0x7A	; 122
     1ca:	f0 e0       	ldi	r31, 0x00	; 0
     1cc:	80 81       	ld	r24, Z
     1ce:	87 60       	ori	r24, 0x07	; 7
     1d0:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);
     1d2:	80 81       	ld	r24, Z
     1d4:	80 68       	ori	r24, 0x80	; 128
     1d6:	80 83       	st	Z, r24
     1d8:	08 95       	ret

000001da <adc_read>:
}

int adc_read(){
	ADMUX |= (1 << REFS1);
     1da:	ec e7       	ldi	r30, 0x7C	; 124
     1dc:	f0 e0       	ldi	r31, 0x00	; 0
     1de:	80 81       	ld	r24, Z
     1e0:	80 68       	ori	r24, 0x80	; 128
     1e2:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);
     1e4:	ea e7       	ldi	r30, 0x7A	; 122
     1e6:	f0 e0       	ldi	r31, 0x00	; 0
     1e8:	80 81       	ld	r24, Z
     1ea:	80 64       	ori	r24, 0x40	; 64
     1ec:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC));
     1ee:	80 81       	ld	r24, Z
     1f0:	86 fd       	sbrc	r24, 6
     1f2:	fd cf       	rjmp	.-6      	; 0x1ee <adc_read+0x14>
	
	if(ADC < THRESHOLD){
     1f4:	20 91 78 00 	lds	r18, 0x0078
     1f8:	30 91 79 00 	lds	r19, 0x0079
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	28 3c       	cpi	r18, 0xC8	; 200
     202:	31 05       	cpc	r19, r1
     204:	10 f4       	brcc	.+4      	; 0x20a <adc_read+0x30>
     206:	80 e0       	ldi	r24, 0x00	; 0
     208:	90 e0       	ldi	r25, 0x00	; 0
		return 0;
	}
	return 1;
}
     20a:	08 95       	ret

0000020c <can_init>:
		printf("can message send %d", msg->data[i]);
	}
	printf("\n\r");
	mcp2515_request(MCP_RTS_TX0);
	//Do something...
}
     20c:	cf 93       	push	r28
     20e:	df 93       	push	r29
     210:	cd b7       	in	r28, 0x3d	; 61
     212:	de b7       	in	r29, 0x3e	; 62
     214:	2a 97       	sbiw	r28, 0x0a	; 10
     216:	0f b6       	in	r0, 0x3f	; 63
     218:	f8 94       	cli
     21a:	de bf       	out	0x3e, r29	; 62
     21c:	0f be       	out	0x3f, r0	; 63
     21e:	cd bf       	out	0x3d, r28	; 61
     220:	28 d1       	rcall	.+592    	; 0x472 <mcp2515_init>
     222:	41 e0       	ldi	r20, 0x01	; 1
     224:	60 e6       	ldi	r22, 0x60	; 96
     226:	80 e6       	ldi	r24, 0x60	; 96
     228:	46 d1       	rcall	.+652    	; 0x4b6 <mcp2515_write>
     22a:	8f ef       	ldi	r24, 0xFF	; 255
     22c:	9f e8       	ldi	r25, 0x8F	; 143
     22e:	01 97       	sbiw	r24, 0x01	; 1
     230:	f1 f7       	brne	.-4      	; 0x22e <can_init+0x22>
     232:	00 c0       	rjmp	.+0      	; 0x234 <can_init+0x28>
     234:	00 00       	nop
     236:	41 e0       	ldi	r20, 0x01	; 1
     238:	61 e0       	ldi	r22, 0x01	; 1
     23a:	8b e2       	ldi	r24, 0x2B	; 43
     23c:	52 d1       	rcall	.+676    	; 0x4e2 <mcp2515_bit_modify>
     23e:	8f ef       	ldi	r24, 0xFF	; 255
     240:	9f e8       	ldi	r25, 0x8F	; 143
     242:	01 97       	sbiw	r24, 0x01	; 1
     244:	f1 f7       	brne	.-4      	; 0x242 <can_init+0x36>
     246:	00 c0       	rjmp	.+0      	; 0x248 <can_init+0x3c>
     248:	00 00       	nop
     24a:	40 e0       	ldi	r20, 0x00	; 0
     24c:	60 ee       	ldi	r22, 0xE0	; 224
     24e:	8f e0       	ldi	r24, 0x0F	; 15
     250:	48 d1       	rcall	.+656    	; 0x4e2 <mcp2515_bit_modify>
     252:	8f ef       	ldi	r24, 0xFF	; 255
     254:	9f e8       	ldi	r25, 0x8F	; 143
     256:	01 97       	sbiw	r24, 0x01	; 1
     258:	f1 f7       	brne	.-4      	; 0x256 <can_init+0x4a>
     25a:	00 c0       	rjmp	.+0      	; 0x25c <can_init+0x50>
     25c:	00 00       	nop
     25e:	4a e0       	ldi	r20, 0x0A	; 10
     260:	be 01       	movw	r22, r28
     262:	6f 5f       	subi	r22, 0xFF	; 255
     264:	7f 4f       	sbci	r23, 0xFF	; 255
     266:	8e e0       	ldi	r24, 0x0E	; 14
     268:	07 d1       	rcall	.+526    	; 0x478 <mcp2515_read>
     26a:	89 81       	ldd	r24, Y+1	; 0x01
     26c:	80 7e       	andi	r24, 0xE0	; 224
     26e:	99 f0       	breq	.+38     	; 0x296 <can_init+0x8a>
     270:	1f 92       	push	r1
     272:	8f 93       	push	r24
     274:	87 e0       	ldi	r24, 0x07	; 7
     276:	92 e0       	ldi	r25, 0x02	; 2
     278:	9f 93       	push	r25
     27a:	8f 93       	push	r24
     27c:	ba d3       	rcall	.+1908   	; 0x9f2 <printf>
     27e:	87 e9       	ldi	r24, 0x97	; 151
     280:	92 e0       	ldi	r25, 0x02	; 2
     282:	9f 93       	push	r25
     284:	8f 93       	push	r24
     286:	b5 d3       	rcall	.+1898   	; 0x9f2 <printf>
     288:	0f 90       	pop	r0
     28a:	0f 90       	pop	r0
     28c:	0f 90       	pop	r0
     28e:	0f 90       	pop	r0
     290:	0f 90       	pop	r0
     292:	0f 90       	pop	r0
     294:	07 c0       	rjmp	.+14     	; 0x2a4 <can_init+0x98>
     296:	8b e4       	ldi	r24, 0x4B	; 75
     298:	92 e0       	ldi	r25, 0x02	; 2
     29a:	9f 93       	push	r25
     29c:	8f 93       	push	r24
     29e:	a9 d3       	rcall	.+1874   	; 0x9f2 <printf>
     2a0:	0f 90       	pop	r0
     2a2:	0f 90       	pop	r0
     2a4:	2a 96       	adiw	r28, 0x0a	; 10
     2a6:	0f b6       	in	r0, 0x3f	; 63
     2a8:	f8 94       	cli
     2aa:	de bf       	out	0x3e, r29	; 62
     2ac:	0f be       	out	0x3f, r0	; 63
     2ae:	cd bf       	out	0x3d, r28	; 61
     2b0:	df 91       	pop	r29
     2b2:	cf 91       	pop	r28
     2b4:	08 95       	ret

000002b6 <can_data_receive>:
{
	
}
*/
void can_data_receive(struct can_message* msg, int buffer)
{
     2b6:	ff 92       	push	r15
     2b8:	0f 93       	push	r16
     2ba:	1f 93       	push	r17
     2bc:	cf 93       	push	r28
     2be:	df 93       	push	r29
     2c0:	cd b7       	in	r28, 0x3d	; 61
     2c2:	de b7       	in	r29, 0x3e	; 62
     2c4:	2a 97       	sbiw	r28, 0x0a	; 10
     2c6:	0f b6       	in	r0, 0x3f	; 63
     2c8:	f8 94       	cli
     2ca:	de bf       	out	0x3e, r29	; 62
     2cc:	0f be       	out	0x3f, r0	; 63
     2ce:	cd bf       	out	0x3d, r28	; 61
     2d0:	8c 01       	movw	r16, r24
     2d2:	f6 2e       	mov	r15, r22
	uint8_t result[MAX_CAN_LENGTH];
	
		
	mcp2515_read(MCP_CANINTF, result, 1);
     2d4:	41 e0       	ldi	r20, 0x01	; 1
     2d6:	be 01       	movw	r22, r28
     2d8:	6f 5f       	subi	r22, 0xFF	; 255
     2da:	7f 4f       	sbci	r23, 0xFF	; 255
     2dc:	8c e2       	ldi	r24, 0x2C	; 44
     2de:	cc d0       	rcall	.+408    	; 0x478 <mcp2515_read>

	if (!result[0]){
     2e0:	89 81       	ldd	r24, Y+1	; 0x01
     2e2:	81 11       	cpse	r24, r1
     2e4:	0b c0       	rjmp	.+22     	; 0x2fc <can_data_receive+0x46>
		printf("CANINTF out %d \n\r", result[0] & 0b1);
     2e6:	1f 92       	push	r1
     2e8:	1f 92       	push	r1
     2ea:	21 e7       	ldi	r18, 0x71	; 113
     2ec:	32 e0       	ldi	r19, 0x02	; 2
     2ee:	3f 93       	push	r19
     2f0:	2f 93       	push	r18
     2f2:	7f d3       	rcall	.+1790   	; 0x9f2 <printf>
     2f4:	0f 90       	pop	r0
     2f6:	0f 90       	pop	r0
     2f8:	0f 90       	pop	r0
     2fa:	0f 90       	pop	r0
	}
	
	uint8_t i;
	
	mcp2515_read(MCP_RXB0DLC + buffer, result, 1);
     2fc:	41 e0       	ldi	r20, 0x01	; 1
     2fe:	be 01       	movw	r22, r28
     300:	6f 5f       	subi	r22, 0xFF	; 255
     302:	7f 4f       	sbci	r23, 0xFF	; 255
     304:	85 e6       	ldi	r24, 0x65	; 101
     306:	8f 0d       	add	r24, r15
     308:	b7 d0       	rcall	.+366    	; 0x478 <mcp2515_read>
	msg->length = result[0];
     30a:	89 81       	ldd	r24, Y+1	; 0x01
     30c:	f8 01       	movw	r30, r16
     30e:	82 83       	std	Z+2, r24	; 0x02
	
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
     310:	41 e0       	ldi	r20, 0x01	; 1
     312:	be 01       	movw	r22, r28
     314:	6f 5f       	subi	r22, 0xFF	; 255
     316:	7f 4f       	sbci	r23, 0xFF	; 255
     318:	81 e6       	ldi	r24, 0x61	; 97
     31a:	8f 0d       	add	r24, r15
     31c:	ad d0       	rcall	.+346    	; 0x478 <mcp2515_read>
	msg->id = result[0];
     31e:	29 81       	ldd	r18, Y+1	; 0x01
     320:	30 e0       	ldi	r19, 0x00	; 0
     322:	f8 01       	movw	r30, r16
     324:	31 83       	std	Z+1, r19	; 0x01
     326:	20 83       	st	Z, r18
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
     328:	42 81       	ldd	r20, Z+2	; 0x02
     32a:	be 01       	movw	r22, r28
     32c:	6f 5f       	subi	r22, 0xFF	; 255
     32e:	7f 4f       	sbci	r23, 0xFF	; 255
     330:	86 e6       	ldi	r24, 0x66	; 102
     332:	8f 0d       	add	r24, r15
     334:	a1 d0       	rcall	.+322    	; 0x478 <mcp2515_read>
	
	for (i = 0; i < msg->length; i++)
     336:	f8 01       	movw	r30, r16
     338:	92 81       	ldd	r25, Z+2	; 0x02
     33a:	99 23       	and	r25, r25
     33c:	61 f0       	breq	.+24     	; 0x356 <can_data_receive+0xa0>
     33e:	9e 01       	movw	r18, r28
     340:	2f 5f       	subi	r18, 0xFF	; 255
     342:	3f 4f       	sbci	r19, 0xFF	; 255
     344:	d8 01       	movw	r26, r16
     346:	13 96       	adiw	r26, 0x03	; 3
     348:	f9 01       	movw	r30, r18
	{
		msg->data[i] = result[i];
     34a:	81 91       	ld	r24, Z+
     34c:	8d 93       	st	X+, r24
     34e:	8e 2f       	mov	r24, r30
     350:	82 1b       	sub	r24, r18
	mcp2515_read(MCP_RXB0SIDH + buffer, result, 1);
	msg->id = result[0];
	
	mcp2515_read(MCP_RXB0D(0) + buffer, result, msg->length);
	
	for (i = 0; i < msg->length; i++)
     352:	89 17       	cp	r24, r25
     354:	d0 f3       	brcs	.-12     	; 0x34a <can_data_receive+0x94>
		msg->data[i] = result[i];
		//printf("can messsage received %c", msg->data[i]);
	}
	//printf("\n\r");
	
	mcp2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     356:	40 e0       	ldi	r20, 0x00	; 0
     358:	61 e0       	ldi	r22, 0x01	; 1
     35a:	8c e2       	ldi	r24, 0x2C	; 44
     35c:	c2 d0       	rcall	.+388    	; 0x4e2 <mcp2515_bit_modify>
}
     35e:	2a 96       	adiw	r28, 0x0a	; 10
     360:	0f b6       	in	r0, 0x3f	; 63
     362:	f8 94       	cli
     364:	de bf       	out	0x3e, r29	; 62
     366:	0f be       	out	0x3f, r0	; 63
     368:	cd bf       	out	0x3d, r28	; 61
     36a:	df 91       	pop	r29
     36c:	cf 91       	pop	r28
     36e:	1f 91       	pop	r17
     370:	0f 91       	pop	r16
     372:	ff 90       	pop	r15
     374:	08 95       	ret

00000376 <can_get_message>:

int can_get_message(struct can_message* message)
{
     376:	0f 93       	push	r16
     378:	1f 93       	push	r17
     37a:	cf 93       	push	r28
     37c:	df 93       	push	r29
     37e:	cd b7       	in	r28, 0x3d	; 61
     380:	de b7       	in	r29, 0x3e	; 62
     382:	2a 97       	sbiw	r28, 0x0a	; 10
     384:	0f b6       	in	r0, 0x3f	; 63
     386:	f8 94       	cli
     388:	de bf       	out	0x3e, r29	; 62
     38a:	0f be       	out	0x3f, r0	; 63
     38c:	cd bf       	out	0x3d, r28	; 61
     38e:	8c 01       	movw	r16, r24
	uint8_t result[MAX_CAN_LENGTH];
	mcp2515_read(MCP_CANINTF, result, 1);
     390:	41 e0       	ldi	r20, 0x01	; 1
     392:	be 01       	movw	r22, r28
     394:	6f 5f       	subi	r22, 0xFF	; 255
     396:	7f 4f       	sbci	r23, 0xFF	; 255
     398:	8c e2       	ldi	r24, 0x2C	; 44
     39a:	6e d0       	rcall	.+220    	; 0x478 <mcp2515_read>

	
	if ((result[0] & 0x01) == 0x01)
     39c:	89 81       	ldd	r24, Y+1	; 0x01
     39e:	80 ff       	sbrs	r24, 0
     3a0:	0b c0       	rjmp	.+22     	; 0x3b8 <can_get_message+0x42>
	{
		can_data_receive(message,0);
     3a2:	60 e0       	ldi	r22, 0x00	; 0
     3a4:	70 e0       	ldi	r23, 0x00	; 0
     3a6:	c8 01       	movw	r24, r16
     3a8:	86 df       	rcall	.-244    	; 0x2b6 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x01,0x00);
     3aa:	40 e0       	ldi	r20, 0x00	; 0
     3ac:	61 e0       	ldi	r22, 0x01	; 1
     3ae:	8c e2       	ldi	r24, 0x2C	; 44
     3b0:	98 d0       	rcall	.+304    	; 0x4e2 <mcp2515_bit_modify>
		return 1;
     3b2:	81 e0       	ldi	r24, 0x01	; 1
     3b4:	90 e0       	ldi	r25, 0x00	; 0
     3b6:	0f c0       	rjmp	.+30     	; 0x3d6 <can_get_message+0x60>
	}
	else if ((result[0] & 0x02) == 0x02)
     3b8:	81 ff       	sbrs	r24, 1
     3ba:	0b c0       	rjmp	.+22     	; 0x3d2 <can_get_message+0x5c>
	{
		can_data_receive(message,1);
     3bc:	61 e0       	ldi	r22, 0x01	; 1
     3be:	70 e0       	ldi	r23, 0x00	; 0
     3c0:	c8 01       	movw	r24, r16
     3c2:	79 df       	rcall	.-270    	; 0x2b6 <can_data_receive>
		mcp2515_bit_modify(MCP_CANINTF,0x02,0x00);
     3c4:	40 e0       	ldi	r20, 0x00	; 0
     3c6:	62 e0       	ldi	r22, 0x02	; 2
     3c8:	8c e2       	ldi	r24, 0x2C	; 44
     3ca:	8b d0       	rcall	.+278    	; 0x4e2 <mcp2515_bit_modify>
		return 1;
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	90 e0       	ldi	r25, 0x00	; 0
     3d0:	02 c0       	rjmp	.+4      	; 0x3d6 <can_get_message+0x60>
	}
	else
	{
		return 0;
     3d2:	80 e0       	ldi	r24, 0x00	; 0
     3d4:	90 e0       	ldi	r25, 0x00	; 0
	}
	
}
     3d6:	2a 96       	adiw	r28, 0x0a	; 10
     3d8:	0f b6       	in	r0, 0x3f	; 63
     3da:	f8 94       	cli
     3dc:	de bf       	out	0x3e, r29	; 62
     3de:	0f be       	out	0x3f, r0	; 63
     3e0:	cd bf       	out	0x3d, r28	; 61
     3e2:	df 91       	pop	r29
     3e4:	cf 91       	pop	r28
     3e6:	1f 91       	pop	r17
     3e8:	0f 91       	pop	r16
     3ea:	08 95       	ret

000003ec <main>:
#include "pwm.h"
#include "adc.h"
#include "motor.h"


int main(void){
     3ec:	cf 93       	push	r28
     3ee:	df 93       	push	r29
     3f0:	cd b7       	in	r28, 0x3d	; 61
     3f2:	de b7       	in	r29, 0x3e	; 62
     3f4:	2d 97       	sbiw	r28, 0x0d	; 13
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	f8 94       	cli
     3fa:	de bf       	out	0x3e, r29	; 62
     3fc:	0f be       	out	0x3f, r0	; 63
     3fe:	cd bf       	out	0x3d, r28	; 61
	
	USART_Init(MYUBRR);
     400:	87 e6       	ldi	r24, 0x67	; 103
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	87 d2       	rcall	.+1294   	; 0x914 <USART_Init>
	printf("start \n\r \n");
     406:	83 e8       	ldi	r24, 0x83	; 131
     408:	92 e0       	ldi	r25, 0x02	; 2
     40a:	04 d3       	rcall	.+1544   	; 0xa14 <puts>
	
	can_init();
     40c:	ff de       	rcall	.-514    	; 0x20c <can_init>
	

	
	struct can_message message;
	message.id = 3;
     40e:	83 e0       	ldi	r24, 0x03	; 3
     410:	90 e0       	ldi	r25, 0x00	; 0
     412:	9a 83       	std	Y+2, r25	; 0x02
     414:	89 83       	std	Y+1, r24	; 0x01
	message.length = 1;
     416:	81 e0       	ldi	r24, 0x01	; 1
     418:	8b 83       	std	Y+3, r24	; 0x03
	message.data[0] = (uint8_t) 'c';
     41a:	83 e6       	ldi	r24, 0x63	; 99
     41c:	8c 83       	std	Y+4, r24	; 0x04
	
	struct can_message message2;
	message2.id = 3;
	message2.length = 1;

	pwm_init();	
     41e:	59 d1       	rcall	.+690    	; 0x6d2 <pwm_init>
	adc_init();
     420:	d3 de       	rcall	.-602    	; 0x1c8 <adc_init>
	
	//pwm_set_pulse_width(50000);	
	float pw = 1500;
	float x_val = 130;
	
	int old_val = adc_read();
     422:	db de       	rcall	.-586    	; 0x1da <adc_read>
	int new_val = adc_read();
     424:	da de       	rcall	.-588    	; 0x1da <adc_read>
	
	int loose_counter = 0;
	sei();
     426:	78 94       	sei
	motor_init();
     428:	87 d0       	rcall	.+270    	; 0x538 <motor_init>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     42a:	2f ef       	ldi	r18, 0xFF	; 255
     42c:	87 ea       	ldi	r24, 0xA7	; 167
     42e:	91 e6       	ldi	r25, 0x61	; 97
     430:	21 50       	subi	r18, 0x01	; 1
     432:	80 40       	sbci	r24, 0x00	; 0
     434:	90 40       	sbci	r25, 0x00	; 0
     436:	e1 f7       	brne	.-8      	; 0x430 <main+0x44>
     438:	00 c0       	rjmp	.+0      	; 0x43a <main+0x4e>
     43a:	00 00       	nop
	_delay_ms(2000);
	motor_reset_encoder();
     43c:	d3 d0       	rcall	.+422    	; 0x5e4 <motor_reset_encoder>
    {
		//motor_speed_control(can_get_message(&message));
		
		
		//motor_dac_write(80);
		if(can_get_message(&message)){
     43e:	ce 01       	movw	r24, r28
     440:	01 96       	adiw	r24, 0x01	; 1
     442:	99 df       	rcall	.-206    	; 0x376 <can_get_message>
     444:	89 2b       	or	r24, r25
     446:	11 f0       	breq	.+4      	; 0x44c <main+0x60>
			motor_pid_controller(message.data[0]);
     448:	8c 81       	ldd	r24, Y+4	; 0x04
     44a:	d9 d0       	rcall	.+434    	; 0x5fe <motor_pid_controller>
			//motor_speed_control(message.data[0]);
			//printf("Atmega2560 received a new message %d \n \r \n\r", message.data[0]);
		}encoder = motor_read_encoder();
     44c:	96 d0       	rcall	.+300    	; 0x57a <motor_read_encoder>
		*/
		
		//TODO:: Please write your application code 
		
		
	}
     44e:	f7 cf       	rjmp	.-18     	; 0x43e <main+0x52>

00000450 <mcp2515_reset>:
		
	uint8_t cmd[] = {rqs};
	spi_write(cmd, 1);		
	
	PORTB |= (1<<PB7); // Deselect CAN-controller
}
     450:	cf 93       	push	r28
     452:	df 93       	push	r29
     454:	1f 92       	push	r1
     456:	cd b7       	in	r28, 0x3d	; 61
     458:	de b7       	in	r29, 0x3e	; 62
     45a:	2f 98       	cbi	0x05, 7	; 5
     45c:	80 ec       	ldi	r24, 0xC0	; 192
     45e:	89 83       	std	Y+1, r24	; 0x01
     460:	61 e0       	ldi	r22, 0x01	; 1
     462:	ce 01       	movw	r24, r28
     464:	01 96       	adiw	r24, 0x01	; 1
     466:	83 d1       	rcall	.+774    	; 0x76e <spi_write>
     468:	2f 9a       	sbi	0x05, 7	; 5
     46a:	0f 90       	pop	r0
     46c:	df 91       	pop	r29
     46e:	cf 91       	pop	r28
     470:	08 95       	ret

00000472 <mcp2515_init>:
     472:	4e d1       	rcall	.+668    	; 0x710 <spi_init>
     474:	ed cf       	rjmp	.-38     	; 0x450 <mcp2515_reset>
     476:	08 95       	ret

00000478 <mcp2515_read>:
     478:	ff 92       	push	r15
     47a:	0f 93       	push	r16
     47c:	1f 93       	push	r17
     47e:	cf 93       	push	r28
     480:	df 93       	push	r29
     482:	1f 92       	push	r1
     484:	1f 92       	push	r1
     486:	cd b7       	in	r28, 0x3d	; 61
     488:	de b7       	in	r29, 0x3e	; 62
     48a:	8b 01       	movw	r16, r22
     48c:	f4 2e       	mov	r15, r20
     48e:	2f 98       	cbi	0x05, 7	; 5
     490:	93 e0       	ldi	r25, 0x03	; 3
     492:	99 83       	std	Y+1, r25	; 0x01
     494:	8a 83       	std	Y+2, r24	; 0x02
     496:	62 e0       	ldi	r22, 0x02	; 2
     498:	ce 01       	movw	r24, r28
     49a:	01 96       	adiw	r24, 0x01	; 1
     49c:	68 d1       	rcall	.+720    	; 0x76e <spi_write>
     49e:	6f 2d       	mov	r22, r15
     4a0:	c8 01       	movw	r24, r16
     4a2:	3f d1       	rcall	.+638    	; 0x722 <spi_read>
     4a4:	2f 9a       	sbi	0x05, 7	; 5
     4a6:	0f 90       	pop	r0
     4a8:	0f 90       	pop	r0
     4aa:	df 91       	pop	r29
     4ac:	cf 91       	pop	r28
     4ae:	1f 91       	pop	r17
     4b0:	0f 91       	pop	r16
     4b2:	ff 90       	pop	r15
     4b4:	08 95       	ret

000004b6 <mcp2515_write>:
     4b6:	cf 93       	push	r28
     4b8:	df 93       	push	r29
     4ba:	00 d0       	rcall	.+0      	; 0x4bc <mcp2515_write+0x6>
     4bc:	cd b7       	in	r28, 0x3d	; 61
     4be:	de b7       	in	r29, 0x3e	; 62
     4c0:	2f 98       	cbi	0x05, 7	; 5
     4c2:	92 e0       	ldi	r25, 0x02	; 2
     4c4:	99 83       	std	Y+1, r25	; 0x01
     4c6:	8a 83       	std	Y+2, r24	; 0x02
     4c8:	6b 83       	std	Y+3, r22	; 0x03
     4ca:	62 e0       	ldi	r22, 0x02	; 2
     4cc:	64 0f       	add	r22, r20
     4ce:	ce 01       	movw	r24, r28
     4d0:	01 96       	adiw	r24, 0x01	; 1
     4d2:	4d d1       	rcall	.+666    	; 0x76e <spi_write>
     4d4:	2f 9a       	sbi	0x05, 7	; 5
     4d6:	0f 90       	pop	r0
     4d8:	0f 90       	pop	r0
     4da:	0f 90       	pop	r0
     4dc:	df 91       	pop	r29
     4de:	cf 91       	pop	r28
     4e0:	08 95       	ret

000004e2 <mcp2515_bit_modify>:

// Modify bits in the register / See datasheet 12.10
void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) 
{
     4e2:	cf 93       	push	r28
     4e4:	df 93       	push	r29
     4e6:	00 d0       	rcall	.+0      	; 0x4e8 <mcp2515_bit_modify+0x6>
     4e8:	1f 92       	push	r1
     4ea:	cd b7       	in	r28, 0x3d	; 61
     4ec:	de b7       	in	r29, 0x3e	; 62
	PORTB &= ~(1<<PB7); // Select CAN-controller
     4ee:	2f 98       	cbi	0x05, 7	; 5
	//SPSR &= ~(1 << SPIF);	

	uint8_t bit_list[] = {MCP_BITMOD, address, mask, data};
     4f0:	95 e0       	ldi	r25, 0x05	; 5
     4f2:	99 83       	std	Y+1, r25	; 0x01
     4f4:	8a 83       	std	Y+2, r24	; 0x02
     4f6:	6b 83       	std	Y+3, r22	; 0x03
     4f8:	4c 83       	std	Y+4, r20	; 0x04
	spi_write(bit_list, 4);	
     4fa:	64 e0       	ldi	r22, 0x04	; 4
     4fc:	ce 01       	movw	r24, r28
     4fe:	01 96       	adiw	r24, 0x01	; 1
     500:	36 d1       	rcall	.+620    	; 0x76e <spi_write>
	
	PORTB |= (1<<PB7); //Deselect CAN-controller
     502:	2f 9a       	sbi	0x05, 7	; 5

}
     504:	0f 90       	pop	r0
     506:	0f 90       	pop	r0
     508:	0f 90       	pop	r0
     50a:	0f 90       	pop	r0
     50c:	df 91       	pop	r29
     50e:	cf 91       	pop	r28
     510:	08 95       	ret

00000512 <motor_dac_write>:
	else {
		motor_set_dir(1);
		motor_dac_write((slider_pos - 127) * 0.5);
		//printf(" %d \n \r \n\r", (slider_pos - 127) * 2);
	}
}
     512:	cf 93       	push	r28
     514:	df 93       	push	r29
     516:	00 d0       	rcall	.+0      	; 0x518 <motor_dac_write+0x6>
     518:	cd b7       	in	r28, 0x3d	; 61
     51a:	de b7       	in	r29, 0x3e	; 62
     51c:	90 e5       	ldi	r25, 0x50	; 80
     51e:	99 83       	std	Y+1, r25	; 0x01
     520:	1a 82       	std	Y+2, r1	; 0x02
     522:	8b 83       	std	Y+3, r24	; 0x03
     524:	64 e0       	ldi	r22, 0x04	; 4
     526:	ce 01       	movw	r24, r28
     528:	01 96       	adiw	r24, 0x01	; 1
     52a:	3f d1       	rcall	.+638    	; 0x7aa <TWI_Start_Transceiver_With_Data>
     52c:	0f 90       	pop	r0
     52e:	0f 90       	pop	r0
     530:	0f 90       	pop	r0
     532:	df 91       	pop	r29
     534:	cf 91       	pop	r28
     536:	08 95       	ret

00000538 <motor_init>:
     538:	2e d1       	rcall	.+604    	; 0x796 <TWI_Master_Initialise>
     53a:	e1 e0       	ldi	r30, 0x01	; 1
     53c:	f1 e0       	ldi	r31, 0x01	; 1
     53e:	80 81       	ld	r24, Z
     540:	8a 67       	ori	r24, 0x7A	; 122
     542:	80 83       	st	Z, r24
     544:	e2 e0       	ldi	r30, 0x02	; 2
     546:	f1 e0       	ldi	r31, 0x01	; 1
     548:	80 81       	ld	r24, Z
     54a:	82 60       	ori	r24, 0x02	; 2
     54c:	80 83       	st	Z, r24
     54e:	80 81       	ld	r24, Z
     550:	80 61       	ori	r24, 0x10	; 16
     552:	80 83       	st	Z, r24
     554:	10 92 07 01 	sts	0x0107, r1
     558:	80 e5       	ldi	r24, 0x50	; 80
     55a:	db cf       	rjmp	.-74     	; 0x512 <motor_dac_write>
     55c:	08 95       	ret

0000055e <motor_set_dir>:
     55e:	88 23       	and	r24, r24
     560:	31 f0       	breq	.+12     	; 0x56e <motor_set_dir+0x10>
     562:	e2 e0       	ldi	r30, 0x02	; 2
     564:	f1 e0       	ldi	r31, 0x01	; 1
     566:	80 81       	ld	r24, Z
     568:	82 60       	ori	r24, 0x02	; 2
     56a:	80 83       	st	Z, r24
     56c:	08 95       	ret
     56e:	e2 e0       	ldi	r30, 0x02	; 2
     570:	f1 e0       	ldi	r31, 0x01	; 1
     572:	80 81       	ld	r24, Z
     574:	8d 7f       	andi	r24, 0xFD	; 253
     576:	80 83       	st	Z, r24
     578:	08 95       	ret

0000057a <motor_read_encoder>:

int16_t motor_read_encoder(){
     57a:	cf 93       	push	r28
     57c:	df 93       	push	r29
     57e:	00 d0       	rcall	.+0      	; 0x580 <motor_read_encoder+0x6>
     580:	1f 92       	push	r1
     582:	cd b7       	in	r28, 0x3d	; 61
     584:	de b7       	in	r29, 0x3e	; 62
	volatile int16_t encoder_val;
	volatile uint8_t lsb;
	volatile uint8_t msb;
	
	PORTH &= ~(1 << PH5); //set !OE low. enable output
     586:	e2 e0       	ldi	r30, 0x02	; 2
     588:	f1 e0       	ldi	r31, 0x01	; 1
     58a:	80 81       	ld	r24, Z
     58c:	8f 7d       	andi	r24, 0xDF	; 223
     58e:	80 83       	st	Z, r24
	PORTH &= ~(1 << PH3); //set SEL low to get high byte
     590:	80 81       	ld	r24, Z
     592:	87 7f       	andi	r24, 0xF7	; 247
     594:	80 83       	st	Z, r24
     596:	87 e8       	ldi	r24, 0x87	; 135
     598:	93 e1       	ldi	r25, 0x13	; 19
     59a:	01 97       	sbiw	r24, 0x01	; 1
     59c:	f1 f7       	brne	.-4      	; 0x59a <motor_read_encoder+0x20>
     59e:	00 c0       	rjmp	.+0      	; 0x5a0 <motor_read_encoder+0x26>
     5a0:	00 00       	nop
	
	_delay_ms(20);
	
	msb = PINK; // read msb
     5a2:	80 91 06 01 	lds	r24, 0x0106
     5a6:	8c 83       	std	Y+4, r24	; 0x04
	//printf("msb  %d \n \r \n\r", msb);
	
	PORTH |= (1 << PH3); // set SEL high to get low byte
     5a8:	80 81       	ld	r24, Z
     5aa:	88 60       	ori	r24, 0x08	; 8
     5ac:	80 83       	st	Z, r24
     5ae:	87 e8       	ldi	r24, 0x87	; 135
     5b0:	93 e1       	ldi	r25, 0x13	; 19
     5b2:	01 97       	sbiw	r24, 0x01	; 1
     5b4:	f1 f7       	brne	.-4      	; 0x5b2 <motor_read_encoder+0x38>
     5b6:	00 c0       	rjmp	.+0      	; 0x5b8 <motor_read_encoder+0x3e>
     5b8:	00 00       	nop
	
	_delay_ms(20);
	
	lsb = PINK; // read lsb
     5ba:	80 91 06 01 	lds	r24, 0x0106
     5be:	8b 83       	std	Y+3, r24	; 0x03
	//printf("lsb  %d \n \r \n\r", lsb);
	
	PORTH |= (1 << PH5); // Disable encoder read
     5c0:	80 81       	ld	r24, Z
     5c2:	80 62       	ori	r24, 0x20	; 32
     5c4:	80 83       	st	Z, r24
	
	encoder_val = ((msb<<8) | lsb); //process data
     5c6:	2c 81       	ldd	r18, Y+4	; 0x04
     5c8:	8b 81       	ldd	r24, Y+3	; 0x03
     5ca:	90 e0       	ldi	r25, 0x00	; 0
     5cc:	92 2b       	or	r25, r18
     5ce:	9a 83       	std	Y+2, r25	; 0x02
     5d0:	89 83       	std	Y+1, r24	; 0x01
	return encoder_val;
     5d2:	89 81       	ldd	r24, Y+1	; 0x01
     5d4:	9a 81       	ldd	r25, Y+2	; 0x02
}
     5d6:	0f 90       	pop	r0
     5d8:	0f 90       	pop	r0
     5da:	0f 90       	pop	r0
     5dc:	0f 90       	pop	r0
     5de:	df 91       	pop	r29
     5e0:	cf 91       	pop	r28
     5e2:	08 95       	ret

000005e4 <motor_reset_encoder>:

void motor_reset_encoder() {
	PORTH &= ~(1<<PH6);
     5e4:	e2 e0       	ldi	r30, 0x02	; 2
     5e6:	f1 e0       	ldi	r31, 0x01	; 1
     5e8:	80 81       	ld	r24, Z
     5ea:	8f 7b       	andi	r24, 0xBF	; 191
     5ec:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5ee:	82 e4       	ldi	r24, 0x42	; 66
     5f0:	8a 95       	dec	r24
     5f2:	f1 f7       	brne	.-4      	; 0x5f0 <motor_reset_encoder+0xc>
     5f4:	00 c0       	rjmp	.+0      	; 0x5f6 <motor_reset_encoder+0x12>
	_delay_us(200);
	PORTH |= (1<<PH6);
     5f6:	80 81       	ld	r24, Z
     5f8:	80 64       	ori	r24, 0x40	; 64
     5fa:	80 83       	st	Z, r24
     5fc:	08 95       	ret

000005fe <motor_pid_controller>:
}

void motor_pid_controller(uint8_t reference){
     5fe:	0f 93       	push	r16
     600:	1f 93       	push	r17
     602:	cf 93       	push	r28
     604:	df 93       	push	r29
     606:	c8 2f       	mov	r28, r24
	uint16_t freq = 20;
	uint16_t encoder_min = 280;
	uint16_t encoder_max = 8000;
	reference = -reference;
	
	uint16_t encoder = motor_read_encoder();
     608:	b8 df       	rcall	.-144    	; 0x57a <motor_read_encoder>
	uint8_t kd = 0.1;
	uint8_t ki = 2;
	uint16_t freq = 20;
	uint16_t encoder_min = 280;
	uint16_t encoder_max = 8000;
	reference = -reference;
     60a:	c1 95       	neg	r28
	
	uint16_t encoder = motor_read_encoder();
	//int error = (reference * (encoder_max - encider_min) / 255 + encoder_min) - encoder;
	int error = reference - (encoder - encoder_min) * 255 / (encoder_max - encoder_min); 
     60c:	d0 e0       	ldi	r29, 0x00	; 0
     60e:	88 51       	subi	r24, 0x18	; 24
     610:	91 40       	sbci	r25, 0x01	; 1
     612:	4f ef       	ldi	r20, 0xFF	; 255
     614:	48 9f       	mul	r20, r24
     616:	90 01       	movw	r18, r0
     618:	49 9f       	mul	r20, r25
     61a:	30 0d       	add	r19, r0
     61c:	11 24       	eor	r1, r1
     61e:	36 95       	lsr	r19
     620:	27 95       	ror	r18
     622:	36 95       	lsr	r19
     624:	27 95       	ror	r18
     626:	36 95       	lsr	r19
     628:	27 95       	ror	r18
     62a:	a5 ef       	ldi	r26, 0xF5	; 245
     62c:	b1 e2       	ldi	r27, 0x21	; 33
     62e:	88 d1       	rcall	.+784    	; 0x940 <__umulhisi3>
     630:	88 0f       	add	r24, r24
     632:	89 2f       	mov	r24, r25
     634:	88 1f       	adc	r24, r24
     636:	99 0b       	sbc	r25, r25
     638:	91 95       	neg	r25
     63a:	c8 1b       	sub	r28, r24
     63c:	d9 0b       	sbc	r29, r25
	printf("e  %d \n \r \n\r", error);
     63e:	df 93       	push	r29
     640:	cf 93       	push	r28
     642:	8d e8       	ldi	r24, 0x8D	; 141
     644:	92 e0       	ldi	r25, 0x02	; 2
     646:	9f 93       	push	r25
     648:	8f 93       	push	r24
     64a:	d3 d1       	rcall	.+934    	; 0x9f2 <printf>
	sum_error += error;
     64c:	80 91 9a 02 	lds	r24, 0x029A
     650:	90 91 9b 02 	lds	r25, 0x029B
     654:	8c 0f       	add	r24, r28
     656:	9d 1f       	adc	r25, r29
     658:	90 93 9b 02 	sts	0x029B, r25
     65c:	80 93 9a 02 	sts	0x029A, r24
	int u = ( kp * error );// + ( ki * sum_error / freq ) + ( kd * (error - prev_error) * freq);
     660:	8e 01       	movw	r16, r28
     662:	00 0f       	add	r16, r16
     664:	11 1f       	adc	r17, r17
	prev_error = error;
     666:	d0 93 9d 02 	sts	0x029D, r29
     66a:	c0 93 9c 02 	sts	0x029C, r28
	if (error > 0){motor_set_dir(0);}
     66e:	0f 90       	pop	r0
     670:	0f 90       	pop	r0
     672:	0f 90       	pop	r0
     674:	0f 90       	pop	r0
     676:	1c 16       	cp	r1, r28
     678:	1d 06       	cpc	r1, r29
     67a:	1c f4       	brge	.+6      	; 0x682 <motor_pid_controller+0x84>
     67c:	80 e0       	ldi	r24, 0x00	; 0
     67e:	6f df       	rcall	.-290    	; 0x55e <motor_set_dir>
     680:	05 c0       	rjmp	.+10     	; 0x68c <motor_pid_controller+0x8e>
	else {
		motor_set_dir(1);
     682:	81 e0       	ldi	r24, 0x01	; 1
     684:	6c df       	rcall	.-296    	; 0x55e <motor_set_dir>
		u *= -1;
     686:	11 95       	neg	r17
     688:	01 95       	neg	r16
     68a:	11 09       	sbc	r17, r1
     68c:	c8 01       	movw	r24, r16
     68e:	05 36       	cpi	r16, 0x65	; 101
     690:	11 05       	cpc	r17, r1
     692:	14 f0       	brlt	.+4      	; 0x698 <motor_pid_controller+0x9a>
     694:	84 e6       	ldi	r24, 0x64	; 100
     696:	90 e0       	ldi	r25, 0x00	; 0
	}
	if ( 100 < u ){ u = 100; };
	if ( u < 5 ){ u = 0; };
     698:	85 30       	cpi	r24, 0x05	; 5
     69a:	91 05       	cpc	r25, r1
     69c:	14 f4       	brge	.+4      	; 0x6a2 <motor_pid_controller+0xa4>
     69e:	80 e0       	ldi	r24, 0x00	; 0
     6a0:	90 e0       	ldi	r25, 0x00	; 0
	motor_dac_write(u);
     6a2:	37 df       	rcall	.-402    	; 0x512 <motor_dac_write>
	//printf("u  %d \n \r \n\r", u);
     6a4:	df 91       	pop	r29
     6a6:	cf 91       	pop	r28
     6a8:	1f 91       	pop	r17
     6aa:	0f 91       	pop	r16
     6ac:	08 95       	ret

000006ae <pwm_set_signal_period>:
	
}

void pwm_set_signal_period(){
	//prescale
	set_bit(TCCR1B, CS11);
     6ae:	e1 e8       	ldi	r30, 0x81	; 129
     6b0:	f0 e0       	ldi	r31, 0x00	; 0
     6b2:	80 81       	ld	r24, Z
     6b4:	82 60       	ori	r24, 0x02	; 2
     6b6:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS12);
     6b8:	80 81       	ld	r24, Z
     6ba:	8b 7f       	andi	r24, 0xFB	; 251
     6bc:	80 83       	st	Z, r24
	clear_bit(TCCR1B, CS10);
     6be:	80 81       	ld	r24, Z
     6c0:	8e 7f       	andi	r24, 0xFE	; 254
     6c2:	80 83       	st	Z, r24
	
	ICR1 = TOP_VALUE;	//set period to 20ms
     6c4:	80 e4       	ldi	r24, 0x40	; 64
     6c6:	9c e9       	ldi	r25, 0x9C	; 156
     6c8:	90 93 87 00 	sts	0x0087, r25
     6cc:	80 93 86 00 	sts	0x0086, r24
     6d0:	08 95       	ret

000006d2 <pwm_init>:
#define  TOP_VALUE FOSC/8/50


void pwm_init(){
	// set mode to fast pwm
	set_bit(TCCR1B, WGM13);
     6d2:	e1 e8       	ldi	r30, 0x81	; 129
     6d4:	f0 e0       	ldi	r31, 0x00	; 0
     6d6:	80 81       	ld	r24, Z
     6d8:	80 61       	ori	r24, 0x10	; 16
     6da:	80 83       	st	Z, r24
	set_bit(TCCR1B, WGM12);
     6dc:	80 81       	ld	r24, Z
     6de:	88 60       	ori	r24, 0x08	; 8
     6e0:	80 83       	st	Z, r24
	set_bit(TCCR1A, WGM11);
     6e2:	e0 e8       	ldi	r30, 0x80	; 128
     6e4:	f0 e0       	ldi	r31, 0x00	; 0
     6e6:	80 81       	ld	r24, Z
     6e8:	82 60       	ori	r24, 0x02	; 2
     6ea:	80 83       	st	Z, r24
	clear_bit(TCCR1A, WGM10);
     6ec:	80 81       	ld	r24, Z
     6ee:	8e 7f       	andi	r24, 0xFE	; 254
     6f0:	80 83       	st	Z, r24
	
	//set output on PB5 to compare
	set_bit(TCCR1A, COM1A1);
     6f2:	80 81       	ld	r24, Z
     6f4:	80 68       	ori	r24, 0x80	; 128
     6f6:	80 83       	st	Z, r24
	clear_bit(TCCR1A, COM1A0);
     6f8:	80 81       	ld	r24, Z
     6fa:	8f 7b       	andi	r24, 0xBF	; 191
     6fc:	80 83       	st	Z, r24
	pwm_set_signal_period();
     6fe:	d7 df       	rcall	.-82     	; 0x6ae <pwm_set_signal_period>
	
	//set PB5 to output mode
	set_bit(DDRB, PB5);
     700:	25 9a       	sbi	0x04, 5	; 4
void pwm_set_pulse_width(float pulse_width){
	//makes sure pulse with is within bounderies
	if (pulse_width<900.0){pulse_width=900.0;}
	if (pulse_width>2100.0){pulse_width=2100.0;}	
	int pulse = (int) (pulse_width/20000*TOP_VALUE);	//pw*2
	OCR1A = pulse;
     702:	88 eb       	ldi	r24, 0xB8	; 184
     704:	9b e0       	ldi	r25, 0x0B	; 11
     706:	90 93 89 00 	sts	0x0089, r25
     70a:	80 93 88 00 	sts	0x0088, r24
     70e:	08 95       	ret

00000710 <spi_init>:
#define MISO_PIN PB3

void spi_init() {

  /* Set MOSI and SCK and CS output, all others input */
  DDRB |= (1 << MOSI_PIN) | (1 << SCK_PIN) | (1 << SS_PIN) | (1 << PB0);
     710:	84 b1       	in	r24, 0x04	; 4
     712:	87 68       	ori	r24, 0x87	; 135
     714:	84 b9       	out	0x04, r24	; 4
  PORTB |= (1 << SS_PIN) | (1 << PB0); // Set Master mode
     716:	85 b1       	in	r24, 0x05	; 5
     718:	81 68       	ori	r24, 0x81	; 129
     71a:	85 b9       	out	0x05, r24	; 5
  /* Enable interrupt */
  // SPSR = (1<<SPIF);

  /* Enable SPI interrupt, SPI, Master, set clock rate fck/16 , SPI mode 0 by
   * default*/
  SPCR = (1 << SPE) | (1 << MSTR) | (1 << SPR0);
     71c:	81 e5       	ldi	r24, 0x51	; 81
     71e:	8c bd       	out	0x2c, r24	; 44
     720:	08 95       	ret

00000722 <spi_read>:
}

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
     722:	cf 93       	push	r28
     724:	df 93       	push	r29
     726:	cd b7       	in	r28, 0x3d	; 61
     728:	de b7       	in	r29, 0x3e	; 62
     72a:	2a 97       	sbiw	r28, 0x0a	; 10
     72c:	0f b6       	in	r0, 0x3f	; 63
     72e:	f8 94       	cli
     730:	de bf       	out	0x3e, r29	; 62
     732:	0f be       	out	0x3f, r0	; 63
     734:	cd bf       	out	0x3d, r28	; 61
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     736:	66 23       	and	r22, r22
     738:	89 f0       	breq	.+34     	; 0x75c <spi_read+0x3a>
     73a:	fe 01       	movw	r30, r28
     73c:	31 96       	adiw	r30, 0x01	; 1
     73e:	a8 2f       	mov	r26, r24
     740:	b9 2f       	mov	r27, r25
     742:	cf 01       	movw	r24, r30
     744:	86 0f       	add	r24, r22
     746:	91 1d       	adc	r25, r1
	{
		SPDR = dummy_data[i];
     748:	21 91       	ld	r18, Z+
     74a:	2e bd       	out	0x2e, r18	; 46
		int j = 0;
		while (!(SPSR & (1 << SPIF))){
     74c:	0d b4       	in	r0, 0x2d	; 45
     74e:	07 fe       	sbrs	r0, 7
     750:	fd cf       	rjmp	.-6      	; 0x74c <spi_read+0x2a>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
     752:	2e b5       	in	r18, 0x2e	; 46
     754:	2d 93       	st	X+, r18

void spi_read(uint8_t *receive_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	
	for (int i = 0; i < data_length; i++)
     756:	e8 17       	cp	r30, r24
     758:	f9 07       	cpc	r31, r25
     75a:	b1 f7       	brne	.-20     	; 0x748 <spi_read+0x26>
			//printf("I am stuck here %d\n\r ",j++);			
		}
		receive_data[i] = SPDR;
	}
	
}
     75c:	2a 96       	adiw	r28, 0x0a	; 10
     75e:	0f b6       	in	r0, 0x3f	; 63
     760:	f8 94       	cli
     762:	de bf       	out	0x3e, r29	; 62
     764:	0f be       	out	0x3f, r0	; 63
     766:	cd bf       	out	0x3d, r28	; 61
     768:	df 91       	pop	r29
     76a:	cf 91       	pop	r28
     76c:	08 95       	ret

0000076e <spi_write>:

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     76e:	26 2f       	mov	r18, r22
     770:	30 e0       	ldi	r19, 0x00	; 0
     772:	12 16       	cp	r1, r18
     774:	13 06       	cpc	r1, r19
     776:	74 f4       	brge	.+28     	; 0x794 <spi_write+0x26>
     778:	e8 2f       	mov	r30, r24
     77a:	f9 2f       	mov	r31, r25
     77c:	80 e0       	ldi	r24, 0x00	; 0
     77e:	90 e0       	ldi	r25, 0x00	; 0
	{
		SPDR = send_data[i];
     780:	41 91       	ld	r20, Z+
     782:	4e bd       	out	0x2e, r20	; 46
		while (!(SPSR & (1 << SPIF)));
     784:	0d b4       	in	r0, 0x2d	; 45
     786:	07 fe       	sbrs	r0, 7
     788:	fd cf       	rjmp	.-6      	; 0x784 <spi_write+0x16>
		dummy_data[i] = SPDR;
     78a:	4e b5       	in	r20, 0x2e	; 46
}

void spi_write(uint8_t *send_data, uint8_t data_length) 
{
	uint8_t dummy_data[MAX_CAN_LENGTH];
	for (int i = 0; i < data_length; i++)
     78c:	01 96       	adiw	r24, 0x01	; 1
     78e:	82 17       	cp	r24, r18
     790:	93 07       	cpc	r25, r19
     792:	b4 f3       	brlt	.-20     	; 0x780 <spi_write+0x12>
     794:	08 95       	ret

00000796 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     796:	8c e0       	ldi	r24, 0x0C	; 12
     798:	80 93 b8 00 	sts	0x00B8, r24
     79c:	8f ef       	ldi	r24, 0xFF	; 255
     79e:	80 93 bb 00 	sts	0x00BB, r24
     7a2:	84 e0       	ldi	r24, 0x04	; 4
     7a4:	80 93 bc 00 	sts	0x00BC, r24
     7a8:	08 95       	ret

000007aa <TWI_Start_Transceiver_With_Data>:
     7aa:	ec eb       	ldi	r30, 0xBC	; 188
     7ac:	f0 e0       	ldi	r31, 0x00	; 0
     7ae:	20 81       	ld	r18, Z
     7b0:	20 fd       	sbrc	r18, 0
     7b2:	fd cf       	rjmp	.-6      	; 0x7ae <TWI_Start_Transceiver_With_Data+0x4>
     7b4:	60 93 a0 02 	sts	0x02A0, r22
     7b8:	fc 01       	movw	r30, r24
     7ba:	20 81       	ld	r18, Z
     7bc:	20 93 a1 02 	sts	0x02A1, r18
     7c0:	20 fd       	sbrc	r18, 0
     7c2:	0c c0       	rjmp	.+24     	; 0x7dc <TWI_Start_Transceiver_With_Data+0x32>
     7c4:	62 30       	cpi	r22, 0x02	; 2
     7c6:	50 f0       	brcs	.+20     	; 0x7dc <TWI_Start_Transceiver_With_Data+0x32>
     7c8:	dc 01       	movw	r26, r24
     7ca:	11 96       	adiw	r26, 0x01	; 1
     7cc:	e2 ea       	ldi	r30, 0xA2	; 162
     7ce:	f2 e0       	ldi	r31, 0x02	; 2
     7d0:	81 e0       	ldi	r24, 0x01	; 1
     7d2:	9d 91       	ld	r25, X+
     7d4:	91 93       	st	Z+, r25
     7d6:	8f 5f       	subi	r24, 0xFF	; 255
     7d8:	86 13       	cpse	r24, r22
     7da:	fb cf       	rjmp	.-10     	; 0x7d2 <TWI_Start_Transceiver_With_Data+0x28>
     7dc:	10 92 9f 02 	sts	0x029F, r1
     7e0:	88 ef       	ldi	r24, 0xF8	; 248
     7e2:	80 93 06 02 	sts	0x0206, r24
     7e6:	85 ea       	ldi	r24, 0xA5	; 165
     7e8:	80 93 bc 00 	sts	0x00BC, r24
     7ec:	08 95       	ret

000007ee <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     7ee:	1f 92       	push	r1
     7f0:	0f 92       	push	r0
     7f2:	0f b6       	in	r0, 0x3f	; 63
     7f4:	0f 92       	push	r0
     7f6:	11 24       	eor	r1, r1
     7f8:	0b b6       	in	r0, 0x3b	; 59
     7fa:	0f 92       	push	r0
     7fc:	2f 93       	push	r18
     7fe:	3f 93       	push	r19
     800:	8f 93       	push	r24
     802:	9f 93       	push	r25
     804:	af 93       	push	r26
     806:	bf 93       	push	r27
     808:	ef 93       	push	r30
     80a:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     80c:	80 91 b9 00 	lds	r24, 0x00B9
     810:	90 e0       	ldi	r25, 0x00	; 0
     812:	fc 01       	movw	r30, r24
     814:	38 97       	sbiw	r30, 0x08	; 8
     816:	e1 35       	cpi	r30, 0x51	; 81
     818:	f1 05       	cpc	r31, r1
     81a:	08 f0       	brcs	.+2      	; 0x81e <__vector_39+0x30>
     81c:	55 c0       	rjmp	.+170    	; 0x8c8 <__vector_39+0xda>
     81e:	ee 58       	subi	r30, 0x8E	; 142
     820:	ff 4f       	sbci	r31, 0xFF	; 255
     822:	88 c0       	rjmp	.+272    	; 0x934 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     824:	10 92 9e 02 	sts	0x029E, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     828:	e0 91 9e 02 	lds	r30, 0x029E
     82c:	80 91 a0 02 	lds	r24, 0x02A0
     830:	e8 17       	cp	r30, r24
     832:	70 f4       	brcc	.+28     	; 0x850 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     834:	81 e0       	ldi	r24, 0x01	; 1
     836:	8e 0f       	add	r24, r30
     838:	80 93 9e 02 	sts	0x029E, r24
     83c:	f0 e0       	ldi	r31, 0x00	; 0
     83e:	ef 55       	subi	r30, 0x5F	; 95
     840:	fd 4f       	sbci	r31, 0xFD	; 253
     842:	80 81       	ld	r24, Z
     844:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     848:	85 e8       	ldi	r24, 0x85	; 133
     84a:	80 93 bc 00 	sts	0x00BC, r24
     84e:	43 c0       	rjmp	.+134    	; 0x8d6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     850:	80 91 9f 02 	lds	r24, 0x029F
     854:	81 60       	ori	r24, 0x01	; 1
     856:	80 93 9f 02 	sts	0x029F, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     85a:	84 e9       	ldi	r24, 0x94	; 148
     85c:	80 93 bc 00 	sts	0x00BC, r24
     860:	3a c0       	rjmp	.+116    	; 0x8d6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     862:	e0 91 9e 02 	lds	r30, 0x029E
     866:	81 e0       	ldi	r24, 0x01	; 1
     868:	8e 0f       	add	r24, r30
     86a:	80 93 9e 02 	sts	0x029E, r24
     86e:	80 91 bb 00 	lds	r24, 0x00BB
     872:	f0 e0       	ldi	r31, 0x00	; 0
     874:	ef 55       	subi	r30, 0x5F	; 95
     876:	fd 4f       	sbci	r31, 0xFD	; 253
     878:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     87a:	20 91 9e 02 	lds	r18, 0x029E
     87e:	30 e0       	ldi	r19, 0x00	; 0
     880:	80 91 a0 02 	lds	r24, 0x02A0
     884:	90 e0       	ldi	r25, 0x00	; 0
     886:	01 97       	sbiw	r24, 0x01	; 1
     888:	28 17       	cp	r18, r24
     88a:	39 07       	cpc	r19, r25
     88c:	24 f4       	brge	.+8      	; 0x896 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     88e:	85 ec       	ldi	r24, 0xC5	; 197
     890:	80 93 bc 00 	sts	0x00BC, r24
     894:	20 c0       	rjmp	.+64     	; 0x8d6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     896:	85 e8       	ldi	r24, 0x85	; 133
     898:	80 93 bc 00 	sts	0x00BC, r24
     89c:	1c c0       	rjmp	.+56     	; 0x8d6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     89e:	80 91 bb 00 	lds	r24, 0x00BB
     8a2:	e0 91 9e 02 	lds	r30, 0x029E
     8a6:	f0 e0       	ldi	r31, 0x00	; 0
     8a8:	ef 55       	subi	r30, 0x5F	; 95
     8aa:	fd 4f       	sbci	r31, 0xFD	; 253
     8ac:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8ae:	80 91 9f 02 	lds	r24, 0x029F
     8b2:	81 60       	ori	r24, 0x01	; 1
     8b4:	80 93 9f 02 	sts	0x029F, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8b8:	84 e9       	ldi	r24, 0x94	; 148
     8ba:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     8be:	0b c0       	rjmp	.+22     	; 0x8d6 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8c0:	85 ea       	ldi	r24, 0xA5	; 165
     8c2:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     8c6:	07 c0       	rjmp	.+14     	; 0x8d6 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     8c8:	80 91 b9 00 	lds	r24, 0x00B9
     8cc:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     8d0:	84 e0       	ldi	r24, 0x04	; 4
     8d2:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     8d6:	ff 91       	pop	r31
     8d8:	ef 91       	pop	r30
     8da:	bf 91       	pop	r27
     8dc:	af 91       	pop	r26
     8de:	9f 91       	pop	r25
     8e0:	8f 91       	pop	r24
     8e2:	3f 91       	pop	r19
     8e4:	2f 91       	pop	r18
     8e6:	0f 90       	pop	r0
     8e8:	0b be       	out	0x3b, r0	; 59
     8ea:	0f 90       	pop	r0
     8ec:	0f be       	out	0x3f, r0	; 63
     8ee:	0f 90       	pop	r0
     8f0:	1f 90       	pop	r1
     8f2:	18 95       	reti

000008f4 <USART_Transmit>:
     8f4:	e0 ec       	ldi	r30, 0xC0	; 192
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	90 81       	ld	r25, Z
     8fa:	95 ff       	sbrs	r25, 5
     8fc:	fd cf       	rjmp	.-6      	; 0x8f8 <USART_Transmit+0x4>
     8fe:	80 93 c6 00 	sts	0x00C6, r24
     902:	08 95       	ret

00000904 <USART_Receive>:
     904:	e0 ec       	ldi	r30, 0xC0	; 192
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	80 81       	ld	r24, Z
     90a:	88 23       	and	r24, r24
     90c:	ec f3       	brlt	.-6      	; 0x908 <USART_Receive+0x4>
     90e:	80 91 c6 00 	lds	r24, 0x00C6
     912:	08 95       	ret

00000914 <USART_Init>:
     914:	90 93 c5 00 	sts	0x00C5, r25
     918:	80 93 c4 00 	sts	0x00C4, r24
     91c:	88 e1       	ldi	r24, 0x18	; 24
     91e:	80 93 c1 00 	sts	0x00C1, r24
     922:	8e e0       	ldi	r24, 0x0E	; 14
     924:	80 93 c2 00 	sts	0x00C2, r24
     928:	62 e8       	ldi	r22, 0x82	; 130
     92a:	74 e0       	ldi	r23, 0x04	; 4
     92c:	8a e7       	ldi	r24, 0x7A	; 122
     92e:	94 e0       	ldi	r25, 0x04	; 4
     930:	16 c0       	rjmp	.+44     	; 0x95e <fdevopen>
     932:	08 95       	ret

00000934 <__tablejump2__>:
     934:	ee 0f       	add	r30, r30
     936:	ff 1f       	adc	r31, r31

00000938 <__tablejump__>:
     938:	05 90       	lpm	r0, Z+
     93a:	f4 91       	lpm	r31, Z
     93c:	e0 2d       	mov	r30, r0
     93e:	19 94       	eijmp

00000940 <__umulhisi3>:
     940:	a2 9f       	mul	r26, r18
     942:	b0 01       	movw	r22, r0
     944:	b3 9f       	mul	r27, r19
     946:	c0 01       	movw	r24, r0
     948:	a3 9f       	mul	r26, r19
     94a:	70 0d       	add	r23, r0
     94c:	81 1d       	adc	r24, r1
     94e:	11 24       	eor	r1, r1
     950:	91 1d       	adc	r25, r1
     952:	b2 9f       	mul	r27, r18
     954:	70 0d       	add	r23, r0
     956:	81 1d       	adc	r24, r1
     958:	11 24       	eor	r1, r1
     95a:	91 1d       	adc	r25, r1
     95c:	08 95       	ret

0000095e <fdevopen>:
     95e:	0f 93       	push	r16
     960:	1f 93       	push	r17
     962:	cf 93       	push	r28
     964:	df 93       	push	r29
     966:	ec 01       	movw	r28, r24
     968:	8b 01       	movw	r16, r22
     96a:	00 97       	sbiw	r24, 0x00	; 0
     96c:	31 f4       	brne	.+12     	; 0x97a <fdevopen+0x1c>
     96e:	61 15       	cp	r22, r1
     970:	71 05       	cpc	r23, r1
     972:	19 f4       	brne	.+6      	; 0x97a <fdevopen+0x1c>
     974:	80 e0       	ldi	r24, 0x00	; 0
     976:	90 e0       	ldi	r25, 0x00	; 0
     978:	37 c0       	rjmp	.+110    	; 0x9e8 <fdevopen+0x8a>
     97a:	6e e0       	ldi	r22, 0x0E	; 14
     97c:	70 e0       	ldi	r23, 0x00	; 0
     97e:	81 e0       	ldi	r24, 0x01	; 1
     980:	90 e0       	ldi	r25, 0x00	; 0
     982:	63 d2       	rcall	.+1222   	; 0xe4a <calloc>
     984:	fc 01       	movw	r30, r24
     986:	00 97       	sbiw	r24, 0x00	; 0
     988:	a9 f3       	breq	.-22     	; 0x974 <fdevopen+0x16>
     98a:	80 e8       	ldi	r24, 0x80	; 128
     98c:	83 83       	std	Z+3, r24	; 0x03
     98e:	01 15       	cp	r16, r1
     990:	11 05       	cpc	r17, r1
     992:	71 f0       	breq	.+28     	; 0x9b0 <fdevopen+0x52>
     994:	13 87       	std	Z+11, r17	; 0x0b
     996:	02 87       	std	Z+10, r16	; 0x0a
     998:	81 e8       	ldi	r24, 0x81	; 129
     99a:	83 83       	std	Z+3, r24	; 0x03
     99c:	80 91 a5 02 	lds	r24, 0x02A5
     9a0:	90 91 a6 02 	lds	r25, 0x02A6
     9a4:	89 2b       	or	r24, r25
     9a6:	21 f4       	brne	.+8      	; 0x9b0 <fdevopen+0x52>
     9a8:	f0 93 a6 02 	sts	0x02A6, r31
     9ac:	e0 93 a5 02 	sts	0x02A5, r30
     9b0:	20 97       	sbiw	r28, 0x00	; 0
     9b2:	c9 f0       	breq	.+50     	; 0x9e6 <fdevopen+0x88>
     9b4:	d1 87       	std	Z+9, r29	; 0x09
     9b6:	c0 87       	std	Z+8, r28	; 0x08
     9b8:	83 81       	ldd	r24, Z+3	; 0x03
     9ba:	82 60       	ori	r24, 0x02	; 2
     9bc:	83 83       	std	Z+3, r24	; 0x03
     9be:	80 91 a7 02 	lds	r24, 0x02A7
     9c2:	90 91 a8 02 	lds	r25, 0x02A8
     9c6:	89 2b       	or	r24, r25
     9c8:	71 f4       	brne	.+28     	; 0x9e6 <fdevopen+0x88>
     9ca:	f0 93 a8 02 	sts	0x02A8, r31
     9ce:	e0 93 a7 02 	sts	0x02A7, r30
     9d2:	80 91 a9 02 	lds	r24, 0x02A9
     9d6:	90 91 aa 02 	lds	r25, 0x02AA
     9da:	89 2b       	or	r24, r25
     9dc:	21 f4       	brne	.+8      	; 0x9e6 <fdevopen+0x88>
     9de:	f0 93 aa 02 	sts	0x02AA, r31
     9e2:	e0 93 a9 02 	sts	0x02A9, r30
     9e6:	cf 01       	movw	r24, r30
     9e8:	df 91       	pop	r29
     9ea:	cf 91       	pop	r28
     9ec:	1f 91       	pop	r17
     9ee:	0f 91       	pop	r16
     9f0:	08 95       	ret

000009f2 <printf>:
     9f2:	cf 93       	push	r28
     9f4:	df 93       	push	r29
     9f6:	cd b7       	in	r28, 0x3d	; 61
     9f8:	de b7       	in	r29, 0x3e	; 62
     9fa:	fe 01       	movw	r30, r28
     9fc:	36 96       	adiw	r30, 0x06	; 6
     9fe:	61 91       	ld	r22, Z+
     a00:	71 91       	ld	r23, Z+
     a02:	af 01       	movw	r20, r30
     a04:	80 91 a7 02 	lds	r24, 0x02A7
     a08:	90 91 a8 02 	lds	r25, 0x02A8
     a0c:	30 d0       	rcall	.+96     	; 0xa6e <vfprintf>
     a0e:	df 91       	pop	r29
     a10:	cf 91       	pop	r28
     a12:	08 95       	ret

00000a14 <puts>:
     a14:	0f 93       	push	r16
     a16:	1f 93       	push	r17
     a18:	cf 93       	push	r28
     a1a:	df 93       	push	r29
     a1c:	e0 91 a7 02 	lds	r30, 0x02A7
     a20:	f0 91 a8 02 	lds	r31, 0x02A8
     a24:	23 81       	ldd	r18, Z+3	; 0x03
     a26:	21 ff       	sbrs	r18, 1
     a28:	1b c0       	rjmp	.+54     	; 0xa60 <puts+0x4c>
     a2a:	ec 01       	movw	r28, r24
     a2c:	00 e0       	ldi	r16, 0x00	; 0
     a2e:	10 e0       	ldi	r17, 0x00	; 0
     a30:	89 91       	ld	r24, Y+
     a32:	60 91 a7 02 	lds	r22, 0x02A7
     a36:	70 91 a8 02 	lds	r23, 0x02A8
     a3a:	db 01       	movw	r26, r22
     a3c:	18 96       	adiw	r26, 0x08	; 8
     a3e:	ed 91       	ld	r30, X+
     a40:	fc 91       	ld	r31, X
     a42:	19 97       	sbiw	r26, 0x09	; 9
     a44:	88 23       	and	r24, r24
     a46:	31 f0       	breq	.+12     	; 0xa54 <puts+0x40>
     a48:	19 95       	eicall
     a4a:	89 2b       	or	r24, r25
     a4c:	89 f3       	breq	.-30     	; 0xa30 <puts+0x1c>
     a4e:	0f ef       	ldi	r16, 0xFF	; 255
     a50:	1f ef       	ldi	r17, 0xFF	; 255
     a52:	ee cf       	rjmp	.-36     	; 0xa30 <puts+0x1c>
     a54:	8a e0       	ldi	r24, 0x0A	; 10
     a56:	19 95       	eicall
     a58:	89 2b       	or	r24, r25
     a5a:	11 f4       	brne	.+4      	; 0xa60 <puts+0x4c>
     a5c:	c8 01       	movw	r24, r16
     a5e:	02 c0       	rjmp	.+4      	; 0xa64 <puts+0x50>
     a60:	8f ef       	ldi	r24, 0xFF	; 255
     a62:	9f ef       	ldi	r25, 0xFF	; 255
     a64:	df 91       	pop	r29
     a66:	cf 91       	pop	r28
     a68:	1f 91       	pop	r17
     a6a:	0f 91       	pop	r16
     a6c:	08 95       	ret

00000a6e <vfprintf>:
     a6e:	2f 92       	push	r2
     a70:	3f 92       	push	r3
     a72:	4f 92       	push	r4
     a74:	5f 92       	push	r5
     a76:	6f 92       	push	r6
     a78:	7f 92       	push	r7
     a7a:	8f 92       	push	r8
     a7c:	9f 92       	push	r9
     a7e:	af 92       	push	r10
     a80:	bf 92       	push	r11
     a82:	cf 92       	push	r12
     a84:	df 92       	push	r13
     a86:	ef 92       	push	r14
     a88:	ff 92       	push	r15
     a8a:	0f 93       	push	r16
     a8c:	1f 93       	push	r17
     a8e:	cf 93       	push	r28
     a90:	df 93       	push	r29
     a92:	cd b7       	in	r28, 0x3d	; 61
     a94:	de b7       	in	r29, 0x3e	; 62
     a96:	2c 97       	sbiw	r28, 0x0c	; 12
     a98:	0f b6       	in	r0, 0x3f	; 63
     a9a:	f8 94       	cli
     a9c:	de bf       	out	0x3e, r29	; 62
     a9e:	0f be       	out	0x3f, r0	; 63
     aa0:	cd bf       	out	0x3d, r28	; 61
     aa2:	7c 01       	movw	r14, r24
     aa4:	6b 01       	movw	r12, r22
     aa6:	8a 01       	movw	r16, r20
     aa8:	fc 01       	movw	r30, r24
     aaa:	17 82       	std	Z+7, r1	; 0x07
     aac:	16 82       	std	Z+6, r1	; 0x06
     aae:	83 81       	ldd	r24, Z+3	; 0x03
     ab0:	81 ff       	sbrs	r24, 1
     ab2:	b0 c1       	rjmp	.+864    	; 0xe14 <vfprintf+0x3a6>
     ab4:	ce 01       	movw	r24, r28
     ab6:	01 96       	adiw	r24, 0x01	; 1
     ab8:	4c 01       	movw	r8, r24
     aba:	f7 01       	movw	r30, r14
     abc:	93 81       	ldd	r25, Z+3	; 0x03
     abe:	f6 01       	movw	r30, r12
     ac0:	93 fd       	sbrc	r25, 3
     ac2:	85 91       	lpm	r24, Z+
     ac4:	93 ff       	sbrs	r25, 3
     ac6:	81 91       	ld	r24, Z+
     ac8:	6f 01       	movw	r12, r30
     aca:	88 23       	and	r24, r24
     acc:	09 f4       	brne	.+2      	; 0xad0 <vfprintf+0x62>
     ace:	9e c1       	rjmp	.+828    	; 0xe0c <vfprintf+0x39e>
     ad0:	85 32       	cpi	r24, 0x25	; 37
     ad2:	39 f4       	brne	.+14     	; 0xae2 <vfprintf+0x74>
     ad4:	93 fd       	sbrc	r25, 3
     ad6:	85 91       	lpm	r24, Z+
     ad8:	93 ff       	sbrs	r25, 3
     ada:	81 91       	ld	r24, Z+
     adc:	6f 01       	movw	r12, r30
     ade:	85 32       	cpi	r24, 0x25	; 37
     ae0:	21 f4       	brne	.+8      	; 0xaea <vfprintf+0x7c>
     ae2:	b7 01       	movw	r22, r14
     ae4:	90 e0       	ldi	r25, 0x00	; 0
     ae6:	0f d3       	rcall	.+1566   	; 0x1106 <fputc>
     ae8:	e8 cf       	rjmp	.-48     	; 0xaba <vfprintf+0x4c>
     aea:	51 2c       	mov	r5, r1
     aec:	31 2c       	mov	r3, r1
     aee:	20 e0       	ldi	r18, 0x00	; 0
     af0:	20 32       	cpi	r18, 0x20	; 32
     af2:	a0 f4       	brcc	.+40     	; 0xb1c <vfprintf+0xae>
     af4:	8b 32       	cpi	r24, 0x2B	; 43
     af6:	69 f0       	breq	.+26     	; 0xb12 <vfprintf+0xa4>
     af8:	30 f4       	brcc	.+12     	; 0xb06 <vfprintf+0x98>
     afa:	80 32       	cpi	r24, 0x20	; 32
     afc:	59 f0       	breq	.+22     	; 0xb14 <vfprintf+0xa6>
     afe:	83 32       	cpi	r24, 0x23	; 35
     b00:	69 f4       	brne	.+26     	; 0xb1c <vfprintf+0xae>
     b02:	20 61       	ori	r18, 0x10	; 16
     b04:	2c c0       	rjmp	.+88     	; 0xb5e <vfprintf+0xf0>
     b06:	8d 32       	cpi	r24, 0x2D	; 45
     b08:	39 f0       	breq	.+14     	; 0xb18 <vfprintf+0xaa>
     b0a:	80 33       	cpi	r24, 0x30	; 48
     b0c:	39 f4       	brne	.+14     	; 0xb1c <vfprintf+0xae>
     b0e:	21 60       	ori	r18, 0x01	; 1
     b10:	26 c0       	rjmp	.+76     	; 0xb5e <vfprintf+0xf0>
     b12:	22 60       	ori	r18, 0x02	; 2
     b14:	24 60       	ori	r18, 0x04	; 4
     b16:	23 c0       	rjmp	.+70     	; 0xb5e <vfprintf+0xf0>
     b18:	28 60       	ori	r18, 0x08	; 8
     b1a:	21 c0       	rjmp	.+66     	; 0xb5e <vfprintf+0xf0>
     b1c:	27 fd       	sbrc	r18, 7
     b1e:	27 c0       	rjmp	.+78     	; 0xb6e <vfprintf+0x100>
     b20:	30 ed       	ldi	r19, 0xD0	; 208
     b22:	38 0f       	add	r19, r24
     b24:	3a 30       	cpi	r19, 0x0A	; 10
     b26:	78 f4       	brcc	.+30     	; 0xb46 <vfprintf+0xd8>
     b28:	26 ff       	sbrs	r18, 6
     b2a:	06 c0       	rjmp	.+12     	; 0xb38 <vfprintf+0xca>
     b2c:	fa e0       	ldi	r31, 0x0A	; 10
     b2e:	5f 9e       	mul	r5, r31
     b30:	30 0d       	add	r19, r0
     b32:	11 24       	eor	r1, r1
     b34:	53 2e       	mov	r5, r19
     b36:	13 c0       	rjmp	.+38     	; 0xb5e <vfprintf+0xf0>
     b38:	8a e0       	ldi	r24, 0x0A	; 10
     b3a:	38 9e       	mul	r3, r24
     b3c:	30 0d       	add	r19, r0
     b3e:	11 24       	eor	r1, r1
     b40:	33 2e       	mov	r3, r19
     b42:	20 62       	ori	r18, 0x20	; 32
     b44:	0c c0       	rjmp	.+24     	; 0xb5e <vfprintf+0xf0>
     b46:	8e 32       	cpi	r24, 0x2E	; 46
     b48:	21 f4       	brne	.+8      	; 0xb52 <vfprintf+0xe4>
     b4a:	26 fd       	sbrc	r18, 6
     b4c:	5f c1       	rjmp	.+702    	; 0xe0c <vfprintf+0x39e>
     b4e:	20 64       	ori	r18, 0x40	; 64
     b50:	06 c0       	rjmp	.+12     	; 0xb5e <vfprintf+0xf0>
     b52:	8c 36       	cpi	r24, 0x6C	; 108
     b54:	11 f4       	brne	.+4      	; 0xb5a <vfprintf+0xec>
     b56:	20 68       	ori	r18, 0x80	; 128
     b58:	02 c0       	rjmp	.+4      	; 0xb5e <vfprintf+0xf0>
     b5a:	88 36       	cpi	r24, 0x68	; 104
     b5c:	41 f4       	brne	.+16     	; 0xb6e <vfprintf+0x100>
     b5e:	f6 01       	movw	r30, r12
     b60:	93 fd       	sbrc	r25, 3
     b62:	85 91       	lpm	r24, Z+
     b64:	93 ff       	sbrs	r25, 3
     b66:	81 91       	ld	r24, Z+
     b68:	6f 01       	movw	r12, r30
     b6a:	81 11       	cpse	r24, r1
     b6c:	c1 cf       	rjmp	.-126    	; 0xaf0 <vfprintf+0x82>
     b6e:	98 2f       	mov	r25, r24
     b70:	9f 7d       	andi	r25, 0xDF	; 223
     b72:	95 54       	subi	r25, 0x45	; 69
     b74:	93 30       	cpi	r25, 0x03	; 3
     b76:	28 f4       	brcc	.+10     	; 0xb82 <vfprintf+0x114>
     b78:	0c 5f       	subi	r16, 0xFC	; 252
     b7a:	1f 4f       	sbci	r17, 0xFF	; 255
     b7c:	ff e3       	ldi	r31, 0x3F	; 63
     b7e:	f9 83       	std	Y+1, r31	; 0x01
     b80:	0d c0       	rjmp	.+26     	; 0xb9c <vfprintf+0x12e>
     b82:	83 36       	cpi	r24, 0x63	; 99
     b84:	31 f0       	breq	.+12     	; 0xb92 <vfprintf+0x124>
     b86:	83 37       	cpi	r24, 0x73	; 115
     b88:	71 f0       	breq	.+28     	; 0xba6 <vfprintf+0x138>
     b8a:	83 35       	cpi	r24, 0x53	; 83
     b8c:	09 f0       	breq	.+2      	; 0xb90 <vfprintf+0x122>
     b8e:	57 c0       	rjmp	.+174    	; 0xc3e <vfprintf+0x1d0>
     b90:	21 c0       	rjmp	.+66     	; 0xbd4 <vfprintf+0x166>
     b92:	f8 01       	movw	r30, r16
     b94:	80 81       	ld	r24, Z
     b96:	89 83       	std	Y+1, r24	; 0x01
     b98:	0e 5f       	subi	r16, 0xFE	; 254
     b9a:	1f 4f       	sbci	r17, 0xFF	; 255
     b9c:	44 24       	eor	r4, r4
     b9e:	43 94       	inc	r4
     ba0:	51 2c       	mov	r5, r1
     ba2:	54 01       	movw	r10, r8
     ba4:	14 c0       	rjmp	.+40     	; 0xbce <vfprintf+0x160>
     ba6:	38 01       	movw	r6, r16
     ba8:	f2 e0       	ldi	r31, 0x02	; 2
     baa:	6f 0e       	add	r6, r31
     bac:	71 1c       	adc	r7, r1
     bae:	f8 01       	movw	r30, r16
     bb0:	a0 80       	ld	r10, Z
     bb2:	b1 80       	ldd	r11, Z+1	; 0x01
     bb4:	26 ff       	sbrs	r18, 6
     bb6:	03 c0       	rjmp	.+6      	; 0xbbe <vfprintf+0x150>
     bb8:	65 2d       	mov	r22, r5
     bba:	70 e0       	ldi	r23, 0x00	; 0
     bbc:	02 c0       	rjmp	.+4      	; 0xbc2 <vfprintf+0x154>
     bbe:	6f ef       	ldi	r22, 0xFF	; 255
     bc0:	7f ef       	ldi	r23, 0xFF	; 255
     bc2:	c5 01       	movw	r24, r10
     bc4:	2c 87       	std	Y+12, r18	; 0x0c
     bc6:	94 d2       	rcall	.+1320   	; 0x10f0 <strnlen>
     bc8:	2c 01       	movw	r4, r24
     bca:	83 01       	movw	r16, r6
     bcc:	2c 85       	ldd	r18, Y+12	; 0x0c
     bce:	2f 77       	andi	r18, 0x7F	; 127
     bd0:	22 2e       	mov	r2, r18
     bd2:	16 c0       	rjmp	.+44     	; 0xc00 <vfprintf+0x192>
     bd4:	38 01       	movw	r6, r16
     bd6:	f2 e0       	ldi	r31, 0x02	; 2
     bd8:	6f 0e       	add	r6, r31
     bda:	71 1c       	adc	r7, r1
     bdc:	f8 01       	movw	r30, r16
     bde:	a0 80       	ld	r10, Z
     be0:	b1 80       	ldd	r11, Z+1	; 0x01
     be2:	26 ff       	sbrs	r18, 6
     be4:	03 c0       	rjmp	.+6      	; 0xbec <vfprintf+0x17e>
     be6:	65 2d       	mov	r22, r5
     be8:	70 e0       	ldi	r23, 0x00	; 0
     bea:	02 c0       	rjmp	.+4      	; 0xbf0 <vfprintf+0x182>
     bec:	6f ef       	ldi	r22, 0xFF	; 255
     bee:	7f ef       	ldi	r23, 0xFF	; 255
     bf0:	c5 01       	movw	r24, r10
     bf2:	2c 87       	std	Y+12, r18	; 0x0c
     bf4:	6b d2       	rcall	.+1238   	; 0x10cc <strnlen_P>
     bf6:	2c 01       	movw	r4, r24
     bf8:	2c 85       	ldd	r18, Y+12	; 0x0c
     bfa:	20 68       	ori	r18, 0x80	; 128
     bfc:	22 2e       	mov	r2, r18
     bfe:	83 01       	movw	r16, r6
     c00:	23 fc       	sbrc	r2, 3
     c02:	19 c0       	rjmp	.+50     	; 0xc36 <vfprintf+0x1c8>
     c04:	83 2d       	mov	r24, r3
     c06:	90 e0       	ldi	r25, 0x00	; 0
     c08:	48 16       	cp	r4, r24
     c0a:	59 06       	cpc	r5, r25
     c0c:	a0 f4       	brcc	.+40     	; 0xc36 <vfprintf+0x1c8>
     c0e:	b7 01       	movw	r22, r14
     c10:	80 e2       	ldi	r24, 0x20	; 32
     c12:	90 e0       	ldi	r25, 0x00	; 0
     c14:	78 d2       	rcall	.+1264   	; 0x1106 <fputc>
     c16:	3a 94       	dec	r3
     c18:	f5 cf       	rjmp	.-22     	; 0xc04 <vfprintf+0x196>
     c1a:	f5 01       	movw	r30, r10
     c1c:	27 fc       	sbrc	r2, 7
     c1e:	85 91       	lpm	r24, Z+
     c20:	27 fe       	sbrs	r2, 7
     c22:	81 91       	ld	r24, Z+
     c24:	5f 01       	movw	r10, r30
     c26:	b7 01       	movw	r22, r14
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	6d d2       	rcall	.+1242   	; 0x1106 <fputc>
     c2c:	31 10       	cpse	r3, r1
     c2e:	3a 94       	dec	r3
     c30:	f1 e0       	ldi	r31, 0x01	; 1
     c32:	4f 1a       	sub	r4, r31
     c34:	51 08       	sbc	r5, r1
     c36:	41 14       	cp	r4, r1
     c38:	51 04       	cpc	r5, r1
     c3a:	79 f7       	brne	.-34     	; 0xc1a <vfprintf+0x1ac>
     c3c:	de c0       	rjmp	.+444    	; 0xdfa <vfprintf+0x38c>
     c3e:	84 36       	cpi	r24, 0x64	; 100
     c40:	11 f0       	breq	.+4      	; 0xc46 <vfprintf+0x1d8>
     c42:	89 36       	cpi	r24, 0x69	; 105
     c44:	31 f5       	brne	.+76     	; 0xc92 <vfprintf+0x224>
     c46:	f8 01       	movw	r30, r16
     c48:	27 ff       	sbrs	r18, 7
     c4a:	07 c0       	rjmp	.+14     	; 0xc5a <vfprintf+0x1ec>
     c4c:	60 81       	ld	r22, Z
     c4e:	71 81       	ldd	r23, Z+1	; 0x01
     c50:	82 81       	ldd	r24, Z+2	; 0x02
     c52:	93 81       	ldd	r25, Z+3	; 0x03
     c54:	0c 5f       	subi	r16, 0xFC	; 252
     c56:	1f 4f       	sbci	r17, 0xFF	; 255
     c58:	08 c0       	rjmp	.+16     	; 0xc6a <vfprintf+0x1fc>
     c5a:	60 81       	ld	r22, Z
     c5c:	71 81       	ldd	r23, Z+1	; 0x01
     c5e:	88 27       	eor	r24, r24
     c60:	77 fd       	sbrc	r23, 7
     c62:	80 95       	com	r24
     c64:	98 2f       	mov	r25, r24
     c66:	0e 5f       	subi	r16, 0xFE	; 254
     c68:	1f 4f       	sbci	r17, 0xFF	; 255
     c6a:	2f 76       	andi	r18, 0x6F	; 111
     c6c:	b2 2e       	mov	r11, r18
     c6e:	97 ff       	sbrs	r25, 7
     c70:	09 c0       	rjmp	.+18     	; 0xc84 <vfprintf+0x216>
     c72:	90 95       	com	r25
     c74:	80 95       	com	r24
     c76:	70 95       	com	r23
     c78:	61 95       	neg	r22
     c7a:	7f 4f       	sbci	r23, 0xFF	; 255
     c7c:	8f 4f       	sbci	r24, 0xFF	; 255
     c7e:	9f 4f       	sbci	r25, 0xFF	; 255
     c80:	20 68       	ori	r18, 0x80	; 128
     c82:	b2 2e       	mov	r11, r18
     c84:	2a e0       	ldi	r18, 0x0A	; 10
     c86:	30 e0       	ldi	r19, 0x00	; 0
     c88:	a4 01       	movw	r20, r8
     c8a:	6f d2       	rcall	.+1246   	; 0x116a <__ultoa_invert>
     c8c:	a8 2e       	mov	r10, r24
     c8e:	a8 18       	sub	r10, r8
     c90:	43 c0       	rjmp	.+134    	; 0xd18 <vfprintf+0x2aa>
     c92:	85 37       	cpi	r24, 0x75	; 117
     c94:	29 f4       	brne	.+10     	; 0xca0 <vfprintf+0x232>
     c96:	2f 7e       	andi	r18, 0xEF	; 239
     c98:	b2 2e       	mov	r11, r18
     c9a:	2a e0       	ldi	r18, 0x0A	; 10
     c9c:	30 e0       	ldi	r19, 0x00	; 0
     c9e:	25 c0       	rjmp	.+74     	; 0xcea <vfprintf+0x27c>
     ca0:	f2 2f       	mov	r31, r18
     ca2:	f9 7f       	andi	r31, 0xF9	; 249
     ca4:	bf 2e       	mov	r11, r31
     ca6:	8f 36       	cpi	r24, 0x6F	; 111
     ca8:	c1 f0       	breq	.+48     	; 0xcda <vfprintf+0x26c>
     caa:	18 f4       	brcc	.+6      	; 0xcb2 <vfprintf+0x244>
     cac:	88 35       	cpi	r24, 0x58	; 88
     cae:	79 f0       	breq	.+30     	; 0xcce <vfprintf+0x260>
     cb0:	ad c0       	rjmp	.+346    	; 0xe0c <vfprintf+0x39e>
     cb2:	80 37       	cpi	r24, 0x70	; 112
     cb4:	19 f0       	breq	.+6      	; 0xcbc <vfprintf+0x24e>
     cb6:	88 37       	cpi	r24, 0x78	; 120
     cb8:	21 f0       	breq	.+8      	; 0xcc2 <vfprintf+0x254>
     cba:	a8 c0       	rjmp	.+336    	; 0xe0c <vfprintf+0x39e>
     cbc:	2f 2f       	mov	r18, r31
     cbe:	20 61       	ori	r18, 0x10	; 16
     cc0:	b2 2e       	mov	r11, r18
     cc2:	b4 fe       	sbrs	r11, 4
     cc4:	0d c0       	rjmp	.+26     	; 0xce0 <vfprintf+0x272>
     cc6:	8b 2d       	mov	r24, r11
     cc8:	84 60       	ori	r24, 0x04	; 4
     cca:	b8 2e       	mov	r11, r24
     ccc:	09 c0       	rjmp	.+18     	; 0xce0 <vfprintf+0x272>
     cce:	24 ff       	sbrs	r18, 4
     cd0:	0a c0       	rjmp	.+20     	; 0xce6 <vfprintf+0x278>
     cd2:	9f 2f       	mov	r25, r31
     cd4:	96 60       	ori	r25, 0x06	; 6
     cd6:	b9 2e       	mov	r11, r25
     cd8:	06 c0       	rjmp	.+12     	; 0xce6 <vfprintf+0x278>
     cda:	28 e0       	ldi	r18, 0x08	; 8
     cdc:	30 e0       	ldi	r19, 0x00	; 0
     cde:	05 c0       	rjmp	.+10     	; 0xcea <vfprintf+0x27c>
     ce0:	20 e1       	ldi	r18, 0x10	; 16
     ce2:	30 e0       	ldi	r19, 0x00	; 0
     ce4:	02 c0       	rjmp	.+4      	; 0xcea <vfprintf+0x27c>
     ce6:	20 e1       	ldi	r18, 0x10	; 16
     ce8:	32 e0       	ldi	r19, 0x02	; 2
     cea:	f8 01       	movw	r30, r16
     cec:	b7 fe       	sbrs	r11, 7
     cee:	07 c0       	rjmp	.+14     	; 0xcfe <vfprintf+0x290>
     cf0:	60 81       	ld	r22, Z
     cf2:	71 81       	ldd	r23, Z+1	; 0x01
     cf4:	82 81       	ldd	r24, Z+2	; 0x02
     cf6:	93 81       	ldd	r25, Z+3	; 0x03
     cf8:	0c 5f       	subi	r16, 0xFC	; 252
     cfa:	1f 4f       	sbci	r17, 0xFF	; 255
     cfc:	06 c0       	rjmp	.+12     	; 0xd0a <vfprintf+0x29c>
     cfe:	60 81       	ld	r22, Z
     d00:	71 81       	ldd	r23, Z+1	; 0x01
     d02:	80 e0       	ldi	r24, 0x00	; 0
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	0e 5f       	subi	r16, 0xFE	; 254
     d08:	1f 4f       	sbci	r17, 0xFF	; 255
     d0a:	a4 01       	movw	r20, r8
     d0c:	2e d2       	rcall	.+1116   	; 0x116a <__ultoa_invert>
     d0e:	a8 2e       	mov	r10, r24
     d10:	a8 18       	sub	r10, r8
     d12:	fb 2d       	mov	r31, r11
     d14:	ff 77       	andi	r31, 0x7F	; 127
     d16:	bf 2e       	mov	r11, r31
     d18:	b6 fe       	sbrs	r11, 6
     d1a:	0b c0       	rjmp	.+22     	; 0xd32 <vfprintf+0x2c4>
     d1c:	2b 2d       	mov	r18, r11
     d1e:	2e 7f       	andi	r18, 0xFE	; 254
     d20:	a5 14       	cp	r10, r5
     d22:	50 f4       	brcc	.+20     	; 0xd38 <vfprintf+0x2ca>
     d24:	b4 fe       	sbrs	r11, 4
     d26:	0a c0       	rjmp	.+20     	; 0xd3c <vfprintf+0x2ce>
     d28:	b2 fc       	sbrc	r11, 2
     d2a:	08 c0       	rjmp	.+16     	; 0xd3c <vfprintf+0x2ce>
     d2c:	2b 2d       	mov	r18, r11
     d2e:	2e 7e       	andi	r18, 0xEE	; 238
     d30:	05 c0       	rjmp	.+10     	; 0xd3c <vfprintf+0x2ce>
     d32:	7a 2c       	mov	r7, r10
     d34:	2b 2d       	mov	r18, r11
     d36:	03 c0       	rjmp	.+6      	; 0xd3e <vfprintf+0x2d0>
     d38:	7a 2c       	mov	r7, r10
     d3a:	01 c0       	rjmp	.+2      	; 0xd3e <vfprintf+0x2d0>
     d3c:	75 2c       	mov	r7, r5
     d3e:	24 ff       	sbrs	r18, 4
     d40:	0d c0       	rjmp	.+26     	; 0xd5c <vfprintf+0x2ee>
     d42:	fe 01       	movw	r30, r28
     d44:	ea 0d       	add	r30, r10
     d46:	f1 1d       	adc	r31, r1
     d48:	80 81       	ld	r24, Z
     d4a:	80 33       	cpi	r24, 0x30	; 48
     d4c:	11 f4       	brne	.+4      	; 0xd52 <vfprintf+0x2e4>
     d4e:	29 7e       	andi	r18, 0xE9	; 233
     d50:	09 c0       	rjmp	.+18     	; 0xd64 <vfprintf+0x2f6>
     d52:	22 ff       	sbrs	r18, 2
     d54:	06 c0       	rjmp	.+12     	; 0xd62 <vfprintf+0x2f4>
     d56:	73 94       	inc	r7
     d58:	73 94       	inc	r7
     d5a:	04 c0       	rjmp	.+8      	; 0xd64 <vfprintf+0x2f6>
     d5c:	82 2f       	mov	r24, r18
     d5e:	86 78       	andi	r24, 0x86	; 134
     d60:	09 f0       	breq	.+2      	; 0xd64 <vfprintf+0x2f6>
     d62:	73 94       	inc	r7
     d64:	23 fd       	sbrc	r18, 3
     d66:	12 c0       	rjmp	.+36     	; 0xd8c <vfprintf+0x31e>
     d68:	20 ff       	sbrs	r18, 0
     d6a:	06 c0       	rjmp	.+12     	; 0xd78 <vfprintf+0x30a>
     d6c:	5a 2c       	mov	r5, r10
     d6e:	73 14       	cp	r7, r3
     d70:	18 f4       	brcc	.+6      	; 0xd78 <vfprintf+0x30a>
     d72:	53 0c       	add	r5, r3
     d74:	57 18       	sub	r5, r7
     d76:	73 2c       	mov	r7, r3
     d78:	73 14       	cp	r7, r3
     d7a:	60 f4       	brcc	.+24     	; 0xd94 <vfprintf+0x326>
     d7c:	b7 01       	movw	r22, r14
     d7e:	80 e2       	ldi	r24, 0x20	; 32
     d80:	90 e0       	ldi	r25, 0x00	; 0
     d82:	2c 87       	std	Y+12, r18	; 0x0c
     d84:	c0 d1       	rcall	.+896    	; 0x1106 <fputc>
     d86:	73 94       	inc	r7
     d88:	2c 85       	ldd	r18, Y+12	; 0x0c
     d8a:	f6 cf       	rjmp	.-20     	; 0xd78 <vfprintf+0x30a>
     d8c:	73 14       	cp	r7, r3
     d8e:	10 f4       	brcc	.+4      	; 0xd94 <vfprintf+0x326>
     d90:	37 18       	sub	r3, r7
     d92:	01 c0       	rjmp	.+2      	; 0xd96 <vfprintf+0x328>
     d94:	31 2c       	mov	r3, r1
     d96:	24 ff       	sbrs	r18, 4
     d98:	11 c0       	rjmp	.+34     	; 0xdbc <vfprintf+0x34e>
     d9a:	b7 01       	movw	r22, r14
     d9c:	80 e3       	ldi	r24, 0x30	; 48
     d9e:	90 e0       	ldi	r25, 0x00	; 0
     da0:	2c 87       	std	Y+12, r18	; 0x0c
     da2:	b1 d1       	rcall	.+866    	; 0x1106 <fputc>
     da4:	2c 85       	ldd	r18, Y+12	; 0x0c
     da6:	22 ff       	sbrs	r18, 2
     da8:	16 c0       	rjmp	.+44     	; 0xdd6 <vfprintf+0x368>
     daa:	21 ff       	sbrs	r18, 1
     dac:	03 c0       	rjmp	.+6      	; 0xdb4 <vfprintf+0x346>
     dae:	88 e5       	ldi	r24, 0x58	; 88
     db0:	90 e0       	ldi	r25, 0x00	; 0
     db2:	02 c0       	rjmp	.+4      	; 0xdb8 <vfprintf+0x34a>
     db4:	88 e7       	ldi	r24, 0x78	; 120
     db6:	90 e0       	ldi	r25, 0x00	; 0
     db8:	b7 01       	movw	r22, r14
     dba:	0c c0       	rjmp	.+24     	; 0xdd4 <vfprintf+0x366>
     dbc:	82 2f       	mov	r24, r18
     dbe:	86 78       	andi	r24, 0x86	; 134
     dc0:	51 f0       	breq	.+20     	; 0xdd6 <vfprintf+0x368>
     dc2:	21 fd       	sbrc	r18, 1
     dc4:	02 c0       	rjmp	.+4      	; 0xdca <vfprintf+0x35c>
     dc6:	80 e2       	ldi	r24, 0x20	; 32
     dc8:	01 c0       	rjmp	.+2      	; 0xdcc <vfprintf+0x35e>
     dca:	8b e2       	ldi	r24, 0x2B	; 43
     dcc:	27 fd       	sbrc	r18, 7
     dce:	8d e2       	ldi	r24, 0x2D	; 45
     dd0:	b7 01       	movw	r22, r14
     dd2:	90 e0       	ldi	r25, 0x00	; 0
     dd4:	98 d1       	rcall	.+816    	; 0x1106 <fputc>
     dd6:	a5 14       	cp	r10, r5
     dd8:	30 f4       	brcc	.+12     	; 0xde6 <vfprintf+0x378>
     dda:	b7 01       	movw	r22, r14
     ddc:	80 e3       	ldi	r24, 0x30	; 48
     dde:	90 e0       	ldi	r25, 0x00	; 0
     de0:	92 d1       	rcall	.+804    	; 0x1106 <fputc>
     de2:	5a 94       	dec	r5
     de4:	f8 cf       	rjmp	.-16     	; 0xdd6 <vfprintf+0x368>
     de6:	aa 94       	dec	r10
     de8:	f4 01       	movw	r30, r8
     dea:	ea 0d       	add	r30, r10
     dec:	f1 1d       	adc	r31, r1
     dee:	80 81       	ld	r24, Z
     df0:	b7 01       	movw	r22, r14
     df2:	90 e0       	ldi	r25, 0x00	; 0
     df4:	88 d1       	rcall	.+784    	; 0x1106 <fputc>
     df6:	a1 10       	cpse	r10, r1
     df8:	f6 cf       	rjmp	.-20     	; 0xde6 <vfprintf+0x378>
     dfa:	33 20       	and	r3, r3
     dfc:	09 f4       	brne	.+2      	; 0xe00 <vfprintf+0x392>
     dfe:	5d ce       	rjmp	.-838    	; 0xaba <vfprintf+0x4c>
     e00:	b7 01       	movw	r22, r14
     e02:	80 e2       	ldi	r24, 0x20	; 32
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	7f d1       	rcall	.+766    	; 0x1106 <fputc>
     e08:	3a 94       	dec	r3
     e0a:	f7 cf       	rjmp	.-18     	; 0xdfa <vfprintf+0x38c>
     e0c:	f7 01       	movw	r30, r14
     e0e:	86 81       	ldd	r24, Z+6	; 0x06
     e10:	97 81       	ldd	r25, Z+7	; 0x07
     e12:	02 c0       	rjmp	.+4      	; 0xe18 <vfprintf+0x3aa>
     e14:	8f ef       	ldi	r24, 0xFF	; 255
     e16:	9f ef       	ldi	r25, 0xFF	; 255
     e18:	2c 96       	adiw	r28, 0x0c	; 12
     e1a:	0f b6       	in	r0, 0x3f	; 63
     e1c:	f8 94       	cli
     e1e:	de bf       	out	0x3e, r29	; 62
     e20:	0f be       	out	0x3f, r0	; 63
     e22:	cd bf       	out	0x3d, r28	; 61
     e24:	df 91       	pop	r29
     e26:	cf 91       	pop	r28
     e28:	1f 91       	pop	r17
     e2a:	0f 91       	pop	r16
     e2c:	ff 90       	pop	r15
     e2e:	ef 90       	pop	r14
     e30:	df 90       	pop	r13
     e32:	cf 90       	pop	r12
     e34:	bf 90       	pop	r11
     e36:	af 90       	pop	r10
     e38:	9f 90       	pop	r9
     e3a:	8f 90       	pop	r8
     e3c:	7f 90       	pop	r7
     e3e:	6f 90       	pop	r6
     e40:	5f 90       	pop	r5
     e42:	4f 90       	pop	r4
     e44:	3f 90       	pop	r3
     e46:	2f 90       	pop	r2
     e48:	08 95       	ret

00000e4a <calloc>:
     e4a:	0f 93       	push	r16
     e4c:	1f 93       	push	r17
     e4e:	cf 93       	push	r28
     e50:	df 93       	push	r29
     e52:	86 9f       	mul	r24, r22
     e54:	80 01       	movw	r16, r0
     e56:	87 9f       	mul	r24, r23
     e58:	10 0d       	add	r17, r0
     e5a:	96 9f       	mul	r25, r22
     e5c:	10 0d       	add	r17, r0
     e5e:	11 24       	eor	r1, r1
     e60:	c8 01       	movw	r24, r16
     e62:	0d d0       	rcall	.+26     	; 0xe7e <malloc>
     e64:	ec 01       	movw	r28, r24
     e66:	00 97       	sbiw	r24, 0x00	; 0
     e68:	21 f0       	breq	.+8      	; 0xe72 <calloc+0x28>
     e6a:	a8 01       	movw	r20, r16
     e6c:	60 e0       	ldi	r22, 0x00	; 0
     e6e:	70 e0       	ldi	r23, 0x00	; 0
     e70:	38 d1       	rcall	.+624    	; 0x10e2 <memset>
     e72:	ce 01       	movw	r24, r28
     e74:	df 91       	pop	r29
     e76:	cf 91       	pop	r28
     e78:	1f 91       	pop	r17
     e7a:	0f 91       	pop	r16
     e7c:	08 95       	ret

00000e7e <malloc>:
     e7e:	cf 93       	push	r28
     e80:	df 93       	push	r29
     e82:	82 30       	cpi	r24, 0x02	; 2
     e84:	91 05       	cpc	r25, r1
     e86:	10 f4       	brcc	.+4      	; 0xe8c <malloc+0xe>
     e88:	82 e0       	ldi	r24, 0x02	; 2
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     e8c:	e0 91 ad 02 	lds	r30, 0x02AD
     e90:	f0 91 ae 02 	lds	r31, 0x02AE
     e94:	20 e0       	ldi	r18, 0x00	; 0
     e96:	30 e0       	ldi	r19, 0x00	; 0
     e98:	a0 e0       	ldi	r26, 0x00	; 0
     e9a:	b0 e0       	ldi	r27, 0x00	; 0
     e9c:	30 97       	sbiw	r30, 0x00	; 0
     e9e:	39 f1       	breq	.+78     	; 0xeee <malloc+0x70>
     ea0:	40 81       	ld	r20, Z
     ea2:	51 81       	ldd	r21, Z+1	; 0x01
     ea4:	48 17       	cp	r20, r24
     ea6:	59 07       	cpc	r21, r25
     ea8:	b8 f0       	brcs	.+46     	; 0xed8 <malloc+0x5a>
     eaa:	48 17       	cp	r20, r24
     eac:	59 07       	cpc	r21, r25
     eae:	71 f4       	brne	.+28     	; 0xecc <malloc+0x4e>
     eb0:	82 81       	ldd	r24, Z+2	; 0x02
     eb2:	93 81       	ldd	r25, Z+3	; 0x03
     eb4:	10 97       	sbiw	r26, 0x00	; 0
     eb6:	29 f0       	breq	.+10     	; 0xec2 <malloc+0x44>
     eb8:	13 96       	adiw	r26, 0x03	; 3
     eba:	9c 93       	st	X, r25
     ebc:	8e 93       	st	-X, r24
     ebe:	12 97       	sbiw	r26, 0x02	; 2
     ec0:	2c c0       	rjmp	.+88     	; 0xf1a <malloc+0x9c>
     ec2:	90 93 ae 02 	sts	0x02AE, r25
     ec6:	80 93 ad 02 	sts	0x02AD, r24
     eca:	27 c0       	rjmp	.+78     	; 0xf1a <malloc+0x9c>
     ecc:	21 15       	cp	r18, r1
     ece:	31 05       	cpc	r19, r1
     ed0:	31 f0       	breq	.+12     	; 0xede <malloc+0x60>
     ed2:	42 17       	cp	r20, r18
     ed4:	53 07       	cpc	r21, r19
     ed6:	18 f0       	brcs	.+6      	; 0xede <malloc+0x60>
     ed8:	a9 01       	movw	r20, r18
     eda:	db 01       	movw	r26, r22
     edc:	01 c0       	rjmp	.+2      	; 0xee0 <malloc+0x62>
     ede:	ef 01       	movw	r28, r30
     ee0:	9a 01       	movw	r18, r20
     ee2:	bd 01       	movw	r22, r26
     ee4:	df 01       	movw	r26, r30
     ee6:	02 80       	ldd	r0, Z+2	; 0x02
     ee8:	f3 81       	ldd	r31, Z+3	; 0x03
     eea:	e0 2d       	mov	r30, r0
     eec:	d7 cf       	rjmp	.-82     	; 0xe9c <malloc+0x1e>
     eee:	21 15       	cp	r18, r1
     ef0:	31 05       	cpc	r19, r1
     ef2:	f9 f0       	breq	.+62     	; 0xf32 <malloc+0xb4>
     ef4:	28 1b       	sub	r18, r24
     ef6:	39 0b       	sbc	r19, r25
     ef8:	24 30       	cpi	r18, 0x04	; 4
     efa:	31 05       	cpc	r19, r1
     efc:	80 f4       	brcc	.+32     	; 0xf1e <malloc+0xa0>
     efe:	8a 81       	ldd	r24, Y+2	; 0x02
     f00:	9b 81       	ldd	r25, Y+3	; 0x03
     f02:	61 15       	cp	r22, r1
     f04:	71 05       	cpc	r23, r1
     f06:	21 f0       	breq	.+8      	; 0xf10 <malloc+0x92>
     f08:	fb 01       	movw	r30, r22
     f0a:	93 83       	std	Z+3, r25	; 0x03
     f0c:	82 83       	std	Z+2, r24	; 0x02
     f0e:	04 c0       	rjmp	.+8      	; 0xf18 <malloc+0x9a>
     f10:	90 93 ae 02 	sts	0x02AE, r25
     f14:	80 93 ad 02 	sts	0x02AD, r24
     f18:	fe 01       	movw	r30, r28
     f1a:	32 96       	adiw	r30, 0x02	; 2
     f1c:	44 c0       	rjmp	.+136    	; 0xfa6 <malloc+0x128>
     f1e:	fe 01       	movw	r30, r28
     f20:	e2 0f       	add	r30, r18
     f22:	f3 1f       	adc	r31, r19
     f24:	81 93       	st	Z+, r24
     f26:	91 93       	st	Z+, r25
     f28:	22 50       	subi	r18, 0x02	; 2
     f2a:	31 09       	sbc	r19, r1
     f2c:	39 83       	std	Y+1, r19	; 0x01
     f2e:	28 83       	st	Y, r18
     f30:	3a c0       	rjmp	.+116    	; 0xfa6 <malloc+0x128>
     f32:	20 91 ab 02 	lds	r18, 0x02AB
     f36:	30 91 ac 02 	lds	r19, 0x02AC
     f3a:	23 2b       	or	r18, r19
     f3c:	41 f4       	brne	.+16     	; 0xf4e <malloc+0xd0>
     f3e:	20 91 02 02 	lds	r18, 0x0202
     f42:	30 91 03 02 	lds	r19, 0x0203
     f46:	30 93 ac 02 	sts	0x02AC, r19
     f4a:	20 93 ab 02 	sts	0x02AB, r18
     f4e:	20 91 00 02 	lds	r18, 0x0200
     f52:	30 91 01 02 	lds	r19, 0x0201
     f56:	21 15       	cp	r18, r1
     f58:	31 05       	cpc	r19, r1
     f5a:	41 f4       	brne	.+16     	; 0xf6c <malloc+0xee>
     f5c:	2d b7       	in	r18, 0x3d	; 61
     f5e:	3e b7       	in	r19, 0x3e	; 62
     f60:	40 91 04 02 	lds	r20, 0x0204
     f64:	50 91 05 02 	lds	r21, 0x0205
     f68:	24 1b       	sub	r18, r20
     f6a:	35 0b       	sbc	r19, r21
     f6c:	e0 91 ab 02 	lds	r30, 0x02AB
     f70:	f0 91 ac 02 	lds	r31, 0x02AC
     f74:	e2 17       	cp	r30, r18
     f76:	f3 07       	cpc	r31, r19
     f78:	a0 f4       	brcc	.+40     	; 0xfa2 <malloc+0x124>
     f7a:	2e 1b       	sub	r18, r30
     f7c:	3f 0b       	sbc	r19, r31
     f7e:	28 17       	cp	r18, r24
     f80:	39 07       	cpc	r19, r25
     f82:	78 f0       	brcs	.+30     	; 0xfa2 <malloc+0x124>
     f84:	ac 01       	movw	r20, r24
     f86:	4e 5f       	subi	r20, 0xFE	; 254
     f88:	5f 4f       	sbci	r21, 0xFF	; 255
     f8a:	24 17       	cp	r18, r20
     f8c:	35 07       	cpc	r19, r21
     f8e:	48 f0       	brcs	.+18     	; 0xfa2 <malloc+0x124>
     f90:	4e 0f       	add	r20, r30
     f92:	5f 1f       	adc	r21, r31
     f94:	50 93 ac 02 	sts	0x02AC, r21
     f98:	40 93 ab 02 	sts	0x02AB, r20
     f9c:	81 93       	st	Z+, r24
     f9e:	91 93       	st	Z+, r25
     fa0:	02 c0       	rjmp	.+4      	; 0xfa6 <malloc+0x128>
     fa2:	e0 e0       	ldi	r30, 0x00	; 0
     fa4:	f0 e0       	ldi	r31, 0x00	; 0
     fa6:	cf 01       	movw	r24, r30
     fa8:	df 91       	pop	r29
     faa:	cf 91       	pop	r28
     fac:	08 95       	ret

00000fae <free>:
     fae:	cf 93       	push	r28
     fb0:	df 93       	push	r29
     fb2:	00 97       	sbiw	r24, 0x00	; 0
     fb4:	09 f4       	brne	.+2      	; 0xfb8 <free+0xa>
     fb6:	87 c0       	rjmp	.+270    	; 0x10c6 <free+0x118>
     fb8:	fc 01       	movw	r30, r24
     fba:	32 97       	sbiw	r30, 0x02	; 2
     fbc:	13 82       	std	Z+3, r1	; 0x03
     fbe:	12 82       	std	Z+2, r1	; 0x02
     fc0:	c0 91 ad 02 	lds	r28, 0x02AD
     fc4:	d0 91 ae 02 	lds	r29, 0x02AE
     fc8:	20 97       	sbiw	r28, 0x00	; 0
     fca:	81 f4       	brne	.+32     	; 0xfec <free+0x3e>
     fcc:	20 81       	ld	r18, Z
     fce:	31 81       	ldd	r19, Z+1	; 0x01
     fd0:	28 0f       	add	r18, r24
     fd2:	39 1f       	adc	r19, r25
     fd4:	80 91 ab 02 	lds	r24, 0x02AB
     fd8:	90 91 ac 02 	lds	r25, 0x02AC
     fdc:	82 17       	cp	r24, r18
     fde:	93 07       	cpc	r25, r19
     fe0:	79 f5       	brne	.+94     	; 0x1040 <free+0x92>
     fe2:	f0 93 ac 02 	sts	0x02AC, r31
     fe6:	e0 93 ab 02 	sts	0x02AB, r30
     fea:	6d c0       	rjmp	.+218    	; 0x10c6 <free+0x118>
     fec:	de 01       	movw	r26, r28
     fee:	20 e0       	ldi	r18, 0x00	; 0
     ff0:	30 e0       	ldi	r19, 0x00	; 0
     ff2:	ae 17       	cp	r26, r30
     ff4:	bf 07       	cpc	r27, r31
     ff6:	50 f4       	brcc	.+20     	; 0x100c <free+0x5e>
     ff8:	12 96       	adiw	r26, 0x02	; 2
     ffa:	4d 91       	ld	r20, X+
     ffc:	5c 91       	ld	r21, X
     ffe:	13 97       	sbiw	r26, 0x03	; 3
    1000:	9d 01       	movw	r18, r26
    1002:	41 15       	cp	r20, r1
    1004:	51 05       	cpc	r21, r1
    1006:	09 f1       	breq	.+66     	; 0x104a <free+0x9c>
    1008:	da 01       	movw	r26, r20
    100a:	f3 cf       	rjmp	.-26     	; 0xff2 <free+0x44>
    100c:	b3 83       	std	Z+3, r27	; 0x03
    100e:	a2 83       	std	Z+2, r26	; 0x02
    1010:	40 81       	ld	r20, Z
    1012:	51 81       	ldd	r21, Z+1	; 0x01
    1014:	84 0f       	add	r24, r20
    1016:	95 1f       	adc	r25, r21
    1018:	8a 17       	cp	r24, r26
    101a:	9b 07       	cpc	r25, r27
    101c:	71 f4       	brne	.+28     	; 0x103a <free+0x8c>
    101e:	8d 91       	ld	r24, X+
    1020:	9c 91       	ld	r25, X
    1022:	11 97       	sbiw	r26, 0x01	; 1
    1024:	84 0f       	add	r24, r20
    1026:	95 1f       	adc	r25, r21
    1028:	02 96       	adiw	r24, 0x02	; 2
    102a:	91 83       	std	Z+1, r25	; 0x01
    102c:	80 83       	st	Z, r24
    102e:	12 96       	adiw	r26, 0x02	; 2
    1030:	8d 91       	ld	r24, X+
    1032:	9c 91       	ld	r25, X
    1034:	13 97       	sbiw	r26, 0x03	; 3
    1036:	93 83       	std	Z+3, r25	; 0x03
    1038:	82 83       	std	Z+2, r24	; 0x02
    103a:	21 15       	cp	r18, r1
    103c:	31 05       	cpc	r19, r1
    103e:	29 f4       	brne	.+10     	; 0x104a <free+0x9c>
    1040:	f0 93 ae 02 	sts	0x02AE, r31
    1044:	e0 93 ad 02 	sts	0x02AD, r30
    1048:	3e c0       	rjmp	.+124    	; 0x10c6 <free+0x118>
    104a:	d9 01       	movw	r26, r18
    104c:	13 96       	adiw	r26, 0x03	; 3
    104e:	fc 93       	st	X, r31
    1050:	ee 93       	st	-X, r30
    1052:	12 97       	sbiw	r26, 0x02	; 2
    1054:	4d 91       	ld	r20, X+
    1056:	5d 91       	ld	r21, X+
    1058:	a4 0f       	add	r26, r20
    105a:	b5 1f       	adc	r27, r21
    105c:	ea 17       	cp	r30, r26
    105e:	fb 07       	cpc	r31, r27
    1060:	79 f4       	brne	.+30     	; 0x1080 <free+0xd2>
    1062:	80 81       	ld	r24, Z
    1064:	91 81       	ldd	r25, Z+1	; 0x01
    1066:	84 0f       	add	r24, r20
    1068:	95 1f       	adc	r25, r21
    106a:	02 96       	adiw	r24, 0x02	; 2
    106c:	d9 01       	movw	r26, r18
    106e:	11 96       	adiw	r26, 0x01	; 1
    1070:	9c 93       	st	X, r25
    1072:	8e 93       	st	-X, r24
    1074:	82 81       	ldd	r24, Z+2	; 0x02
    1076:	93 81       	ldd	r25, Z+3	; 0x03
    1078:	13 96       	adiw	r26, 0x03	; 3
    107a:	9c 93       	st	X, r25
    107c:	8e 93       	st	-X, r24
    107e:	12 97       	sbiw	r26, 0x02	; 2
    1080:	e0 e0       	ldi	r30, 0x00	; 0
    1082:	f0 e0       	ldi	r31, 0x00	; 0
    1084:	8a 81       	ldd	r24, Y+2	; 0x02
    1086:	9b 81       	ldd	r25, Y+3	; 0x03
    1088:	00 97       	sbiw	r24, 0x00	; 0
    108a:	19 f0       	breq	.+6      	; 0x1092 <free+0xe4>
    108c:	fe 01       	movw	r30, r28
    108e:	ec 01       	movw	r28, r24
    1090:	f9 cf       	rjmp	.-14     	; 0x1084 <free+0xd6>
    1092:	ce 01       	movw	r24, r28
    1094:	02 96       	adiw	r24, 0x02	; 2
    1096:	28 81       	ld	r18, Y
    1098:	39 81       	ldd	r19, Y+1	; 0x01
    109a:	82 0f       	add	r24, r18
    109c:	93 1f       	adc	r25, r19
    109e:	20 91 ab 02 	lds	r18, 0x02AB
    10a2:	30 91 ac 02 	lds	r19, 0x02AC
    10a6:	28 17       	cp	r18, r24
    10a8:	39 07       	cpc	r19, r25
    10aa:	69 f4       	brne	.+26     	; 0x10c6 <free+0x118>
    10ac:	30 97       	sbiw	r30, 0x00	; 0
    10ae:	29 f4       	brne	.+10     	; 0x10ba <free+0x10c>
    10b0:	10 92 ae 02 	sts	0x02AE, r1
    10b4:	10 92 ad 02 	sts	0x02AD, r1
    10b8:	02 c0       	rjmp	.+4      	; 0x10be <free+0x110>
    10ba:	13 82       	std	Z+3, r1	; 0x03
    10bc:	12 82       	std	Z+2, r1	; 0x02
    10be:	d0 93 ac 02 	sts	0x02AC, r29
    10c2:	c0 93 ab 02 	sts	0x02AB, r28
    10c6:	df 91       	pop	r29
    10c8:	cf 91       	pop	r28
    10ca:	08 95       	ret

000010cc <strnlen_P>:
    10cc:	fc 01       	movw	r30, r24
    10ce:	05 90       	lpm	r0, Z+
    10d0:	61 50       	subi	r22, 0x01	; 1
    10d2:	70 40       	sbci	r23, 0x00	; 0
    10d4:	01 10       	cpse	r0, r1
    10d6:	d8 f7       	brcc	.-10     	; 0x10ce <strnlen_P+0x2>
    10d8:	80 95       	com	r24
    10da:	90 95       	com	r25
    10dc:	8e 0f       	add	r24, r30
    10de:	9f 1f       	adc	r25, r31
    10e0:	08 95       	ret

000010e2 <memset>:
    10e2:	dc 01       	movw	r26, r24
    10e4:	01 c0       	rjmp	.+2      	; 0x10e8 <memset+0x6>
    10e6:	6d 93       	st	X+, r22
    10e8:	41 50       	subi	r20, 0x01	; 1
    10ea:	50 40       	sbci	r21, 0x00	; 0
    10ec:	e0 f7       	brcc	.-8      	; 0x10e6 <memset+0x4>
    10ee:	08 95       	ret

000010f0 <strnlen>:
    10f0:	fc 01       	movw	r30, r24
    10f2:	61 50       	subi	r22, 0x01	; 1
    10f4:	70 40       	sbci	r23, 0x00	; 0
    10f6:	01 90       	ld	r0, Z+
    10f8:	01 10       	cpse	r0, r1
    10fa:	d8 f7       	brcc	.-10     	; 0x10f2 <strnlen+0x2>
    10fc:	80 95       	com	r24
    10fe:	90 95       	com	r25
    1100:	8e 0f       	add	r24, r30
    1102:	9f 1f       	adc	r25, r31
    1104:	08 95       	ret

00001106 <fputc>:
    1106:	0f 93       	push	r16
    1108:	1f 93       	push	r17
    110a:	cf 93       	push	r28
    110c:	df 93       	push	r29
    110e:	18 2f       	mov	r17, r24
    1110:	09 2f       	mov	r16, r25
    1112:	eb 01       	movw	r28, r22
    1114:	8b 81       	ldd	r24, Y+3	; 0x03
    1116:	81 fd       	sbrc	r24, 1
    1118:	03 c0       	rjmp	.+6      	; 0x1120 <fputc+0x1a>
    111a:	8f ef       	ldi	r24, 0xFF	; 255
    111c:	9f ef       	ldi	r25, 0xFF	; 255
    111e:	20 c0       	rjmp	.+64     	; 0x1160 <fputc+0x5a>
    1120:	82 ff       	sbrs	r24, 2
    1122:	10 c0       	rjmp	.+32     	; 0x1144 <fputc+0x3e>
    1124:	4e 81       	ldd	r20, Y+6	; 0x06
    1126:	5f 81       	ldd	r21, Y+7	; 0x07
    1128:	2c 81       	ldd	r18, Y+4	; 0x04
    112a:	3d 81       	ldd	r19, Y+5	; 0x05
    112c:	42 17       	cp	r20, r18
    112e:	53 07       	cpc	r21, r19
    1130:	7c f4       	brge	.+30     	; 0x1150 <fputc+0x4a>
    1132:	e8 81       	ld	r30, Y
    1134:	f9 81       	ldd	r31, Y+1	; 0x01
    1136:	9f 01       	movw	r18, r30
    1138:	2f 5f       	subi	r18, 0xFF	; 255
    113a:	3f 4f       	sbci	r19, 0xFF	; 255
    113c:	39 83       	std	Y+1, r19	; 0x01
    113e:	28 83       	st	Y, r18
    1140:	10 83       	st	Z, r17
    1142:	06 c0       	rjmp	.+12     	; 0x1150 <fputc+0x4a>
    1144:	e8 85       	ldd	r30, Y+8	; 0x08
    1146:	f9 85       	ldd	r31, Y+9	; 0x09
    1148:	81 2f       	mov	r24, r17
    114a:	19 95       	eicall
    114c:	89 2b       	or	r24, r25
    114e:	29 f7       	brne	.-54     	; 0x111a <fputc+0x14>
    1150:	2e 81       	ldd	r18, Y+6	; 0x06
    1152:	3f 81       	ldd	r19, Y+7	; 0x07
    1154:	2f 5f       	subi	r18, 0xFF	; 255
    1156:	3f 4f       	sbci	r19, 0xFF	; 255
    1158:	3f 83       	std	Y+7, r19	; 0x07
    115a:	2e 83       	std	Y+6, r18	; 0x06
    115c:	81 2f       	mov	r24, r17
    115e:	90 2f       	mov	r25, r16
    1160:	df 91       	pop	r29
    1162:	cf 91       	pop	r28
    1164:	1f 91       	pop	r17
    1166:	0f 91       	pop	r16
    1168:	08 95       	ret

0000116a <__ultoa_invert>:
    116a:	fa 01       	movw	r30, r20
    116c:	aa 27       	eor	r26, r26
    116e:	28 30       	cpi	r18, 0x08	; 8
    1170:	51 f1       	breq	.+84     	; 0x11c6 <__ultoa_invert+0x5c>
    1172:	20 31       	cpi	r18, 0x10	; 16
    1174:	81 f1       	breq	.+96     	; 0x11d6 <__ultoa_invert+0x6c>
    1176:	e8 94       	clt
    1178:	6f 93       	push	r22
    117a:	6e 7f       	andi	r22, 0xFE	; 254
    117c:	6e 5f       	subi	r22, 0xFE	; 254
    117e:	7f 4f       	sbci	r23, 0xFF	; 255
    1180:	8f 4f       	sbci	r24, 0xFF	; 255
    1182:	9f 4f       	sbci	r25, 0xFF	; 255
    1184:	af 4f       	sbci	r26, 0xFF	; 255
    1186:	b1 e0       	ldi	r27, 0x01	; 1
    1188:	3e d0       	rcall	.+124    	; 0x1206 <__ultoa_invert+0x9c>
    118a:	b4 e0       	ldi	r27, 0x04	; 4
    118c:	3c d0       	rcall	.+120    	; 0x1206 <__ultoa_invert+0x9c>
    118e:	67 0f       	add	r22, r23
    1190:	78 1f       	adc	r23, r24
    1192:	89 1f       	adc	r24, r25
    1194:	9a 1f       	adc	r25, r26
    1196:	a1 1d       	adc	r26, r1
    1198:	68 0f       	add	r22, r24
    119a:	79 1f       	adc	r23, r25
    119c:	8a 1f       	adc	r24, r26
    119e:	91 1d       	adc	r25, r1
    11a0:	a1 1d       	adc	r26, r1
    11a2:	6a 0f       	add	r22, r26
    11a4:	71 1d       	adc	r23, r1
    11a6:	81 1d       	adc	r24, r1
    11a8:	91 1d       	adc	r25, r1
    11aa:	a1 1d       	adc	r26, r1
    11ac:	20 d0       	rcall	.+64     	; 0x11ee <__ultoa_invert+0x84>
    11ae:	09 f4       	brne	.+2      	; 0x11b2 <__ultoa_invert+0x48>
    11b0:	68 94       	set
    11b2:	3f 91       	pop	r19
    11b4:	2a e0       	ldi	r18, 0x0A	; 10
    11b6:	26 9f       	mul	r18, r22
    11b8:	11 24       	eor	r1, r1
    11ba:	30 19       	sub	r19, r0
    11bc:	30 5d       	subi	r19, 0xD0	; 208
    11be:	31 93       	st	Z+, r19
    11c0:	de f6       	brtc	.-74     	; 0x1178 <__ultoa_invert+0xe>
    11c2:	cf 01       	movw	r24, r30
    11c4:	08 95       	ret
    11c6:	46 2f       	mov	r20, r22
    11c8:	47 70       	andi	r20, 0x07	; 7
    11ca:	40 5d       	subi	r20, 0xD0	; 208
    11cc:	41 93       	st	Z+, r20
    11ce:	b3 e0       	ldi	r27, 0x03	; 3
    11d0:	0f d0       	rcall	.+30     	; 0x11f0 <__ultoa_invert+0x86>
    11d2:	c9 f7       	brne	.-14     	; 0x11c6 <__ultoa_invert+0x5c>
    11d4:	f6 cf       	rjmp	.-20     	; 0x11c2 <__ultoa_invert+0x58>
    11d6:	46 2f       	mov	r20, r22
    11d8:	4f 70       	andi	r20, 0x0F	; 15
    11da:	40 5d       	subi	r20, 0xD0	; 208
    11dc:	4a 33       	cpi	r20, 0x3A	; 58
    11de:	18 f0       	brcs	.+6      	; 0x11e6 <__ultoa_invert+0x7c>
    11e0:	49 5d       	subi	r20, 0xD9	; 217
    11e2:	31 fd       	sbrc	r19, 1
    11e4:	40 52       	subi	r20, 0x20	; 32
    11e6:	41 93       	st	Z+, r20
    11e8:	02 d0       	rcall	.+4      	; 0x11ee <__ultoa_invert+0x84>
    11ea:	a9 f7       	brne	.-22     	; 0x11d6 <__ultoa_invert+0x6c>
    11ec:	ea cf       	rjmp	.-44     	; 0x11c2 <__ultoa_invert+0x58>
    11ee:	b4 e0       	ldi	r27, 0x04	; 4
    11f0:	a6 95       	lsr	r26
    11f2:	97 95       	ror	r25
    11f4:	87 95       	ror	r24
    11f6:	77 95       	ror	r23
    11f8:	67 95       	ror	r22
    11fa:	ba 95       	dec	r27
    11fc:	c9 f7       	brne	.-14     	; 0x11f0 <__ultoa_invert+0x86>
    11fe:	00 97       	sbiw	r24, 0x00	; 0
    1200:	61 05       	cpc	r22, r1
    1202:	71 05       	cpc	r23, r1
    1204:	08 95       	ret
    1206:	9b 01       	movw	r18, r22
    1208:	ac 01       	movw	r20, r24
    120a:	0a 2e       	mov	r0, r26
    120c:	06 94       	lsr	r0
    120e:	57 95       	ror	r21
    1210:	47 95       	ror	r20
    1212:	37 95       	ror	r19
    1214:	27 95       	ror	r18
    1216:	ba 95       	dec	r27
    1218:	c9 f7       	brne	.-14     	; 0x120c <__ultoa_invert+0xa2>
    121a:	62 0f       	add	r22, r18
    121c:	73 1f       	adc	r23, r19
    121e:	84 1f       	adc	r24, r20
    1220:	95 1f       	adc	r25, r21
    1222:	a0 1d       	adc	r26, r0
    1224:	08 95       	ret

00001226 <_exit>:
    1226:	f8 94       	cli

00001228 <__stop_program>:
    1228:	ff cf       	rjmp	.-2      	; 0x1228 <__stop_program>
