<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>OpenWSN Smartgrid TSCH testbed: /home/lkn/offCloud/Smartgrid-code/GitHub/openwsn-fw/bsp/boards/OpenMote-CC2538/headers/hw_smwdthrosc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Smartgrid TSCH testbed
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_3c5459f7c179b79c90e2565474bb2856.html">bsp</a></li><li class="navelem"><a class="el" href="dir_f726804c1fa01777ab9a86062ade5870.html">boards</a></li><li class="navelem"><a class="el" href="dir_bfc322bd0ac2c642e65618c9cc3a2b25.html">OpenMote-CC2538</a></li><li class="navelem"><a class="el" href="dir_4f9452142f8dcd52e51eee2c1456ebc5.html">headers</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_smwdthrosc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__smwdthrosc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*  Filename:       hw_smwdthrosc.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">*  Revised:        $Date: 2013-04-30 17:13:44 +0200 (Tue, 30 Apr 2013) $</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*  Revision:       $Revision: 9943 $</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">*  Copyright (C) 2013 Texas Instruments Incorporated - http://www.ti.com/</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*  modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">*  are met:</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">*    Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">*    its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">*    from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">*  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">*  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">*  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">*  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">*  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">*  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">*  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">*  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">*  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">*  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">******************************************************************************/</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_SMWDTHROSC_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_SMWDTHROSC_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the SMWDTHROSC register offsets.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a0a6b2cffc3c89a9364b24417f9e07026">   46</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_WDCTL        0x400D5000  // Watchdog Timer Control </span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a342da90539856aaae09107beb63b32e7">   47</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_ST0          0x400D5040  // Sleep Timer 0 count and compare </span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#ab3ff764a397e34c2590ddb1ff7429623">   48</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_ST1          0x400D5044  // Sleep Timer 1 count and compare </span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#acab07d1fdddf0381db72ed6b60f1a1da">   49</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_ST2          0x400D5048  // Sleep Timer 2 count and compare </span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a7e2d1e8d4cb4f9277707517b128b3f44">   50</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_ST3          0x400D504C  // Sleep Timer 3 count and compare </span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#acec20bd4088697e11c9baeb56a42e64c">   51</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STLOAD       0x400D5050  // Sleep Timer load status </span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#aece62fb2687442c0d79defd03e6467f8">   52</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCC         0x400D5054  // Sleep Timer Capture control </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#ab1d000b5a5fd17ca342a2fe20b177950">   53</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCS         0x400D5058  // Sleep Timer Capture status </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#afa3ac581653579ee54e6fee6743df7bc">   54</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCV0        0x400D505C  // Sleep Timer Capture value byte </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                            <span class="comment">// 0 </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#ada97a43142bfe808a11b80bf85a37c72">   56</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCV1        0x400D5060  // Sleep Timer Capture value byte </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                            <span class="comment">// 1 </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a0380ec33a137cfb6e217bf5fea2a3b09">   58</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCV2        0x400D5064  // Sleep Timer Capture value byte </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                            <span class="comment">// 2 </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#ae64f5f7224e86f91098c325178d194ba">   60</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCV3        0x400D5068  // Sleep Timer Capture value byte </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                            <span class="comment">// 3 </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">// SMWDTHROSC_WDCTL register.</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a3c6eb26d4a3b4b6fbd0bacf8621914c4">   70</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_WDCTL_CLR_M  0x000000F0  // Clear timer When 0xA followed </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                            <span class="comment">// by 0x5 is written to these bits, </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                            <span class="comment">// the timer is loaded with 0x0000. </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                            <span class="comment">// Note that 0x5 must be written </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                            <span class="comment">// within one watchdog clock period </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                            <span class="comment">// Twdt after 0xA was written for </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                            <span class="comment">// the clearing to take effect </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                            <span class="comment">// (ensured). If 0x5 is written </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                            <span class="comment">// between Twdt and 2Twdt after 0xA </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">// was written, the clearing may </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                            <span class="comment">// take effect, but there is no </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                            <span class="comment">// guarantee. If 0x5 is written &gt; </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                            <span class="comment">// 2Twdt after 0xA was written, the </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                            <span class="comment">// timer will not be cleared. If a </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                            <span class="comment">// value other than 0x5 is written </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                            <span class="comment">// after 0xA has been written, the </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                            <span class="comment">// clear sequence is aborted. If </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                            <span class="comment">// 0xA is written, this starts a </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                            <span class="comment">// new clear sequence. Writing to </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                            <span class="comment">// these bits when EN = 0 has no </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                            <span class="comment">// effect. </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a6eb1fd75a02f84f447f2e6c1313e2b1b">   91</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_WDCTL_CLR_S  4</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a037eda2868ab0a2e8da93425a3bd67d2">   92</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_WDCTL_EN     0x00000008  // Enable timer When 1 is written </span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                            <span class="comment">// to this bit the timer is enabled </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                            <span class="comment">// and starts incrementing. The </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                            <span class="comment">// interval setting specified by </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                            <span class="comment">// INT[1:0] is used. Writing 0 to </span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                            <span class="comment">// this bit have no effect. </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a0b7c31170490907e5c57c64c7291af7b">   98</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_WDCTL_EN_M   0x00000008</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a211ee79258c77ecc8b9bd9d906ef25a7">   99</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_WDCTL_EN_S   3</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a427a37badc9f09eb4f7a3bfb8063a663">  100</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_WDCTL_INT_M  0x00000003  // Timer interval select These </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                            <span class="comment">// bits select the timer interval </span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                            <span class="comment">// as follows: 00: Twdt x 32768 01: </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                            <span class="comment">// Twdt x 8192 10: Twdt x 512 11: </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                            <span class="comment">// Twdt x 64 Writing these bits </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                                            <span class="comment">// when EN = 1 has no effect. </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a53fad51cbc9578fc35c993f2aeec6aca">  106</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_WDCTL_INT_S  0</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// SMWDTHROSC_ST0 register.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a1096e161efa3f91a7ea14a4555ca7b2b">  113</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_ST0_ST0_M    0x000000FF  // Sleep Timer count and compare </span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                                            <span class="comment">// value. When read, this register </span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                            <span class="comment">// returns the low bits [7:0] of </span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                            <span class="comment">// the Sleep Timer count. When </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                            <span class="comment">// writing this register sets the </span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;                                            <span class="comment">// low bits [7:0] of the compare </span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                            <span class="comment">// value. </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a42cc6f4baabca5912ecee452d0755c6e">  120</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_ST0_ST0_S    0</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// SMWDTHROSC_ST1 register.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a62b2092966b2e1359d9bb70b2f928366">  127</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_ST1_ST1_M    0x000000FF  // Sleep Timer count and compare </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                                            <span class="comment">// value When read, this register </span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                                            <span class="comment">// returns the middle bits [15:8] </span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                            <span class="comment">// of the Sleep Timer count. When </span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                            <span class="comment">// writing this register sets the </span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                            <span class="comment">// middle bits [15:8] of the </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                            <span class="comment">// compare value. The value read is </span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                            <span class="comment">// latched at the time of reading </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                            <span class="comment">// register ST0. The value written </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                            <span class="comment">// is latched when ST0 is written. </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#acd9754ced360b68c9c4309903882a0e9">  137</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_ST1_ST1_S    0</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// SMWDTHROSC_ST2 register.</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a0a9adeec50ab4d61caf345cbea4318a2">  144</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_ST2_ST2_M    0x000000FF  // Sleep Timer count and compare </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// value When read, this register </span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                            <span class="comment">// returns the high bits [23:16] of </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                            <span class="comment">// the Sleep Timer count. When </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                            <span class="comment">// writing this register sets the </span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                            <span class="comment">// high bits [23:16] of the compare </span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                            <span class="comment">// value. The value read is latched </span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                            <span class="comment">// at the time of reading register </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                            <span class="comment">// ST0. The value written is </span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                                            <span class="comment">// latched when ST0 is written. </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a1f48ef0f390b72e2d46df273b7772058">  154</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_ST2_ST2_S    0</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">// SMWDTHROSC_ST3 register.</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a7d1c9de35701ad99a4079a761f837756">  161</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_ST3_ST3_M    0x000000FF  // Sleep Timer count and compare </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                            <span class="comment">// value When read, this register </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="comment">// returns the high bits [31:24] of </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                                            <span class="comment">// the Sleep Timer count. When </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                            <span class="comment">// writing this register sets the </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                            <span class="comment">// high bits [31:24] of the compare </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                            <span class="comment">// value. The value read is latched </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                            <span class="comment">// at the time of reading register </span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                            <span class="comment">// ST0. The value written is </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                            <span class="comment">// latched when ST0 is written. </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a99c0a82c4aad4aa27e25005d94c3a075">  171</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_ST3_ST3_S    0</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// SMWDTHROSC_STLOAD register.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#aec8b31b6d31f4dc4e4a142218cbd15de">  178</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STLOAD_STLOAD \</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">                                0x00000001  // Status signal for when STx </span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                            <span class="comment">// registers have been uploaded to </span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                            <span class="comment">// 32-kHz counter. 1: Load is </span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                            <span class="comment">// complete 0: Load is busy and STx </span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                            <span class="comment">// regs are blocked for writing </span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a0194c370ef6e88e6308ab5ec2e6c22ab">  185</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STLOAD_STLOAD_M \</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">                                0x00000001</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a8b90a38674f1a292a99acb1cf395e8fb">  187</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STLOAD_STLOAD_S 0</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">// SMWDTHROSC_STCC register.</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a6a6fd68081a111f7d46eee20687dde80">  194</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCC_PORT_M  0x00000038  // Port select Valid settings are </span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                                            <span class="comment">// 0-3, all others inhibit any </span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                            <span class="comment">// capture from occurring 000: Port </span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                            <span class="comment">// A selected 001: Port B selected </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                            <span class="comment">// 010: Port C selected 011: Port D </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            <span class="comment">// selected </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#ad85a3419717bbe1ab4c7aa2598e2c071">  200</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCC_PORT_S  3</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a9dda168e13a887e53ab0403c4657618b">  201</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCC_PIN_M   0x00000007  // Pin select Valid settings are </span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                            <span class="comment">// 1-7 when either port A, B, C, or </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                            <span class="comment">// D is selected. </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#ad1ee6c15b6d02aa0733550cac789195f">  204</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCC_PIN_S   0</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// SMWDTHROSC_STCS register.</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a1a524198fcfb2cb020f9820443c9728c">  211</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCS_VALID   0x00000001  // Capture valid flag Set to 1 </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                            <span class="comment">// when capture value in STCV has </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                            <span class="comment">// been updated Clear explicitly to </span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                                            <span class="comment">// allow new capture </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a4b8d4b9d1b340e703a8caca72f38694d">  215</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCS_VALID_M 0x00000001</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#aea74c8f8030341d09896cceff8fdd281">  216</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCS_VALID_S 0</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">// SMWDTHROSC_STCV0 register.</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a195a293435a60a7107bfd5d15709fa4e">  223</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCV0_STCV0_M \</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">                                0x000000FF  // Bits [7:0] of Sleep Timer </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                            <span class="comment">// capture value </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a325fa98fe2e6b10f4b76b22385443c0f">  227</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCV0_STCV0_S 0</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">// SMWDTHROSC_STCV1 register.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a4872cdf73964326e43d5011330b2b832">  234</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCV1_STCV1_M \</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">                                0x000000FF  // Bits [15:8] of Sleep Timer </span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                                            <span class="comment">// capture value </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a33ab1571902b6c93dff5807c58ce46a1">  238</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCV1_STCV1_S 0</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">// SMWDTHROSC_STCV2 register.</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#ae4eab80e01c9f6bf8ceed89b680b5a26">  245</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCV2_STCV2_M \</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">                                0x000000FF  // Bits [23:16] of Sleep Timer </span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                                            <span class="comment">// capture value </span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a36075083ca41bd2812466832e7da35e7">  249</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCV2_STCV2_S 0</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// The following are defines for the bit fields in the </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// SMWDTHROSC_STCV3 register.</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a35852647657ef65da65c5fa6fd07cd79">  256</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCV3_STCV3_M \</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">                                0x000000FF  // Bits [32:24] of Sleep Timer </span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                                            <span class="comment">// capture value </span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="hw__smwdthrosc_8h.html#a989b9e16acb51e73b3208a1762f017b5">  260</a></span>&#160;<span class="preprocessor">#define SMWDTHROSC_STCV3_STCV3_S 0</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#endif // __HW_SMWDTHROSC_H__</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Feb 22 2016 17:23:09 for OpenWSN Smartgrid TSCH testbed by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.12
</small></address>
</body>
</html>
