/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_genet_1_rbuf.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 8/24/10 8:18p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Aug 24 17:57:43 2010
 *                 MD5 Checksum         39761c6e4b9d69cf41e7412c1f6df022
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7231/rdb/a0/bchp_genet_1_rbuf.h $
 * 
 * Hydra_Software_Devel/1   8/24/10 8:18p albertl
 * HW7231-39: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_GENET_1_RBUF_H__
#define BCHP_GENET_1_RBUF_H__

/***************************************************************************
 *GENET_1_RBUF
 ***************************************************************************/
#define BCHP_GENET_1_RBUF_CNTRL                  0x00440300 /* RX Buffer Control Register */
#define BCHP_GENET_1_RBUF_PKT_RDY_THLD           0x00440308 /* RX Buffer Packet Ready Threshold Register */
#define BCHP_GENET_1_RBUF_STATUS                 0x0044030c /* RX Buffer Status Register */
#define BCHP_GENET_1_RBUF_ENDIANESS_CNTRL        0x00440310 /* RX Buffer Endianess Control Register */
#define BCHP_GENET_1_RBUF_RXCHK_CNTRL            0x00440314 /* RX Raw Checksum Control Register */
#define BCHP_GENET_1_RBUF_RXC_OFFSET_7           0x00440318 /* RXC Extraction Offset Register 7 */
#define BCHP_GENET_1_RBUF_RXC_OFFSET_6           0x0044031c /* RXC Extraction Offset Register 6 */
#define BCHP_GENET_1_RBUF_RXC_OFFSET_5           0x00440320 /* RXC Extraction Offset Register 5 */
#define BCHP_GENET_1_RBUF_RXC_OFFSET_4           0x00440324 /* RXC Extraction Offset Register 4 */
#define BCHP_GENET_1_RBUF_RXC_OFFSET_3           0x00440328 /* RXC Extraction Offset Register 3 */
#define BCHP_GENET_1_RBUF_RXC_OFFSET_2           0x0044032c /* RXC Extraction Offset Register 2 */
#define BCHP_GENET_1_RBUF_RXC_OFFSET_1           0x00440330 /* RXC Extraction Offset Register 1 */
#define BCHP_GENET_1_RBUF_RXC_OFFSET_0           0x00440334 /* RXC Extraction Offset Register 0 */
#define BCHP_GENET_1_RBUF_OVFL_PKT_CNT           0x00440380 /* RBUF Overflow Count Register */
#define BCHP_GENET_1_RBUF_ERR_CNT                0x00440384 /* Discard Error Packet Counter */
#define BCHP_GENET_1_RBUF_ENERGY_CNTRL           0x00440388 /* RBUF Energy Control Register */
#define BCHP_GENET_1_RBUF_PD_SRAM_CNTRL          0x004403a8 /* Pseudo Dual SRAM Control */
#define BCHP_GENET_1_RBUF_TEST_MUX_CNTRL         0x004403dc /* GENET Test MUX Control Register */
#define BCHP_GENET_1_RBUF_SPARE_REG_0            0x004403e0 /* GENET Spare Register 0 */
#define BCHP_GENET_1_RBUF_SPARE_REG_1            0x004403e4 /* GENET Spare Register 1 */
#define BCHP_GENET_1_RBUF_SPARE_REG_2            0x004403e8 /* GENET Spare Register 2 */
#define BCHP_GENET_1_RBUF_SPARE_REG_3            0x004403ec /* GENET Spare Register 3 */

#endif /* #ifndef BCHP_GENET_1_RBUF_H__ */

/* End of File */
