Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\carlo\Desktop\ULTIMATEMYO\MYO\ACTIVIDAD1\ACTIVIDAD1\SISTEMA.qsys --block-symbol-file --output-directory=C:\Users\carlo\Desktop\ULTIMATEMYO\MYO\ACTIVIDAD1\ACTIVIDAD1\SISTEMA --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading ACTIVIDAD1/SISTEMA.qsys
Progress: Reading input file
Progress: Adding CLOCK [clock_source 17.0]
Progress: Parameterizing module CLOCK
Progress: Adding CPU [altera_nios2_gen2 17.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module JTAG
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module SDRAM
Progress: Adding SYS_ID [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module SYS_ID
Progress: Adding Sys_CLK [altera_up_avalon_sys_sdram_pll 17.0]
Progress: Parameterizing module Sys_CLK
Progress: Adding TIMER [altera_avalon_timer 17.0]
Progress: Parameterizing module TIMER
Progress: Adding pio_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_1
Progress: Adding pll [altera_pll 17.0]
Progress: Parameterizing module pll
Progress: Adding uart_0 [altera_avalon_uart 17.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SISTEMA.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SISTEMA.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: SISTEMA.SYS_ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SISTEMA.SYS_ID: Time stamp will be automatically updated when this component is generated.
Info: SISTEMA.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: SISTEMA.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\carlo\Desktop\ULTIMATEMYO\MYO\ACTIVIDAD1\ACTIVIDAD1\SISTEMA.qsys --synthesis=VHDL --output-directory=C:\Users\carlo\Desktop\ULTIMATEMYO\MYO\ACTIVIDAD1\ACTIVIDAD1\SISTEMA\synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading ACTIVIDAD1/SISTEMA.qsys
Progress: Reading input file
Progress: Adding CLOCK [clock_source 17.0]
Progress: Parameterizing module CLOCK
Progress: Adding CPU [altera_nios2_gen2 17.0]
Progress: Parameterizing module CPU
Progress: Adding JTAG [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module JTAG
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module SDRAM
Progress: Adding SYS_ID [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module SYS_ID
Progress: Adding Sys_CLK [altera_up_avalon_sys_sdram_pll 17.0]
Progress: Parameterizing module Sys_CLK
Progress: Adding TIMER [altera_avalon_timer 17.0]
Progress: Parameterizing module TIMER
Progress: Adding pio_0 [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 17.0]
Progress: Parameterizing module pio_1
Progress: Adding pll [altera_pll 17.0]
Progress: Parameterizing module pll
Progress: Adding uart_0 [altera_avalon_uart 17.0]
Progress: Parameterizing module uart_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: SISTEMA.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: SISTEMA.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: SISTEMA.SYS_ID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: SISTEMA.SYS_ID: Time stamp will be automatically updated when this component is generated.
Info: SISTEMA.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: SISTEMA.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: SISTEMA: Generating SISTEMA "SISTEMA" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: CPU: "SISTEMA" instantiated altera_nios2_gen2 "CPU"
Info: JTAG: Starting RTL generation for module 'SISTEMA_JTAG'
Info: JTAG:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SISTEMA_JTAG --dir=C:/Users/carlo/AppData/Local/Temp/alt7914_2151545157305251508.dir/0033_JTAG_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/carlo/AppData/Local/Temp/alt7914_2151545157305251508.dir/0033_JTAG_gen//SISTEMA_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'SISTEMA_JTAG'
Info: JTAG: "SISTEMA" instantiated altera_avalon_jtag_uart "JTAG"
Info: SDRAM: Starting RTL generation for module 'SISTEMA_SDRAM'
Info: SDRAM:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=SISTEMA_SDRAM --dir=C:/Users/carlo/AppData/Local/Temp/alt7914_2151545157305251508.dir/0034_SDRAM_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/carlo/AppData/Local/Temp/alt7914_2151545157305251508.dir/0034_SDRAM_gen//SISTEMA_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'SISTEMA_SDRAM'
Info: SDRAM: "SISTEMA" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: SYS_ID: "SISTEMA" instantiated altera_avalon_sysid_qsys "SYS_ID"
Info: TIMER: Starting RTL generation for module 'SISTEMA_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SISTEMA_TIMER --dir=C:/Users/carlo/AppData/Local/Temp/alt7914_2151545157305251508.dir/0036_TIMER_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/carlo/AppData/Local/Temp/alt7914_2151545157305251508.dir/0036_TIMER_gen//SISTEMA_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info: TIMER: Done RTL generation for module 'SISTEMA_TIMER'
Info: TIMER: "SISTEMA" instantiated altera_avalon_timer "TIMER"
Info: pio_1: Starting RTL generation for module 'SISTEMA_pio_1'
Info: pio_1:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SISTEMA_pio_1 --dir=C:/Users/carlo/AppData/Local/Temp/alt7914_2151545157305251508.dir/0037_pio_1_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/carlo/AppData/Local/Temp/alt7914_2151545157305251508.dir/0037_pio_1_gen//SISTEMA_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'SISTEMA_pio_1'
Info: pio_1: "SISTEMA" instantiated altera_avalon_pio "pio_1"
Info: pll: "SISTEMA" instantiated altera_pll "pll"
Info: uart_0: Starting RTL generation for module 'SISTEMA_uart_0'
Info: uart_0:   Generation command is [exec C:/intelfpga/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.0/quartus/bin64/perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=SISTEMA_uart_0 --dir=C:/Users/carlo/AppData/Local/Temp/alt7914_2151545157305251508.dir/0039_uart_0_gen/ --quartus_dir=C:/intelfpga/17.0/quartus --verilog --config=C:/Users/carlo/AppData/Local/Temp/alt7914_2151545157305251508.dir/0039_uart_0_gen//SISTEMA_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'SISTEMA_uart_0'
Info: uart_0: "SISTEMA" instantiated altera_avalon_uart "uart_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "SISTEMA" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "SISTEMA" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "SISTEMA" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'SISTEMA_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.0/quartus/bin64//perl/lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.0/quartus/sopc_builder/bin -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SISTEMA_CPU_cpu --dir=C:/Users/carlo/AppData/Local/Temp/alt7914_2151545157305251508.dir/0042_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.0/quartus/bin64/ --verilog --config=C:/Users/carlo/AppData/Local/Temp/alt7914_2151545157305251508.dir/0042_cpu_gen//SISTEMA_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.01.17 21:18:43 (*) Starting Nios II generation
Info: cpu: # 2019.01.17 21:18:43 (*)   Checking for plaintext license.
Info: cpu: # 2019.01.17 21:18:43 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA/17.0/quartus/bin64/
Info: cpu: # 2019.01.17 21:18:43 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.01.17 21:18:43 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.01.17 21:18:43 (*)   Plaintext license not found.
Info: cpu: # 2019.01.17 21:18:43 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.01.17 21:18:43 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.01.17 21:18:44 (*)   Creating all objects for CPU
Info: cpu: # 2019.01.17 21:18:45 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.01.17 21:18:45 (*)   Creating plain-text RTL
Info: cpu: # 2019.01.17 21:18:46 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'SISTEMA_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/carlo/Desktop/ULTIMATEMYO/MYO/ACTIVIDAD1/ACTIVIDAD1/SISTEMA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/carlo/Desktop/ULTIMATEMYO/MYO/ACTIVIDAD1/ACTIVIDAD1/SISTEMA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/carlo/Desktop/ULTIMATEMYO/MYO/ACTIVIDAD1/ACTIVIDAD1/SISTEMA/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_s1_rsp_width_adapter"
Info: Reusing file C:/Users/carlo/Desktop/ULTIMATEMYO/MYO/ACTIVIDAD1/ACTIVIDAD1/SISTEMA/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/carlo/Desktop/ULTIMATEMYO/MYO/ACTIVIDAD1/ACTIVIDAD1/SISTEMA/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/carlo/Desktop/ULTIMATEMYO/MYO/ACTIVIDAD1/ACTIVIDAD1/SISTEMA/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: SISTEMA: Done "SISTEMA" with 37 modules, 65 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
