--------------------------------------------------------------------------------
Release 13.2 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/share/reconfig/xilinx/13.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -u 64 -o
ordbbr.twr ordbbr.ncd ordbbr.pcf

Design file:              ordbbr.ncd
Physical constraint file: ordbbr.pcf
Device,package,speed:     xc5vlx330,ff1760,-2 (PRODUCTION 1.73 2011-06-20, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint
                          unconstrained path report, limited to 64 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;

 45025 paths analyzed, 12756 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.855ns.
--------------------------------------------------------------------------------
Slack:                  0.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_3 (FF)
  Destination:          fmul1_in1_r/register_1 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.820ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_3 to fmul1_in1_r/register_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y37.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<3>
                                                       FSM/SR[0].shiftCtl_i/state_3
    SLICE_X49Y39.D4      net (fanout=7)        0.738   FSM/SR[0].shiftCtl_i/state<3>
    SLICE_X49Y39.D       Tilo                  0.086   p1_in_r<31>
                                                       s181
    SLICE_X49Y37.C5      net (fanout=32)       0.974   s18
    SLICE_X49Y37.C       Tilo                  0.086   r3/register<23>
                                                       mux21/Z<1>32_SW0
    SLICE_X49Y40.B6      net (fanout=1)        0.532   N395
    SLICE_X49Y40.CLK     Tas                   0.029   fmul1_in1_r/register<3>
                                                       mux21/Z<1>32
                                                       fmul1_in1_r/register_1
    -------------------------------------------------  ---------------------------
    Total                                      2.820ns (0.576ns logic, 2.244ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_14 (FF)
  Destination:          fmul1_in0_r/register_25 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.805ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_14 to fmul1_in0_r/register_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y38.CQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<15>
                                                       FSM/SR[0].shiftCtl_i/state_14
    SLICE_X49Y37.A5      net (fanout=41)       0.493   FSM/SR[0].shiftCtl_i/state<14>
    SLICE_X49Y37.A       Tilo                  0.086   r3/register<23>
                                                       s61
    SLICE_X53Y40.D3      net (fanout=32)       1.616   s6
    SLICE_X53Y40.D       Tilo                  0.086   fmul1_in0_r/register<25>
                                                       mux14/Z<25>32
    SLICE_X53Y40.C6      net (fanout=1)        0.119   mux14/Z<25>32
    SLICE_X53Y40.CLK     Tas                   0.030   fmul1_in0_r/register<25>
                                                       mux14/Z<25>98
                                                       fmul1_in0_r/register_25
    -------------------------------------------------  ---------------------------
    Total                                      2.805ns (0.577ns logic, 2.228ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_8 (FF)
  Destination:          fmul1_in0_r/register_6 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.800ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_8 to fmul1_in0_r/register_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y36.AQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<11>
                                                       FSM/SR[0].shiftCtl_i/state_8
    SLICE_X50Y38.D5      net (fanout=39)       0.441   FSM/SR[0].shiftCtl_i/state<8>
    SLICE_X50Y38.D       Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<7>
                                                       mux14/Z<0>1121
    SLICE_X51Y36.A4      net (fanout=32)       1.544   N255
    SLICE_X51Y36.A       Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<11>
                                                       mux14/Z<6>48
    SLICE_X49Y36.A6      net (fanout=1)        0.240   mux14/Z<6>48
    SLICE_X49Y36.CLK     Tas                   0.028   fadd1/xilinx_fadd_i/blk00000003/sig000001ee
                                                       mux14/Z<6>98
                                                       fmul1_in0_r/register_6
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.575ns logic, 2.225ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_5 (FF)
  Destination:          r5/SR[25].shift_i/Mshreg_state_3 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_5 to r5/SR[25].shift_i/Mshreg_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y38.BQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<7>
                                                       FSM/SR[0].shiftCtl_i/state_5
    SLICE_X56Y37.C6      net (fanout=38)       0.804   FSM/SR[0].shiftCtl_i/state<5>
    SLICE_X56Y37.C       Tilo                  0.086   fmul1/xilinx_fmul_i/blk00000003/sig0000012d
                                                       r5_wen1
    SLICE_X48Y45.CE      net (fanout=25)       1.260   r5_wen
    SLICE_X48Y45.CLK     Tceck                 0.268   r5/SR[26].shift_i/state<3>
                                                       r5/SR[25].shift_i/Mshreg_state_3
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.729ns logic, 2.064ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_14 (FF)
  Destination:          fmul1_in0_r/register_26 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.793ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_14 to fmul1_in0_r/register_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y38.CQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<15>
                                                       FSM/SR[0].shiftCtl_i/state_14
    SLICE_X50Y38.A5      net (fanout=41)       0.534   FSM/SR[0].shiftCtl_i/state<14>
    SLICE_X50Y38.A       Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<7>
                                                       mux14/Z<0>131
    SLICE_X53Y41.D5      net (fanout=32)       1.364   N244
    SLICE_X53Y41.D       Tilo                  0.086   r18/register<15>
                                                       mux14/Z<26>48
    SLICE_X53Y39.A5      net (fanout=1)        0.320   mux14/Z<26>48
    SLICE_X53Y39.CLK     Tas                   0.028   fmul1_in0_r/register<27>
                                                       mux14/Z<26>98
                                                       fmul1_in0_r/register_26
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.575ns logic, 2.218ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_5 (FF)
  Destination:          r5/SR[26].shift_i/Mshreg_state_3 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_5 to r5/SR[26].shift_i/Mshreg_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y38.BQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<7>
                                                       FSM/SR[0].shiftCtl_i/state_5
    SLICE_X56Y37.C6      net (fanout=38)       0.804   FSM/SR[0].shiftCtl_i/state<5>
    SLICE_X56Y37.C       Tilo                  0.086   fmul1/xilinx_fmul_i/blk00000003/sig0000012d
                                                       r5_wen1
    SLICE_X48Y45.CE      net (fanout=25)       1.260   r5_wen
    SLICE_X48Y45.CLK     Tceck                 0.268   r5/SR[26].shift_i/state<3>
                                                       r5/SR[26].shift_i/Mshreg_state_3
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (0.729ns logic, 2.064ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r5/SR[20].shift_i/state_0 (FF)
  Destination:          fmul1_in1_r/register_20 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.792ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r5/SR[20].shift_i/state_0 to fmul1_in1_r/register_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y34.BQ      Tcko                  0.375   r5/SR[21].shift_i/state<0>
                                                       r5/SR[20].shift_i/state_0
    SLICE_X48Y41.D4      net (fanout=4)        1.847   r5/SR[20].shift_i/state<0>
    SLICE_X48Y41.D       Tilo                  0.086   r15/register<23>
                                                       mux21/Z<20>32_SW0
    SLICE_X47Y41.B5      net (fanout=1)        0.455   N393
    SLICE_X47Y41.CLK     Tas                   0.029   fmul1_in1_r/register<22>
                                                       mux21/Z<20>32
                                                       fmul1_in1_r/register_20
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.490ns logic, 2.302ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_17 (FF)
  Destination:          r9/SR[8].shift_i/Mshreg_state_2 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_17 to r9/SR[8].shift_i/Mshreg_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.BQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<19>
                                                       FSM/SR[0].shiftCtl_i/state_17
    SLICE_X53Y34.A5      net (fanout=5)        0.606   FSM/SR[0].shiftCtl_i/state<17>
    SLICE_X53Y34.A       Tilo                  0.086   r5/SR[21].shift_i/state<0>
                                                       r9_wen1
    SLICE_X62Y36.CE      net (fanout=21)       1.456   r9_wen
    SLICE_X62Y36.CLK     Tceck                 0.268   r9/SR[19].shift_i/state<2>
                                                       r9/SR[8].shift_i/Mshreg_state_2
    -------------------------------------------------  ---------------------------
    Total                                      2.791ns (0.729ns logic, 2.062ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_17 (FF)
  Destination:          r9/SR[19].shift_i/Mshreg_state_2 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.791ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_17 to r9/SR[19].shift_i/Mshreg_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.BQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<19>
                                                       FSM/SR[0].shiftCtl_i/state_17
    SLICE_X53Y34.A5      net (fanout=5)        0.606   FSM/SR[0].shiftCtl_i/state<17>
    SLICE_X53Y34.A       Tilo                  0.086   r5/SR[21].shift_i/state<0>
                                                       r9_wen1
    SLICE_X62Y36.CE      net (fanout=21)       1.456   r9_wen
    SLICE_X62Y36.CLK     Tceck                 0.268   r9/SR[19].shift_i/state<2>
                                                       r9/SR[19].shift_i/Mshreg_state_2
    -------------------------------------------------  ---------------------------
    Total                                      2.791ns (0.729ns logic, 2.062ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_3 (FF)
  Destination:          fmul1_in0_r/register_26 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.786ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_3 to fmul1_in0_r/register_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y37.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<3>
                                                       FSM/SR[0].shiftCtl_i/state_3
    SLICE_X50Y38.A3      net (fanout=7)        0.527   FSM/SR[0].shiftCtl_i/state<3>
    SLICE_X50Y38.A       Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<7>
                                                       mux14/Z<0>131
    SLICE_X53Y41.D5      net (fanout=32)       1.364   N244
    SLICE_X53Y41.D       Tilo                  0.086   r18/register<15>
                                                       mux14/Z<26>48
    SLICE_X53Y39.A5      net (fanout=1)        0.320   mux14/Z<26>48
    SLICE_X53Y39.CLK     Tas                   0.028   fmul1_in0_r/register<27>
                                                       mux14/Z<26>98
                                                       fmul1_in0_r/register_26
    -------------------------------------------------  ---------------------------
    Total                                      2.786ns (0.575ns logic, 2.211ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_11 (FF)
  Destination:          fmul1_in0_r/register_1 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.778ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_11 to fmul1_in0_r/register_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y36.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<11>
                                                       FSM/SR[0].shiftCtl_i/state_11
    SLICE_X48Y37.D3      net (fanout=39)       1.518   FSM/SR[0].shiftCtl_i/state<11>
    SLICE_X48Y37.D       Tilo                  0.086   r1/register<19>
                                                       mux14/Z<1>21
    SLICE_X49Y35.C2      net (fanout=1)        0.769   mux14/Z<1>21
    SLICE_X49Y35.CLK     Tas                   0.030   fmul1_in0_r/register<1>
                                                       mux14/Z<1>98
                                                       fmul1_in0_r/register_1
    -------------------------------------------------  ---------------------------
    Total                                      2.778ns (0.491ns logic, 2.287ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_8 (FF)
  Destination:          fmul1_in0_r/register_15 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.764ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_8 to fmul1_in0_r/register_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y36.AQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<11>
                                                       FSM/SR[0].shiftCtl_i/state_8
    SLICE_X50Y38.D5      net (fanout=39)       0.441   FSM/SR[0].shiftCtl_i/state<8>
    SLICE_X50Y38.D       Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<7>
                                                       mux14/Z<0>1121
    SLICE_X59Y37.C4      net (fanout=32)       1.133   N255
    SLICE_X59Y37.C       Tilo                  0.086   fmul1_out<21>
                                                       mux14/Z<15>48
    SLICE_X53Y33.C6      net (fanout=1)        0.613   mux14/Z<15>48
    SLICE_X53Y33.CLK     Tas                   0.030   fmul1_in0_r/register<15>
                                                       mux14/Z<15>98
                                                       fmul1_in0_r/register_15
    -------------------------------------------------  ---------------------------
    Total                                      2.764ns (0.577ns logic, 2.187ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r13_ctl/wen (FF)
  Destination:          r13/SR[23].shift_i/Mshreg_state_3 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.762ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: r13_ctl/wen to r13/SR[23].shift_i/Mshreg_state_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.AQ      Tcko                  0.375   r13_ctl/wen
                                                       r13_ctl/wen
    SLICE_X46Y34.A5      net (fanout=1)        0.483   r13_ctl/wen
    SLICE_X46Y34.A       Tilo                  0.086   p1_in_r<3>
                                                       r13_wen1
    SLICE_X60Y40.CE      net (fanout=17)       1.550   r13_wen
    SLICE_X60Y40.CLK     Tceck                 0.268   r13/SR[23].shift_i/state<3>
                                                       r13/SR[23].shift_i/Mshreg_state_3
    -------------------------------------------------  ---------------------------
    Total                                      2.762ns (0.729ns logic, 2.033ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_61 (FF)
  Destination:          fmul1_in0_r/register_2 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.761ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_61 to fmul1_in0_r/register_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y39.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<61>
                                                       FSM/SR[0].shiftCtl_i/state_61
    SLICE_X46Y41.C4      net (fanout=69)       0.652   FSM/SR[0].shiftCtl_i/state<61>
    SLICE_X46Y41.C       Tilo                  0.086   r15/register<31>
                                                       mux14/Z<0>221
    SLICE_X53Y36.A3      net (fanout=32)       1.620   N242
    SLICE_X53Y36.CLK     Tas                   0.028   fmul1_in0_r/register<3>
                                                       mux14/Z<2>98
                                                       fmul1_in0_r/register_2
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (0.489ns logic, 2.272ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_61 (FF)
  Destination:          fmul1_in0_r/register_3 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.760ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_61 to fmul1_in0_r/register_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y39.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<61>
                                                       FSM/SR[0].shiftCtl_i/state_61
    SLICE_X46Y41.C4      net (fanout=69)       0.652   FSM/SR[0].shiftCtl_i/state<61>
    SLICE_X46Y41.C       Tilo                  0.086   r15/register<31>
                                                       mux14/Z<0>221
    SLICE_X53Y36.C3      net (fanout=32)       1.617   N242
    SLICE_X53Y36.CLK     Tas                   0.030   fmul1_in0_r/register<3>
                                                       mux14/Z<3>98
                                                       fmul1_in0_r/register_3
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (0.491ns logic, 2.269ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fadd1/xilinx_fadd_i/blk00000003/blk00000105 (DSP)
  Destination:          fadd1/xilinx_fadd_i/blk00000003/blk0000005b (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fadd1/xilinx_fadd_i/blk00000003/blk00000105 to fadd1/xilinx_fadd_i/blk00000003/blk0000005b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y15.P14      Tdspcko_PP            0.480   fadd1/xilinx_fadd_i/blk00000003/blk00000105
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000105
    SLICE_X36Y41.A1      net (fanout=6)        1.857   fadd1/xilinx_fadd_i/blk00000003/sig00000212
    SLICE_X36Y41.CLK     Tas                   0.420   fadd1/xilinx_fadd_i/blk00000003/sig000000c9
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000257
                                                       fadd1/xilinx_fadd_i/blk00000003/blk00000069
                                                       fadd1/xilinx_fadd_i/blk00000003/blk0000005b
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (0.900ns logic, 1.857ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  0.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_4 (FF)
  Destination:          fmul1_in0_r/register_17 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.756ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_4 to fmul1_in0_r/register_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y38.AQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<7>
                                                       FSM/SR[0].shiftCtl_i/state_4
    SLICE_X50Y38.C4      net (fanout=5)        0.615   FSM/SR[0].shiftCtl_i/state<4>
    SLICE_X50Y38.C       Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<7>
                                                       mux14/Z<0>141
    SLICE_X55Y34.D3      net (fanout=32)       1.445   N261
    SLICE_X55Y34.D       Tilo                  0.086   fmul1_in0_r/register<17>
                                                       mux14/Z<17>32
    SLICE_X55Y34.C6      net (fanout=1)        0.119   mux14/Z<17>32
    SLICE_X55Y34.CLK     Tas                   0.030   fmul1_in0_r/register<17>
                                                       mux14/Z<17>98
                                                       fmul1_in0_r/register_17
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (0.577ns logic, 2.179ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_8 (FF)
  Destination:          fmul1_in0_r/register_5 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.750ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_8 to fmul1_in0_r/register_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y36.AQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<11>
                                                       FSM/SR[0].shiftCtl_i/state_8
    SLICE_X50Y38.D5      net (fanout=39)       0.441   FSM/SR[0].shiftCtl_i/state<8>
    SLICE_X50Y38.D       Tilo                  0.086   FSM/SR[0].shiftCtl_i/state<7>
                                                       mux14/Z<0>1121
    SLICE_X50Y35.C6      net (fanout=32)       1.227   N255
    SLICE_X50Y35.C       Tilo                  0.086   r3/register<15>
                                                       mux14/Z<5>48
    SLICE_X50Y34.C3      net (fanout=1)        0.505   mux14/Z<5>48
    SLICE_X50Y34.CLK     Tas                   0.030   fmul1_in0_r/register<5>
                                                       mux14/Z<5>98
                                                       fmul1_in0_r/register_5
    -------------------------------------------------  ---------------------------
    Total                                      2.750ns (0.577ns logic, 2.173ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_17 (FF)
  Destination:          r9/SR[11].shift_i/Mshreg_state_2 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_17 to r9/SR[11].shift_i/Mshreg_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.BQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<19>
                                                       FSM/SR[0].shiftCtl_i/state_17
    SLICE_X53Y34.A5      net (fanout=5)        0.606   FSM/SR[0].shiftCtl_i/state<17>
    SLICE_X53Y34.A       Tilo                  0.086   r5/SR[21].shift_i/state<0>
                                                       r9_wen1
    SLICE_X64Y33.CE      net (fanout=21)       1.413   r9_wen
    SLICE_X64Y33.CLK     Tceck                 0.268   r9/SR[11].shift_i/state<2>
                                                       r9/SR[11].shift_i/Mshreg_state_2
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (0.729ns logic, 2.019ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FSM/SR[0].shiftCtl_i/state_57 (FF)
  Destination:          fmul1_in0_r/register_21 (FF)
  Requirement:          2.857ns
  Data Path Delay:      2.747ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 2.857ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: FSM/SR[0].shiftCtl_i/state_57 to fmul1_in0_r/register_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y38.DQ      Tcko                  0.375   FSM/SR[0].shiftCtl_i/state<57>
                                                       FSM/SR[0].shiftCtl_i/state_57
    SLICE_X57Y39.B4      net (fanout=37)       1.489   FSM/SR[0].shiftCtl_i/state<57>
    SLICE_X57Y39.B       Tilo                  0.086   fmul1/xilinx_fmul_i/blk00000003/sig0000013f
                                                       mux14/Z<21>21
    SLICE_X57Y36.C2      net (fanout=1)        0.767   mux14/Z<21>21
    SLICE_X57Y36.CLK     Tas                   0.030   fmul1_in0_r/register<21>
                                                       mux14/Z<21>98
                                                       fmul1_in0_r/register_21
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (0.491ns logic, 2.256ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 2.857143 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007a/CLK
  Location pin: DSP48_X0Y14.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_P_PAT)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk0000007b/CLK
  Location pin: DSP48_X0Y15.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.707ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.150ns (465.116MHz) (Tdspper_OPP_PAT)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk00000105/CLK
  Location pin: DSP48_X1Y15.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk00000041/CLK
  Location pin: DSP48_X0Y16.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 0.857ns (period - min period limit)
  Period: 2.857ns
  Min period limit: 2.000ns (500.000MHz) (Tdspper_P)
  Physical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000009c/CLK
  Location pin: DSP48_X0Y17.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fmul1/xilinx_fmul_i/blk00000003/blk000000ec/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fadd1/xilinx_fadd_i/rdy/CLK
  Logical resource: fadd1/xilinx_fadd_i/blk00000003/blk0000029a/CLK
  Location pin: SLICE_X4Y6.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d8c/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d77/CLK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d8c/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d77/CLK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d8c/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d79/CLK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d8c/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d79/CLK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d8c/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d6b/CLK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d8c/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d6b/CLK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d8c/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d6d/CLK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d8c/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d6d/CLK
  Location pin: SLICE_X8Y24.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d8f/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d6f/CLK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.857ns
  High pulse: 1.428ns
  High pulse limit: 0.700ns (Twph)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d8f/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d6f/CLK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 1.457ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.857ns
  Low pulse: 1.428ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: fdiv1/xilinx_fdiv_i/blk00000003/sig00000d8f/CLK
  Logical resource: fdiv1/xilinx_fdiv_i/blk00000003/blk00000d71/CLK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Unconstrained path analysis 

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.396ns.
--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_0 (FF)
  Destination:          fdiv1_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_0 to fdiv1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.396   fdiv1_out_r<3>
                                                       fdiv1_out_r_0
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_2 (FF)
  Destination:          fdiv1_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_2 to fdiv1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.CQ      Tcko                  0.396   fdiv1_out_r<3>
                                                       fdiv1_out_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_1 (FF)
  Destination:          fdiv1_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_1 to fdiv1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.BQ      Tcko                  0.396   fdiv1_out_r<3>
                                                       fdiv1_out_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.396ns (data path)
  Source:               fdiv1_out_r_3 (FF)
  Destination:          fdiv1_out_r<3>
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_3 to fdiv1_out_r<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.DQ      Tcko                  0.396   fdiv1_out_r<3>
                                                       fdiv1_out_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.396ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_7 (FF)
  Destination:          fdiv1_out_r<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_7 to fdiv1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.DQ      Tcko                  0.375   fdiv1_out_r<7>
                                                       fdiv1_out_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_26 (FF)
  Destination:          fdiv1_out_r<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_26 to fdiv1_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y41.CQ      Tcko                  0.375   fdiv1_out_r<27>
                                                       fdiv1_out_r_26
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_25 (FF)
  Destination:          fdiv1_out_r<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_25 to fdiv1_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y41.BQ      Tcko                  0.375   fdiv1_out_r<27>
                                                       fdiv1_out_r_25
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_5 (FF)
  Destination:          fdiv1_out_r<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_5 to fdiv1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.BQ      Tcko                  0.375   fdiv1_out_r<7>
                                                       fdiv1_out_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_14 (FF)
  Destination:          fdiv1_out_r<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_14 to fdiv1_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y31.CQ      Tcko                  0.375   fdiv1_out_r<15>
                                                       fdiv1_out_r_14
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_27 (FF)
  Destination:          fdiv1_out_r<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_27 to fdiv1_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y41.DQ      Tcko                  0.375   fdiv1_out_r<27>
                                                       fdiv1_out_r_27
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_19 (FF)
  Destination:          fdiv1_out_r<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_19 to fdiv1_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y34.DQ      Tcko                  0.375   fdiv1_out_r<19>
                                                       fdiv1_out_r_19
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_17 (FF)
  Destination:          fdiv1_out_r<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_17 to fdiv1_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y34.BQ      Tcko                  0.375   fdiv1_out_r<19>
                                                       fdiv1_out_r_17
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_11 (FF)
  Destination:          fdiv1_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_11 to fdiv1_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.DQ      Tcko                  0.375   fdiv1_out_r<11>
                                                       fdiv1_out_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_9 (FF)
  Destination:          fdiv1_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_9 to fdiv1_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.BQ      Tcko                  0.375   fdiv1_out_r<11>
                                                       fdiv1_out_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_12 (FF)
  Destination:          fdiv1_out_r<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_12 to fdiv1_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y31.AQ      Tcko                  0.375   fdiv1_out_r<15>
                                                       fdiv1_out_r_12
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_24 (FF)
  Destination:          fdiv1_out_r<27>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_24 to fdiv1_out_r<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y41.AQ      Tcko                  0.375   fdiv1_out_r<27>
                                                       fdiv1_out_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_13 (FF)
  Destination:          fdiv1_out_r<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_13 to fdiv1_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y31.BQ      Tcko                  0.375   fdiv1_out_r<15>
                                                       fdiv1_out_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_31 (FF)
  Destination:          fdiv1_out_r<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_31 to fdiv1_out_r<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y39.DQ      Tcko                  0.375   fdiv1_out_r<31>
                                                       fdiv1_out_r_31
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               ordbbr_out0_rdy_r (FF)
  Destination:          ordbbr_out0_rdy_r
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: ordbbr_out0_rdy_r to ordbbr_out0_rdy_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y45.BQ      Tcko                  0.375   ordbbr_out0_rdy_r
                                                       ordbbr_out0_rdy_r
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_30 (FF)
  Destination:          fdiv1_out_r<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_30 to fdiv1_out_r<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y39.CQ      Tcko                  0.375   fdiv1_out_r<31>
                                                       fdiv1_out_r_30
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_18 (FF)
  Destination:          fdiv1_out_r<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_18 to fdiv1_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y34.CQ      Tcko                  0.375   fdiv1_out_r<19>
                                                       fdiv1_out_r_18
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_29 (FF)
  Destination:          fdiv1_out_r<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_29 to fdiv1_out_r<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y39.BQ      Tcko                  0.375   fdiv1_out_r<31>
                                                       fdiv1_out_r_29
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_16 (FF)
  Destination:          fdiv1_out_r<19>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_16 to fdiv1_out_r<19>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y34.AQ      Tcko                  0.375   fdiv1_out_r<19>
                                                       fdiv1_out_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_28 (FF)
  Destination:          fdiv1_out_r<31>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_28 to fdiv1_out_r<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y39.AQ      Tcko                  0.375   fdiv1_out_r<31>
                                                       fdiv1_out_r_28
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_10 (FF)
  Destination:          fdiv1_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_10 to fdiv1_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.CQ      Tcko                  0.375   fdiv1_out_r<11>
                                                       fdiv1_out_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_23 (FF)
  Destination:          fdiv1_out_r<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_23 to fdiv1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y32.DQ      Tcko                  0.375   fdiv1_out_r<23>
                                                       fdiv1_out_r_23
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_8 (FF)
  Destination:          fdiv1_out_r<11>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_8 to fdiv1_out_r<11>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y33.AQ      Tcko                  0.375   fdiv1_out_r<11>
                                                       fdiv1_out_r_8
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_22 (FF)
  Destination:          fdiv1_out_r<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_22 to fdiv1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y32.CQ      Tcko                  0.375   fdiv1_out_r<23>
                                                       fdiv1_out_r_22
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_6 (FF)
  Destination:          fdiv1_out_r<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_6 to fdiv1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.CQ      Tcko                  0.375   fdiv1_out_r<7>
                                                       fdiv1_out_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_21 (FF)
  Destination:          fdiv1_out_r<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_21 to fdiv1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y32.BQ      Tcko                  0.375   fdiv1_out_r<23>
                                                       fdiv1_out_r_21
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_4 (FF)
  Destination:          fdiv1_out_r<7>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_4 to fdiv1_out_r<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.AQ      Tcko                  0.375   fdiv1_out_r<7>
                                                       fdiv1_out_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_20 (FF)
  Destination:          fdiv1_out_r<23>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_20 to fdiv1_out_r<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y32.AQ      Tcko                  0.375   fdiv1_out_r<23>
                                                       fdiv1_out_r_20
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------
Delay:                  0.375ns (data path)
  Source:               fdiv1_out_r_15 (FF)
  Destination:          fdiv1_out_r<15>
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: fdiv1_out_r_15 to fdiv1_out_r<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y31.DQ      Tcko                  0.375   fdiv1_out_r<15>
                                                       fdiv1_out_r_15
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.375ns logic, 0.000ns route)
                                                       (100.0% logic, 0.0% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 45058 paths, 0 nets, and 10709 connections

Design statistics:
   Minimum period:   2.855ns{1}   (Maximum frequency: 350.263MHz)
   Maximum combinational path delay:   0.396ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep  7 17:33:17 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 791 MB



