// Seed: 4163800664
module module_0 (
    input  id_0,
    output id_1,
    output id_2,
    input  id_3,
    output id_4
);
  logic id_5;
  always @(posedge 1'b0) begin
    id_4 <= 1'b0;
    id_4 <= id_0;
  end
endmodule
