

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Oct  3 19:34:10 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Filter_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    36.105|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  108178|  108178|  108178|  108178|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  108176|  108176|        22|          5|          1|  21632|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    517|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     676|   1649|    -|
|Memory           |       10|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    368|    -|
|Register         |        0|      -|    1406|    224|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       10|     11|    2082|   2758|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      5|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_kbM_U1  |conv_1_fadd_32ns_kbM  |        0|      2|  177|  385|    0|
    |conv_1_fadd_32ns_kbM_U2  |conv_1_fadd_32ns_kbM  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_mb6_U5  |conv_1_fcmp_32ns_mb6  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_lbW_U3  |conv_1_fmul_32ns_lbW  |        0|      3|  128|  320|    0|
    |conv_1_fmul_32ns_lbW_U4  |conv_1_fmul_32ns_lbW  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     10|  676| 1649|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdncg_U6  |conv_1_mac_muladdncg  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U           |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_0_0_U  |conv_1_conv_1_weieOg  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_1_0_U  |conv_1_conv_1_weifYi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_2_0_U  |conv_1_conv_1_weig8j  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_0_0_U  |conv_1_conv_1_weihbi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_1_0_U  |conv_1_conv_1_weiibs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_2_0_U  |conv_1_conv_1_weijbC  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       10|  0|   0|    0|   320|  320|    10|        10240|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_694_p2       |     +    |      0|  0|  13|           1|          11|
    |add_ln26_10_fu_801_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln26_11_fu_667_p2    |     +    |      0|  0|  15|           2|           5|
    |add_ln26_12_fu_749_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln26_13_fu_806_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln26_14_fu_815_p2    |     +    |      0|  0|  13|          11|          11|
    |add_ln26_1_fu_463_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_595_p2     |     +    |      0|  0|  15|           1|           5|
    |add_ln26_4_fu_627_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_5_fu_736_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_6_fu_787_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_7_fu_638_p2     |     +    |      0|  0|  15|           2|           5|
    |add_ln26_8_fu_656_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_9_fu_792_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_fu_533_p2       |     +    |      0|  0|  15|           2|           5|
    |add_ln35_2_fu_857_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_555_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_475_p2        |     +    |      0|  0|  21|          15|           1|
    |c_fu_457_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_832_p2              |     +    |      0|  0|  15|           1|           6|
    |r_fu_451_p2              |     +    |      0|  0|  15|           5|           1|
    |sub_ln26_1_fu_730_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_2_fu_781_p2     |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_527_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_904_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_589_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_481_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_583_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln34_1_fu_892_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_886_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_469_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln34_fu_898_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_601_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_700_p3    |  select  |      0|  0|  11|           1|           1|
    |select_ln35_1_fu_495_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_539_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_3_fu_547_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln35_4_fu_561_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_5_fu_569_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln35_6_fu_607_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_7_fu_615_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_8_fu_644_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_9_fu_673_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_487_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_577_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 517|         273|         303|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_369_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_380_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten30_phi_fu_336_p4  |   9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten_phi_fu_358_p4    |   9|          2|   11|         22|
    |ap_phi_mux_r_0_phi_fu_347_p4               |   9|          2|    5|         10|
    |c_0_reg_365                                |   9|          2|    5|         10|
    |conv_input_address0                        |  33|          6|   10|         60|
    |conv_input_address1                        |  27|          5|   10|         50|
    |f_0_reg_376                                |   9|          2|    6|         12|
    |grp_fu_387_p0                              |  21|          4|   32|        128|
    |grp_fu_387_p1                              |  33|          6|   32|        192|
    |grp_fu_392_p0                              |  21|          4|   32|        128|
    |grp_fu_392_p1                              |  33|          6|   32|        192|
    |grp_fu_396_p0                              |  33|          6|   32|        192|
    |grp_fu_403_p0                              |  27|          5|   32|        160|
    |indvar_flatten30_reg_332                   |   9|          2|   15|         30|
    |indvar_flatten_reg_354                     |   9|          2|   11|         22|
    |r_0_reg_343                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 368|         72|  298|       1280|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln26_10_reg_1131              |  11|   0|   11|          0|
    |add_ln26_14_reg_1141              |  11|   0|   11|          0|
    |add_ln26_6_reg_1121               |  11|   0|   11|          0|
    |add_ln35_reg_954                  |   5|   0|    5|          0|
    |add_ln8_reg_932                   |  15|   0|   15|          0|
    |ap_CS_fsm                         |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |c_0_reg_365                       |   5|   0|    5|          0|
    |conv_1_bias_load_reg_1211         |  32|   0|   32|          0|
    |conv_1_weights_0_2_0_2_reg_1086   |  32|   0|   32|          0|
    |conv_1_weights_1_0_0_2_reg_1091   |  32|   0|   32|          0|
    |conv_1_weights_1_1_0_2_reg_1096   |  32|   0|   32|          0|
    |conv_1_weights_1_2_0_2_reg_1101   |  32|   0|   32|          0|
    |conv_1_weights_2_0_0_2_reg_1106   |  32|   0|   32|          0|
    |conv_1_weights_2_1_0_2_reg_1111   |  32|   0|   32|          0|
    |conv_1_weights_2_2_0_2_reg_1116   |  32|   0|   32|          0|
    |f_0_reg_376                       |   6|   0|    6|          0|
    |f_reg_1181                        |   6|   0|    6|          0|
    |icmp_ln8_reg_928                  |   1|   0|    1|          0|
    |indvar_flatten30_reg_332          |  15|   0|   15|          0|
    |indvar_flatten_reg_354            |  11|   0|   11|          0|
    |r_0_reg_343                       |   5|   0|    5|          0|
    |reg_425                           |  32|   0|   32|          0|
    |reg_431                           |  32|   0|   32|          0|
    |reg_436                           |  32|   0|   32|          0|
    |reg_441                           |  32|   0|   32|          0|
    |reg_446                           |  32|   0|   32|          0|
    |select_ln11_reg_1049              |  11|   0|   11|          0|
    |select_ln35_1_reg_937             |   5|   0|    5|          0|
    |select_ln35_2_reg_948             |   5|   0|    5|          0|
    |select_ln35_6_reg_960             |   6|   0|    6|          0|
    |select_ln35_7_reg_966             |   5|   0|    5|          0|
    |select_ln35_9_reg_994             |   5|   0|    5|          0|
    |sub_ln26_1_reg_1054               |   9|   0|   11|          2|
    |sub_ln26_reg_943                  |   9|   0|   11|          2|
    |tmp_1_0_1_reg_1146                |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1171                |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1171_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1176                |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1176_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_reg_1161                  |  32|   0|   32|          0|
    |tmp_1_2_1_reg_1191                |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1196                |  32|   0|   32|          0|
    |tmp_1_2_reg_1186                  |  32|   0|   32|          0|
    |tmp_1_2_reg_1186_pp0_iter2_reg    |  32|   0|   32|          0|
    |w_sum_3_1_1_reg_1201              |  32|   0|   32|          0|
    |zext_ln26_reg_999                 |   6|   0|   64|         58|
    |zext_ln35_2_reg_972               |   5|   0|   11|          6|
    |zext_ln35_3_reg_983               |   5|   0|   11|          6|
    |zext_ln35_4_reg_1065              |   5|   0|   11|          6|
    |icmp_ln8_reg_928                  |  64|  32|    1|          0|
    |select_ln35_1_reg_937             |  64|  32|    5|          0|
    |select_ln35_6_reg_960             |  64|  32|    6|          0|
    |select_ln35_7_reg_966             |  64|  32|    5|          0|
    |tmp_1_2_1_reg_1191                |  64|  32|   32|          0|
    |tmp_1_2_2_reg_1196                |  64|  32|   32|          0|
    |zext_ln26_reg_999                 |  64|  32|   64|         58|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1406| 224| 1183|        138|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   10|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_input_address1  | out |   10|  ap_memory |  conv_input  |     array    |
|conv_input_ce1       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q1        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

