// Seed: 2305706557
module module_0 (
    input wand id_0,
    input wor id_1,
    output tri id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wand id_5,
    input tri1 id_6,
    output wire id_7,
    input wire id_8,
    input wire id_9,
    input tri0 id_10,
    output supply1 id_11,
    output supply0 id_12,
    output supply1 id_13,
    output tri0 id_14,
    output supply0 id_15,
    input tri0 id_16,
    output wire id_17,
    input supply1 id_18,
    output tri id_19#(.id_25(1)),
    input tri id_20,
    input supply0 id_21,
    output uwire id_22,
    input uwire id_23
);
  assign module_1._id_11 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd26,
    parameter id_11 = 32'd91
) (
    input supply0 id_0,
    input tri0 _id_1,
    output wor id_2,
    input supply1 id_3,
    output uwire id_4,
    output wire id_5,
    output tri1 id_6
    , id_25,
    input tri0 id_7,
    input wire id_8,
    output wire id_9,
    output wire id_10,
    input wire _id_11,
    output tri0 id_12,
    output wor id_13,
    input wand id_14,
    input tri0 id_15,
    input wor id_16#(.id_26(-1)),
    input supply0 id_17,
    output supply0 id_18,
    input supply1 id_19,
    input supply1 id_20,
    input wire id_21,
    input uwire id_22,
    input uwire id_23
);
  wire [1  +  id_1 : id_11] id_27;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_2,
      id_9,
      id_21,
      id_2,
      id_21,
      id_18,
      id_7,
      id_8,
      id_3,
      id_5,
      id_4,
      id_4,
      id_18,
      id_12,
      id_8,
      id_5,
      id_20,
      id_5,
      id_15,
      id_0,
      id_13,
      id_17
  );
endmodule
