{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 10:55:28 2019 " "Info: Processing started: Mon Feb 25 10:55:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off final -c final --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off final -c final --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "fpga_clk " "Info: Assuming node \"fpga_clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/final/Block1.bdf" { { 288 336 504 304 "fpga_clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "fpga_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "final:inst\|m\[2\] " "Info: Detected ripple clock \"final:inst\|m\[2\]\" as buffer" {  } { { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "final:inst\|m\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "fpga_clk register final:inst\|i\[5\] register final:inst\|memory1\[9\] 188.64 MHz 5.301 ns Internal " "Info: Clock \"fpga_clk\" has Internal fmax of 188.64 MHz between source register \"final:inst\|i\[5\]\" and destination register \"final:inst\|memory1\[9\]\" (period= 5.301 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.064 ns + Longest register register " "Info: + Longest register to register delay is 5.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns final:inst\|i\[5\] 1 REG LCFF_X39_Y24_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y24_N11; Fanout = 3; REG Node = 'final:inst\|i\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst|i[5] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.450 ns) 1.668 ns final:inst\|Decoder0~1 2 COMB LCCOMB_X43_Y23_N16 1 " "Info: 2: + IC(1.218 ns) + CELL(0.450 ns) = 1.668 ns; Loc. = LCCOMB_X43_Y23_N16; Fanout = 1; COMB Node = 'final:inst\|Decoder0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { final:inst|i[5] final:inst|Decoder0~1 } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.322 ns) 3.114 ns final:inst\|Decoder0~4 3 COMB LCCOMB_X38_Y23_N8 3 " "Info: 3: + IC(1.124 ns) + CELL(0.322 ns) = 3.114 ns; Loc. = LCCOMB_X38_Y23_N8; Fanout = 3; COMB Node = 'final:inst\|Decoder0~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { final:inst|Decoder0~1 final:inst|Decoder0~4 } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.322 ns) 3.751 ns final:inst\|Decoder0~8 4 COMB LCCOMB_X38_Y23_N18 1 " "Info: 4: + IC(0.315 ns) + CELL(0.322 ns) = 3.751 ns; Loc. = LCCOMB_X38_Y23_N18; Fanout = 1; COMB Node = 'final:inst\|Decoder0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { final:inst|Decoder0~4 final:inst|Decoder0~8 } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.178 ns) 4.470 ns final:inst\|Decoder0~10 5 COMB LCCOMB_X37_Y23_N0 2 " "Info: 5: + IC(0.541 ns) + CELL(0.178 ns) = 4.470 ns; Loc. = LCCOMB_X37_Y23_N0; Fanout = 2; COMB Node = 'final:inst\|Decoder0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { final:inst|Decoder0~8 final:inst|Decoder0~10 } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.178 ns) 4.968 ns final:inst\|memory1\[9\]~0 6 COMB LCCOMB_X37_Y23_N18 1 " "Info: 6: + IC(0.320 ns) + CELL(0.178 ns) = 4.968 ns; Loc. = LCCOMB_X37_Y23_N18; Fanout = 1; COMB Node = 'final:inst\|memory1\[9\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { final:inst|Decoder0~10 final:inst|memory1[9]~0 } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.064 ns final:inst\|memory1\[9\] 7 REG LCFF_X37_Y23_N19 2 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 5.064 ns; Loc. = LCFF_X37_Y23_N19; Fanout = 2; REG Node = 'final:inst\|memory1\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { final:inst|memory1[9]~0 final:inst|memory1[9] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.546 ns ( 30.53 % ) " "Info: Total cell delay = 1.546 ns ( 30.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.518 ns ( 69.47 % ) " "Info: Total interconnect delay = 3.518 ns ( 69.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.064 ns" { final:inst|i[5] final:inst|Decoder0~1 final:inst|Decoder0~4 final:inst|Decoder0~8 final:inst|Decoder0~10 final:inst|memory1[9]~0 final:inst|memory1[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.064 ns" { final:inst|i[5] {} final:inst|Decoder0~1 {} final:inst|Decoder0~4 {} final:inst|Decoder0~8 {} final:inst|Decoder0~10 {} final:inst|memory1[9]~0 {} final:inst|memory1[9] {} } { 0.000ns 1.218ns 1.124ns 0.315ns 0.541ns 0.320ns 0.000ns } { 0.000ns 0.450ns 0.322ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns - Smallest " "Info: - Smallest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fpga_clk destination 6.742 ns + Shortest register " "Info: + Shortest clock path from clock \"fpga_clk\" to destination register is 6.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns fpga_clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'fpga_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fpga_clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/final/Block1.bdf" { { 288 336 504 304 "fpga_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.879 ns) 3.196 ns final:inst\|m\[2\] 2 REG LCFF_X30_Y25_N21 3 " "Info: 2: + IC(1.311 ns) + CELL(0.879 ns) = 3.196 ns; Loc. = LCFF_X30_Y25_N21; Fanout = 3; REG Node = 'final:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { fpga_clk final:inst|m[2] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.000 ns) 5.148 ns final:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G15 64 " "Info: 3: + IC(1.952 ns) + CELL(0.000 ns) = 5.148 ns; Loc. = CLKCTRL_G15; Fanout = 64; COMB Node = 'final:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { final:inst|m[2] final:inst|m[2]~clkctrl } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 6.742 ns final:inst\|memory1\[9\] 4 REG LCFF_X37_Y23_N19 2 " "Info: 4: + IC(0.992 ns) + CELL(0.602 ns) = 6.742 ns; Loc. = LCFF_X37_Y23_N19; Fanout = 2; REG Node = 'final:inst\|memory1\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { final:inst|m[2]~clkctrl final:inst|memory1[9] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 36.89 % ) " "Info: Total cell delay = 2.487 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.255 ns ( 63.11 % ) " "Info: Total interconnect delay = 4.255 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { fpga_clk final:inst|m[2] final:inst|m[2]~clkctrl final:inst|memory1[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { fpga_clk {} fpga_clk~combout {} final:inst|m[2] {} final:inst|m[2]~clkctrl {} final:inst|memory1[9] {} } { 0.000ns 0.000ns 1.311ns 1.952ns 0.992ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fpga_clk source 6.740 ns - Longest register " "Info: - Longest clock path from clock \"fpga_clk\" to source register is 6.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns fpga_clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'fpga_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fpga_clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/final/Block1.bdf" { { 288 336 504 304 "fpga_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.879 ns) 3.196 ns final:inst\|m\[2\] 2 REG LCFF_X30_Y25_N21 3 " "Info: 2: + IC(1.311 ns) + CELL(0.879 ns) = 3.196 ns; Loc. = LCFF_X30_Y25_N21; Fanout = 3; REG Node = 'final:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { fpga_clk final:inst|m[2] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.000 ns) 5.148 ns final:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G15 64 " "Info: 3: + IC(1.952 ns) + CELL(0.000 ns) = 5.148 ns; Loc. = CLKCTRL_G15; Fanout = 64; COMB Node = 'final:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { final:inst|m[2] final:inst|m[2]~clkctrl } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 6.740 ns final:inst\|i\[5\] 4 REG LCFF_X39_Y24_N11 3 " "Info: 4: + IC(0.990 ns) + CELL(0.602 ns) = 6.740 ns; Loc. = LCFF_X39_Y24_N11; Fanout = 3; REG Node = 'final:inst\|i\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { final:inst|m[2]~clkctrl final:inst|i[5] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 36.90 % ) " "Info: Total cell delay = 2.487 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.253 ns ( 63.10 % ) " "Info: Total interconnect delay = 4.253 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.740 ns" { fpga_clk final:inst|m[2] final:inst|m[2]~clkctrl final:inst|i[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.740 ns" { fpga_clk {} fpga_clk~combout {} final:inst|m[2] {} final:inst|m[2]~clkctrl {} final:inst|i[5] {} } { 0.000ns 0.000ns 1.311ns 1.952ns 0.990ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { fpga_clk final:inst|m[2] final:inst|m[2]~clkctrl final:inst|memory1[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { fpga_clk {} fpga_clk~combout {} final:inst|m[2] {} final:inst|m[2]~clkctrl {} final:inst|memory1[9] {} } { 0.000ns 0.000ns 1.311ns 1.952ns 0.992ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.740 ns" { fpga_clk final:inst|m[2] final:inst|m[2]~clkctrl final:inst|i[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.740 ns" { fpga_clk {} fpga_clk~combout {} final:inst|m[2] {} final:inst|m[2]~clkctrl {} final:inst|i[5] {} } { 0.000ns 0.000ns 1.311ns 1.952ns 0.990ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.064 ns" { final:inst|i[5] final:inst|Decoder0~1 final:inst|Decoder0~4 final:inst|Decoder0~8 final:inst|Decoder0~10 final:inst|memory1[9]~0 final:inst|memory1[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.064 ns" { final:inst|i[5] {} final:inst|Decoder0~1 {} final:inst|Decoder0~4 {} final:inst|Decoder0~8 {} final:inst|Decoder0~10 {} final:inst|memory1[9]~0 {} final:inst|memory1[9] {} } { 0.000ns 1.218ns 1.124ns 0.315ns 0.541ns 0.320ns 0.000ns } { 0.000ns 0.450ns 0.322ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { fpga_clk final:inst|m[2] final:inst|m[2]~clkctrl final:inst|memory1[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { fpga_clk {} fpga_clk~combout {} final:inst|m[2] {} final:inst|m[2]~clkctrl {} final:inst|memory1[9] {} } { 0.000ns 0.000ns 1.311ns 1.952ns 0.992ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.740 ns" { fpga_clk final:inst|m[2] final:inst|m[2]~clkctrl final:inst|i[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.740 ns" { fpga_clk {} fpga_clk~combout {} final:inst|m[2] {} final:inst|m[2]~clkctrl {} final:inst|i[5] {} } { 0.000ns 0.000ns 1.311ns 1.952ns 0.990ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "final:inst\|memory1\[0\] MISO fpga_clk 1.495 ns register " "Info: tsu for register \"final:inst\|memory1\[0\]\" (data pin = \"MISO\", clock pin = \"fpga_clk\") is 1.495 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.275 ns + Longest pin register " "Info: + Longest pin to register delay is 8.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO 1 PIN PIN_A13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 10; PIN Node = 'MISO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/final/Block1.bdf" { { 272 336 504 288 "MISO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.795 ns) + CELL(0.521 ns) 8.179 ns final:inst\|memory1\[0\]~9 2 COMB LCCOMB_X37_Y23_N22 1 " "Info: 2: + IC(6.795 ns) + CELL(0.521 ns) = 8.179 ns; Loc. = LCCOMB_X37_Y23_N22; Fanout = 1; COMB Node = 'final:inst\|memory1\[0\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.316 ns" { MISO final:inst|memory1[0]~9 } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.275 ns final:inst\|memory1\[0\] 3 REG LCFF_X37_Y23_N23 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 8.275 ns; Loc. = LCFF_X37_Y23_N23; Fanout = 2; REG Node = 'final:inst\|memory1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { final:inst|memory1[0]~9 final:inst|memory1[0] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 17.89 % ) " "Info: Total cell delay = 1.480 ns ( 17.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.795 ns ( 82.11 % ) " "Info: Total interconnect delay = 6.795 ns ( 82.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.275 ns" { MISO final:inst|memory1[0]~9 final:inst|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.275 ns" { MISO {} MISO~combout {} final:inst|memory1[0]~9 {} final:inst|memory1[0] {} } { 0.000ns 0.000ns 6.795ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fpga_clk destination 6.742 ns - Shortest register " "Info: - Shortest clock path from clock \"fpga_clk\" to destination register is 6.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns fpga_clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'fpga_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fpga_clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/final/Block1.bdf" { { 288 336 504 304 "fpga_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.879 ns) 3.196 ns final:inst\|m\[2\] 2 REG LCFF_X30_Y25_N21 3 " "Info: 2: + IC(1.311 ns) + CELL(0.879 ns) = 3.196 ns; Loc. = LCFF_X30_Y25_N21; Fanout = 3; REG Node = 'final:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { fpga_clk final:inst|m[2] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.000 ns) 5.148 ns final:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G15 64 " "Info: 3: + IC(1.952 ns) + CELL(0.000 ns) = 5.148 ns; Loc. = CLKCTRL_G15; Fanout = 64; COMB Node = 'final:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { final:inst|m[2] final:inst|m[2]~clkctrl } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 6.742 ns final:inst\|memory1\[0\] 4 REG LCFF_X37_Y23_N23 2 " "Info: 4: + IC(0.992 ns) + CELL(0.602 ns) = 6.742 ns; Loc. = LCFF_X37_Y23_N23; Fanout = 2; REG Node = 'final:inst\|memory1\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { final:inst|m[2]~clkctrl final:inst|memory1[0] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 36.89 % ) " "Info: Total cell delay = 2.487 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.255 ns ( 63.11 % ) " "Info: Total interconnect delay = 4.255 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { fpga_clk final:inst|m[2] final:inst|m[2]~clkctrl final:inst|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { fpga_clk {} fpga_clk~combout {} final:inst|m[2] {} final:inst|m[2]~clkctrl {} final:inst|memory1[0] {} } { 0.000ns 0.000ns 1.311ns 1.952ns 0.992ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.275 ns" { MISO final:inst|memory1[0]~9 final:inst|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.275 ns" { MISO {} MISO~combout {} final:inst|memory1[0]~9 {} final:inst|memory1[0] {} } { 0.000ns 0.000ns 6.795ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { fpga_clk final:inst|m[2] final:inst|m[2]~clkctrl final:inst|memory1[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { fpga_clk {} fpga_clk~combout {} final:inst|m[2] {} final:inst|m[2]~clkctrl {} final:inst|memory1[0] {} } { 0.000ns 0.000ns 1.311ns 1.952ns 0.992ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "fpga_clk memory1\[3\] final:inst\|memory1\[3\] 14.161 ns register " "Info: tco from clock \"fpga_clk\" to destination pin \"memory1\[3\]\" through register \"final:inst\|memory1\[3\]\" is 14.161 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fpga_clk source 6.743 ns + Longest register " "Info: + Longest clock path from clock \"fpga_clk\" to source register is 6.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns fpga_clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'fpga_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fpga_clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/final/Block1.bdf" { { 288 336 504 304 "fpga_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.879 ns) 3.196 ns final:inst\|m\[2\] 2 REG LCFF_X30_Y25_N21 3 " "Info: 2: + IC(1.311 ns) + CELL(0.879 ns) = 3.196 ns; Loc. = LCFF_X30_Y25_N21; Fanout = 3; REG Node = 'final:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { fpga_clk final:inst|m[2] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.000 ns) 5.148 ns final:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G15 64 " "Info: 3: + IC(1.952 ns) + CELL(0.000 ns) = 5.148 ns; Loc. = CLKCTRL_G15; Fanout = 64; COMB Node = 'final:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { final:inst|m[2] final:inst|m[2]~clkctrl } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 6.743 ns final:inst\|memory1\[3\] 4 REG LCFF_X38_Y23_N31 2 " "Info: 4: + IC(0.993 ns) + CELL(0.602 ns) = 6.743 ns; Loc. = LCFF_X38_Y23_N31; Fanout = 2; REG Node = 'final:inst\|memory1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { final:inst|m[2]~clkctrl final:inst|memory1[3] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 36.88 % ) " "Info: Total cell delay = 2.487 ns ( 36.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.256 ns ( 63.12 % ) " "Info: Total interconnect delay = 4.256 ns ( 63.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.743 ns" { fpga_clk final:inst|m[2] final:inst|m[2]~clkctrl final:inst|memory1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.743 ns" { fpga_clk {} fpga_clk~combout {} final:inst|m[2] {} final:inst|m[2]~clkctrl {} final:inst|memory1[3] {} } { 0.000ns 0.000ns 1.311ns 1.952ns 0.993ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.141 ns + Longest register pin " "Info: + Longest register to pin delay is 7.141 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns final:inst\|memory1\[3\] 1 REG LCFF_X38_Y23_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y23_N31; Fanout = 2; REG Node = 'final:inst\|memory1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { final:inst|memory1[3] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.291 ns) + CELL(2.850 ns) 7.141 ns memory1\[3\] 2 PIN PIN_Y19 0 " "Info: 2: + IC(4.291 ns) + CELL(2.850 ns) = 7.141 ns; Loc. = PIN_Y19; Fanout = 0; PIN Node = 'memory1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { final:inst|memory1[3] memory1[3] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/final/Block1.bdf" { { 320 672 848 336 "memory1\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 39.91 % ) " "Info: Total cell delay = 2.850 ns ( 39.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.291 ns ( 60.09 % ) " "Info: Total interconnect delay = 4.291 ns ( 60.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { final:inst|memory1[3] memory1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.141 ns" { final:inst|memory1[3] {} memory1[3] {} } { 0.000ns 4.291ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.743 ns" { fpga_clk final:inst|m[2] final:inst|m[2]~clkctrl final:inst|memory1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.743 ns" { fpga_clk {} fpga_clk~combout {} final:inst|m[2] {} final:inst|m[2]~clkctrl {} final:inst|memory1[3] {} } { 0.000ns 0.000ns 1.311ns 1.952ns 0.993ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.141 ns" { final:inst|memory1[3] memory1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.141 ns" { final:inst|memory1[3] {} memory1[3] {} } { 0.000ns 4.291ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "final:inst\|memory1\[9\] MISO fpga_clk -0.566 ns register " "Info: th for register \"final:inst\|memory1\[9\]\" (data pin = \"MISO\", clock pin = \"fpga_clk\") is -0.566 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fpga_clk destination 6.742 ns + Longest register " "Info: + Longest clock path from clock \"fpga_clk\" to destination register is 6.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns fpga_clk 1 CLK PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'fpga_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fpga_clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/final/Block1.bdf" { { 288 336 504 304 "fpga_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.311 ns) + CELL(0.879 ns) 3.196 ns final:inst\|m\[2\] 2 REG LCFF_X30_Y25_N21 3 " "Info: 2: + IC(1.311 ns) + CELL(0.879 ns) = 3.196 ns; Loc. = LCFF_X30_Y25_N21; Fanout = 3; REG Node = 'final:inst\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.190 ns" { fpga_clk final:inst|m[2] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.952 ns) + CELL(0.000 ns) 5.148 ns final:inst\|m\[2\]~clkctrl 3 COMB CLKCTRL_G15 64 " "Info: 3: + IC(1.952 ns) + CELL(0.000 ns) = 5.148 ns; Loc. = CLKCTRL_G15; Fanout = 64; COMB Node = 'final:inst\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { final:inst|m[2] final:inst|m[2]~clkctrl } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 6.742 ns final:inst\|memory1\[9\] 4 REG LCFF_X37_Y23_N19 2 " "Info: 4: + IC(0.992 ns) + CELL(0.602 ns) = 6.742 ns; Loc. = LCFF_X37_Y23_N19; Fanout = 2; REG Node = 'final:inst\|memory1\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { final:inst|m[2]~clkctrl final:inst|memory1[9] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 36.89 % ) " "Info: Total cell delay = 2.487 ns ( 36.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.255 ns ( 63.11 % ) " "Info: Total interconnect delay = 4.255 ns ( 63.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { fpga_clk final:inst|m[2] final:inst|m[2]~clkctrl final:inst|memory1[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { fpga_clk {} fpga_clk~combout {} final:inst|m[2] {} final:inst|m[2]~clkctrl {} final:inst|memory1[9] {} } { 0.000ns 0.000ns 1.311ns 1.952ns 0.992ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.594 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO 1 PIN PIN_A13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 10; PIN Node = 'MISO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/final/Block1.bdf" { { 272 336 504 288 "MISO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.090 ns) + CELL(0.545 ns) 7.498 ns final:inst\|memory1\[9\]~0 2 COMB LCCOMB_X37_Y23_N18 1 " "Info: 2: + IC(6.090 ns) + CELL(0.545 ns) = 7.498 ns; Loc. = LCCOMB_X37_Y23_N18; Fanout = 1; COMB Node = 'final:inst\|memory1\[9\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.635 ns" { MISO final:inst|memory1[9]~0 } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.594 ns final:inst\|memory1\[9\] 3 REG LCFF_X37_Y23_N19 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.594 ns; Loc. = LCFF_X37_Y23_N19; Fanout = 2; REG Node = 'final:inst\|memory1\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { final:inst|memory1[9]~0 final:inst|memory1[9] } "NODE_NAME" } } { "final.v" "" { Text "C:/Users/PRAGYA/Desktop/final/final.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.504 ns ( 19.81 % ) " "Info: Total cell delay = 1.504 ns ( 19.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.090 ns ( 80.19 % ) " "Info: Total interconnect delay = 6.090 ns ( 80.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.594 ns" { MISO final:inst|memory1[9]~0 final:inst|memory1[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.594 ns" { MISO {} MISO~combout {} final:inst|memory1[9]~0 {} final:inst|memory1[9] {} } { 0.000ns 0.000ns 6.090ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { fpga_clk final:inst|m[2] final:inst|m[2]~clkctrl final:inst|memory1[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { fpga_clk {} fpga_clk~combout {} final:inst|m[2] {} final:inst|m[2]~clkctrl {} final:inst|memory1[9] {} } { 0.000ns 0.000ns 1.311ns 1.952ns 0.992ns } { 0.000ns 1.006ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.594 ns" { MISO final:inst|memory1[9]~0 final:inst|memory1[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.594 ns" { MISO {} MISO~combout {} final:inst|memory1[9]~0 {} final:inst|memory1[9] {} } { 0.000ns 0.000ns 6.090ns 0.000ns } { 0.000ns 0.863ns 0.545ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Peak virtual memory: 155 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 25 10:55:29 2019 " "Info: Processing ended: Mon Feb 25 10:55:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
