\doxysection{FDCAN\+\_\+\+Config\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_d_c_a_n___config___type_def}\index{FDCAN\_Config\_TypeDef@{FDCAN\_Config\_TypeDef}}


FD Controller Area Network Configuration.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CKDIV}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FD Controller Area Network Configuration. 

Definition at line \textbf{ 302} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_f_d_c_a_n___config___type_def_a9671e475d38f40acc390bb04dd4a4296}} 
\index{FDCAN\_Config\_TypeDef@{FDCAN\_Config\_TypeDef}!CKDIV@{CKDIV}}
\index{CKDIV@{CKDIV}!FDCAN\_Config\_TypeDef@{FDCAN\_Config\_TypeDef}}
\doxysubsubsection{CKDIV}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CKDIV}

FDCAN clock divider register, Address offset\+: 0x100 + 0x000 

Definition at line \textbf{ 304} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
