$date
	Fri Oct 24 11:00:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 3 ! Q [2:0] $end
$var reg 1 " Clk $end
$var reg 1 # Resetn $end
$scope module b $end
$var wire 1 " Clk $end
$var wire 1 # Resetn $end
$var wire 3 $ Q [2:0] $end
$scope module tff0 $end
$var wire 1 " Clock $end
$var wire 1 # Resetn $end
$var wire 1 % T $end
$var reg 1 & Q $end
$upscope $end
$scope module tff1 $end
$var wire 1 " Clock $end
$var wire 1 # Resetn $end
$var wire 1 ' T $end
$var reg 1 ( Q $end
$upscope $end
$scope module tff2 $end
$var wire 1 " Clock $end
$var wire 1 # Resetn $end
$var wire 1 ) T $end
$var reg 1 * Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
0&
1%
b0 $
1#
0"
b0 !
$end
#10
1"
#20
0%
1'
b1 !
b1 $
1&
0"
0#
#30
1"
#40
1)
b11 !
b11 $
1(
0"
#50
1"
#60
0)
1*
b101 !
b101 $
0(
0"
#70
1"
#80
1%
1)
b111 !
b111 $
1(
0"
#90
1"
#100
0)
0'
0*
0(
b0 !
b0 $
0&
0"
#110
1"
#120
0%
1'
b1 !
b1 $
1&
0"
#130
1"
#140
1)
b11 !
b11 $
1(
0"
#150
1"
#160
0)
0(
b101 !
b101 $
1*
0"
#170
1"
#180
1%
1)
b111 !
b111 $
1(
0"
#190
1"
#200
0'
0)
0&
0(
b0 !
b0 $
0*
0"
#210
1"
#220
0%
1'
b1 !
b1 $
1&
0"
#230
1"
#240
1)
b11 !
b11 $
1(
0"
#250
1"
#260
0)
1*
b101 !
b101 $
0(
0"
#270
1"
#280
1%
1)
b111 !
b111 $
1(
0"
#290
1"
#300
0)
0'
0*
0(
b0 !
b0 $
0&
0"
#310
1"
#320
0%
1'
b1 !
b1 $
1&
0"
#330
1"
#340
1)
b11 !
b11 $
1(
0"
#350
1"
#360
0)
0(
b101 !
b101 $
1*
0"
#370
1"
#380
1%
1)
b111 !
b111 $
1(
0"
#390
1"
#400
0'
0)
0&
0(
b0 !
b0 $
0*
0"
#410
1"
#420
0%
1'
b1 !
b1 $
1&
0"
#430
1"
#440
1)
b11 !
b11 $
1(
0"
#450
1"
#460
0)
1*
b101 !
b101 $
0(
0"
#470
1"
#480
1%
1)
b111 !
b111 $
1(
0"
#490
1"
#500
0)
0'
0*
0(
b0 !
b0 $
0&
0"
#510
1"
#520
0%
1'
b1 !
b1 $
1&
0"
#530
1"
#540
1)
b11 !
b11 $
1(
0"
#550
1"
#560
0)
0(
b101 !
b101 $
1*
0"
#570
1"
#580
1%
1)
b111 !
b111 $
1(
0"
#590
1"
#600
0'
0)
0&
0(
b0 !
b0 $
0*
0"
#610
1"
#620
0%
1'
b1 !
b1 $
1&
0"
#630
1"
#640
1)
b11 !
b11 $
1(
0"
#650
1"
#660
0)
1*
b101 !
b101 $
0(
0"
#670
1"
#680
1%
1)
b111 !
b111 $
1(
0"
#690
1"
#700
0)
0'
0*
0(
b0 !
b0 $
0&
0"
#710
1"
#720
0%
1'
b1 !
b1 $
1&
0"
#730
1"
#740
1)
b11 !
b11 $
1(
0"
#750
1"
