

================================================================
== Vitis HLS Report for 'dut_Pipeline_WRITE_LOOP'
================================================================
* Date:           Thu Dec 19 08:56:14 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  3.368 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.297 us|  0.297 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_LOOP  |       33|       33|         4|          2|          1|    16|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|      75|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      75|    109|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_82_p2          |         +|   0|  0|  13|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_76_p2         |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  27|          12|          10|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x       |   9|          2|    5|         10|
    |strm_out_blk_n           |   9|          2|    1|          2|
    |strm_out_din             |  14|          3|   32|         96|
    |x_5_fu_44                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  82|         18|   47|        127|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln32_reg_119            |   1|   0|    1|          0|
    |p_Result_14_1_reg_133        |  32|   0|   32|          0|
    |trunc_ln674_reg_128          |  32|   0|   32|          0|
    |x_5_fu_44                    |   5|   0|    5|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  75|   0|   75|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  dut_Pipeline_WRITE_LOOP|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  dut_Pipeline_WRITE_LOOP|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  dut_Pipeline_WRITE_LOOP|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  dut_Pipeline_WRITE_LOOP|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  dut_Pipeline_WRITE_LOOP|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  dut_Pipeline_WRITE_LOOP|  return value|
|strm_out_din                |  out|   32|     ap_fifo|                 strm_out|       pointer|
|strm_out_full_n             |   in|    1|     ap_fifo|                 strm_out|       pointer|
|strm_out_write              |  out|    1|     ap_fifo|                 strm_out|       pointer|
|num_digits_data_V_address0  |  out|    5|   ap_memory|        num_digits_data_V|         array|
|num_digits_data_V_ce0       |  out|    1|   ap_memory|        num_digits_data_V|         array|
|num_digits_data_V_q0        |   in|   64|   ap_memory|        num_digits_data_V|         array|
+----------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_5 = alloca i32 1"   --->   Operation 7 'alloca' 'x_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %strm_out, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %x_5"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x = load i5 %x_5" [fpga_rsa.cc:32]   --->   Operation 11 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln32 = icmp_eq  i5 %x, i5 16" [fpga_rsa.cc:32]   --->   Operation 13 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.78ns)   --->   "%add_ln32 = add i5 %x, i5 1" [fpga_rsa.cc:32]   --->   Operation 15 'add' 'add_ln32' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split, void %_Z13write_rsa_num6BignumILi32ELi64EERN3hls6streamI7ap_uintILi32EELi0EEE.exit.exitStub" [fpga_rsa.cc:32]   --->   Operation 16 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_10_cast = zext i5 %x" [fpga_rsa.cc:32]   --->   Operation 17 'zext' 'x_10_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%num_digits_data_V_addr = getelementptr i64 %num_digits_data_V, i64 0, i64 %x_10_cast" [fpga_rsa.cc:32]   --->   Operation 18 'getelementptr' 'num_digits_data_V_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%p_Val2_s = load i5 %num_digits_data_V_addr" [fpga_rsa.cc:32]   --->   Operation 19 'load' 'p_Val2_s' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln32 = store i5 %add_ln32, i5 %x_5" [fpga_rsa.cc:32]   --->   Operation 20 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/2] (3.25ns)   --->   "%p_Val2_s = load i5 %num_digits_data_V_addr" [fpga_rsa.cc:32]   --->   Operation 21 'load' 'p_Val2_s' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %p_Val2_s"   --->   Operation 22 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_14_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 23 'partselect' 'p_Result_14_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.10>
ST_3 : Operation 24 [1/1] (3.10ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %strm_out, i32 %trunc_ln674" [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 24 'write' 'write_ln173' <Predicate = true> <Delay = 3.10> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>

State 4 <SV = 3> <Delay = 3.10>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fpga_rsa.cc:34]   --->   Operation 25 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (3.10ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %strm_out, i32 %p_Result_14_1" [D:/Study/Tai_lieu/Nhung_bao_mat/xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 26 'write' 'write_ln173' <Predicate = true> <Delay = 3.10> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ strm_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_5                    (alloca           ) [ 01000]
specinterface_ln0      (specinterface    ) [ 00000]
store_ln0              (store            ) [ 00000]
br_ln0                 (br               ) [ 00000]
x                      (load             ) [ 00000]
specpipeline_ln0       (specpipeline     ) [ 00000]
icmp_ln32              (icmp             ) [ 01100]
empty                  (speclooptripcount) [ 00000]
add_ln32               (add              ) [ 00000]
br_ln32                (br               ) [ 00000]
x_10_cast              (zext             ) [ 00000]
num_digits_data_V_addr (getelementptr    ) [ 00100]
store_ln32             (store            ) [ 00000]
p_Val2_s               (load             ) [ 00000]
trunc_ln674            (trunc            ) [ 01010]
p_Result_14_1          (partselect       ) [ 01111]
write_ln173            (write            ) [ 00000]
specloopname_ln34      (specloopname     ) [ 00000]
write_ln173            (write            ) [ 00000]
br_ln0                 (br               ) [ 00000]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_digits_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="strm_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="strm_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="x_5_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_5/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="1"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 write_ln173/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="num_digits_data_V_addr_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="64" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="5" slack="0"/>
<pin id="59" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="num_digits_data_V_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="x_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="0"/>
<pin id="75" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln32_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="0"/>
<pin id="78" dir="0" index="1" bw="5" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln32_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="x_10_cast_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_10_cast/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln32_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="5" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="trunc_ln674_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_Result_14_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="0" index="3" bw="7" slack="0"/>
<pin id="107" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_14_1/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="x_5_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x_5 "/>
</bind>
</comp>

<comp id="119" class="1005" name="icmp_ln32_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="123" class="1005" name="num_digits_data_V_addr_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="1"/>
<pin id="125" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="num_digits_data_V_addr "/>
</bind>
</comp>

<comp id="128" class="1005" name="trunc_ln674_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="133" class="1005" name="p_Result_14_1_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2"/>
<pin id="135" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_14_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="30" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="55" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="73" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="97"><net_src comp="82" pin="2"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="62" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="62" pin="3"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="36" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="115"><net_src comp="44" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="117"><net_src comp="112" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="122"><net_src comp="76" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="55" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="131"><net_src comp="98" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="136"><net_src comp="102" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="48" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: strm_out | {3 4 }
 - Input state : 
	Port: dut_Pipeline_WRITE_LOOP : num_digits_data_V | {1 2 }
	Port: dut_Pipeline_WRITE_LOOP : strm_out | {}
  - Chain level:
	State 1
		store_ln0 : 1
		x : 1
		icmp_ln32 : 2
		add_ln32 : 2
		br_ln32 : 3
		x_10_cast : 2
		num_digits_data_V_addr : 3
		p_Val2_s : 4
		store_ln32 : 3
	State 2
		trunc_ln674 : 1
		p_Result_14_1 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |    add_ln32_fu_82    |    0    |    13   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln32_fu_76   |    0    |    9    |
|----------|----------------------|---------|---------|
|   write  |    grp_write_fu_48   |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |    x_10_cast_fu_88   |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln674_fu_98  |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect| p_Result_14_1_fu_102 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    22   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       icmp_ln32_reg_119      |    1   |
|num_digits_data_V_addr_reg_123|    5   |
|     p_Result_14_1_reg_133    |   32   |
|      trunc_ln674_reg_128     |   32   |
|          x_5_reg_112         |    5   |
+------------------------------+--------+
|             Total            |   75   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_48 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_62 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   74   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   75   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   75   |   40   |
+-----------+--------+--------+--------+
