vendor_name = ModelSim
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/reg_file.v
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/processor.v
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/testbench.v
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/serial_buf.v
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/inst_rom.v
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/data_memory.v
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/async_memory.v
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/alu.v
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/control.v
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/nbhelloworld/nbhelloworld.inst_rom.memh
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/nbhelloworld/nbhelloworld.data_ram0.memh
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/nbhelloworld/nbhelloworld.data_ram1.memh
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/nbhelloworld/nbhelloworld.data_ram2.memh
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/nbhelloworld/nbhelloworld.data_ram3.memh
source_file = 1, d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/schoolprograms/quartusii/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/schoolprograms/quartusii/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/schoolprograms/quartusii/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/schoolprograms/quartusii/quartus/libraries/megafunctions/aglobal150.inc
source_file = 1, d:/schoolprograms/quartusii/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/schoolprograms/quartusii/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, d:/schoolprograms/quartusii/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_4ii1.tdf
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/db/processor.ram0_async_memory_3ca116a3.hdl.mif
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_m5d1.tdf
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_5ii1.tdf
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/db/processor.ram1_async_memory_3ca116a3.hdl.mif
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_6ii1.tdf
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/db/processor.ram2_async_memory_3ca116a3.hdl.mif
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/db/altsyncram_7ii1.tdf
source_file = 1, D:/Documents/School/CSE_141L/Lab_2/db/processor.ram3_async_memory_3ca116a3.hdl.mif
design_name = processor
instance = comp, \serial_out[0]~output , serial_out[0]~output, processor, 1
instance = comp, \serial_out[1]~output , serial_out[1]~output, processor, 1
instance = comp, \serial_out[2]~output , serial_out[2]~output, processor, 1
instance = comp, \serial_out[3]~output , serial_out[3]~output, processor, 1
instance = comp, \serial_out[4]~output , serial_out[4]~output, processor, 1
instance = comp, \serial_out[5]~output , serial_out[5]~output, processor, 1
instance = comp, \serial_out[6]~output , serial_out[6]~output, processor, 1
instance = comp, \serial_out[7]~output , serial_out[7]~output, processor, 1
instance = comp, \serial_rden_out~output , serial_rden_out~output, processor, 1
instance = comp, \serial_wren_out~output , serial_wren_out~output, processor, 1
instance = comp, \clock~input , clock~input, processor, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, processor, 1
instance = comp, \reset~input , reset~input, processor, 1
instance = comp, \Controller|Equal6~0 , Controller|Equal6~0, processor, 1
instance = comp, \PC~19 , PC~19, processor, 1
instance = comp, \Controller|ALUFunction[3]~5 , Controller|ALUFunction[3]~5, processor, 1
instance = comp, \PC[30]~16 , PC[30]~16, processor, 1
instance = comp, \PC[3] , PC[3], processor, 1
instance = comp, \InstructionMemory|rom~19 , InstructionMemory|rom~19, processor, 1
instance = comp, \InstructionMemory|rom~18 , InstructionMemory|rom~18, processor, 1
instance = comp, \InstructionMemory|rom~20 , InstructionMemory|rom~20, processor, 1
instance = comp, \InstructionMemory|out[29] , InstructionMemory|out[29], processor, 1
instance = comp, \NoOpInjectMux|out[5]~8 , NoOpInjectMux|out[5]~8, processor, 1
instance = comp, \CurrentInstructionID[5] , CurrentInstructionID[5], processor, 1
instance = comp, \Controller|ALUFunction~9 , Controller|ALUFunction~9, processor, 1
instance = comp, \ALUFunctionEM[5] , ALUFunctionEM[5], processor, 1
instance = comp, \PC~54 , PC~54, processor, 1
instance = comp, \PC[6] , PC[6], processor, 1
instance = comp, \PC~18 , PC~18, processor, 1
instance = comp, \PC[5] , PC[5], processor, 1
instance = comp, \NextPC[3]~2 , NextPC[3]~2, processor, 1
instance = comp, \NextPC[4]~4 , NextPC[4]~4, processor, 1
instance = comp, \NextPCID[4] , NextPCID[4], processor, 1
instance = comp, \NextPCEM[4] , NextPCEM[4], processor, 1
instance = comp, \CurrentInstructionEM[2] , CurrentInstructionEM[2], processor, 1
instance = comp, \NextPCID[3] , NextPCID[3], processor, 1
instance = comp, \NextPCEM[3] , NextPCEM[3], processor, 1
instance = comp, \CurrentInstructionEM[1] , CurrentInstructionEM[1], processor, 1
instance = comp, \JumpAddressEM[2] , JumpAddressEM[2], processor, 1
instance = comp, \NextPC[2]~0 , NextPC[2]~0, processor, 1
instance = comp, \NextPCID[2] , NextPCID[2], processor, 1
instance = comp, \NextPCEM[2] , NextPCEM[2], processor, 1
instance = comp, \BranchAddress[2]~0 , BranchAddress[2]~0, processor, 1
instance = comp, \BranchAddress[3]~2 , BranchAddress[3]~2, processor, 1
instance = comp, \BranchAddress[4]~4 , BranchAddress[4]~4, processor, 1
instance = comp, \ControlHazardUnit|always0~0 , ControlHazardUnit|always0~0, processor, 1
instance = comp, \Controller|ALUFunction~7 , Controller|ALUFunction~7, processor, 1
instance = comp, \ALUFunctionEM[0] , ALUFunctionEM[0], processor, 1
instance = comp, \Controller|ALUFunction~8 , Controller|ALUFunction~8, processor, 1
instance = comp, \ALUFunctionEM[1] , ALUFunctionEM[1], processor, 1
instance = comp, \Controller|WriteRegFromPC~0 , Controller|WriteRegFromPC~0, processor, 1
instance = comp, \Controller|Equal6~1 , Controller|Equal6~1, processor, 1
instance = comp, \ALUFunctionEM[3] , ALUFunctionEM[3], processor, 1
instance = comp, \ALU|Equal3~0 , ALU|Equal3~0, processor, 1
instance = comp, \ALUResultWB[24]~feeder , ALUResultWB[24]~feeder, processor, 1
instance = comp, \ALUResultWB[24] , ALUResultWB[24], processor, 1
instance = comp, \PC~22 , PC~22, processor, 1
instance = comp, \PC[1]~14 , PC[1]~14, processor, 1
instance = comp, \PC[1] , PC[1], processor, 1
instance = comp, \NextPCID[1] , NextPCID[1], processor, 1
instance = comp, \NextPCEM[1]~feeder , NextPCEM[1]~feeder, processor, 1
instance = comp, \NextPCEM[1] , NextPCEM[1], processor, 1
instance = comp, \NextPCWB[1] , NextPCWB[1], processor, 1
instance = comp, \InstructionMemory|rom~4 , InstructionMemory|rom~4, processor, 1
instance = comp, \InstructionMemory|out~0 , InstructionMemory|out~0, processor, 1
instance = comp, \InstructionMemory|out[11] , InstructionMemory|out[11], processor, 1
instance = comp, \NoOpInjectMux|out[17]~0 , NoOpInjectMux|out[17]~0, processor, 1
instance = comp, \CurrentInstructionID[17] , CurrentInstructionID[17], processor, 1
instance = comp, \InstructMux|out[1]~1 , InstructMux|out[1]~1, processor, 1
instance = comp, \ForceWriteToR31MuxOutEM[1] , ForceWriteToR31MuxOutEM[1], processor, 1
instance = comp, \ForceWriteToR31MuxOutWB[1] , ForceWriteToR31MuxOutWB[1], processor, 1
instance = comp, \InstructionMemory|rom~6 , InstructionMemory|rom~6, processor, 1
instance = comp, \InstructionMemory|out~5 , InstructionMemory|out~5, processor, 1
instance = comp, \InstructionMemory|out[21] , InstructionMemory|out[21], processor, 1
instance = comp, \NoOpInjectMux|out[13]~10 , NoOpInjectMux|out[13]~10, processor, 1
instance = comp, \CurrentInstructionID[13] , CurrentInstructionID[13], processor, 1
instance = comp, \ForceWriteToR31Mux|out[2]~0 , ForceWriteToR31Mux|out[2]~0, processor, 1
instance = comp, \ForceWriteToR31MuxOutEM[2] , ForceWriteToR31MuxOutEM[2], processor, 1
instance = comp, \ForceWriteToR31MuxOutWB[2] , ForceWriteToR31MuxOutWB[2], processor, 1
instance = comp, \RegisterFile|Decoder0~2 , RegisterFile|Decoder0~2, processor, 1
instance = comp, \RegisterFile|Decoder0~2clkctrl , RegisterFile|Decoder0~2clkctrl, processor, 1
instance = comp, \RegisterFile|registers[20][0] , RegisterFile|registers[20][0], processor, 1
instance = comp, \RegisterFile|Mux31~0 , RegisterFile|Mux31~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[0] , RegisterFile|reg_1_out[0], processor, 1
instance = comp, \ReadData1EM[0] , ReadData1EM[0], processor, 1
instance = comp, \ForwardAMux|out[0]~2 , ForwardAMux|out[0]~2, processor, 1
instance = comp, \ALUMux|out[0]~47 , ALUMux|out[0]~47, processor, 1
instance = comp, \ALU|O_out~1 , ALU|O_out~1, processor, 1
instance = comp, \ALU|O_out~2 , ALU|O_out~2, processor, 1
instance = comp, \ALU|AdderInputB[0]~20 , ALU|AdderInputB[0]~20, processor, 1
instance = comp, \ALU|Add0~1 , ALU|Add0~1, processor, 1
instance = comp, \ALU|Add0~2 , ALU|Add0~2, processor, 1
instance = comp, \ALU|O_out~4 , ALU|O_out~4, processor, 1
instance = comp, \ImmediateFunctionTypeMuxOutEM[16] , ImmediateFunctionTypeMuxOutEM[16], processor, 1
instance = comp, \ALUMux|out[16]~20 , ALUMux|out[16]~20, processor, 1
instance = comp, \RegisterFile|Decoder0~0 , RegisterFile|Decoder0~0, processor, 1
instance = comp, \RegisterFile|Decoder0~0clkctrl , RegisterFile|Decoder0~0clkctrl, processor, 1
instance = comp, \RegisterFile|registers[10][31] , RegisterFile|registers[10][31], processor, 1
instance = comp, \RegisterFile|Decoder0~1 , RegisterFile|Decoder0~1, processor, 1
instance = comp, \RegisterFile|Decoder0~1clkctrl , RegisterFile|Decoder0~1clkctrl, processor, 1
instance = comp, \RegisterFile|registers[8][31] , RegisterFile|registers[8][31], processor, 1
instance = comp, \RegisterFile|Mux32~0 , RegisterFile|Mux32~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[31] , RegisterFile|reg_2_out[31], processor, 1
instance = comp, \ReadData2EM[31] , ReadData2EM[31], processor, 1
instance = comp, \ALUMux|out[31]~21 , ALUMux|out[31]~21, processor, 1
instance = comp, \JumpAddressEM[19] , JumpAddressEM[19], processor, 1
instance = comp, \ForwardingUnit|ForwardB~0 , ForwardingUnit|ForwardB~0, processor, 1
instance = comp, \ALUMux|out[24]~22 , ALUMux|out[24]~22, processor, 1
instance = comp, \ALUMux|out[31]~23 , ALUMux|out[31]~23, processor, 1
instance = comp, \RegisterFile|registers[10][30] , RegisterFile|registers[10][30], processor, 1
instance = comp, \RegisterFile|registers[8][30] , RegisterFile|registers[8][30], processor, 1
instance = comp, \RegisterFile|Mux33~0 , RegisterFile|Mux33~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[30] , RegisterFile|reg_2_out[30], processor, 1
instance = comp, \ReadData2EM[30] , ReadData2EM[30], processor, 1
instance = comp, \ALUMux|out[30]~24 , ALUMux|out[30]~24, processor, 1
instance = comp, \ALUMux|out[30]~25 , ALUMux|out[30]~25, processor, 1
instance = comp, \ALU|Add0~129 , ALU|Add0~129, processor, 1
instance = comp, \ALU|Add0~130 , ALU|Add0~130, processor, 1
instance = comp, \ALU|Add0~131 , ALU|Add0~131, processor, 1
instance = comp, \ALU|AdderInputB[30]~23 , ALU|AdderInputB[30]~23, processor, 1
instance = comp, \ALU|Add0~18 , ALU|Add0~18, processor, 1
instance = comp, \ALU|AdderInputB[31]~22 , ALU|AdderInputB[31]~22, processor, 1
instance = comp, \ALU|Add0~71 , ALU|Add0~71, processor, 1
instance = comp, \ALU|Add0~73 , ALU|Add0~73, processor, 1
instance = comp, \ALU|Add0~16 , ALU|Add0~16, processor, 1
instance = comp, \ALU|Add0~17 , ALU|Add0~17, processor, 1
instance = comp, \ALU|Add0~75 , ALU|Add0~75, processor, 1
instance = comp, \ALUResultWB[18] , ALUResultWB[18], processor, 1
instance = comp, \RegisterFile|registers[10][18] , RegisterFile|registers[10][18], processor, 1
instance = comp, \RegisterFile|registers[8][18] , RegisterFile|registers[8][18], processor, 1
instance = comp, \RegisterFile|Mux45~0 , RegisterFile|Mux45~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[18] , RegisterFile|reg_2_out[18], processor, 1
instance = comp, \ReadData2EM[18] , ReadData2EM[18], processor, 1
instance = comp, \ForwardBMux|out[18]~9 , ForwardBMux|out[18]~9, processor, 1
instance = comp, \RegisterFile|registers[10][3] , RegisterFile|registers[10][3], processor, 1
instance = comp, \RegisterFile|registers[8][3] , RegisterFile|registers[8][3], processor, 1
instance = comp, \RegisterFile|Mux60~0 , RegisterFile|Mux60~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[3] , RegisterFile|reg_2_out[3], processor, 1
instance = comp, \ReadData2EM[3] , ReadData2EM[3], processor, 1
instance = comp, \ForwardBMux|out[3]~3 , ForwardBMux|out[3]~3, processor, 1
instance = comp, \CurrentInstructionEM[3] , CurrentInstructionEM[3], processor, 1
instance = comp, \ALUMux|out[3]~19 , ALUMux|out[3]~19, processor, 1
instance = comp, \ALU|Add0~13 , ALU|Add0~13, processor, 1
instance = comp, \ALU|Add0~14 , ALU|Add0~14, processor, 1
instance = comp, \DataMemory|Selector24~0 , DataMemory|Selector24~0, processor, 1
instance = comp, \MemoryShifterOutWB[3]~2 , MemoryShifterOutWB[3]~2, processor, 1
instance = comp, \NextPCWB[4] , NextPCWB[4], processor, 1
instance = comp, \NextPCWB[3] , NextPCWB[3], processor, 1
instance = comp, \NextPCWB[2] , NextPCWB[2], processor, 1
instance = comp, \Add2~0 , Add2~0, processor, 1
instance = comp, \Add2~2 , Add2~2, processor, 1
instance = comp, \Add2~4 , Add2~4, processor, 1
instance = comp, \serial_in[4]~input , serial_in[4]~input, processor, 1
instance = comp, \InstructionMemory|rom~23 , InstructionMemory|rom~23, processor, 1
instance = comp, \InstructionMemory|rom~24 , InstructionMemory|rom~24, processor, 1
instance = comp, \InstructionMemory|out[30] , InstructionMemory|out[30], processor, 1
instance = comp, \NoOpInjectMux|out[6]~11 , NoOpInjectMux|out[6]~11, processor, 1
instance = comp, \CurrentInstructionID[6] , CurrentInstructionID[6], processor, 1
instance = comp, \JumpAddressEM[8] , JumpAddressEM[8], processor, 1
instance = comp, \PCFromRegisterMux|out[9]~6 , PCFromRegisterMux|out[9]~6, processor, 1
instance = comp, \CurrentInstructionEM[5] , CurrentInstructionEM[5], processor, 1
instance = comp, \NextPCID[6] , NextPCID[6], processor, 1
instance = comp, \NextPCEM[6] , NextPCEM[6], processor, 1
instance = comp, \CurrentInstructionEM[4] , CurrentInstructionEM[4], processor, 1
instance = comp, \NextPC[5]~6 , NextPC[5]~6, processor, 1
instance = comp, \NextPCID[5] , NextPCID[5], processor, 1
instance = comp, \NextPCEM[5] , NextPCEM[5], processor, 1
instance = comp, \BranchAddress[5]~6 , BranchAddress[5]~6, processor, 1
instance = comp, \BranchAddress[6]~8 , BranchAddress[6]~8, processor, 1
instance = comp, \BranchAddress[7]~10 , BranchAddress[7]~10, processor, 1
instance = comp, \PCFromRegisterMux|out[7]~7 , PCFromRegisterMux|out[7]~7, processor, 1
instance = comp, \PCFromRegisterMux|out[7]~8 , PCFromRegisterMux|out[7]~8, processor, 1
instance = comp, \PC~17 , PC~17, processor, 1
instance = comp, \PC[7] , PC[7], processor, 1
instance = comp, \NextPC[6]~8 , NextPC[6]~8, processor, 1
instance = comp, \NextPC[7]~10 , NextPC[7]~10, processor, 1
instance = comp, \NextPCID[7] , NextPCID[7], processor, 1
instance = comp, \NextPCEM[7] , NextPCEM[7], processor, 1
instance = comp, \BranchAddress[8]~12 , BranchAddress[8]~12, processor, 1
instance = comp, \PCFromRegisterMux|out[8]~9 , PCFromRegisterMux|out[8]~9, processor, 1
instance = comp, \PC~53 , PC~53, processor, 1
instance = comp, \PC[8] , PC[8], processor, 1
instance = comp, \NextPC[8]~12 , NextPC[8]~12, processor, 1
instance = comp, \NextPCID[8] , NextPCID[8], processor, 1
instance = comp, \NextPCEM[8] , NextPCEM[8], processor, 1
instance = comp, \NextPCWB[8] , NextPCWB[8], processor, 1
instance = comp, \NextPCWB[7] , NextPCWB[7], processor, 1
instance = comp, \NextPCWB[6] , NextPCWB[6], processor, 1
instance = comp, \NextPCWB[5] , NextPCWB[5], processor, 1
instance = comp, \Add2~6 , Add2~6, processor, 1
instance = comp, \Add2~8 , Add2~8, processor, 1
instance = comp, \Add2~10 , Add2~10, processor, 1
instance = comp, \Add2~12 , Add2~12, processor, 1
instance = comp, \ALUResultWB[8] , ALUResultWB[8], processor, 1
instance = comp, \RegisterFile|registers[10][9] , RegisterFile|registers[10][9], processor, 1
instance = comp, \RegisterFile|registers[8][9] , RegisterFile|registers[8][9], processor, 1
instance = comp, \RegisterFile|Mux54~0 , RegisterFile|Mux54~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[9] , RegisterFile|reg_2_out[9], processor, 1
instance = comp, \ReadData2EM[9] , ReadData2EM[9], processor, 1
instance = comp, \ForwardBMux|out[9]~23 , ForwardBMux|out[9]~23, processor, 1
instance = comp, \ALUResultWB[10] , ALUResultWB[10], processor, 1
instance = comp, \RegisterFile|registers[10][10] , RegisterFile|registers[10][10], processor, 1
instance = comp, \RegisterFile|registers[8][10] , RegisterFile|registers[8][10], processor, 1
instance = comp, \RegisterFile|Mux53~0 , RegisterFile|Mux53~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[10] , RegisterFile|reg_2_out[10], processor, 1
instance = comp, \ReadData2EM[10] , ReadData2EM[10], processor, 1
instance = comp, \ForwardBMux|out[10]~22 , ForwardBMux|out[10]~22, processor, 1
instance = comp, \DataMemory|Equal1~6 , DataMemory|Equal1~6, processor, 1
instance = comp, \InstructionMemory|rom~8 , InstructionMemory|rom~8, processor, 1
instance = comp, \InstructionMemory|rom~25 , InstructionMemory|rom~25, processor, 1
instance = comp, \InstructionMemory|out[22] , InstructionMemory|out[22], processor, 1
instance = comp, \NoOpInjectMux|out[14]~12 , NoOpInjectMux|out[14]~12, processor, 1
instance = comp, \CurrentInstructionID[14] , CurrentInstructionID[14], processor, 1
instance = comp, \JumpAddressEM[16] , JumpAddressEM[16], processor, 1
instance = comp, \ALU|AdderInputB[14]~30 , ALU|AdderInputB[14]~30, processor, 1
instance = comp, \RegisterFile|registers[20][14] , RegisterFile|registers[20][14], processor, 1
instance = comp, \RegisterFile|Mux17~0 , RegisterFile|Mux17~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[14] , RegisterFile|reg_1_out[14], processor, 1
instance = comp, \ReadData1EM[14] , ReadData1EM[14], processor, 1
instance = comp, \ForwardAMux|out[14]~21 , ForwardAMux|out[14]~21, processor, 1
instance = comp, \RegisterFile|registers[20][13] , RegisterFile|registers[20][13], processor, 1
instance = comp, \RegisterFile|Mux18~0 , RegisterFile|Mux18~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[13] , RegisterFile|reg_1_out[13], processor, 1
instance = comp, \ReadData1EM[13] , ReadData1EM[13], processor, 1
instance = comp, \ForwardAMux|out[13]~22 , ForwardAMux|out[13]~22, processor, 1
instance = comp, \ALU|AdderInputB[13]~31 , ALU|AdderInputB[13]~31, processor, 1
instance = comp, \RegisterFile|registers[20][12] , RegisterFile|registers[20][12], processor, 1
instance = comp, \RegisterFile|Mux19~0 , RegisterFile|Mux19~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[12] , RegisterFile|reg_1_out[12], processor, 1
instance = comp, \ReadData1EM[12] , ReadData1EM[12], processor, 1
instance = comp, \ForwardAMux|out[12]~23 , ForwardAMux|out[12]~23, processor, 1
instance = comp, \ALUMux|out[12]~39 , ALUMux|out[12]~39, processor, 1
instance = comp, \ALU|AdderInputB[12]~32 , ALU|AdderInputB[12]~32, processor, 1
instance = comp, \ALUMux|out[11]~40 , ALUMux|out[11]~40, processor, 1
instance = comp, \ALU|AdderInputB[11]~33 , ALU|AdderInputB[11]~33, processor, 1
instance = comp, \RegisterFile|registers[20][11] , RegisterFile|registers[20][11], processor, 1
instance = comp, \RegisterFile|Mux20~0 , RegisterFile|Mux20~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[11] , RegisterFile|reg_1_out[11], processor, 1
instance = comp, \ReadData1EM[11] , ReadData1EM[11], processor, 1
instance = comp, \ForwardAMux|out[11]~24 , ForwardAMux|out[11]~24, processor, 1
instance = comp, \ALUMux|out[10]~42 , ALUMux|out[10]~42, processor, 1
instance = comp, \ALU|AdderInputB[10]~34 , ALU|AdderInputB[10]~34, processor, 1
instance = comp, \ALUMux|out[9]~43 , ALUMux|out[9]~43, processor, 1
instance = comp, \ALU|AdderInputB[9]~35 , ALU|AdderInputB[9]~35, processor, 1
instance = comp, \RegisterFile|registers[10][8] , RegisterFile|registers[10][8], processor, 1
instance = comp, \RegisterFile|registers[8][8] , RegisterFile|registers[8][8], processor, 1
instance = comp, \RegisterFile|Mux55~0 , RegisterFile|Mux55~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[8] , RegisterFile|reg_2_out[8], processor, 1
instance = comp, \ReadData2EM[8] , ReadData2EM[8], processor, 1
instance = comp, \ALUMux|out[8]~44 , ALUMux|out[8]~44, processor, 1
instance = comp, \ALU|AdderInputB[8]~36 , ALU|AdderInputB[8]~36, processor, 1
instance = comp, \RegisterFile|registers[10][7] , RegisterFile|registers[10][7], processor, 1
instance = comp, \RegisterFile|registers[8][7] , RegisterFile|registers[8][7], processor, 1
instance = comp, \RegisterFile|Mux56~0 , RegisterFile|Mux56~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[7] , RegisterFile|reg_2_out[7], processor, 1
instance = comp, \ReadData2EM[7] , ReadData2EM[7], processor, 1
instance = comp, \ALUMux|out[7]~46 , ALUMux|out[7]~46, processor, 1
instance = comp, \ALU|AdderInputB[7]~37 , ALU|AdderInputB[7]~37, processor, 1
instance = comp, \ALUResultWB[6] , ALUResultWB[6], processor, 1
instance = comp, \ForwardBMux|out[7]~25 , ForwardBMux|out[7]~25, processor, 1
instance = comp, \ForwardBMux|out[8]~24 , ForwardBMux|out[8]~24, processor, 1
instance = comp, \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 , DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4, processor, 1
instance = comp, \serial_in[5]~input , serial_in[5]~input, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[5]~12 , MemoryShifter|MemoryShifterOut[5]~12, processor, 1
instance = comp, \MemoryShifterOutWB[3]~3 , MemoryShifterOutWB[3]~3, processor, 1
instance = comp, \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 , DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a4, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[5]~13 , MemoryShifter|MemoryShifterOut[5]~13, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[5]~14 , MemoryShifter|MemoryShifterOut[5]~14, processor, 1
instance = comp, \MemoryShifterOutWB[5] , MemoryShifterOutWB[5], processor, 1
instance = comp, \ALUResultWB[5] , ALUResultWB[5], processor, 1
instance = comp, \RegFileWriteMux|out[5]~50 , RegFileWriteMux|out[5]~50, processor, 1
instance = comp, \RegFileWriteMux|out[5]~51 , RegFileWriteMux|out[5]~51, processor, 1
instance = comp, \RegisterFile|registers[10][5] , RegisterFile|registers[10][5], processor, 1
instance = comp, \RegisterFile|registers[8][5] , RegisterFile|registers[8][5], processor, 1
instance = comp, \RegisterFile|Mux58~0 , RegisterFile|Mux58~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[5] , RegisterFile|reg_2_out[5], processor, 1
instance = comp, \ReadData2EM[5] , ReadData2EM[5], processor, 1
instance = comp, \ForwardBMux|out[5]~17 , ForwardBMux|out[5]~17, processor, 1
instance = comp, \ForwardBMux|out[5]~18 , ForwardBMux|out[5]~18, processor, 1
instance = comp, \serial_in[6]~input , serial_in[6]~input, processor, 1
instance = comp, \MemoryShifterOutWB[3]~1 , MemoryShifterOutWB[3]~1, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[6]~9 , MemoryShifter|MemoryShifterOut[6]~9, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[6]~10 , MemoryShifter|MemoryShifterOut[6]~10, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[6]~11 , MemoryShifter|MemoryShifterOut[6]~11, processor, 1
instance = comp, \MemoryShifterOutWB[6] , MemoryShifterOutWB[6], processor, 1
instance = comp, \RegFileWriteMux|out[6]~48 , RegFileWriteMux|out[6]~48, processor, 1
instance = comp, \RegFileWriteMux|out[6]~49 , RegFileWriteMux|out[6]~49, processor, 1
instance = comp, \RegisterFile|registers[10][6] , RegisterFile|registers[10][6], processor, 1
instance = comp, \RegisterFile|registers[8][6] , RegisterFile|registers[8][6], processor, 1
instance = comp, \RegisterFile|Mux57~0 , RegisterFile|Mux57~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[6] , RegisterFile|reg_2_out[6], processor, 1
instance = comp, \ReadData2EM[6] , ReadData2EM[6], processor, 1
instance = comp, \ForwardBMux|out[6]~16 , ForwardBMux|out[6]~16, processor, 1
instance = comp, \ALU|AdderInputB[6]~38 , ALU|AdderInputB[6]~38, processor, 1
instance = comp, \ALU|AdderInputB[5]~39 , ALU|AdderInputB[5]~39, processor, 1
instance = comp, \ALU|AdderInputB[4]~40 , ALU|AdderInputB[4]~40, processor, 1
instance = comp, \RegisterFile|registers[20][4] , RegisterFile|registers[20][4], processor, 1
instance = comp, \RegisterFile|Mux27~0 , RegisterFile|Mux27~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[4] , RegisterFile|reg_1_out[4], processor, 1
instance = comp, \ReadData1EM[4] , ReadData1EM[4], processor, 1
instance = comp, \ForwardAMux|out[4]~31 , ForwardAMux|out[4]~31, processor, 1
instance = comp, \ALU|AdderInputB[3]~21 , ALU|AdderInputB[3]~21, processor, 1
instance = comp, \ALUResultWB[2] , ALUResultWB[2], processor, 1
instance = comp, \serial_in[2]~input , serial_in[2]~input, processor, 1
instance = comp, \RegisterFile|registers[10][1] , RegisterFile|registers[10][1], processor, 1
instance = comp, \RegisterFile|registers[8][1] , RegisterFile|registers[8][1], processor, 1
instance = comp, \RegisterFile|Mux62~0 , RegisterFile|Mux62~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[1] , RegisterFile|reg_2_out[1], processor, 1
instance = comp, \ReadData2EM[1] , ReadData2EM[1], processor, 1
instance = comp, \ForwardBMux|out[1]~1 , ForwardBMux|out[1]~1, processor, 1
instance = comp, \RegisterFile|registers[20][27] , RegisterFile|registers[20][27], processor, 1
instance = comp, \RegisterFile|Mux4~0 , RegisterFile|Mux4~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[27] , RegisterFile|reg_1_out[27], processor, 1
instance = comp, \ReadData1EM[27] , ReadData1EM[27], processor, 1
instance = comp, \ForwardAMux|out[27]~8 , ForwardAMux|out[27]~8, processor, 1
instance = comp, \ALUMux|out[27]~31 , ALUMux|out[27]~31, processor, 1
instance = comp, \ALUMux|out[27]~32 , ALUMux|out[27]~32, processor, 1
instance = comp, \ALU|Add0~86 , ALU|Add0~86, processor, 1
instance = comp, \ALU|AdderInputB[27]~26 , ALU|AdderInputB[27]~26, processor, 1
instance = comp, \ALUMux|out[21]~59 , ALUMux|out[21]~59, processor, 1
instance = comp, \RegisterFile|registers[20][21] , RegisterFile|registers[20][21], processor, 1
instance = comp, \RegisterFile|Mux10~0 , RegisterFile|Mux10~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[21] , RegisterFile|reg_1_out[21], processor, 1
instance = comp, \ReadData1EM[21] , ReadData1EM[21], processor, 1
instance = comp, \ForwardAMux|out[21]~14 , ForwardAMux|out[21]~14, processor, 1
instance = comp, \ALU|Add0~90 , ALU|Add0~90, processor, 1
instance = comp, \ALU|Add0~118 , ALU|Add0~118, processor, 1
instance = comp, \ALU|Add0~92 , ALU|Add0~92, processor, 1
instance = comp, \ALU|Add0~119 , ALU|Add0~119, processor, 1
instance = comp, \ALU|Add0~88 , ALU|Add0~88, processor, 1
instance = comp, \ALU|Add0~117 , ALU|Add0~117, processor, 1
instance = comp, \ALU|AdderInputB[21]~43 , ALU|AdderInputB[21]~43, processor, 1
instance = comp, \ALU|AdderInputB[20]~44 , ALU|AdderInputB[20]~44, processor, 1
instance = comp, \RegisterFile|registers[20][20] , RegisterFile|registers[20][20], processor, 1
instance = comp, \RegisterFile|Mux11~0 , RegisterFile|Mux11~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[20] , RegisterFile|reg_1_out[20], processor, 1
instance = comp, \ReadData1EM[20] , ReadData1EM[20], processor, 1
instance = comp, \ForwardAMux|out[20]~15 , ForwardAMux|out[20]~15, processor, 1
instance = comp, \RegisterFile|registers[20][19] , RegisterFile|registers[20][19], processor, 1
instance = comp, \RegisterFile|Mux12~0 , RegisterFile|Mux12~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[19] , RegisterFile|reg_1_out[19], processor, 1
instance = comp, \ReadData1EM[19] , ReadData1EM[19], processor, 1
instance = comp, \ForwardAMux|out[19]~16 , ForwardAMux|out[19]~16, processor, 1
instance = comp, \ALU|AdderInputB[19]~45 , ALU|AdderInputB[19]~45, processor, 1
instance = comp, \ALU|AdderInputB[18]~46 , ALU|AdderInputB[18]~46, processor, 1
instance = comp, \ALUMux|out[17]~55 , ALUMux|out[17]~55, processor, 1
instance = comp, \RegisterFile|registers[20][17] , RegisterFile|registers[20][17], processor, 1
instance = comp, \RegisterFile|Mux14~0 , RegisterFile|Mux14~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[17] , RegisterFile|reg_1_out[17], processor, 1
instance = comp, \ReadData1EM[17] , ReadData1EM[17], processor, 1
instance = comp, \ForwardAMux|out[17]~18 , ForwardAMux|out[17]~18, processor, 1
instance = comp, \ALU|Add0~102 , ALU|Add0~102, processor, 1
instance = comp, \ALU|Add0~103 , ALU|Add0~103, processor, 1
instance = comp, \ALU|Add0~101 , ALU|Add0~101, processor, 1
instance = comp, \DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 , DataMemory|data_seg|mem1_rtl_0|auto_generated|ram_block1a1, processor, 1
instance = comp, \DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 , DataMemory|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1, processor, 1
instance = comp, \DataMemory|Selector16~0 , DataMemory|Selector16~0, processor, 1
instance = comp, \MemoryShifterOutWB[15] , MemoryShifterOutWB[15], processor, 1
instance = comp, \RegisterFile|registers[20][15] , RegisterFile|registers[20][15], processor, 1
instance = comp, \RegisterFile|Mux16~0 , RegisterFile|Mux16~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[15] , RegisterFile|reg_1_out[15], processor, 1
instance = comp, \ReadData1EM[15] , ReadData1EM[15], processor, 1
instance = comp, \ForwardAMux|out[15]~20 , ForwardAMux|out[15]~20, processor, 1
instance = comp, \ALUMux|out[15]~62 , ALUMux|out[15]~62, processor, 1
instance = comp, \ALU|Add0~136 , ALU|Add0~136, processor, 1
instance = comp, \ALU|Add0~137 , ALU|Add0~137, processor, 1
instance = comp, \ALU|AdderInputB[15]~49 , ALU|AdderInputB[15]~49, processor, 1
instance = comp, \ALU|Add0~39 , ALU|Add0~39, processor, 1
instance = comp, \ALU|Add0~41 , ALU|Add0~41, processor, 1
instance = comp, \ALU|Add0~138 , ALU|Add0~138, processor, 1
instance = comp, \ALUResultWB[15] , ALUResultWB[15], processor, 1
instance = comp, \RegFileWriteMux|out[15]~32 , RegFileWriteMux|out[15]~32, processor, 1
instance = comp, \ALU|Add0~37 , ALU|Add0~37, processor, 1
instance = comp, \ALUMux|out[13]~49 , ALUMux|out[13]~49, processor, 1
instance = comp, \ALU|Add0~142 , ALU|Add0~142, processor, 1
instance = comp, \ALU|Add0~143 , ALU|Add0~143, processor, 1
instance = comp, \ALU|Add0~144 , ALU|Add0~144, processor, 1
instance = comp, \ALU|Add0~35 , ALU|Add0~35, processor, 1
instance = comp, \ALU|Add0~145 , ALU|Add0~145, processor, 1
instance = comp, \ALU|Add0~146 , ALU|Add0~146, processor, 1
instance = comp, \ALU|Add0~147 , ALU|Add0~147, processor, 1
instance = comp, \ALU|Add0~31 , ALU|Add0~31, processor, 1
instance = comp, \PCFromRegisterMux|out[10]~2 , PCFromRegisterMux|out[10]~2, processor, 1
instance = comp, \ALU|Add0~29 , ALU|Add0~29, processor, 1
instance = comp, \PCFromRegisterMux|out[9]~0 , PCFromRegisterMux|out[9]~0, processor, 1
instance = comp, \BranchAddress[9]~14 , BranchAddress[9]~14, processor, 1
instance = comp, \PCFromRegisterMux|out[9]~1 , PCFromRegisterMux|out[9]~1, processor, 1
instance = comp, \PC~15 , PC~15, processor, 1
instance = comp, \PC[9] , PC[9], processor, 1
instance = comp, \NextPC[9]~14 , NextPC[9]~14, processor, 1
instance = comp, \NextPCID[9] , NextPCID[9], processor, 1
instance = comp, \NextPCEM[9] , NextPCEM[9], processor, 1
instance = comp, \BranchAddress[10]~16 , BranchAddress[10]~16, processor, 1
instance = comp, \PCFromRegisterMux|out[10]~3 , PCFromRegisterMux|out[10]~3, processor, 1
instance = comp, \PC~20 , PC~20, processor, 1
instance = comp, \PC[10] , PC[10], processor, 1
instance = comp, \NextPC[10]~16 , NextPC[10]~16, processor, 1
instance = comp, \NextPCID[10] , NextPCID[10], processor, 1
instance = comp, \NextPCEM[10] , NextPCEM[10], processor, 1
instance = comp, \BranchAddress[11]~18 , BranchAddress[11]~18, processor, 1
instance = comp, \BranchAddress[12]~20 , BranchAddress[12]~20, processor, 1
instance = comp, \PC~51 , PC~51, processor, 1
instance = comp, \PC~52 , PC~52, processor, 1
instance = comp, \PC[12] , PC[12], processor, 1
instance = comp, \NextPC[11]~18 , NextPC[11]~18, processor, 1
instance = comp, \NextPC[12]~20 , NextPC[12]~20, processor, 1
instance = comp, \NextPCID[12] , NextPCID[12], processor, 1
instance = comp, \NextPCEM[12] , NextPCEM[12], processor, 1
instance = comp, \BranchAddress[13]~22 , BranchAddress[13]~22, processor, 1
instance = comp, \PC~49 , PC~49, processor, 1
instance = comp, \PC~50 , PC~50, processor, 1
instance = comp, \PC[13] , PC[13], processor, 1
instance = comp, \NextPC[13]~22 , NextPC[13]~22, processor, 1
instance = comp, \NextPCID[13] , NextPCID[13], processor, 1
instance = comp, \NextPCEM[13] , NextPCEM[13], processor, 1
instance = comp, \BranchAddress[14]~24 , BranchAddress[14]~24, processor, 1
instance = comp, \BranchAddress[15]~26 , BranchAddress[15]~26, processor, 1
instance = comp, \PC~45 , PC~45, processor, 1
instance = comp, \PC~46 , PC~46, processor, 1
instance = comp, \PC[15] , PC[15], processor, 1
instance = comp, \NextPC[14]~24 , NextPC[14]~24, processor, 1
instance = comp, \NextPC[15]~26 , NextPC[15]~26, processor, 1
instance = comp, \NextPCID[15] , NextPCID[15], processor, 1
instance = comp, \NextPCEM[15] , NextPCEM[15], processor, 1
instance = comp, \NextPCWB[15] , NextPCWB[15], processor, 1
instance = comp, \NextPCWB[13] , NextPCWB[13], processor, 1
instance = comp, \NextPCWB[12] , NextPCWB[12], processor, 1
instance = comp, \NextPCWB[11] , NextPCWB[11], processor, 1
instance = comp, \NextPCWB[10] , NextPCWB[10], processor, 1
instance = comp, \NextPCWB[9] , NextPCWB[9], processor, 1
instance = comp, \Add2~14 , Add2~14, processor, 1
instance = comp, \Add2~16 , Add2~16, processor, 1
instance = comp, \Add2~18 , Add2~18, processor, 1
instance = comp, \Add2~20 , Add2~20, processor, 1
instance = comp, \Add2~22 , Add2~22, processor, 1
instance = comp, \Add2~24 , Add2~24, processor, 1
instance = comp, \Add2~26 , Add2~26, processor, 1
instance = comp, \RegFileWriteMux|out[15]~33 , RegFileWriteMux|out[15]~33, processor, 1
instance = comp, \RegisterFile|registers[10][15] , RegisterFile|registers[10][15], processor, 1
instance = comp, \RegisterFile|registers[8][15] , RegisterFile|registers[8][15], processor, 1
instance = comp, \RegisterFile|Mux48~0 , RegisterFile|Mux48~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[15] , RegisterFile|reg_2_out[15], processor, 1
instance = comp, \ReadData2EM[15] , ReadData2EM[15], processor, 1
instance = comp, \ForwardBMux|out[15]~13 , ForwardBMux|out[15]~13, processor, 1
instance = comp, \DataMemory|Selector15~0 , DataMemory|Selector15~0, processor, 1
instance = comp, \MemoryShifterOutWB[16] , MemoryShifterOutWB[16], processor, 1
instance = comp, \ALUMux|out[16]~54 , ALUMux|out[16]~54, processor, 1
instance = comp, \BranchAddress[16]~28 , BranchAddress[16]~28, processor, 1
instance = comp, \PC~43 , PC~43, processor, 1
instance = comp, \PC~44 , PC~44, processor, 1
instance = comp, \PC[16]~feeder , PC[16]~feeder, processor, 1
instance = comp, \PC[16] , PC[16], processor, 1
instance = comp, \NextPC[16]~28 , NextPC[16]~28, processor, 1
instance = comp, \NextPCID[16] , NextPCID[16], processor, 1
instance = comp, \NextPCEM[16] , NextPCEM[16], processor, 1
instance = comp, \NextPCWB[16] , NextPCWB[16], processor, 1
instance = comp, \Add2~28 , Add2~28, processor, 1
instance = comp, \RegFileWriteMux|out[16]~31 , RegFileWriteMux|out[16]~31, processor, 1
instance = comp, \RegisterFile|registers[20][16] , RegisterFile|registers[20][16], processor, 1
instance = comp, \RegisterFile|Mux15~0 , RegisterFile|Mux15~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[16] , RegisterFile|reg_1_out[16], processor, 1
instance = comp, \ReadData1EM[16] , ReadData1EM[16], processor, 1
instance = comp, \ForwardAMux|out[16]~19 , ForwardAMux|out[16]~19, processor, 1
instance = comp, \ALU|Add0~89 , ALU|Add0~89, processor, 1
instance = comp, \ALU|Add0~43 , ALU|Add0~43, processor, 1
instance = comp, \ALU|Add0~91 , ALU|Add0~91, processor, 1
instance = comp, \ALU|Add0~93 , ALU|Add0~93, processor, 1
instance = comp, \ALU|Add0~94 , ALU|Add0~94, processor, 1
instance = comp, \ALUResultWB[16] , ALUResultWB[16], processor, 1
instance = comp, \RegFileWriteMux|out[16]~30 , RegFileWriteMux|out[16]~30, processor, 1
instance = comp, \RegisterFile|registers[10][16] , RegisterFile|registers[10][16], processor, 1
instance = comp, \RegisterFile|registers[8][16] , RegisterFile|registers[8][16], processor, 1
instance = comp, \RegisterFile|Mux47~0 , RegisterFile|Mux47~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[16] , RegisterFile|reg_2_out[16], processor, 1
instance = comp, \ReadData2EM[16] , ReadData2EM[16], processor, 1
instance = comp, \ForwardBMux|out[16]~11 , ForwardBMux|out[16]~11, processor, 1
instance = comp, \ForwardBMux|out[16]~12 , ForwardBMux|out[16]~12, processor, 1
instance = comp, \ALU|AdderInputB[16]~48 , ALU|AdderInputB[16]~48, processor, 1
instance = comp, \ALU|Add0~45 , ALU|Add0~45, processor, 1
instance = comp, \ALU|Add0~104 , ALU|Add0~104, processor, 1
instance = comp, \ALUResultWB[17] , ALUResultWB[17], processor, 1
instance = comp, \DataMemory|Selector14~0 , DataMemory|Selector14~0, processor, 1
instance = comp, \MemoryShifterOutWB[17] , MemoryShifterOutWB[17], processor, 1
instance = comp, \RegFileWriteMux|out[17]~28 , RegFileWriteMux|out[17]~28, processor, 1
instance = comp, \BranchAddress[17]~30 , BranchAddress[17]~30, processor, 1
instance = comp, \PC~41 , PC~41, processor, 1
instance = comp, \PC~42 , PC~42, processor, 1
instance = comp, \PC[17] , PC[17], processor, 1
instance = comp, \NextPC[17]~30 , NextPC[17]~30, processor, 1
instance = comp, \NextPCID[17] , NextPCID[17], processor, 1
instance = comp, \NextPCEM[17] , NextPCEM[17], processor, 1
instance = comp, \NextPCWB[17] , NextPCWB[17], processor, 1
instance = comp, \Add2~30 , Add2~30, processor, 1
instance = comp, \RegFileWriteMux|out[17]~29 , RegFileWriteMux|out[17]~29, processor, 1
instance = comp, \RegisterFile|registers[10][17] , RegisterFile|registers[10][17], processor, 1
instance = comp, \RegisterFile|registers[8][17] , RegisterFile|registers[8][17], processor, 1
instance = comp, \RegisterFile|Mux46~0 , RegisterFile|Mux46~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[17] , RegisterFile|reg_2_out[17], processor, 1
instance = comp, \ReadData2EM[17] , ReadData2EM[17], processor, 1
instance = comp, \ForwardBMux|out[17]~10 , ForwardBMux|out[17]~10, processor, 1
instance = comp, \ALU|AdderInputB[17]~47 , ALU|AdderInputB[17]~47, processor, 1
instance = comp, \ALU|Add0~47 , ALU|Add0~47, processor, 1
instance = comp, \ALU|Add0~49 , ALU|Add0~49, processor, 1
instance = comp, \ALU|Add0~51 , ALU|Add0~51, processor, 1
instance = comp, \ALU|Add0~53 , ALU|Add0~53, processor, 1
instance = comp, \ALU|Add0~120 , ALU|Add0~120, processor, 1
instance = comp, \ALUMux|out[20]~58 , ALUMux|out[20]~58, processor, 1
instance = comp, \ALU|Add0~114 , ALU|Add0~114, processor, 1
instance = comp, \ALU|Add0~115 , ALU|Add0~115, processor, 1
instance = comp, \ALU|Add0~113 , ALU|Add0~113, processor, 1
instance = comp, \ALU|Add0~116 , ALU|Add0~116, processor, 1
instance = comp, \ALUMux|out[19]~57 , ALUMux|out[19]~57, processor, 1
instance = comp, \ALU|Add0~110 , ALU|Add0~110, processor, 1
instance = comp, \ALU|Add0~111 , ALU|Add0~111, processor, 1
instance = comp, \ALU|Add0~109 , ALU|Add0~109, processor, 1
instance = comp, \ALU|Add0~112 , ALU|Add0~112, processor, 1
instance = comp, \BranchAddress[18]~32 , BranchAddress[18]~32, processor, 1
instance = comp, \PC~39 , PC~39, processor, 1
instance = comp, \PC~40 , PC~40, processor, 1
instance = comp, \PC[18] , PC[18], processor, 1
instance = comp, \NextPC[18]~32 , NextPC[18]~32, processor, 1
instance = comp, \NextPCID[18] , NextPCID[18], processor, 1
instance = comp, \NextPCEM[18] , NextPCEM[18], processor, 1
instance = comp, \BranchAddress[19]~34 , BranchAddress[19]~34, processor, 1
instance = comp, \PC~37 , PC~37, processor, 1
instance = comp, \PC~38 , PC~38, processor, 1
instance = comp, \PC[19]~feeder , PC[19]~feeder, processor, 1
instance = comp, \PC[19] , PC[19], processor, 1
instance = comp, \NextPC[19]~34 , NextPC[19]~34, processor, 1
instance = comp, \NextPCID[19] , NextPCID[19], processor, 1
instance = comp, \NextPCEM[19] , NextPCEM[19], processor, 1
instance = comp, \BranchAddress[20]~36 , BranchAddress[20]~36, processor, 1
instance = comp, \PC~35 , PC~35, processor, 1
instance = comp, \PC~36 , PC~36, processor, 1
instance = comp, \PC[20] , PC[20], processor, 1
instance = comp, \NextPC[20]~36 , NextPC[20]~36, processor, 1
instance = comp, \NextPCID[20] , NextPCID[20], processor, 1
instance = comp, \NextPCEM[20] , NextPCEM[20], processor, 1
instance = comp, \BranchAddress[21]~38 , BranchAddress[21]~38, processor, 1
instance = comp, \PC~33 , PC~33, processor, 1
instance = comp, \PC~34 , PC~34, processor, 1
instance = comp, \PC[21] , PC[21], processor, 1
instance = comp, \NextPC[21]~38 , NextPC[21]~38, processor, 1
instance = comp, \NextPCID[21] , NextPCID[21], processor, 1
instance = comp, \NextPCEM[21] , NextPCEM[21], processor, 1
instance = comp, \NextPCWB[21] , NextPCWB[21], processor, 1
instance = comp, \NextPCWB[20] , NextPCWB[20], processor, 1
instance = comp, \NextPCWB[19] , NextPCWB[19], processor, 1
instance = comp, \NextPCWB[18] , NextPCWB[18], processor, 1
instance = comp, \Add2~32 , Add2~32, processor, 1
instance = comp, \Add2~34 , Add2~34, processor, 1
instance = comp, \Add2~36 , Add2~36, processor, 1
instance = comp, \Add2~38 , Add2~38, processor, 1
instance = comp, \BranchAddress[22]~40 , BranchAddress[22]~40, processor, 1
instance = comp, \PC[22]~0 , PC[22]~0, processor, 1
instance = comp, \RegisterFile|registers[20][22] , RegisterFile|registers[20][22], processor, 1
instance = comp, \RegisterFile|Mux9~0 , RegisterFile|Mux9~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[22] , RegisterFile|reg_1_out[22], processor, 1
instance = comp, \ReadData1EM[22] , ReadData1EM[22], processor, 1
instance = comp, \ForwardAMux|out[22]~13 , ForwardAMux|out[22]~13, processor, 1
instance = comp, \ALUMux|out[22]~60 , ALUMux|out[22]~60, processor, 1
instance = comp, \ALU|Add0~122 , ALU|Add0~122, processor, 1
instance = comp, \ALU|Add0~123 , ALU|Add0~123, processor, 1
instance = comp, \ALU|AdderInputB[22]~42 , ALU|AdderInputB[22]~42, processor, 1
instance = comp, \ALU|Add0~55 , ALU|Add0~55, processor, 1
instance = comp, \ALU|Add0~121 , ALU|Add0~121, processor, 1
instance = comp, \ALU|Add0~124 , ALU|Add0~124, processor, 1
instance = comp, \PC[22] , PC[22], processor, 1
instance = comp, \NextPC[22]~40 , NextPC[22]~40, processor, 1
instance = comp, \NextPCID[22] , NextPCID[22], processor, 1
instance = comp, \NextPCEM[22] , NextPCEM[22], processor, 1
instance = comp, \NextPCWB[22] , NextPCWB[22], processor, 1
instance = comp, \Add2~40 , Add2~40, processor, 1
instance = comp, \ALUResultWB[22] , ALUResultWB[22], processor, 1
instance = comp, \BranchAddress[23]~42 , BranchAddress[23]~42, processor, 1
instance = comp, \PC[23]~1 , PC[23]~1, processor, 1
instance = comp, \RegisterFile|registers[20][23] , RegisterFile|registers[20][23], processor, 1
instance = comp, \RegisterFile|Mux8~0 , RegisterFile|Mux8~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[23] , RegisterFile|reg_1_out[23], processor, 1
instance = comp, \ReadData1EM[23] , ReadData1EM[23], processor, 1
instance = comp, \ForwardAMux|out[23]~12 , ForwardAMux|out[23]~12, processor, 1
instance = comp, \ALUMux|out[23]~61 , ALUMux|out[23]~61, processor, 1
instance = comp, \ALU|Add0~126 , ALU|Add0~126, processor, 1
instance = comp, \ALU|Add0~127 , ALU|Add0~127, processor, 1
instance = comp, \ALU|Add0~125 , ALU|Add0~125, processor, 1
instance = comp, \ALU|AdderInputB[23]~41 , ALU|AdderInputB[23]~41, processor, 1
instance = comp, \ALU|Add0~57 , ALU|Add0~57, processor, 1
instance = comp, \ALU|Add0~128 , ALU|Add0~128, processor, 1
instance = comp, \PC[23] , PC[23], processor, 1
instance = comp, \NextPC[23]~42 , NextPC[23]~42, processor, 1
instance = comp, \NextPCID[23] , NextPCID[23], processor, 1
instance = comp, \NextPCEM[23] , NextPCEM[23], processor, 1
instance = comp, \NextPCWB[23] , NextPCWB[23], processor, 1
instance = comp, \Add2~42 , Add2~42, processor, 1
instance = comp, \ALUResultWB[23] , ALUResultWB[23], processor, 1
instance = comp, \RegisterFile|registers[10][24] , RegisterFile|registers[10][24], processor, 1
instance = comp, \RegisterFile|registers[8][24] , RegisterFile|registers[8][24], processor, 1
instance = comp, \RegisterFile|Mux39~0 , RegisterFile|Mux39~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[24] , RegisterFile|reg_2_out[24], processor, 1
instance = comp, \ReadData2EM[24]~feeder , ReadData2EM[24]~feeder, processor, 1
instance = comp, \ReadData2EM[24] , ReadData2EM[24], processor, 1
instance = comp, \DataMemory|stack_seg|Selector7~1 , DataMemory|stack_seg|Selector7~1, processor, 1
instance = comp, \RegisterFile|registers[20][25] , RegisterFile|registers[20][25], processor, 1
instance = comp, \RegisterFile|Mux6~0 , RegisterFile|Mux6~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[25] , RegisterFile|reg_1_out[25], processor, 1
instance = comp, \ReadData1EM[25] , ReadData1EM[25], processor, 1
instance = comp, \ForwardAMux|out[25]~10 , ForwardAMux|out[25]~10, processor, 1
instance = comp, \ALUMux|out[25]~35 , ALUMux|out[25]~35, processor, 1
instance = comp, \ALUMux|out[25]~36 , ALUMux|out[25]~36, processor, 1
instance = comp, \ALU|Add0~80 , ALU|Add0~80, processor, 1
instance = comp, \ALU|AdderInputB[25]~28 , ALU|AdderInputB[25]~28, processor, 1
instance = comp, \ALUMux|out[24]~37 , ALUMux|out[24]~37, processor, 1
instance = comp, \ALUMux|out[24]~38 , ALUMux|out[24]~38, processor, 1
instance = comp, \ALU|AdderInputB[24]~29 , ALU|AdderInputB[24]~29, processor, 1
instance = comp, \ALU|Add0~59 , ALU|Add0~59, processor, 1
instance = comp, \ALU|Add0~61 , ALU|Add0~61, processor, 1
instance = comp, \ALU|Add0~79 , ALU|Add0~79, processor, 1
instance = comp, \ALU|Add0~81 , ALU|Add0~81, processor, 1
instance = comp, \BranchAddress[24]~44 , BranchAddress[24]~44, processor, 1
instance = comp, \PC[24]~2 , PC[24]~2, processor, 1
instance = comp, \PC[24] , PC[24], processor, 1
instance = comp, \NextPC[24]~44 , NextPC[24]~44, processor, 1
instance = comp, \NextPCID[24] , NextPCID[24], processor, 1
instance = comp, \NextPCEM[24] , NextPCEM[24], processor, 1
instance = comp, \BranchAddress[25]~46 , BranchAddress[25]~46, processor, 1
instance = comp, \PC~31 , PC~31, processor, 1
instance = comp, \PC~32 , PC~32, processor, 1
instance = comp, \PC[25] , PC[25], processor, 1
instance = comp, \NextPC[25]~46 , NextPC[25]~46, processor, 1
instance = comp, \NextPCID[25] , NextPCID[25], processor, 1
instance = comp, \NextPCEM[25] , NextPCEM[25], processor, 1
instance = comp, \NextPCWB[25] , NextPCWB[25], processor, 1
instance = comp, \NextPCWB[24] , NextPCWB[24], processor, 1
instance = comp, \Add2~44 , Add2~44, processor, 1
instance = comp, \Add2~46 , Add2~46, processor, 1
instance = comp, \DataMemory|stack_seg|Selector5~1 , DataMemory|stack_seg|Selector5~1, processor, 1
instance = comp, \DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 , DataMemory|data_seg|mem2_rtl_0|auto_generated|ram_block1a2, processor, 1
instance = comp, \DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 , DataMemory|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2, processor, 1
instance = comp, \DataMemory|Selector6~0 , DataMemory|Selector6~0, processor, 1
instance = comp, \MemoryShifterOutWB[25] , MemoryShifterOutWB[25], processor, 1
instance = comp, \ALUResultWB[25] , ALUResultWB[25], processor, 1
instance = comp, \RegFileWriteMux|out[25]~14 , RegFileWriteMux|out[25]~14, processor, 1
instance = comp, \DataMemory|stack_seg|Selector6~0 , DataMemory|stack_seg|Selector6~0, processor, 1
instance = comp, \RegisterFile|registers[10][25] , RegisterFile|registers[10][25], processor, 1
instance = comp, \RegisterFile|registers[8][25] , RegisterFile|registers[8][25], processor, 1
instance = comp, \RegisterFile|Mux38~0 , RegisterFile|Mux38~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[25] , RegisterFile|reg_2_out[25], processor, 1
instance = comp, \ReadData2EM[25] , ReadData2EM[25], processor, 1
instance = comp, \DataMemory|stack_seg|Selector6~1 , DataMemory|stack_seg|Selector6~1, processor, 1
instance = comp, \DataMemory|Selector8~0 , DataMemory|Selector8~0, processor, 1
instance = comp, \MemoryShifterOutWB[23] , MemoryShifterOutWB[23], processor, 1
instance = comp, \RegFileWriteMux|out[23]~16 , RegFileWriteMux|out[23]~16, processor, 1
instance = comp, \RegFileWriteMux|out[23]~17 , RegFileWriteMux|out[23]~17, processor, 1
instance = comp, \RegisterFile|registers[10][23] , RegisterFile|registers[10][23], processor, 1
instance = comp, \RegisterFile|registers[8][23] , RegisterFile|registers[8][23], processor, 1
instance = comp, \RegisterFile|Mux40~0 , RegisterFile|Mux40~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[23] , RegisterFile|reg_2_out[23], processor, 1
instance = comp, \ReadData2EM[23] , ReadData2EM[23], processor, 1
instance = comp, \ForwardBMux|out[23]~4 , ForwardBMux|out[23]~4, processor, 1
instance = comp, \DataMemory|Selector9~0 , DataMemory|Selector9~0, processor, 1
instance = comp, \MemoryShifterOutWB[22] , MemoryShifterOutWB[22], processor, 1
instance = comp, \RegFileWriteMux|out[22]~18 , RegFileWriteMux|out[22]~18, processor, 1
instance = comp, \RegFileWriteMux|out[22]~19 , RegFileWriteMux|out[22]~19, processor, 1
instance = comp, \RegisterFile|registers[10][22] , RegisterFile|registers[10][22], processor, 1
instance = comp, \RegisterFile|registers[8][22] , RegisterFile|registers[8][22], processor, 1
instance = comp, \RegisterFile|Mux41~0 , RegisterFile|Mux41~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[22] , RegisterFile|reg_2_out[22], processor, 1
instance = comp, \ReadData2EM[22] , ReadData2EM[22], processor, 1
instance = comp, \ForwardBMux|out[22]~5 , ForwardBMux|out[22]~5, processor, 1
instance = comp, \DataMemory|Selector10~0 , DataMemory|Selector10~0, processor, 1
instance = comp, \MemoryShifterOutWB[21] , MemoryShifterOutWB[21], processor, 1
instance = comp, \ALUResultWB[21] , ALUResultWB[21], processor, 1
instance = comp, \RegFileWriteMux|out[21]~20 , RegFileWriteMux|out[21]~20, processor, 1
instance = comp, \RegFileWriteMux|out[21]~21 , RegFileWriteMux|out[21]~21, processor, 1
instance = comp, \RegisterFile|registers[10][21] , RegisterFile|registers[10][21], processor, 1
instance = comp, \RegisterFile|registers[8][21] , RegisterFile|registers[8][21], processor, 1
instance = comp, \RegisterFile|Mux42~0 , RegisterFile|Mux42~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[21] , RegisterFile|reg_2_out[21], processor, 1
instance = comp, \ReadData2EM[21] , ReadData2EM[21], processor, 1
instance = comp, \ForwardBMux|out[21]~6 , ForwardBMux|out[21]~6, processor, 1
instance = comp, \DataMemory|Selector11~0 , DataMemory|Selector11~0, processor, 1
instance = comp, \MemoryShifterOutWB[20] , MemoryShifterOutWB[20], processor, 1
instance = comp, \ALUResultWB[20] , ALUResultWB[20], processor, 1
instance = comp, \RegFileWriteMux|out[20]~22 , RegFileWriteMux|out[20]~22, processor, 1
instance = comp, \RegFileWriteMux|out[20]~23 , RegFileWriteMux|out[20]~23, processor, 1
instance = comp, \RegisterFile|registers[10][20] , RegisterFile|registers[10][20], processor, 1
instance = comp, \RegisterFile|registers[8][20] , RegisterFile|registers[8][20], processor, 1
instance = comp, \RegisterFile|Mux43~0 , RegisterFile|Mux43~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[20] , RegisterFile|reg_2_out[20], processor, 1
instance = comp, \ReadData2EM[20] , ReadData2EM[20], processor, 1
instance = comp, \ForwardBMux|out[20]~7 , ForwardBMux|out[20]~7, processor, 1
instance = comp, \DataMemory|Selector12~0 , DataMemory|Selector12~0, processor, 1
instance = comp, \MemoryShifterOutWB[19] , MemoryShifterOutWB[19], processor, 1
instance = comp, \ALUResultWB[19] , ALUResultWB[19], processor, 1
instance = comp, \RegFileWriteMux|out[19]~24 , RegFileWriteMux|out[19]~24, processor, 1
instance = comp, \RegFileWriteMux|out[19]~25 , RegFileWriteMux|out[19]~25, processor, 1
instance = comp, \RegisterFile|registers[10][19] , RegisterFile|registers[10][19], processor, 1
instance = comp, \RegisterFile|registers[8][19] , RegisterFile|registers[8][19], processor, 1
instance = comp, \RegisterFile|Mux44~0 , RegisterFile|Mux44~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[19] , RegisterFile|reg_2_out[19], processor, 1
instance = comp, \ReadData2EM[19] , ReadData2EM[19], processor, 1
instance = comp, \ForwardBMux|out[19]~8 , ForwardBMux|out[19]~8, processor, 1
instance = comp, \DataMemory|Selector5~0 , DataMemory|Selector5~0, processor, 1
instance = comp, \MemoryShifterOutWB[26] , MemoryShifterOutWB[26], processor, 1
instance = comp, \RegisterFile|registers[20][26] , RegisterFile|registers[20][26], processor, 1
instance = comp, \RegisterFile|Mux5~0 , RegisterFile|Mux5~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[26] , RegisterFile|reg_1_out[26], processor, 1
instance = comp, \ReadData1EM[26] , ReadData1EM[26], processor, 1
instance = comp, \ForwardAMux|out[26]~9 , ForwardAMux|out[26]~9, processor, 1
instance = comp, \ALU|Add0~83 , ALU|Add0~83, processor, 1
instance = comp, \ALU|Add0~63 , ALU|Add0~63, processor, 1
instance = comp, \ALU|Add0~82 , ALU|Add0~82, processor, 1
instance = comp, \ALU|Add0~84 , ALU|Add0~84, processor, 1
instance = comp, \ALUResultWB[26] , ALUResultWB[26], processor, 1
instance = comp, \RegFileWriteMux|out[26]~13 , RegFileWriteMux|out[26]~13, processor, 1
instance = comp, \BranchAddress[26]~48 , BranchAddress[26]~48, processor, 1
instance = comp, \PC~29 , PC~29, processor, 1
instance = comp, \PC~30 , PC~30, processor, 1
instance = comp, \PC[26] , PC[26], processor, 1
instance = comp, \NextPC[26]~48 , NextPC[26]~48, processor, 1
instance = comp, \NextPCID[26] , NextPCID[26], processor, 1
instance = comp, \NextPCEM[26] , NextPCEM[26], processor, 1
instance = comp, \NextPCWB[26] , NextPCWB[26], processor, 1
instance = comp, \Add2~48 , Add2~48, processor, 1
instance = comp, \DataMemory|stack_seg|Selector5~0 , DataMemory|stack_seg|Selector5~0, processor, 1
instance = comp, \RegisterFile|registers[10][26] , RegisterFile|registers[10][26], processor, 1
instance = comp, \RegisterFile|registers[8][26] , RegisterFile|registers[8][26], processor, 1
instance = comp, \RegisterFile|Mux37~0 , RegisterFile|Mux37~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[26] , RegisterFile|reg_2_out[26], processor, 1
instance = comp, \ReadData2EM[26]~feeder , ReadData2EM[26]~feeder, processor, 1
instance = comp, \ReadData2EM[26] , ReadData2EM[26], processor, 1
instance = comp, \ALUMux|out[26]~33 , ALUMux|out[26]~33, processor, 1
instance = comp, \ALUMux|out[26]~34 , ALUMux|out[26]~34, processor, 1
instance = comp, \ALU|AdderInputB[26]~27 , ALU|AdderInputB[26]~27, processor, 1
instance = comp, \ALU|Add0~65 , ALU|Add0~65, processor, 1
instance = comp, \ALU|Add0~85 , ALU|Add0~85, processor, 1
instance = comp, \ALU|Add0~87 , ALU|Add0~87, processor, 1
instance = comp, \ALUResultWB[27] , ALUResultWB[27], processor, 1
instance = comp, \DataMemory|stack_seg|Selector2~0 , DataMemory|stack_seg|Selector2~0, processor, 1
instance = comp, \DataMemory|stack_seg|Selector1~1 , DataMemory|stack_seg|Selector1~1, processor, 1
instance = comp, \DataMemory|stack_seg|Selector0~1 , DataMemory|stack_seg|Selector0~1, processor, 1
instance = comp, \DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 , DataMemory|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 , DataMemory|data_seg|mem0_rtl_0|auto_generated|ram_block1a0, processor, 1
instance = comp, \DataMemory|Selector3~0 , DataMemory|Selector3~0, processor, 1
instance = comp, \MemoryShifterOutWB[28] , MemoryShifterOutWB[28], processor, 1
instance = comp, \ALUMux|out[28]~29 , ALUMux|out[28]~29, processor, 1
instance = comp, \ALUMux|out[28]~30 , ALUMux|out[28]~30, processor, 1
instance = comp, \RegisterFile|registers[20][28] , RegisterFile|registers[20][28], processor, 1
instance = comp, \RegisterFile|Mux3~0 , RegisterFile|Mux3~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[28] , RegisterFile|reg_1_out[28], processor, 1
instance = comp, \ReadData1EM[28] , ReadData1EM[28], processor, 1
instance = comp, \ForwardAMux|out[28]~7 , ForwardAMux|out[28]~7, processor, 1
instance = comp, \ALU|Add0~95 , ALU|Add0~95, processor, 1
instance = comp, \ALU|Add0~96 , ALU|Add0~96, processor, 1
instance = comp, \ALU|AdderInputB[28]~25 , ALU|AdderInputB[28]~25, processor, 1
instance = comp, \ALU|Add0~67 , ALU|Add0~67, processor, 1
instance = comp, \ALU|Add0~97 , ALU|Add0~97, processor, 1
instance = comp, \ALUResultWB[28]~feeder , ALUResultWB[28]~feeder, processor, 1
instance = comp, \ALUResultWB[28] , ALUResultWB[28], processor, 1
instance = comp, \RegFileWriteMux|out[28]~11 , RegFileWriteMux|out[28]~11, processor, 1
instance = comp, \BranchAddress[27]~50 , BranchAddress[27]~50, processor, 1
instance = comp, \PC~27 , PC~27, processor, 1
instance = comp, \PC~28 , PC~28, processor, 1
instance = comp, \PC[27] , PC[27], processor, 1
instance = comp, \NextPC[27]~50 , NextPC[27]~50, processor, 1
instance = comp, \NextPCID[27] , NextPCID[27], processor, 1
instance = comp, \NextPCEM[27] , NextPCEM[27], processor, 1
instance = comp, \BranchAddress[28]~52 , BranchAddress[28]~52, processor, 1
instance = comp, \PC~25 , PC~25, processor, 1
instance = comp, \PC~26 , PC~26, processor, 1
instance = comp, \PC[28] , PC[28], processor, 1
instance = comp, \NextPC[28]~52 , NextPC[28]~52, processor, 1
instance = comp, \NextPCID[28] , NextPCID[28], processor, 1
instance = comp, \JumpAddressEM[26] , JumpAddressEM[26], processor, 1
instance = comp, \NextPCWB[28] , NextPCWB[28], processor, 1
instance = comp, \NextPCWB[27] , NextPCWB[27], processor, 1
instance = comp, \Add2~50 , Add2~50, processor, 1
instance = comp, \Add2~52 , Add2~52, processor, 1
instance = comp, \DataMemory|stack_seg|Selector3~0 , DataMemory|stack_seg|Selector3~0, processor, 1
instance = comp, \RegisterFile|registers[10][28] , RegisterFile|registers[10][28], processor, 1
instance = comp, \RegisterFile|registers[8][28] , RegisterFile|registers[8][28], processor, 1
instance = comp, \RegisterFile|Mux35~0 , RegisterFile|Mux35~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[28] , RegisterFile|reg_2_out[28], processor, 1
instance = comp, \ReadData2EM[28] , ReadData2EM[28], processor, 1
instance = comp, \DataMemory|stack_seg|Selector3~1 , DataMemory|stack_seg|Selector3~1, processor, 1
instance = comp, \DataMemory|Selector4~0 , DataMemory|Selector4~0, processor, 1
instance = comp, \MemoryShifterOutWB[27] , MemoryShifterOutWB[27], processor, 1
instance = comp, \RegFileWriteMux|out[27]~12 , RegFileWriteMux|out[27]~12, processor, 1
instance = comp, \DataMemory|stack_seg|Selector4~0 , DataMemory|stack_seg|Selector4~0, processor, 1
instance = comp, \RegisterFile|registers[10][27] , RegisterFile|registers[10][27], processor, 1
instance = comp, \RegisterFile|registers[8][27] , RegisterFile|registers[8][27], processor, 1
instance = comp, \RegisterFile|Mux36~0 , RegisterFile|Mux36~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[27] , RegisterFile|reg_2_out[27], processor, 1
instance = comp, \ReadData2EM[27] , ReadData2EM[27], processor, 1
instance = comp, \DataMemory|stack_seg|Selector4~1 , DataMemory|stack_seg|Selector4~1, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[2]~0 , MemoryShifter|MemoryShifterOut[2]~0, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[2]~1 , MemoryShifter|MemoryShifterOut[2]~1, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[2]~2 , MemoryShifter|MemoryShifterOut[2]~2, processor, 1
instance = comp, \MemoryShifterOutWB[2] , MemoryShifterOutWB[2], processor, 1
instance = comp, \RegFileWriteMux|out[2]~2 , RegFileWriteMux|out[2]~2, processor, 1
instance = comp, \RegFileWriteMux|out[2]~3 , RegFileWriteMux|out[2]~3, processor, 1
instance = comp, \RegisterFile|registers[10][2] , RegisterFile|registers[10][2], processor, 1
instance = comp, \RegisterFile|registers[8][2] , RegisterFile|registers[8][2], processor, 1
instance = comp, \RegisterFile|Mux61~0 , RegisterFile|Mux61~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[2] , RegisterFile|reg_2_out[2], processor, 1
instance = comp, \ReadData2EM[2] , ReadData2EM[2], processor, 1
instance = comp, \ForwardBMux|out[2]~0 , ForwardBMux|out[2]~0, processor, 1
instance = comp, \ALU|AdderInputB[2]~18 , ALU|AdderInputB[2]~18, processor, 1
instance = comp, \ALU|AdderInputB[1]~19 , ALU|AdderInputB[1]~19, processor, 1
instance = comp, \ALU|Add0~4 , ALU|Add0~4, processor, 1
instance = comp, \ALU|Add0~6 , ALU|Add0~6, processor, 1
instance = comp, \ALU|Add0~11 , ALU|Add0~11, processor, 1
instance = comp, \ALU|Add0~19 , ALU|Add0~19, processor, 1
instance = comp, \ALU|Add0~21 , ALU|Add0~21, processor, 1
instance = comp, \ALU|Add0~23 , ALU|Add0~23, processor, 1
instance = comp, \ALU|Add0~25 , ALU|Add0~25, processor, 1
instance = comp, \ALU|Add0~27 , ALU|Add0~27, processor, 1
instance = comp, \ALU|Add0~33 , ALU|Add0~33, processor, 1
instance = comp, \ALUMux|out[14]~48 , ALUMux|out[14]~48, processor, 1
instance = comp, \ALU|Add0~139 , ALU|Add0~139, processor, 1
instance = comp, \ALU|Add0~140 , ALU|Add0~140, processor, 1
instance = comp, \ALU|Add0~141 , ALU|Add0~141, processor, 1
instance = comp, \PC~47 , PC~47, processor, 1
instance = comp, \PC~48 , PC~48, processor, 1
instance = comp, \PC[14] , PC[14], processor, 1
instance = comp, \NextPCID[14] , NextPCID[14], processor, 1
instance = comp, \NextPCEM[14] , NextPCEM[14], processor, 1
instance = comp, \NextPCWB[14] , NextPCWB[14], processor, 1
instance = comp, \ALUResultWB[14] , ALUResultWB[14], processor, 1
instance = comp, \DataMemory|Selector17~0 , DataMemory|Selector17~0, processor, 1
instance = comp, \MemoryShifterOutWB[14] , MemoryShifterOutWB[14], processor, 1
instance = comp, \RegFileWriteMux|out[14]~34 , RegFileWriteMux|out[14]~34, processor, 1
instance = comp, \RegFileWriteMux|out[14]~35 , RegFileWriteMux|out[14]~35, processor, 1
instance = comp, \RegisterFile|registers[10][14] , RegisterFile|registers[10][14], processor, 1
instance = comp, \RegisterFile|registers[8][14] , RegisterFile|registers[8][14], processor, 1
instance = comp, \RegisterFile|Mux49~0 , RegisterFile|Mux49~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[14] , RegisterFile|reg_2_out[14], processor, 1
instance = comp, \ReadData2EM[14] , ReadData2EM[14], processor, 1
instance = comp, \ForwardBMux|out[14]~14 , ForwardBMux|out[14]~14, processor, 1
instance = comp, \DataMemory|Selector18~0 , DataMemory|Selector18~0, processor, 1
instance = comp, \MemoryShifterOutWB[13] , MemoryShifterOutWB[13], processor, 1
instance = comp, \ALUResultWB[13] , ALUResultWB[13], processor, 1
instance = comp, \RegFileWriteMux|out[13]~36 , RegFileWriteMux|out[13]~36, processor, 1
instance = comp, \RegFileWriteMux|out[13]~37 , RegFileWriteMux|out[13]~37, processor, 1
instance = comp, \RegisterFile|registers[10][13] , RegisterFile|registers[10][13], processor, 1
instance = comp, \RegisterFile|registers[8][13] , RegisterFile|registers[8][13], processor, 1
instance = comp, \RegisterFile|Mux50~0 , RegisterFile|Mux50~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[13] , RegisterFile|reg_2_out[13], processor, 1
instance = comp, \ReadData2EM[13] , ReadData2EM[13], processor, 1
instance = comp, \ForwardBMux|out[13]~15 , ForwardBMux|out[13]~15, processor, 1
instance = comp, \DataMemory|Selector19~0 , DataMemory|Selector19~0, processor, 1
instance = comp, \MemoryShifterOutWB[12] , MemoryShifterOutWB[12], processor, 1
instance = comp, \ALUResultWB[12]~feeder , ALUResultWB[12]~feeder, processor, 1
instance = comp, \ALUResultWB[12] , ALUResultWB[12], processor, 1
instance = comp, \RegFileWriteMux|out[12]~38 , RegFileWriteMux|out[12]~38, processor, 1
instance = comp, \RegFileWriteMux|out[12]~39 , RegFileWriteMux|out[12]~39, processor, 1
instance = comp, \RegisterFile|registers[10][12] , RegisterFile|registers[10][12], processor, 1
instance = comp, \RegisterFile|registers[8][12] , RegisterFile|registers[8][12], processor, 1
instance = comp, \RegisterFile|Mux51~0 , RegisterFile|Mux51~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[12] , RegisterFile|reg_2_out[12], processor, 1
instance = comp, \ReadData2EM[12] , ReadData2EM[12], processor, 1
instance = comp, \ForwardBMux|out[12]~20 , ForwardBMux|out[12]~20, processor, 1
instance = comp, \DataMemory|Selector20~0 , DataMemory|Selector20~0, processor, 1
instance = comp, \MemoryShifterOutWB[11] , MemoryShifterOutWB[11], processor, 1
instance = comp, \ALUResultWB[11] , ALUResultWB[11], processor, 1
instance = comp, \RegFileWriteMux|out[11]~40 , RegFileWriteMux|out[11]~40, processor, 1
instance = comp, \RegFileWriteMux|out[11]~41 , RegFileWriteMux|out[11]~41, processor, 1
instance = comp, \RegisterFile|registers[10][11] , RegisterFile|registers[10][11], processor, 1
instance = comp, \RegisterFile|registers[8][11] , RegisterFile|registers[8][11], processor, 1
instance = comp, \RegisterFile|Mux52~0 , RegisterFile|Mux52~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[11] , RegisterFile|reg_2_out[11], processor, 1
instance = comp, \ReadData2EM[11] , ReadData2EM[11], processor, 1
instance = comp, \ForwardBMux|out[11]~21 , ForwardBMux|out[11]~21, processor, 1
instance = comp, \DataMemory|Selector21~0 , DataMemory|Selector21~0, processor, 1
instance = comp, \MemoryShifterOutWB[10] , MemoryShifterOutWB[10], processor, 1
instance = comp, \RegFileWriteMux|out[10]~42 , RegFileWriteMux|out[10]~42, processor, 1
instance = comp, \ALUMux|out[10]~41 , ALUMux|out[10]~41, processor, 1
instance = comp, \RegisterFile|registers[20][10] , RegisterFile|registers[20][10], processor, 1
instance = comp, \RegisterFile|Mux21~0 , RegisterFile|Mux21~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[10] , RegisterFile|reg_1_out[10], processor, 1
instance = comp, \ReadData1EM[10] , ReadData1EM[10], processor, 1
instance = comp, \ForwardAMux|out[10]~25 , ForwardAMux|out[10]~25, processor, 1
instance = comp, \ALU|Add0~151 , ALU|Add0~151, processor, 1
instance = comp, \ALU|Add0~152 , ALU|Add0~152, processor, 1
instance = comp, \ALU|Add0~153 , ALU|Add0~153, processor, 1
instance = comp, \DataMemory|Selector22~0 , DataMemory|Selector22~0, processor, 1
instance = comp, \MemoryShifterOutWB[9] , MemoryShifterOutWB[9], processor, 1
instance = comp, \ALUResultWB[9] , ALUResultWB[9], processor, 1
instance = comp, \RegFileWriteMux|out[9]~43 , RegFileWriteMux|out[9]~43, processor, 1
instance = comp, \RegFileWriteMux|out[9]~44 , RegFileWriteMux|out[9]~44, processor, 1
instance = comp, \RegisterFile|registers[20][9] , RegisterFile|registers[20][9], processor, 1
instance = comp, \RegisterFile|Mux22~0 , RegisterFile|Mux22~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[9] , RegisterFile|reg_1_out[9], processor, 1
instance = comp, \ReadData1EM[9] , ReadData1EM[9], processor, 1
instance = comp, \ForwardAMux|out[9]~26 , ForwardAMux|out[9]~26, processor, 1
instance = comp, \ALU|Add0~154 , ALU|Add0~154, processor, 1
instance = comp, \ALU|Add0~155 , ALU|Add0~155, processor, 1
instance = comp, \ALU|Add0~156 , ALU|Add0~156, processor, 1
instance = comp, \DataMemory|Selector23~0 , DataMemory|Selector23~0, processor, 1
instance = comp, \MemoryShifterOutWB[8] , MemoryShifterOutWB[8], processor, 1
instance = comp, \RegFileWriteMux|out[8]~45 , RegFileWriteMux|out[8]~45, processor, 1
instance = comp, \RegFileWriteMux|out[8]~46 , RegFileWriteMux|out[8]~46, processor, 1
instance = comp, \RegisterFile|registers[20][8] , RegisterFile|registers[20][8], processor, 1
instance = comp, \RegisterFile|Mux23~0 , RegisterFile|Mux23~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[8] , RegisterFile|reg_1_out[8], processor, 1
instance = comp, \ReadData1EM[8] , ReadData1EM[8], processor, 1
instance = comp, \ForwardAMux|out[8]~27 , ForwardAMux|out[8]~27, processor, 1
instance = comp, \ALU|Add0~157 , ALU|Add0~157, processor, 1
instance = comp, \ALU|Add0~158 , ALU|Add0~158, processor, 1
instance = comp, \ALU|Add0~159 , ALU|Add0~159, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[4]~15 , MemoryShifter|MemoryShifterOut[4]~15, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[4]~16 , MemoryShifter|MemoryShifterOut[4]~16, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[4]~17 , MemoryShifter|MemoryShifterOut[4]~17, processor, 1
instance = comp, \MemoryShifterOutWB[4] , MemoryShifterOutWB[4], processor, 1
instance = comp, \ALUResultWB[4] , ALUResultWB[4], processor, 1
instance = comp, \RegFileWriteMux|out[4]~52 , RegFileWriteMux|out[4]~52, processor, 1
instance = comp, \RegFileWriteMux|out[4]~53 , RegFileWriteMux|out[4]~53, processor, 1
instance = comp, \RegisterFile|registers[10][4] , RegisterFile|registers[10][4], processor, 1
instance = comp, \RegisterFile|registers[8][4] , RegisterFile|registers[8][4], processor, 1
instance = comp, \RegisterFile|Mux59~0 , RegisterFile|Mux59~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[4] , RegisterFile|reg_2_out[4], processor, 1
instance = comp, \ReadData2EM[4] , ReadData2EM[4], processor, 1
instance = comp, \ForwardBMux|out[4]~19 , ForwardBMux|out[4]~19, processor, 1
instance = comp, \serial_in[7]~input , serial_in[7]~input, processor, 1
instance = comp, \DataMemory|Selector24~1 , DataMemory|Selector24~1, processor, 1
instance = comp, \DataMemory|Selector24~2 , DataMemory|Selector24~2, processor, 1
instance = comp, \DataMemory|Selector24~3 , DataMemory|Selector24~3, processor, 1
instance = comp, \MemoryShifterOutWB[7] , MemoryShifterOutWB[7], processor, 1
instance = comp, \ALUResultWB[7] , ALUResultWB[7], processor, 1
instance = comp, \RegFileWriteMux|out[7]~47 , RegFileWriteMux|out[7]~47, processor, 1
instance = comp, \ALUMux|out[7]~45 , ALUMux|out[7]~45, processor, 1
instance = comp, \RegisterFile|registers[20][7] , RegisterFile|registers[20][7], processor, 1
instance = comp, \RegisterFile|Mux24~0 , RegisterFile|Mux24~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[7] , RegisterFile|reg_1_out[7], processor, 1
instance = comp, \ReadData1EM[7] , ReadData1EM[7], processor, 1
instance = comp, \ForwardAMux|out[7]~28 , ForwardAMux|out[7]~28, processor, 1
instance = comp, \ALU|Add0~160 , ALU|Add0~160, processor, 1
instance = comp, \ALU|Add0~161 , ALU|Add0~161, processor, 1
instance = comp, \ALU|Add0~162 , ALU|Add0~162, processor, 1
instance = comp, \serial_in[3]~input , serial_in[3]~input, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[3]~6 , MemoryShifter|MemoryShifterOut[3]~6, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[3]~7 , MemoryShifter|MemoryShifterOut[3]~7, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[3]~8 , MemoryShifter|MemoryShifterOut[3]~8, processor, 1
instance = comp, \MemoryShifterOutWB[3] , MemoryShifterOutWB[3], processor, 1
instance = comp, \ALUResultWB[3] , ALUResultWB[3], processor, 1
instance = comp, \RegFileWriteMux|out[3]~6 , RegFileWriteMux|out[3]~6, processor, 1
instance = comp, \RegFileWriteMux|out[3]~7 , RegFileWriteMux|out[3]~7, processor, 1
instance = comp, \RegisterFile|registers[20][3] , RegisterFile|registers[20][3], processor, 1
instance = comp, \RegisterFile|Mux28~0 , RegisterFile|Mux28~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[3] , RegisterFile|reg_1_out[3], processor, 1
instance = comp, \ReadData1EM[3] , ReadData1EM[3], processor, 1
instance = comp, \ForwardAMux|out[3]~3 , ForwardAMux|out[3]~3, processor, 1
instance = comp, \ALU|Add0~15 , ALU|Add0~15, processor, 1
instance = comp, \DataMemory|Selector13~0 , DataMemory|Selector13~0, processor, 1
instance = comp, \MemoryShifterOutWB[18] , MemoryShifterOutWB[18], processor, 1
instance = comp, \RegFileWriteMux|out[18]~26 , RegFileWriteMux|out[18]~26, processor, 1
instance = comp, \RegFileWriteMux|out[18]~27 , RegFileWriteMux|out[18]~27, processor, 1
instance = comp, \RegisterFile|registers[20][18] , RegisterFile|registers[20][18], processor, 1
instance = comp, \RegisterFile|Mux13~0 , RegisterFile|Mux13~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[18] , RegisterFile|reg_1_out[18], processor, 1
instance = comp, \ReadData1EM[18] , ReadData1EM[18], processor, 1
instance = comp, \ForwardAMux|out[18]~17 , ForwardAMux|out[18]~17, processor, 1
instance = comp, \ALUMux|out[18]~56 , ALUMux|out[18]~56, processor, 1
instance = comp, \ALU|Add0~105 , ALU|Add0~105, processor, 1
instance = comp, \ALU|Add0~106 , ALU|Add0~106, processor, 1
instance = comp, \ALU|Add0~107 , ALU|Add0~107, processor, 1
instance = comp, \ALU|Add0~108 , ALU|Add0~108, processor, 1
instance = comp, \DataMemory|Equal1~2 , DataMemory|Equal1~2, processor, 1
instance = comp, \RegisterFile|registers[20][29] , RegisterFile|registers[20][29], processor, 1
instance = comp, \RegisterFile|Mux2~0 , RegisterFile|Mux2~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[29] , RegisterFile|reg_1_out[29], processor, 1
instance = comp, \ReadData1EM[29] , ReadData1EM[29], processor, 1
instance = comp, \ForwardAMux|out[29]~6 , ForwardAMux|out[29]~6, processor, 1
instance = comp, \ALU|Add0~98 , ALU|Add0~98, processor, 1
instance = comp, \ALU|Add0~99 , ALU|Add0~99, processor, 1
instance = comp, \ALU|Add0~69 , ALU|Add0~69, processor, 1
instance = comp, \ALU|Add0~100 , ALU|Add0~100, processor, 1
instance = comp, \DataMemory|Equal1~1 , DataMemory|Equal1~1, processor, 1
instance = comp, \DataMemory|Equal1~0 , DataMemory|Equal1~0, processor, 1
instance = comp, \DataMemory|Equal1~4 , DataMemory|Equal1~4, processor, 1
instance = comp, \DataMemory|Equal1~5 , DataMemory|Equal1~5, processor, 1
instance = comp, \DataMemory|stack_seg|mem0~0 , DataMemory|stack_seg|mem0~0, processor, 1
instance = comp, \DataMemory|Selector2~0 , DataMemory|Selector2~0, processor, 1
instance = comp, \MemoryShifterOutWB[29] , MemoryShifterOutWB[29], processor, 1
instance = comp, \ALUResultWB[29] , ALUResultWB[29], processor, 1
instance = comp, \RegFileWriteMux|out[29]~10 , RegFileWriteMux|out[29]~10, processor, 1
instance = comp, \BranchAddress[29]~54 , BranchAddress[29]~54, processor, 1
instance = comp, \PC~23 , PC~23, processor, 1
instance = comp, \PC~24 , PC~24, processor, 1
instance = comp, \PC[29] , PC[29], processor, 1
instance = comp, \NextPC[29]~54 , NextPC[29]~54, processor, 1
instance = comp, \NextPCID[29] , NextPCID[29], processor, 1
instance = comp, \JumpAddressEM[27] , JumpAddressEM[27], processor, 1
instance = comp, \NextPCWB[29] , NextPCWB[29], processor, 1
instance = comp, \Add2~54 , Add2~54, processor, 1
instance = comp, \ALUMux|out[29]~26 , ALUMux|out[29]~26, processor, 1
instance = comp, \RegisterFile|registers[10][29] , RegisterFile|registers[10][29], processor, 1
instance = comp, \RegisterFile|registers[8][29] , RegisterFile|registers[8][29], processor, 1
instance = comp, \RegisterFile|Mux34~0 , RegisterFile|Mux34~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[29] , RegisterFile|reg_2_out[29], processor, 1
instance = comp, \ReadData2EM[29] , ReadData2EM[29], processor, 1
instance = comp, \ALUMux|out[29]~27 , ALUMux|out[29]~27, processor, 1
instance = comp, \ALUMux|out[29]~28 , ALUMux|out[29]~28, processor, 1
instance = comp, \ALU|AdderInputB[29]~24 , ALU|AdderInputB[29]~24, processor, 1
instance = comp, \DataMemory|Equal1~3 , DataMemory|Equal1~3, processor, 1
instance = comp, \ALUResultWB[30] , ALUResultWB[30], processor, 1
instance = comp, \DataMemory|Selector1~0 , DataMemory|Selector1~0, processor, 1
instance = comp, \MemoryShifterOutWB[30] , MemoryShifterOutWB[30], processor, 1
instance = comp, \RegFileWriteMux|out[30]~9 , RegFileWriteMux|out[30]~9, processor, 1
instance = comp, \BranchAddress[30]~56 , BranchAddress[30]~56, processor, 1
instance = comp, \PC[30]~3 , PC[30]~3, processor, 1
instance = comp, \PC[30] , PC[30], processor, 1
instance = comp, \NextPC[30]~56 , NextPC[30]~56, processor, 1
instance = comp, \NextPCID[30] , NextPCID[30], processor, 1
instance = comp, \JumpAddressEM[28] , JumpAddressEM[28], processor, 1
instance = comp, \NextPCWB[30] , NextPCWB[30], processor, 1
instance = comp, \Add2~56 , Add2~56, processor, 1
instance = comp, \DataMemory|stack_seg|Selector1~0 , DataMemory|stack_seg|Selector1~0, processor, 1
instance = comp, \RegisterFile|registers[20][30] , RegisterFile|registers[20][30], processor, 1
instance = comp, \RegisterFile|Mux1~0 , RegisterFile|Mux1~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[30] , RegisterFile|reg_1_out[30], processor, 1
instance = comp, \ReadData1EM[30] , ReadData1EM[30], processor, 1
instance = comp, \ForwardAMux|out[30]~5 , ForwardAMux|out[30]~5, processor, 1
instance = comp, \ALUMux|out[6]~50 , ALUMux|out[6]~50, processor, 1
instance = comp, \ALUMux|out[5]~51 , ALUMux|out[5]~51, processor, 1
instance = comp, \ALUMux|out[4]~52 , ALUMux|out[4]~52, processor, 1
instance = comp, \ALUMux|out[2]~18 , ALUMux|out[2]~18, processor, 1
instance = comp, \ALUMux|out[1]~53 , ALUMux|out[1]~53, processor, 1
instance = comp, \ALU|LessThan1~1 , ALU|LessThan1~1, processor, 1
instance = comp, \ALU|LessThan1~3 , ALU|LessThan1~3, processor, 1
instance = comp, \ALU|LessThan1~5 , ALU|LessThan1~5, processor, 1
instance = comp, \ALU|LessThan1~7 , ALU|LessThan1~7, processor, 1
instance = comp, \ALU|LessThan1~9 , ALU|LessThan1~9, processor, 1
instance = comp, \ALU|LessThan1~11 , ALU|LessThan1~11, processor, 1
instance = comp, \ALU|LessThan1~13 , ALU|LessThan1~13, processor, 1
instance = comp, \ALU|LessThan1~15 , ALU|LessThan1~15, processor, 1
instance = comp, \ALU|LessThan1~17 , ALU|LessThan1~17, processor, 1
instance = comp, \ALU|LessThan1~19 , ALU|LessThan1~19, processor, 1
instance = comp, \ALU|LessThan1~21 , ALU|LessThan1~21, processor, 1
instance = comp, \ALU|LessThan1~23 , ALU|LessThan1~23, processor, 1
instance = comp, \ALU|LessThan1~25 , ALU|LessThan1~25, processor, 1
instance = comp, \ALU|LessThan1~27 , ALU|LessThan1~27, processor, 1
instance = comp, \ALU|LessThan1~29 , ALU|LessThan1~29, processor, 1
instance = comp, \ALU|LessThan1~31 , ALU|LessThan1~31, processor, 1
instance = comp, \ALU|LessThan1~33 , ALU|LessThan1~33, processor, 1
instance = comp, \ALU|LessThan1~35 , ALU|LessThan1~35, processor, 1
instance = comp, \ALU|LessThan1~37 , ALU|LessThan1~37, processor, 1
instance = comp, \ALU|LessThan1~39 , ALU|LessThan1~39, processor, 1
instance = comp, \ALU|LessThan1~41 , ALU|LessThan1~41, processor, 1
instance = comp, \ALU|LessThan1~43 , ALU|LessThan1~43, processor, 1
instance = comp, \ALU|LessThan1~45 , ALU|LessThan1~45, processor, 1
instance = comp, \ALU|LessThan1~47 , ALU|LessThan1~47, processor, 1
instance = comp, \ALU|LessThan1~49 , ALU|LessThan1~49, processor, 1
instance = comp, \ALU|LessThan1~51 , ALU|LessThan1~51, processor, 1
instance = comp, \ALU|LessThan1~53 , ALU|LessThan1~53, processor, 1
instance = comp, \ALU|LessThan1~55 , ALU|LessThan1~55, processor, 1
instance = comp, \ALU|LessThan1~57 , ALU|LessThan1~57, processor, 1
instance = comp, \ALU|LessThan1~59 , ALU|LessThan1~59, processor, 1
instance = comp, \ALU|LessThan1~61 , ALU|LessThan1~61, processor, 1
instance = comp, \ALU|LessThan1~62 , ALU|LessThan1~62, processor, 1
instance = comp, \ALU|LessThan0~1 , ALU|LessThan0~1, processor, 1
instance = comp, \ALU|LessThan0~3 , ALU|LessThan0~3, processor, 1
instance = comp, \ALU|LessThan0~5 , ALU|LessThan0~5, processor, 1
instance = comp, \ALU|LessThan0~7 , ALU|LessThan0~7, processor, 1
instance = comp, \ALU|LessThan0~9 , ALU|LessThan0~9, processor, 1
instance = comp, \ALU|LessThan0~11 , ALU|LessThan0~11, processor, 1
instance = comp, \ALU|LessThan0~13 , ALU|LessThan0~13, processor, 1
instance = comp, \ALU|LessThan0~15 , ALU|LessThan0~15, processor, 1
instance = comp, \ALU|LessThan0~17 , ALU|LessThan0~17, processor, 1
instance = comp, \ALU|LessThan0~19 , ALU|LessThan0~19, processor, 1
instance = comp, \ALU|LessThan0~21 , ALU|LessThan0~21, processor, 1
instance = comp, \ALU|LessThan0~23 , ALU|LessThan0~23, processor, 1
instance = comp, \ALU|LessThan0~25 , ALU|LessThan0~25, processor, 1
instance = comp, \ALU|LessThan0~27 , ALU|LessThan0~27, processor, 1
instance = comp, \ALU|LessThan0~29 , ALU|LessThan0~29, processor, 1
instance = comp, \ALU|LessThan0~31 , ALU|LessThan0~31, processor, 1
instance = comp, \ALU|LessThan0~33 , ALU|LessThan0~33, processor, 1
instance = comp, \ALU|LessThan0~35 , ALU|LessThan0~35, processor, 1
instance = comp, \ALU|LessThan0~37 , ALU|LessThan0~37, processor, 1
instance = comp, \ALU|LessThan0~39 , ALU|LessThan0~39, processor, 1
instance = comp, \ALU|LessThan0~41 , ALU|LessThan0~41, processor, 1
instance = comp, \ALU|LessThan0~43 , ALU|LessThan0~43, processor, 1
instance = comp, \ALU|LessThan0~45 , ALU|LessThan0~45, processor, 1
instance = comp, \ALU|LessThan0~47 , ALU|LessThan0~47, processor, 1
instance = comp, \ALU|LessThan0~49 , ALU|LessThan0~49, processor, 1
instance = comp, \ALU|LessThan0~51 , ALU|LessThan0~51, processor, 1
instance = comp, \ALU|LessThan0~53 , ALU|LessThan0~53, processor, 1
instance = comp, \ALU|LessThan0~55 , ALU|LessThan0~55, processor, 1
instance = comp, \ALU|LessThan0~57 , ALU|LessThan0~57, processor, 1
instance = comp, \ALU|LessThan0~59 , ALU|LessThan0~59, processor, 1
instance = comp, \ALU|LessThan0~61 , ALU|LessThan0~61, processor, 1
instance = comp, \ALU|LessThan0~62 , ALU|LessThan0~62, processor, 1
instance = comp, \ALU|O_out~3 , ALU|O_out~3, processor, 1
instance = comp, \ALU|O_out~5 , ALU|O_out~5, processor, 1
instance = comp, \ALU|Add0~132 , ALU|Add0~132, processor, 1
instance = comp, \PC~13 , PC~13, processor, 1
instance = comp, \PC[0] , PC[0], processor, 1
instance = comp, \NextPCID[0]~feeder , NextPCID[0]~feeder, processor, 1
instance = comp, \NextPCID[0] , NextPCID[0], processor, 1
instance = comp, \NextPCEM[0]~feeder , NextPCEM[0]~feeder, processor, 1
instance = comp, \NextPCEM[0] , NextPCEM[0], processor, 1
instance = comp, \NextPCWB[0] , NextPCWB[0], processor, 1
instance = comp, \ALUResultWB[0] , ALUResultWB[0], processor, 1
instance = comp, \serial_in[0]~input , serial_in[0]~input, processor, 1
instance = comp, \serial_valid_in~input , serial_valid_in~input, processor, 1
instance = comp, \serial_ready_in~input , serial_ready_in~input, processor, 1
instance = comp, \DataMemory|Selector31~0 , DataMemory|Selector31~0, processor, 1
instance = comp, \DataMemory|Selector31~1 , DataMemory|Selector31~1, processor, 1
instance = comp, \DataMemory|Selector31~2 , DataMemory|Selector31~2, processor, 1
instance = comp, \DataMemory|Selector31~3 , DataMemory|Selector31~3, processor, 1
instance = comp, \MemoryShifterOutWB[0] , MemoryShifterOutWB[0], processor, 1
instance = comp, \RegFileWriteMux|out[0]~0 , RegFileWriteMux|out[0]~0, processor, 1
instance = comp, \RegFileWriteMux|out[0]~1 , RegFileWriteMux|out[0]~1, processor, 1
instance = comp, \RegisterFile|registers[10][0] , RegisterFile|registers[10][0], processor, 1
instance = comp, \RegisterFile|registers[8][0] , RegisterFile|registers[8][0], processor, 1
instance = comp, \RegisterFile|Mux63~0 , RegisterFile|Mux63~0, processor, 1
instance = comp, \RegisterFile|reg_2_out[0] , RegisterFile|reg_2_out[0], processor, 1
instance = comp, \ReadData2EM[0] , ReadData2EM[0], processor, 1
instance = comp, \ForwardBMux|out[0]~2 , ForwardBMux|out[0]~2, processor, 1
instance = comp, \serial_in[1]~input , serial_in[1]~input, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[1]~3 , MemoryShifter|MemoryShifterOut[1]~3, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[1]~4 , MemoryShifter|MemoryShifterOut[1]~4, processor, 1
instance = comp, \MemoryShifter|MemoryShifterOut[1]~5 , MemoryShifter|MemoryShifterOut[1]~5, processor, 1
instance = comp, \MemoryShifterOutWB[1] , MemoryShifterOutWB[1], processor, 1
instance = comp, \ALUResultWB[1] , ALUResultWB[1], processor, 1
instance = comp, \RegFileWriteMux|out[1]~4 , RegFileWriteMux|out[1]~4, processor, 1
instance = comp, \RegFileWriteMux|out[1]~5 , RegFileWriteMux|out[1]~5, processor, 1
instance = comp, \RegisterFile|registers[20][1] , RegisterFile|registers[20][1], processor, 1
instance = comp, \RegisterFile|Mux30~0 , RegisterFile|Mux30~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[1] , RegisterFile|reg_1_out[1], processor, 1
instance = comp, \ReadData1EM[1] , ReadData1EM[1], processor, 1
instance = comp, \ForwardAMux|out[1]~1 , ForwardAMux|out[1]~1, processor, 1
instance = comp, \ALU|Add0~133 , ALU|Add0~133, processor, 1
instance = comp, \ALU|Add0~134 , ALU|Add0~134, processor, 1
instance = comp, \ALU|Add0~135 , ALU|Add0~135, processor, 1
instance = comp, \DataMemory|data_seg|mem0~0 , DataMemory|data_seg|mem0~0, processor, 1
instance = comp, \DataMemory|data_seg|mem0~1 , DataMemory|data_seg|mem0~1, processor, 1
instance = comp, \DataMemory|Selector7~0 , DataMemory|Selector7~0, processor, 1
instance = comp, \MemoryShifterOutWB[24] , MemoryShifterOutWB[24], processor, 1
instance = comp, \RegFileWriteMux|out[24]~15 , RegFileWriteMux|out[24]~15, processor, 1
instance = comp, \DataMemory|stack_seg|Selector7~0 , DataMemory|stack_seg|Selector7~0, processor, 1
instance = comp, \RegisterFile|registers[20][24] , RegisterFile|registers[20][24], processor, 1
instance = comp, \RegisterFile|Mux7~0 , RegisterFile|Mux7~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[24] , RegisterFile|reg_1_out[24], processor, 1
instance = comp, \ReadData1EM[24] , ReadData1EM[24], processor, 1
instance = comp, \ForwardAMux|out[24]~11 , ForwardAMux|out[24]~11, processor, 1
instance = comp, \ALU|Add0~77 , ALU|Add0~77, processor, 1
instance = comp, \ALU|Add0~76 , ALU|Add0~76, processor, 1
instance = comp, \ALU|Add0~78 , ALU|Add0~78, processor, 1
instance = comp, \DataMemory|Equal0~0 , DataMemory|Equal0~0, processor, 1
instance = comp, \DataMemory|Equal0~2 , DataMemory|Equal0~2, processor, 1
instance = comp, \DataMemory|Equal0~1 , DataMemory|Equal0~1, processor, 1
instance = comp, \DataMemory|Equal0~3 , DataMemory|Equal0~3, processor, 1
instance = comp, \DataMemory|Equal0~4 , DataMemory|Equal0~4, processor, 1
instance = comp, \DataMemory|Equal0~5 , DataMemory|Equal0~5, processor, 1
instance = comp, \DataMemory|Equal0~6 , DataMemory|Equal0~6, processor, 1
instance = comp, \DataMemory|Selector0~0 , DataMemory|Selector0~0, processor, 1
instance = comp, \MemoryShifterOutWB[31] , MemoryShifterOutWB[31], processor, 1
instance = comp, \ALUResultWB[31] , ALUResultWB[31], processor, 1
instance = comp, \RegFileWriteMux|out[31]~8 , RegFileWriteMux|out[31]~8, processor, 1
instance = comp, \BranchAddress[31]~58 , BranchAddress[31]~58, processor, 1
instance = comp, \PC[31]~4 , PC[31]~4, processor, 1
instance = comp, \PC[31] , PC[31], processor, 1
instance = comp, \NextPC[31]~58 , NextPC[31]~58, processor, 1
instance = comp, \NextPCID[31] , NextPCID[31], processor, 1
instance = comp, \JumpAddressEM[29] , JumpAddressEM[29], processor, 1
instance = comp, \NextPCWB[31] , NextPCWB[31], processor, 1
instance = comp, \Add2~58 , Add2~58, processor, 1
instance = comp, \DataMemory|stack_seg|Selector0~0 , DataMemory|stack_seg|Selector0~0, processor, 1
instance = comp, \RegisterFile|registers[20][31] , RegisterFile|registers[20][31], processor, 1
instance = comp, \RegisterFile|Mux0~0 , RegisterFile|Mux0~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[31] , RegisterFile|reg_1_out[31], processor, 1
instance = comp, \ReadData1EM[31] , ReadData1EM[31], processor, 1
instance = comp, \ForwardAMux|out[31]~4 , ForwardAMux|out[31]~4, processor, 1
instance = comp, \comb~1 , comb~1, processor, 1
instance = comp, \ALU|Equal0~8 , ALU|Equal0~8, processor, 1
instance = comp, \ALU|Equal0~9 , ALU|Equal0~9, processor, 1
instance = comp, \ALU|Equal0~0 , ALU|Equal0~0, processor, 1
instance = comp, \ALU|Equal0~1 , ALU|Equal0~1, processor, 1
instance = comp, \ALU|Equal0~2 , ALU|Equal0~2, processor, 1
instance = comp, \ALU|Equal0~3 , ALU|Equal0~3, processor, 1
instance = comp, \ALU|Equal0~4 , ALU|Equal0~4, processor, 1
instance = comp, \ALU|Equal0~5 , ALU|Equal0~5, processor, 1
instance = comp, \ALU|Equal0~6 , ALU|Equal0~6, processor, 1
instance = comp, \ALU|Equal0~7 , ALU|Equal0~7, processor, 1
instance = comp, \ALU|LEZ , ALU|LEZ, processor, 1
instance = comp, \comb~2 , comb~2, processor, 1
instance = comp, \comb~0 , comb~0, processor, 1
instance = comp, \ALU|Equal1~5 , ALU|Equal1~5, processor, 1
instance = comp, \ALU|Equal1~1 , ALU|Equal1~1, processor, 1
instance = comp, \ALU|Equal1~2 , ALU|Equal1~2, processor, 1
instance = comp, \ALU|Equal1~3 , ALU|Equal1~3, processor, 1
instance = comp, \ALU|Equal1~0 , ALU|Equal1~0, processor, 1
instance = comp, \ALU|Equal1~4 , ALU|Equal1~4, processor, 1
instance = comp, \ALU|Equal1~6 , ALU|Equal1~6, processor, 1
instance = comp, \ALU|Equal1~18 , ALU|Equal1~18, processor, 1
instance = comp, \ALU|Mux32~0 , ALU|Mux32~0, processor, 1
instance = comp, \ALU|Equal1~15 , ALU|Equal1~15, processor, 1
instance = comp, \ALU|Equal1~16 , ALU|Equal1~16, processor, 1
instance = comp, \ALU|Equal1~10 , ALU|Equal1~10, processor, 1
instance = comp, \ALU|LogicOut~0 , ALU|LogicOut~0, processor, 1
instance = comp, \ALU|Equal1~7 , ALU|Equal1~7, processor, 1
instance = comp, \ALU|Equal1~8 , ALU|Equal1~8, processor, 1
instance = comp, \ALU|Equal1~11 , ALU|Equal1~11, processor, 1
instance = comp, \ALU|Equal1~9 , ALU|Equal1~9, processor, 1
instance = comp, \ALU|Equal1~12 , ALU|Equal1~12, processor, 1
instance = comp, \ALU|LogicOut~1 , ALU|LogicOut~1, processor, 1
instance = comp, \ALU|Equal1~13 , ALU|Equal1~13, processor, 1
instance = comp, \ALU|Equal1~14 , ALU|Equal1~14, processor, 1
instance = comp, \ALU|Equal1~17 , ALU|Equal1~17, processor, 1
instance = comp, \ALU|Mux32~1 , ALU|Mux32~1, processor, 1
instance = comp, \ALU|Mux32~2 , ALU|Mux32~2, processor, 1
instance = comp, \ALU|Mux32~3 , ALU|Mux32~3, processor, 1
instance = comp, \ALU|Mux32~4 , ALU|Mux32~4, processor, 1
instance = comp, \ALU|Mux32~5 , ALU|Mux32~5, processor, 1
instance = comp, \comb~3 , comb~3, processor, 1
instance = comp, \PCFromRegisterMux|out[4]~17 , PCFromRegisterMux|out[4]~17, processor, 1
instance = comp, \PC~55 , PC~55, processor, 1
instance = comp, \PC[4] , PC[4], processor, 1
instance = comp, \PCFromRegisterMux|out[6]~11 , PCFromRegisterMux|out[6]~11, processor, 1
instance = comp, \InstructionMemory|rom~26 , InstructionMemory|rom~26, processor, 1
instance = comp, \InstructionMemory|rom~17 , InstructionMemory|rom~17, processor, 1
instance = comp, \InstructionMemory|out[28] , InstructionMemory|out[28], processor, 1
instance = comp, \NoOpInjectMux|out[4]~7 , NoOpInjectMux|out[4]~7, processor, 1
instance = comp, \CurrentInstructionID[4] , CurrentInstructionID[4], processor, 1
instance = comp, \Controller|ALUFunction[4]~6 , Controller|ALUFunction[4]~6, processor, 1
instance = comp, \ALUFunctionEM[4]~feeder , ALUFunctionEM[4]~feeder, processor, 1
instance = comp, \ALUFunctionEM[4] , ALUFunctionEM[4], processor, 1
instance = comp, \ALU|O_out~0 , ALU|O_out~0, processor, 1
instance = comp, \ALU|Add0~169 , ALU|Add0~169, processor, 1
instance = comp, \ALU|Add0~170 , ALU|Add0~170, processor, 1
instance = comp, \ALU|Add0~171 , ALU|Add0~171, processor, 1
instance = comp, \PCFromRegisterMux|out[4]~18 , PCFromRegisterMux|out[4]~18, processor, 1
instance = comp, \InstructionMemory|out~2 , InstructionMemory|out~2, processor, 1
instance = comp, \InstructionMemory|out~3 , InstructionMemory|out~3, processor, 1
instance = comp, \InstructionMemory|out~4 , InstructionMemory|out~4, processor, 1
instance = comp, \InstructionMemory|out[15] , InstructionMemory|out[15], processor, 1
instance = comp, \NoOpInjectMux|out[23]~3 , NoOpInjectMux|out[23]~3, processor, 1
instance = comp, \CurrentInstructionID[23] , CurrentInstructionID[23], processor, 1
instance = comp, \RegisterFile|registers[20][2] , RegisterFile|registers[20][2], processor, 1
instance = comp, \RegisterFile|Mux29~0 , RegisterFile|Mux29~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[2] , RegisterFile|reg_1_out[2], processor, 1
instance = comp, \ReadData1EM[2] , ReadData1EM[2], processor, 1
instance = comp, \ForwardAMux|out[2]~0 , ForwardAMux|out[2]~0, processor, 1
instance = comp, \ALU|Add0~8 , ALU|Add0~8, processor, 1
instance = comp, \ALU|Add0~9 , ALU|Add0~9, processor, 1
instance = comp, \ALU|Add0~10 , ALU|Add0~10, processor, 1
instance = comp, \PCFromRegisterMux|out[2]~13 , PCFromRegisterMux|out[2]~13, processor, 1
instance = comp, \PC~56 , PC~56, processor, 1
instance = comp, \PC[2] , PC[2], processor, 1
instance = comp, \PCFromRegisterMux|out[3]~15 , PCFromRegisterMux|out[3]~15, processor, 1
instance = comp, \PCFromRegisterMux|out[3]~16 , PCFromRegisterMux|out[3]~16, processor, 1
instance = comp, \InstructionMemory|rom~10 , InstructionMemory|rom~10, processor, 1
instance = comp, \InstructionMemory|rom~9 , InstructionMemory|rom~9, processor, 1
instance = comp, \InstructionMemory|rom~11 , InstructionMemory|rom~11, processor, 1
instance = comp, \InstructionMemory|out[26] , InstructionMemory|out[26], processor, 1
instance = comp, \NoOpInjectMux|out[2]~4 , NoOpInjectMux|out[2]~4, processor, 1
instance = comp, \CurrentInstructionID[2] , CurrentInstructionID[2], processor, 1
instance = comp, \Controller|ALUFunction~4 , Controller|ALUFunction~4, processor, 1
instance = comp, \ALUFunctionEM[2] , ALUFunctionEM[2], processor, 1
instance = comp, \ALU|Equal2~0 , ALU|Equal2~0, processor, 1
instance = comp, \ALU|Add0~148 , ALU|Add0~148, processor, 1
instance = comp, \ALU|Add0~149 , ALU|Add0~149, processor, 1
instance = comp, \ALU|Add0~150 , ALU|Add0~150, processor, 1
instance = comp, \PC~21 , PC~21, processor, 1
instance = comp, \PC[11] , PC[11], processor, 1
instance = comp, \NextPCID[11] , NextPCID[11], processor, 1
instance = comp, \NextPCEM[11] , NextPCEM[11], processor, 1
instance = comp, \PCFromRegisterMux|out[11]~4 , PCFromRegisterMux|out[11]~4, processor, 1
instance = comp, \PCFromRegisterMux|out[11]~5 , PCFromRegisterMux|out[11]~5, processor, 1
instance = comp, \InstructionMemory|rom~2 , InstructionMemory|rom~2, processor, 1
instance = comp, \PCFromRegisterMux|out[8]~10 , PCFromRegisterMux|out[8]~10, processor, 1
instance = comp, \InstructionMemory|rom~3 , InstructionMemory|rom~3, processor, 1
instance = comp, \InstructionMemory|rom~21 , InstructionMemory|rom~21, processor, 1
instance = comp, \InstructionMemory|rom~22 , InstructionMemory|rom~22, processor, 1
instance = comp, \InstructionMemory|out[24] , InstructionMemory|out[24], processor, 1
instance = comp, \NoOpInjectMux|out[0]~9 , NoOpInjectMux|out[0]~9, processor, 1
instance = comp, \CurrentInstructionID[0] , CurrentInstructionID[0], processor, 1
instance = comp, \Controller|Equal0~0 , Controller|Equal0~0, processor, 1
instance = comp, \Controller|Equal0~1 , Controller|Equal0~1, processor, 1
instance = comp, \Controller|Equal0~2 , Controller|Equal0~2, processor, 1
instance = comp, \Controller|RegWriteEnable~0 , Controller|RegWriteEnable~0, processor, 1
instance = comp, \RegisterFile|registers[20][5] , RegisterFile|registers[20][5], processor, 1
instance = comp, \RegisterFile|Mux26~0 , RegisterFile|Mux26~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[5] , RegisterFile|reg_1_out[5], processor, 1
instance = comp, \ReadData1EM[5] , ReadData1EM[5], processor, 1
instance = comp, \ForwardAMux|out[5]~30 , ForwardAMux|out[5]~30, processor, 1
instance = comp, \ALU|Add0~166 , ALU|Add0~166, processor, 1
instance = comp, \ALU|Add0~167 , ALU|Add0~167, processor, 1
instance = comp, \ALU|Add0~168 , ALU|Add0~168, processor, 1
instance = comp, \PCFromRegisterMux|out[5]~19 , PCFromRegisterMux|out[5]~19, processor, 1
instance = comp, \PCFromRegisterMux|out[5]~20 , PCFromRegisterMux|out[5]~20, processor, 1
instance = comp, \InstructionMemory|rom~5 , InstructionMemory|rom~5, processor, 1
instance = comp, \InstructionMemory|rom~15 , InstructionMemory|rom~15, processor, 1
instance = comp, \InstructionMemory|rom~16 , InstructionMemory|rom~16, processor, 1
instance = comp, \InstructionMemory|out[27] , InstructionMemory|out[27], processor, 1
instance = comp, \NoOpInjectMux|out[3]~6 , NoOpInjectMux|out[3]~6, processor, 1
instance = comp, \CurrentInstructionID[3] , CurrentInstructionID[3], processor, 1
instance = comp, \ControlHazardUnit|always0~2 , ControlHazardUnit|always0~2, processor, 1
instance = comp, \Controller|RegDst~0 , Controller|RegDst~0, processor, 1
instance = comp, \InstructMux|out[3]~0 , InstructMux|out[3]~0, processor, 1
instance = comp, \ForceWriteToR31MuxOutEM[3] , ForceWriteToR31MuxOutEM[3], processor, 1
instance = comp, \ForceWriteToR31MuxOutWB[3] , ForceWriteToR31MuxOutWB[3], processor, 1
instance = comp, \CurrentInstructionEM[25] , CurrentInstructionEM[25], processor, 1
instance = comp, \ForwardingUnit|Equal2~0 , ForwardingUnit|Equal2~0, processor, 1
instance = comp, \RegisterFile|registers[20][6] , RegisterFile|registers[20][6], processor, 1
instance = comp, \RegisterFile|Mux25~0 , RegisterFile|Mux25~0, processor, 1
instance = comp, \RegisterFile|reg_1_out[6] , RegisterFile|reg_1_out[6], processor, 1
instance = comp, \ReadData1EM[6] , ReadData1EM[6], processor, 1
instance = comp, \ForwardAMux|out[6]~29 , ForwardAMux|out[6]~29, processor, 1
instance = comp, \ALU|Add0~163 , ALU|Add0~163, processor, 1
instance = comp, \ALU|Add0~164 , ALU|Add0~164, processor, 1
instance = comp, \ALU|Add0~165 , ALU|Add0~165, processor, 1
instance = comp, \PCFromRegisterMux|out[6]~12 , PCFromRegisterMux|out[6]~12, processor, 1
instance = comp, \InstructionMemory|rom~13 , InstructionMemory|rom~13, processor, 1
instance = comp, \InstructionMemory|rom~12 , InstructionMemory|rom~12, processor, 1
instance = comp, \InstructionMemory|rom~14 , InstructionMemory|rom~14, processor, 1
instance = comp, \InstructionMemory|out[25] , InstructionMemory|out[25], processor, 1
instance = comp, \NoOpInjectMux|out[1]~5 , NoOpInjectMux|out[1]~5, processor, 1
instance = comp, \CurrentInstructionID[1] , CurrentInstructionID[1], processor, 1
instance = comp, \ControlHazardUnit|always0~1 , ControlHazardUnit|always0~1, processor, 1
instance = comp, \ALUFunctionEM[4]~2 , ALUFunctionEM[4]~2, processor, 1
instance = comp, \PCFromRegisterMux|out[2]~14 , PCFromRegisterMux|out[2]~14, processor, 1
instance = comp, \InstructionMemory|out~1 , InstructionMemory|out~1, processor, 1
instance = comp, \InstructionMemory|out[2] , InstructionMemory|out[2], processor, 1
instance = comp, \NoOpInjectMux|out[26]~1 , NoOpInjectMux|out[26]~1, processor, 1
instance = comp, \CurrentInstructionID[26] , CurrentInstructionID[26], processor, 1
instance = comp, \CurrentInstructionEM[26] , CurrentInstructionEM[26], processor, 1
instance = comp, \ControlHazardUnit|always0~4 , ControlHazardUnit|always0~4, processor, 1
instance = comp, \ControlHazardUnit|always0~3 , ControlHazardUnit|always0~3, processor, 1
instance = comp, \ControlHazardUnit|always0~5 , ControlHazardUnit|always0~5, processor, 1
instance = comp, \InstructionMemory|rom~7 , InstructionMemory|rom~7, processor, 1
instance = comp, \InstructionMemory|out[5] , InstructionMemory|out[5], processor, 1
instance = comp, \NoOpInjectMux|out[29]~2 , NoOpInjectMux|out[29]~2, processor, 1
instance = comp, \CurrentInstructionID[29] , CurrentInstructionID[29], processor, 1
instance = comp, \CurrentInstructionEM[29] , CurrentInstructionEM[29], processor, 1
instance = comp, \ForwardingUnit|ForwardB~1 , ForwardingUnit|ForwardB~1, processor, 1
instance = comp, \ForwardingUnit|ForwardB~2 , ForwardingUnit|ForwardB~2, processor, 1
instance = comp, \DataMemory|ser|sbyte~0 , DataMemory|ser|sbyte~0, processor, 1
instance = comp, \DataMemory|ser|sbyte[0]~1 , DataMemory|ser|sbyte[0]~1, processor, 1
instance = comp, \DataMemory|ser|sbyte[0]~2 , DataMemory|ser|sbyte[0]~2, processor, 1
instance = comp, \DataMemory|ser|sbyte[0] , DataMemory|ser|sbyte[0], processor, 1
instance = comp, \DataMemory|ser|sbyte~3 , DataMemory|ser|sbyte~3, processor, 1
instance = comp, \DataMemory|ser|sbyte[1] , DataMemory|ser|sbyte[1], processor, 1
instance = comp, \DataMemory|ser|sbyte~4 , DataMemory|ser|sbyte~4, processor, 1
instance = comp, \DataMemory|ser|sbyte[2] , DataMemory|ser|sbyte[2], processor, 1
instance = comp, \DataMemory|ser|sbyte~5 , DataMemory|ser|sbyte~5, processor, 1
instance = comp, \DataMemory|ser|sbyte[3] , DataMemory|ser|sbyte[3], processor, 1
instance = comp, \DataMemory|ser|sbyte~6 , DataMemory|ser|sbyte~6, processor, 1
instance = comp, \DataMemory|ser|sbyte[4] , DataMemory|ser|sbyte[4], processor, 1
instance = comp, \DataMemory|ser|sbyte~7 , DataMemory|ser|sbyte~7, processor, 1
instance = comp, \DataMemory|ser|sbyte[5] , DataMemory|ser|sbyte[5], processor, 1
instance = comp, \DataMemory|ser|sbyte~8 , DataMemory|ser|sbyte~8, processor, 1
instance = comp, \DataMemory|ser|sbyte[6] , DataMemory|ser|sbyte[6], processor, 1
instance = comp, \DataMemory|ser|sbyte~9 , DataMemory|ser|sbyte~9, processor, 1
instance = comp, \DataMemory|ser|sbyte[7] , DataMemory|ser|sbyte[7], processor, 1
instance = comp, \DataMemory|ser|sbyte[0]~10 , DataMemory|ser|sbyte[0]~10, processor, 1
instance = comp, \DataMemory|ser|write_en , DataMemory|ser|write_en, processor, 1
