{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1509617158421 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SDCard_VGA EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"SDCard_VGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1509617158539 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509617158613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509617158613 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|wire_pll7_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|wire_pll7_clk\[0\] port" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 7493 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509617158678 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|wire_pll7_clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|wire_pll7_clk\[1\] port" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 7494 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509617158678 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|wire_pll7_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|wire_pll7_clk\[2\] port" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 7495 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509617158678 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 151 -1 0 } } { "" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 7493 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1509617158678 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1509617159035 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509617159451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509617159451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509617159451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509617159451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509617159451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509617159451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509617159451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509617159451 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509617159451 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1509617159451 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 19610 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509617159468 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 19612 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509617159468 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 19614 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509617159468 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 19616 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509617159468 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 19618 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509617159468 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1509617159468 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1509617159473 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1509617160497 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509617162376 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1509617162376 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Qsys_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509617162456 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'Qsys_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509617162469 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.sdc " "Reading SDC File: 'Qsys_system/synthesis/submodules/Qsys_system_nios2_gen2_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509617162477 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_50M " "Node: CLK_50M was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Qsys_system:u0\|Qsys_system_sdram:sdram\|m_addr\[0\] CLK_50M " "Register Qsys_system:u0\|Qsys_system_sdram:sdram\|m_addr\[0\] is being clocked by CLK_50M" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1509617162527 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1509617162527 "|SDCard_VGA|CLK_50M"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509617162621 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509617162621 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509617162621 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1509617162621 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509617162622 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509617162622 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509617162622 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1509617162622 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1509617162622 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509617162622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509617162622 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509617162622 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1509617162622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK_50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509617163230 ""}  } { { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 19593 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509617163230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1) " "Automatically promoted node Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|wire_pll7_clk\[0\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509617163230 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 7493 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509617163230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509617163230 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 7493 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509617163230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|wire_pll7_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509617163230 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 7493 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509617163230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509617163230 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 19024 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509617163230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys_system:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node Qsys_system:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509617163230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 3422 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509617163230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 3423 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509617163230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 3424 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509617163230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 3425 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509617163230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 3426 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509617163230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 3427 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509617163230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 3428 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509617163230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] " "Destination node Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 3445 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509617163230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] " "Destination node Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 3446 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509617163230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] " "Destination node Qsys_system:u0\|Qsys_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_o4a1:auto_generated\|a_dpfifo_ds31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 3447 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509617163230 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1509617163230 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509617163230 ""}  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 789 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509617163230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys_system:u0\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node Qsys_system:u0\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509617163231 ""}  } { { "Qsys_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 9743 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509617163231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Qsys_system:u0\|Qsys_system_altpll:altpll\|prev_reset  " "Automatically promoted node Qsys_system:u0\|Qsys_system_altpll:altpll\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509617163231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Qsys_system:u0\|Qsys_system_altpll:altpll\|readdata\[0\]~2 " "Destination node Qsys_system:u0\|Qsys_system_altpll:altpll\|readdata\[0\]~2" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 246 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 13471 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509617163231 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509617163231 ""}  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 257 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 7524 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509617163231 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1509617164518 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509617164530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509617164531 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509617164546 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1509617164593 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1509617164594 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1509617164594 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509617164595 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1509617164617 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1509617165902 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "26 EC " "Packed 26 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509617165915 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier block " "Packed 48 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509617165915 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509617165915 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509617165915 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1509617165915 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "114 " "Created 114 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1509617165915 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1509617165915 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|pll7 clk\[2\] VGA_CLK~output " "PLL \"Qsys_system:u0\|Qsys_system_altpll:altpll\|Qsys_system_altpll_altpll_qbh2:sd1\|pll7\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 151 -1 0 } } { "Qsys_system/synthesis/submodules/Qsys_system_altpll.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/submodules/Qsys_system_altpll.v" 277 0 0 } } { "Qsys_system/synthesis/Qsys_system.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/Qsys_system/synthesis/Qsys_system.v" 157 0 0 } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 83 0 0 } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 37 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1509617166113 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509617167190 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1509617167208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1509617170125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509617171431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1509617171525 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1509617177263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509617177263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1509617178718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1509617182937 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1509617182937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1509617183778 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1509617183778 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1509617183778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509617183781 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.08 " "Total time spent on timing analysis during the Fitter is 1.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1509617183972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509617184096 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509617184822 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509617184879 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509617185581 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509617187065 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1509617188584 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 Cyclone IV E " "52 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 594 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 595 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 596 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 597 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 598 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 599 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 600 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 601 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 602 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 603 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 604 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 605 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 606 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 607 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 608 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 609 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 610 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 611 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 612 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 613 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 614 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 615 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 616 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 617 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 618 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 619 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 620 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 621 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 622 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 623 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 624 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 625 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVCMOS AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVCMOS at AD14" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 699 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT 3.3-V LVCMOS AE14 " "Pin SD_DAT uses I/O standard 3.3-V LVCMOS at AE14" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 700 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVCMOS AC14 " "Pin SD_DAT3 uses I/O standard 3.3-V LVCMOS at AC14" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 701 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVCMOS AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVCMOS at AH3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 650 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVCMOS AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVCMOS at AF4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 651 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVCMOS AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVCMOS at AG4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 652 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVCMOS AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVCMOS at AH4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 653 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVCMOS AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVCMOS at AF6" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 654 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVCMOS AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVCMOS at AG6" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 655 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVCMOS AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVCMOS at AH6" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 656 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVCMOS AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVCMOS at AF7" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 657 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVCMOS AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVCMOS at AD1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 658 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVCMOS AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVCMOS at AD2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 659 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVCMOS AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVCMOS at AE2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 660 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVCMOS AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVCMOS at AE1" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 661 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVCMOS AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVCMOS at AE3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 662 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVCMOS AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVCMOS at AE4" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 663 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVCMOS AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVCMOS at AF3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 664 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVCMOS AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVCMOS at AG3" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 665 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_50M 3.3-V LVTTL Y2 " "Pin CLK_50M uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { CLK_50M } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50M" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 690 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509617188687 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1509617188687 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "SDCard_VGA.v" "" { Text "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/SDCard_VGA.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/" { { 0 { 0 ""} 0 701 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1509617188691 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1509617188691 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/output_files/SDCard_VGA.fit.smsg " "Generated suppressed messages file C:/Users/M10512001/Desktop/DE2-115/SDCard_VGA/output_files/SDCard_VGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1509617189193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2015 " "Peak virtual memory: 2015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509617190902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 02 18:06:30 2017 " "Processing ended: Thu Nov 02 18:06:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509617190902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509617190902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509617190902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509617190902 ""}
