0.7
2020.2
Nov  8 2024
22:36:57
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_bram_ctrl_0/sim/axi_bram_ctrl_0.vhd,1744957411,vhdl,,,,axi_bram_ctrl_0,,,,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_crossbar_0/sim/axi_crossbar_0.v,1744957417,verilog,,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/DCache.v,,axi_crossbar_0,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_gpio_0/sim/axi_gpio_0.vhd,1744957415,vhdl,,,,axi_gpio_0,,,,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_gpio_1/sim/axi_gpio_1.vhd,1744957412,vhdl,,,,axi_gpio_1,,,,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_protocol_converter_0/sim/axi_protocol_converter_0.v,1744957413,verilog,,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,axi_protocol_converter_0,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1744957416,verilog,,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.gen/sources_1/ip/axi_crossbar_0/sim/axi_crossbar_0.v,,blk_mem_gen_0,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sim_1/new/soc_simu_fpu.sv,1741529806,systemVerilog,,,,soc_simu_fpu,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/DCache.v,1741852251,verilog,,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/ICache.v,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/defines.vh,DCache,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/ICache.v,1742179287,verilog,,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/axi_master.v,,ICache,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/axiram_wrap.v,1741851058,verilog,,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/cpu_top.v,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/defines.vh,axiram_wrap,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/cpu_top.v,1741827353,verilog,,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/fpu.v,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/defines.vh,cpu_top,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/defines.vh,1742179280,verilog,,,,,,,,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/fpu.v,1745643895,verilog,,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/fpu_wrap.v,,fpu,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/fpu_wrap.v,1741830657,verilog,,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/led_wrap.v,,fpu_wrap,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/led_wrap.v,1741250026,verilog,,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/rv_cpu_core.v,,led_wrap,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/rv_cpu_core.v,1742342749,verilog,,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/soc.v,,rv_cpu_core,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/soc.v,1741337258,verilog,,N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/switch_wrap.v,,soc,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
N:/Study/Coding/RISC-V/lab2_stu/miniRV_axi/miniRV_axi.srcs/sources_1/new/switch_wrap.v,1741250018,verilog,,,,switch_wrap,,uvm,../../../../miniRV_axi.ip_user_files/ipstatic/hdl;../../../../miniRV_axi.srcs/sources_1/new,,,,,
