
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001661                       # Number of seconds simulated
sim_ticks                                  1661220500                       # Number of ticks simulated
final_tick                                 1661220500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 129010                       # Simulator instruction rate (inst/s)
host_op_rate                                   129106                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6678361                       # Simulator tick rate (ticks/s)
host_mem_usage                                 683812                       # Number of bytes of host memory used
host_seconds                                   248.75                       # Real time elapsed on the host
sim_insts                                    32090725                       # Number of instructions simulated
sim_ops                                      32114706                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          32192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data          16768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data          16704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data          16640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data          16768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       266752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             450944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35008                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data             261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data             261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data             260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data             262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         4168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7046                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          19802308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          19378523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            462311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          10055258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            231155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          10055258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            154104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          10055258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst            192629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data          10093783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data          10055258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst             38526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data          10016732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst            192629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data          10093783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     160575914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             271453428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     19802308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       462311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       231155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       154104                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst       192629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst        38526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst       192629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21073662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         19802308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         19378523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           462311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         10055258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           231155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         10055258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           154104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         10055258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst           192629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data         10093783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data         10055258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst            38526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data         10016732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst           192629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data         10093783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    160575914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            271453428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7046                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7046                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 450944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  450944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1661181500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7046                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     340                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.894309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   115.233997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.244903                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1239     59.25%     59.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          521     24.92%     84.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           24      1.15%     85.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           13      0.62%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      0.57%     86.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.43%     86.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.24%     87.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.33%     87.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          261     12.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2091                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    123981172                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               256093672                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   35230000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17595.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36345.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       271.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    271.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       7.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4946                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     235762.35                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  8550360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4665375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                29577600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            108323280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            743863680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            342726750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1237707045                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            746.176962                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    564467931                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      55380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1038897069                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7227360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3943500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25030200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            108323280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            739724625                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            346357500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1230606465                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            741.896232                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    571087963                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      55380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1032567537                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                 310438                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           308063                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             3609                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              304948                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                 304162                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.742251                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    791                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 135                       # Number of system calls
system.cpu0.numCycles                         3322442                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             17175                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       4419758                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     310438                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches            304953                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      3259771                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   7311                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 404                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          109                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          604                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                  1194588                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  358                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           3281718                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.349807                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.271270                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 1187111     36.17%     36.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  851056     25.93%     62.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  152024      4.63%     66.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 1091527     33.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             3281718                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.093437                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.330274                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  433397                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              1338424                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   882652                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               623919                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  3326                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 936                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  342                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               4346406                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                12256                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  3326                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  783667                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 524083                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8714                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1107387                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               854541                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               4332340                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 5264                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents               595692                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                   103                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 14842                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            5610339                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             21321026                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         7174408                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              5585611                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   24728                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               118                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           118                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1427760                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             1066054                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              76695                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              251                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             116                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   4326511                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                258                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  4322334                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              969                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          17120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        45574                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            56                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      3281718                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.317095                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.022053                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             732430     22.32%     22.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            1340985     40.86%     63.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             704603     21.47%     84.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             443147     13.50%     98.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              60063      1.83%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                490      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        3281718                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  80738     14.15%     14.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6228      1.09%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                480854     84.26%     99.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2826      0.50%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              2361438     54.63%     54.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              819492     18.96%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             1065219     24.64%     98.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              76182      1.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               4322334                       # Type of FU issued
system.cpu0.iq.rate                          1.300951                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     570646                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.132023                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          12497924                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          4343881                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      4315550                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 77                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               4892931                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              66                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         5865                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          966                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          376                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  3326                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    937                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  111                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            4326784                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              1066054                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               76695                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               114                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     6                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                   84                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            21                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          2350                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          994                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                3344                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              4317537                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts              1062592                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             4797                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                     1138584                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  301335                       # Number of branches executed
system.cpu0.iew.exec_stores                     75992                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.299507                       # Inst execution rate
system.cpu0.iew.wb_sent                       4315713                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      4315578                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  2917017                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  3901867                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.298917                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.747595                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          13697                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            202                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             3280                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      3277896                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.314761                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.814009                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      1502177     45.83%     45.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       726559     22.17%     67.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       487060     14.86%     82.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       244678      7.46%     90.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         2495      0.08%     90.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       188783      5.76%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        32274      0.98%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        23563      0.72%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        70307      2.14%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      3277896                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             4303609                       # Number of instructions committed
system.cpu0.commit.committedOps               4309649                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       1135918                       # Number of memory references committed
system.cpu0.commit.loads                      1060189                       # Number of loads committed
system.cpu0.commit.membars                        114                       # Number of memory barriers committed
system.cpu0.commit.branches                    300740                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  4009457                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 313                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         2354496     54.63%     54.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         819232     19.01%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.64% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1060189     24.60%     98.24% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         75729      1.76%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          4309649                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                70307                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     7530531                       # The number of ROB reads
system.cpu0.rob.rob_writes                    8650517                       # The number of ROB writes
system.cpu0.timesIdled                            421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          40724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    4303609                       # Number of Instructions Simulated
system.cpu0.committedOps                      4309649                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.772013                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.772013                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.295315                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.295315                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 7151022                       # number of integer regfile reads
system.cpu0.int_regfile_writes                3900934                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 16134904                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 1690759                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                1152780                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   119                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements           270387                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1002.452000                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             570272                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           271410                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.101146                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         52773500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1002.452000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.978957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.978957                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          843                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2547351                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2547351                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       527235                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         527235                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        42927                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         42927                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           49                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       570162                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          570162                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       570164                       # number of overall hits
system.cpu0.dcache.overall_hits::total         570164                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       535002                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       535002                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        32687                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        32687                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            6                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       567689                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        567689                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       567689                       # number of overall misses
system.cpu0.dcache.overall_misses::total       567689                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   5981841013                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5981841013                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    371836981                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    371836981                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       177000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       177000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         9000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         9000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   6353677994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6353677994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   6353677994                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6353677994                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      1062237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1062237                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        75614                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        75614                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      1137851                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1137851                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      1137853                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1137853                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.503656                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.503656                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.432288                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.432288                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.109091                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.109091                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.498913                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.498913                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.498912                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.498912                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 11180.969441                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11180.969441                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 11375.683942                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 11375.683942                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        29500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        29500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         4500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4500                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 11192.180919                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11192.180919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 11192.180919                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11192.180919                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        19211                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2032                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     5.666667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets     9.454232                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        44984                       # number of writebacks
system.cpu0.dcache.writebacks::total            44984                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       269904                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       269904                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        26361                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        26361                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       296265                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       296265                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       296265                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       296265                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       265098                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       265098                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         6326                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6326                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       271424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       271424                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       271424                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       271424                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   2361637381                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2361637381                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     92390148                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     92390148                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       167000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       167000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   2454027529                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2454027529                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   2454027529                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2454027529                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.249566                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.249566                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.083662                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.083662                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.109091                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.109091                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.238541                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.238541                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.238540                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.238540                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data  8908.544693                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  8908.544693                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 14604.828960                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14604.828960                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 27833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         3000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data  9041.306329                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  9041.306329                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data  9041.306329                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  9041.306329                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              259                       # number of replacements
system.cpu0.icache.tags.tagsinuse          352.322237                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1193802                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              640                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1865.315625                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   352.322237                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.688129                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.688129                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          2389806                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         2389806                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      1193802                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1193802                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      1193802                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1193802                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      1193802                       # number of overall hits
system.cpu0.icache.overall_hits::total        1193802                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          781                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          781                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          781                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           781                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          781                       # number of overall misses
system.cpu0.icache.overall_misses::total          781                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     45808202                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     45808202                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     45808202                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     45808202                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     45808202                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     45808202                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      1194583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1194583                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      1194583                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1194583                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      1194583                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1194583                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000654                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000654                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000654                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000654                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000654                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000654                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 58653.267606                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58653.267606                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 58653.267606                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58653.267606                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 58653.267606                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58653.267606                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        16066                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              183                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    87.792350                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          139                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          139                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          139                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          642                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          642                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          642                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          642                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     38827024                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38827024                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     38827024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38827024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     38827024                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38827024                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000537                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000537                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000537                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000537                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000537                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000537                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 60478.230530                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60478.230530                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 60478.230530                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60478.230530                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 60478.230530                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60478.230530                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                 273265                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           272906                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2234                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              271217                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                 271122                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.964973                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    128                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         3086800                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2586                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       4064852                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     273265                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches            271250                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      3078153                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   4503                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          130                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  1086317                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   29                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           3083153                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.319562                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.270971                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 1152780     37.39%     37.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  794563     25.77%     63.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  133582      4.33%     67.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1002228     32.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             3083153                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.088527                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.316850                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  419828                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1313057                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   725656                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               622388                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2224                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 139                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               3994977                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 7312                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  2224                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  766342                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 520815                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles           913                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   954173                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               838686                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               3984867                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                 3210                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents               598548                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   192                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands            5302762                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             19659434                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         6628244                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              5289737                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   13021                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                23                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            23                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1421565                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             1063146                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               6735                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              135                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              64                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   3981105                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 54                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  3979949                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              580                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           8438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        26765                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      3083153                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.290870                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.001744                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             689013     22.35%     22.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            1303170     42.27%     64.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             640746     20.78%     85.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             406128     13.17%     98.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              43577      1.41%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                519      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        3083153                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  78662     13.82%     13.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  6070      1.07%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                483637     84.98%     99.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  735      0.13%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              2124164     53.37%     53.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              786435     19.76%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             1062714     26.70%     99.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               6636      0.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               3979949                       # Type of FU issued
system.cpu1.iq.rate                          1.289345                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     569104                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.142993                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          11612733                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          3989599                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      3975301                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               4549053                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         4388                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          174                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          145                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2224                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    615                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   51                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            3981162                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              1063146                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                6735                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                23                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                    12                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          2080                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          132                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                2212                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              3976874                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              1060412                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             3073                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                     1067023                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  267493                       # Number of branches executed
system.cpu1.iew.exec_stores                      6611                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.288348                       # Inst execution rate
system.cpu1.iew.wb_sent                       3975329                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      3975301                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  2734553                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  3646915                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.287839                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.749826                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           6731                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2207                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      3080865                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.289482                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.789579                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      1408385     45.71%     45.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       725410     23.55%     69.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       418832     13.59%     82.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       243490      7.90%     90.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         1616      0.05%     90.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       189264      6.14%     96.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          306      0.01%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        23939      0.78%     97.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        69623      2.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      3080865                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             3970145                       # Number of instructions committed
system.cpu1.commit.committedOps               3972721                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       1065319                       # Number of memory references committed
system.cpu1.commit.loads                      1058758                       # Number of loads committed
system.cpu1.commit.membars                         25                       # Number of memory barriers committed
system.cpu1.commit.branches                    267435                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  3705379                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  59                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2120967     53.39%     53.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         786435     19.80%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1058758     26.65%     99.83% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          6561      0.17%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          3972721                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                69623                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     6990499                       # The number of ROB reads
system.cpu1.rob.rob_writes                    7961206                       # The number of ROB writes
system.cpu1.timesIdled                             29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      235641                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    3970145                       # Number of Instructions Simulated
system.cpu1.committedOps                      3972721                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.777503                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.777503                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.286169                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.286169                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 6615246                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3694827                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 15107235                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 1597669                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                1084451                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    38                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           265791                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          923.395618                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             527888                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           266813                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.978494                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        210057503                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   923.395618                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.901754                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.901754                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2400400                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2400400                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       525447                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         525447                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         2435                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2435                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data       527882                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          527882                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       527883                       # number of overall hits
system.cpu1.dcache.overall_hits::total         527883                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       534776                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       534776                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         4115                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4115                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            8                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       538891                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        538891                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       538892                       # number of overall misses
system.cpu1.dcache.overall_misses::total       538892                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   5971614459                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5971614459                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    102738476                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    102738476                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        43996                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        43996                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        15000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   6074352935                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   6074352935                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   6074352935                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   6074352935                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      1060223                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1060223                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         6550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         6550                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      1066773                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1066773                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      1066775                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1066775                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.504400                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.504400                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.628244                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.628244                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.505160                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.505160                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.505160                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.505160                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 11166.571535                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11166.571535                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 24966.822843                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 24966.822843                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  5499.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  5499.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         3000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 11271.950979                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11271.950979                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 11271.930062                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11271.930062                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          550                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          550                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        38794                       # number of writebacks
system.cpu1.dcache.writebacks::total            38794                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       270014                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       270014                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         2060                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2060                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       272074                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       272074                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       272074                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       272074                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       264762                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       264762                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         2055                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       266817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       266817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       266818                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       266818                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   2353756562                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2353756562                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     47562387                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     47562387                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         7500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        30004                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        30004                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        13500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2401318949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2401318949                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2401326449                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2401326449                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.249723                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.249723                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.313740                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.313740                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.250116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.250116                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.250116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.250116                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  8890.084536                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8890.084536                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 23144.713869                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23144.713869                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         7500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         7500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  3750.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3750.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         1875                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  8999.872381                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  8999.872381                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  8999.866759                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  8999.866759                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           39.931227                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1086258                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         20889.576923                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    39.931227                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.077991                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.077991                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2172686                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2172686                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      1086258                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1086258                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      1086258                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1086258                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      1086258                       # number of overall hits
system.cpu1.icache.overall_hits::total        1086258                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           59                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           59                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           59                       # number of overall misses
system.cpu1.icache.overall_misses::total           59                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3772931                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3772931                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3772931                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3772931                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3772931                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3772931                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      1086317                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1086317                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      1086317                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1086317                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      1086317                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1086317                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000054                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000054                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 63947.983051                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63947.983051                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 63947.983051                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63947.983051                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 63947.983051                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63947.983051                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1388                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               18                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    77.111111                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3297803                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3297803                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3297803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3297803                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3297803                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3297803                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 63419.288462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 63419.288462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 63419.288462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 63419.288462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 63419.288462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 63419.288462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                 273130                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           272759                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             2240                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              271121                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                 271018                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.962010                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    137                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                         3086330                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2690                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       4064382                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     273130                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches            271155                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      3078224                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   4519                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          226                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                  1086207                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   28                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           3083435                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.319313                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.270521                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 1152683     37.38%     37.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  794388     25.76%     63.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                  135465      4.39%     67.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1000899     32.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             3083435                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.088497                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.316898                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  421813                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              1311592                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   722010                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               625789                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  2231                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 138                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               3994334                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 7266                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  2231                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  771620                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 513137                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1360                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   951614                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               843473                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               3984348                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                 3279                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents               599401                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                   183                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands            5301879                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups             19656869                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         6627491                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps              5288924                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   12949                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                33                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            33                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  1431584                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             1063000                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               6726                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              137                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              65                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   3980457                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 72                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  3979217                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              599                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           8220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        26023                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved            14                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      3083435                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.290514                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.000327                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             687267     22.29%     22.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1307228     42.40%     64.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             637904     20.69%     85.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             408467     13.25%     98.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              42065      1.36%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                504      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        3083435                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  76519     13.49%     13.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                  5382      0.95%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     14.44% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                484544     85.44%     99.88% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  697      0.12%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2123711     53.37%     53.37% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              786435     19.76%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1062434     26.70%     99.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               6637      0.17%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               3979217                       # Type of FU issued
system.cpu2.iq.rate                          1.289304                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     567142                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.142526                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads          11609608                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          3988752                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      3974833                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               4546359                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              17                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         4291                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          151                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           27                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  2231                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    627                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                   57                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            3980532                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              1063000                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                6726                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                33                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                    20                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          2080                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                2216                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              3976247                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              1060198                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             2968                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                     1066816                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  267372                       # Number of branches executed
system.cpu2.iew.exec_stores                      6618                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.288341                       # Inst execution rate
system.cpu2.iew.wb_sent                       3974856                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      3974833                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  2732852                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  3644245                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.287883                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.749909                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           6579                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             58                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             2212                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      3081148                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.289230                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.782603                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      1404260     45.58%     45.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       725579     23.55%     69.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       423137     13.73%     82.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       245326      7.96%     90.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         1654      0.05%     90.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       189643      6.15%     97.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          270      0.01%     97.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22205      0.72%     97.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        69074      2.24%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      3081148                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             3969729                       # Number of instructions committed
system.cpu2.commit.committedOps               3972309                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       1065284                       # Number of memory references committed
system.cpu2.commit.loads                      1058709                       # Number of loads committed
system.cpu2.commit.membars                         25                       # Number of memory barriers committed
system.cpu2.commit.branches                    267325                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  3705077                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                  59                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2120590     53.38%     53.38% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         786435     19.80%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1058709     26.65%     99.83% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          6575      0.17%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          3972309                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                69074                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     6990754                       # The number of ROB reads
system.cpu2.rob.rob_writes                    7960081                       # The number of ROB writes
system.cpu2.timesIdled                             29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      236111                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    3969729                       # Number of Instructions Simulated
system.cpu2.committedOps                      3972309                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.777466                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.777466                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.286230                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.286230                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 6614404                       # number of integer regfile reads
system.cpu2.int_regfile_writes                3694646                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 15105198                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 1596957                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                1084423                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    75                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           265792                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          923.418796                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             527820                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           266816                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.978217                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        210057500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   923.418796                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.901776                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.901776                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          882                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2400239                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2400239                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       525364                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         525364                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         2439                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          2439                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       527803                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          527803                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       527804                       # number of overall hits
system.cpu2.dcache.overall_hits::total         527804                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       534755                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       534755                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         4116                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4116                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data           14                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       538871                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        538871                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       538872                       # number of overall misses
system.cpu2.dcache.overall_misses::total       538872                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   5977391611                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5977391611                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    103511746                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    103511746                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        66992                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        66992                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        29501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        29501                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        58000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        58000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   6080903357                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6080903357                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   6080903357                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6080903357                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      1060119                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1060119                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         6555                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         6555                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      1066674                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1066674                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      1066676                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1066676                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.504429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.504429                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.627918                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.627918                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.823529                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.823529                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.875000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.875000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.505188                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.505188                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.505188                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.505188                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 11177.813412                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 11177.813412                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 25148.626336                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 25148.626336                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  4785.142857                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  4785.142857                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  4214.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4214.428571                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 11284.525159                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 11284.525159                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 11284.504218                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 11284.504218                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          453                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          453                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        32129                       # number of writebacks
system.cpu2.dcache.writebacks::total            32129                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       269992                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       269992                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         2060                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2060                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       272052                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       272052                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       272052                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       272052                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       264763                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       264763                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         2056                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2056                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data           14                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       266819                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       266819                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       266820                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       266820                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   2344593064                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2344593064                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     47969127                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     47969127                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data         4500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total         4500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        44008                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        44008                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        26499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        26499                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        50500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        50500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   2392562191                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2392562191                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   2392566691                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2392566691                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.249748                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.249748                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.313654                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.313654                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.823529                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.823529                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.875000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.250141                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.250141                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.250142                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.250142                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  8855.440768                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  8855.440768                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 23331.287451                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23331.287451                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         4500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         4500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  3143.428571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3143.428571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  3785.571429                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3785.571429                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data  8966.985826                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  8966.985826                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data  8966.969084                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  8966.969084                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           39.931236                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            1086146                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         20887.423077                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    39.931236                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.077991                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.077991                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2172466                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2172466                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      1086146                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1086146                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      1086146                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1086146                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      1086146                       # number of overall hits
system.cpu2.icache.overall_hits::total        1086146                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           61                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           61                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           61                       # number of overall misses
system.cpu2.icache.overall_misses::total           61                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      3418929                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3418929                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      3418929                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3418929                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      3418929                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3418929                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      1086207                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1086207                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      1086207                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1086207                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      1086207                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1086207                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000056                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000056                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 56048.016393                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56048.016393                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 56048.016393                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56048.016393                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 56048.016393                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56048.016393                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1033                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    51.650000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           52                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           52                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2804561                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2804561                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2804561                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2804561                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2804561                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2804561                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 53933.865385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53933.865385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 53933.865385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53933.865385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 53933.865385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53933.865385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                 273164                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           272795                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             2235                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              271158                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                 271062                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.964596                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    128                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                         3085652                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2475                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       4064324                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     273164                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches            271190                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      3078069                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   4505                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          368                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                  1086185                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   27                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           3083195                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.319374                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.270586                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 1152297     37.37%     37.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  795247     25.79%     63.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                  134313      4.36%     67.52% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1001338     32.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             3083195                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.088527                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.317169                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  421123                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              1311887                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   723480                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               624480                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  2225                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 140                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               3994526                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 7404                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  2225                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  769219                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 516810                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1179                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   952102                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               841660                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               3984424                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                 3350                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents               598031                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                   217                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.SQFullEvents                    93                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands            5302074                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups             19657266                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         6627638                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps              5289128                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   12934                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                24                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            24                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  1427911                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads             1063002                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               6750                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              135                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              64                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   3980623                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 55                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  3979317                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              587                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           8276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        26279                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      3083195                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.290647                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.001361                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0             688553     22.33%     22.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1305115     42.33%     64.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             638121     20.70%     85.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             408184     13.24%     98.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              42702      1.38%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                520      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        3083195                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  78240     13.80%     13.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                  5546      0.98%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     14.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                482364     85.09%     99.87% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  726      0.13%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2123820     53.37%     53.37% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              786435     19.76%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.13% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1062425     26.70%     99.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               6637      0.17%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               3979317                       # Type of FU issued
system.cpu3.iq.rate                          1.289620                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     566876                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.142456                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads          11609290                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          3988955                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      3974945                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               4546193                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         4284                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          188                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  2225                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    629                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                   63                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            3980681                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts              1063002                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                6750                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          2080                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          131                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                2211                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              3976365                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts              1060213                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             2950                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                     1066824                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  267415                       # Number of branches executed
system.cpu3.iew.exec_stores                      6611                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.288663                       # Inst execution rate
system.cpu3.iew.wb_sent                       3974973                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      3974945                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  2732459                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  3643737                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.288203                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.749906                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           6611                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             2208                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      3080914                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.289358                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.785541                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      1405913     45.63%     45.63% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       725372     23.54%     69.18% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       421433     13.68%     82.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       244667      7.94%     90.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         1625      0.05%     90.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       189385      6.15%     97.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          271      0.01%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        22872      0.74%     97.75% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        69376      2.25%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      3080914                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             3969826                       # Number of instructions committed
system.cpu3.commit.committedOps               3972402                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                       1065280                       # Number of memory references committed
system.cpu3.commit.loads                      1058718                       # Number of loads committed
system.cpu3.commit.membars                         25                       # Number of memory barriers committed
system.cpu3.commit.branches                    267355                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  3705140                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                  59                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         2120687     53.39%     53.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         786435     19.80%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1058718     26.65%     99.83% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          6562      0.17%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          3972402                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                69376                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     6990356                       # The number of ROB reads
system.cpu3.rob.rob_writes                    7960325                       # The number of ROB writes
system.cpu3.timesIdled                             20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           2457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      236789                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    3969826                       # Number of Instructions Simulated
system.cpu3.committedOps                      3972402                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.777276                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.777276                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.286544                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.286544                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 6614548                       # number of integer regfile reads
system.cpu3.int_regfile_writes                3694684                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 15105576                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 1597162                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                1084407                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    43                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements           265791                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          923.361890                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             527834                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           266813                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.978292                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        210057504                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   923.361890                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.901721                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.901721                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2400281                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2400281                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       525395                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         525395                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         2433                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2433                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data       527828                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          527828                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       527829                       # number of overall hits
system.cpu3.dcache.overall_hits::total         527829                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       534767                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       534767                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         4117                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         4117                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            8                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            4                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       538884                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        538884                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       538885                       # number of overall misses
system.cpu3.dcache.overall_misses::total       538885                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   5976099884                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5976099884                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    103793490                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    103793490                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        55997                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        55997                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        17000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        17000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   6079893374                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6079893374                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   6079893374                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6079893374                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data      1060162                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1060162                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         6550                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         6550                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data      1066712                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1066712                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data      1066714                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1066714                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.504420                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.504420                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.628550                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.628550                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.888889                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.505182                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.505182                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.505182                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.505182                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 11175.147090                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 11175.147090                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 25210.952150                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 25210.952150                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  6999.625000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  6999.625000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data         4250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total         4250                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 11282.378720                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 11282.378720                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 11282.357783                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 11282.357783                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          645                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          645                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        33645                       # number of writebacks
system.cpu3.dcache.writebacks::total            33645                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       270004                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       270004                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         2062                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       272066                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       272066                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       272066                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       272066                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       264763                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       264763                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         2055                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            8                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       266818                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       266818                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       266819                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       266819                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data   2346515209                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   2346515209                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     47864130                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     47864130                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        43003                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        43003                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        12500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   2394379339                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   2394379339                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   2394381839                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   2394381839                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.249738                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.249738                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.313740                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.313740                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.250131                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.250131                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.250132                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.250132                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  8862.700638                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  8862.700638                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 23291.547445                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23291.547445                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  5375.375000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5375.375000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         3125                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         3125                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data  8973.829873                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  8973.829873                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data  8973.805610                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  8973.805610                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           39.926752                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1086128                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         21296.627451                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    39.926752                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.077982                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.077982                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2172421                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2172421                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst      1086128                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1086128                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst      1086128                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1086128                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst      1086128                       # number of overall hits
system.cpu3.icache.overall_hits::total        1086128                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           57                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           57                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           57                       # number of overall misses
system.cpu3.icache.overall_misses::total           57                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      2490196                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2490196                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      2490196                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2490196                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      2490196                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2490196                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst      1086185                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1086185                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst      1086185                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1086185                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst      1086185                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1086185                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000052                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000052                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 43687.649123                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 43687.649123                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 43687.649123                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 43687.649123                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 43687.649123                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 43687.649123                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          713                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    54.846154                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           51                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           51                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           51                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      2163801                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2163801                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      2163801                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2163801                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      2163801                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2163801                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000047                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000047                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000047                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000047                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 42427.470588                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 42427.470588                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 42427.470588                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 42427.470588                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 42427.470588                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 42427.470588                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                 273351                       # Number of BP lookups
system.cpu4.branchPred.condPredicted           272989                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect             2235                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups              271246                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                 271146                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            99.963133                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    129                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                         3085194                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              2420                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                       4065174                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                     273351                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches            271275                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                      3078482                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                   4503                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          359                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                  1086393                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   25                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples           3083542                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.319504                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.270636                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                 1152792     37.39%     37.39% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                  793961     25.75%     63.13% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                  135583      4.40%     67.53% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                 1001206     32.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total             3083542                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.088601                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.317640                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                  419776                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles              1313122                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                   725772                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles               622648                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                  2224                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 137                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts               3995381                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 7444                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                  2224                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                  766119                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                 522308                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1168                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                   954755                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles               836968                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts               3985196                       # Number of instructions processed by rename
system.cpu4.rename.SquashedInsts                 3261                       # Number of squashed instructions processed by rename
system.cpu4.rename.ROBFullEvents               596817                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                   209                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.SQFullEvents                    93                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands            5303457                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups             19661009                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups         6628679                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps              5290452                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                   12994                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                24                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            24                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                  1420195                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads             1063156                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               6733                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              135                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores              64                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                   3981428                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 56                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                  3980169                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              585                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           8376                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        26605                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples      3083542                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.290778                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.000609                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0             687794     22.31%     22.31% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1            1305026     42.32%     64.63% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2             640747     20.78%     85.41% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3             406730     13.19%     98.60% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4              42766      1.39%     99.98% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                479      0.02%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total        3083542                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                  78188     13.72%     13.72% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                  6079      1.07%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     14.78% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                484971     85.09%     99.87% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                  730      0.13%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu              2124478     53.38%     53.38% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult              786435     19.76%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.14% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead             1062621     26.70%     99.83% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite               6635      0.17%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total               3980169                       # Type of FU issued
system.cpu4.iq.rate                          1.290087                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                     569968                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.143202                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads          11614430                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes          3989860                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses      3975656                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses               4550137                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              18                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         4350                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          171                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           54                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                  2224                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    646                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                   57                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts            3981487                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts              1063156                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                6733                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                24                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                    15                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect          2080                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect          133                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                2213                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts              3977125                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts              1060343                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts             3041                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                     1066956                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                  267591                       # Number of branches executed
system.cpu4.iew.exec_stores                      6613                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.289100                       # Inst execution rate
system.cpu4.iew.wb_sent                       3975680                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                      3975656                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                  2736530                       # num instructions producing a value
system.cpu4.iew.wb_consumers                  3649355                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.288624                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.749867                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           6696                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             49                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts             2208                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples      3081262                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.289442                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     1.789636                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0      1408678     45.72%     45.72% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1       725396     23.54%     69.26% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2       418904     13.60%     82.85% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3       243514      7.90%     90.76% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4         1660      0.05%     90.81% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5       189214      6.14%     96.95% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6          295      0.01%     96.96% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7        23926      0.78%     97.74% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        69675      2.26%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total      3081262                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts             3970532                       # Number of instructions committed
system.cpu4.commit.committedOps               3973108                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                       1065368                       # Number of memory references committed
system.cpu4.commit.loads                      1058806                       # Number of loads committed
system.cpu4.commit.membars                         25                       # Number of memory barriers committed
system.cpu4.commit.branches                    267531                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                  3705670                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                  59                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu         2121305     53.39%     53.39% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult         786435     19.79%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.19% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead        1058806     26.65%     99.83% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite          6562      0.17%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total          3973108                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                69675                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                     6991196                       # The number of ROB reads
system.cpu4.rob.rob_writes                    7961900                       # The number of ROB writes
system.cpu4.timesIdled                             20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      237247                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                    3970532                       # Number of Instructions Simulated
system.cpu4.committedOps                      3973108                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.777023                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.777023                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.286963                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.286963                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                 6615599                       # number of integer regfile reads
system.cpu4.int_regfile_writes                3694940                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                 15108087                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                 1598242                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                1084495                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    43                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements           265793                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          923.311102                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             527950                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           266815                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             1.978712                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle        210057501                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   923.311102                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.901671                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.901671                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          2400454                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         2400454                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       525511                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         525511                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data         2433                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total          2433                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            1                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::cpu4.data       527944                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          527944                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       527945                       # number of overall hits
system.cpu4.dcache.overall_hits::total         527945                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data       534736                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       534736                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         4117                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         4117                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            1                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            9                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data       538853                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        538853                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data       538854                       # number of overall misses
system.cpu4.dcache.overall_misses::total       538854                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data   5971302982                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   5971302982                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data    102806718                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    102806718                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        47495                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        47495                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::cpu4.data        17000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total        17000                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data   6074109700                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   6074109700                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data   6074109700                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   6074109700                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data      1060247                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1060247                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data         6550                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total         6550                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data      1066797                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1066797                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data      1066799                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1066799                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.504350                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.504350                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.628550                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.628550                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.505113                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.505113                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.505113                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.505113                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 11166.824343                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 11166.824343                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 24971.269857                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 24971.269857                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data  5277.222222                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  5277.222222                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data         3000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total         3000                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 11272.294485                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 11272.294485                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 11272.273566                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 11272.273566                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          363                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          363                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        37778                       # number of writebacks
system.cpu4.dcache.writebacks::total            37778                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data       269971                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       269971                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data         2062                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data       272033                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       272033                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data       272033                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       272033                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data       264765                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total       264765                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data         2055                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            9                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data       266820                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total       266820                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data       266821                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total       266821                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data   2353218896                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   2353218896                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     47649641                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     47649641                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        32005                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        32005                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::cpu4.data        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data   2400868537                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   2400868537                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data   2400871037                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   2400871037                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.249720                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.249720                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.313740                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.313740                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.250113                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.250113                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.250114                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.250114                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data  8887.953075                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total  8887.953075                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 23187.173236                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 23187.173236                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  3556.111111                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3556.111111                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data         1875                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total         1875                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data  8998.083116                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  8998.083116                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data  8998.058762                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  8998.058762                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           40.852967                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs            1086337                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         20891.096154                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    40.852967                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.079791                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.079791                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          2172838                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         2172838                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst      1086337                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1086337                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst      1086337                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1086337                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst      1086337                       # number of overall hits
system.cpu4.icache.overall_hits::total        1086337                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           56                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           56                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           56                       # number of overall misses
system.cpu4.icache.overall_misses::total           56                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      2313215                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      2313215                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      2313215                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      2313215                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      2313215                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      2313215                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst      1086393                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1086393                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst      1086393                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1086393                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst      1086393                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1086393                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000052                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000052                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 41307.410714                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 41307.410714                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 41307.410714                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 41307.410714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 41307.410714                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 41307.410714                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs          701                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    50.071429                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           52                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           52                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      2042532                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2042532                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      2042532                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2042532                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      2042532                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2042532                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 39279.461538                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 39279.461538                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 39279.461538                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 39279.461538                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 39279.461538                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 39279.461538                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                 273087                       # Number of BP lookups
system.cpu5.branchPred.condPredicted           272709                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect             2240                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups              271100                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                 270993                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            99.960531                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    132                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                         3084744                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              2444                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                       4064301                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                     273087                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches            271125                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                      3078345                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                   4513                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles          360                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                  1086164                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   25                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples           3083418                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.319296                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.270695                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                 1152944     37.39%     37.39% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                  794324     25.76%     63.15% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                  134833      4.37%     67.53% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                 1001317     32.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total             3083418                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.088528                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.317549                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                  418710                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles              1314789                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                   726927                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles               620763                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                  2229                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 140                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts               3994398                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 7366                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                  2229                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                  763264                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                 526755                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1266                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                   954976                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles               834928                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts               3984202                       # Number of instructions processed by rename
system.cpu5.rename.SquashedInsts                 3256                       # Number of squashed instructions processed by rename
system.cpu5.rename.ROBFullEvents               595919                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                   199                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.SQFullEvents                   335                       # Number of times rename has blocked due to SQ full
system.cpu5.rename.RenamedOperands            5301488                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups             19656194                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups         6627331                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps              5288249                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                   13239                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                27                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            27                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                  1415650                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads             1063113                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores               6739                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              125                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores              53                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                   3980468                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 61                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                  3979062                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              610                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           8648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        27498                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            11                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples      3083418                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.290471                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.001503                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0             689397     22.36%     22.36% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1            1302801     42.25%     64.61% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2             642298     20.83%     85.44% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3             404511     13.12%     98.56% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4              43923      1.42%     99.98% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                488      0.02%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total        3083418                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                  79511     13.97%     13.97% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                  6520      1.15%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     15.11% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                482540     84.76%     99.88% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                  700      0.12%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu              2123506     53.37%     53.37% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult              786435     19.76%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.13% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead             1062486     26.70%     99.83% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite               6635      0.17%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total               3979062                       # Type of FU issued
system.cpu5.iq.rate                          1.289916                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                     569271                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.143067                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads          11611423                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes          3989180                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses      3974538                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses               4548333                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         4480                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          196                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                  2229                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    627                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                   59                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts            3980532                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts              1063113                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                6739                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                27                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                    18                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect          2079                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                2217                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts              3975981                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts              1060163                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts             3081                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                     1066770                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                  267303                       # Number of branches executed
system.cpu5.iew.exec_stores                      6607                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.288918                       # Inst execution rate
system.cpu5.iew.wb_sent                       3974565                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                      3974538                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                  2735732                       # num instructions producing a value
system.cpu5.iew.wb_consumers                  3647966                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.288450                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.749934                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           6932                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts             2213                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples      3081116                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.289105                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     1.794695                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0      1412552     45.85%     45.85% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1       725133     23.53%     69.38% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2       415310     13.48%     82.86% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3       241888      7.85%     90.71% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4         1618      0.05%     90.76% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5       188826      6.13%     96.89% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6          289      0.01%     96.90% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7        25872      0.84%     97.74% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8        69628      2.26%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total      3081116                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts             3969346                       # Number of instructions committed
system.cpu5.commit.committedOps               3971881                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                       1065176                       # Number of memory references committed
system.cpu5.commit.loads                      1058633                       # Number of loads committed
system.cpu5.commit.membars                         23                       # Number of memory barriers committed
system.cpu5.commit.branches                    267238                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                  3704729                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                  55                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu         2120270     53.38%     53.38% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult         786435     19.80%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead        1058633     26.65%     99.84% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite          6543      0.16%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total          3971881                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                69628                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                     6990132                       # The number of ROB reads
system.cpu5.rob.rob_writes                    7959929                       # The number of ROB writes
system.cpu5.timesIdled                             18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      237697                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                    3969346                       # Number of Instructions Simulated
system.cpu5.committedOps                      3971881                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.777142                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.777142                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.286767                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.286767                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                 6614059                       # number of integer regfile reads
system.cpu5.int_regfile_writes                3694552                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                 15104214                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                 1596508                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                1084352                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    60                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements           265792                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          923.303189                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             527817                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           266814                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             1.978221                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle        210057505                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   923.303189                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.901663                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.901663                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          2400164                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         2400164                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       525401                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         525401                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data         2410                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          2410                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            1                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::cpu5.data            4                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu5.dcache.demand_hits::cpu5.data       527811                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          527811                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       527812                       # number of overall hits
system.cpu5.dcache.overall_hits::total         527812                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data       534716                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       534716                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         4117                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         4117                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            9                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            7                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data       538833                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        538833                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data       538834                       # number of overall misses
system.cpu5.dcache.overall_misses::total       538834                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data   5965259495                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   5965259495                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data    102906262                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    102906262                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        48995                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        48995                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        33501                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        33501                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::cpu5.data        35000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total        35000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data   6068165757                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   6068165757                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data   6068165757                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   6068165757                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data      1060117                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      1060117                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data         6527                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         6527                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data      1066644                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1066644                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data      1066646                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1066646                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.504393                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.504393                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.630765                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.630765                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data     0.692308                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.692308                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.505167                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.505167                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.505167                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.505167                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 11155.939779                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 11155.939779                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 24995.448628                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 24995.448628                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data  5443.888889                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total  5443.888889                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data  4785.857143                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  4785.857143                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 11261.681740                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 11261.681740                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 11261.660840                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 11261.660840                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          292                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          292                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        41852                       # number of writebacks
system.cpu5.dcache.writebacks::total            41852                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data       269952                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       269952                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data         2062                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data       272014                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       272014                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data       272014                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       272014                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data       264764                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total       264764                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data         2055                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            9                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            7                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data       266819                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total       266819                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data       266820                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total       266820                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data   2359763159                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   2359763159                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     47662869                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     47662869                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        33505                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        33505                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        28999                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        28999                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::cpu5.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data   2407426028                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   2407426028                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data   2407428528                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   2407428528                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.249750                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.249750                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.314846                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.314846                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data     0.692308                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.250148                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.250148                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.250149                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.250149                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data  8912.703989                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  8912.703989                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 23193.610219                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 23193.610219                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  3722.777778                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3722.777778                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  4142.714286                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  4142.714286                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data  9022.693391                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  9022.693391                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data  9022.668945                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  9022.668945                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           39.927459                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            1086104                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         19747.345455                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    39.927459                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.077983                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.077983                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          2172383                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         2172383                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst      1086104                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1086104                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst      1086104                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1086104                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst      1086104                       # number of overall hits
system.cpu5.icache.overall_hits::total        1086104                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           60                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           60                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           60                       # number of overall misses
system.cpu5.icache.overall_misses::total           60                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      1516446                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      1516446                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      1516446                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      1516446                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      1516446                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      1516446                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst      1086164                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1086164                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst      1086164                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1086164                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst      1086164                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1086164                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000055                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000055                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000055                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000055                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000055                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000055                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 25274.100000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 25274.100000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 25274.100000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 25274.100000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 25274.100000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 25274.100000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs          332                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    30.181818                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           55                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1370047                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1370047                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1370047                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1370047                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1370047                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1370047                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 24909.945455                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 24909.945455                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 24909.945455                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 24909.945455                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 24909.945455                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 24909.945455                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                 272961                       # Number of BP lookups
system.cpu6.branchPred.condPredicted           272603                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect             2230                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups              271065                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                 270967                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            99.963846                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    125                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                         3084294                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              2447                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                       4063468                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                     272961                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches            271092                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                      3077535                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                   4491                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          820                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                  1085998                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   26                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples           3083060                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.319145                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.270887                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                 1153486     37.41%     37.41% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                  793502     25.74%     63.15% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                  134714      4.37%     67.52% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                 1001358     32.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total             3083060                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.088500                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.317471                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                  421751                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles              1311767                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                   721306                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles               626018                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                  2218                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 137                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts               3993493                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 7199                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                  2218                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                  773343                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                 509571                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1486                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                   950920                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles               845522                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts               3983553                       # Number of instructions processed by rename
system.cpu6.rename.SquashedInsts                 3229                       # Number of squashed instructions processed by rename
system.cpu6.rename.ROBFullEvents               601208                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                   186                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.SQFullEvents                   150                       # Number of times rename has blocked due to SQ full
system.cpu6.rename.RenamedOperands            5300359                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups             19653046                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups         6626438                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps              5287246                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                   13102                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                18                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            18                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                  1434912                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads             1062967                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores               6742                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              131                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores              58                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                   3979773                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 44                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                  3978475                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              595                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           8468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        26936                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples      3083060                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.290431                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.000034                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0             688272     22.32%     22.32% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1            1303617     42.28%     64.61% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2             641286     20.80%     85.41% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3             407790     13.23%     98.63% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4              41559      1.35%     99.98% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                536      0.02%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total        3083060                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                  75800     13.30%     13.30% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                  5086      0.89%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     14.20% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                488170     85.69%     99.88% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                  668      0.12%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu              2122990     53.36%     53.36% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult              786435     19.77%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.13% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead             1062419     26.70%     99.83% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite               6631      0.17%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total               3978475                       # Type of FU issued
system.cpu6.iq.rate                          1.289914                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                     569724                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.143202                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads          11610326                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes          3988285                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses      3973943                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses               4548199                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              17                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         4394                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          203                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           65                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                  2218                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    612                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                   60                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts            3979820                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts              1062967                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                6742                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                18                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                    19                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect          2079                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                2207                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts              3975438                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts              1060144                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts             3034                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                     1066744                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                  267167                       # Number of branches executed
system.cpu6.iew.exec_stores                      6600                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.288930                       # Inst execution rate
system.cpu6.iew.wb_sent                       3973975                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                      3973943                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                  2733141                       # num instructions producing a value
system.cpu6.iew.wb_consumers                  3645045                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.288445                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.749824                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           6731                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             42                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts             2203                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples      3080774                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.289075                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     1.781257                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0      1403388     45.55%     45.55% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1       725250     23.54%     69.09% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2       424086     13.77%     82.86% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3       245951      7.98%     90.84% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4         1648      0.05%     90.90% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5       189198      6.14%     97.04% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6          296      0.01%     97.05% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7        21940      0.71%     97.76% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8        69017      2.24%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total      3080774                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts             3968802                       # Number of instructions committed
system.cpu6.commit.committedOps               3971349                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                       1065112                       # Number of memory references committed
system.cpu6.commit.loads                      1058573                       # Number of loads committed
system.cpu6.commit.membars                         24                       # Number of memory barriers committed
system.cpu6.commit.branches                    267103                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                  3704334                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                  56                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu         2119802     53.38%     53.38% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult         786435     19.80%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead        1058573     26.66%     99.84% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite          6539      0.16%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total          3971349                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                69017                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                     6989655                       # The number of ROB reads
system.cpu6.rob.rob_writes                    7958466                       # The number of ROB writes
system.cpu6.timesIdled                             18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      238147                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                    3968802                       # Number of Instructions Simulated
system.cpu6.committedOps                      3971349                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.777135                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.777135                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.286778                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.286778                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                 6613323                       # number of integer regfile reads
system.cpu6.int_regfile_writes                3694313                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                 15102360                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                 1595698                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                1084257                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements           265792                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          923.295589                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             527703                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           266814                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             1.977794                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle        210057502                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   923.295589                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.901656                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.901656                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          2399989                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         2399989                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       525282                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         525282                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data         2415                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          2415                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            1                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::cpu6.data       527697                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          527697                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       527698                       # number of overall hits
system.cpu6.dcache.overall_hits::total         527698                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data       534760                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       534760                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         4117                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         4117                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            1                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            4                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data       538877                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        538877                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data       538878                       # number of overall misses
system.cpu6.dcache.overall_misses::total       538878                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data   5976212159                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   5976212159                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data    104030728                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    104030728                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        27500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        27500                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        28000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        28000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data   6080242887                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   6080242887                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data   6080242887                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   6080242887                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data      1060042                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1060042                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data         6532                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         6532                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data      1066574                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1066574                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data      1066576                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1066576                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.504471                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.504471                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.630282                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.630282                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.505241                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.505241                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.505241                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.505241                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 11175.503327                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 11175.503327                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 25268.576148                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 25268.576148                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data         6875                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total         6875                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data  9333.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  9333.333333                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 11283.173873                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 11283.173873                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 11283.152934                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 11283.152934                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          117                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        29647                       # number of writebacks
system.cpu6.dcache.writebacks::total            29647                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data       269996                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       269996                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data         2062                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         2062                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data       272058                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       272058                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data       272058                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       272058                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data       264764                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total       264764                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data         2055                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         2055                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            4                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data       266819                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       266819                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data       266820                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       266820                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data   2340991414                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   2340991414                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     48181886                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     48181886                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        21500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        21500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        23500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        23500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data   2389173300                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   2389173300                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data   2389175800                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   2389175800                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.249767                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.249767                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.314605                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.314605                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.250165                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.250165                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.250165                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.250165                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  8841.804075                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  8841.804075                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 23446.173236                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 23446.173236                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data         5375                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5375                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data  7833.333333                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  7833.333333                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data  8954.284740                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  8954.284740                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data  8954.260550                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  8954.260550                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           39.919972                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            1085939                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         20109.981481                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    39.919972                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.077969                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.077969                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          2172050                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         2172050                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst      1085939                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1085939                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst      1085939                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1085939                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst      1085939                       # number of overall hits
system.cpu6.icache.overall_hits::total        1085939                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           59                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           59                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           59                       # number of overall misses
system.cpu6.icache.overall_misses::total           59                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      1492200                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      1492200                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      1492200                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      1492200                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      1492200                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      1492200                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst      1085998                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1085998                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst      1085998                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1085998                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst      1085998                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1085998                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000054                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000054                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 25291.525424                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 25291.525424                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 25291.525424                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 25291.525424                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 25291.525424                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 25291.525424                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs          332                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    30.181818                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           54                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           54                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1353045                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1353045                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1353045                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1353045                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1353045                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1353045                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000050                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000050                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 25056.388889                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 25056.388889                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 25056.388889                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 25056.388889                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 25056.388889                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 25056.388889                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                 272943                       # Number of BP lookups
system.cpu7.branchPred.condPredicted           272586                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect             2230                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups              271052                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                 270939                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            99.958311                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    126                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                         3083868                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              2397                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                       4063524                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                     272943                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches            271065                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                      3077692                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                   4497                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles          496                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles           10                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                  1085969                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   20                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples           3082846                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.319249                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.271231                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                 1153435     37.41%     37.41% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                  794333     25.77%     63.18% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                  132525      4.30%     67.48% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                 1002553     32.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total             3082846                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.088507                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.317671                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                  418700                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles              1314527                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                   727298                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles               620102                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                  2219                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 132                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts               3993593                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 7563                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                  2219                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                  763386                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                 525606                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1478                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                   954810                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles               835347                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts               3983536                       # Number of instructions processed by rename
system.cpu7.rename.SquashedInsts                 3223                       # Number of squashed instructions processed by rename
system.cpu7.rename.ROBFullEvents               596224                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.IQFullEvents                   217                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.SQFullEvents                   148                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands            5300326                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups             19652958                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups         6626473                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps              5287127                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                   13198                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                20                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            20                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                  1415147                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads             1063048                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores               6716                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              132                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores              59                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                   3979869                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 47                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                  3978520                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              596                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           8629                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        27661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples      3082846                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.290535                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.002951                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0             691094     22.42%     22.42% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1            1300350     42.18%     64.60% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2             641895     20.82%     85.42% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3             404137     13.11%     98.53% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4              44881      1.46%     99.98% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                489      0.02%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total        3082846                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                  79455     13.98%     13.98% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                  6527      1.15%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     15.13% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                481689     84.74%     99.87% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                  732      0.13%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu              2122967     53.36%     53.36% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult              786435     19.77%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.13% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead             1062508     26.71%     99.83% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite               6610      0.17%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total               3978520                       # Type of FU issued
system.cpu7.iq.rate                          1.290107                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                     568403                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.142868                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads          11608883                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes          3988548                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses      3973882                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses               4546923                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              16                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         4487                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          171                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked           85                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                  2219                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    595                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                   63                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts            3979919                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts              1063048                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                6716                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                20                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                    17                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect          2079                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect          125                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                2204                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts              3975424                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts              1060184                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts             3094                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                     1066768                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                  267139                       # Number of branches executed
system.cpu7.iew.exec_stores                      6584                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.289103                       # Inst execution rate
system.cpu7.iew.wb_sent                       3973914                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                      3973882                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                  2733006                       # num instructions producing a value
system.cpu7.iew.wb_consumers                  3644754                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.288603                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.749846                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           6867                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts             2201                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples      3080564                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.289143                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     1.795051                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0      1412553     45.85%     45.85% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1       724674     23.52%     69.38% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2       415274     13.48%     82.86% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3       241894      7.85%     90.71% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4         1629      0.05%     90.76% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5       188763      6.13%     96.89% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6          272      0.01%     96.90% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7        25620      0.83%     97.73% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8        69885      2.27%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total      3080564                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts             3968736                       # Number of instructions committed
system.cpu7.commit.committedOps               3971287                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                       1065106                       # Number of memory references committed
system.cpu7.commit.loads                      1058561                       # Number of loads committed
system.cpu7.commit.membars                         24                       # Number of memory barriers committed
system.cpu7.commit.branches                    267083                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                  3704292                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  56                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu         2119746     53.38%     53.38% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult         786435     19.80%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.18% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead        1058561     26.66%     99.84% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite          6545      0.16%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total          3971287                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                69885                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                     6988638                       # The number of ROB reads
system.cpu7.rob.rob_writes                    7958619                       # The number of ROB writes
system.cpu7.timesIdled                             14                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           1022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      238573                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                    3968736                       # Number of Instructions Simulated
system.cpu7.committedOps                      3971287                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.777040                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.777040                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.286934                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.286934                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                 6613314                       # number of integer regfile reads
system.cpu7.int_regfile_writes                3694316                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                 15102297                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                 1595581                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                1098575                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements           265793                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          923.324478                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             527743                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           266815                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             1.977936                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle        210057506                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   923.324478                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.901684                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.901684                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          885                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          2400039                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         2400039                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       525316                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         525316                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data         2420                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          2420                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            1                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::cpu7.data       527736                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          527736                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       527737                       # number of overall hits
system.cpu7.dcache.overall_hits::total         527737                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data       534746                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       534746                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         4117                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         4117                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            1                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            5                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data       538863                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        538863                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data       538864                       # number of overall misses
system.cpu7.dcache.overall_misses::total       538864                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data   5963046399                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   5963046399                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data    102476270                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    102476270                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        26000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        12500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data   6065522669                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   6065522669                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data   6065522669                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   6065522669                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data      1060062                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1060062                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data         6537                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         6537                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data      1066599                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1066599                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data      1066601                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1066601                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.504448                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.504448                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.629800                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.629800                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.505216                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.505216                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.505216                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.505216                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 11151.175322                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 11151.175322                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 24891.005587                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 24891.005587                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data         5200                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total         5200                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data  4166.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 11256.149836                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 11256.149836                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 11256.128947                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 11256.128947                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        43596                       # number of writebacks
system.cpu7.dcache.writebacks::total            43596                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data       269985                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       269985                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data         2061                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         2061                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data       272046                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       272046                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data       272046                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       272046                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data       264761                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total       264761                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data         2056                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         2056                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            5                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data       266817                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total       266817                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data       266818                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total       266818                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data   2360015468                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   2360015468                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     47453865                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     47453865                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total         2500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data   2407469333                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   2407469333                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data   2407471833                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   2407471833                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.249760                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.249760                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.314517                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.314517                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.250157                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.250157                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.250157                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.250157                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data  8913.757948                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  8913.757948                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 23080.673638                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 23080.673638                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total         2500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data         3700                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3700                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data  9022.923326                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  9022.923326                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data  9022.898879                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  9022.898879                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           39.918856                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            1085912                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         20109.481481                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    39.918856                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.077967                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.077967                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          2171992                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         2171992                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst      1085912                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1085912                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst      1085912                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1085912                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst      1085912                       # number of overall hits
system.cpu7.icache.overall_hits::total        1085912                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           57                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           57                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           57                       # number of overall misses
system.cpu7.icache.overall_misses::total           57                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1271963                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1271963                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1271963                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1271963                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1271963                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1271963                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst      1085969                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1085969                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst      1085969                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1085969                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst      1085969                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1085969                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000052                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000052                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 22315.140351                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 22315.140351                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 22315.140351                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 22315.140351                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 22315.140351                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 22315.140351                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs          232                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    21.090909                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           54                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           54                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           54                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1171281                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1171281                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1171281                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1171281                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1171281                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1171281                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000050                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000050                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 21690.388889                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 21690.388889                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 21690.388889                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 21690.388889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 21690.388889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 21690.388889                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued            96009                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              141941                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                21503                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               4692                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                572395                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5497.136770                       # Cycle average of tags in use
system.l2.tags.total_refs                      582940                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6907                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     84.398436                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4859.851233                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       465.248905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        94.986676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        10.218290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         0.241305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         4.643943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.928282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         2.785316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.828605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         4.639503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data         1.362191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu5.data         0.715733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.001820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         3.712436                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data         0.581482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    46.391049                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.148311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu5.data        0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.167759                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            54                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6853                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1203                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5465                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001648                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.209137                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4887168                       # Number of tag accesses
system.l2.tags.data_accesses                  4887168                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                 119                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data               38988                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  19                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               36939                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  23                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               30234                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  30                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data               31706                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data               35867                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data               39961                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  40                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data               27735                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  42                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data               41750                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  283526                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           302425                       # number of Writeback hits
system.l2.Writeback_hits::total                302425                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu6.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              5916                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu4.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu5.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu6.data              1792                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu7.data              1791                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18459                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                  119                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                44904                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                38731                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   23                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                32026                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   30                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                33498                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                37659                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                41753                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                29527                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   42                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                43541                       # number of demand (read+write) hits
system.l2.demand_hits::total                   301985                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                 119                       # number of overall hits
system.l2.overall_hits::cpu0.data               44904                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  19                       # number of overall hits
system.l2.overall_hits::cpu1.data               38731                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  23                       # number of overall hits
system.l2.overall_hits::cpu2.data               32026                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  30                       # number of overall hits
system.l2.overall_hits::cpu3.data               33498                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  32                       # number of overall hits
system.l2.overall_hits::cpu4.data               37659                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  41                       # number of overall hits
system.l2.overall_hits::cpu5.data               41753                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  40                       # number of overall hits
system.l2.overall_hits::cpu6.data               29527                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  42                       # number of overall hits
system.l2.overall_hits::cpu7.data               43541                       # number of overall hits
system.l2.overall_hits::total                  301985                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               523                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               123                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                33                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                29                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                21                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                20                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                12                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   800                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  3                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             407                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data             260                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data             261                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2228                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                523                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                530                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                262                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 29                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                261                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                262                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                264                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                261                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                 14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                260                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                 12                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                262                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3028                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               523                       # number of overall misses
system.l2.overall_misses::cpu0.data               530                       # number of overall misses
system.l2.overall_misses::cpu1.inst                33                       # number of overall misses
system.l2.overall_misses::cpu1.data               262                       # number of overall misses
system.l2.overall_misses::cpu2.inst                29                       # number of overall misses
system.l2.overall_misses::cpu2.data               261                       # number of overall misses
system.l2.overall_misses::cpu3.inst                21                       # number of overall misses
system.l2.overall_misses::cpu3.data               262                       # number of overall misses
system.l2.overall_misses::cpu4.inst                20                       # number of overall misses
system.l2.overall_misses::cpu4.data               264                       # number of overall misses
system.l2.overall_misses::cpu5.inst                14                       # number of overall misses
system.l2.overall_misses::cpu5.data               261                       # number of overall misses
system.l2.overall_misses::cpu6.inst                14                       # number of overall misses
system.l2.overall_misses::cpu6.data               260                       # number of overall misses
system.l2.overall_misses::cpu7.inst                12                       # number of overall misses
system.l2.overall_misses::cpu7.data               262                       # number of overall misses
system.l2.overall_misses::total                  3028                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     37661249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      9144750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      3064250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       151250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2545500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data        63500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1849750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       137000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1740000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data       275500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst      1004000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data        75000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst       988500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       799750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data        84000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        59583999                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        46498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data        22500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        68998                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     38318786                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     24444250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     24961500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     24845000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data     24585250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data     24610000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data     25126000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data     24628500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     211519286                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     37661249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     47463536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      3064250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     24595500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2545500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     25025000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1849750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data     24982000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1740000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data     24860750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst      1004000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data     24685000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst       988500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data     25126000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       799750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data     24712500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        271103285                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     37661249                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     47463536                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      3064250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     24595500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2545500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     25025000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1849750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data     24982000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1740000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data     24860750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst      1004000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data     24685000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst       988500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data     25126000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       799750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data     24712500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       271103285                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data           39111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           36941                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           30235                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data           31708                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data           35871                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data           39962                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data           27735                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data           41751                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              284326                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       302425                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            302425                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          6323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data          2052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20687                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              642                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            45434                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            38993                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data            32287                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data            33760                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data            37923                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data            42014                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data            29787                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data            43803                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               305013                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             642                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           45434                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           38993                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data           32287                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data           33760                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data           37923                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data           42014                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data           29787                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data           43803                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              305013                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.814642                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.003145                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.634615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000054                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.557692                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000033                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.411765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.000063                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.384615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.000112                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.254545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.000025                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.259259                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.222222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.000024                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002814                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.750000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.064368                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data     0.126706                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data     0.127193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.107700                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.814642                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.011665                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.634615                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.006719                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.557692                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.008084                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.411765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.007761                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.384615                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.006961                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.254545                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.006212                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.259259                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.008729                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.222222                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.005981                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.009927                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.814642                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.011665                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.634615                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.006719                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.557692                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.008084                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.007761                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.384615                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.006961                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.254545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.006212                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.259259                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.008729                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.222222                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.005981                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.009927                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 72010.036329                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 74347.560976                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 92856.060606                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        75625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 87775.862069                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        63500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 88083.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data        68500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst        87000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        68875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst 71714.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        75000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 70607.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst 66645.833333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data        84000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 74479.998750                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data        23249                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data        22500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 22999.333333                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 94149.351351                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 94016.346154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 96005.769231                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 95557.692308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data 94558.653846                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 94653.846154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 96638.461538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 94362.068966                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94936.842908                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 72010.036329                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 89553.841509                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 92856.060606                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 93875.954198                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 87775.862069                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 95881.226054                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 88083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 95351.145038                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst        87000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 94169.507576                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst 71714.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data 94578.544061                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 70607.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 96638.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst 66645.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data 94322.519084                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89532.128468                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 72010.036329                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 89553.841509                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 92856.060606                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 93875.954198                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 87775.862069                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 95881.226054                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 88083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 95351.145038                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst        87000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 94169.507576                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst 71714.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data 94578.544061                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 70607.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 96638.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst 66645.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data 94322.519084                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89532.128468                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets              990                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       9                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          110                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             23                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst             13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                134                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu0.data           14                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               14                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst              13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 148                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst             13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                148                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          515                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          111                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst            6                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.data            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu5.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              666                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher         4210                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           4210                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             3                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu5.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          393                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data          260                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data          261                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2214                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           515                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst             6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data           261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data           261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data           261                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data           260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data           262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2880                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data          261                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data          260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data          262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         4210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7090                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     32755499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      7475000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1092500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data        79750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst       427250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        55500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst       566250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        66500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       348000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.data       132000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu5.data        66500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst        80250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst       409250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.data        76000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43630249                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    236405153                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    236405153                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        27502                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data        14500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        42002                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data        13501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu5.data        13501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        27002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     33007251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     22296250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     22825000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     22712000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data     22450250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data     22473000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data     22987000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data     22467500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    191218251                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     32755499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     40482251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1092500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     22376000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst       427250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     22880500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst       566250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data     22778500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       348000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data     22582250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data     22539500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst        80250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data     22987000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst       409250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data     22543500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    234848500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     32755499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     40482251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1092500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     22376000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst       427250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     22880500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst       566250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data     22778500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       348000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data     22582250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data     22539500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst        80250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data     22987000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst       409250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data     22543500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    236405153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    471253653                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.802181                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.002838                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.230769                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.115385                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.078431                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.000032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.096154                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.data     0.000056                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu5.data     0.000025                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.092593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.data     0.000024                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002342                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.062154                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data     0.126706                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data     0.127193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.107024                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.802181                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.011093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.230769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.006694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.115385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.008084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.078431                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.007731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.096154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.006909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.006212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.008729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.092593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.005981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.009442                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.802181                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.011093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.230769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.006694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.115385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.008084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.078431                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.007731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.096154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.006909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.006212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.008729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.092593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.005981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.023245                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 63602.910680                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 67342.342342                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 91041.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data        79750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 71208.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        55500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst 141562.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        66500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst        69600                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.data        66000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu5.data        66500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst        80250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst        81850                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.data        76000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65510.884384                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 56153.242993                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 56153.242993                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        13751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data        14500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 14000.666667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data        13501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu5.data        13501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        13501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 83987.916031                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 85754.807692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 87788.461538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 87353.846154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data 86347.115385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 86434.615385                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 88411.538462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 86082.375479                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86367.773713                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 63602.910680                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 80321.926587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 91041.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 85731.800766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 71208.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 87664.750958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 141562.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 87273.946360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst        69600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data 86191.793893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 86358.237548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst        80250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 88411.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst        81850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 86043.893130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81544.618056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 63602.910680                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 80321.926587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 91041.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 85731.800766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 71208.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 87664.750958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 141562.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 87273.946360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst        69600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data 86191.793893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 86358.237548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst        80250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 88411.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst        81850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 86043.893130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 56153.242993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66467.369958                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4833                       # Transaction distribution
system.membus.trans_dist::ReadResp               4832                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2213                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2213                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        14129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       450880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  450880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               26                       # Total snoops (count)
system.membus.snoop_fanout::samples              7078                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7078    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7078                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9484767                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36745088                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2119521                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2119519                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           302425                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4723                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            22                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             34                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20702                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       361853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       344617                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       331259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       334237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       342535                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       350703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       326262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       354225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2747713                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        40960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      5786752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      4978368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      4122624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      4313920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      4844864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      5367424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      3803776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      5593536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               38875904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1839971                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2447424                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           15.001930                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.043887                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15               2442701     99.81%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  4723      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2447424                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1523778743                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             91.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1065966                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         500951969                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            30.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             87195                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         493164047                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            29.7                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             88438                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         499313302                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization            30.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            83699                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        497861658                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           30.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            83468                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        493642958                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization           29.7                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            88453                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        489038968                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization           29.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            86455                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        501020200                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           30.2                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            83219                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        488297167                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization           29.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
