`define next_shift_amount 0 //IN CASE OF REQUIRED SIGNALS VALUES IN THE FUTURE, SHIFT YOUR ENTIRE TIMING BY THIS FACTOR

`include "ipc.sva"
`include "globalTypes.sva"
`include "TestMasterSlave19_types.sva"
`include "TestMasterSlave19_functions.sva"

import top_level_types::*;

module TestMasterSlave19_verification(reset);

input reset;

//DESIGNER SHOULD PAY ATTENTION FOR USING THE MODEL CORRECT NAME TO REFER TO THE CLK SIGNAL USED IN IT
default clocking default_clk @(posedge TestMasterSlave19.clk); endclocking
`include "TestMasterSlave19_macros.sva"

////////////////////////////////////
//////////// Operations ////////////
////////////////////////////////////

sequence reset_sequence;
reset ##1 !reset;  	//DESIGNER REFER TO MODEL RESET SIGNAL HERE
endsequence

property reset_p;
	reset_sequence |->
	t##0 state_1() and
	t##0 data1() == 0 and
	t##0 data2() == 0 and
	t##0 data3() == 0 and
	t##0 s_out_1_sig() == 0 and
	t##0 s_out_2_sig() == 0 and
	t##0 s_out_3_sig() == 0;
endproperty
reset_a: assert property (reset_p);



property state_1_1_p(o);
 bit[31:0] s_in_1_sig_f;
 bit[31:0] s_in_2_sig_f;
 bit[31:0] s_in_3_sig_f;
	t ##0 hold(s_in_1_sig_f, s_in_1_sig()) and
	t ##0 hold(s_in_2_sig_f, s_in_2_sig()) and
	t ##0 hold(s_in_3_sig_f, s_in_3_sig()) and
	t##0 state_1() and
	t##0 s_in_1_sync() and
	t##0 s_in_2_sync() and
	t##0 s_in_3_sync()
implies
	t_end(o)##0 state_1() and
	t_end(o)##0 data1() == s_in_1_sig_f and
	t_end(o)##0 data2() == s_in_2_sig_f and
	t_end(o)##0 data3() == s_in_3_sig_f and
	t_end(o)##0 s_out_1_sig() == s_in_1_sig_f and
	t_end(o)##0 s_out_2_sig() == s_in_2_sig_f and
	t_end(o)##0 s_out_3_sig() == s_in_3_sig_f;
endproperty;
state_1_1_a: assert property (disable iff (reset) state_1_1_p(1)); //ASSIGN t_end offset here



property state_1_2_p(o);
 bit[31:0] data3_f;
 bit[31:0] s_in_1_sig_f;
 bit[31:0] s_in_2_sig_f;
	t ##0 hold(data3_f, data3()) and
	t ##0 hold(s_in_1_sig_f, s_in_1_sig()) and
	t ##0 hold(s_in_2_sig_f, s_in_2_sig()) and
	t##0 state_1() and
	t##0 s_in_1_sync() and
	t##0 s_in_2_sync() and
	t##0 !(s_in_3_sync())
implies
	t_end(o)##0 state_1() and
	t_end(o)##0 data1() == s_in_1_sig_f and
	t_end(o)##0 data2() == s_in_2_sig_f and
	t_end(o)##0 data3() == data3_f and
	t_end(o)##0 s_out_1_sig() == s_in_1_sig_f and
	t_end(o)##0 s_out_2_sig() == s_in_2_sig_f and
	t_end(o)##0 s_out_3_sig() == data3_f;
endproperty;
state_1_2_a: assert property (disable iff (reset) state_1_2_p(1)); //ASSIGN t_end offset here



property state_1_3_p(o);
 bit[31:0] data2_f;
 bit[31:0] s_in_1_sig_f;
 bit[31:0] s_in_3_sig_f;
	t ##0 hold(data2_f, data2()) and
	t ##0 hold(s_in_1_sig_f, s_in_1_sig()) and
	t ##0 hold(s_in_3_sig_f, s_in_3_sig()) and
	t##0 state_1() and
	t##0 s_in_1_sync() and
	t##0 !(s_in_2_sync()) and
	t##0 s_in_3_sync()
implies
	t_end(o)##0 state_1() and
	t_end(o)##0 data1() == s_in_1_sig_f and
	t_end(o)##0 data2() == data2_f and
	t_end(o)##0 data3() == s_in_3_sig_f and
	t_end(o)##0 s_out_1_sig() == s_in_1_sig_f and
	t_end(o)##0 s_out_2_sig() == data2_f and
	t_end(o)##0 s_out_3_sig() == s_in_3_sig_f;
endproperty;
state_1_3_a: assert property (disable iff (reset) state_1_3_p(1)); //ASSIGN t_end offset here



property state_1_4_p(o);
 bit[31:0] data2_f;
 bit[31:0] data3_f;
 bit[31:0] s_in_1_sig_f;
	t ##0 hold(data2_f, data2()) and
	t ##0 hold(data3_f, data3()) and
	t ##0 hold(s_in_1_sig_f, s_in_1_sig()) and
	t##0 state_1() and
	t##0 s_in_1_sync() and
	t##0 !(s_in_2_sync()) and
	t##0 !(s_in_3_sync())
implies
	t_end(o)##0 state_1() and
	t_end(o)##0 data1() == s_in_1_sig_f and
	t_end(o)##0 data2() == data2_f and
	t_end(o)##0 data3() == data3_f and
	t_end(o)##0 s_out_1_sig() == s_in_1_sig_f and
	t_end(o)##0 s_out_2_sig() == data2_f and
	t_end(o)##0 s_out_3_sig() == data3_f;
endproperty;
state_1_4_a: assert property (disable iff (reset) state_1_4_p(1)); //ASSIGN t_end offset here



property state_1_5_p(o);
 bit[31:0] data1_f;
 bit[31:0] s_in_2_sig_f;
 bit[31:0] s_in_3_sig_f;
	t ##0 hold(data1_f, data1()) and
	t ##0 hold(s_in_2_sig_f, s_in_2_sig()) and
	t ##0 hold(s_in_3_sig_f, s_in_3_sig()) and
	t##0 state_1() and
	t##0 !(s_in_1_sync()) and
	t##0 s_in_2_sync() and
	t##0 s_in_3_sync()
implies
	t_end(o)##0 state_1() and
	t_end(o)##0 data1() == data1_f and
	t_end(o)##0 data2() == s_in_2_sig_f and
	t_end(o)##0 data3() == s_in_3_sig_f and
	t_end(o)##0 s_out_1_sig() == data1_f and
	t_end(o)##0 s_out_2_sig() == s_in_2_sig_f and
	t_end(o)##0 s_out_3_sig() == s_in_3_sig_f;
endproperty;
state_1_5_a: assert property (disable iff (reset) state_1_5_p(1)); //ASSIGN t_end offset here



property state_1_6_p(o);
 bit[31:0] data1_f;
 bit[31:0] data3_f;
 bit[31:0] s_in_2_sig_f;
	t ##0 hold(data1_f, data1()) and
	t ##0 hold(data3_f, data3()) and
	t ##0 hold(s_in_2_sig_f, s_in_2_sig()) and
	t##0 state_1() and
	t##0 !(s_in_1_sync()) and
	t##0 s_in_2_sync() and
	t##0 !(s_in_3_sync())
implies
	t_end(o)##0 state_1() and
	t_end(o)##0 data1() == data1_f and
	t_end(o)##0 data2() == s_in_2_sig_f and
	t_end(o)##0 data3() == data3_f and
	t_end(o)##0 s_out_1_sig() == data1_f and
	t_end(o)##0 s_out_2_sig() == s_in_2_sig_f and
	t_end(o)##0 s_out_3_sig() == data3_f;
endproperty;
state_1_6_a: assert property (disable iff (reset) state_1_6_p(1)); //ASSIGN t_end offset here



property state_1_7_p(o);
 bit[31:0] data1_f;
 bit[31:0] data2_f;
 bit[31:0] s_in_3_sig_f;
	t ##0 hold(data1_f, data1()) and
	t ##0 hold(data2_f, data2()) and
	t ##0 hold(s_in_3_sig_f, s_in_3_sig()) and
	t##0 state_1() and
	t##0 !(s_in_1_sync()) and
	t##0 !(s_in_2_sync()) and
	t##0 s_in_3_sync()
implies
	t_end(o)##0 state_1() and
	t_end(o)##0 data1() == data1_f and
	t_end(o)##0 data2() == data2_f and
	t_end(o)##0 data3() == s_in_3_sig_f and
	t_end(o)##0 s_out_1_sig() == data1_f and
	t_end(o)##0 s_out_2_sig() == data2_f and
	t_end(o)##0 s_out_3_sig() == s_in_3_sig_f;
endproperty;
state_1_7_a: assert property (disable iff (reset) state_1_7_p(1)); //ASSIGN t_end offset here



property state_1_8_p(o);
 bit[31:0] data1_f;
 bit[31:0] data2_f;
 bit[31:0] data3_f;
	t ##0 hold(data1_f, data1()) and
	t ##0 hold(data2_f, data2()) and
	t ##0 hold(data3_f, data3()) and
	t##0 state_1() and
	t##0 !(s_in_1_sync()) and
	t##0 !(s_in_2_sync()) and
	t##0 !(s_in_3_sync())
implies
	t_end(o)##0 state_1() and
	t_end(o)##0 data1() == data1_f and
	t_end(o)##0 data2() == data2_f and
	t_end(o)##0 data3() == data3_f and
	t_end(o)##0 s_out_1_sig() == data1_f and
	t_end(o)##0 s_out_2_sig() == data2_f and
	t_end(o)##0 s_out_3_sig() == data3_f;
endproperty;
state_1_8_a: assert property (disable iff (reset) state_1_8_p(1)); //ASSIGN t_end offset here



endmodule

//DESIGNER SHOULD PAY ATTENTION FOR USING THE MODEL CORRECT NAME FOR BINDING AND TO REFER TO THE RESET SIGNAL USED IN IT
bind TestMasterSlave19 TestMasterSlave19_verification inst (.*, .reset());
