// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

// DATE "03/30/2022 21:52:51"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	CLK_10M,
	ENC_ABS_HOME,
	ENC_360,
	HDMI_RGB,
	nReset,
	LAT,
	SCLK,
	GSCLK,
	SDO,
	STATE_CHECK,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_DQM,
	DRAM_RAS_N,
	DRAM_WE_N);
input 	reg CLK_10M ;
input 	reg ENC_ABS_HOME ;
input 	reg ENC_360 ;
input 	reg HDMI_RGB [2:0][7:0];
input 	reg nReset ;
output 	reg LAT ;
output 	reg SCLK ;
output 	reg GSCLK ;
output 	reg SDO [11:0][3:0];
output 	reg [3:0] STATE_CHECK ;
output 	logic [12:0] DRAM_ADDR ;
output 	logic [1:0] DRAM_BA ;
output 	reg DRAM_CAS_N ;
output 	reg DRAM_CKE ;
output 	reg DRAM_CLK ;
output 	reg DRAM_CS_N ;
inout 	logic [15:0] DRAM_DQ ;
output 	logic [1:0] DRAM_DQM ;
output 	reg DRAM_RAS_N ;
output 	reg DRAM_WE_N ;

// Design Ports Information
// ENC_ABS_HOME	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENC_360	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[0][0]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[0][1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[0][2]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[0][3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[0][4]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[0][5]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[0][6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[0][7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[1][0]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[1][1]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[1][2]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[1][3]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[1][4]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[1][5]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[1][6]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[1][7]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[2][0]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[2][1]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[2][2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[2][3]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[2][4]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[2][5]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[2][6]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HDMI_RGB[2][7]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LAT	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SCLK	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GSCLK	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[0][0]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[0][1]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[0][2]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[0][3]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[1][0]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[1][1]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[1][2]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[1][3]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[2][0]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[2][1]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[2][2]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[2][3]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[3][0]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[3][1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[3][2]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[3][3]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[4][0]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[4][1]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[4][2]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[4][3]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[5][0]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[5][1]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[5][2]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[5][3]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[6][0]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[6][1]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[6][2]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[6][3]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[7][0]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[7][1]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[7][2]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[7][3]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[8][0]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[8][1]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[8][2]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[8][3]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[9][0]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[9][1]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[9][2]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[9][3]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[10][0]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[10][1]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[10][2]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[10][3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[11][0]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[11][1]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[11][2]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SDO[11][3]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// STATE_CHECK[0]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// STATE_CHECK[1]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// STATE_CHECK[2]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// STATE_CHECK[3]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[0]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLK_10M	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nReset	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ENC_ABS_HOME~input_o ;
wire \ENC_360~input_o ;
wire \HDMI_RGB[0][0]~input_o ;
wire \HDMI_RGB[0][1]~input_o ;
wire \HDMI_RGB[0][2]~input_o ;
wire \HDMI_RGB[0][3]~input_o ;
wire \HDMI_RGB[0][4]~input_o ;
wire \HDMI_RGB[0][5]~input_o ;
wire \HDMI_RGB[0][6]~input_o ;
wire \HDMI_RGB[0][7]~input_o ;
wire \HDMI_RGB[1][0]~input_o ;
wire \HDMI_RGB[1][1]~input_o ;
wire \HDMI_RGB[1][2]~input_o ;
wire \HDMI_RGB[1][3]~input_o ;
wire \HDMI_RGB[1][4]~input_o ;
wire \HDMI_RGB[1][5]~input_o ;
wire \HDMI_RGB[1][6]~input_o ;
wire \HDMI_RGB[1][7]~input_o ;
wire \HDMI_RGB[2][0]~input_o ;
wire \HDMI_RGB[2][1]~input_o ;
wire \HDMI_RGB[2][2]~input_o ;
wire \HDMI_RGB[2][3]~input_o ;
wire \HDMI_RGB[2][4]~input_o ;
wire \HDMI_RGB[2][5]~input_o ;
wire \HDMI_RGB[2][6]~input_o ;
wire \HDMI_RGB[2][7]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \CLK_10M~input_o ;
wire \CLK_10M~inputclkctrl_outclk ;
wire \nReset~input_o ;
wire \Mux1~0_combout ;
wire \SDO[11][0]~0_combout ;
wire \init~0_combout ;
wire \init~q ;
wire \Selector0~1_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Add1~0_combout ;
wire \Add1~22_combout ;
wire \bit_num[0]~0_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~17_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add1~20_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Add1~21_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add1~18_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~19_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add1~23_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add1~16_combout ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \Add1~15 ;
wire \Add1~24_combout ;
wire \Add1~29_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add1~28_combout ;
wire \Add1~27 ;
wire \Add1~30_combout ;
wire \Add1~32_combout ;
wire \Add1~31 ;
wire \Add1~33_combout ;
wire \Add1~35_combout ;
wire \Add1~34 ;
wire \Add1~36_combout ;
wire \Add1~38_combout ;
wire \Add1~37 ;
wire \Add1~39_combout ;
wire \Add1~41_combout ;
wire \Add1~40 ;
wire \Add1~42_combout ;
wire \Add1~44_combout ;
wire \Add1~43 ;
wire \Add1~45_combout ;
wire \Add1~47_combout ;
wire \Add1~46 ;
wire \Add1~48_combout ;
wire \Add1~50_combout ;
wire \Add1~49 ;
wire \Add1~51_combout ;
wire \Add1~53_combout ;
wire \Add1~52 ;
wire \Add1~54_combout ;
wire \Add1~56_combout ;
wire \Equal0~5_combout ;
wire \Add1~55 ;
wire \Add1~57_combout ;
wire \Add1~59_combout ;
wire \Add1~58 ;
wire \Add1~60_combout ;
wire \Add1~62_combout ;
wire \Add1~61 ;
wire \Add1~63_combout ;
wire \Add1~65_combout ;
wire \Add1~64 ;
wire \Add1~66_combout ;
wire \Add1~68_combout ;
wire \Add1~67 ;
wire \Add1~69_combout ;
wire \Add1~71_combout ;
wire \Add1~70 ;
wire \Add1~72_combout ;
wire \Add1~74_combout ;
wire \Add1~73 ;
wire \Add1~75_combout ;
wire \Add1~77_combout ;
wire \Add1~76 ;
wire \Add1~78_combout ;
wire \Add1~80_combout ;
wire \Equal0~7_combout ;
wire \Add1~79 ;
wire \Add1~81_combout ;
wire \Add1~83_combout ;
wire \Add1~82 ;
wire \Add1~84_combout ;
wire \Add1~86_combout ;
wire \Add1~85 ;
wire \Add1~87_combout ;
wire \Add1~89_combout ;
wire \Add1~88 ;
wire \Add1~90_combout ;
wire \Add1~92_combout ;
wire \Equal0~8_combout ;
wire \Equal0~6_combout ;
wire \Equal0~9_combout ;
wire \Equal0~2_combout ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \Add1~91 ;
wire \Add1~93_combout ;
wire \Add1~95_combout ;
wire \Equal0~10_combout ;
wire \Mux2~2_combout ;
wire \WideOr0~0_combout ;
wire \Selector0~0_combout ;
wire \LAT~reg0_q ;
wire \Selector33~0_combout ;
wire \SCLK~reg0_q ;
wire \pll|altpll_0|sd1|wire_pll7_fbout ;
wire \pll|altpll_0|sd1|wire_pll7_clk[2]~clkctrl_outclk ;
wire \Selector0~2_combout ;
wire \data[104]~1_combout ;
wire \data[0]~3_combout ;
wire \Mux0~44_combout ;
wire \Mux0~45_combout ;
wire \Mux0~35_combout ;
wire \Mux0~36_combout ;
wire \Mux0~39_combout ;
wire \Mux0~40_combout ;
wire \Mux0~41_combout ;
wire \Mux0~42_combout ;
wire \Mux0~37_combout ;
wire \Mux0~38_combout ;
wire \Mux0~43_combout ;
wire \Mux0~46_combout ;
wire \Mux0~33_combout ;
wire \data[401]~feeder_combout ;
wire \data[371]~0_combout ;
wire \Mux0~32_combout ;
wire \Mux0~34_combout ;
wire \Mux0~110_combout ;
wire \Mux0~111_combout ;
wire \Mux0~47_combout ;
wire \Mux0~49_combout ;
wire \Mux0~48_combout ;
wire \Mux0~50_combout ;
wire \Mux0~30_combout ;
wire \Mux0~22_combout ;
wire \Mux0~23_combout ;
wire \Mux0~21_combout ;
wire \Mux0~24_combout ;
wire \Mux0~27_combout ;
wire \Mux0~28_combout ;
wire \Mux0~25_combout ;
wire \Mux0~26_combout ;
wire \Mux0~29_combout ;
wire \Mux0~31_combout ;
wire \Mux0~51_combout ;
wire \Mux0~97_combout ;
wire \Mux0~98_combout ;
wire \Mux0~99_combout ;
wire \Mux0~100_combout ;
wire \Mux0~105_combout ;
wire \Mux0~95_combout ;
wire \Mux0~96_combout ;
wire \Mux0~106_combout ;
wire \Mux0~107_combout ;
wire \Mux0~63_combout ;
wire \Mux0~62_combout ;
wire \Mux0~64_combout ;
wire \Mux0~65_combout ;
wire \Mux0~69_combout ;
wire \Mux0~70_combout ;
wire \Mux0~66_combout ;
wire \Mux0~108_combout ;
wire \Mux0~67_combout ;
wire \Mux0~109_combout ;
wire \Mux0~68_combout ;
wire \Mux0~71_combout ;
wire \Mux0~73_combout ;
wire \Mux0~74_combout ;
wire \Mux0~72_combout ;
wire \Mux0~75_combout ;
wire \Mux0~76_combout ;
wire \Mux0~80_combout ;
wire \Mux0~81_combout ;
wire \Mux0~82_combout ;
wire \Mux0~83_combout ;
wire \Mux0~84_combout ;
wire \Mux0~85_combout ;
wire \Mux0~86_combout ;
wire \Mux0~87_combout ;
wire \Mux0~88_combout ;
wire \Mux0~77_combout ;
wire \Mux0~78_combout ;
wire \Mux0~79_combout ;
wire \Mux0~89_combout ;
wire \Mux0~90_combout ;
wire \Mux0~91_combout ;
wire \Mux0~92_combout ;
wire \Mux0~93_combout ;
wire \Mux0~94_combout ;
wire \Mux0~52_combout ;
wire \Mux0~53_combout ;
wire \Mux0~55_combout ;
wire \Mux0~56_combout ;
wire \Mux0~54_combout ;
wire \Mux0~57_combout ;
wire \Mux0~58_combout ;
wire \Mux0~59_combout ;
wire \Mux0~60_combout ;
wire \Mux0~61_combout ;
wire \Mux0~101_combout ;
wire \Mux0~102_combout ;
wire \Mux0~3_combout ;
wire \Mux0~2_combout ;
wire \Mux0~4_combout ;
wire \Mux0~18_combout ;
wire \Mux0~19_combout ;
wire \Mux0~14_combout ;
wire \Mux0~15_combout ;
wire \Mux0~11_combout ;
wire \Mux0~12_combout ;
wire \Mux0~13_combout ;
wire \Mux0~16_combout ;
wire \Mux0~6_combout ;
wire \Mux0~7_combout ;
wire \Mux0~8_combout ;
wire \Mux0~9_combout ;
wire \Mux0~5_combout ;
wire \Mux0~10_combout ;
wire \Mux0~17_combout ;
wire \Mux0~20_combout ;
wire \data[768]~2_combout ;
wire \Mux0~103_combout ;
wire \Mux0~104_combout ;
wire \SDO[11][0]~1_combout ;
wire \SDO[11][0]~reg0_q ;
wire \SDO[11][1]~reg0_q ;
wire \SDO[11][2]~reg0_q ;
wire \SDO[11][3]~reg0_q ;
wire [4:0] \pll|altpll_0|sd1|wire_pll7_clk ;
wire [3:0] state;
wire [768:0] data;
wire [31:0] bit_num;

wire [4:0] \pll|altpll_0|sd1|pll7_CLK_bus ;

assign \pll|altpll_0|sd1|wire_pll7_clk [0] = \pll|altpll_0|sd1|pll7_CLK_bus [0];
assign \pll|altpll_0|sd1|wire_pll7_clk [1] = \pll|altpll_0|sd1|pll7_CLK_bus [1];
assign \pll|altpll_0|sd1|wire_pll7_clk [2] = \pll|altpll_0|sd1|pll7_CLK_bus [2];
assign \pll|altpll_0|sd1|wire_pll7_clk [3] = \pll|altpll_0|sd1|pll7_CLK_bus [3];
assign \pll|altpll_0|sd1|wire_pll7_clk [4] = \pll|altpll_0|sd1|pll7_CLK_bus [4];

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \LAT~output (
	.i(\LAT~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LAT),
	.obar());
// synopsys translate_off
defparam \LAT~output .bus_hold = "false";
defparam \LAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y15_N9
cycloneive_io_obuf \SCLK~output (
	.i(\SCLK~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SCLK),
	.obar());
// synopsys translate_off
defparam \SCLK~output .bus_hold = "false";
defparam \SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \GSCLK~output (
	.i(\pll|altpll_0|sd1|wire_pll7_clk[2]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GSCLK),
	.obar());
// synopsys translate_off
defparam \GSCLK~output .bus_hold = "false";
defparam \GSCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cycloneive_io_obuf \SDO[0][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[0][0]),
	.obar());
// synopsys translate_off
defparam \SDO[0][0]~output .bus_hold = "false";
defparam \SDO[0][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cycloneive_io_obuf \SDO[0][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[0][1]),
	.obar());
// synopsys translate_off
defparam \SDO[0][1]~output .bus_hold = "false";
defparam \SDO[0][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \SDO[0][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[0][2]),
	.obar());
// synopsys translate_off
defparam \SDO[0][2]~output .bus_hold = "false";
defparam \SDO[0][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N9
cycloneive_io_obuf \SDO[0][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[0][3]),
	.obar());
// synopsys translate_off
defparam \SDO[0][3]~output .bus_hold = "false";
defparam \SDO[0][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \SDO[1][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[1][0]),
	.obar());
// synopsys translate_off
defparam \SDO[1][0]~output .bus_hold = "false";
defparam \SDO[1][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \SDO[1][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[1][1]),
	.obar());
// synopsys translate_off
defparam \SDO[1][1]~output .bus_hold = "false";
defparam \SDO[1][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cycloneive_io_obuf \SDO[1][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[1][2]),
	.obar());
// synopsys translate_off
defparam \SDO[1][2]~output .bus_hold = "false";
defparam \SDO[1][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cycloneive_io_obuf \SDO[1][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[1][3]),
	.obar());
// synopsys translate_off
defparam \SDO[1][3]~output .bus_hold = "false";
defparam \SDO[1][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \SDO[2][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[2][0]),
	.obar());
// synopsys translate_off
defparam \SDO[2][0]~output .bus_hold = "false";
defparam \SDO[2][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \SDO[2][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[2][1]),
	.obar());
// synopsys translate_off
defparam \SDO[2][1]~output .bus_hold = "false";
defparam \SDO[2][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \SDO[2][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[2][2]),
	.obar());
// synopsys translate_off
defparam \SDO[2][2]~output .bus_hold = "false";
defparam \SDO[2][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cycloneive_io_obuf \SDO[2][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[2][3]),
	.obar());
// synopsys translate_off
defparam \SDO[2][3]~output .bus_hold = "false";
defparam \SDO[2][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cycloneive_io_obuf \SDO[3][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[3][0]),
	.obar());
// synopsys translate_off
defparam \SDO[3][0]~output .bus_hold = "false";
defparam \SDO[3][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \SDO[3][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[3][1]),
	.obar());
// synopsys translate_off
defparam \SDO[3][1]~output .bus_hold = "false";
defparam \SDO[3][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \SDO[3][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[3][2]),
	.obar());
// synopsys translate_off
defparam \SDO[3][2]~output .bus_hold = "false";
defparam \SDO[3][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cycloneive_io_obuf \SDO[3][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[3][3]),
	.obar());
// synopsys translate_off
defparam \SDO[3][3]~output .bus_hold = "false";
defparam \SDO[3][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \SDO[4][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[4][0]),
	.obar());
// synopsys translate_off
defparam \SDO[4][0]~output .bus_hold = "false";
defparam \SDO[4][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \SDO[4][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[4][1]),
	.obar());
// synopsys translate_off
defparam \SDO[4][1]~output .bus_hold = "false";
defparam \SDO[4][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \SDO[4][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[4][2]),
	.obar());
// synopsys translate_off
defparam \SDO[4][2]~output .bus_hold = "false";
defparam \SDO[4][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \SDO[4][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[4][3]),
	.obar());
// synopsys translate_off
defparam \SDO[4][3]~output .bus_hold = "false";
defparam \SDO[4][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \SDO[5][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[5][0]),
	.obar());
// synopsys translate_off
defparam \SDO[5][0]~output .bus_hold = "false";
defparam \SDO[5][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SDO[5][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[5][1]),
	.obar());
// synopsys translate_off
defparam \SDO[5][1]~output .bus_hold = "false";
defparam \SDO[5][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \SDO[5][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[5][2]),
	.obar());
// synopsys translate_off
defparam \SDO[5][2]~output .bus_hold = "false";
defparam \SDO[5][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \SDO[5][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[5][3]),
	.obar());
// synopsys translate_off
defparam \SDO[5][3]~output .bus_hold = "false";
defparam \SDO[5][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \SDO[6][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[6][0]),
	.obar());
// synopsys translate_off
defparam \SDO[6][0]~output .bus_hold = "false";
defparam \SDO[6][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \SDO[6][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[6][1]),
	.obar());
// synopsys translate_off
defparam \SDO[6][1]~output .bus_hold = "false";
defparam \SDO[6][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \SDO[6][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[6][2]),
	.obar());
// synopsys translate_off
defparam \SDO[6][2]~output .bus_hold = "false";
defparam \SDO[6][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \SDO[6][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[6][3]),
	.obar());
// synopsys translate_off
defparam \SDO[6][3]~output .bus_hold = "false";
defparam \SDO[6][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \SDO[7][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[7][0]),
	.obar());
// synopsys translate_off
defparam \SDO[7][0]~output .bus_hold = "false";
defparam \SDO[7][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \SDO[7][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[7][1]),
	.obar());
// synopsys translate_off
defparam \SDO[7][1]~output .bus_hold = "false";
defparam \SDO[7][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \SDO[7][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[7][2]),
	.obar());
// synopsys translate_off
defparam \SDO[7][2]~output .bus_hold = "false";
defparam \SDO[7][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \SDO[7][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[7][3]),
	.obar());
// synopsys translate_off
defparam \SDO[7][3]~output .bus_hold = "false";
defparam \SDO[7][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \SDO[8][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[8][0]),
	.obar());
// synopsys translate_off
defparam \SDO[8][0]~output .bus_hold = "false";
defparam \SDO[8][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \SDO[8][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[8][1]),
	.obar());
// synopsys translate_off
defparam \SDO[8][1]~output .bus_hold = "false";
defparam \SDO[8][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \SDO[8][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[8][2]),
	.obar());
// synopsys translate_off
defparam \SDO[8][2]~output .bus_hold = "false";
defparam \SDO[8][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \SDO[8][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[8][3]),
	.obar());
// synopsys translate_off
defparam \SDO[8][3]~output .bus_hold = "false";
defparam \SDO[8][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \SDO[9][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[9][0]),
	.obar());
// synopsys translate_off
defparam \SDO[9][0]~output .bus_hold = "false";
defparam \SDO[9][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \SDO[9][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[9][1]),
	.obar());
// synopsys translate_off
defparam \SDO[9][1]~output .bus_hold = "false";
defparam \SDO[9][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \SDO[9][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[9][2]),
	.obar());
// synopsys translate_off
defparam \SDO[9][2]~output .bus_hold = "false";
defparam \SDO[9][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \SDO[9][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[9][3]),
	.obar());
// synopsys translate_off
defparam \SDO[9][3]~output .bus_hold = "false";
defparam \SDO[9][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \SDO[10][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[10][0]),
	.obar());
// synopsys translate_off
defparam \SDO[10][0]~output .bus_hold = "false";
defparam \SDO[10][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \SDO[10][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[10][1]),
	.obar());
// synopsys translate_off
defparam \SDO[10][1]~output .bus_hold = "false";
defparam \SDO[10][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \SDO[10][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[10][2]),
	.obar());
// synopsys translate_off
defparam \SDO[10][2]~output .bus_hold = "false";
defparam \SDO[10][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \SDO[10][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[10][3]),
	.obar());
// synopsys translate_off
defparam \SDO[10][3]~output .bus_hold = "false";
defparam \SDO[10][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \SDO[11][0]~output (
	.i(\SDO[11][0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[11][0]),
	.obar());
// synopsys translate_off
defparam \SDO[11][0]~output .bus_hold = "false";
defparam \SDO[11][0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \SDO[11][1]~output (
	.i(\SDO[11][1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[11][1]),
	.obar());
// synopsys translate_off
defparam \SDO[11][1]~output .bus_hold = "false";
defparam \SDO[11][1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \SDO[11][2]~output (
	.i(\SDO[11][2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[11][2]),
	.obar());
// synopsys translate_off
defparam \SDO[11][2]~output .bus_hold = "false";
defparam \SDO[11][2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \SDO[11][3]~output (
	.i(\SDO[11][3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDO[11][3]),
	.obar());
// synopsys translate_off
defparam \SDO[11][3]~output .bus_hold = "false";
defparam \SDO[11][3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \STATE_CHECK[0]~output (
	.i(!state[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(STATE_CHECK[0]),
	.obar());
// synopsys translate_off
defparam \STATE_CHECK[0]~output .bus_hold = "false";
defparam \STATE_CHECK[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneive_io_obuf \STATE_CHECK[1]~output (
	.i(state[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(STATE_CHECK[1]),
	.obar());
// synopsys translate_off
defparam \STATE_CHECK[1]~output .bus_hold = "false";
defparam \STATE_CHECK[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \STATE_CHECK[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(STATE_CHECK[2]),
	.obar());
// synopsys translate_off
defparam \STATE_CHECK[2]~output .bus_hold = "false";
defparam \STATE_CHECK[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N16
cycloneive_io_obuf \STATE_CHECK[3]~output (
	.i(!state[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(STATE_CHECK[3]),
	.obar());
// synopsys translate_off
defparam \STATE_CHECK[3]~output .bus_hold = "false";
defparam \STATE_CHECK[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLK_10M~input (
	.i(CLK_10M),
	.ibar(gnd),
	.o(\CLK_10M~input_o ));
// synopsys translate_off
defparam \CLK_10M~input .bus_hold = "false";
defparam \CLK_10M~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneive_clkctrl \CLK_10M~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK_10M~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_10M~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK_10M~inputclkctrl .clock_type = "global clock";
defparam \CLK_10M~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y20_N22
cycloneive_io_ibuf \nReset~input (
	.i(nReset),
	.ibar(gnd),
	.o(\nReset~input_o ));
// synopsys translate_off
defparam \nReset~input .bus_hold = "false";
defparam \nReset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N20
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (state[0] & (state[3] & ((\init~q ) # (state[1])))) # (!state[0] & (((!state[1] & !state[3]))))

	.dataa(\init~q ),
	.datab(state[0]),
	.datac(state[1]),
	.datad(state[3]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hC803;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y19_N21
dffeas \state[1] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N6
cycloneive_lcell_comb \SDO[11][0]~0 (
// Equation(s):
// \SDO[11][0]~0_combout  = (!state[1] & !state[0])

	.dataa(gnd),
	.datab(state[1]),
	.datac(state[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDO[11][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDO[11][0]~0 .lut_mask = 16'h0303;
defparam \SDO[11][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N12
cycloneive_lcell_comb \init~0 (
// Equation(s):
// \init~0_combout  = (\nReset~input_o  & ((\init~q ) # ((state[3] & \SDO[11][0]~0_combout ))))

	.dataa(state[3]),
	.datab(\nReset~input_o ),
	.datac(\init~q ),
	.datad(\SDO[11][0]~0_combout ),
	.cin(gnd),
	.combout(\init~0_combout ),
	.cout());
// synopsys translate_off
defparam \init~0 .lut_mask = 16'hC8C0;
defparam \init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y19_N13
dffeas init(
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\init~q ),
	.prn(vcc));
// synopsys translate_off
defparam init.is_wysiwyg = "true";
defparam init.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N10
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (state[1]) # (!state[0])

	.dataa(gnd),
	.datab(state[1]),
	.datac(state[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hCFCF;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N22
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ((state[3] & ((\Selector0~1_combout ) # (!\init~q )))) # (!\nReset~input_o )

	.dataa(\init~q ),
	.datab(state[3]),
	.datac(\nReset~input_o ),
	.datad(\Selector0~1_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hCF4F;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N24
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (!state[3] & (state[1] $ (!state[0])))

	.dataa(gnd),
	.datab(state[1]),
	.datac(state[0]),
	.datad(state[3]),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'h00C3;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N0
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = bit_num[0] $ (GND)
// \Add1~1  = CARRY(!bit_num[0])

	.dataa(bit_num[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'hAA55;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N14
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (!state[3] & (state[0] & (!\Add1~0_combout  & \nReset~input_o )))

	.dataa(state[3]),
	.datab(state[0]),
	.datac(\Add1~0_combout ),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h0400;
defparam \Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N4
cycloneive_lcell_comb \bit_num[0]~0 (
// Equation(s):
// \bit_num[0]~0_combout  = ((state[3] & (state[0] & !state[1])) # (!state[3] & ((state[1])))) # (!\nReset~input_o )

	.dataa(state[3]),
	.datab(\nReset~input_o ),
	.datac(state[0]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\bit_num[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \bit_num[0]~0 .lut_mask = 16'h77B3;
defparam \bit_num[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N15
dffeas \bit_num[0] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[0]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[0] .is_wysiwyg = "true";
defparam \bit_num[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N2
cycloneive_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (bit_num[1] & (\Add1~1  & VCC)) # (!bit_num[1] & (!\Add1~1 ))
// \Add1~3  = CARRY((!bit_num[1] & !\Add1~1 ))

	.dataa(bit_num[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hA505;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N0
cycloneive_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_combout  = (\Add1~2_combout  & (state[0] & (!state[3] & \nReset~input_o )))

	.dataa(\Add1~2_combout ),
	.datab(state[0]),
	.datac(state[3]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~17 .lut_mask = 16'h0800;
defparam \Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N1
dffeas \bit_num[1] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[1]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[1] .is_wysiwyg = "true";
defparam \bit_num[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N4
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (bit_num[2] & ((GND) # (!\Add1~3 ))) # (!bit_num[2] & (\Add1~3  $ (GND)))
// \Add1~5  = CARRY((bit_num[2]) # (!\Add1~3 ))

	.dataa(bit_num[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h5AAF;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N26
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (\Add1~4_combout  & (state[0] & (!state[3] & \nReset~input_o )))

	.dataa(\Add1~4_combout ),
	.datab(state[0]),
	.datac(state[3]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h0800;
defparam \Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N27
dffeas \bit_num[2] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[2]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[2] .is_wysiwyg = "true";
defparam \bit_num[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N6
cycloneive_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (bit_num[3] & (\Add1~5  & VCC)) # (!bit_num[3] & (!\Add1~5 ))
// \Add1~7  = CARRY((!bit_num[3] & !\Add1~5 ))

	.dataa(bit_num[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'hA505;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N12
cycloneive_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_combout  = (\Add1~6_combout  & (state[0] & (!state[3] & \nReset~input_o )))

	.dataa(\Add1~6_combout ),
	.datab(state[0]),
	.datac(state[3]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~21 .lut_mask = 16'h0800;
defparam \Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y18_N13
dffeas \bit_num[3] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[3]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[3] .is_wysiwyg = "true";
defparam \bit_num[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N8
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (bit_num[4] & ((GND) # (!\Add1~7 ))) # (!bit_num[4] & (\Add1~7  $ (GND)))
// \Add1~9  = CARRY((bit_num[4]) # (!\Add1~7 ))

	.dataa(gnd),
	.datab(bit_num[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h3CCF;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N0
cycloneive_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\Add1~8_combout  & (!state[3] & (\nReset~input_o  & state[0])))

	.dataa(\Add1~8_combout ),
	.datab(state[3]),
	.datac(\nReset~input_o ),
	.datad(state[0]),
	.cin(gnd),
	.combout(\Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h2000;
defparam \Add1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N1
dffeas \bit_num[4] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[4]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[4] .is_wysiwyg = "true";
defparam \bit_num[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N10
cycloneive_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (bit_num[5] & (\Add1~9  & VCC)) # (!bit_num[5] & (!\Add1~9 ))
// \Add1~11  = CARRY((!bit_num[5] & !\Add1~9 ))

	.dataa(gnd),
	.datab(bit_num[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'hC303;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N24
cycloneive_lcell_comb \Add1~19 (
// Equation(s):
// \Add1~19_combout  = (state[0] & (\Add1~10_combout  & (!state[3] & \nReset~input_o )))

	.dataa(state[0]),
	.datab(\Add1~10_combout ),
	.datac(state[3]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~19 .lut_mask = 16'h0800;
defparam \Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N25
dffeas \bit_num[5] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[5]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[5] .is_wysiwyg = "true";
defparam \bit_num[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N12
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (bit_num[6] & ((GND) # (!\Add1~11 ))) # (!bit_num[6] & (\Add1~11  $ (GND)))
// \Add1~13  = CARRY((bit_num[6]) # (!\Add1~11 ))

	.dataa(gnd),
	.datab(bit_num[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h3CCF;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N18
cycloneive_lcell_comb \Add1~23 (
// Equation(s):
// \Add1~23_combout  = (\Add1~12_combout  & (!state[3] & (\nReset~input_o  & state[0])))

	.dataa(\Add1~12_combout ),
	.datab(state[3]),
	.datac(\nReset~input_o ),
	.datad(state[0]),
	.cin(gnd),
	.combout(\Add1~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~23 .lut_mask = 16'h2000;
defparam \Add1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N19
dffeas \bit_num[6] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[6]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[6] .is_wysiwyg = "true";
defparam \bit_num[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N14
cycloneive_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (bit_num[7] & (\Add1~13  & VCC)) # (!bit_num[7] & (!\Add1~13 ))
// \Add1~15  = CARRY((!bit_num[7] & !\Add1~13 ))

	.dataa(bit_num[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'hA505;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N24
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (state[0] & (\Add1~14_combout  & (!state[3] & \nReset~input_o )))

	.dataa(state[0]),
	.datab(\Add1~14_combout ),
	.datac(state[3]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h0800;
defparam \Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N25
dffeas \bit_num[7] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[7]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[7] .is_wysiwyg = "true";
defparam \bit_num[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N16
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!bit_num[1] & (!bit_num[5] & (!bit_num[4] & !bit_num[7])))

	.dataa(bit_num[1]),
	.datab(bit_num[5]),
	.datac(bit_num[4]),
	.datad(bit_num[7]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N26
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!bit_num[3] & (\Equal0~0_combout  & (!bit_num[2] & !bit_num[6])))

	.dataa(bit_num[3]),
	.datab(\Equal0~0_combout ),
	.datac(bit_num[2]),
	.datad(bit_num[6]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0004;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N16
cycloneive_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (bit_num[8] & (\Add1~15  $ (GND))) # (!bit_num[8] & ((GND) # (!\Add1~15 )))
// \Add1~25  = CARRY((!\Add1~15 ) # (!bit_num[8]))

	.dataa(gnd),
	.datab(bit_num[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hC33F;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N16
cycloneive_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_combout  = (!state[3] & (!\Add1~24_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~24_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~29 .lut_mask = 16'h1000;
defparam \Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N17
dffeas \bit_num[8] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[8]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[8] .is_wysiwyg = "true";
defparam \bit_num[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N18
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (bit_num[9] & (!\Add1~25 )) # (!bit_num[9] & (\Add1~25  & VCC))
// \Add1~27  = CARRY((bit_num[9] & !\Add1~25 ))

	.dataa(bit_num[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h5A0A;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N8
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (!state[3] & (!\Add1~26_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~26_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h1000;
defparam \Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N9
dffeas \bit_num[9] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[9]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[9] .is_wysiwyg = "true";
defparam \bit_num[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N20
cycloneive_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (bit_num[10] & ((GND) # (!\Add1~27 ))) # (!bit_num[10] & (\Add1~27  $ (GND)))
// \Add1~31  = CARRY((bit_num[10]) # (!\Add1~27 ))

	.dataa(bit_num[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h5AAF;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N10
cycloneive_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (!state[3] & (\Add1~30_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~30_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'h4000;
defparam \Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N11
dffeas \bit_num[10] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[10]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[10] .is_wysiwyg = "true";
defparam \bit_num[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N22
cycloneive_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_combout  = (bit_num[11] & (\Add1~31  & VCC)) # (!bit_num[11] & (!\Add1~31 ))
// \Add1~34  = CARRY((!bit_num[11] & !\Add1~31 ))

	.dataa(gnd),
	.datab(bit_num[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~33_combout ),
	.cout(\Add1~34 ));
// synopsys translate_off
defparam \Add1~33 .lut_mask = 16'hC303;
defparam \Add1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N10
cycloneive_lcell_comb \Add1~35 (
// Equation(s):
// \Add1~35_combout  = (state[0] & (\Add1~33_combout  & (!state[3] & \nReset~input_o )))

	.dataa(state[0]),
	.datab(\Add1~33_combout ),
	.datac(state[3]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~35 .lut_mask = 16'h0800;
defparam \Add1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N11
dffeas \bit_num[11] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[11]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[11] .is_wysiwyg = "true";
defparam \bit_num[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N24
cycloneive_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (bit_num[12] & ((GND) # (!\Add1~34 ))) # (!bit_num[12] & (\Add1~34  $ (GND)))
// \Add1~37  = CARRY((bit_num[12]) # (!\Add1~34 ))

	.dataa(gnd),
	.datab(bit_num[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~34 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'h3CCF;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N28
cycloneive_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (!state[3] & (\Add1~36_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~36_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h4000;
defparam \Add1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N29
dffeas \bit_num[12] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[12]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[12] .is_wysiwyg = "true";
defparam \bit_num[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N26
cycloneive_lcell_comb \Add1~39 (
// Equation(s):
// \Add1~39_combout  = (bit_num[13] & (\Add1~37  & VCC)) # (!bit_num[13] & (!\Add1~37 ))
// \Add1~40  = CARRY((!bit_num[13] & !\Add1~37 ))

	.dataa(bit_num[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~39_combout ),
	.cout(\Add1~40 ));
// synopsys translate_off
defparam \Add1~39 .lut_mask = 16'hA505;
defparam \Add1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N22
cycloneive_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_combout  = (!state[3] & (\Add1~39_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~39_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~41 .lut_mask = 16'h4000;
defparam \Add1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N23
dffeas \bit_num[13] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[13]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[13] .is_wysiwyg = "true";
defparam \bit_num[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N28
cycloneive_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (bit_num[14] & ((GND) # (!\Add1~40 ))) # (!bit_num[14] & (\Add1~40  $ (GND)))
// \Add1~43  = CARRY((bit_num[14]) # (!\Add1~40 ))

	.dataa(gnd),
	.datab(bit_num[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~40 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'h3CCF;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N16
cycloneive_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (!state[3] & (\nReset~input_o  & (state[0] & \Add1~42_combout )))

	.dataa(state[3]),
	.datab(\nReset~input_o ),
	.datac(state[0]),
	.datad(\Add1~42_combout ),
	.cin(gnd),
	.combout(\Add1~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'h4000;
defparam \Add1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N17
dffeas \bit_num[14] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[14]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[14] .is_wysiwyg = "true";
defparam \bit_num[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y18_N30
cycloneive_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_combout  = (bit_num[15] & (\Add1~43  & VCC)) # (!bit_num[15] & (!\Add1~43 ))
// \Add1~46  = CARRY((!bit_num[15] & !\Add1~43 ))

	.dataa(bit_num[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~45_combout ),
	.cout(\Add1~46 ));
// synopsys translate_off
defparam \Add1~45 .lut_mask = 16'hA505;
defparam \Add1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N22
cycloneive_lcell_comb \Add1~47 (
// Equation(s):
// \Add1~47_combout  = (!state[3] & (\Add1~45_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~45_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~47 .lut_mask = 16'h4000;
defparam \Add1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N23
dffeas \bit_num[15] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[15]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[15] .is_wysiwyg = "true";
defparam \bit_num[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N0
cycloneive_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = (bit_num[16] & ((GND) # (!\Add1~46 ))) # (!bit_num[16] & (\Add1~46  $ (GND)))
// \Add1~49  = CARRY((bit_num[16]) # (!\Add1~46 ))

	.dataa(bit_num[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~46 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'h5AAF;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N16
cycloneive_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (!state[3] & (\Add1~48_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~48_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'h4000;
defparam \Add1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N17
dffeas \bit_num[16] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[16]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[16] .is_wysiwyg = "true";
defparam \bit_num[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N2
cycloneive_lcell_comb \Add1~51 (
// Equation(s):
// \Add1~51_combout  = (bit_num[17] & (\Add1~49  & VCC)) # (!bit_num[17] & (!\Add1~49 ))
// \Add1~52  = CARRY((!bit_num[17] & !\Add1~49 ))

	.dataa(bit_num[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~49 ),
	.combout(\Add1~51_combout ),
	.cout(\Add1~52 ));
// synopsys translate_off
defparam \Add1~51 .lut_mask = 16'hA505;
defparam \Add1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N26
cycloneive_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_combout  = (!state[3] & (\nReset~input_o  & (state[0] & \Add1~51_combout )))

	.dataa(state[3]),
	.datab(\nReset~input_o ),
	.datac(state[0]),
	.datad(\Add1~51_combout ),
	.cin(gnd),
	.combout(\Add1~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~53 .lut_mask = 16'h4000;
defparam \Add1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N27
dffeas \bit_num[17] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[17]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[17] .is_wysiwyg = "true";
defparam \bit_num[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N4
cycloneive_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (bit_num[18] & ((GND) # (!\Add1~52 ))) # (!bit_num[18] & (\Add1~52  $ (GND)))
// \Add1~55  = CARRY((bit_num[18]) # (!\Add1~52 ))

	.dataa(bit_num[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~52 ),
	.combout(\Add1~54_combout ),
	.cout(\Add1~55 ));
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'h5AAF;
defparam \Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N12
cycloneive_lcell_comb \Add1~56 (
// Equation(s):
// \Add1~56_combout  = (!state[3] & (\Add1~54_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~54_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~56 .lut_mask = 16'h4000;
defparam \Add1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N13
dffeas \bit_num[18] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[18]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[18] .is_wysiwyg = "true";
defparam \bit_num[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N30
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!bit_num[15] & (!bit_num[16] & (!bit_num[17] & !bit_num[18])))

	.dataa(bit_num[15]),
	.datab(bit_num[16]),
	.datac(bit_num[17]),
	.datad(bit_num[18]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N6
cycloneive_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_combout  = (bit_num[19] & (\Add1~55  & VCC)) # (!bit_num[19] & (!\Add1~55 ))
// \Add1~58  = CARRY((!bit_num[19] & !\Add1~55 ))

	.dataa(bit_num[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~55 ),
	.combout(\Add1~57_combout ),
	.cout(\Add1~58 ));
// synopsys translate_off
defparam \Add1~57 .lut_mask = 16'hA505;
defparam \Add1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N4
cycloneive_lcell_comb \Add1~59 (
// Equation(s):
// \Add1~59_combout  = (!state[3] & (\Add1~57_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~57_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~59 .lut_mask = 16'h4000;
defparam \Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N5
dffeas \bit_num[19] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[19]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[19] .is_wysiwyg = "true";
defparam \bit_num[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N8
cycloneive_lcell_comb \Add1~60 (
// Equation(s):
// \Add1~60_combout  = (bit_num[20] & ((GND) # (!\Add1~58 ))) # (!bit_num[20] & (\Add1~58  $ (GND)))
// \Add1~61  = CARRY((bit_num[20]) # (!\Add1~58 ))

	.dataa(bit_num[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~58 ),
	.combout(\Add1~60_combout ),
	.cout(\Add1~61 ));
// synopsys translate_off
defparam \Add1~60 .lut_mask = 16'h5AAF;
defparam \Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N30
cycloneive_lcell_comb \Add1~62 (
// Equation(s):
// \Add1~62_combout  = (!state[3] & (\Add1~60_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~60_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~62 .lut_mask = 16'h4000;
defparam \Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N31
dffeas \bit_num[20] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[20]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[20] .is_wysiwyg = "true";
defparam \bit_num[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N10
cycloneive_lcell_comb \Add1~63 (
// Equation(s):
// \Add1~63_combout  = (bit_num[21] & (\Add1~61  & VCC)) # (!bit_num[21] & (!\Add1~61 ))
// \Add1~64  = CARRY((!bit_num[21] & !\Add1~61 ))

	.dataa(gnd),
	.datab(bit_num[21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~61 ),
	.combout(\Add1~63_combout ),
	.cout(\Add1~64 ));
// synopsys translate_off
defparam \Add1~63 .lut_mask = 16'hC303;
defparam \Add1~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N8
cycloneive_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_combout  = (!state[3] & (\nReset~input_o  & (state[0] & \Add1~63_combout )))

	.dataa(state[3]),
	.datab(\nReset~input_o ),
	.datac(state[0]),
	.datad(\Add1~63_combout ),
	.cin(gnd),
	.combout(\Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~65 .lut_mask = 16'h4000;
defparam \Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N9
dffeas \bit_num[21] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[21]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[21] .is_wysiwyg = "true";
defparam \bit_num[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N12
cycloneive_lcell_comb \Add1~66 (
// Equation(s):
// \Add1~66_combout  = (bit_num[22] & ((GND) # (!\Add1~64 ))) # (!bit_num[22] & (\Add1~64  $ (GND)))
// \Add1~67  = CARRY((bit_num[22]) # (!\Add1~64 ))

	.dataa(gnd),
	.datab(bit_num[22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~64 ),
	.combout(\Add1~66_combout ),
	.cout(\Add1~67 ));
// synopsys translate_off
defparam \Add1~66 .lut_mask = 16'h3CCF;
defparam \Add1~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N26
cycloneive_lcell_comb \Add1~68 (
// Equation(s):
// \Add1~68_combout  = (!state[3] & (\Add1~66_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~66_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~68 .lut_mask = 16'h4000;
defparam \Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N27
dffeas \bit_num[22] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[22]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[22] .is_wysiwyg = "true";
defparam \bit_num[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N14
cycloneive_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_combout  = (bit_num[23] & (\Add1~67  & VCC)) # (!bit_num[23] & (!\Add1~67 ))
// \Add1~70  = CARRY((!bit_num[23] & !\Add1~67 ))

	.dataa(bit_num[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~67 ),
	.combout(\Add1~69_combout ),
	.cout(\Add1~70 ));
// synopsys translate_off
defparam \Add1~69 .lut_mask = 16'hA505;
defparam \Add1~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N6
cycloneive_lcell_comb \Add1~71 (
// Equation(s):
// \Add1~71_combout  = (!state[3] & (\Add1~69_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~69_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~71_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~71 .lut_mask = 16'h4000;
defparam \Add1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N7
dffeas \bit_num[23] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[23]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[23] .is_wysiwyg = "true";
defparam \bit_num[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N16
cycloneive_lcell_comb \Add1~72 (
// Equation(s):
// \Add1~72_combout  = (bit_num[24] & ((GND) # (!\Add1~70 ))) # (!bit_num[24] & (\Add1~70  $ (GND)))
// \Add1~73  = CARRY((bit_num[24]) # (!\Add1~70 ))

	.dataa(gnd),
	.datab(bit_num[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~70 ),
	.combout(\Add1~72_combout ),
	.cout(\Add1~73 ));
// synopsys translate_off
defparam \Add1~72 .lut_mask = 16'h3CCF;
defparam \Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N0
cycloneive_lcell_comb \Add1~74 (
// Equation(s):
// \Add1~74_combout  = (!state[3] & (\Add1~72_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~72_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~74_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~74 .lut_mask = 16'h4000;
defparam \Add1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N1
dffeas \bit_num[24] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[24]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[24] .is_wysiwyg = "true";
defparam \bit_num[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N18
cycloneive_lcell_comb \Add1~75 (
// Equation(s):
// \Add1~75_combout  = (bit_num[25] & (\Add1~73  & VCC)) # (!bit_num[25] & (!\Add1~73 ))
// \Add1~76  = CARRY((!bit_num[25] & !\Add1~73 ))

	.dataa(bit_num[25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~73 ),
	.combout(\Add1~75_combout ),
	.cout(\Add1~76 ));
// synopsys translate_off
defparam \Add1~75 .lut_mask = 16'hA505;
defparam \Add1~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N2
cycloneive_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_combout  = (state[0] & (\Add1~75_combout  & (!state[3] & \nReset~input_o )))

	.dataa(state[0]),
	.datab(\Add1~75_combout ),
	.datac(state[3]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~77_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~77 .lut_mask = 16'h0800;
defparam \Add1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N3
dffeas \bit_num[25] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[25]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[25] .is_wysiwyg = "true";
defparam \bit_num[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N20
cycloneive_lcell_comb \Add1~78 (
// Equation(s):
// \Add1~78_combout  = (bit_num[26] & ((GND) # (!\Add1~76 ))) # (!bit_num[26] & (\Add1~76  $ (GND)))
// \Add1~79  = CARRY((bit_num[26]) # (!\Add1~76 ))

	.dataa(bit_num[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~76 ),
	.combout(\Add1~78_combout ),
	.cout(\Add1~79 ));
// synopsys translate_off
defparam \Add1~78 .lut_mask = 16'h5AAF;
defparam \Add1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N20
cycloneive_lcell_comb \Add1~80 (
// Equation(s):
// \Add1~80_combout  = (state[0] & (\Add1~78_combout  & (!state[3] & \nReset~input_o )))

	.dataa(state[0]),
	.datab(\Add1~78_combout ),
	.datac(state[3]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~80_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~80 .lut_mask = 16'h0800;
defparam \Add1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y17_N21
dffeas \bit_num[26] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[26]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[26] .is_wysiwyg = "true";
defparam \bit_num[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N14
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!bit_num[23] & (!bit_num[25] & (!bit_num[26] & !bit_num[24])))

	.dataa(bit_num[23]),
	.datab(bit_num[25]),
	.datac(bit_num[26]),
	.datad(bit_num[24]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0001;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N22
cycloneive_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_combout  = (bit_num[27] & (\Add1~79  & VCC)) # (!bit_num[27] & (!\Add1~79 ))
// \Add1~82  = CARRY((!bit_num[27] & !\Add1~79 ))

	.dataa(bit_num[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~79 ),
	.combout(\Add1~81_combout ),
	.cout(\Add1~82 ));
// synopsys translate_off
defparam \Add1~81 .lut_mask = 16'hA505;
defparam \Add1~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N0
cycloneive_lcell_comb \Add1~83 (
// Equation(s):
// \Add1~83_combout  = (!state[3] & (\Add1~81_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~81_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~83_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~83 .lut_mask = 16'h4000;
defparam \Add1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N1
dffeas \bit_num[27] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[27]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[27] .is_wysiwyg = "true";
defparam \bit_num[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N24
cycloneive_lcell_comb \Add1~84 (
// Equation(s):
// \Add1~84_combout  = (bit_num[28] & ((GND) # (!\Add1~82 ))) # (!bit_num[28] & (\Add1~82  $ (GND)))
// \Add1~85  = CARRY((bit_num[28]) # (!\Add1~82 ))

	.dataa(bit_num[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~82 ),
	.combout(\Add1~84_combout ),
	.cout(\Add1~85 ));
// synopsys translate_off
defparam \Add1~84 .lut_mask = 16'h5AAF;
defparam \Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N2
cycloneive_lcell_comb \Add1~86 (
// Equation(s):
// \Add1~86_combout  = (state[0] & (\Add1~84_combout  & (!state[3] & \nReset~input_o )))

	.dataa(state[0]),
	.datab(\Add1~84_combout ),
	.datac(state[3]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~86_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~86 .lut_mask = 16'h0800;
defparam \Add1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N3
dffeas \bit_num[28] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[28]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[28] .is_wysiwyg = "true";
defparam \bit_num[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N26
cycloneive_lcell_comb \Add1~87 (
// Equation(s):
// \Add1~87_combout  = (bit_num[29] & (\Add1~85  & VCC)) # (!bit_num[29] & (!\Add1~85 ))
// \Add1~88  = CARRY((!bit_num[29] & !\Add1~85 ))

	.dataa(gnd),
	.datab(bit_num[29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~85 ),
	.combout(\Add1~87_combout ),
	.cout(\Add1~88 ));
// synopsys translate_off
defparam \Add1~87 .lut_mask = 16'hC303;
defparam \Add1~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N20
cycloneive_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_combout  = (state[0] & (\Add1~87_combout  & (!state[3] & \nReset~input_o )))

	.dataa(state[0]),
	.datab(\Add1~87_combout ),
	.datac(state[3]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~89_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~89 .lut_mask = 16'h0800;
defparam \Add1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N21
dffeas \bit_num[29] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~89_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[29]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[29] .is_wysiwyg = "true";
defparam \bit_num[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N28
cycloneive_lcell_comb \Add1~90 (
// Equation(s):
// \Add1~90_combout  = (bit_num[30] & ((GND) # (!\Add1~88 ))) # (!bit_num[30] & (\Add1~88  $ (GND)))
// \Add1~91  = CARRY((bit_num[30]) # (!\Add1~88 ))

	.dataa(gnd),
	.datab(bit_num[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~88 ),
	.combout(\Add1~90_combout ),
	.cout(\Add1~91 ));
// synopsys translate_off
defparam \Add1~90 .lut_mask = 16'h3CCF;
defparam \Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N6
cycloneive_lcell_comb \Add1~92 (
// Equation(s):
// \Add1~92_combout  = (state[0] & (\Add1~90_combout  & (!state[3] & \nReset~input_o )))

	.dataa(state[0]),
	.datab(\Add1~90_combout ),
	.datac(state[3]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~92_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~92 .lut_mask = 16'h0800;
defparam \Add1~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N7
dffeas \bit_num[30] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[30]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[30] .is_wysiwyg = "true";
defparam \bit_num[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N8
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!bit_num[30] & (!bit_num[28] & (!bit_num[29] & !bit_num[27])))

	.dataa(bit_num[30]),
	.datab(bit_num[28]),
	.datac(bit_num[29]),
	.datad(bit_num[27]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0001;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N12
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!bit_num[20] & (!bit_num[21] & (!bit_num[19] & !bit_num[22])))

	.dataa(bit_num[20]),
	.datab(bit_num[21]),
	.datac(bit_num[19]),
	.datad(bit_num[22]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N18
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\Equal0~5_combout  & (\Equal0~7_combout  & (\Equal0~8_combout  & \Equal0~6_combout )))

	.dataa(\Equal0~5_combout ),
	.datab(\Equal0~7_combout ),
	.datac(\Equal0~8_combout ),
	.datad(\Equal0~6_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h8000;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N18
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (bit_num[9] & (bit_num[0] & (!bit_num[10] & bit_num[8])))

	.dataa(bit_num[9]),
	.datab(bit_num[0]),
	.datac(bit_num[10]),
	.datad(bit_num[8]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0800;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y17_N18
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!bit_num[11] & (!bit_num[14] & (!bit_num[13] & !bit_num[12])))

	.dataa(bit_num[11]),
	.datab(bit_num[14]),
	.datac(bit_num[13]),
	.datad(bit_num[12]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N4
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & \Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'hF000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N30
cycloneive_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_combout  = \Add1~91  $ (!bit_num[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(bit_num[31]),
	.cin(\Add1~91 ),
	.combout(\Add1~93_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~93 .lut_mask = 16'hF00F;
defparam \Add1~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N28
cycloneive_lcell_comb \Add1~95 (
// Equation(s):
// \Add1~95_combout  = (!state[3] & (\Add1~93_combout  & (state[0] & \nReset~input_o )))

	.dataa(state[3]),
	.datab(\Add1~93_combout ),
	.datac(state[0]),
	.datad(\nReset~input_o ),
	.cin(gnd),
	.combout(\Add1~95_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~95 .lut_mask = 16'h4000;
defparam \Add1~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y17_N29
dffeas \bit_num[31] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Add1~95_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\bit_num[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bit_num[31]),
	.prn(vcc));
// synopsys translate_off
defparam \bit_num[31] .is_wysiwyg = "true";
defparam \bit_num[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y17_N14
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~1_combout  & (\Equal0~9_combout  & (\Equal0~4_combout  & !bit_num[31])))

	.dataa(\Equal0~1_combout ),
	.datab(\Equal0~9_combout ),
	.datac(\Equal0~4_combout ),
	.datad(bit_num[31]),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h0080;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N14
cycloneive_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (!\Mux2~0_combout  & (((!\Equal0~10_combout  & !state[1])) # (!\Mux2~1_combout )))

	.dataa(\Mux2~0_combout ),
	.datab(\Mux2~1_combout ),
	.datac(\Equal0~10_combout ),
	.datad(state[1]),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'h1115;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y19_N15
dffeas \state[0] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Mux2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N8
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\nReset~input_o  & (state[0] $ (((!state[3] & state[1])))))

	.dataa(state[0]),
	.datab(\nReset~input_o ),
	.datac(state[3]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'h8488;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y19_N9
dffeas \state[3] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[3]),
	.prn(vcc));
// synopsys translate_off
defparam \state[3] .is_wysiwyg = "true";
defparam \state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N16
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (state[3] & (\LAT~reg0_q  & ((state[1]) # (!state[0])))) # (!state[3] & ((\LAT~reg0_q ) # ((!state[0] & state[1]))))

	.dataa(state[3]),
	.datab(state[0]),
	.datac(\LAT~reg0_q ),
	.datad(state[1]),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hF170;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y19_N17
dffeas \LAT~reg0 (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\LAT~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \LAT~reg0 .is_wysiwyg = "true";
defparam \LAT~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N18
cycloneive_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = (\SCLK~reg0_q  & ((state[1]) # (state[3] $ (state[0])))) # (!\SCLK~reg0_q  & (!state[3] & (state[0] & state[1])))

	.dataa(state[3]),
	.datab(state[0]),
	.datac(\SCLK~reg0_q ),
	.datad(state[1]),
	.cin(gnd),
	.combout(\Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~0 .lut_mask = 16'hF460;
defparam \Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y19_N19
dffeas \SCLK~reg0 (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\nReset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SCLK~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SCLK~reg0 .is_wysiwyg = "true";
defparam \SCLK~reg0 .power_up = "low";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \pll|altpll_0|sd1|pll7 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\pll|altpll_0|sd1|wire_pll7_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK_10M~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\pll|altpll_0|sd1|wire_pll7_fbout ),
	.clk(\pll|altpll_0|sd1|pll7_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \pll|altpll_0|sd1|pll7 .auto_settings = "false";
defparam \pll|altpll_0|sd1|pll7 .bandwidth_type = "medium";
defparam \pll|altpll_0|sd1|pll7 .c0_high = 9;
defparam \pll|altpll_0|sd1|pll7 .c0_initial = 1;
defparam \pll|altpll_0|sd1|pll7 .c0_low = 8;
defparam \pll|altpll_0|sd1|pll7 .c0_mode = "odd";
defparam \pll|altpll_0|sd1|pll7 .c0_ph = 0;
defparam \pll|altpll_0|sd1|pll7 .c1_high = 0;
defparam \pll|altpll_0|sd1|pll7 .c1_initial = 0;
defparam \pll|altpll_0|sd1|pll7 .c1_low = 0;
defparam \pll|altpll_0|sd1|pll7 .c1_mode = "bypass";
defparam \pll|altpll_0|sd1|pll7 .c1_ph = 0;
defparam \pll|altpll_0|sd1|pll7 .c1_use_casc_in = "off";
defparam \pll|altpll_0|sd1|pll7 .c2_high = 0;
defparam \pll|altpll_0|sd1|pll7 .c2_initial = 0;
defparam \pll|altpll_0|sd1|pll7 .c2_low = 0;
defparam \pll|altpll_0|sd1|pll7 .c2_mode = "bypass";
defparam \pll|altpll_0|sd1|pll7 .c2_ph = 0;
defparam \pll|altpll_0|sd1|pll7 .c2_use_casc_in = "off";
defparam \pll|altpll_0|sd1|pll7 .c3_high = 0;
defparam \pll|altpll_0|sd1|pll7 .c3_initial = 0;
defparam \pll|altpll_0|sd1|pll7 .c3_low = 0;
defparam \pll|altpll_0|sd1|pll7 .c3_mode = "bypass";
defparam \pll|altpll_0|sd1|pll7 .c3_ph = 0;
defparam \pll|altpll_0|sd1|pll7 .c3_use_casc_in = "off";
defparam \pll|altpll_0|sd1|pll7 .c4_high = 0;
defparam \pll|altpll_0|sd1|pll7 .c4_initial = 0;
defparam \pll|altpll_0|sd1|pll7 .c4_low = 0;
defparam \pll|altpll_0|sd1|pll7 .c4_mode = "bypass";
defparam \pll|altpll_0|sd1|pll7 .c4_ph = 0;
defparam \pll|altpll_0|sd1|pll7 .c4_use_casc_in = "off";
defparam \pll|altpll_0|sd1|pll7 .charge_pump_current_bits = 1;
defparam \pll|altpll_0|sd1|pll7 .clk0_counter = "unused";
defparam \pll|altpll_0|sd1|pll7 .clk0_divide_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk0_duty_cycle = 50;
defparam \pll|altpll_0|sd1|pll7 .clk0_multiply_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk0_phase_shift = "0";
defparam \pll|altpll_0|sd1|pll7 .clk1_counter = "unused";
defparam \pll|altpll_0|sd1|pll7 .clk1_divide_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk1_duty_cycle = 50;
defparam \pll|altpll_0|sd1|pll7 .clk1_multiply_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk1_phase_shift = "0";
defparam \pll|altpll_0|sd1|pll7 .clk2_counter = "c0";
defparam \pll|altpll_0|sd1|pll7 .clk2_divide_by = 17;
defparam \pll|altpll_0|sd1|pll7 .clk2_duty_cycle = 50;
defparam \pll|altpll_0|sd1|pll7 .clk2_multiply_by = 54;
defparam \pll|altpll_0|sd1|pll7 .clk2_phase_shift = "0";
defparam \pll|altpll_0|sd1|pll7 .clk3_counter = "unused";
defparam \pll|altpll_0|sd1|pll7 .clk3_divide_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk3_duty_cycle = 50;
defparam \pll|altpll_0|sd1|pll7 .clk3_multiply_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk3_phase_shift = "0";
defparam \pll|altpll_0|sd1|pll7 .clk4_counter = "unused";
defparam \pll|altpll_0|sd1|pll7 .clk4_divide_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk4_duty_cycle = 50;
defparam \pll|altpll_0|sd1|pll7 .clk4_multiply_by = 0;
defparam \pll|altpll_0|sd1|pll7 .clk4_phase_shift = "0";
defparam \pll|altpll_0|sd1|pll7 .compensate_clock = "clock2";
defparam \pll|altpll_0|sd1|pll7 .inclk0_input_frequency = 100000;
defparam \pll|altpll_0|sd1|pll7 .inclk1_input_frequency = 0;
defparam \pll|altpll_0|sd1|pll7 .loop_filter_c_bits = 0;
defparam \pll|altpll_0|sd1|pll7 .loop_filter_r_bits = 19;
defparam \pll|altpll_0|sd1|pll7 .m = 54;
defparam \pll|altpll_0|sd1|pll7 .m_initial = 1;
defparam \pll|altpll_0|sd1|pll7 .m_ph = 0;
defparam \pll|altpll_0|sd1|pll7 .n = 1;
defparam \pll|altpll_0|sd1|pll7 .operation_mode = "normal";
defparam \pll|altpll_0|sd1|pll7 .pfd_max = 200000;
defparam \pll|altpll_0|sd1|pll7 .pfd_min = 3076;
defparam \pll|altpll_0|sd1|pll7 .self_reset_on_loss_lock = "off";
defparam \pll|altpll_0|sd1|pll7 .simulation_type = "functional";
defparam \pll|altpll_0|sd1|pll7 .switch_over_type = "auto";
defparam \pll|altpll_0|sd1|pll7 .vco_center = 1538;
defparam \pll|altpll_0|sd1|pll7 .vco_divide_by = 0;
defparam \pll|altpll_0|sd1|pll7 .vco_frequency_control = "auto";
defparam \pll|altpll_0|sd1|pll7 .vco_max = 3333;
defparam \pll|altpll_0|sd1|pll7 .vco_min = 1538;
defparam \pll|altpll_0|sd1|pll7 .vco_multiply_by = 0;
defparam \pll|altpll_0|sd1|pll7 .vco_phase_shift_step = 231;
defparam \pll|altpll_0|sd1|pll7 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \pll|altpll_0|sd1|wire_pll7_clk[2]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\pll|altpll_0|sd1|wire_pll7_clk [2]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\pll|altpll_0|sd1|wire_pll7_clk[2]~clkctrl_outclk ));
// synopsys translate_off
defparam \pll|altpll_0|sd1|wire_pll7_clk[2]~clkctrl .clock_type = "global clock";
defparam \pll|altpll_0|sd1|wire_pll7_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N10
cycloneive_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (state[1] & !state[0])

	.dataa(gnd),
	.datab(state[1]),
	.datac(gnd),
	.datad(state[0]),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'h00CC;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N30
cycloneive_lcell_comb \data[104]~1 (
// Equation(s):
// \data[104]~1_combout  = (\nReset~input_o  & state[3])

	.dataa(gnd),
	.datab(\nReset~input_o ),
	.datac(state[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data[104]~1_combout ),
	.cout());
// synopsys translate_off
defparam \data[104]~1 .lut_mask = 16'hC0C0;
defparam \data[104]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N29
dffeas \data[104] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[104]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[104]),
	.prn(vcc));
// synopsys translate_off
defparam \data[104] .is_wysiwyg = "true";
defparam \data[104] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N26
cycloneive_lcell_comb \data[0]~3 (
// Equation(s):
// \data[0]~3_combout  = !state[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(state[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \data[0]~3 .lut_mask = 16'h0F0F;
defparam \data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y19_N27
dffeas \data[0] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\data[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[104]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data[0] .is_wysiwyg = "true";
defparam \data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N2
cycloneive_lcell_comb \Mux0~44 (
// Equation(s):
// \Mux0~44_combout  = (bit_num[2]) # (bit_num[1])

	.dataa(gnd),
	.datab(bit_num[2]),
	.datac(bit_num[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~44 .lut_mask = 16'hFCFC;
defparam \Mux0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N12
cycloneive_lcell_comb \Mux0~45 (
// Equation(s):
// \Mux0~45_combout  = (bit_num[3] & ((\Mux0~44_combout  & ((data[0]))) # (!\Mux0~44_combout  & (data[104])))) # (!bit_num[3] & (data[104]))

	.dataa(data[104]),
	.datab(bit_num[3]),
	.datac(data[0]),
	.datad(\Mux0~44_combout ),
	.cin(gnd),
	.combout(\Mux0~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~45 .lut_mask = 16'hE2AA;
defparam \Mux0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N18
cycloneive_lcell_comb \Mux0~35 (
// Equation(s):
// \Mux0~35_combout  = (bit_num[2] & (!bit_num[0] & (bit_num[1] & bit_num[3]))) # (!bit_num[2] & (!bit_num[1] & (bit_num[0] $ (!bit_num[3]))))

	.dataa(bit_num[0]),
	.datab(bit_num[2]),
	.datac(bit_num[1]),
	.datad(bit_num[3]),
	.cin(gnd),
	.combout(\Mux0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~35 .lut_mask = 16'h4201;
defparam \Mux0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N16
cycloneive_lcell_comb \Mux0~36 (
// Equation(s):
// \Mux0~36_combout  = (\Mux0~35_combout  & ((data[104]))) # (!\Mux0~35_combout  & (data[0]))

	.dataa(\Mux0~35_combout ),
	.datab(gnd),
	.datac(data[0]),
	.datad(data[104]),
	.cin(gnd),
	.combout(\Mux0~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~36 .lut_mask = 16'hFA50;
defparam \Mux0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N30
cycloneive_lcell_comb \Mux0~39 (
// Equation(s):
// \Mux0~39_combout  = (bit_num[0] & (bit_num[1] $ (((bit_num[3] & bit_num[2]))))) # (!bit_num[0] & (!bit_num[3] & (bit_num[2] & !bit_num[1])))

	.dataa(bit_num[3]),
	.datab(bit_num[0]),
	.datac(bit_num[2]),
	.datad(bit_num[1]),
	.cin(gnd),
	.combout(\Mux0~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~39 .lut_mask = 16'h4C90;
defparam \Mux0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N16
cycloneive_lcell_comb \Mux0~40 (
// Equation(s):
// \Mux0~40_combout  = (!bit_num[2] & (bit_num[1] & (bit_num[3] $ (!bit_num[0]))))

	.dataa(bit_num[3]),
	.datab(bit_num[0]),
	.datac(bit_num[2]),
	.datad(bit_num[1]),
	.cin(gnd),
	.combout(\Mux0~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~40 .lut_mask = 16'h0900;
defparam \Mux0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N2
cycloneive_lcell_comb \Mux0~41 (
// Equation(s):
// \Mux0~41_combout  = (\Mux0~39_combout  & (((\Mux0~40_combout )))) # (!\Mux0~39_combout  & ((\Mux0~40_combout  & (data[104])) # (!\Mux0~40_combout  & ((data[0])))))

	.dataa(data[104]),
	.datab(\Mux0~39_combout ),
	.datac(data[0]),
	.datad(\Mux0~40_combout ),
	.cin(gnd),
	.combout(\Mux0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~41 .lut_mask = 16'hEE30;
defparam \Mux0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y18_N9
dffeas \data[209] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(state[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[104]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[209]),
	.prn(vcc));
// synopsys translate_off
defparam \data[209] .is_wysiwyg = "true";
defparam \data[209] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y18_N7
dffeas \data[113] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector0~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data[104]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[113]),
	.prn(vcc));
// synopsys translate_off
defparam \data[113] .is_wysiwyg = "true";
defparam \data[113] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N4
cycloneive_lcell_comb \Mux0~42 (
// Equation(s):
// \Mux0~42_combout  = (\Mux0~39_combout  & ((\Mux0~41_combout  & (data[209])) # (!\Mux0~41_combout  & ((data[113]))))) # (!\Mux0~39_combout  & (\Mux0~41_combout ))

	.dataa(\Mux0~39_combout ),
	.datab(\Mux0~41_combout ),
	.datac(data[209]),
	.datad(data[113]),
	.cin(gnd),
	.combout(\Mux0~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~42 .lut_mask = 16'hE6C4;
defparam \Mux0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N28
cycloneive_lcell_comb \Mux0~37 (
// Equation(s):
// \Mux0~37_combout  = (!bit_num[2] & ((bit_num[3] & (!bit_num[0] & !bit_num[1])) # (!bit_num[3] & (bit_num[0] & bit_num[1]))))

	.dataa(bit_num[3]),
	.datab(bit_num[0]),
	.datac(bit_num[2]),
	.datad(bit_num[1]),
	.cin(gnd),
	.combout(\Mux0~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~37 .lut_mask = 16'h0402;
defparam \Mux0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N18
cycloneive_lcell_comb \Mux0~38 (
// Equation(s):
// \Mux0~38_combout  = (\Mux0~37_combout  & (data[104])) # (!\Mux0~37_combout  & ((data[0])))

	.dataa(gnd),
	.datab(\Mux0~37_combout ),
	.datac(data[104]),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~38 .lut_mask = 16'hF3C0;
defparam \Mux0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N22
cycloneive_lcell_comb \Mux0~43 (
// Equation(s):
// \Mux0~43_combout  = (bit_num[6] & (((bit_num[4]) # (\Mux0~38_combout )))) # (!bit_num[6] & (\Mux0~42_combout  & (!bit_num[4])))

	.dataa(bit_num[6]),
	.datab(\Mux0~42_combout ),
	.datac(bit_num[4]),
	.datad(\Mux0~38_combout ),
	.cin(gnd),
	.combout(\Mux0~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~43 .lut_mask = 16'hAEA4;
defparam \Mux0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N14
cycloneive_lcell_comb \Mux0~46 (
// Equation(s):
// \Mux0~46_combout  = (\Mux0~43_combout  & ((\Mux0~45_combout ) # ((!bit_num[4])))) # (!\Mux0~43_combout  & (((\Mux0~36_combout  & bit_num[4]))))

	.dataa(\Mux0~45_combout ),
	.datab(\Mux0~36_combout ),
	.datac(\Mux0~43_combout ),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~46 .lut_mask = 16'hACF0;
defparam \Mux0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N6
cycloneive_lcell_comb \Mux0~33 (
// Equation(s):
// \Mux0~33_combout  = (bit_num[0] & (bit_num[1] $ (((bit_num[2] & bit_num[3]))))) # (!bit_num[0] & (((bit_num[3]))))

	.dataa(bit_num[0]),
	.datab(bit_num[2]),
	.datac(bit_num[1]),
	.datad(bit_num[3]),
	.cin(gnd),
	.combout(\Mux0~33_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~33 .lut_mask = 16'h7DA0;
defparam \Mux0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N0
cycloneive_lcell_comb \data[401]~feeder (
// Equation(s):
// \data[401]~feeder_combout  = state[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(state[1]),
	.cin(gnd),
	.combout(\data[401]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \data[401]~feeder .lut_mask = 16'hFF00;
defparam \data[401]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N2
cycloneive_lcell_comb \data[371]~0 (
// Equation(s):
// \data[371]~0_combout  = (state[3] & (\nReset~input_o  & ((state[0]) # (state[1]))))

	.dataa(state[3]),
	.datab(\nReset~input_o ),
	.datac(state[0]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\data[371]~0_combout ),
	.cout());
// synopsys translate_off
defparam \data[371]~0 .lut_mask = 16'h8880;
defparam \data[371]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y19_N1
dffeas \data[401] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\data[401]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[371]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[401]),
	.prn(vcc));
// synopsys translate_off
defparam \data[401] .is_wysiwyg = "true";
defparam \data[401] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N28
cycloneive_lcell_comb \Mux0~32 (
// Equation(s):
// \Mux0~32_combout  = (!bit_num[1] & (bit_num[2] & (bit_num[4] $ (bit_num[6]))))

	.dataa(bit_num[1]),
	.datab(bit_num[2]),
	.datac(bit_num[4]),
	.datad(bit_num[6]),
	.cin(gnd),
	.combout(\Mux0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~32 .lut_mask = 16'h0440;
defparam \Mux0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y19_N11
dffeas \data[371] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data[371]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[371]),
	.prn(vcc));
// synopsys translate_off
defparam \data[371] .is_wysiwyg = "true";
defparam \data[371] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N8
cycloneive_lcell_comb \Mux0~34 (
// Equation(s):
// \Mux0~34_combout  = (data[371] & (!data[401] & (bit_num[4] $ (bit_num[6])))) # (!data[371] & (data[401] & (bit_num[4] $ (bit_num[6]))))

	.dataa(data[371]),
	.datab(data[401]),
	.datac(bit_num[4]),
	.datad(bit_num[6]),
	.cin(gnd),
	.combout(\Mux0~34_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~34 .lut_mask = 16'h0660;
defparam \Mux0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N4
cycloneive_lcell_comb \Mux0~110 (
// Equation(s):
// \Mux0~110_combout  = (bit_num[0] & (((\Mux0~34_combout  & \Mux0~33_combout )))) # (!bit_num[0] & (\Mux0~32_combout  & ((!\Mux0~33_combout ))))

	.dataa(bit_num[0]),
	.datab(\Mux0~32_combout ),
	.datac(\Mux0~34_combout ),
	.datad(\Mux0~33_combout ),
	.cin(gnd),
	.combout(\Mux0~110_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~110 .lut_mask = 16'hA044;
defparam \Mux0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N22
cycloneive_lcell_comb \Mux0~111 (
// Equation(s):
// \Mux0~111_combout  = (\Mux0~110_combout  & ((\Mux0~33_combout  & ((!data[371]))) # (!\Mux0~33_combout  & (data[401])))) # (!\Mux0~110_combout  & (((data[371]))))

	.dataa(\Mux0~33_combout ),
	.datab(data[401]),
	.datac(\Mux0~110_combout ),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux0~111_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~111 .lut_mask = 16'h4FE0;
defparam \Mux0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N12
cycloneive_lcell_comb \Mux0~47 (
// Equation(s):
// \Mux0~47_combout  = (bit_num[5] & (((bit_num[7])))) # (!bit_num[5] & ((bit_num[7] & ((\Mux0~111_combout ))) # (!bit_num[7] & (\Mux0~46_combout ))))

	.dataa(bit_num[5]),
	.datab(\Mux0~46_combout ),
	.datac(bit_num[7]),
	.datad(\Mux0~111_combout ),
	.cin(gnd),
	.combout(\Mux0~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~47 .lut_mask = 16'hF4A4;
defparam \Mux0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N28
cycloneive_lcell_comb \Mux0~49 (
// Equation(s):
// \Mux0~49_combout  = (bit_num[6] & bit_num[4])

	.dataa(bit_num[6]),
	.datab(gnd),
	.datac(bit_num[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux0~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~49 .lut_mask = 16'hA0A0;
defparam \Mux0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N20
cycloneive_lcell_comb \Mux0~48 (
// Equation(s):
// \Mux0~48_combout  = (bit_num[0] & (bit_num[1] $ (((bit_num[2] & bit_num[3]))))) # (!bit_num[0] & (bit_num[2] & (!bit_num[1] & !bit_num[3])))

	.dataa(bit_num[0]),
	.datab(bit_num[2]),
	.datac(bit_num[1]),
	.datad(bit_num[3]),
	.cin(gnd),
	.combout(\Mux0~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~48 .lut_mask = 16'h28A4;
defparam \Mux0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N14
cycloneive_lcell_comb \Mux0~50 (
// Equation(s):
// \Mux0~50_combout  = (\Mux0~49_combout  & ((\Mux0~48_combout  & (data[401])) # (!\Mux0~48_combout  & ((data[371]))))) # (!\Mux0~49_combout  & (((data[371]))))

	.dataa(\Mux0~49_combout ),
	.datab(data[401]),
	.datac(\Mux0~48_combout ),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux0~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~50 .lut_mask = 16'hDF80;
defparam \Mux0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N2
cycloneive_lcell_comb \Mux0~30 (
// Equation(s):
// \Mux0~30_combout  = (bit_num[3] & (data[371])) # (!bit_num[3] & ((bit_num[2] & (data[371])) # (!bit_num[2] & ((data[0])))))

	.dataa(data[371]),
	.datab(bit_num[3]),
	.datac(bit_num[2]),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~30_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~30 .lut_mask = 16'hABA8;
defparam \Mux0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N18
cycloneive_lcell_comb \Mux0~22 (
// Equation(s):
// \Mux0~22_combout  = (bit_num[0] & (bit_num[1] $ (((bit_num[3] & bit_num[2]))))) # (!bit_num[0] & (!bit_num[3] & (bit_num[2] & !bit_num[1])))

	.dataa(bit_num[3]),
	.datab(bit_num[0]),
	.datac(bit_num[2]),
	.datad(bit_num[1]),
	.cin(gnd),
	.combout(\Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~22 .lut_mask = 16'h4C90;
defparam \Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N20
cycloneive_lcell_comb \Mux0~23 (
// Equation(s):
// \Mux0~23_combout  = (\Mux0~22_combout  & (data[113])) # (!\Mux0~22_combout  & ((data[104])))

	.dataa(data[113]),
	.datab(\Mux0~22_combout ),
	.datac(data[104]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~23 .lut_mask = 16'hB8B8;
defparam \Mux0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N24
cycloneive_lcell_comb \Mux0~21 (
// Equation(s):
// \Mux0~21_combout  = (bit_num[3] & (!bit_num[0] & (!bit_num[2] & bit_num[1]))) # (!bit_num[3] & (bit_num[0] & (bit_num[2] & !bit_num[1])))

	.dataa(bit_num[3]),
	.datab(bit_num[0]),
	.datac(bit_num[2]),
	.datad(bit_num[1]),
	.cin(gnd),
	.combout(\Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~21 .lut_mask = 16'h0240;
defparam \Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N6
cycloneive_lcell_comb \Mux0~24 (
// Equation(s):
// \Mux0~24_combout  = (\Mux0~23_combout  & ((data[0]) # (\Mux0~22_combout  $ (\Mux0~21_combout )))) # (!\Mux0~23_combout  & (data[0] & (\Mux0~22_combout  $ (!\Mux0~21_combout ))))

	.dataa(\Mux0~23_combout ),
	.datab(\Mux0~22_combout ),
	.datac(data[0]),
	.datad(\Mux0~21_combout ),
	.cin(gnd),
	.combout(\Mux0~24_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~24 .lut_mask = 16'hE2B8;
defparam \Mux0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N2
cycloneive_lcell_comb \Mux0~27 (
// Equation(s):
// \Mux0~27_combout  = (bit_num[2] & ((bit_num[0] & (bit_num[1] & !bit_num[3])) # (!bit_num[0] & (!bit_num[1] & bit_num[3]))))

	.dataa(bit_num[0]),
	.datab(bit_num[2]),
	.datac(bit_num[1]),
	.datad(bit_num[3]),
	.cin(gnd),
	.combout(\Mux0~27_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~27 .lut_mask = 16'h0480;
defparam \Mux0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N0
cycloneive_lcell_comb \Mux0~28 (
// Equation(s):
// \Mux0~28_combout  = (\Mux0~27_combout  & (data[104])) # (!\Mux0~27_combout  & ((data[0])))

	.dataa(gnd),
	.datab(\Mux0~27_combout ),
	.datac(data[104]),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~28_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~28 .lut_mask = 16'hF3C0;
defparam \Mux0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N8
cycloneive_lcell_comb \Mux0~25 (
// Equation(s):
// \Mux0~25_combout  = (bit_num[2] & (bit_num[1] & (bit_num[3] $ (!bit_num[0])))) # (!bit_num[2] & (!bit_num[3] & (bit_num[0] & !bit_num[1])))

	.dataa(bit_num[3]),
	.datab(bit_num[0]),
	.datac(bit_num[2]),
	.datad(bit_num[1]),
	.cin(gnd),
	.combout(\Mux0~25_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~25 .lut_mask = 16'h9004;
defparam \Mux0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y18_N10
cycloneive_lcell_comb \Mux0~26 (
// Equation(s):
// \Mux0~26_combout  = (data[0] & ((\Mux0~23_combout ) # (\Mux0~25_combout  $ (!\Mux0~22_combout )))) # (!data[0] & (\Mux0~23_combout  & (\Mux0~25_combout  $ (\Mux0~22_combout ))))

	.dataa(data[0]),
	.datab(\Mux0~23_combout ),
	.datac(\Mux0~25_combout ),
	.datad(\Mux0~22_combout ),
	.cin(gnd),
	.combout(\Mux0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~26 .lut_mask = 16'hACCA;
defparam \Mux0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N8
cycloneive_lcell_comb \Mux0~29 (
// Equation(s):
// \Mux0~29_combout  = (bit_num[6] & (((\Mux0~26_combout ) # (bit_num[4])))) # (!bit_num[6] & (\Mux0~28_combout  & ((!bit_num[4]))))

	.dataa(bit_num[6]),
	.datab(\Mux0~28_combout ),
	.datac(\Mux0~26_combout ),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~29 .lut_mask = 16'hAAE4;
defparam \Mux0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N10
cycloneive_lcell_comb \Mux0~31 (
// Equation(s):
// \Mux0~31_combout  = (\Mux0~29_combout  & ((\Mux0~30_combout ) # ((!bit_num[4])))) # (!\Mux0~29_combout  & (((\Mux0~24_combout  & bit_num[4]))))

	.dataa(\Mux0~30_combout ),
	.datab(\Mux0~24_combout ),
	.datac(\Mux0~29_combout ),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~31_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~31 .lut_mask = 16'hACF0;
defparam \Mux0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N22
cycloneive_lcell_comb \Mux0~51 (
// Equation(s):
// \Mux0~51_combout  = (\Mux0~47_combout  & ((\Mux0~50_combout ) # ((!bit_num[5])))) # (!\Mux0~47_combout  & (((bit_num[5] & \Mux0~31_combout ))))

	.dataa(\Mux0~47_combout ),
	.datab(\Mux0~50_combout ),
	.datac(bit_num[5]),
	.datad(\Mux0~31_combout ),
	.cin(gnd),
	.combout(\Mux0~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~51 .lut_mask = 16'hDA8A;
defparam \Mux0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N10
cycloneive_lcell_comb \Mux0~97 (
// Equation(s):
// \Mux0~97_combout  = (!bit_num[1] & ((bit_num[6] & (!bit_num[7] & bit_num[4])) # (!bit_num[6] & (bit_num[7] & !bit_num[4]))))

	.dataa(bit_num[6]),
	.datab(bit_num[1]),
	.datac(bit_num[7]),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~97_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~97 .lut_mask = 16'h0210;
defparam \Mux0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N28
cycloneive_lcell_comb \Mux0~98 (
// Equation(s):
// \Mux0~98_combout  = (bit_num[6] & ((bit_num[1] & (bit_num[7] $ (bit_num[4]))) # (!bit_num[1] & (bit_num[7] & bit_num[4]))))

	.dataa(bit_num[6]),
	.datab(bit_num[1]),
	.datac(bit_num[7]),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~98_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~98 .lut_mask = 16'h2880;
defparam \Mux0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N22
cycloneive_lcell_comb \Mux0~99 (
// Equation(s):
// \Mux0~99_combout  = (\Mux0~98_combout  & ((data[104]))) # (!\Mux0~98_combout  & (data[113]))

	.dataa(gnd),
	.datab(\Mux0~98_combout ),
	.datac(data[113]),
	.datad(data[104]),
	.cin(gnd),
	.combout(\Mux0~99_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~99 .lut_mask = 16'hFC30;
defparam \Mux0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N0
cycloneive_lcell_comb \Mux0~100 (
// Equation(s):
// \Mux0~100_combout  = (\Mux0~97_combout  & ((\Mux0~98_combout  & ((data[0]))) # (!\Mux0~98_combout  & (\Mux0~99_combout )))) # (!\Mux0~97_combout  & ((\Mux0~98_combout  & (\Mux0~99_combout )) # (!\Mux0~98_combout  & ((data[0])))))

	.dataa(\Mux0~97_combout ),
	.datab(\Mux0~98_combout ),
	.datac(\Mux0~99_combout ),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~100_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~100 .lut_mask = 16'hF960;
defparam \Mux0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N18
cycloneive_lcell_comb \Mux0~105 (
// Equation(s):
// \Mux0~105_combout  = (bit_num[2] & ((bit_num[3] & (data[104])) # (!bit_num[3] & ((\Mux0~100_combout ))))) # (!bit_num[2] & (data[104]))

	.dataa(data[104]),
	.datab(\Mux0~100_combout ),
	.datac(bit_num[2]),
	.datad(bit_num[3]),
	.cin(gnd),
	.combout(\Mux0~105_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~105 .lut_mask = 16'hAACA;
defparam \Mux0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N30
cycloneive_lcell_comb \Mux0~95 (
// Equation(s):
// \Mux0~95_combout  = (bit_num[6] & (!bit_num[1] & (!bit_num[7] & !bit_num[4]))) # (!bit_num[6] & ((bit_num[1] & (!bit_num[7] & !bit_num[4])) # (!bit_num[1] & (bit_num[7] $ (bit_num[4])))))

	.dataa(bit_num[6]),
	.datab(bit_num[1]),
	.datac(bit_num[7]),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~95_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~95 .lut_mask = 16'h0116;
defparam \Mux0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N24
cycloneive_lcell_comb \Mux0~96 (
// Equation(s):
// \Mux0~96_combout  = (bit_num[6] & (!bit_num[1] & (!bit_num[7] & !bit_num[4]))) # (!bit_num[6] & ((bit_num[1] & (bit_num[7] $ (bit_num[4]))) # (!bit_num[1] & (bit_num[7] & bit_num[4]))))

	.dataa(bit_num[6]),
	.datab(bit_num[1]),
	.datac(bit_num[7]),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~96_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~96 .lut_mask = 16'h1442;
defparam \Mux0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N4
cycloneive_lcell_comb \Mux0~106 (
// Equation(s):
// \Mux0~106_combout  = (\Mux0~95_combout  & (bit_num[3] $ (((bit_num[2]) # (!\Mux0~96_combout ))))) # (!\Mux0~95_combout  & (bit_num[2] & ((\Mux0~96_combout ) # (!bit_num[3]))))

	.dataa(\Mux0~95_combout ),
	.datab(\Mux0~96_combout ),
	.datac(bit_num[2]),
	.datad(bit_num[3]),
	.cin(gnd),
	.combout(\Mux0~106_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~106 .lut_mask = 16'h48F2;
defparam \Mux0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N14
cycloneive_lcell_comb \Mux0~107 (
// Equation(s):
// \Mux0~107_combout  = (\Mux0~106_combout  & (\Mux0~105_combout )) # (!\Mux0~106_combout  & ((data[0])))

	.dataa(gnd),
	.datab(\Mux0~105_combout ),
	.datac(\Mux0~106_combout ),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~107_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~107 .lut_mask = 16'hCFC0;
defparam \Mux0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N10
cycloneive_lcell_comb \Mux0~63 (
// Equation(s):
// \Mux0~63_combout  = (bit_num[6] & (bit_num[2] & (bit_num[7] & bit_num[4]))) # (!bit_num[6] & (!bit_num[2] & (bit_num[7] $ (bit_num[4]))))

	.dataa(bit_num[6]),
	.datab(bit_num[2]),
	.datac(bit_num[7]),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~63 .lut_mask = 16'h8110;
defparam \Mux0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N8
cycloneive_lcell_comb \Mux0~62 (
// Equation(s):
// \Mux0~62_combout  = (bit_num[2] & ((bit_num[6] & (!bit_num[7] & bit_num[4])) # (!bit_num[6] & (bit_num[7] & !bit_num[4]))))

	.dataa(bit_num[6]),
	.datab(bit_num[2]),
	.datac(bit_num[7]),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~62 .lut_mask = 16'h0840;
defparam \Mux0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N28
cycloneive_lcell_comb \Mux0~64 (
// Equation(s):
// \Mux0~64_combout  = (\Mux0~63_combout  & ((data[104]))) # (!\Mux0~63_combout  & (data[113]))

	.dataa(data[113]),
	.datab(gnd),
	.datac(\Mux0~63_combout ),
	.datad(data[104]),
	.cin(gnd),
	.combout(\Mux0~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~64 .lut_mask = 16'hFA0A;
defparam \Mux0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N6
cycloneive_lcell_comb \Mux0~65 (
// Equation(s):
// \Mux0~65_combout  = (\Mux0~63_combout  & ((\Mux0~62_combout  & (data[0])) # (!\Mux0~62_combout  & ((\Mux0~64_combout ))))) # (!\Mux0~63_combout  & ((\Mux0~62_combout  & ((\Mux0~64_combout ))) # (!\Mux0~62_combout  & (data[0]))))

	.dataa(\Mux0~63_combout ),
	.datab(\Mux0~62_combout ),
	.datac(data[0]),
	.datad(\Mux0~64_combout ),
	.cin(gnd),
	.combout(\Mux0~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~65 .lut_mask = 16'hF690;
defparam \Mux0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N24
cycloneive_lcell_comb \Mux0~69 (
// Equation(s):
// \Mux0~69_combout  = (bit_num[6] & (!bit_num[2] & (bit_num[7] $ (bit_num[4]))))

	.dataa(bit_num[6]),
	.datab(bit_num[2]),
	.datac(bit_num[7]),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~69 .lut_mask = 16'h0220;
defparam \Mux0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N26
cycloneive_lcell_comb \Mux0~70 (
// Equation(s):
// \Mux0~70_combout  = (\Mux0~69_combout  & (data[104])) # (!\Mux0~69_combout  & ((data[0])))

	.dataa(data[104]),
	.datab(\Mux0~69_combout ),
	.datac(data[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux0~70_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~70 .lut_mask = 16'hB8B8;
defparam \Mux0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N6
cycloneive_lcell_comb \Mux0~66 (
// Equation(s):
// \Mux0~66_combout  = (bit_num[7] & (data[104])) # (!bit_num[7] & ((data[113])))

	.dataa(data[104]),
	.datab(bit_num[7]),
	.datac(data[113]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux0~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~66 .lut_mask = 16'hB8B8;
defparam \Mux0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N12
cycloneive_lcell_comb \Mux0~108 (
// Equation(s):
// \Mux0~108_combout  = (bit_num[7] & (!bit_num[6] & ((bit_num[2]) # (!bit_num[4])))) # (!bit_num[7] & (bit_num[6] & ((bit_num[4]) # (!bit_num[2]))))

	.dataa(bit_num[2]),
	.datab(bit_num[7]),
	.datac(bit_num[4]),
	.datad(bit_num[6]),
	.cin(gnd),
	.combout(\Mux0~108_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~108 .lut_mask = 16'h318C;
defparam \Mux0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N28
cycloneive_lcell_comb \Mux0~67 (
// Equation(s):
// \Mux0~67_combout  = (bit_num[6] & (data[104])) # (!bit_num[6] & ((data[113])))

	.dataa(gnd),
	.datab(bit_num[6]),
	.datac(data[104]),
	.datad(data[113]),
	.cin(gnd),
	.combout(\Mux0~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~67 .lut_mask = 16'hF3C0;
defparam \Mux0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N22
cycloneive_lcell_comb \Mux0~109 (
// Equation(s):
// \Mux0~109_combout  = (\Mux0~108_combout  & ((\Mux0~67_combout ) # ((bit_num[4])))) # (!\Mux0~108_combout  & (((!bit_num[4] & data[0]))))

	.dataa(\Mux0~108_combout ),
	.datab(\Mux0~67_combout ),
	.datac(bit_num[4]),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~109_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~109 .lut_mask = 16'hADA8;
defparam \Mux0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N26
cycloneive_lcell_comb \Mux0~68 (
// Equation(s):
// \Mux0~68_combout  = (bit_num[4] & ((\Mux0~109_combout  & (\Mux0~66_combout )) # (!\Mux0~109_combout  & ((data[0]))))) # (!bit_num[4] & (((\Mux0~109_combout ))))

	.dataa(\Mux0~66_combout ),
	.datab(bit_num[4]),
	.datac(\Mux0~109_combout ),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~68 .lut_mask = 16'hBCB0;
defparam \Mux0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N4
cycloneive_lcell_comb \Mux0~71 (
// Equation(s):
// \Mux0~71_combout  = (bit_num[3] & (((bit_num[1])))) # (!bit_num[3] & ((bit_num[1] & ((\Mux0~68_combout ))) # (!bit_num[1] & (\Mux0~70_combout ))))

	.dataa(\Mux0~70_combout ),
	.datab(bit_num[3]),
	.datac(bit_num[1]),
	.datad(\Mux0~68_combout ),
	.cin(gnd),
	.combout(\Mux0~71_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~71 .lut_mask = 16'hF2C2;
defparam \Mux0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N0
cycloneive_lcell_comb \Mux0~73 (
// Equation(s):
// \Mux0~73_combout  = (!bit_num[2] & ((bit_num[6] & (!bit_num[7] & bit_num[4])) # (!bit_num[6] & (bit_num[7] & !bit_num[4]))))

	.dataa(bit_num[6]),
	.datab(bit_num[2]),
	.datac(bit_num[7]),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~73_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~73 .lut_mask = 16'h0210;
defparam \Mux0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N18
cycloneive_lcell_comb \Mux0~74 (
// Equation(s):
// \Mux0~74_combout  = (\Mux0~73_combout  & (data[113])) # (!\Mux0~73_combout  & ((data[0])))

	.dataa(data[113]),
	.datab(\Mux0~73_combout ),
	.datac(data[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux0~74_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~74 .lut_mask = 16'hB8B8;
defparam \Mux0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N22
cycloneive_lcell_comb \Mux0~72 (
// Equation(s):
// \Mux0~72_combout  = (bit_num[6] & ((bit_num[7] & ((bit_num[4]) # (!bit_num[2]))) # (!bit_num[7] & ((!bit_num[4]))))) # (!bit_num[6] & ((bit_num[2]) # ((bit_num[4]))))

	.dataa(bit_num[6]),
	.datab(bit_num[2]),
	.datac(bit_num[7]),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~72_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~72 .lut_mask = 16'hF56E;
defparam \Mux0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N20
cycloneive_lcell_comb \Mux0~75 (
// Equation(s):
// \Mux0~75_combout  = (data[104] & ((\Mux0~74_combout ) # (\Mux0~72_combout  $ (!\Mux0~73_combout )))) # (!data[104] & (\Mux0~74_combout  & (\Mux0~72_combout  $ (\Mux0~73_combout ))))

	.dataa(data[104]),
	.datab(\Mux0~74_combout ),
	.datac(\Mux0~72_combout ),
	.datad(\Mux0~73_combout ),
	.cin(gnd),
	.combout(\Mux0~75_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~75 .lut_mask = 16'hACCA;
defparam \Mux0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y20_N30
cycloneive_lcell_comb \Mux0~76 (
// Equation(s):
// \Mux0~76_combout  = (bit_num[3] & ((\Mux0~71_combout  & ((\Mux0~75_combout ))) # (!\Mux0~71_combout  & (\Mux0~65_combout )))) # (!bit_num[3] & (((\Mux0~71_combout ))))

	.dataa(\Mux0~65_combout ),
	.datab(bit_num[3]),
	.datac(\Mux0~71_combout ),
	.datad(\Mux0~75_combout ),
	.cin(gnd),
	.combout(\Mux0~76_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~76 .lut_mask = 16'hF838;
defparam \Mux0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N4
cycloneive_lcell_comb \Mux0~80 (
// Equation(s):
// \Mux0~80_combout  = (bit_num[2] & (!bit_num[3] & (bit_num[4] $ (bit_num[6])))) # (!bit_num[2] & (bit_num[4] $ (((bit_num[6])))))

	.dataa(bit_num[4]),
	.datab(bit_num[2]),
	.datac(bit_num[3]),
	.datad(bit_num[6]),
	.cin(gnd),
	.combout(\Mux0~80_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~80 .lut_mask = 16'h152A;
defparam \Mux0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N14
cycloneive_lcell_comb \Mux0~81 (
// Equation(s):
// \Mux0~81_combout  = (!bit_num[4] & (bit_num[2] & (bit_num[3] $ (bit_num[6]))))

	.dataa(bit_num[4]),
	.datab(bit_num[2]),
	.datac(bit_num[3]),
	.datad(bit_num[6]),
	.cin(gnd),
	.combout(\Mux0~81_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~81 .lut_mask = 16'h0440;
defparam \Mux0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N24
cycloneive_lcell_comb \Mux0~82 (
// Equation(s):
// \Mux0~82_combout  = (\Mux0~80_combout  & (\Mux0~81_combout )) # (!\Mux0~80_combout  & ((\Mux0~81_combout  & (data[104])) # (!\Mux0~81_combout  & ((data[0])))))

	.dataa(\Mux0~80_combout ),
	.datab(\Mux0~81_combout ),
	.datac(data[104]),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~82_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~82 .lut_mask = 16'hD9C8;
defparam \Mux0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N2
cycloneive_lcell_comb \Mux0~83 (
// Equation(s):
// \Mux0~83_combout  = (\Mux0~80_combout  & ((\Mux0~82_combout  & (data[209])) # (!\Mux0~82_combout  & ((data[113]))))) # (!\Mux0~80_combout  & (\Mux0~82_combout ))

	.dataa(\Mux0~80_combout ),
	.datab(\Mux0~82_combout ),
	.datac(data[209]),
	.datad(data[113]),
	.cin(gnd),
	.combout(\Mux0~83_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~83 .lut_mask = 16'hE6C4;
defparam \Mux0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N8
cycloneive_lcell_comb \Mux0~84 (
// Equation(s):
// \Mux0~84_combout  = (bit_num[6] & ((data[113]))) # (!bit_num[6] & (data[209]))

	.dataa(gnd),
	.datab(bit_num[6]),
	.datac(data[209]),
	.datad(data[113]),
	.cin(gnd),
	.combout(\Mux0~84_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~84 .lut_mask = 16'hFC30;
defparam \Mux0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N6
cycloneive_lcell_comb \Mux0~85 (
// Equation(s):
// \Mux0~85_combout  = (bit_num[3] & (\Mux0~84_combout )) # (!bit_num[3] & ((data[104])))

	.dataa(\Mux0~84_combout ),
	.datab(bit_num[3]),
	.datac(data[104]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux0~85_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~85 .lut_mask = 16'hB8B8;
defparam \Mux0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N8
cycloneive_lcell_comb \Mux0~86 (
// Equation(s):
// \Mux0~86_combout  = (bit_num[6] & ((bit_num[3] $ (bit_num[4])) # (!bit_num[2]))) # (!bit_num[6] & ((bit_num[3] & ((bit_num[4]) # (!bit_num[2]))) # (!bit_num[3] & (bit_num[4] & !bit_num[2]))))

	.dataa(bit_num[6]),
	.datab(bit_num[3]),
	.datac(bit_num[4]),
	.datad(bit_num[2]),
	.cin(gnd),
	.combout(\Mux0~86_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~86 .lut_mask = 16'h68FE;
defparam \Mux0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N26
cycloneive_lcell_comb \Mux0~87 (
// Equation(s):
// \Mux0~87_combout  = (bit_num[2] & ((\Mux0~86_combout  & (\Mux0~85_combout )) # (!\Mux0~86_combout  & ((data[0]))))) # (!bit_num[2] & (((\Mux0~86_combout  & data[0]))))

	.dataa(\Mux0~85_combout ),
	.datab(bit_num[2]),
	.datac(\Mux0~86_combout ),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~87_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~87 .lut_mask = 16'hBC80;
defparam \Mux0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N12
cycloneive_lcell_comb \Mux0~88 (
// Equation(s):
// \Mux0~88_combout  = (bit_num[7] & (bit_num[1])) # (!bit_num[7] & ((bit_num[1] & (\Mux0~83_combout )) # (!bit_num[1] & ((\Mux0~87_combout )))))

	.dataa(bit_num[7]),
	.datab(bit_num[1]),
	.datac(\Mux0~83_combout ),
	.datad(\Mux0~87_combout ),
	.cin(gnd),
	.combout(\Mux0~88_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~88 .lut_mask = 16'hD9C8;
defparam \Mux0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N24
cycloneive_lcell_comb \Mux0~77 (
// Equation(s):
// \Mux0~77_combout  = (bit_num[4] & (data[113])) # (!bit_num[4] & ((data[104])))

	.dataa(data[113]),
	.datab(bit_num[4]),
	.datac(data[104]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux0~77_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~77 .lut_mask = 16'hB8B8;
defparam \Mux0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N2
cycloneive_lcell_comb \Mux0~78 (
// Equation(s):
// \Mux0~78_combout  = (bit_num[2] & ((bit_num[6] & (bit_num[3] $ (!bit_num[4]))) # (!bit_num[6] & (bit_num[3] & !bit_num[4]))))

	.dataa(bit_num[6]),
	.datab(bit_num[3]),
	.datac(bit_num[4]),
	.datad(bit_num[2]),
	.cin(gnd),
	.combout(\Mux0~78_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~78 .lut_mask = 16'h8600;
defparam \Mux0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N4
cycloneive_lcell_comb \Mux0~79 (
// Equation(s):
// \Mux0~79_combout  = (\Mux0~78_combout  & (\Mux0~77_combout )) # (!\Mux0~78_combout  & ((data[0])))

	.dataa(gnd),
	.datab(\Mux0~77_combout ),
	.datac(data[0]),
	.datad(\Mux0~78_combout ),
	.cin(gnd),
	.combout(\Mux0~79_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~79 .lut_mask = 16'hCCF0;
defparam \Mux0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N20
cycloneive_lcell_comb \Mux0~89 (
// Equation(s):
// \Mux0~89_combout  = (bit_num[4] & ((bit_num[2] & (!bit_num[3] & bit_num[6])) # (!bit_num[2] & (bit_num[3]))))

	.dataa(bit_num[4]),
	.datab(bit_num[2]),
	.datac(bit_num[3]),
	.datad(bit_num[6]),
	.cin(gnd),
	.combout(\Mux0~89_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~89 .lut_mask = 16'h2820;
defparam \Mux0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N30
cycloneive_lcell_comb \Mux0~90 (
// Equation(s):
// \Mux0~90_combout  = (bit_num[4] & (bit_num[6] & ((!bit_num[3]) # (!bit_num[2]))))

	.dataa(bit_num[4]),
	.datab(bit_num[2]),
	.datac(bit_num[3]),
	.datad(bit_num[6]),
	.cin(gnd),
	.combout(\Mux0~90_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~90 .lut_mask = 16'h2A00;
defparam \Mux0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N16
cycloneive_lcell_comb \Mux0~91 (
// Equation(s):
// \Mux0~91_combout  = (\Mux0~89_combout  & (\Mux0~90_combout )) # (!\Mux0~89_combout  & ((\Mux0~90_combout  & (data[209])) # (!\Mux0~90_combout  & ((data[0])))))

	.dataa(\Mux0~89_combout ),
	.datab(\Mux0~90_combout ),
	.datac(data[209]),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~91_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~91 .lut_mask = 16'hD9C8;
defparam \Mux0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y18_N10
cycloneive_lcell_comb \Mux0~92 (
// Equation(s):
// \Mux0~92_combout  = (\Mux0~91_combout  & ((data[113]) # ((!\Mux0~89_combout )))) # (!\Mux0~91_combout  & (((data[104] & \Mux0~89_combout ))))

	.dataa(data[113]),
	.datab(\Mux0~91_combout ),
	.datac(data[104]),
	.datad(\Mux0~89_combout ),
	.cin(gnd),
	.combout(\Mux0~92_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~92 .lut_mask = 16'hB8CC;
defparam \Mux0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N22
cycloneive_lcell_comb \Mux0~93 (
// Equation(s):
// \Mux0~93_combout  = (\Mux0~88_combout  & (((\Mux0~92_combout ) # (!bit_num[7])))) # (!\Mux0~88_combout  & (\Mux0~79_combout  & (bit_num[7])))

	.dataa(\Mux0~88_combout ),
	.datab(\Mux0~79_combout ),
	.datac(bit_num[7]),
	.datad(\Mux0~92_combout ),
	.cin(gnd),
	.combout(\Mux0~93_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~93 .lut_mask = 16'hEA4A;
defparam \Mux0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N26
cycloneive_lcell_comb \Mux0~94 (
// Equation(s):
// \Mux0~94_combout  = (bit_num[5] & (((\Mux0~76_combout )) # (!bit_num[0]))) # (!bit_num[5] & (bit_num[0] & ((\Mux0~93_combout ))))

	.dataa(bit_num[5]),
	.datab(bit_num[0]),
	.datac(\Mux0~76_combout ),
	.datad(\Mux0~93_combout ),
	.cin(gnd),
	.combout(\Mux0~94_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~94 .lut_mask = 16'hE6A2;
defparam \Mux0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N20
cycloneive_lcell_comb \Mux0~52 (
// Equation(s):
// \Mux0~52_combout  = (!bit_num[1] & (bit_num[2] & (bit_num[7] $ (!bit_num[4]))))

	.dataa(bit_num[7]),
	.datab(bit_num[1]),
	.datac(bit_num[2]),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~52 .lut_mask = 16'h2010;
defparam \Mux0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N6
cycloneive_lcell_comb \Mux0~53 (
// Equation(s):
// \Mux0~53_combout  = (\Mux0~52_combout  & (data[113])) # (!\Mux0~52_combout  & ((data[0])))

	.dataa(gnd),
	.datab(\Mux0~52_combout ),
	.datac(data[113]),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~53 .lut_mask = 16'hF3C0;
defparam \Mux0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N16
cycloneive_lcell_comb \Mux0~55 (
// Equation(s):
// \Mux0~55_combout  = (bit_num[4] & (bit_num[7] & (bit_num[1] & !bit_num[2]))) # (!bit_num[4] & (bit_num[2] & (bit_num[7] $ (bit_num[1]))))

	.dataa(bit_num[7]),
	.datab(bit_num[1]),
	.datac(bit_num[4]),
	.datad(bit_num[2]),
	.cin(gnd),
	.combout(\Mux0~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~55 .lut_mask = 16'h0680;
defparam \Mux0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N10
cycloneive_lcell_comb \Mux0~56 (
// Equation(s):
// \Mux0~56_combout  = (\Mux0~55_combout  & (data[104])) # (!\Mux0~55_combout  & ((data[209])))

	.dataa(data[104]),
	.datab(\Mux0~55_combout ),
	.datac(data[209]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux0~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~56 .lut_mask = 16'hB8B8;
defparam \Mux0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N14
cycloneive_lcell_comb \Mux0~54 (
// Equation(s):
// \Mux0~54_combout  = (!bit_num[7] & (!bit_num[1] & (bit_num[4] & bit_num[2])))

	.dataa(bit_num[7]),
	.datab(bit_num[1]),
	.datac(bit_num[4]),
	.datad(bit_num[2]),
	.cin(gnd),
	.combout(\Mux0~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~54 .lut_mask = 16'h1000;
defparam \Mux0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N20
cycloneive_lcell_comb \Mux0~57 (
// Equation(s):
// \Mux0~57_combout  = (\Mux0~56_combout  & ((data[0]) # (\Mux0~55_combout  $ (\Mux0~54_combout )))) # (!\Mux0~56_combout  & (data[0] & (\Mux0~55_combout  $ (!\Mux0~54_combout ))))

	.dataa(\Mux0~56_combout ),
	.datab(\Mux0~55_combout ),
	.datac(\Mux0~54_combout ),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~57 .lut_mask = 16'hEB28;
defparam \Mux0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y18_N30
cycloneive_lcell_comb \Mux0~58 (
// Equation(s):
// \Mux0~58_combout  = (bit_num[6] & (((bit_num[3])))) # (!bit_num[6] & ((bit_num[3] & ((data[0]))) # (!bit_num[3] & (\Mux0~57_combout ))))

	.dataa(bit_num[6]),
	.datab(\Mux0~57_combout ),
	.datac(bit_num[3]),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~58 .lut_mask = 16'hF4A4;
defparam \Mux0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N16
cycloneive_lcell_comb \Mux0~59 (
// Equation(s):
// \Mux0~59_combout  = (bit_num[7] & (!bit_num[2] & (bit_num[1] $ (bit_num[4])))) # (!bit_num[7] & ((bit_num[1] & (!bit_num[2] & bit_num[4])) # (!bit_num[1] & (bit_num[2] & !bit_num[4]))))

	.dataa(bit_num[7]),
	.datab(bit_num[1]),
	.datac(bit_num[2]),
	.datad(bit_num[4]),
	.cin(gnd),
	.combout(\Mux0~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~59 .lut_mask = 16'h0618;
defparam \Mux0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N26
cycloneive_lcell_comb \Mux0~60 (
// Equation(s):
// \Mux0~60_combout  = (\Mux0~59_combout  & (data[104])) # (!\Mux0~59_combout  & ((data[0])))

	.dataa(data[104]),
	.datab(\Mux0~59_combout ),
	.datac(gnd),
	.datad(data[0]),
	.cin(gnd),
	.combout(\Mux0~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~60 .lut_mask = 16'hBB88;
defparam \Mux0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y19_N12
cycloneive_lcell_comb \Mux0~61 (
// Equation(s):
// \Mux0~61_combout  = (\Mux0~58_combout  & (((\Mux0~60_combout ) # (!bit_num[6])))) # (!\Mux0~58_combout  & (\Mux0~53_combout  & ((bit_num[6]))))

	.dataa(\Mux0~53_combout ),
	.datab(\Mux0~58_combout ),
	.datac(\Mux0~60_combout ),
	.datad(bit_num[6]),
	.cin(gnd),
	.combout(\Mux0~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~61 .lut_mask = 16'hE2CC;
defparam \Mux0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N28
cycloneive_lcell_comb \Mux0~101 (
// Equation(s):
// \Mux0~101_combout  = (bit_num[0] & (((\Mux0~94_combout )))) # (!bit_num[0] & ((\Mux0~94_combout  & (\Mux0~107_combout )) # (!\Mux0~94_combout  & ((\Mux0~61_combout )))))

	.dataa(\Mux0~107_combout ),
	.datab(bit_num[0]),
	.datac(\Mux0~94_combout ),
	.datad(\Mux0~61_combout ),
	.cin(gnd),
	.combout(\Mux0~101_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~101 .lut_mask = 16'hE3E0;
defparam \Mux0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N14
cycloneive_lcell_comb \Mux0~102 (
// Equation(s):
// \Mux0~102_combout  = (bit_num[9] & ((bit_num[8] & ((\Mux0~101_combout ))) # (!bit_num[8] & (\Mux0~51_combout )))) # (!bit_num[9] & (((!bit_num[8]))))

	.dataa(\Mux0~51_combout ),
	.datab(\Mux0~101_combout ),
	.datac(bit_num[9]),
	.datad(bit_num[8]),
	.cin(gnd),
	.combout(\Mux0~102_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~102 .lut_mask = 16'hC0AF;
defparam \Mux0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N12
cycloneive_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (bit_num[2] & !bit_num[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(bit_num[2]),
	.datad(bit_num[3]),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'h00F0;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N8
cycloneive_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (!bit_num[1] & ((bit_num[7] & (bit_num[4] $ (!bit_num[5]))) # (!bit_num[7] & (!bit_num[4] & bit_num[5]))))

	.dataa(bit_num[1]),
	.datab(bit_num[7]),
	.datac(bit_num[4]),
	.datad(bit_num[5]),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'h4104;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N10
cycloneive_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\Mux0~3_combout  & ((\Mux0~2_combout  & (data[401])) # (!\Mux0~2_combout  & ((data[371]))))) # (!\Mux0~3_combout  & (((data[371]))))

	.dataa(\Mux0~3_combout ),
	.datab(\Mux0~2_combout ),
	.datac(data[401]),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hF780;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N18
cycloneive_lcell_comb \Mux0~18 (
// Equation(s):
// \Mux0~18_combout  = (!bit_num[1] & ((bit_num[7] & (!bit_num[4] & bit_num[5])) # (!bit_num[7] & (bit_num[4] & !bit_num[5]))))

	.dataa(bit_num[1]),
	.datab(bit_num[7]),
	.datac(bit_num[4]),
	.datad(bit_num[5]),
	.cin(gnd),
	.combout(\Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~18 .lut_mask = 16'h0410;
defparam \Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N28
cycloneive_lcell_comb \Mux0~19 (
// Equation(s):
// \Mux0~19_combout  = (\Mux0~3_combout  & ((\Mux0~18_combout  & (data[401])) # (!\Mux0~18_combout  & ((data[371]))))) # (!\Mux0~3_combout  & (((data[371]))))

	.dataa(\Mux0~3_combout ),
	.datab(\Mux0~18_combout ),
	.datac(data[401]),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~19 .lut_mask = 16'hF780;
defparam \Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N26
cycloneive_lcell_comb \Mux0~14 (
// Equation(s):
// \Mux0~14_combout  = (bit_num[7] & (bit_num[5] & (data[401] $ (data[371]))))

	.dataa(data[401]),
	.datab(bit_num[7]),
	.datac(bit_num[5]),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~14 .lut_mask = 16'h4080;
defparam \Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N20
cycloneive_lcell_comb \Mux0~15 (
// Equation(s):
// \Mux0~15_combout  = data[371] $ (((bit_num[2] & (bit_num[3] & \Mux0~14_combout ))))

	.dataa(bit_num[2]),
	.datab(bit_num[3]),
	.datac(\Mux0~14_combout ),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~15 .lut_mask = 16'h7F80;
defparam \Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N4
cycloneive_lcell_comb \Mux0~11 (
// Equation(s):
// \Mux0~11_combout  = bit_num[1] $ (((bit_num[2] & (bit_num[3] & !bit_num[4]))))

	.dataa(bit_num[2]),
	.datab(bit_num[3]),
	.datac(bit_num[4]),
	.datad(bit_num[1]),
	.cin(gnd),
	.combout(\Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~11 .lut_mask = 16'hF708;
defparam \Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N22
cycloneive_lcell_comb \Mux0~12 (
// Equation(s):
// \Mux0~12_combout  = (data[401] & (!data[371] & (bit_num[7] $ (bit_num[5])))) # (!data[401] & (data[371] & (bit_num[7] $ (bit_num[5]))))

	.dataa(data[401]),
	.datab(bit_num[7]),
	.datac(bit_num[5]),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~12 .lut_mask = 16'h1428;
defparam \Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N24
cycloneive_lcell_comb \Mux0~13 (
// Equation(s):
// \Mux0~13_combout  = (bit_num[4] & (\Mux0~11_combout )) # (!bit_num[4] & (data[371] $ (((\Mux0~11_combout  & \Mux0~12_combout )))))

	.dataa(bit_num[4]),
	.datab(\Mux0~11_combout ),
	.datac(\Mux0~12_combout ),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~13 .lut_mask = 16'h9DC8;
defparam \Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N30
cycloneive_lcell_comb \Mux0~16 (
// Equation(s):
// \Mux0~16_combout  = (bit_num[4] & (\Mux0~15_combout  $ (((\Mux0~14_combout  & \Mux0~13_combout ))))) # (!bit_num[4] & (((\Mux0~13_combout ))))

	.dataa(\Mux0~14_combout ),
	.datab(\Mux0~15_combout ),
	.datac(bit_num[4]),
	.datad(\Mux0~13_combout ),
	.cin(gnd),
	.combout(\Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~16 .lut_mask = 16'h6FC0;
defparam \Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N30
cycloneive_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (bit_num[5] & (bit_num[1] $ (((bit_num[2] & bit_num[3])))))

	.dataa(bit_num[1]),
	.datab(bit_num[5]),
	.datac(bit_num[2]),
	.datad(bit_num[3]),
	.cin(gnd),
	.combout(\Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = 16'h4888;
defparam \Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y19_N24
cycloneive_lcell_comb \Mux0~7 (
// Equation(s):
// \Mux0~7_combout  = (\Mux0~6_combout  & ((bit_num[7] & ((data[401]))) # (!bit_num[7] & (data[371])))) # (!\Mux0~6_combout  & (data[371]))

	.dataa(data[371]),
	.datab(data[401]),
	.datac(\Mux0~6_combout ),
	.datad(bit_num[7]),
	.cin(gnd),
	.combout(\Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~7 .lut_mask = 16'hCAAA;
defparam \Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N6
cycloneive_lcell_comb \Mux0~8 (
// Equation(s):
// \Mux0~8_combout  = (bit_num[4] & ((bit_num[1]))) # (!bit_num[4] & (\Mux0~7_combout ))

	.dataa(bit_num[4]),
	.datab(\Mux0~7_combout ),
	.datac(bit_num[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~8 .lut_mask = 16'hE4E4;
defparam \Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N16
cycloneive_lcell_comb \Mux0~9 (
// Equation(s):
// \Mux0~9_combout  = \Mux0~8_combout  $ (((bit_num[2] & (bit_num[3] & bit_num[4]))))

	.dataa(bit_num[2]),
	.datab(bit_num[3]),
	.datac(bit_num[4]),
	.datad(\Mux0~8_combout ),
	.cin(gnd),
	.combout(\Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~9 .lut_mask = 16'h7F80;
defparam \Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N12
cycloneive_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (bit_num[7] & (((data[371])))) # (!bit_num[7] & ((bit_num[5] & ((data[371]))) # (!bit_num[5] & (data[401]))))

	.dataa(data[401]),
	.datab(bit_num[7]),
	.datac(bit_num[5]),
	.datad(data[371]),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'hFE02;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N2
cycloneive_lcell_comb \Mux0~10 (
// Equation(s):
// \Mux0~10_combout  = (\Mux0~9_combout  & (((\Mux0~5_combout ) # (!bit_num[4])))) # (!\Mux0~9_combout  & (data[371] & (bit_num[4])))

	.dataa(data[371]),
	.datab(\Mux0~9_combout ),
	.datac(bit_num[4]),
	.datad(\Mux0~5_combout ),
	.cin(gnd),
	.combout(\Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~10 .lut_mask = 16'hEC2C;
defparam \Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N0
cycloneive_lcell_comb \Mux0~17 (
// Equation(s):
// \Mux0~17_combout  = (bit_num[6] & (((\Mux0~10_combout ) # (!bit_num[0])))) # (!bit_num[6] & (\Mux0~16_combout  & (bit_num[0])))

	.dataa(\Mux0~16_combout ),
	.datab(bit_num[6]),
	.datac(bit_num[0]),
	.datad(\Mux0~10_combout ),
	.cin(gnd),
	.combout(\Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~17 .lut_mask = 16'hEC2C;
defparam \Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y19_N14
cycloneive_lcell_comb \Mux0~20 (
// Equation(s):
// \Mux0~20_combout  = (bit_num[0] & (((\Mux0~17_combout )))) # (!bit_num[0] & ((\Mux0~17_combout  & ((\Mux0~19_combout ))) # (!\Mux0~17_combout  & (\Mux0~4_combout ))))

	.dataa(\Mux0~4_combout ),
	.datab(\Mux0~19_combout ),
	.datac(bit_num[0]),
	.datad(\Mux0~17_combout ),
	.cin(gnd),
	.combout(\Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~20 .lut_mask = 16'hFC0A;
defparam \Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N28
cycloneive_lcell_comb \data[768]~2 (
// Equation(s):
// \data[768]~2_combout  = (\data[104]~1_combout  & (!state[0] & ((data[768]) # (!state[1])))) # (!\data[104]~1_combout  & (((data[768]))))

	.dataa(\data[104]~1_combout ),
	.datab(state[0]),
	.datac(data[768]),
	.datad(state[1]),
	.cin(gnd),
	.combout(\data[768]~2_combout ),
	.cout());
// synopsys translate_off
defparam \data[768]~2 .lut_mask = 16'h7072;
defparam \data[768]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y19_N29
dffeas \data[768] (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\data[768]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data[768]),
	.prn(vcc));
// synopsys translate_off
defparam \data[768] .is_wysiwyg = "true";
defparam \data[768] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N0
cycloneive_lcell_comb \Mux0~103 (
// Equation(s):
// \Mux0~103_combout  = (\Equal0~1_combout  & ((bit_num[0] & ((data[371]))) # (!bit_num[0] & (data[768]))))

	.dataa(data[768]),
	.datab(data[371]),
	.datac(bit_num[0]),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Mux0~103_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~103 .lut_mask = 16'hCA00;
defparam \Mux0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y19_N30
cycloneive_lcell_comb \Mux0~104 (
// Equation(s):
// \Mux0~104_combout  = (bit_num[9] & (\Mux0~102_combout )) # (!bit_num[9] & ((\Mux0~102_combout  & ((\Mux0~103_combout ))) # (!\Mux0~102_combout  & (\Mux0~20_combout ))))

	.dataa(bit_num[9]),
	.datab(\Mux0~102_combout ),
	.datac(\Mux0~20_combout ),
	.datad(\Mux0~103_combout ),
	.cin(gnd),
	.combout(\Mux0~104_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~104 .lut_mask = 16'hDC98;
defparam \Mux0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y19_N0
cycloneive_lcell_comb \SDO[11][0]~1 (
// Equation(s):
// \SDO[11][0]~1_combout  = (!state[3] & (!\Equal0~10_combout  & (\nReset~input_o  & \SDO[11][0]~0_combout )))

	.dataa(state[3]),
	.datab(\Equal0~10_combout ),
	.datac(\nReset~input_o ),
	.datad(\SDO[11][0]~0_combout ),
	.cin(gnd),
	.combout(\SDO[11][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDO[11][0]~1 .lut_mask = 16'h1000;
defparam \SDO[11][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y19_N25
dffeas \SDO[11][0]~reg0 (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux0~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDO[11][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDO[11][0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDO[11][0]~reg0 .is_wysiwyg = "true";
defparam \SDO[11][0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N3
dffeas \SDO[11][1]~reg0 (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux0~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDO[11][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDO[11][1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDO[11][1]~reg0 .is_wysiwyg = "true";
defparam \SDO[11][1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N21
dffeas \SDO[11][2]~reg0 (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux0~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SDO[11][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDO[11][2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDO[11][2]~reg0 .is_wysiwyg = "true";
defparam \SDO[11][2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y19_N31
dffeas \SDO[11][3]~reg0 (
	.clk(\CLK_10M~inputclkctrl_outclk ),
	.d(\Mux0~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDO[11][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDO[11][3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDO[11][3]~reg0 .is_wysiwyg = "true";
defparam \SDO[11][3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N15
cycloneive_io_ibuf \ENC_ABS_HOME~input (
	.i(ENC_ABS_HOME),
	.ibar(gnd),
	.o(\ENC_ABS_HOME~input_o ));
// synopsys translate_off
defparam \ENC_ABS_HOME~input .bus_hold = "false";
defparam \ENC_ABS_HOME~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N22
cycloneive_io_ibuf \ENC_360~input (
	.i(ENC_360),
	.ibar(gnd),
	.o(\ENC_360~input_o ));
// synopsys translate_off
defparam \ENC_360~input .bus_hold = "false";
defparam \ENC_360~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y34_N22
cycloneive_io_ibuf \HDMI_RGB[0][0]~input (
	.i(HDMI_RGB[0][0]),
	.ibar(gnd),
	.o(\HDMI_RGB[0][0]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[0][0]~input .bus_hold = "false";
defparam \HDMI_RGB[0][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N1
cycloneive_io_ibuf \HDMI_RGB[0][1]~input (
	.i(HDMI_RGB[0][1]),
	.ibar(gnd),
	.o(\HDMI_RGB[0][1]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[0][1]~input .bus_hold = "false";
defparam \HDMI_RGB[0][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N1
cycloneive_io_ibuf \HDMI_RGB[0][2]~input (
	.i(HDMI_RGB[0][2]),
	.ibar(gnd),
	.o(\HDMI_RGB[0][2]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[0][2]~input .bus_hold = "false";
defparam \HDMI_RGB[0][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N8
cycloneive_io_ibuf \HDMI_RGB[0][3]~input (
	.i(HDMI_RGB[0][3]),
	.ibar(gnd),
	.o(\HDMI_RGB[0][3]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[0][3]~input .bus_hold = "false";
defparam \HDMI_RGB[0][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
cycloneive_io_ibuf \HDMI_RGB[0][4]~input (
	.i(HDMI_RGB[0][4]),
	.ibar(gnd),
	.o(\HDMI_RGB[0][4]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[0][4]~input .bus_hold = "false";
defparam \HDMI_RGB[0][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y25_N1
cycloneive_io_ibuf \HDMI_RGB[0][5]~input (
	.i(HDMI_RGB[0][5]),
	.ibar(gnd),
	.o(\HDMI_RGB[0][5]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[0][5]~input .bus_hold = "false";
defparam \HDMI_RGB[0][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y26_N22
cycloneive_io_ibuf \HDMI_RGB[0][6]~input (
	.i(HDMI_RGB[0][6]),
	.ibar(gnd),
	.o(\HDMI_RGB[0][6]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[0][6]~input .bus_hold = "false";
defparam \HDMI_RGB[0][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cycloneive_io_ibuf \HDMI_RGB[0][7]~input (
	.i(HDMI_RGB[0][7]),
	.ibar(gnd),
	.o(\HDMI_RGB[0][7]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[0][7]~input .bus_hold = "false";
defparam \HDMI_RGB[0][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N8
cycloneive_io_ibuf \HDMI_RGB[1][0]~input (
	.i(HDMI_RGB[1][0]),
	.ibar(gnd),
	.o(\HDMI_RGB[1][0]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[1][0]~input .bus_hold = "false";
defparam \HDMI_RGB[1][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N15
cycloneive_io_ibuf \HDMI_RGB[1][1]~input (
	.i(HDMI_RGB[1][1]),
	.ibar(gnd),
	.o(\HDMI_RGB[1][1]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[1][1]~input .bus_hold = "false";
defparam \HDMI_RGB[1][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cycloneive_io_ibuf \HDMI_RGB[1][2]~input (
	.i(HDMI_RGB[1][2]),
	.ibar(gnd),
	.o(\HDMI_RGB[1][2]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[1][2]~input .bus_hold = "false";
defparam \HDMI_RGB[1][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N15
cycloneive_io_ibuf \HDMI_RGB[1][3]~input (
	.i(HDMI_RGB[1][3]),
	.ibar(gnd),
	.o(\HDMI_RGB[1][3]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[1][3]~input .bus_hold = "false";
defparam \HDMI_RGB[1][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cycloneive_io_ibuf \HDMI_RGB[1][4]~input (
	.i(HDMI_RGB[1][4]),
	.ibar(gnd),
	.o(\HDMI_RGB[1][4]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[1][4]~input .bus_hold = "false";
defparam \HDMI_RGB[1][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N1
cycloneive_io_ibuf \HDMI_RGB[1][5]~input (
	.i(HDMI_RGB[1][5]),
	.ibar(gnd),
	.o(\HDMI_RGB[1][5]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[1][5]~input .bus_hold = "false";
defparam \HDMI_RGB[1][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N8
cycloneive_io_ibuf \HDMI_RGB[1][6]~input (
	.i(HDMI_RGB[1][6]),
	.ibar(gnd),
	.o(\HDMI_RGB[1][6]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[1][6]~input .bus_hold = "false";
defparam \HDMI_RGB[1][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N22
cycloneive_io_ibuf \HDMI_RGB[1][7]~input (
	.i(HDMI_RGB[1][7]),
	.ibar(gnd),
	.o(\HDMI_RGB[1][7]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[1][7]~input .bus_hold = "false";
defparam \HDMI_RGB[1][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y34_N15
cycloneive_io_ibuf \HDMI_RGB[2][0]~input (
	.i(HDMI_RGB[2][0]),
	.ibar(gnd),
	.o(\HDMI_RGB[2][0]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[2][0]~input .bus_hold = "false";
defparam \HDMI_RGB[2][0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N1
cycloneive_io_ibuf \HDMI_RGB[2][1]~input (
	.i(HDMI_RGB[2][1]),
	.ibar(gnd),
	.o(\HDMI_RGB[2][1]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[2][1]~input .bus_hold = "false";
defparam \HDMI_RGB[2][1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y34_N8
cycloneive_io_ibuf \HDMI_RGB[2][2]~input (
	.i(HDMI_RGB[2][2]),
	.ibar(gnd),
	.o(\HDMI_RGB[2][2]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[2][2]~input .bus_hold = "false";
defparam \HDMI_RGB[2][2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \HDMI_RGB[2][3]~input (
	.i(HDMI_RGB[2][3]),
	.ibar(gnd),
	.o(\HDMI_RGB[2][3]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[2][3]~input .bus_hold = "false";
defparam \HDMI_RGB[2][3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y34_N15
cycloneive_io_ibuf \HDMI_RGB[2][4]~input (
	.i(HDMI_RGB[2][4]),
	.ibar(gnd),
	.o(\HDMI_RGB[2][4]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[2][4]~input .bus_hold = "false";
defparam \HDMI_RGB[2][4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \HDMI_RGB[2][5]~input (
	.i(HDMI_RGB[2][5]),
	.ibar(gnd),
	.o(\HDMI_RGB[2][5]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[2][5]~input .bus_hold = "false";
defparam \HDMI_RGB[2][5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y34_N15
cycloneive_io_ibuf \HDMI_RGB[2][6]~input (
	.i(HDMI_RGB[2][6]),
	.ibar(gnd),
	.o(\HDMI_RGB[2][6]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[2][6]~input .bus_hold = "false";
defparam \HDMI_RGB[2][6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \HDMI_RGB[2][7]~input (
	.i(HDMI_RGB[2][7]),
	.ibar(gnd),
	.o(\HDMI_RGB[2][7]~input_o ));
// synopsys translate_off
defparam \HDMI_RGB[2][7]~input .bus_hold = "false";
defparam \HDMI_RGB[2][7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N8
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N1
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N8
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
