time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
27,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]","[None, None]"
27,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
32,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]","[None, None]"
32,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]","[None, None]"
33,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]","[None, None]"
33,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']","[None, None]"
34,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '2']","[None, None]"
34,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
35,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, '2']","[None, None]"
35,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']","[None, None]"
37,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],['2'],"['1', None]","[None, None]"
37,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"['1', None]","['2', None]"
38,3 added to ready queue,enqueue,3,,['3'],[],"['1', None]","['2', None]"
38,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']","['2', None]"
40,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']","['2', None]"
40,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '3']","['2', None]"
43,4 added to ready queue,enqueue,4,,['4'],[],"['1', '3']","['2', None]"
43,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['4', '3']",[],"['1', None]","['2', None]"
43,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['3'],[],"['1', '4']","['2', None]"
44,5 added to ready queue,enqueue,5,,"['3', '5']",[],"['1', '4']","['2', None]"
44,6 added to ready queue,enqueue,6,,"['3', '5', '6']",[],"['1', '4']","['2', None]"
44,7 added to ready queue,enqueue,7,,"['3', '5', '6', '7']",[],"['1', '4']","['2', None]"
44,8 added to ready queue,enqueue,8,,"['3', '5', '6', '7', '8']",[],"['1', '4']","['2', None]"
44,9 added to ready queue,enqueue,9,,"['3', '5', '6', '7', '8', '9']",[],"['1', '4']","['2', None]"
45,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['3', '5', '6', '7', '8', '9']",['1'],"[None, '4']","['2', None]"
45,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '6', '7', '8', '9']",['1'],"['3', '4']","['2', None]"
45,1 dispatched to IO1,dispatch_io,1,IO1,"['5', '6', '7', '8', '9']",[],"['3', '4']","['2', '1']"
47,10 added to ready queue,enqueue,10,,"['5', '6', '7', '8', '9', '10']",[],"['3', '4']","['2', '1']"
48,11 added to ready queue,enqueue,11,,"['5', '6', '7', '8', '9', '10', '11']",[],"['3', '4']","['2', '1']"
48,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['5', '6', '7', '8', '9', '10', '11']",['3'],"[None, '4']","['2', '1']"
48,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['5', '6', '7', '8', '9', '10', '11', '4']",['3'],"[None, None]","['2', '1']"
48,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['6', '7', '8', '9', '10', '11', '4']",['3'],"['5', None]","['2', '1']"
48,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['7', '8', '9', '10', '11', '4']",['3'],"['5', '6']","['2', '1']"
49,12 added to ready queue,enqueue,12,,"['7', '8', '9', '10', '11', '4', '12']",['3'],"['5', '6']","['2', '1']"
51,13 added to ready queue,enqueue,13,,"['7', '8', '9', '10', '11', '4', '12', '13']",['3'],"['5', '6']","['2', '1']"
53,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['7', '8', '9', '10', '11', '4', '12', '13', '5']",['3'],"[None, '6']","['2', '1']"
53,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '8', '9', '10', '11', '4', '12', '13', '5', '6']",['3'],"[None, None]","['2', '1']"
53,2 finished I/O → ready queue,io_to_ready,2,IO0,"['7', '8', '9', '10', '11', '4', '12', '13', '5', '6', '2']",['3'],"[None, None]","[None, '1']"
53,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '9', '10', '11', '4', '12', '13', '5', '6', '2']",['3'],"['7', None]","[None, '1']"
53,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['9', '10', '11', '4', '12', '13', '5', '6', '2']",['3'],"['7', '8']","[None, '1']"
53,3 dispatched to IO0,dispatch_io,3,IO0,"['9', '10', '11', '4', '12', '13', '5', '6', '2']",[],"['7', '8']","['3', '1']"
54,14 added to ready queue,enqueue,14,,"['9', '10', '11', '4', '12', '13', '5', '6', '2', '14']",[],"['7', '8']","['3', '1']"
55,15 added to ready queue,enqueue,15,,"['9', '10', '11', '4', '12', '13', '5', '6', '2', '14', '15']",[],"['7', '8']","['3', '1']"
55,16 added to ready queue,enqueue,16,,"['9', '10', '11', '4', '12', '13', '5', '6', '2', '14', '15', '16']",[],"['7', '8']","['3', '1']"
56,17 added to ready queue,enqueue,17,,"['9', '10', '11', '4', '12', '13', '5', '6', '2', '14', '15', '16', '17']",[],"['7', '8']","['3', '1']"
58,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['9', '10', '11', '4', '12', '13', '5', '6', '2', '14', '15', '16', '17', '7']",[],"[None, '8']","['3', '1']"
58,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '10', '11', '4', '12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8']",[],"[None, None]","['3', '1']"
58,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['10', '11', '4', '12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8']",[],"['9', None]","['3', '1']"
58,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['11', '4', '12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8']",[],"['9', '10']","['3', '1']"
59,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['11', '4', '12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8']",['9'],"[None, '10']","['3', '1']"
59,1 finished I/O → ready queue,io_to_ready,1,IO1,"['11', '4', '12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8', '1']",['9'],"[None, '10']","['3', None]"
59,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['4', '12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8', '1']",['9'],"['11', '10']","['3', None]"
59,9 dispatched to IO1,dispatch_io,9,IO1,"['4', '12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8', '1']",[],"['11', '10']","['3', '9']"
60,18 added to ready queue,enqueue,18,,"['4', '12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8', '1', '18']",[],"['11', '10']","['3', '9']"
60,19 added to ready queue,enqueue,19,,"['4', '12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19']",[],"['11', '10']","['3', '9']"
61,20 added to ready queue,enqueue,20,,"['4', '12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20']",[],"['11', '10']","['3', '9']"
61,11 finished CPU → wait queue,cpu_to_io,11,CPU0,"['4', '12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20']",['11'],"[None, '10']","['3', '9']"
61,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20']",['11'],"['4', '10']","['3', '9']"
62,21 added to ready queue,enqueue,21,,"['12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21']",['11'],"['4', '10']","['3', '9']"
62,22 added to ready queue,enqueue,22,,"['12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22']",['11'],"['4', '10']","['3', '9']"
62,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['12', '13', '5', '6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10']",['11'],"['4', None]","['3', '9']"
62,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '5', '6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10']",['11'],"['4', '12']","['3', '9']"
63,4 finished CPU → wait queue,cpu_to_io,4,CPU0,"['13', '5', '6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10']","['11', '4']","[None, '12']","['3', '9']"
63,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['5', '6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10']","['11', '4']","['13', '12']","['3', '9']"
65,12 finished CPU → ready queue,cpu_to_ready,12,CPU1,"['5', '6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12']","['11', '4']","['13', None]","['3', '9']"
65,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12']","['11', '4']","['13', '5']","['3', '9']"
66,23 added to ready queue,enqueue,23,,"['6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23']","['11', '4']","['13', '5']","['3', '9']"
67,13 finished CPU → ready queue,cpu_to_ready,13,CPU0,"['6', '2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13']","['11', '4']","[None, '5']","['3', '9']"
67,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13']","['11', '4']","['6', '5']","['3', '9']"
68,24 added to ready queue,enqueue,24,,"['2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24']","['11', '4']","['6', '5']","['3', '9']"
70,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5']","['11', '4']","['6', None]","['3', '9']"
70,3 finished I/O → ready queue,io_to_ready,3,IO0,"['2', '14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3']","['11', '4']","['6', None]","[None, '9']"
70,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3']","['11', '4']","['6', '2']","[None, '9']"
70,11 dispatched to IO0,dispatch_io,11,IO0,"['14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3']",['4'],"['6', '2']","['11', '9']"
72,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['14', '15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6']",['4'],"[None, '2']","['11', '9']"
72,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6']",['4'],"['14', '2']","['11', '9']"
75,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['15', '16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2']",['4'],"['14', None]","['11', '9']"
75,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2']",['4'],"['14', '15']","['11', '9']"
76,9 finished I/O → ready queue,io_to_ready,9,IO1,"['16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9']",['4'],"['14', '15']","['11', None]"
76,4 dispatched to IO1,dispatch_io,4,IO1,"['16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9']",[],"['14', '15']","['11', '4']"
77,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['16', '17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14']",[],"[None, '15']","['11', '4']"
77,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14']",[],"['16', '15']","['11', '4']"
79,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['17', '7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14']",['16'],"[None, '15']","['11', '4']"
79,17 dispatched to CPU0,dispatch_cpu,17,CPU0,"['7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14']",['16'],"['17', '15']","['11', '4']"
80,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['7', '8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15']",['16'],"['17', None]","['11', '4']"
80,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15']",['16'],"['17', '7']","['11', '4']"
82,25 added to ready queue,enqueue,25,,"['8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25']",['16'],"['17', '7']","['11', '4']"
83,17 finished CPU → wait queue,cpu_to_io,17,CPU0,"['8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25']","['16', '17']","[None, '7']","['11', '4']"
83,7 finished CPU → wait queue,cpu_to_io,7,CPU1,"['8', '1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25']","['16', '17', '7']","[None, None]","['11', '4']"
83,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['1', '18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25']","['16', '17', '7']","['8', None]","['11', '4']"
83,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25']","['16', '17', '7']","['8', '1']","['11', '4']"
87,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8']","['16', '17', '7']","[None, '1']","['11', '4']"
87,4 finished I/O → ready queue,io_to_ready,4,IO1,"['18', '19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4']","['16', '17', '7']","[None, '1']","['11', None]"
87,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4']","['16', '17', '7']","['18', '1']","['11', None]"
87,16 dispatched to IO1,dispatch_io,16,IO1,"['19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4']","['17', '7']","['18', '1']","['11', '16']"
88,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['19', '20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1']","['17', '7']","['18', None]","['11', '16']"
88,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1']","['17', '7']","['18', '19']","['11', '16']"
92,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18']","['17', '7']","[None, '19']","['11', '16']"
92,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18']","['17', '7']","['20', '19']","['11', '16']"
93,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['21', '22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19']","['17', '7']","['20', None]","['11', '16']"
93,21 dispatched to CPU1,dispatch_cpu,21,CPU1,"['22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19']","['17', '7']","['20', '21']","['11', '16']"
97,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20']","['17', '7']","[None, '21']","['11', '16']"
97,21 finished CPU → ready queue,cpu_to_ready,21,CPU1,"['22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21']","['17', '7']","[None, None]","['11', '16']"
97,11 finished I/O → ready queue,io_to_ready,11,IO0,"['22', '10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11']","['17', '7']","[None, None]","[None, '16']"
97,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11']","['17', '7']","['22', None]","[None, '16']"
97,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11']","['17', '7']","['22', '10']","[None, '16']"
97,17 dispatched to IO0,dispatch_io,17,IO0,"['12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11']",['7'],"['22', '10']","['17', '16']"
100,16 finished I/O → ready queue,io_to_ready,16,IO1,"['12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16']",['7'],"['22', '10']","['17', None]"
100,7 dispatched to IO1,dispatch_io,7,IO1,"['12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16']",[],"['22', '10']","['17', '7']"
101,10 finished CPU → wait queue,cpu_to_io,10,CPU1,"['12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16']",['10'],"['22', None]","['17', '7']"
101,17 finished I/O → ready queue,io_to_ready,17,IO0,"['12', '23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17']",['10'],"['22', None]","[None, '7']"
101,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17']",['10'],"['22', '12']","[None, '7']"
101,10 dispatched to IO0,dispatch_io,10,IO0,"['23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17']",[],"['22', '12']","['10', '7']"
102,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22']",[],"[None, '12']","['10', '7']"
102,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22']",[],"['23', '12']","['10', '7']"
103,10 finished I/O → ready queue,io_to_ready,10,IO0,"['13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10']",[],"['23', '12']","[None, '7']"
106,12 finished CPU → wait queue,cpu_to_io,12,CPU1,"['13', '24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10']",['12'],"['23', None]","[None, '7']"
106,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10']",['12'],"['23', '13']","[None, '7']"
106,12 dispatched to IO0,dispatch_io,12,IO0,"['24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10']",[],"['23', '13']","['12', '7']"
107,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['24', '5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23']",[],"[None, '13']","['12', '7']"
107,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23']",[],"['24', '13']","['12', '7']"
111,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['5', '3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13']",[],"['24', None]","['12', '7']"
111,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13']",[],"['24', '5']","['12', '7']"
112,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,"['3', '6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24']",[],"[None, '5']","['12', '7']"
112,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24']",[],"['3', '5']","['12', '7']"
115,3 finished CPU → wait queue,cpu_to_io,3,CPU0,"['6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24']",['3'],"[None, '5']","['12', '7']"
115,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['6', '2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24']","['3', '5']","[None, None]","['12', '7']"
115,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['2', '9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24']","['3', '5']","['6', None]","['12', '7']"
115,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24']","['3', '5']","['6', '2']","['12', '7']"
116,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['9', '14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24']","['3', '5', '2']","['6', None]","['12', '7']"
116,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24']","['3', '5', '2']","['6', '9']","['12', '7']"
117,6 finished CPU → ready queue,cpu_to_ready,6,CPU0,"['14', '15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6']","['3', '5', '2']","[None, '9']","['12', '7']"
117,14 dispatched to CPU0,dispatch_cpu,14,CPU0,"['15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6']","['3', '5', '2']","['14', '9']","['12', '7']"
121,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['15', '25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9']","['3', '5', '2']","['14', None]","['12', '7']"
121,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9']","['3', '5', '2']","['14', '15']","['12', '7']"
122,14 preempted (RR quantum expired),preempt_cpu,14,CPU0,"['25', '8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14']","['3', '5', '2']","[None, '15']","['12', '7']"
122,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14']","['3', '5', '2']","['25', '15']","['12', '7']"
126,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['8', '4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15']","['3', '5', '2']","['25', None]","['12', '7']"
126,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15']","['3', '5', '2']","['25', '8']","['12', '7']"
127,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25']","['3', '5', '2']","[None, '8']","['12', '7']"
127,7 finished I/O → ready queue,io_to_ready,7,IO1,"['4', '1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7']","['3', '5', '2']","[None, '8']","['12', None]"
127,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7']","['3', '5', '2']","['4', '8']","['12', None]"
127,3 dispatched to IO1,dispatch_io,3,IO1,"['1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7']","['5', '2']","['4', '8']","['12', '3']"
131,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8']","['5', '2']","['4', None]","['12', '3']"
131,12 finished I/O → ready queue,io_to_ready,12,IO0,"['1', '18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12']","['5', '2']","['4', None]","[None, '3']"
131,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12']","['5', '2']","['4', '1']","[None, '3']"
131,5 dispatched to IO0,dispatch_io,5,IO0,"['18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12']",['2'],"['4', '1']","['5', '3']"
132,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['18', '19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4']",['2'],"[None, '1']","['5', '3']"
132,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4']",['2'],"['18', '1']","['5', '3']"
134,1 finished CPU → wait queue,cpu_to_io,1,CPU1,"['19', '20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4']","['2', '1']","['18', None]","['5', '3']"
134,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4']","['2', '1']","['18', '19']","['5', '3']"
137,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['20', '21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18']","['2', '1']","[None, '19']","['5', '3']"
137,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18']","['2', '1']","['20', '19']","['5', '3']"
138,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,"['21', '11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20']","['2', '1']","[None, '19']","['5', '3']"
138,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20']","['2', '1']","['21', '19']","['5', '3']"
139,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['11', '16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19']","['2', '1']","['21', None]","['5', '3']"
139,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19']","['2', '1']","['21', '11']","['5', '3']"
140,3 finished I/O → ready queue,io_to_ready,3,IO1,"['16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3']","['2', '1']","['21', '11']","['5', None]"
140,2 dispatched to IO1,dispatch_io,2,IO1,"['16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3']",['1'],"['21', '11']","['5', '2']"
141,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['16', '17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3']","['1', '21']","[None, '11']","['5', '2']"
141,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3']","['1', '21']","['16', '11']","['5', '2']"
144,11 preempted (RR quantum expired),preempt_cpu,11,CPU1,"['17', '22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11']","['1', '21']","['16', None]","['5', '2']"
144,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11']","['1', '21']","['16', '17']","['5', '2']"
146,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['22', '10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11']","['1', '21', '16']","[None, '17']","['5', '2']"
146,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11']","['1', '21', '16']","['22', '17']","['5', '2']"
147,2 finished I/O → ready queue,io_to_ready,2,IO1,"['10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2']","['1', '21', '16']","['22', '17']","['5', None]"
147,1 dispatched to IO1,dispatch_io,1,IO1,"['10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2']","['21', '16']","['22', '17']","['5', '1']"
148,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['10', '23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2']","['21', '16', '17']","['22', None]","['5', '1']"
148,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2']","['21', '16', '17']","['22', '10']","['5', '1']"
149,5 finished I/O → ready queue,io_to_ready,5,IO0,"['23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5']","['21', '16', '17']","['22', '10']","[None, '1']"
149,21 dispatched to IO0,dispatch_io,21,IO0,"['23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5']","['16', '17']","['22', '10']","['21', '1']"
151,22 preempted (RR quantum expired),preempt_cpu,22,CPU0,"['23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22']","['16', '17']","[None, '10']","['21', '1']"
151,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['23', '13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10']","['16', '17']","[None, None]","['21', '1']"
151,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['13', '24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10']","['16', '17']","['23', None]","['21', '1']"
151,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10']","['16', '17']","['23', '13']","['21', '1']"
154,21 finished I/O → ready queue,io_to_ready,21,IO0,"['24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21']","['16', '17']","['23', '13']","[None, '1']"
154,16 dispatched to IO0,dispatch_io,16,IO0,"['24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21']",['17'],"['23', '13']","['16', '1']"
155,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21']","['17', '23']","[None, '13']","['16', '1']"
155,13 finished CPU → wait queue,cpu_to_io,13,CPU1,"['24', '6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21']","['17', '23', '13']","[None, None]","['16', '1']"
155,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['6', '9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21']","['17', '23', '13']","['24', None]","['16', '1']"
155,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21']","['17', '23', '13']","['24', '6']","['16', '1']"
157,1 finished I/O → ready queue,io_to_ready,1,IO1,"['9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1']","['17', '23', '13']","['24', '6']","['16', None]"
157,17 dispatched to IO1,dispatch_io,17,IO1,"['9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1']","['23', '13']","['24', '6']","['16', '17']"
160,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,"['9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24']","['23', '13']","[None, '6']","['16', '17']"
160,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['9', '14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6']","['23', '13']","[None, None]","['16', '17']"
160,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['14', '15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6']","['23', '13']","['9', None]","['16', '17']"
160,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6']","['23', '13']","['9', '14']","['16', '17']"
161,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['15', '25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6']","['23', '13', '14']","['9', None]","['16', '17']"
161,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6']","['23', '13', '14']","['9', '15']","['16', '17']"
163,17 finished I/O → ready queue,io_to_ready,17,IO1,"['25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17']","['23', '13', '14']","['9', '15']","['16', None]"
163,23 dispatched to IO1,dispatch_io,23,IO1,"['25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17']","['13', '14']","['9', '15']","['16', '23']"
164,15 finished CPU → ready queue,cpu_to_ready,15,CPU1,"['25', '7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15']","['13', '14']","['9', None]","['16', '23']"
164,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15']","['13', '14']","['9', '25']","['16', '23']"
165,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['7', '8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9']","['13', '14']","[None, '25']","['16', '23']"
165,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9']","['13', '14']","['7', '25']","['16', '23']"
167,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['8', '12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9']","['13', '14', '25']","['7', None]","['16', '23']"
167,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9']","['13', '14', '25']","['7', '8']","['16', '23']"
170,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['12', '4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9']","['13', '14', '25', '7']","[None, '8']","['16', '23']"
170,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9']","['13', '14', '25', '7']","['12', '8']","['16', '23']"
172,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['4', '18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8']","['13', '14', '25', '7']","['12', None]","['16', '23']"
172,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8']","['13', '14', '25', '7']","['12', '4']","['16', '23']"
175,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['18', '20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8']","['13', '14', '25', '7', '12']","[None, '4']","['16', '23']"
175,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8']","['13', '14', '25', '7', '12']","['18', '4']","['16', '23']"
176,16 finished I/O → ready queue,io_to_ready,16,IO0,"['20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16']","['13', '14', '25', '7', '12']","['18', '4']","[None, '23']"
176,13 dispatched to IO0,dispatch_io,13,IO0,"['20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16']","['14', '25', '7', '12']","['18', '4']","['13', '23']"
177,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18']","['14', '25', '7', '12']","[None, '4']","['13', '23']"
177,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['20', '19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18']","['14', '25', '7', '12', '4']","[None, None]","['13', '23']"
177,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['19', '3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18']","['14', '25', '7', '12', '4']","['20', None]","['13', '23']"
177,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18']","['14', '25', '7', '12', '4']","['20', '19']","['13', '23']"
178,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['3', '11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19']","['14', '25', '7', '12', '4']","['20', None]","['13', '23']"
178,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19']","['14', '25', '7', '12', '4']","['20', '3']","['13', '23']"
180,23 finished I/O → ready queue,io_to_ready,23,IO1,"['11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23']","['14', '25', '7', '12', '4']","['20', '3']","['13', None]"
180,14 dispatched to IO1,dispatch_io,14,IO1,"['11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23']","['25', '7', '12', '4']","['20', '3']","['13', '14']"
182,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,"['11', '2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20']","['25', '7', '12', '4']","[None, '3']","['13', '14']"
182,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20']","['25', '7', '12', '4']","['11', '3']","['13', '14']"
183,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['2', '5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3']","['25', '7', '12', '4']","['11', None]","['13', '14']"
183,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3']","['25', '7', '12', '4']","['11', '2']","['13', '14']"
187,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['5', '22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11']","['25', '7', '12', '4']","[None, '2']","['13', '14']"
187,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11']","['25', '7', '12', '4']","['5', '2']","['13', '14']"
188,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['22', '10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2']","['25', '7', '12', '4']","['5', None]","['13', '14']"
188,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2']","['25', '7', '12', '4']","['5', '22']","['13', '14']"
191,22 finished CPU → ready queue,cpu_to_ready,22,CPU1,"['10', '21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22']","['25', '7', '12', '4']","['5', None]","['13', '14']"
191,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22']","['25', '7', '12', '4']","['5', '10']","['13', '14']"
192,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['21', '1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5']","['25', '7', '12', '4']","[None, '10']","['13', '14']"
192,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5']","['25', '7', '12', '4']","['21', '10']","['13', '14']"
193,21 finished CPU → wait queue,cpu_to_io,21,CPU0,"['1', '24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5']","['25', '7', '12', '4', '21']","[None, '10']","['13', '14']"
193,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5']","['25', '7', '12', '4', '21']","['1', '10']","['13', '14']"
194,10 finished CPU → ready queue,cpu_to_ready,10,CPU1,"['24', '6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10']","['25', '7', '12', '4', '21']","['1', None]","['13', '14']"
194,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10']","['25', '7', '12', '4', '21']","['1', '24']","['13', '14']"
197,13 finished I/O → ready queue,io_to_ready,13,IO0,"['6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13']","['25', '7', '12', '4', '21']","['1', '24']","[None, '14']"
197,25 dispatched to IO0,dispatch_io,25,IO0,"['6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13']","['7', '12', '4', '21']","['1', '24']","['25', '14']"
198,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['6', '17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1']","['7', '12', '4', '21']","[None, '24']","['25', '14']"
198,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1']","['7', '12', '4', '21']","['6', '24']","['25', '14']"
199,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['17', '15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24']","['7', '12', '4', '21']","['6', None]","['25', '14']"
199,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24']","['7', '12', '4', '21']","['6', '17']","['25', '14']"
203,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6']","['7', '12', '4', '21']","[None, '17']","['25', '14']"
203,14 finished I/O → ready queue,io_to_ready,14,IO1,"['15', '9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14']","['7', '12', '4', '21']","[None, '17']","['25', None]"
203,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14']","['7', '12', '4', '21']","['15', '17']","['25', None]"
203,7 dispatched to IO1,dispatch_io,7,IO1,"['9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14']","['12', '4', '21']","['15', '17']","['25', '7']"
204,17 finished CPU → wait queue,cpu_to_io,17,CPU1,"['9', '8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14']","['12', '4', '21', '17']","['15', None]","['25', '7']"
204,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14']","['12', '4', '21', '17']","['15', '9']","['25', '7']"
206,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['8', '16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14']","['12', '4', '21', '17', '9']","['15', None]","['25', '7']"
206,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14']","['12', '4', '21', '17', '9']","['15', '8']","['25', '7']"
208,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,"['16', '18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15']","['12', '4', '21', '17', '9']","[None, '8']","['25', '7']"
208,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15']","['12', '4', '21', '17', '9']","['16', '8']","['25', '7']"
211,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['18', '19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8']","['12', '4', '21', '17', '9']","['16', None]","['25', '7']"
211,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8']","['12', '4', '21', '17', '9']","['16', '18']","['25', '7']"
213,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,"['19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16']","['12', '4', '21', '17', '9']","[None, '18']","['25', '7']"
213,25 finished I/O → ready queue,io_to_ready,25,IO0,"['19', '23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25']","['12', '4', '21', '17', '9']","[None, '18']","[None, '7']"
213,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25']","['12', '4', '21', '17', '9']","['19', '18']","[None, '7']"
213,12 dispatched to IO0,dispatch_io,12,IO0,"['23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25']","['4', '21', '17', '9']","['19', '18']","['12', '7']"
216,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['23', '20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18']","['4', '21', '17', '9']","['19', None]","['12', '7']"
216,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18']","['4', '21', '17', '9']","['19', '23']","['12', '7']"
218,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['20', '3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19']","['4', '21', '17', '9']","[None, '23']","['12', '7']"
218,20 dispatched to CPU0,dispatch_cpu,20,CPU0,"['3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19']","['4', '21', '17', '9']","['20', '23']","['12', '7']"
221,20 finished CPU → wait queue,cpu_to_io,20,CPU0,"['3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19']","['4', '21', '17', '9', '20']","[None, '23']","['12', '7']"
221,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['3', '11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23']","['4', '21', '17', '9', '20']","[None, None]","['12', '7']"
221,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['11', '2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23']","['4', '21', '17', '9', '20']","['3', None]","['12', '7']"
221,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23']","['4', '21', '17', '9', '20']","['3', '11']","['12', '7']"
222,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['2', '22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3']","['4', '21', '17', '9', '20']","[None, '11']","['12', '7']"
222,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3']","['4', '21', '17', '9', '20']","['2', '11']","['12', '7']"
224,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['22', '5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2']","['4', '21', '17', '9', '20']","[None, '11']","['12', '7']"
224,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2']","['4', '21', '17', '9', '20']","['22', '11']","['12', '7']"
225,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11']","['4', '21', '17', '9', '20']","['22', None]","['12', '7']"
225,7 finished I/O → ready queue,io_to_ready,7,IO1,"['5', '10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7']","['4', '21', '17', '9', '20']","['22', None]","['12', None]"
225,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7']","['4', '21', '17', '9', '20']","['22', '5']","['12', None]"
225,4 dispatched to IO1,dispatch_io,4,IO1,"['10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7']","['21', '17', '9', '20']","['22', '5']","['12', '4']"
227,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['10', '13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7']","['21', '17', '9', '20', '22']","[None, '5']","['12', '4']"
227,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7']","['21', '17', '9', '20', '22']","['10', '5']","['12', '4']"
230,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7', '10']","['21', '17', '9', '20', '22']","[None, '5']","['12', '4']"
230,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['13', '1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5']","['21', '17', '9', '20', '22']","[None, None]","['12', '4']"
230,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['1', '24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5']","['21', '17', '9', '20', '22']","['13', None]","['12', '4']"
230,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5']","['21', '17', '9', '20', '22']","['13', '1']","['12', '4']"
231,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['24', '6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1']","['21', '17', '9', '20', '22']","['13', None]","['12', '4']"
231,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1']","['21', '17', '9', '20', '22']","['13', '24']","['12', '4']"
232,24 finished CPU → ready queue,cpu_to_ready,24,CPU1,"['6', '14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24']","['21', '17', '9', '20', '22']","['13', None]","['12', '4']"
232,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24']","['21', '17', '9', '20', '22']","['13', '6']","['12', '4']"
233,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['14', '15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24']","['21', '17', '9', '20', '22', '6']","['13', None]","['12', '4']"
233,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24']","['21', '17', '9', '20', '22', '6']","['13', '14']","['12', '4']"
235,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['15', '8', '16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13']","['21', '17', '9', '20', '22', '6']","[None, '14']","['12', '4']"
235,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['8', '16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13']","['21', '17', '9', '20', '22', '6']","['15', '14']","['12', '4']"
236,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['8', '16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13']","['21', '17', '9', '20', '22', '6', '15']","[None, '14']","['12', '4']"
236,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13']","['21', '17', '9', '20', '22', '6', '15']","['8', '14']","['12', '4']"
237,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['16', '25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13', '8']","['21', '17', '9', '20', '22', '6', '15']","[None, '14']","['12', '4']"
237,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13', '8']","['21', '17', '9', '20', '22', '6', '15']","['16', '14']","['12', '4']"
238,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14']","['21', '17', '9', '20', '22', '6', '15']","['16', None]","['12', '4']"
238,4 finished I/O → ready queue,io_to_ready,4,IO1,"['25', '18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4']","['21', '17', '9', '20', '22', '6', '15']","['16', None]","['12', None]"
238,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4']","['21', '17', '9', '20', '22', '6', '15']","['16', '25']","['12', None]"
238,21 dispatched to IO1,dispatch_io,21,IO1,"['18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4']","['17', '9', '20', '22', '6', '15']","['16', '25']","['12', '21']"
239,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16']","['17', '9', '20', '22', '6', '15']","[None, '25']","['12', '21']"
239,21 finished I/O → ready queue,io_to_ready,21,IO1,"['18', '19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21']","['17', '9', '20', '22', '6', '15']","[None, '25']","['12', None]"
239,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21']","['17', '9', '20', '22', '6', '15']","['18', '25']","['12', None]"
239,17 dispatched to IO1,dispatch_io,17,IO1,"['19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21']","['9', '20', '22', '6', '15']","['18', '25']","['12', '17']"
243,18 finished CPU → wait queue,cpu_to_io,18,CPU0,"['19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21']","['9', '20', '22', '6', '15', '18']","[None, '25']","['12', '17']"
243,25 finished CPU → ready queue,cpu_to_ready,25,CPU1,"['19', '23', '3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25']","['9', '20', '22', '6', '15', '18']","[None, None]","['12', '17']"
243,19 dispatched to CPU0,dispatch_cpu,19,CPU0,"['23', '3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25']","['9', '20', '22', '6', '15', '18']","['19', None]","['12', '17']"
243,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25']","['9', '20', '22', '6', '15', '18']","['19', '23']","['12', '17']"
244,12 finished I/O → ready queue,io_to_ready,12,IO0,"['3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12']","['9', '20', '22', '6', '15', '18']","['19', '23']","[None, '17']"
244,17 finished I/O → ready queue,io_to_ready,17,IO1,"['3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17']","['9', '20', '22', '6', '15', '18']","['19', '23']","[None, None]"
244,9 dispatched to IO0,dispatch_io,9,IO0,"['3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17']","['20', '22', '6', '15', '18']","['19', '23']","['9', None]"
244,20 dispatched to IO1,dispatch_io,20,IO1,"['3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17']","['22', '6', '15', '18']","['19', '23']","['9', '20']"
248,19 preempted (RR quantum expired),preempt_cpu,19,CPU0,"['3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19']","['22', '6', '15', '18']","[None, '23']","['9', '20']"
248,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,"['3', '2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23']","['22', '6', '15', '18']","[None, None]","['9', '20']"
248,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['2', '11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23']","['22', '6', '15', '18']","['3', None]","['9', '20']"
248,2 dispatched to CPU1,dispatch_cpu,2,CPU1,"['11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23']","['22', '6', '15', '18']","['3', '2']","['9', '20']"
253,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3']","['22', '6', '15', '18']","[None, '2']","['9', '20']"
253,2 finished CPU → ready queue,cpu_to_ready,2,CPU1,"['11', '7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2']","['22', '6', '15', '18']","[None, None]","['9', '20']"
253,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2']","['22', '6', '15', '18']","['11', None]","['9', '20']"
253,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2']","['22', '6', '15', '18']","['11', '7']","['9', '20']"
257,9 finished I/O → ready queue,io_to_ready,9,IO0,"['10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9']","['22', '6', '15', '18']","['11', '7']","[None, '20']"
257,22 dispatched to IO0,dispatch_io,22,IO0,"['10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9']","['6', '15', '18']","['11', '7']","['22', '20']"
258,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11']","['6', '15', '18']","[None, '7']","['22', '20']"
258,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['10', '5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7']","['6', '15', '18']","[None, None]","['22', '20']"
258,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7']","['6', '15', '18']","['10', None]","['22', '20']"
258,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7']","['6', '15', '18']","['10', '5']","['22', '20']"
261,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7']","['6', '15', '18', '10']","[None, '5']","['22', '20']"
261,20 finished I/O → ready queue,io_to_ready,20,IO1,"['1', '24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20']","['6', '15', '18', '10']","[None, '5']","['22', None]"
261,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20']","['6', '15', '18', '10']","['1', '5']","['22', None]"
261,6 dispatched to IO1,dispatch_io,6,IO1,"['24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20']","['15', '18', '10']","['1', '5']","['22', '6']"
262,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['24', '13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5']","['15', '18', '10']","['1', None]","['22', '6']"
262,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5']","['15', '18', '10']","['1', '24']","['22', '6']"
263,24 finished CPU → wait queue,cpu_to_io,24,CPU1,"['13', '8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5']","['15', '18', '10', '24']","['1', None]","['22', '6']"
263,13 dispatched to CPU1,dispatch_cpu,13,CPU1,"['8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5']","['15', '18', '10', '24']","['1', '13']","['22', '6']"
264,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,"['8', '14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1']","['15', '18', '10', '24']","[None, '13']","['22', '6']"
264,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1']","['15', '18', '10', '24']","['8', '13']","['22', '6']"
268,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,"['14', '4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13']","['15', '18', '10', '24']","['8', None]","['22', '6']"
268,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13']","['15', '18', '10', '24']","['8', '14']","['22', '6']"
269,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8']","['15', '18', '10', '24']","[None, '14']","['22', '6']"
269,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['4', '16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8']","['15', '18', '10', '24', '14']","[None, None]","['22', '6']"
269,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['16', '21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8']","['15', '18', '10', '24', '14']","['4', None]","['22', '6']"
269,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8']","['15', '18', '10', '24', '14']","['4', '16']","['22', '6']"
274,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4']","['15', '18', '10', '24', '14']","[None, '16']","['22', '6']"
274,16 preempted (RR quantum expired),preempt_cpu,16,CPU1,"['21', '25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16']","['15', '18', '10', '24', '14']","[None, None]","['22', '6']"
274,21 dispatched to CPU0,dispatch_cpu,21,CPU0,"['25', '12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16']","['15', '18', '10', '24', '14']","['21', None]","['22', '6']"
274,25 dispatched to CPU1,dispatch_cpu,25,CPU1,"['12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16']","['15', '18', '10', '24', '14']","['21', '25']","['22', '6']"
276,22 finished I/O → ready queue,io_to_ready,22,IO0,"['12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22']","['15', '18', '10', '24', '14']","['21', '25']","[None, '6']"
276,15 dispatched to IO0,dispatch_io,15,IO0,"['12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22']","['18', '10', '24', '14']","['21', '25']","['15', '6']"
278,21 finished all bursts,finished,21,CPU0,"['12', '17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22']","['18', '10', '24', '14']","[None, '25']","['15', '6']"
278,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22']","['18', '10', '24', '14']","['12', '25']","['15', '6']"
279,25 finished CPU → wait queue,cpu_to_io,25,CPU1,"['17', '19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22']","['18', '10', '24', '14', '25']","['12', None]","['15', '6']"
279,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22']","['18', '10', '24', '14', '25']","['12', '17']","['15', '6']"
281,6 finished I/O → ready queue,io_to_ready,6,IO1,"['19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22', '6']","['18', '10', '24', '14', '25']","['12', '17']","['15', None]"
281,18 dispatched to IO1,dispatch_io,18,IO1,"['19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22', '6']","['10', '24', '14', '25']","['12', '17']","['15', '18']"
282,17 finished CPU → ready queue,cpu_to_ready,17,CPU1,"['19', '23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22', '6', '17']","['10', '24', '14', '25']","['12', None]","['15', '18']"
282,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22', '6', '17']","['10', '24', '14', '25']","['12', '19']","['15', '18']"
283,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,"['23', '3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12']","['10', '24', '14', '25']","[None, '19']","['15', '18']"
283,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12']","['10', '24', '14', '25']","['23', '19']","['15', '18']"
287,19 finished CPU → ready queue,cpu_to_ready,19,CPU1,"['3', '2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19']","['10', '24', '14', '25']","['23', None]","['15', '18']"
287,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19']","['10', '24', '14', '25']","['23', '3']","['15', '18']"
288,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,"['2', '9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23']","['10', '24', '14', '25']","[None, '3']","['15', '18']"
288,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23']","['10', '24', '14', '25']","['2', '3']","['15', '18']"
289,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['9', '11', '7', '20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3']","['10', '24', '14', '25']","['2', None]","['15', '18']"
289,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['11', '7', '20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3']","['10', '24', '14', '25']","['2', '9']","['15', '18']"
290,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['11', '7', '20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3']","['10', '24', '14', '25', '9']","['2', None]","['15', '18']"
290,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3']","['10', '24', '14', '25', '9']","['2', '11']","['15', '18']"
291,2 finished all bursts,finished,2,CPU0,"['7', '20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3']","['10', '24', '14', '25', '9']","[None, '11']","['15', '18']"
291,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3']","['10', '24', '14', '25', '9']","['7', '11']","['15', '18']"
293,15 finished I/O → ready queue,io_to_ready,15,IO0,"['20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15']","['10', '24', '14', '25', '9']","['7', '11']","[None, '18']"
293,10 dispatched to IO0,dispatch_io,10,IO0,"['20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15']","['24', '14', '25', '9']","['7', '11']","['10', '18']"
294,11 finished CPU → ready queue,cpu_to_ready,11,CPU1,"['20', '5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15', '11']","['24', '14', '25', '9']","['7', None]","['10', '18']"
294,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15', '11']","['24', '14', '25', '9']","['7', '20']","['10', '18']"
296,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['5', '1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15', '11', '7']","['24', '14', '25', '9']","[None, '20']","['10', '18']"
296,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15', '11', '7']","['24', '14', '25', '9']","['5', '20']","['10', '18']"
298,10 finished I/O → ready queue,io_to_ready,10,IO0,"['1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10']","['24', '14', '25', '9']","['5', '20']","[None, '18']"
298,24 dispatched to IO0,dispatch_io,24,IO0,"['1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10']","['14', '25', '9']","['5', '20']","['24', '18']"
299,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['1', '13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10']","['14', '25', '9', '20']","['5', None]","['24', '18']"
299,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10']","['14', '25', '9', '20']","['5', '1']","['24', '18']"
301,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['13', '8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10', '5']","['14', '25', '9', '20']","[None, '1']","['24', '18']"
301,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10', '5']","['14', '25', '9', '20']","['13', '1']","['24', '18']"
302,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10', '5']","['14', '25', '9', '20', '13']","[None, '1']","['24', '18']"
302,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['8', '4', '16', '22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10', '5', '1']","['14', '25', '9', '20', '13']","[None, None]","['24', '18']"
302,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '16', '22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10', '5', '1']","['14', '25', '9', '20', '13']","['8', None]","['24', '18']"
302,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['16', '22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10', '5', '1']","['14', '25', '9', '20', '13']","['8', '4']","['24', '18']"
304,8 finished CPU → wait queue,cpu_to_io,8,CPU0,"['16', '22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10', '5', '1']","['14', '25', '9', '20', '13', '8']","[None, '4']","['24', '18']"
304,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10', '5', '1']","['14', '25', '9', '20', '13', '8']","['16', '4']","['24', '18']"
306,18 finished I/O → ready queue,io_to_ready,18,IO1,"['22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10', '5', '1', '18']","['14', '25', '9', '20', '13', '8']","['16', '4']","['24', None]"
306,14 dispatched to IO1,dispatch_io,14,IO1,"['22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10', '5', '1', '18']","['25', '9', '20', '13', '8']","['16', '4']","['24', '14']"
307,4 finished CPU → ready queue,cpu_to_ready,4,CPU1,"['22', '6', '17', '12', '19', '23', '3', '15', '11', '7', '10', '5', '1', '18', '4']","['25', '9', '20', '13', '8']","['16', None]","['24', '14']"
307,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['6', '17', '12', '19', '23', '3', '15', '11', '7', '10', '5', '1', '18', '4']","['25', '9', '20', '13', '8']","['16', '22']","['24', '14']"
308,16 finished CPU → ready queue,cpu_to_ready,16,CPU0,"['6', '17', '12', '19', '23', '3', '15', '11', '7', '10', '5', '1', '18', '4', '16']","['25', '9', '20', '13', '8']","[None, '22']","['24', '14']"
308,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['17', '12', '19', '23', '3', '15', '11', '7', '10', '5', '1', '18', '4', '16']","['25', '9', '20', '13', '8']","['6', '22']","['24', '14']"
312,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['17', '12', '19', '23', '3', '15', '11', '7', '10', '5', '1', '18', '4', '16', '22']","['25', '9', '20', '13', '8']","['6', None]","['24', '14']"
312,17 dispatched to CPU1,dispatch_cpu,17,CPU1,"['12', '19', '23', '3', '15', '11', '7', '10', '5', '1', '18', '4', '16', '22']","['25', '9', '20', '13', '8']","['6', '17']","['24', '14']"
313,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['12', '19', '23', '3', '15', '11', '7', '10', '5', '1', '18', '4', '16', '22', '6']","['25', '9', '20', '13', '8']","[None, '17']","['24', '14']"
313,17 finished all bursts,finished,17,CPU1,"['12', '19', '23', '3', '15', '11', '7', '10', '5', '1', '18', '4', '16', '22', '6']","['25', '9', '20', '13', '8']","[None, None]","['24', '14']"
313,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['19', '23', '3', '15', '11', '7', '10', '5', '1', '18', '4', '16', '22', '6']","['25', '9', '20', '13', '8']","['12', None]","['24', '14']"
313,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['23', '3', '15', '11', '7', '10', '5', '1', '18', '4', '16', '22', '6']","['25', '9', '20', '13', '8']","['12', '19']","['24', '14']"
314,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['23', '3', '15', '11', '7', '10', '5', '1', '18', '4', '16', '22', '6']","['25', '9', '20', '13', '8', '12']","[None, '19']","['24', '14']"
314,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['3', '15', '11', '7', '10', '5', '1', '18', '4', '16', '22', '6']","['25', '9', '20', '13', '8', '12']","['23', '19']","['24', '14']"
316,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['3', '15', '11', '7', '10', '5', '1', '18', '4', '16', '22', '6']","['25', '9', '20', '13', '8', '12', '23']","[None, '19']","['24', '14']"
316,24 finished I/O → ready queue,io_to_ready,24,IO0,"['3', '15', '11', '7', '10', '5', '1', '18', '4', '16', '22', '6', '24']","['25', '9', '20', '13', '8', '12', '23']","[None, '19']","[None, '14']"
316,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['15', '11', '7', '10', '5', '1', '18', '4', '16', '22', '6', '24']","['25', '9', '20', '13', '8', '12', '23']","['3', '19']","[None, '14']"
316,25 dispatched to IO0,dispatch_io,25,IO0,"['15', '11', '7', '10', '5', '1', '18', '4', '16', '22', '6', '24']","['9', '20', '13', '8', '12', '23']","['3', '19']","['25', '14']"
318,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['15', '11', '7', '10', '5', '1', '18', '4', '16', '22', '6', '24', '19']","['9', '20', '13', '8', '12', '23']","['3', None]","['25', '14']"
318,15 dispatched to CPU1,dispatch_cpu,15,CPU1,"['11', '7', '10', '5', '1', '18', '4', '16', '22', '6', '24', '19']","['9', '20', '13', '8', '12', '23']","['3', '15']","['25', '14']"
321,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['11', '7', '10', '5', '1', '18', '4', '16', '22', '6', '24', '19', '3']","['9', '20', '13', '8', '12', '23']","[None, '15']","['25', '14']"
321,11 dispatched to CPU0,dispatch_cpu,11,CPU0,"['7', '10', '5', '1', '18', '4', '16', '22', '6', '24', '19', '3']","['9', '20', '13', '8', '12', '23']","['11', '15']","['25', '14']"
323,15 preempted (RR quantum expired),preempt_cpu,15,CPU1,"['7', '10', '5', '1', '18', '4', '16', '22', '6', '24', '19', '3', '15']","['9', '20', '13', '8', '12', '23']","['11', None]","['25', '14']"
323,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['10', '5', '1', '18', '4', '16', '22', '6', '24', '19', '3', '15']","['9', '20', '13', '8', '12', '23']","['11', '7']","['25', '14']"
324,25 finished I/O → ready queue,io_to_ready,25,IO0,"['10', '5', '1', '18', '4', '16', '22', '6', '24', '19', '3', '15', '25']","['9', '20', '13', '8', '12', '23']","['11', '7']","[None, '14']"
324,9 dispatched to IO0,dispatch_io,9,IO0,"['10', '5', '1', '18', '4', '16', '22', '6', '24', '19', '3', '15', '25']","['20', '13', '8', '12', '23']","['11', '7']","['9', '14']"
326,11 preempted (RR quantum expired),preempt_cpu,11,CPU0,"['10', '5', '1', '18', '4', '16', '22', '6', '24', '19', '3', '15', '25', '11']","['20', '13', '8', '12', '23']","[None, '7']","['9', '14']"
326,7 finished CPU → ready queue,cpu_to_ready,7,CPU1,"['10', '5', '1', '18', '4', '16', '22', '6', '24', '19', '3', '15', '25', '11', '7']","['20', '13', '8', '12', '23']","[None, None]","['9', '14']"
326,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['5', '1', '18', '4', '16', '22', '6', '24', '19', '3', '15', '25', '11', '7']","['20', '13', '8', '12', '23']","['10', None]","['9', '14']"
326,5 dispatched to CPU1,dispatch_cpu,5,CPU1,"['1', '18', '4', '16', '22', '6', '24', '19', '3', '15', '25', '11', '7']","['20', '13', '8', '12', '23']","['10', '5']","['9', '14']"
327,14 finished I/O → ready queue,io_to_ready,14,IO1,"['1', '18', '4', '16', '22', '6', '24', '19', '3', '15', '25', '11', '7', '14']","['20', '13', '8', '12', '23']","['10', '5']","['9', None]"
327,20 dispatched to IO1,dispatch_io,20,IO1,"['1', '18', '4', '16', '22', '6', '24', '19', '3', '15', '25', '11', '7', '14']","['13', '8', '12', '23']","['10', '5']","['9', '20']"
329,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,"['1', '18', '4', '16', '22', '6', '24', '19', '3', '15', '25', '11', '7', '14', '10']","['13', '8', '12', '23']","[None, '5']","['9', '20']"
329,5 finished CPU → wait queue,cpu_to_io,5,CPU1,"['1', '18', '4', '16', '22', '6', '24', '19', '3', '15', '25', '11', '7', '14', '10']","['13', '8', '12', '23', '5']","[None, None]","['9', '20']"
329,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['18', '4', '16', '22', '6', '24', '19', '3', '15', '25', '11', '7', '14', '10']","['13', '8', '12', '23', '5']","['1', None]","['9', '20']"
329,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['4', '16', '22', '6', '24', '19', '3', '15', '25', '11', '7', '14', '10']","['13', '8', '12', '23', '5']","['1', '18']","['9', '20']"
333,1 finished all bursts,finished,1,CPU0,"['4', '16', '22', '6', '24', '19', '3', '15', '25', '11', '7', '14', '10']","['13', '8', '12', '23', '5']","[None, '18']","['9', '20']"
333,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['16', '22', '6', '24', '19', '3', '15', '25', '11', '7', '14', '10']","['13', '8', '12', '23', '5']","['4', '18']","['9', '20']"
334,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['16', '22', '6', '24', '19', '3', '15', '25', '11', '7', '14', '10', '18']","['13', '8', '12', '23', '5']","['4', None]","['9', '20']"
334,16 dispatched to CPU1,dispatch_cpu,16,CPU1,"['22', '6', '24', '19', '3', '15', '25', '11', '7', '14', '10', '18']","['13', '8', '12', '23', '5']","['4', '16']","['9', '20']"
335,20 finished I/O → ready queue,io_to_ready,20,IO1,"['22', '6', '24', '19', '3', '15', '25', '11', '7', '14', '10', '18', '20']","['13', '8', '12', '23', '5']","['4', '16']","['9', None]"
335,13 dispatched to IO1,dispatch_io,13,IO1,"['22', '6', '24', '19', '3', '15', '25', '11', '7', '14', '10', '18', '20']","['8', '12', '23', '5']","['4', '16']","['9', '13']"
338,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['22', '6', '24', '19', '3', '15', '25', '11', '7', '14', '10', '18', '20', '4']","['8', '12', '23', '5']","[None, '16']","['9', '13']"
338,16 finished CPU → wait queue,cpu_to_io,16,CPU1,"['22', '6', '24', '19', '3', '15', '25', '11', '7', '14', '10', '18', '20', '4']","['8', '12', '23', '5', '16']","[None, None]","['9', '13']"
338,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['6', '24', '19', '3', '15', '25', '11', '7', '14', '10', '18', '20', '4']","['8', '12', '23', '5', '16']","['22', None]","['9', '13']"
338,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['24', '19', '3', '15', '25', '11', '7', '14', '10', '18', '20', '4']","['8', '12', '23', '5', '16']","['22', '6']","['9', '13']"
341,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,"['24', '19', '3', '15', '25', '11', '7', '14', '10', '18', '20', '4', '22']","['8', '12', '23', '5', '16']","[None, '6']","['9', '13']"
341,24 dispatched to CPU0,dispatch_cpu,24,CPU0,"['19', '3', '15', '25', '11', '7', '14', '10', '18', '20', '4', '22']","['8', '12', '23', '5', '16']","['24', '6']","['9', '13']"
343,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['19', '3', '15', '25', '11', '7', '14', '10', '18', '20', '4', '22', '6']","['8', '12', '23', '5', '16']","['24', None]","['9', '13']"
343,9 finished I/O → ready queue,io_to_ready,9,IO0,"['19', '3', '15', '25', '11', '7', '14', '10', '18', '20', '4', '22', '6', '9']","['8', '12', '23', '5', '16']","['24', None]","[None, '13']"
343,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['3', '15', '25', '11', '7', '14', '10', '18', '20', '4', '22', '6', '9']","['8', '12', '23', '5', '16']","['24', '19']","[None, '13']"
343,8 dispatched to IO0,dispatch_io,8,IO0,"['3', '15', '25', '11', '7', '14', '10', '18', '20', '4', '22', '6', '9']","['12', '23', '5', '16']","['24', '19']","['8', '13']"
344,19 finished CPU → wait queue,cpu_to_io,19,CPU1,"['3', '15', '25', '11', '7', '14', '10', '18', '20', '4', '22', '6', '9']","['12', '23', '5', '16', '19']","['24', None]","['8', '13']"
344,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['15', '25', '11', '7', '14', '10', '18', '20', '4', '22', '6', '9']","['12', '23', '5', '16', '19']","['24', '3']","['8', '13']"
345,24 finished CPU → wait queue,cpu_to_io,24,CPU0,"['15', '25', '11', '7', '14', '10', '18', '20', '4', '22', '6', '9']","['12', '23', '5', '16', '19', '24']","[None, '3']","['8', '13']"
345,15 dispatched to CPU0,dispatch_cpu,15,CPU0,"['25', '11', '7', '14', '10', '18', '20', '4', '22', '6', '9']","['12', '23', '5', '16', '19', '24']","['15', '3']","['8', '13']"
346,15 finished CPU → wait queue,cpu_to_io,15,CPU0,"['25', '11', '7', '14', '10', '18', '20', '4', '22', '6', '9']","['12', '23', '5', '16', '19', '24', '15']","[None, '3']","['8', '13']"
346,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['11', '7', '14', '10', '18', '20', '4', '22', '6', '9']","['12', '23', '5', '16', '19', '24', '15']","['25', '3']","['8', '13']"
347,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['11', '7', '14', '10', '18', '20', '4', '22', '6', '9', '3']","['12', '23', '5', '16', '19', '24', '15']","['25', None]","['8', '13']"
347,11 dispatched to CPU1,dispatch_cpu,11,CPU1,"['7', '14', '10', '18', '20', '4', '22', '6', '9', '3']","['12', '23', '5', '16', '19', '24', '15']","['25', '11']","['8', '13']"
351,25 preempted (RR quantum expired),preempt_cpu,25,CPU0,"['7', '14', '10', '18', '20', '4', '22', '6', '9', '3', '25']","['12', '23', '5', '16', '19', '24', '15']","[None, '11']","['8', '13']"
351,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['14', '10', '18', '20', '4', '22', '6', '9', '3', '25']","['12', '23', '5', '16', '19', '24', '15']","['7', '11']","['8', '13']"
352,11 finished all bursts,finished,11,CPU1,"['14', '10', '18', '20', '4', '22', '6', '9', '3', '25']","['12', '23', '5', '16', '19', '24', '15']","['7', None]","['8', '13']"
352,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['10', '18', '20', '4', '22', '6', '9', '3', '25']","['12', '23', '5', '16', '19', '24', '15']","['7', '14']","['8', '13']"
356,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['10', '18', '20', '4', '22', '6', '9', '3', '25', '7']","['12', '23', '5', '16', '19', '24', '15']","[None, '14']","['8', '13']"
356,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['18', '20', '4', '22', '6', '9', '3', '25', '7']","['12', '23', '5', '16', '19', '24', '15']","['10', '14']","['8', '13']"
357,10 finished all bursts,finished,10,CPU0,"['18', '20', '4', '22', '6', '9', '3', '25', '7']","['12', '23', '5', '16', '19', '24', '15']","[None, '14']","['8', '13']"
357,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,"['18', '20', '4', '22', '6', '9', '3', '25', '7', '14']","['12', '23', '5', '16', '19', '24', '15']","[None, None]","['8', '13']"
357,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['20', '4', '22', '6', '9', '3', '25', '7', '14']","['12', '23', '5', '16', '19', '24', '15']","['18', None]","['8', '13']"
357,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['4', '22', '6', '9', '3', '25', '7', '14']","['12', '23', '5', '16', '19', '24', '15']","['18', '20']","['8', '13']"
359,18 finished CPU → ready queue,cpu_to_ready,18,CPU0,"['4', '22', '6', '9', '3', '25', '7', '14', '18']","['12', '23', '5', '16', '19', '24', '15']","[None, '20']","['8', '13']"
359,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['22', '6', '9', '3', '25', '7', '14', '18']","['12', '23', '5', '16', '19', '24', '15']","['4', '20']","['8', '13']"
360,13 finished I/O → ready queue,io_to_ready,13,IO1,"['22', '6', '9', '3', '25', '7', '14', '18', '13']","['12', '23', '5', '16', '19', '24', '15']","['4', '20']","['8', None]"
360,12 dispatched to IO1,dispatch_io,12,IO1,"['22', '6', '9', '3', '25', '7', '14', '18', '13']","['23', '5', '16', '19', '24', '15']","['4', '20']","['8', '12']"
362,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['22', '6', '9', '3', '25', '7', '14', '18', '13', '20']","['23', '5', '16', '19', '24', '15']","['4', None]","['8', '12']"
362,8 finished I/O → ready queue,io_to_ready,8,IO0,"['22', '6', '9', '3', '25', '7', '14', '18', '13', '20', '8']","['23', '5', '16', '19', '24', '15']","['4', None]","[None, '12']"
362,22 dispatched to CPU1,dispatch_cpu,22,CPU1,"['6', '9', '3', '25', '7', '14', '18', '13', '20', '8']","['23', '5', '16', '19', '24', '15']","['4', '22']","[None, '12']"
362,23 dispatched to IO0,dispatch_io,23,IO0,"['6', '9', '3', '25', '7', '14', '18', '13', '20', '8']","['5', '16', '19', '24', '15']","['4', '22']","['23', '12']"
364,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['6', '9', '3', '25', '7', '14', '18', '13', '20', '8', '4']","['5', '16', '19', '24', '15']","[None, '22']","['23', '12']"
364,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['9', '3', '25', '7', '14', '18', '13', '20', '8', '4']","['5', '16', '19', '24', '15']","['6', '22']","['23', '12']"
365,6 finished all bursts,finished,6,CPU0,"['9', '3', '25', '7', '14', '18', '13', '20', '8', '4']","['5', '16', '19', '24', '15']","[None, '22']","['23', '12']"
365,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['3', '25', '7', '14', '18', '13', '20', '8', '4']","['5', '16', '19', '24', '15']","['9', '22']","['23', '12']"
367,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,"['3', '25', '7', '14', '18', '13', '20', '8', '4', '22']","['5', '16', '19', '24', '15']","['9', None]","['23', '12']"
367,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['25', '7', '14', '18', '13', '20', '8', '4', '22']","['5', '16', '19', '24', '15']","['9', '3']","['23', '12']"
370,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['25', '7', '14', '18', '13', '20', '8', '4', '22', '9']","['5', '16', '19', '24', '15']","[None, '3']","['23', '12']"
370,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['7', '14', '18', '13', '20', '8', '4', '22', '9']","['5', '16', '19', '24', '15']","['25', '3']","['23', '12']"
372,25 finished CPU → ready queue,cpu_to_ready,25,CPU0,"['7', '14', '18', '13', '20', '8', '4', '22', '9', '25']","['5', '16', '19', '24', '15']","[None, '3']","['23', '12']"
372,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['7', '14', '18', '13', '20', '8', '4', '22', '9', '25', '3']","['5', '16', '19', '24', '15']","[None, None]","['23', '12']"
372,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['14', '18', '13', '20', '8', '4', '22', '9', '25', '3']","['5', '16', '19', '24', '15']","['7', None]","['23', '12']"
372,14 dispatched to CPU1,dispatch_cpu,14,CPU1,"['18', '13', '20', '8', '4', '22', '9', '25', '3']","['5', '16', '19', '24', '15']","['7', '14']","['23', '12']"
375,14 finished CPU → wait queue,cpu_to_io,14,CPU1,"['18', '13', '20', '8', '4', '22', '9', '25', '3']","['5', '16', '19', '24', '15', '14']","['7', None]","['23', '12']"
375,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['13', '20', '8', '4', '22', '9', '25', '3']","['5', '16', '19', '24', '15', '14']","['7', '18']","['23', '12']"
376,7 finished CPU → wait queue,cpu_to_io,7,CPU0,"['13', '20', '8', '4', '22', '9', '25', '3']","['5', '16', '19', '24', '15', '14', '7']","[None, '18']","['23', '12']"
376,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['20', '8', '4', '22', '9', '25', '3']","['5', '16', '19', '24', '15', '14', '7']","['13', '18']","['23', '12']"
377,23 finished I/O → ready queue,io_to_ready,23,IO0,"['20', '8', '4', '22', '9', '25', '3', '23']","['5', '16', '19', '24', '15', '14', '7']","['13', '18']","[None, '12']"
377,5 dispatched to IO0,dispatch_io,5,IO0,"['20', '8', '4', '22', '9', '25', '3', '23']","['16', '19', '24', '15', '14', '7']","['13', '18']","['5', '12']"
380,18 finished CPU → ready queue,cpu_to_ready,18,CPU1,"['20', '8', '4', '22', '9', '25', '3', '23', '18']","['16', '19', '24', '15', '14', '7']","['13', None]","['5', '12']"
380,12 finished I/O → ready queue,io_to_ready,12,IO1,"['20', '8', '4', '22', '9', '25', '3', '23', '18', '12']","['16', '19', '24', '15', '14', '7']","['13', None]","['5', None]"
380,20 dispatched to CPU1,dispatch_cpu,20,CPU1,"['8', '4', '22', '9', '25', '3', '23', '18', '12']","['16', '19', '24', '15', '14', '7']","['13', '20']","['5', None]"
380,16 dispatched to IO1,dispatch_io,16,IO1,"['8', '4', '22', '9', '25', '3', '23', '18', '12']","['19', '24', '15', '14', '7']","['13', '20']","['5', '16']"
381,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,"['8', '4', '22', '9', '25', '3', '23', '18', '12', '13']","['19', '24', '15', '14', '7']","[None, '20']","['5', '16']"
381,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '22', '9', '25', '3', '23', '18', '12', '13']","['19', '24', '15', '14', '7']","['8', '20']","['5', '16']"
384,20 finished CPU → wait queue,cpu_to_io,20,CPU1,"['4', '22', '9', '25', '3', '23', '18', '12', '13']","['19', '24', '15', '14', '7', '20']","['8', None]","['5', '16']"
384,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['22', '9', '25', '3', '23', '18', '12', '13']","['19', '24', '15', '14', '7', '20']","['8', '4']","['5', '16']"
386,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['22', '9', '25', '3', '23', '18', '12', '13', '8']","['19', '24', '15', '14', '7', '20']","[None, '4']","['5', '16']"
386,22 dispatched to CPU0,dispatch_cpu,22,CPU0,"['9', '25', '3', '23', '18', '12', '13', '8']","['19', '24', '15', '14', '7', '20']","['22', '4']","['5', '16']"
389,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['9', '25', '3', '23', '18', '12', '13', '8', '4']","['19', '24', '15', '14', '7', '20']","['22', None]","['5', '16']"
389,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['25', '3', '23', '18', '12', '13', '8', '4']","['19', '24', '15', '14', '7', '20']","['22', '9']","['5', '16']"
391,22 finished CPU → wait queue,cpu_to_io,22,CPU0,"['25', '3', '23', '18', '12', '13', '8', '4']","['19', '24', '15', '14', '7', '20', '22']","[None, '9']","['5', '16']"
391,25 dispatched to CPU0,dispatch_cpu,25,CPU0,"['3', '23', '18', '12', '13', '8', '4']","['19', '24', '15', '14', '7', '20', '22']","['25', '9']","['5', '16']"
392,25 finished all bursts,finished,25,CPU0,"['3', '23', '18', '12', '13', '8', '4']","['19', '24', '15', '14', '7', '20', '22']","[None, '9']","['5', '16']"
392,9 finished CPU → wait queue,cpu_to_io,9,CPU1,"['3', '23', '18', '12', '13', '8', '4']","['19', '24', '15', '14', '7', '20', '22', '9']","[None, None]","['5', '16']"
392,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['23', '18', '12', '13', '8', '4']","['19', '24', '15', '14', '7', '20', '22', '9']","['3', None]","['5', '16']"
392,23 dispatched to CPU1,dispatch_cpu,23,CPU1,"['18', '12', '13', '8', '4']","['19', '24', '15', '14', '7', '20', '22', '9']","['3', '23']","['5', '16']"
396,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['18', '12', '13', '8', '4', '3']","['19', '24', '15', '14', '7', '20', '22', '9']","[None, '23']","['5', '16']"
396,18 dispatched to CPU0,dispatch_cpu,18,CPU0,"['12', '13', '8', '4', '3']","['19', '24', '15', '14', '7', '20', '22', '9']","['18', '23']","['5', '16']"
397,23 preempted (RR quantum expired),preempt_cpu,23,CPU1,"['12', '13', '8', '4', '3', '23']","['19', '24', '15', '14', '7', '20', '22', '9']","['18', None]","['5', '16']"
397,16 finished I/O → ready queue,io_to_ready,16,IO1,"['12', '13', '8', '4', '3', '23', '16']","['19', '24', '15', '14', '7', '20', '22', '9']","['18', None]","['5', None]"
397,12 dispatched to CPU1,dispatch_cpu,12,CPU1,"['13', '8', '4', '3', '23', '16']","['19', '24', '15', '14', '7', '20', '22', '9']","['18', '12']","['5', None]"
397,19 dispatched to IO1,dispatch_io,19,IO1,"['13', '8', '4', '3', '23', '16']","['24', '15', '14', '7', '20', '22', '9']","['18', '12']","['5', '19']"
398,5 finished I/O → ready queue,io_to_ready,5,IO0,"['13', '8', '4', '3', '23', '16', '5']","['24', '15', '14', '7', '20', '22', '9']","['18', '12']","[None, '19']"
398,24 dispatched to IO0,dispatch_io,24,IO0,"['13', '8', '4', '3', '23', '16', '5']","['15', '14', '7', '20', '22', '9']","['18', '12']","['24', '19']"
401,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,"['13', '8', '4', '3', '23', '16', '5', '18']","['15', '14', '7', '20', '22', '9']","[None, '12']","['24', '19']"
401,13 dispatched to CPU0,dispatch_cpu,13,CPU0,"['8', '4', '3', '23', '16', '5', '18']","['15', '14', '7', '20', '22', '9']","['13', '12']","['24', '19']"
402,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,"['8', '4', '3', '23', '16', '5', '18', '12']","['15', '14', '7', '20', '22', '9']","['13', None]","['24', '19']"
402,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['4', '3', '23', '16', '5', '18', '12']","['15', '14', '7', '20', '22', '9']","['13', '8']","['24', '19']"
405,13 finished CPU → wait queue,cpu_to_io,13,CPU0,"['4', '3', '23', '16', '5', '18', '12']","['15', '14', '7', '20', '22', '9', '13']","[None, '8']","['24', '19']"
405,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['3', '23', '16', '5', '18', '12']","['15', '14', '7', '20', '22', '9', '13']","['4', '8']","['24', '19']"
406,8 finished CPU → wait queue,cpu_to_io,8,CPU1,"['3', '23', '16', '5', '18', '12']","['15', '14', '7', '20', '22', '9', '13', '8']","['4', None]","['24', '19']"
406,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['23', '16', '5', '18', '12']","['15', '14', '7', '20', '22', '9', '13', '8']","['4', '3']","['24', '19']"
407,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['23', '16', '5', '18', '12', '4']","['15', '14', '7', '20', '22', '9', '13', '8']","[None, '3']","['24', '19']"
407,23 dispatched to CPU0,dispatch_cpu,23,CPU0,"['16', '5', '18', '12', '4']","['15', '14', '7', '20', '22', '9', '13', '8']","['23', '3']","['24', '19']"
410,23 finished CPU → wait queue,cpu_to_io,23,CPU0,"['16', '5', '18', '12', '4']","['15', '14', '7', '20', '22', '9', '13', '8', '23']","[None, '3']","['24', '19']"
410,16 dispatched to CPU0,dispatch_cpu,16,CPU0,"['5', '18', '12', '4']","['15', '14', '7', '20', '22', '9', '13', '8', '23']","['16', '3']","['24', '19']"
411,16 finished CPU → wait queue,cpu_to_io,16,CPU0,"['5', '18', '12', '4']","['15', '14', '7', '20', '22', '9', '13', '8', '23', '16']","[None, '3']","['24', '19']"
411,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['5', '18', '12', '4', '3']","['15', '14', '7', '20', '22', '9', '13', '8', '23', '16']","[None, None]","['24', '19']"
411,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['18', '12', '4', '3']","['15', '14', '7', '20', '22', '9', '13', '8', '23', '16']","['5', None]","['24', '19']"
411,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['12', '4', '3']","['15', '14', '7', '20', '22', '9', '13', '8', '23', '16']","['5', '18']","['24', '19']"
416,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['12', '4', '3', '5']","['15', '14', '7', '20', '22', '9', '13', '8', '23', '16']","[None, '18']","['24', '19']"
416,18 preempted (RR quantum expired),preempt_cpu,18,CPU1,"['12', '4', '3', '5', '18']","['15', '14', '7', '20', '22', '9', '13', '8', '23', '16']","[None, None]","['24', '19']"
416,24 finished I/O → ready queue,io_to_ready,24,IO0,"['12', '4', '3', '5', '18', '24']","['15', '14', '7', '20', '22', '9', '13', '8', '23', '16']","[None, None]","[None, '19']"
416,12 dispatched to CPU0,dispatch_cpu,12,CPU0,"['4', '3', '5', '18', '24']","['15', '14', '7', '20', '22', '9', '13', '8', '23', '16']","['12', None]","[None, '19']"
416,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['3', '5', '18', '24']","['15', '14', '7', '20', '22', '9', '13', '8', '23', '16']","['12', '4']","[None, '19']"
416,15 dispatched to IO0,dispatch_io,15,IO0,"['3', '5', '18', '24']","['14', '7', '20', '22', '9', '13', '8', '23', '16']","['12', '4']","['15', '19']"
417,12 finished CPU → wait queue,cpu_to_io,12,CPU0,"['3', '5', '18', '24']","['14', '7', '20', '22', '9', '13', '8', '23', '16', '12']","[None, '4']","['15', '19']"
417,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['5', '18', '24']","['14', '7', '20', '22', '9', '13', '8', '23', '16', '12']","['3', '4']","['15', '19']"
420,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,"['5', '18', '24', '3']","['14', '7', '20', '22', '9', '13', '8', '23', '16', '12']","[None, '4']","['15', '19']"
420,19 finished I/O → ready queue,io_to_ready,19,IO1,"['5', '18', '24', '3', '19']","['14', '7', '20', '22', '9', '13', '8', '23', '16', '12']","[None, '4']","['15', None]"
420,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['18', '24', '3', '19']","['14', '7', '20', '22', '9', '13', '8', '23', '16', '12']","['5', '4']","['15', None]"
420,14 dispatched to IO1,dispatch_io,14,IO1,"['18', '24', '3', '19']","['7', '20', '22', '9', '13', '8', '23', '16', '12']","['5', '4']","['15', '14']"
421,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['18', '24', '3', '19', '4']","['7', '20', '22', '9', '13', '8', '23', '16', '12']","['5', None]","['15', '14']"
421,18 dispatched to CPU1,dispatch_cpu,18,CPU1,"['24', '3', '19', '4']","['7', '20', '22', '9', '13', '8', '23', '16', '12']","['5', '18']","['15', '14']"
423,18 finished CPU → wait queue,cpu_to_io,18,CPU1,"['24', '3', '19', '4']","['7', '20', '22', '9', '13', '8', '23', '16', '12', '18']","['5', None]","['15', '14']"
423,24 dispatched to CPU1,dispatch_cpu,24,CPU1,"['3', '19', '4']","['7', '20', '22', '9', '13', '8', '23', '16', '12', '18']","['5', '24']","['15', '14']"
425,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['3', '19', '4', '5']","['7', '20', '22', '9', '13', '8', '23', '16', '12', '18']","[None, '24']","['15', '14']"
425,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['19', '4', '5']","['7', '20', '22', '9', '13', '8', '23', '16', '12', '18']","['3', '24']","['15', '14']"
428,24 preempted (RR quantum expired),preempt_cpu,24,CPU1,"['19', '4', '5', '24']","['7', '20', '22', '9', '13', '8', '23', '16', '12', '18']","['3', None]","['15', '14']"
428,19 dispatched to CPU1,dispatch_cpu,19,CPU1,"['4', '5', '24']","['7', '20', '22', '9', '13', '8', '23', '16', '12', '18']","['3', '19']","['15', '14']"
429,3 finished all bursts,finished,3,CPU0,"['4', '5', '24']","['7', '20', '22', '9', '13', '8', '23', '16', '12', '18']","[None, '19']","['15', '14']"
429,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['5', '24']","['7', '20', '22', '9', '13', '8', '23', '16', '12', '18']","['4', '19']","['15', '14']"
430,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,"['5', '24', '4']","['7', '20', '22', '9', '13', '8', '23', '16', '12', '18']","[None, '19']","['15', '14']"
430,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['24', '4']","['7', '20', '22', '9', '13', '8', '23', '16', '12', '18']","['5', '19']","['15', '14']"
432,5 finished CPU → wait queue,cpu_to_io,5,CPU0,"['24', '4']","['7', '20', '22', '9', '13', '8', '23', '16', '12', '18', '5']","[None, '19']","['15', '14']"
432,24 dispatched to CPU0,dispatch_cpu,24,CPU0,['4'],"['7', '20', '22', '9', '13', '8', '23', '16', '12', '18', '5']","['24', '19']","['15', '14']"
433,19 preempted (RR quantum expired),preempt_cpu,19,CPU1,"['4', '19']","['7', '20', '22', '9', '13', '8', '23', '16', '12', '18', '5']","['24', None]","['15', '14']"
433,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['19'],"['7', '20', '22', '9', '13', '8', '23', '16', '12', '18', '5']","['24', '4']","['15', '14']"
434,4 finished all bursts,finished,4,CPU1,['19'],"['7', '20', '22', '9', '13', '8', '23', '16', '12', '18', '5']","['24', None]","['15', '14']"
434,14 finished I/O → ready queue,io_to_ready,14,IO1,"['19', '14']","['7', '20', '22', '9', '13', '8', '23', '16', '12', '18', '5']","['24', None]","['15', None]"
434,19 dispatched to CPU1,dispatch_cpu,19,CPU1,['14'],"['7', '20', '22', '9', '13', '8', '23', '16', '12', '18', '5']","['24', '19']","['15', None]"
434,7 dispatched to IO1,dispatch_io,7,IO1,['14'],"['20', '22', '9', '13', '8', '23', '16', '12', '18', '5']","['24', '19']","['15', '7']"
436,19 finished all bursts,finished,19,CPU1,['14'],"['20', '22', '9', '13', '8', '23', '16', '12', '18', '5']","['24', None]","['15', '7']"
436,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['20', '22', '9', '13', '8', '23', '16', '12', '18', '5']","['24', '14']","['15', '7']"
437,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['20', '22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","[None, '14']","['15', '7']"
438,15 finished I/O → ready queue,io_to_ready,15,IO0,['15'],"['20', '22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","[None, '14']","[None, '7']"
438,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['20', '22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","['15', '14']","[None, '7']"
438,20 dispatched to IO0,dispatch_io,20,IO0,[],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","['15', '14']","['20', '7']"
441,14 preempted (RR quantum expired),preempt_cpu,14,CPU1,['14'],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","['15', None]","['20', '7']"
441,14 dispatched to CPU1,dispatch_cpu,14,CPU1,[],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","['15', '14']","['20', '7']"
442,14 finished all bursts,finished,14,CPU1,[],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","['15', None]","['20', '7']"
443,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","[None, None]","['20', '7']"
443,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","['15', None]","['20', '7']"
448,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","[None, None]","['20', '7']"
448,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","['15', None]","['20', '7']"
449,15 finished CPU → ready queue,cpu_to_ready,15,CPU0,['15'],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","[None, None]","['20', '7']"
449,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","['15', None]","['20', '7']"
454,15 preempted (RR quantum expired),preempt_cpu,15,CPU0,['15'],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","[None, None]","['20', '7']"
454,15 dispatched to CPU0,dispatch_cpu,15,CPU0,[],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","['15', None]","['20', '7']"
456,20 finished I/O → ready queue,io_to_ready,20,IO0,['20'],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","['15', None]","[None, '7']"
456,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['22', '9', '13', '8', '23', '16', '12', '18', '5', '24']","['15', '20']","[None, '7']"
456,22 dispatched to IO0,dispatch_io,22,IO0,[],"['9', '13', '8', '23', '16', '12', '18', '5', '24']","['15', '20']","['22', '7']"
457,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],"['9', '13', '8', '23', '16', '12', '18', '5', '24']","['15', '20']","['22', None]"
457,9 dispatched to IO1,dispatch_io,9,IO1,['7'],"['13', '8', '23', '16', '12', '18', '5', '24']","['15', '20']","['22', '9']"
459,15 finished all bursts,finished,15,CPU0,['7'],"['13', '8', '23', '16', '12', '18', '5', '24']","[None, '20']","['22', '9']"
459,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['13', '8', '23', '16', '12', '18', '5', '24']","['7', '20']","['22', '9']"
461,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,['20'],"['13', '8', '23', '16', '12', '18', '5', '24']","['7', None]","['22', '9']"
461,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['13', '8', '23', '16', '12', '18', '5', '24']","['7', '20']","['22', '9']"
463,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['13', '8', '23', '16', '12', '18', '5', '24', '7']","[None, '20']","['22', '9']"
466,20 finished CPU → wait queue,cpu_to_io,20,CPU1,[],"['13', '8', '23', '16', '12', '18', '5', '24', '7', '20']","[None, None]","['22', '9']"
470,9 finished I/O → ready queue,io_to_ready,9,IO1,['9'],"['13', '8', '23', '16', '12', '18', '5', '24', '7', '20']","[None, None]","['22', None]"
470,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['13', '8', '23', '16', '12', '18', '5', '24', '7', '20']","['9', None]","['22', None]"
470,13 dispatched to IO1,dispatch_io,13,IO1,[],"['8', '23', '16', '12', '18', '5', '24', '7', '20']","['9', None]","['22', '13']"
471,22 finished I/O → ready queue,io_to_ready,22,IO0,['22'],"['8', '23', '16', '12', '18', '5', '24', '7', '20']","['9', None]","[None, '13']"
471,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['8', '23', '16', '12', '18', '5', '24', '7', '20']","['9', '22']","[None, '13']"
471,8 dispatched to IO0,dispatch_io,8,IO0,[],"['23', '16', '12', '18', '5', '24', '7', '20']","['9', '22']","['8', '13']"
475,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['23', '16', '12', '18', '5', '24', '7', '20', '9']","[None, '22']","['8', '13']"
476,22 preempted (RR quantum expired),preempt_cpu,22,CPU1,['22'],"['23', '16', '12', '18', '5', '24', '7', '20', '9']","[None, None]","['8', '13']"
476,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '16', '12', '18', '5', '24', '7', '20', '9']","['22', None]","['8', '13']"
479,22 finished CPU → ready queue,cpu_to_ready,22,CPU0,['22'],"['23', '16', '12', '18', '5', '24', '7', '20', '9']","[None, None]","['8', '13']"
479,22 dispatched to CPU0,dispatch_cpu,22,CPU0,[],"['23', '16', '12', '18', '5', '24', '7', '20', '9']","['22', None]","['8', '13']"
480,13 finished I/O → ready queue,io_to_ready,13,IO1,['13'],"['23', '16', '12', '18', '5', '24', '7', '20', '9']","['22', None]","['8', None]"
480,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['23', '16', '12', '18', '5', '24', '7', '20', '9']","['22', '13']","['8', None]"
480,23 dispatched to IO1,dispatch_io,23,IO1,[],"['16', '12', '18', '5', '24', '7', '20', '9']","['22', '13']","['8', '23']"
484,22 finished CPU → wait queue,cpu_to_io,22,CPU0,[],"['16', '12', '18', '5', '24', '7', '20', '9', '22']","[None, '13']","['8', '23']"
485,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['16', '12', '18', '5', '24', '7', '20', '9', '22']","[None, None]","['8', '23']"
485,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['16', '12', '18', '5', '24', '7', '20', '9', '22']","['13', None]","['8', '23']"
487,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['16', '12', '18', '5', '24', '7', '20', '9', '22', '13']","[None, None]","['8', '23']"
493,8 finished I/O → ready queue,io_to_ready,8,IO0,['8'],"['16', '12', '18', '5', '24', '7', '20', '9', '22', '13']","[None, None]","[None, '23']"
493,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['16', '12', '18', '5', '24', '7', '20', '9', '22', '13']","['8', None]","[None, '23']"
493,16 dispatched to IO0,dispatch_io,16,IO0,[],"['12', '18', '5', '24', '7', '20', '9', '22', '13']","['8', None]","['16', '23']"
498,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['12', '18', '5', '24', '7', '20', '9', '22', '13']","[None, None]","['16', '23']"
498,23 finished I/O → ready queue,io_to_ready,23,IO1,"['8', '23']","['12', '18', '5', '24', '7', '20', '9', '22', '13']","[None, None]","['16', None]"
498,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['23'],"['12', '18', '5', '24', '7', '20', '9', '22', '13']","['8', None]","['16', None]"
498,23 dispatched to CPU1,dispatch_cpu,23,CPU1,[],"['12', '18', '5', '24', '7', '20', '9', '22', '13']","['8', '23']","['16', None]"
498,12 dispatched to IO1,dispatch_io,12,IO1,[],"['18', '5', '24', '7', '20', '9', '22', '13']","['8', '23']","['16', '12']"
501,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['18', '5', '24', '7', '20', '9', '22', '13', '8']","[None, '23']","['16', '12']"
501,23 finished CPU → ready queue,cpu_to_ready,23,CPU1,['23'],"['18', '5', '24', '7', '20', '9', '22', '13', '8']","[None, None]","['16', '12']"
501,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['18', '5', '24', '7', '20', '9', '22', '13', '8']","['23', None]","['16', '12']"
505,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['18', '5', '24', '7', '20', '9', '22', '13', '8', '23']","[None, None]","['16', '12']"
510,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['18', '5', '24', '7', '20', '9', '22', '13', '8', '23']","[None, None]","['16', None]"
510,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['18', '5', '24', '7', '20', '9', '22', '13', '8', '23']","['12', None]","['16', None]"
510,18 dispatched to IO1,dispatch_io,18,IO1,[],"['5', '24', '7', '20', '9', '22', '13', '8', '23']","['12', None]","['16', '18']"
515,12 finished CPU → ready queue,cpu_to_ready,12,CPU0,['12'],"['5', '24', '7', '20', '9', '22', '13', '8', '23']","[None, None]","['16', '18']"
515,16 finished I/O → ready queue,io_to_ready,16,IO0,"['12', '16']","['5', '24', '7', '20', '9', '22', '13', '8', '23']","[None, None]","[None, '18']"
515,12 dispatched to CPU0,dispatch_cpu,12,CPU0,['16'],"['5', '24', '7', '20', '9', '22', '13', '8', '23']","['12', None]","[None, '18']"
515,16 dispatched to CPU1,dispatch_cpu,16,CPU1,[],"['5', '24', '7', '20', '9', '22', '13', '8', '23']","['12', '16']","[None, '18']"
515,5 dispatched to IO0,dispatch_io,5,IO0,[],"['24', '7', '20', '9', '22', '13', '8', '23']","['12', '16']","['5', '18']"
516,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['24', '7', '20', '9', '22', '13', '8', '23', '12']","[None, '16']","['5', '18']"
520,16 finished CPU → ready queue,cpu_to_ready,16,CPU1,['16'],"['24', '7', '20', '9', '22', '13', '8', '23', '12']","[None, None]","['5', '18']"
520,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '7', '20', '9', '22', '13', '8', '23', '12']","['16', None]","['5', '18']"
525,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['24', '7', '20', '9', '22', '13', '8', '23', '12']","[None, None]","['5', '18']"
525,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '7', '20', '9', '22', '13', '8', '23', '12']","['16', None]","['5', '18']"
530,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['24', '7', '20', '9', '22', '13', '8', '23', '12', '16']","[None, None]","['5', '18']"
540,18 finished I/O → ready queue,io_to_ready,18,IO1,['18'],"['24', '7', '20', '9', '22', '13', '8', '23', '12', '16']","[None, None]","['5', None]"
540,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['24', '7', '20', '9', '22', '13', '8', '23', '12', '16']","['18', None]","['5', None]"
540,24 dispatched to IO1,dispatch_io,24,IO1,[],"['7', '20', '9', '22', '13', '8', '23', '12', '16']","['18', None]","['5', '24']"
541,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['7', '20', '9', '22', '13', '8', '23', '12', '16']","['18', None]","[None, '24']"
541,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['7', '20', '9', '22', '13', '8', '23', '12', '16']","['18', '5']","[None, '24']"
541,7 dispatched to IO0,dispatch_io,7,IO0,[],"['20', '9', '22', '13', '8', '23', '12', '16']","['18', '5']","['7', '24']"
545,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['20', '9', '22', '13', '8', '23', '12', '16']","[None, '5']","['7', '24']"
545,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['20', '9', '22', '13', '8', '23', '12', '16']","['18', '5']","['7', '24']"
546,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['20', '9', '22', '13', '8', '23', '12', '16']","['18', None]","['7', '24']"
546,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['20', '9', '22', '13', '8', '23', '12', '16']","['18', '5']","['7', '24']"
550,18 preempted (RR quantum expired),preempt_cpu,18,CPU0,['18'],"['20', '9', '22', '13', '8', '23', '12', '16']","[None, '5']","['7', '24']"
550,18 dispatched to CPU0,dispatch_cpu,18,CPU0,[],"['20', '9', '22', '13', '8', '23', '12', '16']","['18', '5']","['7', '24']"
551,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['20', '9', '22', '13', '8', '23', '12', '16']","['18', None]","['7', '24']"
551,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['20', '9', '22', '13', '8', '23', '12', '16']","['18', '5']","['7', '24']"
554,18 finished all bursts,finished,18,CPU0,[],"['20', '9', '22', '13', '8', '23', '12', '16']","[None, '5']","['7', '24']"
554,5 finished CPU → wait queue,cpu_to_io,5,CPU1,[],"['20', '9', '22', '13', '8', '23', '12', '16', '5']","[None, None]","['7', '24']"
554,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['20', '9', '22', '13', '8', '23', '12', '16', '5']","[None, None]","['7', None]"
554,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['20', '9', '22', '13', '8', '23', '12', '16', '5']","['24', None]","['7', None]"
554,20 dispatched to IO1,dispatch_io,20,IO1,[],"['9', '22', '13', '8', '23', '12', '16', '5']","['24', None]","['7', '20']"
557,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['9', '22', '13', '8', '23', '12', '16', '5']","['24', None]","[None, '20']"
557,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['9', '22', '13', '8', '23', '12', '16', '5']","['24', '7']","[None, '20']"
557,9 dispatched to IO0,dispatch_io,9,IO0,[],"['22', '13', '8', '23', '12', '16', '5']","['24', '7']","['9', '20']"
559,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['22', '13', '8', '23', '12', '16', '5']","[None, '7']","['9', '20']"
559,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['22', '13', '8', '23', '12', '16', '5']","['24', '7']","['9', '20']"
560,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['22', '13', '8', '23', '12', '16', '5', '24']","[None, '7']","['9', '20']"
562,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['22', '13', '8', '23', '12', '16', '5', '24']","[None, None]","['9', '20']"
562,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['22', '13', '8', '23', '12', '16', '5', '24']","['7', None]","['9', '20']"
563,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['22', '13', '8', '23', '12', '16', '5', '24']","[None, None]","['9', '20']"
563,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['22', '13', '8', '23', '12', '16', '5', '24']","['7', None]","['9', '20']"
568,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['22', '13', '8', '23', '12', '16', '5', '24']","[None, None]","['9', '20']"
568,20 finished I/O → ready queue,io_to_ready,20,IO1,"['7', '20']","['22', '13', '8', '23', '12', '16', '5', '24']","[None, None]","['9', None]"
568,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['20'],"['22', '13', '8', '23', '12', '16', '5', '24']","['7', None]","['9', None]"
568,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['22', '13', '8', '23', '12', '16', '5', '24']","['7', '20']","['9', None]"
568,22 dispatched to IO1,dispatch_io,22,IO1,[],"['13', '8', '23', '12', '16', '5', '24']","['7', '20']","['9', '22']"
573,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['13', '8', '23', '12', '16', '5', '24']","[None, '20']","['9', '22']"
573,20 preempted (RR quantum expired),preempt_cpu,20,CPU1,"['7', '20']","['13', '8', '23', '12', '16', '5', '24']","[None, None]","['9', '22']"
573,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['20'],"['13', '8', '23', '12', '16', '5', '24']","['7', None]","['9', '22']"
573,20 dispatched to CPU1,dispatch_cpu,20,CPU1,[],"['13', '8', '23', '12', '16', '5', '24']","['7', '20']","['9', '22']"
574,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['13', '8', '23', '12', '16', '5', '24', '7']","[None, '20']","['9', '22']"
578,20 finished CPU → wait queue,cpu_to_io,20,CPU1,[],"['13', '8', '23', '12', '16', '5', '24', '7', '20']","[None, None]","['9', '22']"
581,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['13', '8', '23', '12', '16', '5', '24', '7', '20']","[None, None]","[None, '22']"
581,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['13', '8', '23', '12', '16', '5', '24', '7', '20']","['9', None]","[None, '22']"
581,13 dispatched to IO0,dispatch_io,13,IO0,[],"['8', '23', '12', '16', '5', '24', '7', '20']","['9', None]","['13', '22']"
582,22 finished I/O → ready queue,io_to_ready,22,IO1,['22'],"['8', '23', '12', '16', '5', '24', '7', '20']","['9', None]","['13', None]"
582,22 dispatched to CPU1,dispatch_cpu,22,CPU1,[],"['8', '23', '12', '16', '5', '24', '7', '20']","['9', '22']","['13', None]"
582,8 dispatched to IO1,dispatch_io,8,IO1,[],"['23', '12', '16', '5', '24', '7', '20']","['9', '22']","['13', '8']"
585,22 finished all bursts,finished,22,CPU1,[],"['23', '12', '16', '5', '24', '7', '20']","['9', None]","['13', '8']"
586,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['23', '12', '16', '5', '24', '7', '20']","[None, None]","['13', '8']"
586,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '12', '16', '5', '24', '7', '20']","['9', None]","['13', '8']"
591,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['23', '12', '16', '5', '24', '7', '20']","[None, None]","['13', '8']"
591,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '12', '16', '5', '24', '7', '20']","['9', None]","['13', '8']"
592,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['23', '12', '16', '5', '24', '7', '20', '9']","[None, None]","['13', '8']"
596,8 finished I/O → ready queue,io_to_ready,8,IO1,['8'],"['23', '12', '16', '5', '24', '7', '20', '9']","[None, None]","['13', None]"
596,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['23', '12', '16', '5', '24', '7', '20', '9']","['8', None]","['13', None]"
596,23 dispatched to IO1,dispatch_io,23,IO1,[],"['12', '16', '5', '24', '7', '20', '9']","['8', None]","['13', '23']"
598,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['12', '16', '5', '24', '7', '20', '9']","['8', None]","[None, '23']"
598,13 dispatched to CPU1,dispatch_cpu,13,CPU1,[],"['12', '16', '5', '24', '7', '20', '9']","['8', '13']","[None, '23']"
598,12 dispatched to IO0,dispatch_io,12,IO0,[],"['16', '5', '24', '7', '20', '9']","['8', '13']","['12', '23']"
601,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['16', '5', '24', '7', '20', '9']","[None, '13']","['12', '23']"
601,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['16', '5', '24', '7', '20', '9']","['8', '13']","['12', '23']"
602,8 finished CPU → wait queue,cpu_to_io,8,CPU0,[],"['16', '5', '24', '7', '20', '9', '8']","[None, '13']","['12', '23']"
603,13 preempted (RR quantum expired),preempt_cpu,13,CPU1,['13'],"['16', '5', '24', '7', '20', '9', '8']","[None, None]","['12', '23']"
603,13 dispatched to CPU0,dispatch_cpu,13,CPU0,[],"['16', '5', '24', '7', '20', '9', '8']","['13', None]","['12', '23']"
607,13 finished CPU → wait queue,cpu_to_io,13,CPU0,[],"['16', '5', '24', '7', '20', '9', '8', '13']","[None, None]","['12', '23']"
612,23 finished I/O → ready queue,io_to_ready,23,IO1,['23'],"['16', '5', '24', '7', '20', '9', '8', '13']","[None, None]","['12', None]"
612,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['16', '5', '24', '7', '20', '9', '8', '13']","['23', None]","['12', None]"
612,16 dispatched to IO1,dispatch_io,16,IO1,[],"['5', '24', '7', '20', '9', '8', '13']","['23', None]","['12', '16']"
617,23 preempted (RR quantum expired),preempt_cpu,23,CPU0,['23'],"['5', '24', '7', '20', '9', '8', '13']","[None, None]","['12', '16']"
617,12 finished I/O → ready queue,io_to_ready,12,IO0,"['23', '12']","['5', '24', '7', '20', '9', '8', '13']","[None, None]","[None, '16']"
617,23 dispatched to CPU0,dispatch_cpu,23,CPU0,['12'],"['5', '24', '7', '20', '9', '8', '13']","['23', None]","[None, '16']"
617,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['5', '24', '7', '20', '9', '8', '13']","['23', '12']","[None, '16']"
617,5 dispatched to IO0,dispatch_io,5,IO0,[],"['24', '7', '20', '9', '8', '13']","['23', '12']","['5', '16']"
618,23 finished CPU → ready queue,cpu_to_ready,23,CPU0,['23'],"['24', '7', '20', '9', '8', '13']","[None, '12']","['5', '16']"
618,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['24', '7', '20', '9', '8', '13']","['23', '12']","['5', '16']"
622,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['24', '7', '20', '9', '8', '13']","['23', None]","['5', '16']"
622,12 dispatched to CPU1,dispatch_cpu,12,CPU1,[],"['24', '7', '20', '9', '8', '13']","['23', '12']","['5', '16']"
623,23 finished CPU → wait queue,cpu_to_io,23,CPU0,[],"['24', '7', '20', '9', '8', '13', '23']","[None, '12']","['5', '16']"
627,12 preempted (RR quantum expired),preempt_cpu,12,CPU1,['12'],"['24', '7', '20', '9', '8', '13', '23']","[None, None]","['5', '16']"
627,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['24', '7', '20', '9', '8', '13', '23']","['12', None]","['5', '16']"
630,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['24', '7', '20', '9', '8', '13', '23', '12']","[None, None]","['5', '16']"
632,16 finished I/O → ready queue,io_to_ready,16,IO1,['16'],"['24', '7', '20', '9', '8', '13', '23', '12']","[None, None]","['5', None]"
632,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '7', '20', '9', '8', '13', '23', '12']","['16', None]","['5', None]"
632,24 dispatched to IO1,dispatch_io,24,IO1,[],"['7', '20', '9', '8', '13', '23', '12']","['16', None]","['5', '24']"
637,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],"['7', '20', '9', '8', '13', '23', '12']","[None, None]","['5', '24']"
637,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['7', '20', '9', '8', '13', '23', '12']","['16', None]","['5', '24']"
638,16 finished CPU → wait queue,cpu_to_io,16,CPU0,[],"['7', '20', '9', '8', '13', '23', '12', '16']","[None, None]","['5', '24']"
640,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['7', '20', '9', '8', '13', '23', '12', '16']","[None, None]","[None, '24']"
640,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['7', '20', '9', '8', '13', '23', '12', '16']","['5', None]","[None, '24']"
640,7 dispatched to IO0,dispatch_io,7,IO0,[],"['20', '9', '8', '13', '23', '12', '16']","['5', None]","['7', '24']"
642,5 finished all bursts,finished,5,CPU0,[],"['20', '9', '8', '13', '23', '12', '16']","[None, None]","['7', '24']"
652,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],"['20', '9', '8', '13', '23', '12', '16']","[None, None]","['7', None]"
652,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['20', '9', '8', '13', '23', '12', '16']","['24', None]","['7', None]"
652,20 dispatched to IO1,dispatch_io,20,IO1,[],"['9', '8', '13', '23', '12', '16']","['24', None]","['7', '20']"
657,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['9', '8', '13', '23', '12', '16']","[None, None]","['7', '20']"
657,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '8', '13', '23', '12', '16']","['24', None]","['7', '20']"
661,24 finished CPU → ready queue,cpu_to_ready,24,CPU0,['24'],"['9', '8', '13', '23', '12', '16']","[None, None]","['7', '20']"
661,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['9', '8', '13', '23', '12', '16']","['24', None]","['7', '20']"
663,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['9', '8', '13', '23', '12', '16']","['24', None]","[None, '20']"
663,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['9', '8', '13', '23', '12', '16']","['24', '7']","[None, '20']"
663,9 dispatched to IO0,dispatch_io,9,IO0,[],"['8', '13', '23', '12', '16']","['24', '7']","['9', '20']"
666,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '13', '23', '12', '16']","[None, '7']","['9', '20']"
666,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '13', '23', '12', '16']","['24', '7']","['9', '20']"
668,7 finished CPU → wait queue,cpu_to_io,7,CPU1,[],"['8', '13', '23', '12', '16', '7']","['24', None]","['9', '20']"
671,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],"['8', '13', '23', '12', '16', '7']","[None, None]","['9', '20']"
671,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],"['8', '13', '23', '12', '16', '7']","['24', None]","['9', '20']"
674,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],"['8', '13', '23', '12', '16', '7', '24']","[None, None]","['9', '20']"
674,20 finished I/O → ready queue,io_to_ready,20,IO1,['20'],"['8', '13', '23', '12', '16', '7', '24']","[None, None]","['9', None]"
674,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['8', '13', '23', '12', '16', '7', '24']","['20', None]","['9', None]"
674,8 dispatched to IO1,dispatch_io,8,IO1,[],"['13', '23', '12', '16', '7', '24']","['20', None]","['9', '8']"
676,20 finished CPU → ready queue,cpu_to_ready,20,CPU0,['20'],"['13', '23', '12', '16', '7', '24']","[None, None]","['9', '8']"
676,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['13', '23', '12', '16', '7', '24']","['20', None]","['9', '8']"
679,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['13', '23', '12', '16', '7', '24']","['20', None]","[None, '8']"
679,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['13', '23', '12', '16', '7', '24']","['20', '9']","[None, '8']"
679,13 dispatched to IO0,dispatch_io,13,IO0,[],"['23', '12', '16', '7', '24']","['20', '9']","['13', '8']"
681,20 preempted (RR quantum expired),preempt_cpu,20,CPU0,['20'],"['23', '12', '16', '7', '24']","[None, '9']","['13', '8']"
681,20 dispatched to CPU0,dispatch_cpu,20,CPU0,[],"['23', '12', '16', '7', '24']","['20', '9']","['13', '8']"
684,20 finished all bursts,finished,20,CPU0,[],"['23', '12', '16', '7', '24']","[None, '9']","['13', '8']"
684,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],"['23', '12', '16', '7', '24']","[None, None]","['13', '8']"
684,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '12', '16', '7', '24']","['9', None]","['13', '8']"
689,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['23', '12', '16', '7', '24']","[None, None]","['13', '8']"
689,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '12', '16', '7', '24']","['9', None]","['13', '8']"
690,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['23', '12', '16', '7', '24']","[None, None]","['13', '8']"
690,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '12', '16', '7', '24']","['9', None]","['13', '8']"
695,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['23', '12', '16', '7', '24']","[None, None]","['13', '8']"
695,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '12', '16', '7', '24']","['9', None]","['13', '8']"
697,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['23', '12', '16', '7', '24']","[None, None]","['13', '8']"
697,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['23', '12', '16', '7', '24']","['9', None]","['13', '8']"
698,9 finished all bursts,finished,9,CPU0,[],"['23', '12', '16', '7', '24']","[None, None]","['13', '8']"
698,13 finished I/O → ready queue,io_to_ready,13,IO0,['13'],"['23', '12', '16', '7', '24']","[None, None]","[None, '8']"
698,8 finished I/O → ready queue,io_to_ready,8,IO1,"['13', '8']","['23', '12', '16', '7', '24']","[None, None]","[None, None]"
698,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['8'],"['23', '12', '16', '7', '24']","['13', None]","[None, None]"
698,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['23', '12', '16', '7', '24']","['13', '8']","[None, None]"
698,23 dispatched to IO0,dispatch_io,23,IO0,[],"['12', '16', '7', '24']","['13', '8']","['23', None]"
698,12 dispatched to IO1,dispatch_io,12,IO1,[],"['16', '7', '24']","['13', '8']","['23', '12']"
703,13 preempted (RR quantum expired),preempt_cpu,13,CPU0,['13'],"['16', '7', '24']","[None, '8']","['23', '12']"
703,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['13', '8']","['16', '7', '24']","[None, None]","['23', '12']"
703,13 dispatched to CPU0,dispatch_cpu,13,CPU0,['8'],"['16', '7', '24']","['13', None]","['23', '12']"
703,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['16', '7', '24']","['13', '8']","['23', '12']"
706,8 finished all bursts,finished,8,CPU1,[],"['16', '7', '24']","['13', None]","['23', '12']"
707,13 finished all bursts,finished,13,CPU0,[],"['16', '7', '24']","[None, None]","['23', '12']"
718,23 finished I/O → ready queue,io_to_ready,23,IO0,['23'],"['16', '7', '24']","[None, None]","[None, '12']"
718,23 dispatched to CPU0,dispatch_cpu,23,CPU0,[],"['16', '7', '24']","['23', None]","[None, '12']"
718,16 dispatched to IO0,dispatch_io,16,IO0,[],"['7', '24']","['23', None]","['16', '12']"
719,23 finished all bursts,finished,23,CPU0,[],"['7', '24']","[None, None]","['16', '12']"
725,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],"['7', '24']","[None, None]","['16', None]"
725,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],"['7', '24']","['12', None]","['16', None]"
725,7 dispatched to IO1,dispatch_io,7,IO1,[],['24'],"['12', None]","['16', '7']"
730,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],['24'],"[None, None]","['16', '7']"
730,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],['24'],"['12', None]","['16', '7']"
731,12 finished CPU → wait queue,cpu_to_io,12,CPU0,[],"['24', '12']","[None, None]","['16', '7']"
737,16 finished I/O → ready queue,io_to_ready,16,IO0,['16'],"['24', '12']","[None, None]","[None, '7']"
737,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],"['24', '12']","['16', None]","[None, '7']"
737,24 dispatched to IO0,dispatch_io,24,IO0,[],['12'],"['16', None]","['24', '7']"
742,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],['12'],"[None, None]","['24', '7']"
742,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],['12'],"['16', None]","['24', '7']"
743,7 finished I/O → ready queue,io_to_ready,7,IO1,['7'],['12'],"['16', None]","['24', None]"
743,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],['12'],"['16', '7']","['24', None]"
743,12 dispatched to IO1,dispatch_io,12,IO1,[],[],"['16', '7']","['24', '12']"
747,16 preempted (RR quantum expired),preempt_cpu,16,CPU0,['16'],[],"[None, '7']","['24', '12']"
747,16 dispatched to CPU0,dispatch_cpu,16,CPU0,[],[],"['16', '7']","['24', '12']"
748,16 finished all bursts,finished,16,CPU0,[],[],"[None, '7']","['24', '12']"
748,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],[],"[None, None]","['24', '12']"
748,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],[],"['7', None]","['24', '12']"
750,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],['7'],"[None, None]","['24', '12']"
750,24 finished I/O → ready queue,io_to_ready,24,IO0,['24'],['7'],"[None, None]","[None, '12']"
750,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],['7'],"['24', None]","[None, '12']"
750,7 dispatched to IO0,dispatch_io,7,IO0,[],[],"['24', None]","['7', '12']"
755,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, None]","['7', '12']"
755,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","['7', '12']"
757,24 finished CPU → wait queue,cpu_to_io,24,CPU0,[],['24'],"[None, None]","['7', '12']"
762,12 finished I/O → ready queue,io_to_ready,12,IO1,['12'],['24'],"[None, None]","['7', None]"
762,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],['24'],"['12', None]","['7', None]"
762,24 dispatched to IO1,dispatch_io,24,IO1,[],[],"['12', None]","['7', '24']"
767,12 preempted (RR quantum expired),preempt_cpu,12,CPU0,['12'],[],"[None, None]","['7', '24']"
767,12 dispatched to CPU0,dispatch_cpu,12,CPU0,[],[],"['12', None]","['7', '24']"
771,12 finished all bursts,finished,12,CPU0,[],[],"[None, None]","['7', '24']"
772,7 finished all bursts,finished,7,IO0,[],[],"[None, None]","[None, '24']"
774,24 finished I/O → ready queue,io_to_ready,24,IO1,['24'],[],"[None, None]","[None, None]"
774,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","[None, None]"
779,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, None]","[None, None]"
779,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","[None, None]"
784,24 preempted (RR quantum expired),preempt_cpu,24,CPU0,['24'],[],"[None, None]","[None, None]"
784,24 dispatched to CPU0,dispatch_cpu,24,CPU0,[],[],"['24', None]","[None, None]"
786,24 finished all bursts,finished,24,CPU0,[],[],"[None, None]","[None, None]"
