<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: R600ISelLowering.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a>  </div>
  <div class="headertitle">
<div class="title">R600ISelLowering.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>R600 DAG Lowering interface definition.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPUISelLowering_8h_source.html">AMDGPUISelLowering.h</a>&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for R600ISelLowering.h:</div>
<div class="dyncontent">
<div class="center"><img src="R600ISelLowering_8h__incl.png" border="0" usemap="#R600ISelLowering_8h" alt=""/></div>
<map name="R600ISelLowering_8h" id="R600ISelLowering_8h">
<area shape="rect" id="node2" href="AMDGPUISelLowering_8h.html" title="Interface definition of the TargetLowering class that is common to all AMD GPUs. " alt="" coords="2024,80,2195,107"/><area shape="rect" id="node3" href="TargetLowering_8h.html" title="llvm/Target/TargetLowering.h" alt="" coords="2008,155,2211,181"/><area shape="rect" id="node4" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="1748,543,1911,569"/><area shape="rect" id="node20" href="DAGCombine_8h.html" title="llvm/CodeGen/DAGCombine.h" alt="" coords="3280,229,3494,256"/><area shape="rect" id="node21" href="RuntimeLibcalls_8h.html" title="llvm/CodeGen/RuntimeLibcalls.h" alt="" coords="2729,229,2954,256"/><area shape="rect" id="node24" href="SelectionDAGNodes_8h.html" title="llvm/CodeGen/SelectionDAGNodes.h" alt="" coords="1568,229,1824,256"/><area shape="rect" id="node39" href="Instructions_8h.html" title="llvm/IR/Instructions.h" alt="" coords="658,311,812,338"/><area shape="rect" id="node40" href="Attributes_8h.html" title="This file contains the simple types necessary to represent the attributes associated with functions a..." alt="" coords="941,393,1084,420"/><area shape="rect" id="node43" href="CallingConv_8h.html" title="llvm/IR/CallingConv.h" alt="" coords="308,393,460,420"/><area shape="rect" id="node44" href="CallSite_8h.html" title="llvm/IR/CallSite.h" alt="" coords="928,229,1054,256"/><area shape="rect" id="node46" href="IRBuilder_8h.html" title="llvm/IR/IRBuilder.h" alt="" coords="668,229,802,256"/><area shape="rect" id="node47" href="InlineAsm_8h.html" title="llvm/IR/InlineAsm.h" alt="" coords="3230,393,3371,420"/><area shape="rect" id="node48" href="MCRegisterInfo_8h.html" title="llvm/MC/MCRegisterInfo.h" alt="" coords="2246,468,2429,495"/><area shape="rect" id="node49" href="TargetCallingConv_8h.html" title="llvm/Target/TargetCalling\lConv.h" alt="" coords="2947,304,3123,345"/><area shape="rect" id="node50" href="Target_2TargetMachine_8h.html" title="llvm/Target/TargetMachine.h" alt="" coords="2577,393,2776,420"/><area shape="rect" id="node5" href="DenseMapInfo_8h.html" title="llvm/ADT/DenseMapInfo.h" alt="" coords="1354,617,1540,644"/><area shape="rect" id="node6" href="PointerLikeTypeTraits_8h.html" title="llvm/Support/PointerLike\lTypeTraits.h" alt="" coords="1478,692,1656,733"/><area shape="rect" id="node8" href="type__traits_8h.html" title="llvm/Support/type_traits.h" alt="" coords="1176,699,1363,726"/><area shape="rect" id="node10" href="AlignOf_8h.html" title="llvm/Support/AlignOf.h" alt="" coords="668,617,831,644"/><area shape="rect" id="node11" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="876,699,1050,726"/><area shape="rect" id="node13" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="2249,617,2440,644"/><area shape="rect" id="node22" href="ValueTypes_8h.html" title="llvm/CodeGen/ValueTypes.h" alt="" coords="2800,393,2998,420"/><area shape="rect" id="node25" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="1936,543,2086,569"/><area shape="rect" id="node26" href="FoldingSet_8h.html" title="llvm/ADT/FoldingSet.h" alt="" coords="1117,468,1278,495"/><area shape="rect" id="node27" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="1108,543,1279,569"/><area shape="rect" id="node28" href="iterator__range_8h.html" title="llvm/ADT/iterator_range.h" alt="" coords="24,617,209,644"/><area shape="rect" id="node29" href="GraphTraits_8h.html" title="llvm/ADT/GraphTraits.h" alt="" coords="1810,311,1977,338"/><area shape="rect" id="node30" href="STLExtras_8h.html" title="llvm/ADT/STLExtras.h" alt="" coords="284,617,442,644"/><area shape="rect" id="node31" href="SmallPtrSet_8h.html" title="llvm/ADT/SmallPtrSet.h" alt="" coords="1007,617,1178,644"/><area shape="rect" id="node32" href="ilist__node_8h.html" title="llvm/ADT/ilist_node.h" alt="" coords="2002,311,2156,338"/><area shape="rect" id="node33" href="ISDOpcodes_8h.html" title="llvm/CodeGen/ISDOpcodes.h" alt="" coords="2180,311,2386,338"/><area shape="rect" id="node34" href="MachineMemOperand_8h.html" title="llvm/CodeGen/MachineMemOperand.h" alt="" coords="2774,543,3040,569"/><area shape="rect" id="node35" href="Constants_8h.html" title="llvm/IR/Constants.h" alt="" coords="772,393,916,420"/><area shape="rect" id="node38" href="DebugLoc_8h.html" title="llvm/IR/DebugLoc.h" alt="" coords="2606,543,2749,569"/><area shape="rect" id="node36" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="711,468,858,495"/><area shape="rect" id="node45" href="PointerIntPair_8h.html" title="llvm/ADT/PointerIntPair.h" alt="" coords="1564,617,1741,644"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="R600ISelLowering_8h__dep__incl.png" border="0" usemap="#R600ISelLowering_8hdep" alt=""/></div>
<map name="R600ISelLowering_8hdep" id="R600ISelLowering_8hdep">
<area shape="rect" id="node2" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="2992,80,3148,107"/><area shape="rect" id="node4" href="AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="606,155,790,181"/><area shape="rect" id="node8" href="AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="5,229,204,256"/><area shape="rect" id="node18" href="AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="814,155,985,181"/><area shape="rect" id="node24" href="R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="5730,155,5890,181"/><area shape="rect" id="node3" href="AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="3271,155,3448,181"/><area shape="rect" id="node10" href="R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="2505,229,2637,256"/><area shape="rect" id="node14" href="AMDGPUIntrinsicInfo_8cpp.html" title="AMDGPU Implementation of the IntrinsicInfo class. " alt="" coords="3523,155,3702,181"/><area shape="rect" id="node15" href="AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="3727,155,3928,181"/><area shape="rect" id="node16" href="AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="3953,155,4139,181"/><area shape="rect" id="node17" href="AMDGPUPromoteAlloca_8cpp.html" title="AMDGPUPromoteAlloca.cpp" alt="" coords="4163,155,4363,181"/><area shape="rect" id="node19" href="AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="4387,155,4577,181"/><area shape="rect" id="node20" href="R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="4601,155,4795,181"/><area shape="rect" id="node21" href="R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="4819,155,5023,181"/><area shape="rect" id="node22" href="R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="5047,155,5251,181"/><area shape="rect" id="node23" href="R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="5275,155,5484,181"/><area shape="rect" id="node25" href="R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="5509,155,5706,181"/><area shape="rect" id="node26" href="R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="1009,155,1246,181"/><area shape="rect" id="node27" href="R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="1271,155,1416,181"/><area shape="rect" id="node28" href="SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="1441,155,1595,181"/><area shape="rect" id="node29" href="SIFoldOperands_8cpp.html" title="SIFoldOperands.cpp" alt="" coords="1619,155,1769,181"/><area shape="rect" id="node30" href="SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="1793,155,1923,181"/><area shape="rect" id="node31" href="SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="1948,155,2088,181"/><area shape="rect" id="node32" href="SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="2113,155,2283,181"/><area shape="rect" id="node33" href="SILowerI1Copies_8cpp.html" title="SILowerI1Copies.cpp" alt="" coords="2307,155,2459,181"/><area shape="rect" id="node34" href="SIMachineFunctionInfo_8cpp.html" title="SIMachineFunctionInfo.cpp" alt="" coords="2484,155,2675,181"/><area shape="rect" id="node35" href="SIPrepareScratchRegs_8cpp.html" title="SIPrepareScratchRegs.cpp" alt="" coords="2699,155,2889,181"/><area shape="rect" id="node36" href="SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="2913,155,3048,181"/><area shape="rect" id="node37" href="SIShrinkInstructions_8cpp.html" title="SIShrinkInstructions.cpp" alt="" coords="3072,155,3247,181"/><area shape="rect" id="node5" href="AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="421,229,580,256"/><area shape="rect" id="node6" href="AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="605,229,791,256"/><area shape="rect" id="node7" href="AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="815,229,997,256"/><area shape="rect" id="node9" href="AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="1021,229,1253,256"/><area shape="rect" id="node11" href="R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="1277,229,1431,256"/><area shape="rect" id="node12" href="SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="1455,229,1567,256"/><area shape="rect" id="node13" href="AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="228,229,397,256"/></map>
</div>
</div>
<p><a href="R600ISelLowering_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1R600TargetLowering.html">llvm::R600TargetLowering</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>R600 DAG Lowering interface definition. </p>

<p>Definition in file <a class="el" href="R600ISelLowering_8h_source.html">R600ISelLowering.h</a>.</p>
</div></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:53 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
