$date
	Wed Apr 18 16:55:33 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module man_encoder_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # data $end
$scope module encoder $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#1
1!
1"
#2
1#
0"
#3
0!
1"
#4
1!
0"
#5
0!
1"
#6
0"
0#
#7
1!
1"
#8
0!
0"
#9
1!
1"
#10
0"
1#
#11
0!
1"
#12
0"
0#
#13
1!
1"
