
*** Running vivado
    with args -log design_1_img_proc_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_img_proc_top_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_img_proc_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/custom'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_img_proc_top_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 494.914 ; gain = 101.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_img_proc_top_0_0' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_img_proc_top_0_0/synth/design_1_img_proc_top_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'img_proc_top' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/img_proc_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'control' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/control.v:3]
	Parameter IDLE bound to: 1'b0 
	Parameter RD_BUFFER bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'lineBuffer' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/linebuffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'lineBuffer' (1#1) [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/linebuffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'control' (2#1) [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/control.v:3]
INFO: [Synth 8-6157] synthesizing module 'gaussian' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/gaussian.v:23]
	Parameter SUM_ALL_KERNAL bound to: 16 - type: integer 
WARNING: [Synth 8-5856] 3D RAM kernel_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM mult_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'gaussian' (3#1) [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/gaussian.v:23]
INFO: [Synth 8-6157] synthesizing module 'sobel' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:23]
	Parameter SUM_ALL_KERNAL bound to: 0 - type: integer 
WARNING: [Synth 8-5856] 3D RAM kernel_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM kernel1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM mult_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM mult1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'sobel' (4#1) [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:23]
INFO: [Synth 8-6155] done synthesizing module 'img_proc_top' (5#1) [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/img_proc_top.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_img_proc_top_0_0' (6#1) [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ip/design_1_img_proc_top_0_0/synth/design_1_img_proc_top_0_0.v:58]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[79]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[78]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[77]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[76]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[75]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[74]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[73]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[72]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[71]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[70]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[69]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[68]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[67]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[66]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[65]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[64]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 550.566 ; gain = 157.551
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 550.566 ; gain = 157.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 550.566 ; gain = 157.551
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 890.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 893.559 ; gain = 3.348
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 893.559 ; gain = 500.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 893.559 ; gain = 500.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 893.559 ; gain = 500.543
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'rd_state_reg' into 'rd_line_buff_en_reg' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/control.v:125]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/control.v:35]
INFO: [Synth 8-5546] ROM "rd_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mult_reg[2][4][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:140]
INFO: [Synth 8-4471] merging register 'mult_reg[2][1][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:140]
INFO: [Synth 8-4471] merging register 'mult_reg[1][7][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:140]
INFO: [Synth 8-4471] merging register 'mult_reg[1][4][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:140]
INFO: [Synth 8-4471] merging register 'mult_reg[1][1][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:140]
INFO: [Synth 8-4471] merging register 'mult_reg[0][7][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:140]
INFO: [Synth 8-4471] merging register 'mult_reg[0][4][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:140]
INFO: [Synth 8-4471] merging register 'mult_reg[0][1][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:140]
INFO: [Synth 8-4471] merging register 'mult1_reg[2][5][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:141]
INFO: [Synth 8-4471] merging register 'mult1_reg[2][4][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:141]
INFO: [Synth 8-4471] merging register 'mult1_reg[2][3][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:141]
INFO: [Synth 8-4471] merging register 'mult1_reg[1][5][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:141]
INFO: [Synth 8-4471] merging register 'mult1_reg[1][4][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:141]
INFO: [Synth 8-4471] merging register 'mult1_reg[1][3][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:141]
INFO: [Synth 8-4471] merging register 'mult1_reg[0][5][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:141]
INFO: [Synth 8-4471] merging register 'mult1_reg[0][4][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:141]
INFO: [Synth 8-4471] merging register 'mult1_reg[0][3][15:0]' into 'mult_reg[2][7][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:141]
INFO: [Synth 8-4471] merging register 'mult_reg[0][2][15:0]' into 'mult1_reg[0][2][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:140]
INFO: [Synth 8-4471] merging register 'mult_reg[1][2][15:0]' into 'mult1_reg[1][2][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:140]
INFO: [Synth 8-4471] merging register 'mult_reg[2][2][15:0]' into 'mult1_reg[2][2][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:140]
INFO: [Synth 8-4471] merging register 'mult1_reg[0][6][15:0]' into 'mult_reg[0][6][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:141]
INFO: [Synth 8-4471] merging register 'mult1_reg[1][6][15:0]' into 'mult_reg[1][6][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:141]
INFO: [Synth 8-4471] merging register 'mult1_reg[2][6][15:0]' into 'mult_reg[2][6][15:0]' [c:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.srcs/sources_1/bd/design_1/ipshared/d2ce/src/sobel.v:141]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 893.559 ; gain = 500.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  18 Input     20 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   9 Input     13 Bit       Adders := 1     
	   9 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 10    
	                5 Bit    Registers := 8     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input    144 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lineBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 1     
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    144 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module gaussian 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   9 Input     13 Bit       Adders := 1     
	   9 Input     12 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sobel 
Detailed RTL Component Info : 
+---Adders : 
	  18 Input     20 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module img_proc_top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mult_reg[2][6], operation Mode is: ((A:0xff)*B)'.
DSP Report: register mult_reg[2][6] is absorbed into DSP mult_reg[2][6].
DSP Report: operator p_4_out is absorbed into DSP mult_reg[2][6].
DSP Report: Generating DSP mult1_reg[2][7], operation Mode is: ((A:0xfe)*B)'.
DSP Report: register mult1_reg[2][7] is absorbed into DSP mult1_reg[2][7].
DSP Report: operator p_2_out is absorbed into DSP mult1_reg[2][7].
DSP Report: Generating DSP mult1_reg[2][8], operation Mode is: ((A:0xff)*B)'.
DSP Report: register mult1_reg[2][8] is absorbed into DSP mult1_reg[2][8].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[2][8].
DSP Report: Generating DSP mult_reg[2][3], operation Mode is: ((A:0xfe)*B)'.
DSP Report: register mult_reg[2][3] is absorbed into DSP mult_reg[2][3].
DSP Report: operator p_6_out is absorbed into DSP mult_reg[2][3].
DSP Report: Generating DSP mult_reg[2][0], operation Mode is: ((A:0xff)*B)'.
DSP Report: register mult_reg[2][0] is absorbed into DSP mult_reg[2][0].
DSP Report: operator p_11_out is absorbed into DSP mult_reg[2][0].
DSP Report: Generating DSP mult_reg[1][6], operation Mode is: ((A:0xff)*B)'.
DSP Report: register mult_reg[1][6] is absorbed into DSP mult_reg[1][6].
DSP Report: operator p_4_out is absorbed into DSP mult_reg[1][6].
DSP Report: Generating DSP mult1_reg[1][7], operation Mode is: ((A:0xfe)*B)'.
DSP Report: register mult1_reg[1][7] is absorbed into DSP mult1_reg[1][7].
DSP Report: operator p_2_out is absorbed into DSP mult1_reg[1][7].
DSP Report: Generating DSP mult1_reg[1][8], operation Mode is: ((A:0xff)*B)'.
DSP Report: register mult1_reg[1][8] is absorbed into DSP mult1_reg[1][8].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[1][8].
DSP Report: Generating DSP mult_reg[1][3], operation Mode is: ((A:0xfe)*B)'.
DSP Report: register mult_reg[1][3] is absorbed into DSP mult_reg[1][3].
DSP Report: operator p_6_out is absorbed into DSP mult_reg[1][3].
DSP Report: Generating DSP mult_reg[1][0], operation Mode is: ((A:0xff)*B)'.
DSP Report: register mult_reg[1][0] is absorbed into DSP mult_reg[1][0].
DSP Report: operator p_11_out is absorbed into DSP mult_reg[1][0].
DSP Report: Generating DSP mult_reg[0][6], operation Mode is: ((A:0xff)*B)'.
DSP Report: register mult_reg[0][6] is absorbed into DSP mult_reg[0][6].
DSP Report: operator p_4_out is absorbed into DSP mult_reg[0][6].
DSP Report: Generating DSP mult1_reg[0][7], operation Mode is: ((A:0xfe)*B)'.
DSP Report: register mult1_reg[0][7] is absorbed into DSP mult1_reg[0][7].
DSP Report: operator p_2_out is absorbed into DSP mult1_reg[0][7].
DSP Report: Generating DSP mult1_reg[0][8], operation Mode is: ((A:0xff)*B)'.
DSP Report: register mult1_reg[0][8] is absorbed into DSP mult1_reg[0][8].
DSP Report: operator p_0_out is absorbed into DSP mult1_reg[0][8].
DSP Report: Generating DSP mult_reg[0][3], operation Mode is: ((A:0xfe)*B)'.
DSP Report: register mult_reg[0][3] is absorbed into DSP mult_reg[0][3].
DSP Report: operator p_6_out is absorbed into DSP mult_reg[0][3].
DSP Report: Generating DSP mult_reg[0][0], operation Mode is: ((A:0xff)*B)'.
DSP Report: register mult_reg[0][0] is absorbed into DSP mult_reg[0][0].
DSP Report: operator p_11_out is absorbed into DSP mult_reg[0][0].
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[79]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[78]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[77]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[76]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[75]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[74]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[73]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[72]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[71]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[70]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[69]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[68]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[67]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[66]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[65]
WARNING: [Synth 8-3331] design sobel has unconnected port RGB_data[64]
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf1/read_ptr_reg_rep[5]' (FDRE) to 'inst/u_control/buf1/read_ptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf1/read_ptr_reg_rep[4]' (FDRE) to 'inst/u_control/buf1/read_ptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf1/read_ptr_reg_rep[3]' (FDRE) to 'inst/u_control/buf1/read_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf1/read_ptr_reg_rep[2]' (FDRE) to 'inst/u_control/buf1/read_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf1/read_ptr_reg_rep[1]' (FDRE) to 'inst/u_control/buf1/read_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf1/read_ptr_reg_rep[0]' (FDRE) to 'inst/u_control/buf1/read_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf2/read_ptr_reg_rep[5]' (FDRE) to 'inst/u_control/buf2/read_ptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf2/read_ptr_reg_rep[4]' (FDRE) to 'inst/u_control/buf2/read_ptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf2/read_ptr_reg_rep[3]' (FDRE) to 'inst/u_control/buf2/read_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf2/read_ptr_reg_rep[2]' (FDRE) to 'inst/u_control/buf2/read_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf2/read_ptr_reg_rep[1]' (FDRE) to 'inst/u_control/buf2/read_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf2/read_ptr_reg_rep[0]' (FDRE) to 'inst/u_control/buf2/read_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf3/read_ptr_reg_rep[5]' (FDRE) to 'inst/u_control/buf3/read_ptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf3/read_ptr_reg_rep[4]' (FDRE) to 'inst/u_control/buf3/read_ptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf3/read_ptr_reg_rep[3]' (FDRE) to 'inst/u_control/buf3/read_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf3/read_ptr_reg_rep[2]' (FDRE) to 'inst/u_control/buf3/read_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf3/read_ptr_reg_rep[1]' (FDRE) to 'inst/u_control/buf3/read_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf3/read_ptr_reg_rep[0]' (FDRE) to 'inst/u_control/buf3/read_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf0/read_ptr_reg_rep[5]' (FDRE) to 'inst/u_control/buf0/read_ptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf0/read_ptr_reg_rep[4]' (FDRE) to 'inst/u_control/buf0/read_ptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf0/read_ptr_reg_rep[3]' (FDRE) to 'inst/u_control/buf0/read_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf0/read_ptr_reg_rep[2]' (FDRE) to 'inst/u_control/buf0/read_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf0/read_ptr_reg_rep[1]' (FDRE) to 'inst/u_control/buf0/read_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf0/read_ptr_reg_rep[0]' (FDRE) to 'inst/u_control/buf0/read_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf2/read_ptr_reg_rep[8]' (FDRE) to 'inst/u_control/buf2/read_ptr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf2/read_ptr_reg_rep[7]' (FDRE) to 'inst/u_control/buf2/read_ptr_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf2/read_ptr_reg_rep[6]' (FDRE) to 'inst/u_control/buf2/read_ptr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf2/read_ptr_reg_rep[9]' (FDRE) to 'inst/u_control/buf2/read_ptr_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf3/read_ptr_reg_rep[8]' (FDRE) to 'inst/u_control/buf3/read_ptr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf3/read_ptr_reg_rep[7]' (FDRE) to 'inst/u_control/buf3/read_ptr_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf3/read_ptr_reg_rep[6]' (FDRE) to 'inst/u_control/buf3/read_ptr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf3/read_ptr_reg_rep[9]' (FDRE) to 'inst/u_control/buf3/read_ptr_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf0/read_ptr_reg_rep[8]' (FDRE) to 'inst/u_control/buf0/read_ptr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf0/read_ptr_reg_rep[7]' (FDRE) to 'inst/u_control/buf0/read_ptr_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf0/read_ptr_reg_rep[6]' (FDRE) to 'inst/u_control/buf0/read_ptr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf0/read_ptr_reg_rep[9]' (FDRE) to 'inst/u_control/buf0/read_ptr_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf1/read_ptr_reg_rep[8]' (FDRE) to 'inst/u_control/buf1/read_ptr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf1/read_ptr_reg_rep[7]' (FDRE) to 'inst/u_control/buf1/read_ptr_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf1/read_ptr_reg_rep[6]' (FDRE) to 'inst/u_control/buf1/read_ptr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/u_control/buf1/read_ptr_reg_rep[9]' (FDRE) to 'inst/u_control/buf1/read_ptr_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult1_reg[2][1][0]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult1_reg[2][1][6]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][5][0]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][5][6]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[2][7][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[2][7][6]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[2][4][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[2][5][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[2][4][1]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[2][5][6]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[2][4][7]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[2][3][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[2][1][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[2][1][6]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[2][3][6]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult1_reg[1][1][0]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult1_reg[1][1][7]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[1][5][0]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[1][5][7]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[1][7][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[1][7][7]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[1][4][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[1][5][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[1][4][1]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[1][5][7]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[1][4][8]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[1][3][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[1][1][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[1][1][7]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[1][3][7]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult1_reg[0][1][0]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult1_reg[0][1][6]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[0][5][0]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[0][5][6]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][0]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][1]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][2]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][3]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][4]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][5]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][6]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][7]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][8]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][9]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][10]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][11]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][12]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][13]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3886] merging instance 'inst/u_sobel/mult_reg[2][7][14]' (FD) to 'inst/u_sobel/mult_reg[2][7][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_sobel/\mult_reg[2][7][15] )
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[0][7][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[0][7][6]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[0][4][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[0][5][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[0][4][1]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[0][5][6]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[0][4][7]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[0][3][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[0][1][0]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[0][1][6]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/u_gaussian/mult_reg[0][3][6]' (FD) to 'inst/u_gaussian/r_out_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_gaussian/\r_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_sobel/\r_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/u_gaussian/\r_out_reg[10] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 893.559 ; gain = 500.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------+-----------------+-----------+----------------------+-------------------------------+
|Module Name    | RTL Object      | Inference | Size (Depth x Width) | Primitives                    | 
+---------------+-----------------+-----------+----------------------+-------------------------------+
|inst/u_control | buf0/buffer_reg | Implied   | 1 K x 16             | RAM64X1D x 30  RAM64M x 150   | 
|inst/u_control | buf1/buffer_reg | Implied   | 1 K x 16             | RAM64X1D x 30  RAM64M x 150   | 
|inst/u_control | buf2/buffer_reg | Implied   | 1 K x 16             | RAM64X1D x 30  RAM64M x 150   | 
|inst/u_control | buf3/buffer_reg | Implied   | 1 K x 16             | RAM64X1D x 30  RAM64M x 150   | 
+---------------+-----------------+-----------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sobel       | ((A:0xff)*B)' | 5      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xfe)*B)' | 5      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xff)*B)' | 5      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xfe)*B)' | 5      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xff)*B)' | 5      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xff)*B)' | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xfe)*B)' | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xff)*B)' | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xfe)*B)' | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xff)*B)' | 6      | 8      | -      | -      | 14     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xff)*B)' | 5      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xfe)*B)' | 5      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xff)*B)' | 5      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xfe)*B)' | 5      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|sobel       | ((A:0xff)*B)' | 5      | 8      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 1    | 0    | 
+------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 935.859 ; gain = 542.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 939.410 ; gain = 546.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------+-----------------+-----------+----------------------+-------------------------------+
|Module Name    | RTL Object      | Inference | Size (Depth x Width) | Primitives                    | 
+---------------+-----------------+-----------+----------------------+-------------------------------+
|inst/u_control | buf0/buffer_reg | Implied   | 1 K x 16             | RAM64X1D x 30  RAM64M x 150   | 
|inst/u_control | buf1/buffer_reg | Implied   | 1 K x 16             | RAM64X1D x 30  RAM64M x 150   | 
|inst/u_control | buf2/buffer_reg | Implied   | 1 K x 16             | RAM64X1D x 30  RAM64M x 150   | 
|inst/u_control | buf3/buffer_reg | Implied   | 1 K x 16             | RAM64X1D x 30  RAM64M x 150   | 
+---------------+-----------------+-----------+----------------------+-------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 978.367 ; gain = 585.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 978.367 ; gain = 585.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 978.367 ; gain = 585.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 978.367 ; gain = 585.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 978.367 ; gain = 585.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 978.367 ; gain = 585.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 978.367 ; gain = 585.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_img_proc_top_0_0 | inst/u_gaussian/valid_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   165|
|2     |DSP48E1_1 |    15|
|3     |LUT1      |    26|
|4     |LUT2      |   230|
|5     |LUT3      |   495|
|6     |LUT4      |   264|
|7     |LUT5      |   697|
|8     |LUT6      |   477|
|9     |MUXF7     |   128|
|10    |RAM64M    |   600|
|11    |RAM64X1D  |   120|
|12    |SRL16E    |     1|
|13    |FDRE      |   382|
|14    |FDSE      |    12|
+------+----------+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |  3612|
|2     |  inst         |img_proc_top |  2734|
|3     |    u_control  |control      |  1216|
|4     |      buf0     |lineBuffer   |   293|
|5     |      buf1     |lineBuffer_0 |   277|
|6     |      buf2     |lineBuffer_1 |   245|
|7     |      buf3     |lineBuffer_2 |   309|
|8     |    u_gaussian |gaussian     |   762|
|9     |    u_sobel    |sobel        |   756|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:51 . Memory (MB): peak = 978.367 ; gain = 585.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 978.367 ; gain = 242.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:51 . Memory (MB): peak = 978.367 ; gain = 585.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1028 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 978.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 720 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 600 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 120 instances

INFO: [Common 17-83] Releasing license: Synthesis
157 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 978.367 ; gain = 596.863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 978.367 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/design_1_img_proc_top_0_0_synth_1/design_1_img_proc_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_img_proc_top_0_0, cache-ID = dc368c0a23afcd93
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 978.367 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joe/Desktop/UOFT/2025Win/ECE532/fin_kb/main/OV7670.runs/design_1_img_proc_top_0_0_synth_1/design_1_img_proc_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_img_proc_top_0_0_utilization_synth.rpt -pb design_1_img_proc_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 14:16:03 2025...
