C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis   -part M2S010  -package TQ144  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\synlog\report\top_fpga_mapper.xml  -top_level_module  top  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.vm   -freq 100.000   -tcl  C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\designer\top\synthesis.fdc  C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\synwork\top_prem.srd  -sap  C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.sap  -otap  C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.tap  -omap  C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.map  -devicelib  C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.v  -sap  C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.sap  -ologparam  C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\syntmp\top.plg  -osyn  C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.srm  -prjdir  C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\  -prjname  top_syn  -log  C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\synlog\top_fpga_mapper.srr 
rc:1 success:1 runtime:1
file:C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\scratchproject.prs|io:o|time:1509499012|size:2042|exec:0
file:C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.vm|io:o|time:1509499969|size:1391|exec:0
file:C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\designer\top\synthesis.fdc|io:i|time:1509499966|size:54|exec:0
file:C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\synwork\top_prem.srd|io:i|time:1509499968|size:1390|exec:0
file:C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.sap|io:o|time:1509499969|size:145|exec:0
file:C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.tap|io:o|time:0|size:0|exec:0
file:C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.map|io:o|time:1509499970|size:28|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1487970428|size:16359|exec:0
file:C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.sap|io:o|time:1509499969|size:145|exec:0
file:C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\syntmp\top.plg|io:o|time:1509499970|size:164|exec:0
file:C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\top.srm|io:o|time:1509499969|size:2853|exec:0
file:C:\Users\Hiperwall\Desktop\microsemilab\calit2boardtest\synthesis\synlog\top_fpga_mapper.srr|io:o|time:1509499970|size:8470|exec:0
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\m_generic.exe|io:i|time:1485333362|size:17958400|exec:1
file:C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\m_generic.exe|io:i|time:1485334914|size:32495616|exec:1
