#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd1fb30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd1fcc0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xd122d0 .functor NOT 1, L_0xd6f7c0, C4<0>, C4<0>, C4<0>;
L_0xd6f5a0 .functor XOR 2, L_0xd6f440, L_0xd6f500, C4<00>, C4<00>;
L_0xd6f6b0 .functor XOR 2, L_0xd6f5a0, L_0xd6f610, C4<00>, C4<00>;
v0xd6a980_0 .net *"_ivl_10", 1 0, L_0xd6f610;  1 drivers
v0xd6aa80_0 .net *"_ivl_12", 1 0, L_0xd6f6b0;  1 drivers
v0xd6ab60_0 .net *"_ivl_2", 1 0, L_0xd6dd40;  1 drivers
v0xd6ac20_0 .net *"_ivl_4", 1 0, L_0xd6f440;  1 drivers
v0xd6ad00_0 .net *"_ivl_6", 1 0, L_0xd6f500;  1 drivers
v0xd6ae30_0 .net *"_ivl_8", 1 0, L_0xd6f5a0;  1 drivers
v0xd6af10_0 .net "a", 0 0, v0xd67650_0;  1 drivers
v0xd6afb0_0 .net "b", 0 0, v0xd676f0_0;  1 drivers
v0xd6b050_0 .net "c", 0 0, v0xd67790_0;  1 drivers
v0xd6b0f0_0 .var "clk", 0 0;
v0xd6b190_0 .net "d", 0 0, v0xd678d0_0;  1 drivers
v0xd6b230_0 .net "out_pos_dut", 0 0, L_0xd6f190;  1 drivers
v0xd6b2d0_0 .net "out_pos_ref", 0 0, L_0xd6c800;  1 drivers
v0xd6b370_0 .net "out_sop_dut", 0 0, L_0xd6d890;  1 drivers
v0xd6b410_0 .net "out_sop_ref", 0 0, L_0xd41e00;  1 drivers
v0xd6b4b0_0 .var/2u "stats1", 223 0;
v0xd6b550_0 .var/2u "strobe", 0 0;
v0xd6b5f0_0 .net "tb_match", 0 0, L_0xd6f7c0;  1 drivers
v0xd6b6c0_0 .net "tb_mismatch", 0 0, L_0xd122d0;  1 drivers
v0xd6b760_0 .net "wavedrom_enable", 0 0, v0xd67ba0_0;  1 drivers
v0xd6b830_0 .net "wavedrom_title", 511 0, v0xd67c40_0;  1 drivers
L_0xd6dd40 .concat [ 1 1 0 0], L_0xd6c800, L_0xd41e00;
L_0xd6f440 .concat [ 1 1 0 0], L_0xd6c800, L_0xd41e00;
L_0xd6f500 .concat [ 1 1 0 0], L_0xd6f190, L_0xd6d890;
L_0xd6f610 .concat [ 1 1 0 0], L_0xd6c800, L_0xd41e00;
L_0xd6f7c0 .cmp/eeq 2, L_0xd6dd40, L_0xd6f6b0;
S_0xd1fe50 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xd1fcc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd126b0 .functor AND 1, v0xd67790_0, v0xd678d0_0, C4<1>, C4<1>;
L_0xd12a90 .functor NOT 1, v0xd67650_0, C4<0>, C4<0>, C4<0>;
L_0xd12e70 .functor NOT 1, v0xd676f0_0, C4<0>, C4<0>, C4<0>;
L_0xd130f0 .functor AND 1, L_0xd12a90, L_0xd12e70, C4<1>, C4<1>;
L_0xd2a750 .functor AND 1, L_0xd130f0, v0xd67790_0, C4<1>, C4<1>;
L_0xd41e00 .functor OR 1, L_0xd126b0, L_0xd2a750, C4<0>, C4<0>;
L_0xd6bc80 .functor NOT 1, v0xd676f0_0, C4<0>, C4<0>, C4<0>;
L_0xd6bcf0 .functor OR 1, L_0xd6bc80, v0xd678d0_0, C4<0>, C4<0>;
L_0xd6be00 .functor AND 1, v0xd67790_0, L_0xd6bcf0, C4<1>, C4<1>;
L_0xd6bec0 .functor NOT 1, v0xd67650_0, C4<0>, C4<0>, C4<0>;
L_0xd6bf90 .functor OR 1, L_0xd6bec0, v0xd676f0_0, C4<0>, C4<0>;
L_0xd6c000 .functor AND 1, L_0xd6be00, L_0xd6bf90, C4<1>, C4<1>;
L_0xd6c180 .functor NOT 1, v0xd676f0_0, C4<0>, C4<0>, C4<0>;
L_0xd6c1f0 .functor OR 1, L_0xd6c180, v0xd678d0_0, C4<0>, C4<0>;
L_0xd6c110 .functor AND 1, v0xd67790_0, L_0xd6c1f0, C4<1>, C4<1>;
L_0xd6c380 .functor NOT 1, v0xd67650_0, C4<0>, C4<0>, C4<0>;
L_0xd6c480 .functor OR 1, L_0xd6c380, v0xd678d0_0, C4<0>, C4<0>;
L_0xd6c540 .functor AND 1, L_0xd6c110, L_0xd6c480, C4<1>, C4<1>;
L_0xd6c6f0 .functor XNOR 1, L_0xd6c000, L_0xd6c540, C4<0>, C4<0>;
v0xd11c00_0 .net *"_ivl_0", 0 0, L_0xd126b0;  1 drivers
v0xd12000_0 .net *"_ivl_12", 0 0, L_0xd6bc80;  1 drivers
v0xd123e0_0 .net *"_ivl_14", 0 0, L_0xd6bcf0;  1 drivers
v0xd127c0_0 .net *"_ivl_16", 0 0, L_0xd6be00;  1 drivers
v0xd12ba0_0 .net *"_ivl_18", 0 0, L_0xd6bec0;  1 drivers
v0xd12f80_0 .net *"_ivl_2", 0 0, L_0xd12a90;  1 drivers
v0xd13200_0 .net *"_ivl_20", 0 0, L_0xd6bf90;  1 drivers
v0xd65bc0_0 .net *"_ivl_24", 0 0, L_0xd6c180;  1 drivers
v0xd65ca0_0 .net *"_ivl_26", 0 0, L_0xd6c1f0;  1 drivers
v0xd65d80_0 .net *"_ivl_28", 0 0, L_0xd6c110;  1 drivers
v0xd65e60_0 .net *"_ivl_30", 0 0, L_0xd6c380;  1 drivers
v0xd65f40_0 .net *"_ivl_32", 0 0, L_0xd6c480;  1 drivers
v0xd66020_0 .net *"_ivl_36", 0 0, L_0xd6c6f0;  1 drivers
L_0x7fd57bacf018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd660e0_0 .net *"_ivl_38", 0 0, L_0x7fd57bacf018;  1 drivers
v0xd661c0_0 .net *"_ivl_4", 0 0, L_0xd12e70;  1 drivers
v0xd662a0_0 .net *"_ivl_6", 0 0, L_0xd130f0;  1 drivers
v0xd66380_0 .net *"_ivl_8", 0 0, L_0xd2a750;  1 drivers
v0xd66460_0 .net "a", 0 0, v0xd67650_0;  alias, 1 drivers
v0xd66520_0 .net "b", 0 0, v0xd676f0_0;  alias, 1 drivers
v0xd665e0_0 .net "c", 0 0, v0xd67790_0;  alias, 1 drivers
v0xd666a0_0 .net "d", 0 0, v0xd678d0_0;  alias, 1 drivers
v0xd66760_0 .net "out_pos", 0 0, L_0xd6c800;  alias, 1 drivers
v0xd66820_0 .net "out_sop", 0 0, L_0xd41e00;  alias, 1 drivers
v0xd668e0_0 .net "pos0", 0 0, L_0xd6c000;  1 drivers
v0xd669a0_0 .net "pos1", 0 0, L_0xd6c540;  1 drivers
L_0xd6c800 .functor MUXZ 1, L_0x7fd57bacf018, L_0xd6c000, L_0xd6c6f0, C4<>;
S_0xd66b20 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xd1fcc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xd67650_0 .var "a", 0 0;
v0xd676f0_0 .var "b", 0 0;
v0xd67790_0 .var "c", 0 0;
v0xd67830_0 .net "clk", 0 0, v0xd6b0f0_0;  1 drivers
v0xd678d0_0 .var "d", 0 0;
v0xd679c0_0 .var/2u "fail", 0 0;
v0xd67a60_0 .var/2u "fail1", 0 0;
v0xd67b00_0 .net "tb_match", 0 0, L_0xd6f7c0;  alias, 1 drivers
v0xd67ba0_0 .var "wavedrom_enable", 0 0;
v0xd67c40_0 .var "wavedrom_title", 511 0;
E_0xd1e4a0/0 .event negedge, v0xd67830_0;
E_0xd1e4a0/1 .event posedge, v0xd67830_0;
E_0xd1e4a0 .event/or E_0xd1e4a0/0, E_0xd1e4a0/1;
S_0xd66e50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xd66b20;
 .timescale -12 -12;
v0xd67090_0 .var/2s "i", 31 0;
E_0xd1e340 .event posedge, v0xd67830_0;
S_0xd67190 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xd66b20;
 .timescale -12 -12;
v0xd67390_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd67470 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xd66b20;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd67e20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xd1fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd6c9b0 .functor NOT 1, v0xd67650_0, C4<0>, C4<0>, C4<0>;
L_0xd6ca40 .functor NOT 1, v0xd676f0_0, C4<0>, C4<0>, C4<0>;
L_0xd6cbe0 .functor AND 1, L_0xd6c9b0, L_0xd6ca40, C4<1>, C4<1>;
L_0xd6ccf0 .functor AND 1, L_0xd6cbe0, v0xd67790_0, C4<1>, C4<1>;
L_0xd6cef0 .functor AND 1, L_0xd6ccf0, v0xd678d0_0, C4<1>, C4<1>;
L_0xd6d0c0 .functor AND 1, v0xd67650_0, v0xd676f0_0, C4<1>, C4<1>;
L_0xd6d280 .functor AND 1, L_0xd6d0c0, v0xd67790_0, C4<1>, C4<1>;
L_0xd6d340 .functor AND 1, L_0xd6d280, v0xd678d0_0, C4<1>, C4<1>;
L_0xd6d450 .functor OR 1, L_0xd6cef0, L_0xd6d340, C4<0>, C4<0>;
L_0xd6d560 .functor NOT 1, v0xd67650_0, C4<0>, C4<0>, C4<0>;
L_0xd6d630 .functor AND 1, L_0xd6d560, v0xd676f0_0, C4<1>, C4<1>;
L_0xd6d6a0 .functor AND 1, L_0xd6d630, v0xd67790_0, C4<1>, C4<1>;
L_0xd6d7d0 .functor AND 1, L_0xd6d6a0, v0xd678d0_0, C4<1>, C4<1>;
L_0xd6d890 .functor OR 1, L_0xd6d450, L_0xd6d7d0, C4<0>, C4<0>;
L_0xd6d760 .functor OR 1, v0xd67650_0, v0xd676f0_0, C4<0>, C4<0>;
L_0xd6da70 .functor OR 1, L_0xd6d760, v0xd67790_0, C4<0>, C4<0>;
L_0xd6dbc0 .functor NOT 1, v0xd678d0_0, C4<0>, C4<0>, C4<0>;
L_0xd6dc30 .functor OR 1, L_0xd6da70, L_0xd6dbc0, C4<0>, C4<0>;
L_0xd6dde0 .functor NOT 1, v0xd676f0_0, C4<0>, C4<0>, C4<0>;
L_0xd6de50 .functor OR 1, v0xd67650_0, L_0xd6dde0, C4<0>, C4<0>;
L_0xd6dfc0 .functor OR 1, L_0xd6de50, v0xd67790_0, C4<0>, C4<0>;
L_0xd6e080 .functor OR 1, L_0xd6dfc0, v0xd678d0_0, C4<0>, C4<0>;
L_0xd6e200 .functor AND 1, L_0xd6dc30, L_0xd6e080, C4<1>, C4<1>;
L_0xd6e310 .functor NOT 1, v0xd676f0_0, C4<0>, C4<0>, C4<0>;
L_0xd6e450 .functor OR 1, v0xd67650_0, L_0xd6e310, C4<0>, C4<0>;
L_0xd6e510 .functor NOT 1, v0xd67790_0, C4<0>, C4<0>, C4<0>;
L_0xd6e660 .functor OR 1, L_0xd6e450, L_0xd6e510, C4<0>, C4<0>;
L_0xd6e770 .functor NOT 1, v0xd678d0_0, C4<0>, C4<0>, C4<0>;
L_0xd6e8d0 .functor OR 1, L_0xd6e660, L_0xd6e770, C4<0>, C4<0>;
L_0xd6e9e0 .functor AND 1, L_0xd6e200, L_0xd6e8d0, C4<1>, C4<1>;
L_0xd6ebf0 .functor NOT 1, v0xd67650_0, C4<0>, C4<0>, C4<0>;
L_0xd6ec60 .functor NOT 1, v0xd676f0_0, C4<0>, C4<0>, C4<0>;
L_0xd6ede0 .functor OR 1, L_0xd6ebf0, L_0xd6ec60, C4<0>, C4<0>;
L_0xd6eef0 .functor OR 1, L_0xd6ede0, v0xd67790_0, C4<0>, C4<0>;
L_0xd6f0d0 .functor OR 1, L_0xd6eef0, v0xd678d0_0, C4<0>, C4<0>;
L_0xd6f190 .functor AND 1, L_0xd6e9e0, L_0xd6f0d0, C4<1>, C4<1>;
v0xd67fe0_0 .net *"_ivl_0", 0 0, L_0xd6c9b0;  1 drivers
v0xd680c0_0 .net *"_ivl_10", 0 0, L_0xd6d0c0;  1 drivers
v0xd681a0_0 .net *"_ivl_12", 0 0, L_0xd6d280;  1 drivers
v0xd68290_0 .net *"_ivl_14", 0 0, L_0xd6d340;  1 drivers
v0xd68370_0 .net *"_ivl_16", 0 0, L_0xd6d450;  1 drivers
v0xd684a0_0 .net *"_ivl_18", 0 0, L_0xd6d560;  1 drivers
v0xd68580_0 .net *"_ivl_2", 0 0, L_0xd6ca40;  1 drivers
v0xd68660_0 .net *"_ivl_20", 0 0, L_0xd6d630;  1 drivers
v0xd68740_0 .net *"_ivl_22", 0 0, L_0xd6d6a0;  1 drivers
v0xd688b0_0 .net *"_ivl_24", 0 0, L_0xd6d7d0;  1 drivers
v0xd68990_0 .net *"_ivl_28", 0 0, L_0xd6d760;  1 drivers
v0xd68a70_0 .net *"_ivl_30", 0 0, L_0xd6da70;  1 drivers
v0xd68b50_0 .net *"_ivl_32", 0 0, L_0xd6dbc0;  1 drivers
v0xd68c30_0 .net *"_ivl_34", 0 0, L_0xd6dc30;  1 drivers
v0xd68d10_0 .net *"_ivl_36", 0 0, L_0xd6dde0;  1 drivers
v0xd68df0_0 .net *"_ivl_38", 0 0, L_0xd6de50;  1 drivers
v0xd68ed0_0 .net *"_ivl_4", 0 0, L_0xd6cbe0;  1 drivers
v0xd690c0_0 .net *"_ivl_40", 0 0, L_0xd6dfc0;  1 drivers
v0xd691a0_0 .net *"_ivl_42", 0 0, L_0xd6e080;  1 drivers
v0xd69280_0 .net *"_ivl_44", 0 0, L_0xd6e200;  1 drivers
v0xd69360_0 .net *"_ivl_46", 0 0, L_0xd6e310;  1 drivers
v0xd69440_0 .net *"_ivl_48", 0 0, L_0xd6e450;  1 drivers
v0xd69520_0 .net *"_ivl_50", 0 0, L_0xd6e510;  1 drivers
v0xd69600_0 .net *"_ivl_52", 0 0, L_0xd6e660;  1 drivers
v0xd696e0_0 .net *"_ivl_54", 0 0, L_0xd6e770;  1 drivers
v0xd697c0_0 .net *"_ivl_56", 0 0, L_0xd6e8d0;  1 drivers
v0xd698a0_0 .net *"_ivl_58", 0 0, L_0xd6e9e0;  1 drivers
v0xd69980_0 .net *"_ivl_6", 0 0, L_0xd6ccf0;  1 drivers
v0xd69a60_0 .net *"_ivl_60", 0 0, L_0xd6ebf0;  1 drivers
v0xd69b40_0 .net *"_ivl_62", 0 0, L_0xd6ec60;  1 drivers
v0xd69c20_0 .net *"_ivl_64", 0 0, L_0xd6ede0;  1 drivers
v0xd69d00_0 .net *"_ivl_66", 0 0, L_0xd6eef0;  1 drivers
v0xd69de0_0 .net *"_ivl_68", 0 0, L_0xd6f0d0;  1 drivers
v0xd6a0d0_0 .net *"_ivl_8", 0 0, L_0xd6cef0;  1 drivers
v0xd6a1b0_0 .net "a", 0 0, v0xd67650_0;  alias, 1 drivers
v0xd6a250_0 .net "b", 0 0, v0xd676f0_0;  alias, 1 drivers
v0xd6a340_0 .net "c", 0 0, v0xd67790_0;  alias, 1 drivers
v0xd6a430_0 .net "d", 0 0, v0xd678d0_0;  alias, 1 drivers
v0xd6a520_0 .net "out_pos", 0 0, L_0xd6f190;  alias, 1 drivers
v0xd6a5e0_0 .net "out_sop", 0 0, L_0xd6d890;  alias, 1 drivers
S_0xd6a760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xd1fcc0;
 .timescale -12 -12;
E_0xd079f0 .event anyedge, v0xd6b550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd6b550_0;
    %nor/r;
    %assign/vec4 v0xd6b550_0, 0;
    %wait E_0xd079f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd66b20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd679c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd67a60_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd66b20;
T_4 ;
    %wait E_0xd1e4a0;
    %load/vec4 v0xd67b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd679c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd66b20;
T_5 ;
    %wait E_0xd1e340;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
    %wait E_0xd1e340;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
    %wait E_0xd1e340;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
    %wait E_0xd1e340;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
    %wait E_0xd1e340;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
    %wait E_0xd1e340;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
    %wait E_0xd1e340;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
    %wait E_0xd1e340;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
    %wait E_0xd1e340;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
    %wait E_0xd1e340;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
    %wait E_0xd1e340;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
    %wait E_0xd1e340;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
    %wait E_0xd1e340;
    %load/vec4 v0xd679c0_0;
    %store/vec4 v0xd67a60_0, 0, 1;
    %fork t_1, S_0xd66e50;
    %jmp t_0;
    .scope S_0xd66e50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd67090_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xd67090_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xd1e340;
    %load/vec4 v0xd67090_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd67090_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd67090_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xd66b20;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd1e4a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd678d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd67790_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd676f0_0, 0;
    %assign/vec4 v0xd67650_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xd679c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xd67a60_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd1fcc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6b0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd6b550_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xd1fcc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd6b0f0_0;
    %inv;
    %store/vec4 v0xd6b0f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd1fcc0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd67830_0, v0xd6b6c0_0, v0xd6af10_0, v0xd6afb0_0, v0xd6b050_0, v0xd6b190_0, v0xd6b410_0, v0xd6b370_0, v0xd6b2d0_0, v0xd6b230_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xd1fcc0;
T_9 ;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xd1fcc0;
T_10 ;
    %wait E_0xd1e4a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd6b4b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd6b4b0_0, 4, 32;
    %load/vec4 v0xd6b5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd6b4b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd6b4b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd6b4b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd6b410_0;
    %load/vec4 v0xd6b410_0;
    %load/vec4 v0xd6b370_0;
    %xor;
    %load/vec4 v0xd6b410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd6b4b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd6b4b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd6b2d0_0;
    %load/vec4 v0xd6b2d0_0;
    %load/vec4 v0xd6b230_0;
    %xor;
    %load/vec4 v0xd6b2d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd6b4b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd6b4b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd6b4b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response54/top_module.sv";
