
---------- Begin Simulation Statistics ----------
final_tick                                10131916500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 166041                       # Simulator instruction rate (inst/s)
host_mem_usage                                 165264                       # Number of bytes of host memory used
host_op_rate                                   166040                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    53.02                       # Real time elapsed on the host
host_tick_rate                              191099390                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8803289                       # Number of instructions simulated
sim_ops                                       8803289                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010132                       # Number of seconds simulated
sim_ticks                                 10131916500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.650455                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  809387                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1334511                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            204264                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1072117                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              18544                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           22673                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4129                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1457055                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  105172                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            157798                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1156154                       # Number of branches committed
system.cpu.commit.bw_lim_events                622153                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           15366                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          152244                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8954001                       # Number of instructions committed
system.cpu.commit.committedOps                8954001                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     18366438                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.487520                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.563554                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     10034590     54.64%     54.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      7709695     41.98%     96.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       622153      3.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     18366438                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      88003                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                90995                       # Number of function calls committed.
system.cpu.commit.int_insts                   8635073                       # Number of committed integer instructions.
system.cpu.commit.loads                       1220514                       # Number of loads committed
system.cpu.commit.membars                        4946                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       150724      1.68%      1.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6693471     74.75%     76.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           65686      0.73%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          30796      0.34%     77.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           3936      0.04%     77.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           8300      0.09%     77.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          8560      0.10%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           1468      0.02%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt           248      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1208991     13.50%     91.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         747126      8.34%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        16469      0.18%     99.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        18226      0.20%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8954001                       # Class of committed instruction
system.cpu.commit.refs                        1985865                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8803289                       # Number of Instructions Simulated
system.cpu.committedOps                       8803289                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.301876                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.301876                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              11520869                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 50667                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               778012                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                9488307                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1982824                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    603767                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 157863                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1884                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               4259266                       # Number of cycles decode is unblocking
system.cpu.dtb.data_accesses                  2017635                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                      2017598                       # DTB hits
system.cpu.dtb.data_misses                         37                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  1245441                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                      1245410                       # DTB read hits
system.cpu.dtb.read_misses                         31                       # DTB read misses
system.cpu.dtb.write_accesses                  772194                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                      772188                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.fetch.Branches                     1457055                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   6197590                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      11199090                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 69868                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10925311                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   61                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1021                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  408756                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.071903                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            7120039                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             933103                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.539147                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           18524589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.589773                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.802631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11325274     61.14%     61.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3473319     18.75%     79.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3725996     20.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             18524589                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    111136                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    59923                       # number of floating regfile writes
system.cpu.idleCycles                         1739487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               159448                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1170724                       # Number of branches executed
system.cpu.iew.exec_nop                        156766                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.438971                       # Inst execution rate
system.cpu.iew.exec_refs                      2017635                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     772194                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   19278                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1258760                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              10419                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             70678                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               774904                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9106295                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1245441                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             43454                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               8895351                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   647                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 157863                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   651                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3304                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1502                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        38246                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         9553                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        93491                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          65957                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2307632                       # num instructions consuming a value
system.cpu.iew.wb_count                       8873253                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.969883                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2238133                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.437881                       # insts written-back per cycle
system.cpu.iew.wb_sent                        8873347                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13223336                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6966909                       # number of integer regfile writes
system.cpu.ipc                               0.434428                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.434428                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                69      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6779314     75.84%     75.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                65785      0.74%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               31408      0.35%     76.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                4207      0.05%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                8337      0.09%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               8574      0.10%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                1468      0.02%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                252      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1247732     13.96%     91.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              756676      8.47%     99.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           16757      0.19%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          18226      0.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8938805                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   91522                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              180751                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        88515                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              90485                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      953033                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.106617                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  950740     99.76%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  1470      0.15%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     1      0.00%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   820      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    2      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9800247                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           37178434                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8784738                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9005285                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    8934163                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   8938805                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               15366                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          146239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3953                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedOperandsExamined        56240                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      18524589                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.482537                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.560405                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10181888     54.96%     54.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             7746597     41.82%     96.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              596104      3.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        18524589                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.441116                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 6197655                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                     6197590                       # ITB hits
system.cpu.itb.fetch_misses                        65                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              4406                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1258760                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              774904                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   46740                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9896                       # number of misc regfile writes
system.cpu.numCycles                         20264076                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 9310471                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               6967298                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                      9                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2067437                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents               2051020                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13619822                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                9305374                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             7250276                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    940911                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1429                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 157863                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               5864095                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   282978                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            113050                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         13490786                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         183812                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              30936                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   8215512                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts          10419                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     26849724                       # The number of ROB reads
system.cpu.rob.rob_writes                    18370641                       # The number of ROB writes
system.cpu.timesIdled                           21715                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                  5473                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        28119                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         57462                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  10131916500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              29083                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           53                       # Transaction distribution
system.membus.trans_dist::WritebackClean        27901                       # Transaction distribution
system.membus.trans_dist::CleanEvict              164                       # Transaction distribution
system.membus.trans_dist::ReadExReq               260                       # Transaction distribution
system.membus.trans_dist::ReadExResp              260                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          28389                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           695                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        84678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  86805                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      3602496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        64512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3667008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             29344                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000034                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005838                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   29343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               29344                       # Request fanout histogram
system.membus.reqLayer0.occupancy           173790000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          148651750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5175250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10131916500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        1816832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          61120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1877952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1816832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1816832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            3392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           28388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               29343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           53                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 53                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         179317704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6032422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             185350126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    179317704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        179317704                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         334784                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               334784                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         334784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        179317704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6032422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            185684910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     22070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       944.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006283208500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1643                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1643                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               74476                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26040                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       29344                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27954                       # Number of write requests accepted
system.mem_ctrls.readBursts                     29344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27954                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6330                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   257                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              541                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    306781250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  115070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               738293750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13330.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32080.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17308                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   23333                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 29344                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.094099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   221.976910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.581102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2281     22.74%     22.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2829     28.20%     50.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1245     12.41%     63.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1136     11.32%     74.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          866      8.63%     83.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          638      6.36%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          397      3.96%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          297      2.96%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          343      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10032                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.996957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.265945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.836876                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1171     71.27%     71.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           463     28.18%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             4      0.24%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1643                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.838101                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.796759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.208208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1055     64.21%     64.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      2.31%     66.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              361     21.97%     88.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              148      9.01%     97.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      1.95%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.55%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1643                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1472896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  405120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1770560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1878016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1789056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       145.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       174.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    185.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    176.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.50                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   10131906000                       # Total gap between requests
system.mem_ctrls.avgGap                     176828.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1412480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        60416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1770560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 139408965.717394143343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 5962938.995796106756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 174750749.278283149004                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        28389                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          955                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        27954                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    703738000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     34555750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 227936510750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24789.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36184.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8153985.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              9324840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              4944885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            13323240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           11995560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     799646640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1354866630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2749716000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4943817795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        487.944980                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7134465500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    338260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2659191000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             62346480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             33126555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           150996720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          132415740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     799646640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1968920220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2232618240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5380070595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.002263                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5786818750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    338260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4006837750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     10131916500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10131916500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      6165282                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6165282                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6165282                       # number of overall hits
system.cpu.icache.overall_hits::total         6165282                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        32308                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          32308                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        32308                       # number of overall misses
system.cpu.icache.overall_misses::total         32308                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1749257500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1749257500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1749257500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1749257500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6197590                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6197590                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6197590                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6197590                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005213                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005213                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005213                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005213                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54143.168875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54143.168875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54143.168875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54143.168875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        27901                       # number of writebacks
system.cpu.icache.writebacks::total             27901                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3919                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3919                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3919                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3919                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        28389                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        28389                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        28389                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        28389                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1536243500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1536243500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1536243500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1536243500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004581                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004581                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004581                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004581                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54114.040650                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54114.040650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54114.040650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54114.040650                       # average overall mshr miss latency
system.cpu.icache.replacements                  27901                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6165282                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6165282                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        32308                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         32308                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1749257500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1749257500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6197590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6197590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54143.168875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54143.168875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3919                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3919                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        28389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        28389                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1536243500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1536243500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004581                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004581                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54114.040650                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54114.040650                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10131916500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           467.548449                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1823470                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             27901                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             65.355005                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   467.548449                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.913181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.913181                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          230                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12423568                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12423568                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10131916500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1994284                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1994284                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1994284                       # number of overall hits
system.cpu.dcache.overall_hits::total         1994284                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1779                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1779                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1779                       # number of overall misses
system.cpu.dcache.overall_misses::total          1779                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    109166000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    109166000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    109166000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    109166000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1996063                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1996063                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1996063                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1996063                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000891                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000891                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000891                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000891                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61363.687465                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61363.687465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61363.687465                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61363.687465                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           53                       # number of writebacks
system.cpu.dcache.writebacks::total                53                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          826                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          826                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          826                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          826                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          953                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          953                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     64761000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     64761000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     64761000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     64761000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000477                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000477                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000477                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000477                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67954.879328                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67954.879328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67954.879328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67954.879328                       # average overall mshr miss latency
system.cpu.dcache.replacements                    217                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1234755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1234755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          903                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           903                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     63819000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     63819000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1235658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1235658                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000731                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70674.418605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70674.418605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          210                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     47905500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     47905500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69127.705628                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69127.705628                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       759529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         759529                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          876                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          876                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45347000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45347000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       760405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       760405                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51765.981735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51765.981735                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          616                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          616                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16855500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16855500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64828.846154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64828.846154                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4944                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       102500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       102500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000404                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        51250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        51250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       100500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       100500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000404                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        50250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        50250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4946                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4946                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10131916500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           640.898449                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20635                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               217                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             95.092166                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   640.898449                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.625877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.625877                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          738                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          563                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          164                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4012865                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4012865                       # Number of data accesses

---------- End Simulation Statistics   ----------
