module evenparity(a,z);
 
input[7:0] a;
output[8:0] z;
reg[8:0] z;

always@(a)
begin

z[8:1]<=a[7:0];

if(^a[7:0]) z[0]<=1;
else z[0]<=0;

end

endmodule




















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































