/* Generated by Yosys 0.18+10 (git sha1 57d4b00ff, gcc 11.2.1 -fPIC -Os) */

module mkDelayWorker32B(wciS0_Clk, wciS0_MReset_n, wciS0_MCmd, wciS0_MAddrSpace, wciS0_MByteEn, wciS0_MAddr, wciS0_MData, wciS0_SResp, wciS0_SData, wciS0_SThreadBusy, wciS0_SFlag, wciS0_MFlag, wsiS1_MCmd, wsiS1_MReqLast, wsiS1_MBurstPrecise, wsiS1_MBurstLength, wsiS1_MData, wsiS1_MByteEn, wsiS1_MReqInfo, wsiS1_SThreadBusy, wsiS1_SReset_n
, wsiS1_MReset_n, wsiM1_MCmd, wsiM1_MReqLast, wsiM1_MBurstPrecise, wsiM1_MBurstLength, wsiM1_MData, wsiM1_MByteEn, wsiM1_MReqInfo, wsiM1_SThreadBusy, wsiM1_MReset_n, wsiM1_SReset_n, wmemiM_MCmd, wmemiM_MReqLast, wmemiM_MAddr, wmemiM_MBurstLength, wmemiM_MDataValid, wmemiM_MDataLast, wmemiM_MData, wmemiM_MDataByteEn, wmemiM_SResp, wmemiM_SRespLast
, wmemiM_SData, wmemiM_SCmdAccept, wmemiM_SDataAccept, wmemiM_MReset_n, prevent_hanging_nodes);
  output prevent_hanging_nodes;
  input wciS0_Clk;
  input [19:0] wciS0_MAddr;
  input wciS0_MAddrSpace;
  input [3:0] wciS0_MByteEn;
  input [2:0] wciS0_MCmd;
  input [31:0] wciS0_MData;
  input [1:0] wciS0_MFlag;
  input wciS0_MReset_n;
  output [31:0] wciS0_SData;
  output [1:0] wciS0_SFlag;
  output [1:0] wciS0_SResp;
  output wciS0_SThreadBusy;
  output [35:0] wmemiM_MAddr;
  output [11:0] wmemiM_MBurstLength;
  output [2:0] wmemiM_MCmd;
  output [127:0] wmemiM_MData;
  output [15:0] wmemiM_MDataByteEn;
  output wmemiM_MDataLast;
  output wmemiM_MDataValid;
  output wmemiM_MReqLast;
  output wmemiM_MReset_n;
  input wmemiM_SCmdAccept;
  input [127:0] wmemiM_SData;
  input wmemiM_SDataAccept;
  input [1:0] wmemiM_SResp;
  input wmemiM_SRespLast;
  output [11:0] wsiM1_MBurstLength;
  output wsiM1_MBurstPrecise;
  output [31:0] wsiM1_MByteEn;
  output [2:0] wsiM1_MCmd;
  output [255:0] wsiM1_MData;
  output [7:0] wsiM1_MReqInfo;
  output wsiM1_MReqLast;
  output wsiM1_MReset_n;
  input wsiM1_SReset_n;
  input wsiM1_SThreadBusy;
  input [11:0] wsiS1_MBurstLength;
  input wsiS1_MBurstPrecise;
  input [31:0] wsiS1_MByteEn;
  input [2:0] wsiS1_MCmd;
  input [255:0] wsiS1_MData;
  input [7:0] wsiS1_MReqInfo;
  input wsiS1_MReqLast;
  input wsiS1_MReset_n;
  output wsiS1_SReset_n;
  output wsiS1_SThreadBusy;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _000_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _001_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _002_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _003_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _004_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _005_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _006_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _007_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _008_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _009_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _010_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _011_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _012_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _013_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _014_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _015_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _016_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _017_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _018_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _019_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _020_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _021_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _022_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _023_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [5:0] _024_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _025_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [4:0] _026_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _027_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _028_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _029_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [4:0] _030_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _031_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _032_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _033_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _034_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _035_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _036_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _037_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _038_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _039_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [5:0] _040_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _041_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [3:0] _042_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _043_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [3:0] _044_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _045_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _046_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _047_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire _048_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _049_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [3:0] _050_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _051_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _052_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _053_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _054_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _055_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [3:0] _056_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _057_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [2:0] _058_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _059_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [3:0] _060_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _061_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire _062_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _063_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire _064_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _065_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [4:0] _066_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _067_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _068_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _069_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _070_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _071_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _072_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _073_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire _074_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _075_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:12.23-12.24" *)
  wire [1:0] _076_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:13.13-13.14" *)
  wire _077_;
  (* keep = 32'h00000001 *)
  wire [2:0] _078_;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:43.7-43.9" *)
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire _148_;
  (* force_downto = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:47.19-47.20" *)
  (* unused_bits = "19 20" *)
  wire [20:0] _149_;
  (* init = 1'h0 *)
  wire _150_;
  (* init = 1'h0 *)
  wire _151_;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] _152_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:428.14-428.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] _153_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:428.14-428.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] _154_;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:428.14-428.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] _155_;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1023.8-1023.39" *)
  wire CAN_FIRE_RL_cycles_passed_count;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1246.3-1246.43" *)
  (* unused_bits = "18 19" *)
  wire [19:0] MUX_dlyWordsStored_value__write_1__VAL_2;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1328.8-1328.52" *)
  wire NOT_wsiS_reqFifo_countReg_96_ULE_1_97___d698;
  (* hdlname = "ars2 fifo_1 empty_r" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1554.16-1564.8|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4504.17-4504.24|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4302.19-4319.3" *)
  wire \ars2.fifo_1.empty_r ;
  (* hdlname = "ars2 fifo_1 gb2" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1554.16-1564.8|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4522.7-4522.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4302.19-4319.3" *)
  wire \ars2.fifo_1.gb2 ;
  (* hdlname = "ars2 fifo_1 ram1 out1" *)
  (* init = 32'h00000000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1554.16-1564.8|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4542.17-4552.3|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:6699.33-6699.37|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4302.19-4319.3" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \ars2.fifo_1.ram1.out1 ;
  (* hdlname = "ars2 fifo_1 rp" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1554.16-1564.8|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4517.13-4517.15|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4302.19-4319.3" *)
  wire [3:0] \ars2.fifo_1.rp ;
  (* hdlname = "ars2 fifo_1 wp" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1554.16-1564.8|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4514.13-4514.15|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4302.19-4319.3" *)
  wire [3:0] \ars2.fifo_1.wp ;
  (* hdlname = "ars3 fifo_1 empty_r" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1583.15-1593.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4908.17-4908.24|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4704.19-4721.3" *)
  wire \ars3.fifo_1.empty_r ;
  (* hdlname = "ars3 fifo_1 gb2" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1583.15-1593.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4926.7-4926.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4704.19-4721.3" *)
  wire \ars3.fifo_1.gb2 ;
  (* hdlname = "ars3 fifo_1 rp" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1583.15-1593.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4921.13-4921.15|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4704.19-4721.3" *)
  wire [3:0] \ars3.fifo_1.rp ;
  (* hdlname = "ars3 fifo_1 wp" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1583.15-1593.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4918.13-4918.15|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:4704.19-4721.3" *)
  wire [3:0] \ars3.fifo_1.wp ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:456.7-456.22" *)
  wire blockDelayWrite;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:465.16-465.28" *)
  wire [31:0] bytesWritten;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:470.16-470.28" *)
  wire [31:0] cyclesPassed;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:475.16-475.23" *)
  wire [31:0] dlyCtrl;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:480.16-480.31" *)
  wire [31:0] dlyHoldoffBytes;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:485.16-485.32" *)
  wire [31:0] dlyHoldoffCycles;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:490.16-490.22" *)
  wire [19:0] dlyRAG;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:495.15-495.34" *)
  wire [7:0] dlyReadCredit_value;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:500.16-500.22" *)
  wire [19:0] dlyWAG;
  (* init = 20'h00000 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:505.16-505.36" *)
  wire [19:0] dlyWordsStored_value;
  (* hdlname = "dpram1 addr1" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1508.17-1518.8|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:6697.28-6697.33" *)
  wire [9:0] \dpram1.addr1 ;
  (* hdlname = "dpram2 data1" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1528.16-1538.8|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:6698.28-6698.33" *)
  (* unused_bits = "54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255" *)
  wire [255:0] \dpram2.data1 ;
  (* keep = 32'h00000001 *)
  wire [9:0] emulate_read_first_new_addr_4917;
  (* keep = 32'h00000001 *)
  wire [9:0] emulate_read_first_new_addr_4968;
  (* init = 256'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx000000000000000000000000000000000000000000000000000000 *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53" *)
  wire [255:0] emulate_read_first_new_data_4967;
  (* keep = 32'h00000001 *)
  wire emulate_read_first_new_en_4918;
  (* keep = 32'h00000001 *)
  wire emulate_read_first_new_en_4969;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:514.7-514.19" *)
  wire endOfMessage;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:523.7-523.21" *)
  wire impreciseBurst;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:528.16-528.26" *)
  wire [14:0] mesgLength;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:533.16-533.31" *)
  wire [13:0] mesgLengthSoFar;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:538.17-538.30" *)
  wire [267:0] mesgRF_rCache;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:543.16-543.29" *)
  wire [10:0] mesgRF_rRdPtr;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:548.16-548.29" *)
  wire [10:0] mesgRF_rWrPtr;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:553.16-553.27" *)
  wire [31:0] mesgRdCount;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:558.7-558.19" *)
  wire mesgReqValid;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:562.17-562.30" *)
  wire [267:0] mesgWF_rCache;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:567.16-567.29" *)
  wire [10:0] mesgWF_rRdPtr;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:572.16-572.29" *)
  wire [10:0] mesgWF_rWrPtr;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:577.16-577.27" *)
  wire [31:0] mesgWtCount;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:582.15-582.21" *)
  wire [8:0] opcode;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:587.7-587.19" *)
  wire preciseBurst;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:298.10-298.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:298.10-298.31" *)
  wire prevent_hanging_nodes;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:606.15-606.23" *)
  wire [1:0] rdSerPos;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:631.16-631.27" *)
  wire [15:0] rdSerUnroll;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:636.7-636.17" *)
  wire rdSyncWord;
  (* init = 22'b0xxxx0xxxxxxxxxxxxx0xx *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "2 5 6 10 13 14 16 21" *)
  wire [21:0] rdat__h21847;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:646.7-646.18" *)
  wire readyToPush;
  (* hdlname = "sizefifo1 fifo_1 empty_r" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1571.16-1580.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5717.17-5717.24|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5513.19-5530.3" *)
  wire \sizefifo1.fifo_1.empty_r ;
  (* hdlname = "sizefifo1 fifo_1 gb2" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1571.16-1580.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5735.7-5735.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5513.19-5530.3" *)
  wire \sizefifo1.fifo_1.gb2 ;
  (* init = 60'h0x0000000000000 *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 56" *)
  wire [59:0] \sizefifo1.fifo_1.ram1.ram[0] ;
  (* keep = 32'h00000001 *)
  wire [59:0] \sizefifo1.fifo_1.ram1.ram[1] ;
  (* keep = 32'h00000001 *)
  wire [59:0] \sizefifo1.fifo_1.ram1.ram[2] ;
  (* keep = 32'h00000001 *)
  wire [59:0] \sizefifo1.fifo_1.ram1.ram[3] ;
  (* keep = 32'h00000001 *)
  wire [59:0] \sizefifo1.fifo_1.ram1.ram[4] ;
  (* keep = 32'h00000001 *)
  wire [59:0] \sizefifo1.fifo_1.ram1.ram[5] ;
  (* keep = 32'h00000001 *)
  wire [59:0] \sizefifo1.fifo_1.ram1.ram[6] ;
  (* keep = 32'h00000001 *)
  wire [59:0] \sizefifo1.fifo_1.ram1.ram[7] ;
  (* hdlname = "sizefifo1 fifo_1 rp" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1571.16-1580.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5730.13-5730.15|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5513.19-5530.3" *)
  wire [2:0] \sizefifo1.fifo_1.rp ;
  (* hdlname = "sizefifo1 fifo_1 wp" *)
  (* init = 3'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1571.16-1580.7|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5727.13-5727.15|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5513.19-5530.3" *)
  wire [2:0] \sizefifo1.fifo_1.wp ;
  (* hdlname = "sizefifo2 D_OUT" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1636.15-1645.8|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5894.16-5894.21" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312" *)
  wire [312:0] \sizefifo2.D_OUT ;
  (* hdlname = "sizefifo2 fifo_1 empty_r" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1636.15-1645.8|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:6119.17-6119.24|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5915.19-5932.3" *)
  wire \sizefifo2.fifo_1.empty_r ;
  (* hdlname = "sizefifo2 fifo_1 full_r" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1636.15-1645.8|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:6118.16-6118.22|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5915.19-5932.3" *)
  wire \sizefifo2.fifo_1.full_r ;
  (* hdlname = "sizefifo2 fifo_1 gb2" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1636.15-1645.8|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:6137.7-6137.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5915.19-5932.3" *)
  wire \sizefifo2.fifo_1.gb2 ;
  (* hdlname = "sizefifo2 fifo_1 rp" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1636.15-1645.8|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:6132.13-6132.15|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5915.19-5932.3" *)
  wire [2:0] \sizefifo2.fifo_1.rp ;
  (* hdlname = "sizefifo2 fifo_1 wp" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1636.15-1645.8|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:6129.13-6129.15|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:5915.19-5932.3" *)
  wire [2:0] \sizefifo2.fifo_1.wp ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:655.16-655.25" *)
  wire [15:0] unrollCnt;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:159.10-159.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:159.10-159.19" *)
  wire wciS0_Clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:172.19-172.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:172.19-172.30" *)
  wire [19:0] wciS0_MAddr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:166.10-166.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:166.10-166.26" *)
  wire wciS0_MAddrSpace;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:169.18-169.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:169.18-169.31" *)
  wire [3:0] wciS0_MByteEn;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:163.18-163.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:163.18-163.28" *)
  wire [2:0] wciS0_MCmd;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:175.19-175.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:175.19-175.30" *)
  wire [31:0] wciS0_MData;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:190.18-190.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:190.18-190.29" *)
  wire [1:0] wciS0_MFlag;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:160.10-160.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:160.10-160.24" *)
  wire wciS0_MReset_n;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:181.19-181.30" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:181.19-181.30" *)
  wire [31:0] wciS0_SData;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:187.18-187.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:187.18-187.29" *)
  wire [1:0] wciS0_SFlag;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:178.18-178.29" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:178.18-178.29" *)
  wire [1:0] wciS0_SResp;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:184.10-184.27" *)
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:184.10-184.27" *)
  wire wciS0_SThreadBusy;
  (* keep = 32'h00000001 *)
  wire [1:0] wci_cState;
  (* keep = 32'h00000001 *)
  wire [1:0] wci_cState__D_IN;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:675.7-675.20" *)
  wire wci_ctlAckReg;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:679.7-679.22" *)
  wire wci_ctlOpActive;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:683.7-683.22" *)
  wire wci_illegalEdge;
  (* init = 2'bx0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:692.15-692.32" *)
  wire [1:0] wci_reqF_countReg;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:697.15-697.28" *)
  wire [1:0] wci_respF_c_r;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:702.16-702.29" *)
  wire [33:0] wci_respF_q_0;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:707.16-707.29" *)
  wire [33:0] wci_respF_q_1;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:263.19-263.31" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:263.19-263.31" *)
  wire [35:0] wmemiM_MAddr;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:266.19-266.38" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:266.19-266.38" *)
  wire [11:0] wmemiM_MBurstLength;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:257.18-257.29" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:257.18-257.29" *)
  wire [2:0] wmemiM_MCmd;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:275.20-275.32" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:275.20-275.32" *)
  wire [127:0] wmemiM_MData;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:278.19-278.37" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:278.19-278.37" *)
  wire [15:0] wmemiM_MDataByteEn;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:272.10-272.26" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:272.10-272.26" *)
  wire wmemiM_MDataLast;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:269.10-269.27" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:269.10-269.27" *)
  wire wmemiM_MDataValid;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:260.10-260.25" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:260.10-260.25" *)
  wire wmemiM_MReqLast;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:296.10-296.25" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:296.10-296.25" *)
  wire wmemiM_MReset_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:290.10-290.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:290.10-290.27" *)
  wire wmemiM_SCmdAccept;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:287.20-287.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:287.20-287.32" *)
  wire [127:0] wmemiM_SData;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:293.10-293.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:293.10-293.28" *)
  wire wmemiM_SDataAccept;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:281.18-281.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:281.18-281.30" *)
  wire [1:0] wmemiM_SResp;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:284.10-284.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:284.10-284.26" *)
  wire wmemiM_SRespLast;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:720.16-720.26" *)
  wire [31:0] wmemiRdReq;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:730.16-730.26" *)
  wire [31:0] wmemiWrReq;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:739.15-739.28" *)
  wire [1:0] wmemi_dhF_c_r;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:744.17-744.30" *)
  wire [145:0] wmemi_dhF_q_0;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:749.17-749.30" *)
  wire [145:0] wmemi_dhF_q_1;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:758.7-758.21" *)
  wire wmemi_operateD;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:766.15-766.29" *)
  wire [1:0] wmemi_reqF_c_r;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:771.16-771.30" *)
  wire [51:0] wmemi_reqF_q_0;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:776.16-776.30" *)
  wire [51:0] wmemi_reqF_q_1;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:786.7-786.26" *)
  wire wmemi_trafficSticky;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:790.15-790.27" *)
  wire [2:0] wrtDutyCount;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:805.15-805.24" *)
  wire [1:0] wrtSerPos;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:810.16-810.27" *)
  wire [31:0] wrtSerStage;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:815.16-815.29" *)
  wire [31:0] wrtSerStage_1;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:820.16-820.29" *)
  wire [31:0] wrtSerStage_2;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:830.16-830.28" *)
  wire [15:0] wrtSerUnroll;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:234.19-234.37" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:234.19-234.37" *)
  wire [11:0] wsiM1_MBurstLength;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:231.10-231.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:231.10-231.29" *)
  wire wsiM1_MBurstPrecise;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:240.19-240.32" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:240.19-240.32" *)
  wire [31:0] wsiM1_MByteEn;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:225.18-225.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:225.18-225.28" *)
  wire [2:0] wsiM1_MCmd;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:237.20-237.31" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:237.20-237.31" *)
  wire [255:0] wsiM1_MData;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:243.18-243.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:243.18-243.32" *)
  wire [7:0] wsiM1_MReqInfo;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:228.10-228.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:228.10-228.24" *)
  wire wsiM1_MReqLast;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:251.10-251.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:251.10-251.24" *)
  wire wsiM1_MReset_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:254.10-254.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:254.10-254.24" *)
  wire wsiM1_SReset_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:248.10-248.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:248.10-248.27" *)
  wire wsiM1_SThreadBusy;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:835.15-835.29" *)
  wire [1:0] wsiM_burstKind;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:844.16-844.31" *)
  wire [31:0] wsiM_iMesgCount;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:853.16-853.31" *)
  wire [31:0] wsiM_pMesgCount;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:858.7-858.23" *)
  wire wsiM_peerIsReady;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:862.15-862.31" *)
  wire [1:0] wsiM_reqFifo_c_r;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:867.17-867.33" *)
  wire [312:0] wsiM_reqFifo_q_0;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:872.17-872.33" *)
  wire [312:0] wsiM_reqFifo_q_1;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:877.7-877.25" *)
  wire wsiM_sThreadBusy_d;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:886.16-886.31" *)
  wire [31:0] wsiM_tBusyCount;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:891.7-891.25" *)
  wire wsiM_trafficSticky;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:202.19-202.37" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:202.19-202.37" *)
  wire [11:0] wsiS1_MBurstLength;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:199.10-199.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:199.10-199.29" *)
  wire wsiS1_MBurstPrecise;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:208.19-208.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:208.19-208.32" *)
  wire [31:0] wsiS1_MByteEn;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:193.18-193.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:193.18-193.28" *)
  wire [2:0] wsiS1_MCmd;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:205.20-205.31" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:205.20-205.31" *)
  wire [255:0] wsiS1_MData;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:211.18-211.32" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:211.18-211.32" *)
  wire [7:0] wsiS1_MReqInfo;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:196.10-196.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:196.10-196.24" *)
  wire wsiS1_MReqLast;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:222.10-222.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:222.10-222.24" *)
  wire wsiS1_MReset_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:219.10-219.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:219.10-219.24" *)
  wire wsiS1_SReset_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:216.10-216.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:216.10-216.27" *)
  wire wsiS1_SThreadBusy;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:895.15-895.29" *)
  wire [1:0] wsiS_burstKind;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:900.7-900.23" *)
  wire wsiS_errorSticky;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:904.16-904.31" *)
  wire [31:0] wsiS_iMesgCount;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:913.16-913.31" *)
  wire [31:0] wsiS_pMesgCount;
  (* init = 1'h0 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:918.7-918.23" *)
  wire wsiS_peerIsReady;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:922.15-922.36" *)
  wire [1:0] wsiS_reqFifo_countReg;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:932.16-932.31" *)
  wire [31:0] wsiS_tBusyCount;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:937.7-937.25" *)
  wire wsiS_trafficSticky;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:941.16-941.30" *)
  wire [11:0] wsiWordsRemain;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1324.16-1324.33" *)
  wire [7:0] x1_opcode__h17253;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:1321.31-1321.40" *)
  wire [13:0] x__h17298;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _156_ (
    .Y(_126_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[1], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _157_ (
    .C(wciS0_Clk),
    .D(_113_),
    .E(1'h1),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [59]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _158_ (
    .C(wciS0_Clk),
    .D(_114_),
    .E(1'h1),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [58]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _159_ (
    .C(wciS0_Clk),
    .D(_115_),
    .E(1'h1),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [57]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _160_ (
    .C(wciS0_Clk),
    .D(_116_),
    .E(1'h1),
    .Q(\ars2.fifo_1.empty_r ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _161_ (
    .C(wciS0_Clk),
    .D(_117_),
    .E(1'h1),
    .Q(wmemi_trafficSticky),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _162_ (
    .C(wciS0_Clk),
    .D(_118_),
    .E(1'h1),
    .Q(wciS0_SThreadBusy),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _163_ (
    .C(wciS0_Clk),
    .D(_119_),
    .E(1'h1),
    .Q(wci_reqF_countReg[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _164_ (
    .C(wciS0_Clk),
    .D(_120_),
    .E(1'h1),
    .Q(\sizefifo1.fifo_1.gb2 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _165_ (
    .C(wciS0_Clk),
    .D(_121_),
    .E(1'h1),
    .Q(\sizefifo1.fifo_1.wp [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _166_ (
    .C(wciS0_Clk),
    .D(_122_),
    .E(1'h1),
    .Q(\sizefifo1.fifo_1.wp [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _167_ (
    .C(wciS0_Clk),
    .D(_123_),
    .E(1'h1),
    .Q(wsiM_peerIsReady),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _168_ (
    .C(wciS0_Clk),
    .D(_124_),
    .E(1'h1),
    .Q(wsiS_peerIsReady),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _169_ (
    .C(wciS0_Clk),
    .D(1'h1),
    .E(1'h1),
    .Q(rdat__h21847[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _170_ (
    .C(wciS0_Clk),
    .D(_146_),
    .E(1'h1),
    .Q(_150_),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _171_ (
    .C(wciS0_Clk),
    .D(_080_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _172_ (
    .C(wciS0_Clk),
    .D(_091_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _173_ (
    .C(wciS0_Clk),
    .D(_102_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _174_ (
    .C(wciS0_Clk),
    .D(_105_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _175_ (
    .C(wciS0_Clk),
    .D(_106_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _176_ (
    .C(wciS0_Clk),
    .D(_107_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _177_ (
    .C(wciS0_Clk),
    .D(_108_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _178_ (
    .C(wciS0_Clk),
    .D(_109_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _179_ (
    .C(wciS0_Clk),
    .D(_110_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _180_ (
    .C(wciS0_Clk),
    .D(_111_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _181_ (
    .C(wciS0_Clk),
    .D(_081_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _182_ (
    .C(wciS0_Clk),
    .D(_082_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _183_ (
    .C(wciS0_Clk),
    .D(_083_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _184_ (
    .C(wciS0_Clk),
    .D(_084_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _185_ (
    .C(wciS0_Clk),
    .D(_096_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _186_ (
    .C(wciS0_Clk),
    .D(_097_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _187_ (
    .C(wciS0_Clk),
    .D(_098_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _188_ (
    .C(wciS0_Clk),
    .D(_099_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _189_ (
    .C(wciS0_Clk),
    .D(_100_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _190_ (
    .C(wciS0_Clk),
    .D(_101_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _191_ (
    .C(wciS0_Clk),
    .D(_103_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _192_ (
    .C(wciS0_Clk),
    .D(_104_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _193_ (
    .C(wciS0_Clk),
    .D(_085_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _194_ (
    .C(wciS0_Clk),
    .D(_086_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _195_ (
    .C(wciS0_Clk),
    .D(_087_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _196_ (
    .C(wciS0_Clk),
    .D(_088_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _197_ (
    .C(wciS0_Clk),
    .D(_089_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _198_ (
    .C(wciS0_Clk),
    .D(_090_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _199_ (
    .C(wciS0_Clk),
    .D(_092_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _200_ (
    .C(wciS0_Clk),
    .D(_093_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _201_ (
    .C(wciS0_Clk),
    .D(_094_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _202_ (
    .C(wciS0_Clk),
    .D(_095_),
    .E(1'h1),
    .Q(\ars2.fifo_1.ram1.out1 [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _203_ (
    .C(wciS0_Clk),
    .D(_125_),
    .E(1'h1),
    .Q(dlyWordsStored_value[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _204_ (
    .C(wciS0_Clk),
    .D(_126_),
    .E(1'h1),
    .Q(dlyWordsStored_value[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _205_ (
    .C(wciS0_Clk),
    .D(_127_),
    .E(1'h1),
    .Q(dlyWordsStored_value[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _206_ (
    .C(wciS0_Clk),
    .D(_128_),
    .E(1'h1),
    .Q(dlyWordsStored_value[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _207_ (
    .C(wciS0_Clk),
    .D(_129_),
    .E(1'h1),
    .Q(dlyWordsStored_value[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _208_ (
    .C(wciS0_Clk),
    .D(_130_),
    .E(1'h1),
    .Q(dlyWordsStored_value[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _209_ (
    .C(wciS0_Clk),
    .D(_131_),
    .E(1'h1),
    .Q(dlyWordsStored_value[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _210_ (
    .C(wciS0_Clk),
    .D(_132_),
    .E(1'h1),
    .Q(dlyWordsStored_value[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _211_ (
    .C(wciS0_Clk),
    .D(_133_),
    .E(1'h1),
    .Q(dlyWordsStored_value[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _212_ (
    .C(wciS0_Clk),
    .D(_134_),
    .E(1'h1),
    .Q(dlyWordsStored_value[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _213_ (
    .C(wciS0_Clk),
    .D(_135_),
    .E(1'h1),
    .Q(dlyWordsStored_value[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _214_ (
    .C(wciS0_Clk),
    .D(_136_),
    .E(1'h1),
    .Q(dlyWordsStored_value[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _215_ (
    .C(wciS0_Clk),
    .D(_137_),
    .E(1'h1),
    .Q(dlyWordsStored_value[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _216_ (
    .C(wciS0_Clk),
    .D(_138_),
    .E(1'h1),
    .Q(dlyWordsStored_value[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _217_ (
    .C(wciS0_Clk),
    .D(_139_),
    .E(1'h1),
    .Q(dlyWordsStored_value[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _218_ (
    .C(wciS0_Clk),
    .D(_140_),
    .E(1'h1),
    .Q(dlyWordsStored_value[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _219_ (
    .C(wciS0_Clk),
    .D(_141_),
    .E(1'h1),
    .Q(dlyWordsStored_value[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _220_ (
    .C(wciS0_Clk),
    .D(_142_),
    .E(1'h1),
    .Q(dlyWordsStored_value[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _221_ (
    .C(wciS0_Clk),
    .D(_143_),
    .E(1'h1),
    .Q(dlyWordsStored_value[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _222_ (
    .C(wciS0_Clk),
    .D(_144_),
    .E(1'h1),
    .Q(dlyWordsStored_value[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _223_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [0]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _224_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [1]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _225_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [2]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _226_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [3]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _227_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [4]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _228_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [5]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _229_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [6]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _230_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [7]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _231_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [8]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _232_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [9]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _233_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [10]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _234_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [11]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _235_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [12]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _236_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [13]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _237_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [14]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _238_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [15]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _239_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [16]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _240_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [17]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _241_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [18]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _242_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [19]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _243_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [20]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _244_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [21]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _245_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [22]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _246_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [23]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _247_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [24]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _248_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [25]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _249_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [26]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _250_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [27]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _251_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [28]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _252_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [29]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _253_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [30]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _254_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [31]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _255_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [32]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[32]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _256_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [33]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[33]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _257_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [34]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[34]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _258_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [35]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[35]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _259_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [36]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[36]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _260_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [37]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[37]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _261_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [38]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[38]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _262_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [39]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[39]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _263_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [40]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[40]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _264_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [41]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[41]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _265_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [42]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[42]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _266_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [43]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[43]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _267_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [44]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[44]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _268_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [45]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[45]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _269_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [46]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[46]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _270_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [47]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[47]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _271_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [48]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[48]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _272_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [49]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[49]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _273_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [50]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[50]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _274_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [51]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[51]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _275_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [52]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[52]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _276_ (
    .C(wciS0_Clk),
    .D(\dpram2.data1 [53]),
    .E(1'h1),
    .Q(emulate_read_first_new_data_4967[53]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _277_ (
    .C(wciS0_Clk),
    .D(_145_),
    .E(1'h1),
    .Q(wsiM_sThreadBusy_d),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _278_ (
    .C(wciS0_Clk),
    .D(wsiM_sThreadBusy_d),
    .E(1'h1),
    .Q(rdat__h21847[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _279_ (
    .C(wciS0_Clk),
    .D(_147_),
    .E(1'h1),
    .Q(_151_),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _280_ (
    .C(wciS0_Clk),
    .D(wmemi_trafficSticky),
    .E(1'h1),
    .Q(rdat__h21847[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _281_ (
    .Y(_125_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[0], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01fffe00)
  ) _282_ (
    .Y(_121_),
    .A({ \sizefifo1.fifo_1.wp [1:0], wciS0_MCmd[0], wciS0_MCmd[2:1] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) _283_ (
    .Y(_146_),
    .A(wsiS_peerIsReady)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) _284_ (
    .Y(_116_),
    .A({ wciS0_MReset_n, \ars2.fifo_1.empty_r  })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h01fffe0000000000)
  ) _285_ (
    .Y(_118_),
    .A({ wciS0_MReset_n, wciS0_SThreadBusy, wci_reqF_countReg[0], wciS0_MCmd[0], wciS0_MCmd[2:1] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) _286_ (
    .Y(rdat__h21847[14]),
    .A(_150_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) _287_ (
    .Y(rdat__h21847[6]),
    .A(_151_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hff10)
  ) _288_ (
    .Y(_113_),
    .A({ wciS0_MCmd[2], \sizefifo1.fifo_1.ram1.ram[0] [59], wciS0_MCmd[0], wciS0_MCmd[1] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) _289_ (
    .Y(_143_),
    .A({ wciS0_MReset_n, dlyWordsStored_value[18], _079_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'hb)
  ) _290_ (
    .Y(_145_),
    .A({ wciS0_MReset_n, wsiM1_SThreadBusy })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _291_ (
    .Y(_127_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[2], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE _292_ (
    .C(wciS0_Clk),
    .D(_112_),
    .E(1'h1),
    .Q(\sizefifo1.fifo_1.wp [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _293_ (
    .Y(_139_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[14], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) _294_ (
    .Y(_144_),
    .A({ wciS0_MReset_n, dlyWordsStored_value[19:18], _079_ })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _295_ (
    .Y(_134_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[9], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h01fffffffe000000)
  ) _296_ (
    .Y(_112_),
    .A({ \sizefifo1.fifo_1.wp , wciS0_MCmd[0], wciS0_MCmd[2:1] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _297_ (
    .Y(_132_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[7], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _298_ (
    .Y(_136_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[11], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff4000)
  ) _299_ (
    .Y(_120_),
    .A({ \sizefifo1.fifo_1.gb2 , _148_, \sizefifo1.fifo_1.wp [1], \sizefifo1.fifo_1.wp [2], \sizefifo1.fifo_1.wp [0] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _300_ (
    .Y(_137_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[12], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _301_ (
    .Y(_135_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[10], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _302_ (
    .Y(_131_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[6], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _303_ (
    .Y(_123_),
    .A({ wsiM1_SReset_n, wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _304_ (
    .Y(_130_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[5], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _305_ (
    .Y(_129_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[4], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) _306_ (
    .Y(_117_),
    .A({ wciS0_MReset_n, wmemi_trafficSticky, wmemiM_SCmdAccept })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _307_ (
    .Y(_128_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[3], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _308_ (
    .Y(_124_),
    .A({ wsiS1_MReset_n, wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _309_ (
    .Y(_138_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[13], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _310_ (
    .Y(_133_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[8], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hfe)
  ) _311_ (
    .Y(_148_),
    .A({ wciS0_MCmd[0], wciS0_MCmd[2:1] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _312_ (
    .Y(_142_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[17], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hff10)
  ) _313_ (
    .Y(_115_),
    .A({ wciS0_MCmd[0], \sizefifo1.fifo_1.ram1.ram[0] [57], wciS0_MCmd[1], wciS0_MCmd[2] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h01fe)
  ) _314_ (
    .Y(_122_),
    .A({ \sizefifo1.fifo_1.wp [0], wciS0_MCmd[0], wciS0_MCmd[2:1] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _315_ (
    .Y(_140_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[15], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) _316_ (
    .Y(_147_),
    .A(wsiM_peerIsReady)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01fe0000)
  ) _317_ (
    .Y(_119_),
    .A({ wciS0_MReset_n, wci_reqF_countReg[0], wciS0_MCmd[0], wciS0_MCmd[2:1] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) _318_ (
    .Y(_141_),
    .A({ MUX_dlyWordsStored_value__write_1__VAL_2[16], wciS0_MReset_n })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/RS_PRIMITIVES/TECHMAP/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hff10)
  ) _319_ (
    .Y(_114_),
    .A({ wciS0_MCmd[1], \sizefifo1.fifo_1.ram1.ram[0] [58], wciS0_MCmd[0], wciS0_MCmd[2] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:79.19-85.8" *)
  adder_carry _320_ (
    .cin(_149_[18]),
    .g(1'h0),
    .p(1'h0),
    .sumout(_079_)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _321_ (
    .cin(_149_[0]),
    .cout(_149_[1]),
    .g(1'h0),
    .p(dlyWordsStored_value[0]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _322_ (
    .cin(_149_[10]),
    .cout(_149_[11]),
    .g(1'h0),
    .p(dlyWordsStored_value[10]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[10])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _323_ (
    .cin(_149_[11]),
    .cout(_149_[12]),
    .g(1'h0),
    .p(dlyWordsStored_value[11]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[11])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _324_ (
    .cin(_149_[12]),
    .cout(_149_[13]),
    .g(1'h0),
    .p(dlyWordsStored_value[12]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[12])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _325_ (
    .cin(_149_[13]),
    .cout(_149_[14]),
    .g(1'h0),
    .p(dlyWordsStored_value[13]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[13])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _326_ (
    .cin(_149_[14]),
    .cout(_149_[15]),
    .g(1'h0),
    .p(dlyWordsStored_value[14]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[14])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _327_ (
    .cin(_149_[15]),
    .cout(_149_[16]),
    .g(1'h0),
    .p(dlyWordsStored_value[15]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[15])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _328_ (
    .cin(_149_[16]),
    .cout(_149_[17]),
    .g(1'h0),
    .p(dlyWordsStored_value[16]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[16])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _329_ (
    .cin(_149_[17]),
    .cout(_149_[18]),
    .g(1'h0),
    .p(dlyWordsStored_value[17]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[17])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _330_ (
    .cin(_149_[1]),
    .cout(_149_[2]),
    .g(1'h0),
    .p(dlyWordsStored_value[1]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _331_ (
    .cin(_149_[2]),
    .cout(_149_[3]),
    .g(1'h0),
    .p(dlyWordsStored_value[2]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _332_ (
    .cin(_149_[3]),
    .cout(_149_[4]),
    .g(1'h0),
    .p(dlyWordsStored_value[3]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _333_ (
    .cin(_149_[4]),
    .cout(_149_[5]),
    .g(1'h0),
    .p(dlyWordsStored_value[4]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _334_ (
    .cin(_149_[5]),
    .cout(_149_[6]),
    .g(1'h0),
    .p(dlyWordsStored_value[5]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _335_ (
    .cin(_149_[6]),
    .cout(_149_[7]),
    .g(1'h0),
    .p(dlyWordsStored_value[6]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _336_ (
    .cin(_149_[7]),
    .cout(_149_[8]),
    .g(1'h0),
    .p(dlyWordsStored_value[7]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _337_ (
    .cin(_149_[8]),
    .cout(_149_[9]),
    .g(1'h0),
    .p(dlyWordsStored_value[8]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[8])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:66.16-72.4" *)
  adder_carry _338_ (
    .cin(_149_[9]),
    .cout(_149_[10]),
    .g(1'h0),
    .p(dlyWordsStored_value[9]),
    .sumout(MUX_dlyWordsStored_value__write_1__VAL_2[9])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/Benchmarking_QoR_testcases/mkDelayWorker32B/results_dir/.././rtl/mkDelayWorker32B.v:2250.7-2252.89|/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v:54.19-60.8" *)
  adder_carry _339_ (
    .cout(_149_[0]),
    .g(1'h0),
    .p(1'h0)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:810.12-843.3" *)
  RS_TDP36K #(
    .INIT_i(36864'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .MODE_BITS(81'h0db605005006db0280500)
  ) \ars2.fifo_1.ram1.ram.0.0  (
    .ADDR_A1(15'h0000),
    .ADDR_A2(14'h0000),
    .ADDR_B1(15'h0000),
    .ADDR_B2(14'h0000),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1(2'h0),
    .BE_B2(2'h0),
    .CLK_A1(wciS0_Clk),
    .CLK_A2(wciS0_Clk),
    .CLK_B1(wciS0_Clk),
    .CLK_B2(wciS0_Clk),
    .FLUSH1(1'h0),
    .FLUSH2(1'h0),
    .RDATA_A1({ _088_, _110_, _087_, _086_, _085_, _084_, _083_, _082_, _081_, _111_, _109_, _108_, _107_, _106_, _105_, _102_, _091_, _080_ }),
    .RDATA_A2({ _152_[35], _098_, _152_[34:32], _104_, _103_, _101_, _100_, _099_, _097_, _096_, _095_, _094_, _093_, _092_, _090_, _089_ }),
    .RDATA_B1(_155_[17:0]),
    .RDATA_B2(_155_[35:18]),
    .REN_A1(1'h1),
    .REN_A2(1'h1),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .WDATA_A1(18'h3ffff),
    .WDATA_A2(18'h3ffff),
    .WDATA_B1(18'h00000),
    .WDATA_B2(18'bx0xxx0000000000000),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(1'h0),
    .WEN_B2(1'h0)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][0]_121766  (
    .C(wciS0_Clk),
    .D(wciS0_MData[0]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][10]_121767  (
    .C(wciS0_Clk),
    .D(wciS0_MData[10]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][11]_121768  (
    .C(wciS0_Clk),
    .D(wciS0_MData[11]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][12]_121769  (
    .C(wciS0_Clk),
    .D(wciS0_MData[12]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][13]_121770  (
    .C(wciS0_Clk),
    .D(wciS0_MData[13]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][14]_121771  (
    .C(wciS0_Clk),
    .D(wciS0_MData[14]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][15]_121772  (
    .C(wciS0_Clk),
    .D(wciS0_MData[15]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][16]_121773  (
    .C(wciS0_Clk),
    .D(wciS0_MData[16]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][17]_121774  (
    .C(wciS0_Clk),
    .D(wciS0_MData[17]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][18]_121775  (
    .C(wciS0_Clk),
    .D(wciS0_MData[18]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][19]_121776  (
    .C(wciS0_Clk),
    .D(wciS0_MData[19]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][1]_121777  (
    .C(wciS0_Clk),
    .D(wciS0_MData[1]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][20]_121778  (
    .C(wciS0_Clk),
    .D(wciS0_MData[20]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][21]_121779  (
    .C(wciS0_Clk),
    .D(wciS0_MData[21]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][22]_121780  (
    .C(wciS0_Clk),
    .D(wciS0_MData[22]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][23]_121781  (
    .C(wciS0_Clk),
    .D(wciS0_MData[23]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][24]_121782  (
    .C(wciS0_Clk),
    .D(wciS0_MData[24]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][25]_121783  (
    .C(wciS0_Clk),
    .D(wciS0_MData[25]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][26]_121784  (
    .C(wciS0_Clk),
    .D(wciS0_MData[26]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][27]_121785  (
    .C(wciS0_Clk),
    .D(wciS0_MData[27]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][28]_121786  (
    .C(wciS0_Clk),
    .D(wciS0_MData[28]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][29]_121787  (
    .C(wciS0_Clk),
    .D(wciS0_MData[29]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][2]_121788  (
    .C(wciS0_Clk),
    .D(wciS0_MData[2]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][30]_121789  (
    .C(wciS0_Clk),
    .D(wciS0_MData[30]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][31]_121790  (
    .C(wciS0_Clk),
    .D(wciS0_MData[31]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][32]_121791  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[0]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [32]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][33]_121792  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[1]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [33]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][34]_121793  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[2]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [34]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][35]_121794  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[3]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [35]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][36]_121795  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[4]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [36]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][37]_121796  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[5]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [37]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][38]_121797  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[6]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [38]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][39]_121798  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[7]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [39]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][3]_121799  (
    .C(wciS0_Clk),
    .D(wciS0_MData[3]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][40]_121800  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[8]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [40]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][41]_121801  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[9]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [41]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][42]_121802  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[10]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [42]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][43]_121803  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[11]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [43]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][44]_121804  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[12]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [44]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][45]_121805  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[13]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [45]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][46]_121806  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[14]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [46]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][47]_121807  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[15]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [47]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][48]_121808  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[16]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [48]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][49]_121809  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[17]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [49]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][4]_121810  (
    .C(wciS0_Clk),
    .D(wciS0_MData[4]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][50]_121811  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[18]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [50]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][51]_121812  (
    .C(wciS0_Clk),
    .D(wciS0_MAddr[19]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [51]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][56]_121813  (
    .C(wciS0_Clk),
    .D(wciS0_MAddrSpace),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [56]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][5]_121814  (
    .C(wciS0_Clk),
    .D(wciS0_MData[5]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][6]_121815  (
    .C(wciS0_Clk),
    .D(wciS0_MData[6]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][7]_121816  (
    .C(wciS0_Clk),
    .D(wciS0_MData[7]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][8]_121817  (
    .C(wciS0_Clk),
    .D(wciS0_MData[8]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \mkDelayWorker32B:sizefifo1.fifo_1.ram1.ram[0][9]_121765  (
    .C(wciS0_Clk),
    .D(wciS0_MData[9]),
    .E(_148_),
    .Q(\sizefifo1.fifo_1.ram1.ram[0] [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:810.12-843.3" *)
  RS_TDP36K #(
    .INIT_i(36864'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .MODE_BITS(81'h0db605005006db0280500)
  ) \sizefifo2.fifo_1.ram1.ram.0.1  (
    .ADDR_A1(15'h0000),
    .ADDR_A2(14'h0000),
    .ADDR_B1(15'h0000),
    .ADDR_B2(14'h0000),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1(2'h0),
    .BE_B2(2'h0),
    .CLK_A1(wciS0_Clk),
    .CLK_A2(wciS0_Clk),
    .CLK_B1(wciS0_Clk),
    .CLK_B2(wciS0_Clk),
    .FLUSH1(1'h0),
    .FLUSH2(1'h0),
    .RDATA_A1({ \dpram2.data1 [13], \dpram2.data1 [4], \dpram2.data1 [12:5], \dpram2.data1 [3:0], \sizefifo2.D_OUT [39:36] }),
    .RDATA_A2({ \dpram2.data1 [31], \dpram2.data1 [22], \dpram2.data1 [30:23], \dpram2.data1 [21:14] }),
    .RDATA_B1(_154_[17:0]),
    .RDATA_B2(_154_[35:18]),
    .REN_A1(1'h1),
    .REN_A2(1'h1),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .WDATA_A1(18'h3ffff),
    .WDATA_A2(18'h3ffff),
    .WDATA_B1({ wsiS1_MData[13], wsiS1_MData[4], wsiS1_MData[12:5], wsiS1_MData[3:0], wsiS1_MByteEn[31:28] }),
    .WDATA_B2({ wsiS1_MData[31], wsiS1_MData[22], wsiS1_MData[30:23], wsiS1_MData[21:14] }),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(1'h0),
    .WEN_B2(1'h0)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new.v:810.12-843.3" *)
  RS_TDP36K #(
    .INIT_i(36864'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .MODE_BITS(81'h0db605005006db0280500)
  ) \sizefifo2.fifo_1.ram1.ram.0.2  (
    .ADDR_A1(15'h0000),
    .ADDR_A2(14'h0000),
    .ADDR_B1(15'h0000),
    .ADDR_B2(14'h0000),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1(2'h0),
    .BE_B2(2'h0),
    .CLK_A1(wciS0_Clk),
    .CLK_A2(wciS0_Clk),
    .CLK_B1(wciS0_Clk),
    .CLK_B2(wciS0_Clk),
    .FLUSH1(1'h0),
    .FLUSH2(1'h0),
    .RDATA_A1({ \dpram2.data1 [49], \dpram2.data1 [40], \dpram2.data1 [48:41], \dpram2.data1 [39:32] }),
    .RDATA_A2({ \dpram2.data1 [67], \dpram2.data1 [58], \dpram2.data1 [66:59], \dpram2.data1 [57:50] }),
    .RDATA_B1(_153_[17:0]),
    .RDATA_B2(_153_[35:18]),
    .REN_A1(1'h1),
    .REN_A2(1'h1),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .WDATA_A1(18'h3ffff),
    .WDATA_A2(18'h3ffff),
    .WDATA_B1({ wsiS1_MData[49], wsiS1_MData[40], wsiS1_MData[48:41], wsiS1_MData[39:32] }),
    .WDATA_B2({ wsiS1_MData[67], wsiS1_MData[58], wsiS1_MData[66:59], wsiS1_MData[57:50] }),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(1'h0),
    .WEN_B2(1'h0)
  );
  assign wci_illegalEdge = 1'h0;
  assign opcode = { 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0 };
  assign preciseBurst = 1'h0;
  assign mesgRdCount = 32'h00000000;
  assign prevent_hanging_nodes = 1'h0;
  assign mesgReqValid = 1'h0;
  assign dlyHoldoffBytes = 32'h00000000;
  assign \sizefifo1.fifo_1.ram1.ram[0] [55:52] = 4'hx;
  assign \sizefifo1.fifo_1.ram1.ram[1]  = 60'h0x0000000000000;
  assign \sizefifo1.fifo_1.ram1.ram[2]  = 60'h0x0000000000000;
  assign wci_reqF_countReg[1] = wciS0_SThreadBusy;
  assign \sizefifo1.fifo_1.ram1.ram[3]  = 60'h0x0000000000000;
  assign \sizefifo1.fifo_1.ram1.ram[4]  = 60'h0x0000000000000;
  assign wci_respF_c_r = 2'h0;
  assign wci_respF_q_0 = { 2'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0 };
  assign wci_respF_q_1 = 34'h0aaaaaaaa;
  assign \sizefifo1.fifo_1.ram1.ram[5]  = 60'h0x0000000000000;
  assign \sizefifo1.fifo_1.ram1.ram[6]  = 60'h0x0000000000000;
  assign \sizefifo1.fifo_1.ram1.ram[7]  = 60'h0x0000000000000;
  assign emulate_read_first_new_data_4967[255:54] = 202'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
  assign emulate_read_first_new_en_4918 = 1'h0;
  assign \sizefifo1.fifo_1.rp  = 3'h0;
  assign rdSerPos = 2'h0;
  assign emulate_read_first_new_en_4969 = 1'h0;
  assign endOfMessage = 1'h0;
  assign blockDelayWrite = 1'h0;
  assign dlyReadCredit_value = 8'h00;
  assign dlyHoldoffCycles = 32'h00000000;
  assign \sizefifo2.D_OUT [295:40] = \dpram2.data1 ;
  assign dlyWAG = 20'h00000;
  assign impreciseBurst = 1'h0;
  assign mesgWF_rCache = { 2'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 225'h0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0 };
  assign mesgLength = { 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0 };
  assign mesgLengthSoFar = 14'bxxxxx000000000;
  assign rdSerUnroll = 16'h0000;
  assign mesgWF_rRdPtr = 11'h000;
  assign rdSyncWord = 1'h0;
  assign { rdat__h21847[20:17], rdat__h21847[15], rdat__h21847[13:7], rdat__h21847[5:3], rdat__h21847[1:0] } = { 5'h00, rdat__h21847[21], 2'h0, rdat__h21847[21], 3'h0, rdat__h21847[21], 4'h0 };
  assign mesgWF_rWrPtr = 11'h000;
  assign wmemiM_MAddr = { \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0 };
  assign wmemiM_MBurstLength = { \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0 };
  assign wmemiM_MCmd = 3'h0;
  assign wmemiM_MData = { \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0 };
  assign wmemiM_MDataByteEn = 16'haaaa;
  assign wmemiM_MDataLast = 1'h0;
  assign wmemiM_MDataValid = 1'h0;
  assign wmemiM_MReqLast = 1'h0;
  assign wmemiM_MReset_n = 1'h0;
  assign wmemiRdReq = 32'h00000000;
  assign \sizefifo2.fifo_1.empty_r  = 1'h0;
  assign \sizefifo2.fifo_1.full_r  = 1'h0;
  assign \sizefifo2.fifo_1.gb2  = 1'h0;
  assign wmemiWrReq = 32'h00000000;
  assign cyclesPassed = 32'h00000000;
  assign \ars2.fifo_1.wp  = 4'h0;
  assign \dpram1.addr1  = 10'h000;
  assign mesgWtCount = 32'h00000000;
  assign \ars2.fifo_1.rp  = 4'h0;
  assign readyToPush = 1'h0;
  assign \ars3.fifo_1.gb2  = 1'h0;
  assign wmemi_dhF_c_r = 2'h0;
  assign \ars3.fifo_1.wp  = 4'h0;
  assign wmemi_dhF_q_0 = { 2'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 17'h0aaaa };
  assign \sizefifo2.fifo_1.rp  = 3'h0;
  assign wmemi_dhF_q_1 = { 2'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 17'h0aaaa };
  assign \ars3.fifo_1.empty_r  = \ars2.fifo_1.empty_r ;
  assign \sizefifo2.fifo_1.wp  = 3'h0;
  assign dlyRAG = 20'h00000;
  assign unrollCnt = 16'h0000;
  assign dlyCtrl = 32'h00000000;
  assign wmemi_operateD = 1'h0;
  assign wciS0_SData = { \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0 };
  assign wciS0_SFlag = 2'h2;
  assign wmemi_reqF_c_r = 2'h0;
  assign wmemi_reqF_q_0 = { 4'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0 };
  assign wciS0_SResp = 2'h0;
  assign wmemi_reqF_q_1 = { 4'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0 };
  assign mesgRF_rCache = { 2'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 33'h0aaaaaaaa };
  assign \ars3.fifo_1.rp  = 4'h0;
  assign bytesWritten = 32'h00000000;
  assign mesgRF_rRdPtr = 11'h000;
  assign mesgRF_rWrPtr = 11'h000;
  assign emulate_read_first_new_addr_4917 = 10'h000;
  assign NOT_wsiS_reqFifo_countReg_96_ULE_1_97___d698 = 1'h0;
  assign \ars2.fifo_1.gb2  = 1'h0;
  assign \sizefifo1.fifo_1.empty_r  = 1'h0;
  assign emulate_read_first_new_addr_4968 = 10'h000;
  assign wci_cState = 2'h0;
  assign wci_cState__D_IN = 2'h0;
  assign wci_ctlAckReg = 1'h0;
  assign wci_ctlOpActive = 1'h0;
  assign wrtDutyCount = 3'h0;
  assign CAN_FIRE_RL_cycles_passed_count = 1'h0;
  assign _152_[31:0] = { _104_, _103_, _101_, _100_, _099_, _098_, _097_, _096_, _095_, _094_, _093_, _092_, _090_, _089_, _088_, _087_, _086_, _085_, _084_, _083_, _082_, _081_, _111_, _110_, _109_, _108_, _107_, _106_, _105_, _102_, _091_, _080_ };
  assign wrtSerPos = 2'h0;
  assign wrtSerStage = 32'h00000000;
  assign wrtSerStage_1 = 32'h00000000;
  assign wrtSerStage_2 = 32'h00000000;
  assign wrtSerUnroll = 16'h0000;
  assign wsiM1_MBurstLength = 12'h000;
  assign wsiM1_MBurstPrecise = 1'h0;
  assign wsiM1_MByteEn = { \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0 };
  assign wsiM1_MCmd = 3'h0;
  assign wsiM1_MData = { \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0 };
  assign wsiM1_MReqInfo = 8'h00;
  assign wsiM1_MReqLast = 1'h0;
  assign wsiM1_MReset_n = 1'h0;
  assign wsiM_burstKind = 2'h0;
  assign wsiM_iMesgCount = 32'h00000000;
  assign wsiM_pMesgCount = 32'h00000000;
  assign wsiM_reqFifo_c_r = 2'h0;
  assign wsiM_reqFifo_q_0 = { 17'h00000, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 9'h000 };
  assign wsiM_reqFifo_q_1 = { 17'h00000, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 1'h0, \ars2.fifo_1.empty_r , 9'h000 };
  assign wsiM_tBusyCount = 32'h00000000;
  assign wsiM_trafficSticky = 1'h0;
  assign wsiS1_SReset_n = 1'h0;
  assign wsiS1_SThreadBusy = 1'h1;
  assign wsiS_burstKind = 2'h0;
  assign wsiS_errorSticky = 1'h0;
  assign wsiS_iMesgCount = 32'h00000000;
  assign wsiS_pMesgCount = 32'h00000000;
  assign wsiS_reqFifo_countReg = 2'h0;
  assign wsiS_tBusyCount = 32'h00000000;
  assign wsiS_trafficSticky = 1'h0;
  assign wsiWordsRemain = 12'h000;
  assign x1_opcode__h17253 = 8'h00;
  assign x__h17298 = 14'h0000;
  assign _078_ = 3'h0;
endmodule
