

================================================================
== Vivado HLS Report for 'convert_fp_to_8b770'
================================================================
* Date:           Wed Mar 18 11:33:51 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 23.040 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57623|    57623| 2.881 ms | 2.881 ms |  57623|  57623|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- convert_fp_to_8b_label1  |    57600|    57600|         2|          1|          1|  57600|    yes   |
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 25 24 
24 --> 23 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.91>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sub_ln703_cast_loc_c_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %sub_ln703_cast_loc_c)" [./wd_stage_1.h:101]   --->   Operation 26 'read' 'sub_ln703_cast_loc_c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [22/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 27 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 28 [21/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 28 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.91>
ST_3 : Operation 29 [20/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 29 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.91>
ST_4 : Operation 30 [19/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 30 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.91>
ST_5 : Operation 31 [18/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 31 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.91>
ST_6 : Operation 32 [17/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 32 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.91>
ST_7 : Operation 33 [16/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 33 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.91>
ST_8 : Operation 34 [15/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 34 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.91>
ST_9 : Operation 35 [14/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 35 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.91>
ST_10 : Operation 36 [13/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 36 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.91>
ST_11 : Operation 37 [12/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 37 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.91>
ST_12 : Operation 38 [11/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 38 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.91>
ST_13 : Operation 39 [10/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 39 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.91>
ST_14 : Operation 40 [9/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 40 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.91>
ST_15 : Operation 41 [8/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 41 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.91>
ST_16 : Operation 42 [7/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 42 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.91>
ST_17 : Operation 43 [6/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 43 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.91>
ST_18 : Operation 44 [5/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 44 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.91>
ST_19 : Operation 45 [4/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 45 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.91>
ST_20 : Operation 46 [3/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 46 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.91>
ST_21 : Operation 47 [2/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 47 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.91>
ST_22 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %veg_temp_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i28* %min_value_V_c17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 51 [1/1] (3.63ns)   --->   "%min_value_V_c17_read = call i28 @_ssdm_op_Read.ap_fifo.i28P(i28* %min_value_V_c17)" [./wd_stage_1.h:55->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 51 'read' 'min_value_V_c17_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 28> <Depth = 1> <FIFO>
ST_22 : Operation 52 [1/22] (3.91ns)   --->   "%sdiv_ln1148 = sdiv i24 65280, %sub_ln703_cast_loc_c_1" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 52 'sdiv' 'sdiv_ln1148' <Predicate = true> <Delay = 3.91> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 24> <Delay = 3.91> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 53 [1/1] (0.00ns)   --->   "%scalar_V = shl i24 %sdiv_ln1148, 8" [./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 53 'shl' 'scalar_V' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i24 %scalar_V to i65" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 54 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i28 %min_value_V_c17_read to i42" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 55 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 56 [1/1] (1.76ns)   --->   "br label %0" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 22> <Delay = 2.42>
ST_23 : Operation 57 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i16 [ 0, %entry ], [ %i, %convert_fp_to_8b_label1 ]"   --->   Operation 57 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 58 [1/1] (2.42ns)   --->   "%icmp_ln59 = icmp eq i16 %i_0_i_i_i, -7936" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 58 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 57600, i64 57600, i64 57600)"   --->   Operation 59 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 60 [1/1] (2.07ns)   --->   "%i = add i16 %i_0_i_i_i, 1" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 60 'add' 'i' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %convert_fp_to_8b770.exit, label %convert_fp_to_8b_label1" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 23.0>
ST_24 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str6) nounwind" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 62 'specloopname' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str6)" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 63 'specregionbegin' 'tmp_i_i_i' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 64 'specpipeline' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 65 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %veg_temp_data_V)" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 65 'read' 'tmp_V' <Predicate = (!icmp_ln59)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 28> <Depth = 1> <FIFO>
ST_24 : Operation 66 [1/1] (0.00ns)   --->   "%p_Val2_36 = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %tmp_V, i8 0)" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 66 'bitconcatenate' 'p_Val2_36' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i40 %p_Val2_36 to i42" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 67 'zext' 'zext_ln703' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 68 [1/1] (2.87ns)   --->   "%ret_V = sub i42 %zext_ln703, %sext_ln703" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 68 'sub' 'ret_V' <Predicate = (!icmp_ln59)> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i42 %ret_V to i65" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 69 'sext' 'sext_ln1116' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 70 [1/1] (9.21ns)   --->   "%r_V = mul i65 %sext_ln1116, %sext_ln59" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 70 'mul' 'r_V' <Predicate = (!icmp_ln59)> <Delay = 9.21> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 9.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %r_V, i32 64)" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 71 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i65 %r_V to i16" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 72 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 73 [1/1] (2.42ns)   --->   "%icmp_ln851 = icmp eq i16 %trunc_ln851, 0" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 73 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln59)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln23_i = call i8 @_ssdm_op_PartSelect.i8.i65.i32.i32(i65 %r_V, i32 16, i32 23)" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 74 'partselect' 'trunc_ln23_i' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 75 [1/1] (1.91ns)   --->   "%add_ln851 = add i8 1, %trunc_ln23_i" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 75 'add' 'add_ln851' <Predicate = (!icmp_ln59)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln850)   --->   "%select_ln851 = select i1 %icmp_ln851, i8 %trunc_ln23_i, i8 %add_ln851" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 76 'select' 'select_ln851' <Predicate = (!icmp_ln59)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 77 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln850 = select i1 %p_Result_s, i8 %select_ln851, i8 %trunc_ln23_i" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 77 'select' 'select_ln850' <Predicate = (!icmp_ln59)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 78 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_V, i8 %select_ln850)" [./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 78 'write' <Predicate = (!icmp_ln59)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 28> <Depth = 1> <FIFO>
ST_24 : Operation 79 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str6, i32 %tmp_i_i_i)" [./wd_stage_1.h:61->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 79 'specregionend' 'empty' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_24 : Operation 80 [1/1] (0.00ns)   --->   "br label %0" [./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101]   --->   Operation 80 'br' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 25 <SV = 23> <Delay = 0.00>
ST_25 : Operation 81 [1/1] (0.00ns)   --->   "ret void" [./wd_stage_1.h:101]   --->   Operation 81 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 3.91ns
The critical path consists of the following:
	wire read on port 'sub_ln703_cast_loc_c' (./wd_stage_1.h:101) [5]  (0 ns)
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 2>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 3>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 4>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 5>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 6>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 7>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 8>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 9>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 10>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 11>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 12>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 13>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 14>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 15>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 16>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 17>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 18>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 19>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 20>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 21>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 22>: 3.91ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1148', ./wd_stage_1.h:58->./wd_stage_1.h:101->./wd_stage_1.h:101) [10]  (3.91 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101) [16]  (0 ns)
	'icmp' operation ('icmp_ln59', ./wd_stage_1.h:59->./wd_stage_1.h:101->./wd_stage_1.h:101) [17]  (2.43 ns)

 <State 24>: 23ns
The critical path consists of the following:
	fifo read on port 'veg_temp_data_V' (./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101) [25]  (3.63 ns)
	'sub' operation ('ret.V', ./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101) [28]  (2.88 ns)
	'mul' operation ('r.V', ./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101) [30]  (9.22 ns)
	'icmp' operation ('icmp_ln851', ./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101) [33]  (2.43 ns)
	'select' operation ('select_ln851', ./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101) [36]  (0 ns)
	'select' operation ('val', ./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101) [37]  (1.25 ns)
	fifo write on port 'img_out_data_V' (./wd_stage_1.h:60->./wd_stage_1.h:101->./wd_stage_1.h:101) [38]  (3.63 ns)

 <State 25>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
