Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\signORzeroExtend.v" into library work
Parsing module <signORzeroExtend>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\shift.v" into library work
Parsing module <shift>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\reset_ff.v" into library work
Parsing module <reset_ff>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\RegisterFile.v" into library work
Parsing module <RegisterFile>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\PCplus4.v" into library work
Parsing module <PCplus4>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\MUX3.v" into library work
Parsing module <MUX3>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\MUX.v" into library work
Parsing module <MUX>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Memory2Writeback_d.v" into library work
Parsing module <Memory2Writeback_d>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Memory2Writeback_c.v" into library work
Parsing module <Memory2Writeback_c>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Fetch2Decode.v" into library work
Parsing module <Fetch2Decode>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Execute2Memory_d.v" into library work
Parsing module <Execute2Memory_d>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Execute2Memory_c.v" into library work
Parsing module <Execute2Memory_c>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Decode2Execute_d.v" into library work
Parsing module <Decode2Execute_d>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Decode2Execute_c.v" into library work
Parsing module <Decode2Execute_c>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Control_logic.v" into library work
Parsing module <Control_logic>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\adder.v" into library work
Parsing module <adder>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\HazardUnit.v" into library work
Parsing module <HazardUnit>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\datapath.v" into library work
Parsing module <datapath>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.

Elaborating module <HazardUnit>.

Elaborating module <ControlUnit>.

Elaborating module <Control_logic>.
WARNING:HDLCompiler:1127 - "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\ControlUnit.v" Line 46: Assignment to SgnZero ignored, since the identifier is never used

Elaborating module <Decode2Execute_c>.

Elaborating module <Execute2Memory_c>.

Elaborating module <Memory2Writeback_c>.
WARNING:HDLCompiler:1127 - "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\mips.v" Line 58: Assignment to SgnZeroD ignored, since the identifier is never used
WARNING:HDLCompiler:1016 - "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\datapath.v" Line 100: Port Z is not connected to this instance

Elaborating module <datapath>.

Elaborating module <Fetch2Decode>.

Elaborating module <Decode2Execute_d>.

Elaborating module <Execute2Memory_d>.

Elaborating module <Memory2Writeback_d>.

Elaborating module <reset_ff>.

Elaborating module <PCplus4>.

Elaborating module <shift>.

Elaborating module <adder>.

Elaborating module <MUX(width=32)>.

Elaborating module <RegisterFile>.

Elaborating module <signORzeroExtend>.

Elaborating module <MUX(width=5)>.

Elaborating module <MUX3>.

Elaborating module <ALU>.
WARNING:HDLCompiler:634 - "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\mips.v" Line 33: Net <sign_extend> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\mips.v".
INFO:Xst:3210 - "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\mips.v" line 57: Output port <SgnZeroD> of the instance <c> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <sign_extend> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <HazardUnit>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\HazardUnit.v".
    Found 5-bit comparator equal for signal <RsD[4]_WriteRegM[4]_equal_2_o> created at line 44
    Found 5-bit comparator equal for signal <RtD[4]_WriteRegM[4]_equal_4_o> created at line 45
    Found 5-bit comparator equal for signal <RsE[4]_WriteRegM[4]_equal_6_o> created at line 50
    Found 5-bit comparator equal for signal <RsE[4]_WriteRegW[4]_equal_8_o> created at line 52
    Found 5-bit comparator equal for signal <RtE[4]_WriteRegM[4]_equal_12_o> created at line 58
    Found 5-bit comparator equal for signal <RtE[4]_WriteRegW[4]_equal_14_o> created at line 60
    Found 5-bit comparator equal for signal <RsD[4]_RtD[4]_equal_17_o> created at line 68
    Found 5-bit comparator equal for signal <RtD[4]_RtE[4]_equal_18_o> created at line 68
    Found 5-bit comparator equal for signal <WriteRegE[4]_RsD[4]_equal_19_o> created at line 69
    Found 5-bit comparator equal for signal <WriteRegE[4]_RtD[4]_equal_20_o> created at line 69
    Summary:
	inferred  10 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <HazardUnit> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\ControlUnit.v".
INFO:Xst:3210 - "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\ControlUnit.v" line 44: Output port <SgnZeroD> of the instance <cl> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <SgnZeroD> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ControlUnit> synthesized.

Synthesizing Unit <Control_logic>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Control_logic.v".
    Summary:
	inferred   7 Multiplexer(s).
Unit <Control_logic> synthesized.

Synthesizing Unit <Decode2Execute_c>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Decode2Execute_c.v".
    Found 3-bit register for signal <ALUControlE>.
    Found 1-bit register for signal <MemtoRegE>.
    Found 1-bit register for signal <MemWriteE>.
    Found 1-bit register for signal <ALUSrcE>.
    Found 1-bit register for signal <RegDstE>.
    Found 1-bit register for signal <RegWriteE>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Decode2Execute_c> synthesized.

Synthesizing Unit <Execute2Memory_c>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Execute2Memory_c.v".
    Found 1-bit register for signal <MemtoRegM>.
    Found 1-bit register for signal <MemWriteM>.
    Found 1-bit register for signal <RegWriteM>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Execute2Memory_c> synthesized.

Synthesizing Unit <Memory2Writeback_c>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Memory2Writeback_c.v".
    Found 1-bit register for signal <MemtoRegW>.
    Found 1-bit register for signal <RegWriteW>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Memory2Writeback_c> synthesized.

Synthesizing Unit <datapath>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\datapath.v".
INFO:Xst:3210 - "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\datapath.v" line 100: Output port <Z> of the instance <alu> is unconnected or connected to loadless signal.
    Found 32-bit comparator equal for signal <EqualD> created at line 91
    Summary:
	inferred   1 Comparator(s).
Unit <datapath> synthesized.

Synthesizing Unit <Fetch2Decode>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Fetch2Decode.v".
    Found 32-bit register for signal <PCPlus4D>.
    Found 32-bit register for signal <InstrD>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Fetch2Decode> synthesized.

Synthesizing Unit <Decode2Execute_d>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Decode2Execute_d.v".
    Found 32-bit register for signal <RD2E>.
    Found 32-bit register for signal <SignImmE>.
    Found 32-bit register for signal <RD1E>.
    Found 5-bit register for signal <RsE>.
    Found 5-bit register for signal <RtE>.
    Found 5-bit register for signal <RdE>.
    Summary:
	inferred 111 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <Decode2Execute_d> synthesized.

Synthesizing Unit <Execute2Memory_d>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Execute2Memory_d.v".
    Found 32-bit register for signal <WriteDataM>.
    Found 32-bit register for signal <ALUOutM>.
    Found 5-bit register for signal <WriteRegM>.
    Summary:
	inferred  69 D-type flip-flop(s).
Unit <Execute2Memory_d> synthesized.

Synthesizing Unit <Memory2Writeback_d>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\Memory2Writeback_d.v".
    Found 32-bit register for signal <ALUOutW>.
    Found 32-bit register for signal <ReadDataW>.
    Found 5-bit register for signal <WriteRegW>.
    Summary:
	inferred  69 D-type flip-flop(s).
Unit <Memory2Writeback_d> synthesized.

Synthesizing Unit <reset_ff>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\reset_ff.v".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reset_ff> synthesized.

Synthesizing Unit <PCplus4>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\PCplus4.v".
    Found 32-bit adder for signal <out> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PCplus4> synthesized.

Synthesizing Unit <shift>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\shift.v".
WARNING:Xst:647 - Input <in<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <shift> synthesized.

Synthesizing Unit <adder>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\adder.v".
    Found 32-bit adder for signal <out> created at line 26.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder> synthesized.

Synthesizing Unit <MUX_1>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\MUX.v".
        width = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_1> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\RegisterFile.v".
    Found 1-bit register for signal <RF_data<31><30>>.
    Found 1-bit register for signal <RF_data<31><29>>.
    Found 1-bit register for signal <RF_data<31><28>>.
    Found 1-bit register for signal <RF_data<31><27>>.
    Found 1-bit register for signal <RF_data<31><26>>.
    Found 1-bit register for signal <RF_data<31><25>>.
    Found 1-bit register for signal <RF_data<31><24>>.
    Found 1-bit register for signal <RF_data<31><23>>.
    Found 1-bit register for signal <RF_data<31><22>>.
    Found 1-bit register for signal <RF_data<31><21>>.
    Found 1-bit register for signal <RF_data<31><20>>.
    Found 1-bit register for signal <RF_data<31><19>>.
    Found 1-bit register for signal <RF_data<31><18>>.
    Found 1-bit register for signal <RF_data<31><17>>.
    Found 1-bit register for signal <RF_data<31><16>>.
    Found 1-bit register for signal <RF_data<31><15>>.
    Found 1-bit register for signal <RF_data<31><14>>.
    Found 1-bit register for signal <RF_data<31><13>>.
    Found 1-bit register for signal <RF_data<31><12>>.
    Found 1-bit register for signal <RF_data<31><11>>.
    Found 1-bit register for signal <RF_data<31><10>>.
    Found 1-bit register for signal <RF_data<31><9>>.
    Found 1-bit register for signal <RF_data<31><8>>.
    Found 1-bit register for signal <RF_data<31><7>>.
    Found 1-bit register for signal <RF_data<31><6>>.
    Found 1-bit register for signal <RF_data<31><5>>.
    Found 1-bit register for signal <RF_data<31><4>>.
    Found 1-bit register for signal <RF_data<31><3>>.
    Found 1-bit register for signal <RF_data<31><2>>.
    Found 1-bit register for signal <RF_data<31><1>>.
    Found 1-bit register for signal <RF_data<31><0>>.
    Found 1-bit register for signal <RF_data<30><31>>.
    Found 1-bit register for signal <RF_data<30><30>>.
    Found 1-bit register for signal <RF_data<30><29>>.
    Found 1-bit register for signal <RF_data<30><28>>.
    Found 1-bit register for signal <RF_data<30><27>>.
    Found 1-bit register for signal <RF_data<30><26>>.
    Found 1-bit register for signal <RF_data<30><25>>.
    Found 1-bit register for signal <RF_data<30><24>>.
    Found 1-bit register for signal <RF_data<30><23>>.
    Found 1-bit register for signal <RF_data<30><22>>.
    Found 1-bit register for signal <RF_data<30><21>>.
    Found 1-bit register for signal <RF_data<30><20>>.
    Found 1-bit register for signal <RF_data<30><19>>.
    Found 1-bit register for signal <RF_data<30><18>>.
    Found 1-bit register for signal <RF_data<30><17>>.
    Found 1-bit register for signal <RF_data<30><16>>.
    Found 1-bit register for signal <RF_data<30><15>>.
    Found 1-bit register for signal <RF_data<30><14>>.
    Found 1-bit register for signal <RF_data<30><13>>.
    Found 1-bit register for signal <RF_data<30><12>>.
    Found 1-bit register for signal <RF_data<30><11>>.
    Found 1-bit register for signal <RF_data<30><10>>.
    Found 1-bit register for signal <RF_data<30><9>>.
    Found 1-bit register for signal <RF_data<30><8>>.
    Found 1-bit register for signal <RF_data<30><7>>.
    Found 1-bit register for signal <RF_data<30><6>>.
    Found 1-bit register for signal <RF_data<30><5>>.
    Found 1-bit register for signal <RF_data<30><4>>.
    Found 1-bit register for signal <RF_data<30><3>>.
    Found 1-bit register for signal <RF_data<30><2>>.
    Found 1-bit register for signal <RF_data<30><1>>.
    Found 1-bit register for signal <RF_data<30><0>>.
    Found 1-bit register for signal <RF_data<29><31>>.
    Found 1-bit register for signal <RF_data<29><30>>.
    Found 1-bit register for signal <RF_data<29><29>>.
    Found 1-bit register for signal <RF_data<29><28>>.
    Found 1-bit register for signal <RF_data<29><27>>.
    Found 1-bit register for signal <RF_data<29><26>>.
    Found 1-bit register for signal <RF_data<29><25>>.
    Found 1-bit register for signal <RF_data<29><24>>.
    Found 1-bit register for signal <RF_data<29><23>>.
    Found 1-bit register for signal <RF_data<29><22>>.
    Found 1-bit register for signal <RF_data<29><21>>.
    Found 1-bit register for signal <RF_data<29><20>>.
    Found 1-bit register for signal <RF_data<29><19>>.
    Found 1-bit register for signal <RF_data<29><18>>.
    Found 1-bit register for signal <RF_data<29><17>>.
    Found 1-bit register for signal <RF_data<29><16>>.
    Found 1-bit register for signal <RF_data<29><15>>.
    Found 1-bit register for signal <RF_data<29><14>>.
    Found 1-bit register for signal <RF_data<29><13>>.
    Found 1-bit register for signal <RF_data<29><12>>.
    Found 1-bit register for signal <RF_data<29><11>>.
    Found 1-bit register for signal <RF_data<29><10>>.
    Found 1-bit register for signal <RF_data<29><9>>.
    Found 1-bit register for signal <RF_data<29><8>>.
    Found 1-bit register for signal <RF_data<29><7>>.
    Found 1-bit register for signal <RF_data<29><6>>.
    Found 1-bit register for signal <RF_data<29><5>>.
    Found 1-bit register for signal <RF_data<29><4>>.
    Found 1-bit register for signal <RF_data<29><3>>.
    Found 1-bit register for signal <RF_data<29><2>>.
    Found 1-bit register for signal <RF_data<29><1>>.
    Found 1-bit register for signal <RF_data<29><0>>.
    Found 1-bit register for signal <RF_data<28><31>>.
    Found 1-bit register for signal <RF_data<28><30>>.
    Found 1-bit register for signal <RF_data<28><29>>.
    Found 1-bit register for signal <RF_data<28><28>>.
    Found 1-bit register for signal <RF_data<28><27>>.
    Found 1-bit register for signal <RF_data<28><26>>.
    Found 1-bit register for signal <RF_data<28><25>>.
    Found 1-bit register for signal <RF_data<28><24>>.
    Found 1-bit register for signal <RF_data<28><23>>.
    Found 1-bit register for signal <RF_data<28><22>>.
    Found 1-bit register for signal <RF_data<28><21>>.
    Found 1-bit register for signal <RF_data<28><20>>.
    Found 1-bit register for signal <RF_data<28><19>>.
    Found 1-bit register for signal <RF_data<28><18>>.
    Found 1-bit register for signal <RF_data<28><17>>.
    Found 1-bit register for signal <RF_data<28><16>>.
    Found 1-bit register for signal <RF_data<28><15>>.
    Found 1-bit register for signal <RF_data<28><14>>.
    Found 1-bit register for signal <RF_data<28><13>>.
    Found 1-bit register for signal <RF_data<28><12>>.
    Found 1-bit register for signal <RF_data<28><11>>.
    Found 1-bit register for signal <RF_data<28><10>>.
    Found 1-bit register for signal <RF_data<28><9>>.
    Found 1-bit register for signal <RF_data<28><8>>.
    Found 1-bit register for signal <RF_data<28><7>>.
    Found 1-bit register for signal <RF_data<28><6>>.
    Found 1-bit register for signal <RF_data<28><5>>.
    Found 1-bit register for signal <RF_data<28><4>>.
    Found 1-bit register for signal <RF_data<28><3>>.
    Found 1-bit register for signal <RF_data<28><2>>.
    Found 1-bit register for signal <RF_data<28><1>>.
    Found 1-bit register for signal <RF_data<28><0>>.
    Found 1-bit register for signal <RF_data<27><31>>.
    Found 1-bit register for signal <RF_data<27><30>>.
    Found 1-bit register for signal <RF_data<27><29>>.
    Found 1-bit register for signal <RF_data<27><28>>.
    Found 1-bit register for signal <RF_data<27><27>>.
    Found 1-bit register for signal <RF_data<27><26>>.
    Found 1-bit register for signal <RF_data<27><25>>.
    Found 1-bit register for signal <RF_data<27><24>>.
    Found 1-bit register for signal <RF_data<27><23>>.
    Found 1-bit register for signal <RF_data<27><22>>.
    Found 1-bit register for signal <RF_data<27><21>>.
    Found 1-bit register for signal <RF_data<27><20>>.
    Found 1-bit register for signal <RF_data<27><19>>.
    Found 1-bit register for signal <RF_data<27><18>>.
    Found 1-bit register for signal <RF_data<27><17>>.
    Found 1-bit register for signal <RF_data<27><16>>.
    Found 1-bit register for signal <RF_data<27><15>>.
    Found 1-bit register for signal <RF_data<27><14>>.
    Found 1-bit register for signal <RF_data<27><13>>.
    Found 1-bit register for signal <RF_data<27><12>>.
    Found 1-bit register for signal <RF_data<27><11>>.
    Found 1-bit register for signal <RF_data<27><10>>.
    Found 1-bit register for signal <RF_data<27><9>>.
    Found 1-bit register for signal <RF_data<27><8>>.
    Found 1-bit register for signal <RF_data<27><7>>.
    Found 1-bit register for signal <RF_data<27><6>>.
    Found 1-bit register for signal <RF_data<27><5>>.
    Found 1-bit register for signal <RF_data<27><4>>.
    Found 1-bit register for signal <RF_data<27><3>>.
    Found 1-bit register for signal <RF_data<27><2>>.
    Found 1-bit register for signal <RF_data<27><1>>.
    Found 1-bit register for signal <RF_data<27><0>>.
    Found 1-bit register for signal <RF_data<26><31>>.
    Found 1-bit register for signal <RF_data<26><30>>.
    Found 1-bit register for signal <RF_data<26><29>>.
    Found 1-bit register for signal <RF_data<26><28>>.
    Found 1-bit register for signal <RF_data<26><27>>.
    Found 1-bit register for signal <RF_data<26><26>>.
    Found 1-bit register for signal <RF_data<26><25>>.
    Found 1-bit register for signal <RF_data<26><24>>.
    Found 1-bit register for signal <RF_data<26><23>>.
    Found 1-bit register for signal <RF_data<26><22>>.
    Found 1-bit register for signal <RF_data<26><21>>.
    Found 1-bit register for signal <RF_data<26><20>>.
    Found 1-bit register for signal <RF_data<26><19>>.
    Found 1-bit register for signal <RF_data<26><18>>.
    Found 1-bit register for signal <RF_data<26><17>>.
    Found 1-bit register for signal <RF_data<26><16>>.
    Found 1-bit register for signal <RF_data<26><15>>.
    Found 1-bit register for signal <RF_data<26><14>>.
    Found 1-bit register for signal <RF_data<26><13>>.
    Found 1-bit register for signal <RF_data<26><12>>.
    Found 1-bit register for signal <RF_data<26><11>>.
    Found 1-bit register for signal <RF_data<26><10>>.
    Found 1-bit register for signal <RF_data<26><9>>.
    Found 1-bit register for signal <RF_data<26><8>>.
    Found 1-bit register for signal <RF_data<26><7>>.
    Found 1-bit register for signal <RF_data<26><6>>.
    Found 1-bit register for signal <RF_data<26><5>>.
    Found 1-bit register for signal <RF_data<26><4>>.
    Found 1-bit register for signal <RF_data<26><3>>.
    Found 1-bit register for signal <RF_data<26><2>>.
    Found 1-bit register for signal <RF_data<26><1>>.
    Found 1-bit register for signal <RF_data<26><0>>.
    Found 1-bit register for signal <RF_data<25><31>>.
    Found 1-bit register for signal <RF_data<25><30>>.
    Found 1-bit register for signal <RF_data<25><29>>.
    Found 1-bit register for signal <RF_data<25><28>>.
    Found 1-bit register for signal <RF_data<25><27>>.
    Found 1-bit register for signal <RF_data<25><26>>.
    Found 1-bit register for signal <RF_data<25><25>>.
    Found 1-bit register for signal <RF_data<25><24>>.
    Found 1-bit register for signal <RF_data<25><23>>.
    Found 1-bit register for signal <RF_data<25><22>>.
    Found 1-bit register for signal <RF_data<25><21>>.
    Found 1-bit register for signal <RF_data<25><20>>.
    Found 1-bit register for signal <RF_data<25><19>>.
    Found 1-bit register for signal <RF_data<25><18>>.
    Found 1-bit register for signal <RF_data<25><17>>.
    Found 1-bit register for signal <RF_data<25><16>>.
    Found 1-bit register for signal <RF_data<25><15>>.
    Found 1-bit register for signal <RF_data<25><14>>.
    Found 1-bit register for signal <RF_data<25><13>>.
    Found 1-bit register for signal <RF_data<25><12>>.
    Found 1-bit register for signal <RF_data<25><11>>.
    Found 1-bit register for signal <RF_data<25><10>>.
    Found 1-bit register for signal <RF_data<25><9>>.
    Found 1-bit register for signal <RF_data<25><8>>.
    Found 1-bit register for signal <RF_data<25><7>>.
    Found 1-bit register for signal <RF_data<25><6>>.
    Found 1-bit register for signal <RF_data<25><5>>.
    Found 1-bit register for signal <RF_data<25><4>>.
    Found 1-bit register for signal <RF_data<25><3>>.
    Found 1-bit register for signal <RF_data<25><2>>.
    Found 1-bit register for signal <RF_data<25><1>>.
    Found 1-bit register for signal <RF_data<25><0>>.
    Found 1-bit register for signal <RF_data<24><31>>.
    Found 1-bit register for signal <RF_data<24><30>>.
    Found 1-bit register for signal <RF_data<24><29>>.
    Found 1-bit register for signal <RF_data<24><28>>.
    Found 1-bit register for signal <RF_data<24><27>>.
    Found 1-bit register for signal <RF_data<24><26>>.
    Found 1-bit register for signal <RF_data<24><25>>.
    Found 1-bit register for signal <RF_data<24><24>>.
    Found 1-bit register for signal <RF_data<24><23>>.
    Found 1-bit register for signal <RF_data<24><22>>.
    Found 1-bit register for signal <RF_data<24><21>>.
    Found 1-bit register for signal <RF_data<24><20>>.
    Found 1-bit register for signal <RF_data<24><19>>.
    Found 1-bit register for signal <RF_data<24><18>>.
    Found 1-bit register for signal <RF_data<24><17>>.
    Found 1-bit register for signal <RF_data<24><16>>.
    Found 1-bit register for signal <RF_data<24><15>>.
    Found 1-bit register for signal <RF_data<24><14>>.
    Found 1-bit register for signal <RF_data<24><13>>.
    Found 1-bit register for signal <RF_data<24><12>>.
    Found 1-bit register for signal <RF_data<24><11>>.
    Found 1-bit register for signal <RF_data<24><10>>.
    Found 1-bit register for signal <RF_data<24><9>>.
    Found 1-bit register for signal <RF_data<24><8>>.
    Found 1-bit register for signal <RF_data<24><7>>.
    Found 1-bit register for signal <RF_data<24><6>>.
    Found 1-bit register for signal <RF_data<24><5>>.
    Found 1-bit register for signal <RF_data<24><4>>.
    Found 1-bit register for signal <RF_data<24><3>>.
    Found 1-bit register for signal <RF_data<24><2>>.
    Found 1-bit register for signal <RF_data<24><1>>.
    Found 1-bit register for signal <RF_data<24><0>>.
    Found 1-bit register for signal <RF_data<23><31>>.
    Found 1-bit register for signal <RF_data<23><30>>.
    Found 1-bit register for signal <RF_data<23><29>>.
    Found 1-bit register for signal <RF_data<23><28>>.
    Found 1-bit register for signal <RF_data<23><27>>.
    Found 1-bit register for signal <RF_data<23><26>>.
    Found 1-bit register for signal <RF_data<23><25>>.
    Found 1-bit register for signal <RF_data<23><24>>.
    Found 1-bit register for signal <RF_data<23><23>>.
    Found 1-bit register for signal <RF_data<23><22>>.
    Found 1-bit register for signal <RF_data<23><21>>.
    Found 1-bit register for signal <RF_data<23><20>>.
    Found 1-bit register for signal <RF_data<23><19>>.
    Found 1-bit register for signal <RF_data<23><18>>.
    Found 1-bit register for signal <RF_data<23><17>>.
    Found 1-bit register for signal <RF_data<23><16>>.
    Found 1-bit register for signal <RF_data<23><15>>.
    Found 1-bit register for signal <RF_data<23><14>>.
    Found 1-bit register for signal <RF_data<23><13>>.
    Found 1-bit register for signal <RF_data<23><12>>.
    Found 1-bit register for signal <RF_data<23><11>>.
    Found 1-bit register for signal <RF_data<23><10>>.
    Found 1-bit register for signal <RF_data<23><9>>.
    Found 1-bit register for signal <RF_data<23><8>>.
    Found 1-bit register for signal <RF_data<23><7>>.
    Found 1-bit register for signal <RF_data<23><6>>.
    Found 1-bit register for signal <RF_data<23><5>>.
    Found 1-bit register for signal <RF_data<23><4>>.
    Found 1-bit register for signal <RF_data<23><3>>.
    Found 1-bit register for signal <RF_data<23><2>>.
    Found 1-bit register for signal <RF_data<23><1>>.
    Found 1-bit register for signal <RF_data<23><0>>.
    Found 1-bit register for signal <RF_data<22><31>>.
    Found 1-bit register for signal <RF_data<22><30>>.
    Found 1-bit register for signal <RF_data<22><29>>.
    Found 1-bit register for signal <RF_data<22><28>>.
    Found 1-bit register for signal <RF_data<22><27>>.
    Found 1-bit register for signal <RF_data<22><26>>.
    Found 1-bit register for signal <RF_data<22><25>>.
    Found 1-bit register for signal <RF_data<22><24>>.
    Found 1-bit register for signal <RF_data<22><23>>.
    Found 1-bit register for signal <RF_data<22><22>>.
    Found 1-bit register for signal <RF_data<22><21>>.
    Found 1-bit register for signal <RF_data<22><20>>.
    Found 1-bit register for signal <RF_data<22><19>>.
    Found 1-bit register for signal <RF_data<22><18>>.
    Found 1-bit register for signal <RF_data<22><17>>.
    Found 1-bit register for signal <RF_data<22><16>>.
    Found 1-bit register for signal <RF_data<22><15>>.
    Found 1-bit register for signal <RF_data<22><14>>.
    Found 1-bit register for signal <RF_data<22><13>>.
    Found 1-bit register for signal <RF_data<22><12>>.
    Found 1-bit register for signal <RF_data<22><11>>.
    Found 1-bit register for signal <RF_data<22><10>>.
    Found 1-bit register for signal <RF_data<22><9>>.
    Found 1-bit register for signal <RF_data<22><8>>.
    Found 1-bit register for signal <RF_data<22><7>>.
    Found 1-bit register for signal <RF_data<22><6>>.
    Found 1-bit register for signal <RF_data<22><5>>.
    Found 1-bit register for signal <RF_data<22><4>>.
    Found 1-bit register for signal <RF_data<22><3>>.
    Found 1-bit register for signal <RF_data<22><2>>.
    Found 1-bit register for signal <RF_data<22><1>>.
    Found 1-bit register for signal <RF_data<22><0>>.
    Found 1-bit register for signal <RF_data<21><31>>.
    Found 1-bit register for signal <RF_data<21><30>>.
    Found 1-bit register for signal <RF_data<21><29>>.
    Found 1-bit register for signal <RF_data<21><28>>.
    Found 1-bit register for signal <RF_data<21><27>>.
    Found 1-bit register for signal <RF_data<21><26>>.
    Found 1-bit register for signal <RF_data<21><25>>.
    Found 1-bit register for signal <RF_data<21><24>>.
    Found 1-bit register for signal <RF_data<21><23>>.
    Found 1-bit register for signal <RF_data<21><22>>.
    Found 1-bit register for signal <RF_data<21><21>>.
    Found 1-bit register for signal <RF_data<21><20>>.
    Found 1-bit register for signal <RF_data<21><19>>.
    Found 1-bit register for signal <RF_data<21><18>>.
    Found 1-bit register for signal <RF_data<21><17>>.
    Found 1-bit register for signal <RF_data<21><16>>.
    Found 1-bit register for signal <RF_data<21><15>>.
    Found 1-bit register for signal <RF_data<21><14>>.
    Found 1-bit register for signal <RF_data<21><13>>.
    Found 1-bit register for signal <RF_data<21><12>>.
    Found 1-bit register for signal <RF_data<21><11>>.
    Found 1-bit register for signal <RF_data<21><10>>.
    Found 1-bit register for signal <RF_data<21><9>>.
    Found 1-bit register for signal <RF_data<21><8>>.
    Found 1-bit register for signal <RF_data<21><7>>.
    Found 1-bit register for signal <RF_data<21><6>>.
    Found 1-bit register for signal <RF_data<21><5>>.
    Found 1-bit register for signal <RF_data<21><4>>.
    Found 1-bit register for signal <RF_data<21><3>>.
    Found 1-bit register for signal <RF_data<21><2>>.
    Found 1-bit register for signal <RF_data<21><1>>.
    Found 1-bit register for signal <RF_data<21><0>>.
    Found 1-bit register for signal <RF_data<20><31>>.
    Found 1-bit register for signal <RF_data<20><30>>.
    Found 1-bit register for signal <RF_data<20><29>>.
    Found 1-bit register for signal <RF_data<20><28>>.
    Found 1-bit register for signal <RF_data<20><27>>.
    Found 1-bit register for signal <RF_data<20><26>>.
    Found 1-bit register for signal <RF_data<20><25>>.
    Found 1-bit register for signal <RF_data<20><24>>.
    Found 1-bit register for signal <RF_data<20><23>>.
    Found 1-bit register for signal <RF_data<20><22>>.
    Found 1-bit register for signal <RF_data<20><21>>.
    Found 1-bit register for signal <RF_data<20><20>>.
    Found 1-bit register for signal <RF_data<20><19>>.
    Found 1-bit register for signal <RF_data<20><18>>.
    Found 1-bit register for signal <RF_data<20><17>>.
    Found 1-bit register for signal <RF_data<20><16>>.
    Found 1-bit register for signal <RF_data<20><15>>.
    Found 1-bit register for signal <RF_data<20><14>>.
    Found 1-bit register for signal <RF_data<20><13>>.
    Found 1-bit register for signal <RF_data<20><12>>.
    Found 1-bit register for signal <RF_data<20><11>>.
    Found 1-bit register for signal <RF_data<20><10>>.
    Found 1-bit register for signal <RF_data<20><9>>.
    Found 1-bit register for signal <RF_data<20><8>>.
    Found 1-bit register for signal <RF_data<20><7>>.
    Found 1-bit register for signal <RF_data<20><6>>.
    Found 1-bit register for signal <RF_data<20><5>>.
    Found 1-bit register for signal <RF_data<20><4>>.
    Found 1-bit register for signal <RF_data<20><3>>.
    Found 1-bit register for signal <RF_data<20><2>>.
    Found 1-bit register for signal <RF_data<20><1>>.
    Found 1-bit register for signal <RF_data<20><0>>.
    Found 1-bit register for signal <RF_data<19><31>>.
    Found 1-bit register for signal <RF_data<19><30>>.
    Found 1-bit register for signal <RF_data<19><29>>.
    Found 1-bit register for signal <RF_data<19><28>>.
    Found 1-bit register for signal <RF_data<19><27>>.
    Found 1-bit register for signal <RF_data<19><26>>.
    Found 1-bit register for signal <RF_data<19><25>>.
    Found 1-bit register for signal <RF_data<19><24>>.
    Found 1-bit register for signal <RF_data<19><23>>.
    Found 1-bit register for signal <RF_data<19><22>>.
    Found 1-bit register for signal <RF_data<19><21>>.
    Found 1-bit register for signal <RF_data<19><20>>.
    Found 1-bit register for signal <RF_data<19><19>>.
    Found 1-bit register for signal <RF_data<19><18>>.
    Found 1-bit register for signal <RF_data<19><17>>.
    Found 1-bit register for signal <RF_data<19><16>>.
    Found 1-bit register for signal <RF_data<19><15>>.
    Found 1-bit register for signal <RF_data<19><14>>.
    Found 1-bit register for signal <RF_data<19><13>>.
    Found 1-bit register for signal <RF_data<19><12>>.
    Found 1-bit register for signal <RF_data<19><11>>.
    Found 1-bit register for signal <RF_data<19><10>>.
    Found 1-bit register for signal <RF_data<19><9>>.
    Found 1-bit register for signal <RF_data<19><8>>.
    Found 1-bit register for signal <RF_data<19><7>>.
    Found 1-bit register for signal <RF_data<19><6>>.
    Found 1-bit register for signal <RF_data<19><5>>.
    Found 1-bit register for signal <RF_data<19><4>>.
    Found 1-bit register for signal <RF_data<19><3>>.
    Found 1-bit register for signal <RF_data<19><2>>.
    Found 1-bit register for signal <RF_data<19><1>>.
    Found 1-bit register for signal <RF_data<19><0>>.
    Found 1-bit register for signal <RF_data<18><31>>.
    Found 1-bit register for signal <RF_data<18><30>>.
    Found 1-bit register for signal <RF_data<18><29>>.
    Found 1-bit register for signal <RF_data<18><28>>.
    Found 1-bit register for signal <RF_data<18><27>>.
    Found 1-bit register for signal <RF_data<18><26>>.
    Found 1-bit register for signal <RF_data<18><25>>.
    Found 1-bit register for signal <RF_data<18><24>>.
    Found 1-bit register for signal <RF_data<18><23>>.
    Found 1-bit register for signal <RF_data<18><22>>.
    Found 1-bit register for signal <RF_data<18><21>>.
    Found 1-bit register for signal <RF_data<18><20>>.
    Found 1-bit register for signal <RF_data<18><19>>.
    Found 1-bit register for signal <RF_data<18><18>>.
    Found 1-bit register for signal <RF_data<18><17>>.
    Found 1-bit register for signal <RF_data<18><16>>.
    Found 1-bit register for signal <RF_data<18><15>>.
    Found 1-bit register for signal <RF_data<18><14>>.
    Found 1-bit register for signal <RF_data<18><13>>.
    Found 1-bit register for signal <RF_data<18><12>>.
    Found 1-bit register for signal <RF_data<18><11>>.
    Found 1-bit register for signal <RF_data<18><10>>.
    Found 1-bit register for signal <RF_data<18><9>>.
    Found 1-bit register for signal <RF_data<18><8>>.
    Found 1-bit register for signal <RF_data<18><7>>.
    Found 1-bit register for signal <RF_data<18><6>>.
    Found 1-bit register for signal <RF_data<18><5>>.
    Found 1-bit register for signal <RF_data<18><4>>.
    Found 1-bit register for signal <RF_data<18><3>>.
    Found 1-bit register for signal <RF_data<18><2>>.
    Found 1-bit register for signal <RF_data<18><1>>.
    Found 1-bit register for signal <RF_data<18><0>>.
    Found 1-bit register for signal <RF_data<17><31>>.
    Found 1-bit register for signal <RF_data<17><30>>.
    Found 1-bit register for signal <RF_data<17><29>>.
    Found 1-bit register for signal <RF_data<17><28>>.
    Found 1-bit register for signal <RF_data<17><27>>.
    Found 1-bit register for signal <RF_data<17><26>>.
    Found 1-bit register for signal <RF_data<17><25>>.
    Found 1-bit register for signal <RF_data<17><24>>.
    Found 1-bit register for signal <RF_data<17><23>>.
    Found 1-bit register for signal <RF_data<17><22>>.
    Found 1-bit register for signal <RF_data<17><21>>.
    Found 1-bit register for signal <RF_data<17><20>>.
    Found 1-bit register for signal <RF_data<17><19>>.
    Found 1-bit register for signal <RF_data<17><18>>.
    Found 1-bit register for signal <RF_data<17><17>>.
    Found 1-bit register for signal <RF_data<17><16>>.
    Found 1-bit register for signal <RF_data<17><15>>.
    Found 1-bit register for signal <RF_data<17><14>>.
    Found 1-bit register for signal <RF_data<17><13>>.
    Found 1-bit register for signal <RF_data<17><12>>.
    Found 1-bit register for signal <RF_data<17><11>>.
    Found 1-bit register for signal <RF_data<17><10>>.
    Found 1-bit register for signal <RF_data<17><9>>.
    Found 1-bit register for signal <RF_data<17><8>>.
    Found 1-bit register for signal <RF_data<17><7>>.
    Found 1-bit register for signal <RF_data<17><6>>.
    Found 1-bit register for signal <RF_data<17><5>>.
    Found 1-bit register for signal <RF_data<17><4>>.
    Found 1-bit register for signal <RF_data<17><3>>.
    Found 1-bit register for signal <RF_data<17><2>>.
    Found 1-bit register for signal <RF_data<17><1>>.
    Found 1-bit register for signal <RF_data<17><0>>.
    Found 1-bit register for signal <RF_data<16><31>>.
    Found 1-bit register for signal <RF_data<16><30>>.
    Found 1-bit register for signal <RF_data<16><29>>.
    Found 1-bit register for signal <RF_data<16><28>>.
    Found 1-bit register for signal <RF_data<16><27>>.
    Found 1-bit register for signal <RF_data<16><26>>.
    Found 1-bit register for signal <RF_data<16><25>>.
    Found 1-bit register for signal <RF_data<16><24>>.
    Found 1-bit register for signal <RF_data<16><23>>.
    Found 1-bit register for signal <RF_data<16><22>>.
    Found 1-bit register for signal <RF_data<16><21>>.
    Found 1-bit register for signal <RF_data<16><20>>.
    Found 1-bit register for signal <RF_data<16><19>>.
    Found 1-bit register for signal <RF_data<16><18>>.
    Found 1-bit register for signal <RF_data<16><17>>.
    Found 1-bit register for signal <RF_data<16><16>>.
    Found 1-bit register for signal <RF_data<16><15>>.
    Found 1-bit register for signal <RF_data<16><14>>.
    Found 1-bit register for signal <RF_data<16><13>>.
    Found 1-bit register for signal <RF_data<16><12>>.
    Found 1-bit register for signal <RF_data<16><11>>.
    Found 1-bit register for signal <RF_data<16><10>>.
    Found 1-bit register for signal <RF_data<16><9>>.
    Found 1-bit register for signal <RF_data<16><8>>.
    Found 1-bit register for signal <RF_data<16><7>>.
    Found 1-bit register for signal <RF_data<16><6>>.
    Found 1-bit register for signal <RF_data<16><5>>.
    Found 1-bit register for signal <RF_data<16><4>>.
    Found 1-bit register for signal <RF_data<16><3>>.
    Found 1-bit register for signal <RF_data<16><2>>.
    Found 1-bit register for signal <RF_data<16><1>>.
    Found 1-bit register for signal <RF_data<16><0>>.
    Found 1-bit register for signal <RF_data<15><31>>.
    Found 1-bit register for signal <RF_data<15><30>>.
    Found 1-bit register for signal <RF_data<15><29>>.
    Found 1-bit register for signal <RF_data<15><28>>.
    Found 1-bit register for signal <RF_data<15><27>>.
    Found 1-bit register for signal <RF_data<15><26>>.
    Found 1-bit register for signal <RF_data<15><25>>.
    Found 1-bit register for signal <RF_data<15><24>>.
    Found 1-bit register for signal <RF_data<15><23>>.
    Found 1-bit register for signal <RF_data<15><22>>.
    Found 1-bit register for signal <RF_data<15><21>>.
    Found 1-bit register for signal <RF_data<15><20>>.
    Found 1-bit register for signal <RF_data<15><19>>.
    Found 1-bit register for signal <RF_data<15><18>>.
    Found 1-bit register for signal <RF_data<15><17>>.
    Found 1-bit register for signal <RF_data<15><16>>.
    Found 1-bit register for signal <RF_data<15><15>>.
    Found 1-bit register for signal <RF_data<15><14>>.
    Found 1-bit register for signal <RF_data<15><13>>.
    Found 1-bit register for signal <RF_data<15><12>>.
    Found 1-bit register for signal <RF_data<15><11>>.
    Found 1-bit register for signal <RF_data<15><10>>.
    Found 1-bit register for signal <RF_data<15><9>>.
    Found 1-bit register for signal <RF_data<15><8>>.
    Found 1-bit register for signal <RF_data<15><7>>.
    Found 1-bit register for signal <RF_data<15><6>>.
    Found 1-bit register for signal <RF_data<15><5>>.
    Found 1-bit register for signal <RF_data<15><4>>.
    Found 1-bit register for signal <RF_data<15><3>>.
    Found 1-bit register for signal <RF_data<15><2>>.
    Found 1-bit register for signal <RF_data<15><1>>.
    Found 1-bit register for signal <RF_data<15><0>>.
    Found 1-bit register for signal <RF_data<14><31>>.
    Found 1-bit register for signal <RF_data<14><30>>.
    Found 1-bit register for signal <RF_data<14><29>>.
    Found 1-bit register for signal <RF_data<14><28>>.
    Found 1-bit register for signal <RF_data<14><27>>.
    Found 1-bit register for signal <RF_data<14><26>>.
    Found 1-bit register for signal <RF_data<14><25>>.
    Found 1-bit register for signal <RF_data<14><24>>.
    Found 1-bit register for signal <RF_data<14><23>>.
    Found 1-bit register for signal <RF_data<14><22>>.
    Found 1-bit register for signal <RF_data<14><21>>.
    Found 1-bit register for signal <RF_data<14><20>>.
    Found 1-bit register for signal <RF_data<14><19>>.
    Found 1-bit register for signal <RF_data<14><18>>.
    Found 1-bit register for signal <RF_data<14><17>>.
    Found 1-bit register for signal <RF_data<14><16>>.
    Found 1-bit register for signal <RF_data<14><15>>.
    Found 1-bit register for signal <RF_data<14><14>>.
    Found 1-bit register for signal <RF_data<14><13>>.
    Found 1-bit register for signal <RF_data<14><12>>.
    Found 1-bit register for signal <RF_data<14><11>>.
    Found 1-bit register for signal <RF_data<14><10>>.
    Found 1-bit register for signal <RF_data<14><9>>.
    Found 1-bit register for signal <RF_data<14><8>>.
    Found 1-bit register for signal <RF_data<14><7>>.
    Found 1-bit register for signal <RF_data<14><6>>.
    Found 1-bit register for signal <RF_data<14><5>>.
    Found 1-bit register for signal <RF_data<14><4>>.
    Found 1-bit register for signal <RF_data<14><3>>.
    Found 1-bit register for signal <RF_data<14><2>>.
    Found 1-bit register for signal <RF_data<14><1>>.
    Found 1-bit register for signal <RF_data<14><0>>.
    Found 1-bit register for signal <RF_data<13><31>>.
    Found 1-bit register for signal <RF_data<13><30>>.
    Found 1-bit register for signal <RF_data<13><29>>.
    Found 1-bit register for signal <RF_data<13><28>>.
    Found 1-bit register for signal <RF_data<13><27>>.
    Found 1-bit register for signal <RF_data<13><26>>.
    Found 1-bit register for signal <RF_data<13><25>>.
    Found 1-bit register for signal <RF_data<13><24>>.
    Found 1-bit register for signal <RF_data<13><23>>.
    Found 1-bit register for signal <RF_data<13><22>>.
    Found 1-bit register for signal <RF_data<13><21>>.
    Found 1-bit register for signal <RF_data<13><20>>.
    Found 1-bit register for signal <RF_data<13><19>>.
    Found 1-bit register for signal <RF_data<13><18>>.
    Found 1-bit register for signal <RF_data<13><17>>.
    Found 1-bit register for signal <RF_data<13><16>>.
    Found 1-bit register for signal <RF_data<13><15>>.
    Found 1-bit register for signal <RF_data<13><14>>.
    Found 1-bit register for signal <RF_data<13><13>>.
    Found 1-bit register for signal <RF_data<13><12>>.
    Found 1-bit register for signal <RF_data<13><11>>.
    Found 1-bit register for signal <RF_data<13><10>>.
    Found 1-bit register for signal <RF_data<13><9>>.
    Found 1-bit register for signal <RF_data<13><8>>.
    Found 1-bit register for signal <RF_data<13><7>>.
    Found 1-bit register for signal <RF_data<13><6>>.
    Found 1-bit register for signal <RF_data<13><5>>.
    Found 1-bit register for signal <RF_data<13><4>>.
    Found 1-bit register for signal <RF_data<13><3>>.
    Found 1-bit register for signal <RF_data<13><2>>.
    Found 1-bit register for signal <RF_data<13><1>>.
    Found 1-bit register for signal <RF_data<13><0>>.
    Found 1-bit register for signal <RF_data<12><31>>.
    Found 1-bit register for signal <RF_data<12><30>>.
    Found 1-bit register for signal <RF_data<12><29>>.
    Found 1-bit register for signal <RF_data<12><28>>.
    Found 1-bit register for signal <RF_data<12><27>>.
    Found 1-bit register for signal <RF_data<12><26>>.
    Found 1-bit register for signal <RF_data<12><25>>.
    Found 1-bit register for signal <RF_data<12><24>>.
    Found 1-bit register for signal <RF_data<12><23>>.
    Found 1-bit register for signal <RF_data<12><22>>.
    Found 1-bit register for signal <RF_data<12><21>>.
    Found 1-bit register for signal <RF_data<12><20>>.
    Found 1-bit register for signal <RF_data<12><19>>.
    Found 1-bit register for signal <RF_data<12><18>>.
    Found 1-bit register for signal <RF_data<12><17>>.
    Found 1-bit register for signal <RF_data<12><16>>.
    Found 1-bit register for signal <RF_data<12><15>>.
    Found 1-bit register for signal <RF_data<12><14>>.
    Found 1-bit register for signal <RF_data<12><13>>.
    Found 1-bit register for signal <RF_data<12><12>>.
    Found 1-bit register for signal <RF_data<12><11>>.
    Found 1-bit register for signal <RF_data<12><10>>.
    Found 1-bit register for signal <RF_data<12><9>>.
    Found 1-bit register for signal <RF_data<12><8>>.
    Found 1-bit register for signal <RF_data<12><7>>.
    Found 1-bit register for signal <RF_data<12><6>>.
    Found 1-bit register for signal <RF_data<12><5>>.
    Found 1-bit register for signal <RF_data<12><4>>.
    Found 1-bit register for signal <RF_data<12><3>>.
    Found 1-bit register for signal <RF_data<12><2>>.
    Found 1-bit register for signal <RF_data<12><1>>.
    Found 1-bit register for signal <RF_data<12><0>>.
    Found 1-bit register for signal <RF_data<11><31>>.
    Found 1-bit register for signal <RF_data<11><30>>.
    Found 1-bit register for signal <RF_data<11><29>>.
    Found 1-bit register for signal <RF_data<11><28>>.
    Found 1-bit register for signal <RF_data<11><27>>.
    Found 1-bit register for signal <RF_data<11><26>>.
    Found 1-bit register for signal <RF_data<11><25>>.
    Found 1-bit register for signal <RF_data<11><24>>.
    Found 1-bit register for signal <RF_data<11><23>>.
    Found 1-bit register for signal <RF_data<11><22>>.
    Found 1-bit register for signal <RF_data<11><21>>.
    Found 1-bit register for signal <RF_data<11><20>>.
    Found 1-bit register for signal <RF_data<11><19>>.
    Found 1-bit register for signal <RF_data<11><18>>.
    Found 1-bit register for signal <RF_data<11><17>>.
    Found 1-bit register for signal <RF_data<11><16>>.
    Found 1-bit register for signal <RF_data<11><15>>.
    Found 1-bit register for signal <RF_data<11><14>>.
    Found 1-bit register for signal <RF_data<11><13>>.
    Found 1-bit register for signal <RF_data<11><12>>.
    Found 1-bit register for signal <RF_data<11><11>>.
    Found 1-bit register for signal <RF_data<11><10>>.
    Found 1-bit register for signal <RF_data<11><9>>.
    Found 1-bit register for signal <RF_data<11><8>>.
    Found 1-bit register for signal <RF_data<11><7>>.
    Found 1-bit register for signal <RF_data<11><6>>.
    Found 1-bit register for signal <RF_data<11><5>>.
    Found 1-bit register for signal <RF_data<11><4>>.
    Found 1-bit register for signal <RF_data<11><3>>.
    Found 1-bit register for signal <RF_data<11><2>>.
    Found 1-bit register for signal <RF_data<11><1>>.
    Found 1-bit register for signal <RF_data<11><0>>.
    Found 1-bit register for signal <RF_data<10><31>>.
    Found 1-bit register for signal <RF_data<10><30>>.
    Found 1-bit register for signal <RF_data<10><29>>.
    Found 1-bit register for signal <RF_data<10><28>>.
    Found 1-bit register for signal <RF_data<10><27>>.
    Found 1-bit register for signal <RF_data<10><26>>.
    Found 1-bit register for signal <RF_data<10><25>>.
    Found 1-bit register for signal <RF_data<10><24>>.
    Found 1-bit register for signal <RF_data<10><23>>.
    Found 1-bit register for signal <RF_data<10><22>>.
    Found 1-bit register for signal <RF_data<10><21>>.
    Found 1-bit register for signal <RF_data<10><20>>.
    Found 1-bit register for signal <RF_data<10><19>>.
    Found 1-bit register for signal <RF_data<10><18>>.
    Found 1-bit register for signal <RF_data<10><17>>.
    Found 1-bit register for signal <RF_data<10><16>>.
    Found 1-bit register for signal <RF_data<10><15>>.
    Found 1-bit register for signal <RF_data<10><14>>.
    Found 1-bit register for signal <RF_data<10><13>>.
    Found 1-bit register for signal <RF_data<10><12>>.
    Found 1-bit register for signal <RF_data<10><11>>.
    Found 1-bit register for signal <RF_data<10><10>>.
    Found 1-bit register for signal <RF_data<10><9>>.
    Found 1-bit register for signal <RF_data<10><8>>.
    Found 1-bit register for signal <RF_data<10><7>>.
    Found 1-bit register for signal <RF_data<10><6>>.
    Found 1-bit register for signal <RF_data<10><5>>.
    Found 1-bit register for signal <RF_data<10><4>>.
    Found 1-bit register for signal <RF_data<10><3>>.
    Found 1-bit register for signal <RF_data<10><2>>.
    Found 1-bit register for signal <RF_data<10><1>>.
    Found 1-bit register for signal <RF_data<10><0>>.
    Found 1-bit register for signal <RF_data<9><31>>.
    Found 1-bit register for signal <RF_data<9><30>>.
    Found 1-bit register for signal <RF_data<9><29>>.
    Found 1-bit register for signal <RF_data<9><28>>.
    Found 1-bit register for signal <RF_data<9><27>>.
    Found 1-bit register for signal <RF_data<9><26>>.
    Found 1-bit register for signal <RF_data<9><25>>.
    Found 1-bit register for signal <RF_data<9><24>>.
    Found 1-bit register for signal <RF_data<9><23>>.
    Found 1-bit register for signal <RF_data<9><22>>.
    Found 1-bit register for signal <RF_data<9><21>>.
    Found 1-bit register for signal <RF_data<9><20>>.
    Found 1-bit register for signal <RF_data<9><19>>.
    Found 1-bit register for signal <RF_data<9><18>>.
    Found 1-bit register for signal <RF_data<9><17>>.
    Found 1-bit register for signal <RF_data<9><16>>.
    Found 1-bit register for signal <RF_data<9><15>>.
    Found 1-bit register for signal <RF_data<9><14>>.
    Found 1-bit register for signal <RF_data<9><13>>.
    Found 1-bit register for signal <RF_data<9><12>>.
    Found 1-bit register for signal <RF_data<9><11>>.
    Found 1-bit register for signal <RF_data<9><10>>.
    Found 1-bit register for signal <RF_data<9><9>>.
    Found 1-bit register for signal <RF_data<9><8>>.
    Found 1-bit register for signal <RF_data<9><7>>.
    Found 1-bit register for signal <RF_data<9><6>>.
    Found 1-bit register for signal <RF_data<9><5>>.
    Found 1-bit register for signal <RF_data<9><4>>.
    Found 1-bit register for signal <RF_data<9><3>>.
    Found 1-bit register for signal <RF_data<9><2>>.
    Found 1-bit register for signal <RF_data<9><1>>.
    Found 1-bit register for signal <RF_data<9><0>>.
    Found 1-bit register for signal <RF_data<8><31>>.
    Found 1-bit register for signal <RF_data<8><30>>.
    Found 1-bit register for signal <RF_data<8><29>>.
    Found 1-bit register for signal <RF_data<8><28>>.
    Found 1-bit register for signal <RF_data<8><27>>.
    Found 1-bit register for signal <RF_data<8><26>>.
    Found 1-bit register for signal <RF_data<8><25>>.
    Found 1-bit register for signal <RF_data<8><24>>.
    Found 1-bit register for signal <RF_data<8><23>>.
    Found 1-bit register for signal <RF_data<8><22>>.
    Found 1-bit register for signal <RF_data<8><21>>.
    Found 1-bit register for signal <RF_data<8><20>>.
    Found 1-bit register for signal <RF_data<8><19>>.
    Found 1-bit register for signal <RF_data<8><18>>.
    Found 1-bit register for signal <RF_data<8><17>>.
    Found 1-bit register for signal <RF_data<8><16>>.
    Found 1-bit register for signal <RF_data<8><15>>.
    Found 1-bit register for signal <RF_data<8><14>>.
    Found 1-bit register for signal <RF_data<8><13>>.
    Found 1-bit register for signal <RF_data<8><12>>.
    Found 1-bit register for signal <RF_data<8><11>>.
    Found 1-bit register for signal <RF_data<8><10>>.
    Found 1-bit register for signal <RF_data<8><9>>.
    Found 1-bit register for signal <RF_data<8><8>>.
    Found 1-bit register for signal <RF_data<8><7>>.
    Found 1-bit register for signal <RF_data<8><6>>.
    Found 1-bit register for signal <RF_data<8><5>>.
    Found 1-bit register for signal <RF_data<8><4>>.
    Found 1-bit register for signal <RF_data<8><3>>.
    Found 1-bit register for signal <RF_data<8><2>>.
    Found 1-bit register for signal <RF_data<8><1>>.
    Found 1-bit register for signal <RF_data<8><0>>.
    Found 1-bit register for signal <RF_data<7><31>>.
    Found 1-bit register for signal <RF_data<7><30>>.
    Found 1-bit register for signal <RF_data<7><29>>.
    Found 1-bit register for signal <RF_data<7><28>>.
    Found 1-bit register for signal <RF_data<7><27>>.
    Found 1-bit register for signal <RF_data<7><26>>.
    Found 1-bit register for signal <RF_data<7><25>>.
    Found 1-bit register for signal <RF_data<7><24>>.
    Found 1-bit register for signal <RF_data<7><23>>.
    Found 1-bit register for signal <RF_data<7><22>>.
    Found 1-bit register for signal <RF_data<7><21>>.
    Found 1-bit register for signal <RF_data<7><20>>.
    Found 1-bit register for signal <RF_data<7><19>>.
    Found 1-bit register for signal <RF_data<7><18>>.
    Found 1-bit register for signal <RF_data<7><17>>.
    Found 1-bit register for signal <RF_data<7><16>>.
    Found 1-bit register for signal <RF_data<7><15>>.
    Found 1-bit register for signal <RF_data<7><14>>.
    Found 1-bit register for signal <RF_data<7><13>>.
    Found 1-bit register for signal <RF_data<7><12>>.
    Found 1-bit register for signal <RF_data<7><11>>.
    Found 1-bit register for signal <RF_data<7><10>>.
    Found 1-bit register for signal <RF_data<7><9>>.
    Found 1-bit register for signal <RF_data<7><8>>.
    Found 1-bit register for signal <RF_data<7><7>>.
    Found 1-bit register for signal <RF_data<7><6>>.
    Found 1-bit register for signal <RF_data<7><5>>.
    Found 1-bit register for signal <RF_data<7><4>>.
    Found 1-bit register for signal <RF_data<7><3>>.
    Found 1-bit register for signal <RF_data<7><2>>.
    Found 1-bit register for signal <RF_data<7><1>>.
    Found 1-bit register for signal <RF_data<7><0>>.
    Found 1-bit register for signal <RF_data<6><31>>.
    Found 1-bit register for signal <RF_data<6><30>>.
    Found 1-bit register for signal <RF_data<6><29>>.
    Found 1-bit register for signal <RF_data<6><28>>.
    Found 1-bit register for signal <RF_data<6><27>>.
    Found 1-bit register for signal <RF_data<6><26>>.
    Found 1-bit register for signal <RF_data<6><25>>.
    Found 1-bit register for signal <RF_data<6><24>>.
    Found 1-bit register for signal <RF_data<6><23>>.
    Found 1-bit register for signal <RF_data<6><22>>.
    Found 1-bit register for signal <RF_data<6><21>>.
    Found 1-bit register for signal <RF_data<6><20>>.
    Found 1-bit register for signal <RF_data<6><19>>.
    Found 1-bit register for signal <RF_data<6><18>>.
    Found 1-bit register for signal <RF_data<6><17>>.
    Found 1-bit register for signal <RF_data<6><16>>.
    Found 1-bit register for signal <RF_data<6><15>>.
    Found 1-bit register for signal <RF_data<6><14>>.
    Found 1-bit register for signal <RF_data<6><13>>.
    Found 1-bit register for signal <RF_data<6><12>>.
    Found 1-bit register for signal <RF_data<6><11>>.
    Found 1-bit register for signal <RF_data<6><10>>.
    Found 1-bit register for signal <RF_data<6><9>>.
    Found 1-bit register for signal <RF_data<6><8>>.
    Found 1-bit register for signal <RF_data<6><7>>.
    Found 1-bit register for signal <RF_data<6><6>>.
    Found 1-bit register for signal <RF_data<6><5>>.
    Found 1-bit register for signal <RF_data<6><4>>.
    Found 1-bit register for signal <RF_data<6><3>>.
    Found 1-bit register for signal <RF_data<6><2>>.
    Found 1-bit register for signal <RF_data<6><1>>.
    Found 1-bit register for signal <RF_data<6><0>>.
    Found 1-bit register for signal <RF_data<5><31>>.
    Found 1-bit register for signal <RF_data<5><30>>.
    Found 1-bit register for signal <RF_data<5><29>>.
    Found 1-bit register for signal <RF_data<5><28>>.
    Found 1-bit register for signal <RF_data<5><27>>.
    Found 1-bit register for signal <RF_data<5><26>>.
    Found 1-bit register for signal <RF_data<5><25>>.
    Found 1-bit register for signal <RF_data<5><24>>.
    Found 1-bit register for signal <RF_data<5><23>>.
    Found 1-bit register for signal <RF_data<5><22>>.
    Found 1-bit register for signal <RF_data<5><21>>.
    Found 1-bit register for signal <RF_data<5><20>>.
    Found 1-bit register for signal <RF_data<5><19>>.
    Found 1-bit register for signal <RF_data<5><18>>.
    Found 1-bit register for signal <RF_data<5><17>>.
    Found 1-bit register for signal <RF_data<5><16>>.
    Found 1-bit register for signal <RF_data<5><15>>.
    Found 1-bit register for signal <RF_data<5><14>>.
    Found 1-bit register for signal <RF_data<5><13>>.
    Found 1-bit register for signal <RF_data<5><12>>.
    Found 1-bit register for signal <RF_data<5><11>>.
    Found 1-bit register for signal <RF_data<5><10>>.
    Found 1-bit register for signal <RF_data<5><9>>.
    Found 1-bit register for signal <RF_data<5><8>>.
    Found 1-bit register for signal <RF_data<5><7>>.
    Found 1-bit register for signal <RF_data<5><6>>.
    Found 1-bit register for signal <RF_data<5><5>>.
    Found 1-bit register for signal <RF_data<5><4>>.
    Found 1-bit register for signal <RF_data<5><3>>.
    Found 1-bit register for signal <RF_data<5><2>>.
    Found 1-bit register for signal <RF_data<5><1>>.
    Found 1-bit register for signal <RF_data<5><0>>.
    Found 1-bit register for signal <RF_data<4><31>>.
    Found 1-bit register for signal <RF_data<4><30>>.
    Found 1-bit register for signal <RF_data<4><29>>.
    Found 1-bit register for signal <RF_data<4><28>>.
    Found 1-bit register for signal <RF_data<4><27>>.
    Found 1-bit register for signal <RF_data<4><26>>.
    Found 1-bit register for signal <RF_data<4><25>>.
    Found 1-bit register for signal <RF_data<4><24>>.
    Found 1-bit register for signal <RF_data<4><23>>.
    Found 1-bit register for signal <RF_data<4><22>>.
    Found 1-bit register for signal <RF_data<4><21>>.
    Found 1-bit register for signal <RF_data<4><20>>.
    Found 1-bit register for signal <RF_data<4><19>>.
    Found 1-bit register for signal <RF_data<4><18>>.
    Found 1-bit register for signal <RF_data<4><17>>.
    Found 1-bit register for signal <RF_data<4><16>>.
    Found 1-bit register for signal <RF_data<4><15>>.
    Found 1-bit register for signal <RF_data<4><14>>.
    Found 1-bit register for signal <RF_data<4><13>>.
    Found 1-bit register for signal <RF_data<4><12>>.
    Found 1-bit register for signal <RF_data<4><11>>.
    Found 1-bit register for signal <RF_data<4><10>>.
    Found 1-bit register for signal <RF_data<4><9>>.
    Found 1-bit register for signal <RF_data<4><8>>.
    Found 1-bit register for signal <RF_data<4><7>>.
    Found 1-bit register for signal <RF_data<4><6>>.
    Found 1-bit register for signal <RF_data<4><5>>.
    Found 1-bit register for signal <RF_data<4><4>>.
    Found 1-bit register for signal <RF_data<4><3>>.
    Found 1-bit register for signal <RF_data<4><2>>.
    Found 1-bit register for signal <RF_data<4><1>>.
    Found 1-bit register for signal <RF_data<4><0>>.
    Found 1-bit register for signal <RF_data<3><31>>.
    Found 1-bit register for signal <RF_data<3><30>>.
    Found 1-bit register for signal <RF_data<3><29>>.
    Found 1-bit register for signal <RF_data<3><28>>.
    Found 1-bit register for signal <RF_data<3><27>>.
    Found 1-bit register for signal <RF_data<3><26>>.
    Found 1-bit register for signal <RF_data<3><25>>.
    Found 1-bit register for signal <RF_data<3><24>>.
    Found 1-bit register for signal <RF_data<3><23>>.
    Found 1-bit register for signal <RF_data<3><22>>.
    Found 1-bit register for signal <RF_data<3><21>>.
    Found 1-bit register for signal <RF_data<3><20>>.
    Found 1-bit register for signal <RF_data<3><19>>.
    Found 1-bit register for signal <RF_data<3><18>>.
    Found 1-bit register for signal <RF_data<3><17>>.
    Found 1-bit register for signal <RF_data<3><16>>.
    Found 1-bit register for signal <RF_data<3><15>>.
    Found 1-bit register for signal <RF_data<3><14>>.
    Found 1-bit register for signal <RF_data<3><13>>.
    Found 1-bit register for signal <RF_data<3><12>>.
    Found 1-bit register for signal <RF_data<3><11>>.
    Found 1-bit register for signal <RF_data<3><10>>.
    Found 1-bit register for signal <RF_data<3><9>>.
    Found 1-bit register for signal <RF_data<3><8>>.
    Found 1-bit register for signal <RF_data<3><7>>.
    Found 1-bit register for signal <RF_data<3><6>>.
    Found 1-bit register for signal <RF_data<3><5>>.
    Found 1-bit register for signal <RF_data<3><4>>.
    Found 1-bit register for signal <RF_data<3><3>>.
    Found 1-bit register for signal <RF_data<3><2>>.
    Found 1-bit register for signal <RF_data<3><1>>.
    Found 1-bit register for signal <RF_data<3><0>>.
    Found 1-bit register for signal <RF_data<2><31>>.
    Found 1-bit register for signal <RF_data<2><30>>.
    Found 1-bit register for signal <RF_data<2><29>>.
    Found 1-bit register for signal <RF_data<2><28>>.
    Found 1-bit register for signal <RF_data<2><27>>.
    Found 1-bit register for signal <RF_data<2><26>>.
    Found 1-bit register for signal <RF_data<2><25>>.
    Found 1-bit register for signal <RF_data<2><24>>.
    Found 1-bit register for signal <RF_data<2><23>>.
    Found 1-bit register for signal <RF_data<2><22>>.
    Found 1-bit register for signal <RF_data<2><21>>.
    Found 1-bit register for signal <RF_data<2><20>>.
    Found 1-bit register for signal <RF_data<2><19>>.
    Found 1-bit register for signal <RF_data<2><18>>.
    Found 1-bit register for signal <RF_data<2><17>>.
    Found 1-bit register for signal <RF_data<2><16>>.
    Found 1-bit register for signal <RF_data<2><15>>.
    Found 1-bit register for signal <RF_data<2><14>>.
    Found 1-bit register for signal <RF_data<2><13>>.
    Found 1-bit register for signal <RF_data<2><12>>.
    Found 1-bit register for signal <RF_data<2><11>>.
    Found 1-bit register for signal <RF_data<2><10>>.
    Found 1-bit register for signal <RF_data<2><9>>.
    Found 1-bit register for signal <RF_data<2><8>>.
    Found 1-bit register for signal <RF_data<2><7>>.
    Found 1-bit register for signal <RF_data<2><6>>.
    Found 1-bit register for signal <RF_data<2><5>>.
    Found 1-bit register for signal <RF_data<2><4>>.
    Found 1-bit register for signal <RF_data<2><3>>.
    Found 1-bit register for signal <RF_data<2><2>>.
    Found 1-bit register for signal <RF_data<2><1>>.
    Found 1-bit register for signal <RF_data<2><0>>.
    Found 1-bit register for signal <RF_data<1><31>>.
    Found 1-bit register for signal <RF_data<1><30>>.
    Found 1-bit register for signal <RF_data<1><29>>.
    Found 1-bit register for signal <RF_data<1><28>>.
    Found 1-bit register for signal <RF_data<1><27>>.
    Found 1-bit register for signal <RF_data<1><26>>.
    Found 1-bit register for signal <RF_data<1><25>>.
    Found 1-bit register for signal <RF_data<1><24>>.
    Found 1-bit register for signal <RF_data<1><23>>.
    Found 1-bit register for signal <RF_data<1><22>>.
    Found 1-bit register for signal <RF_data<1><21>>.
    Found 1-bit register for signal <RF_data<1><20>>.
    Found 1-bit register for signal <RF_data<1><19>>.
    Found 1-bit register for signal <RF_data<1><18>>.
    Found 1-bit register for signal <RF_data<1><17>>.
    Found 1-bit register for signal <RF_data<1><16>>.
    Found 1-bit register for signal <RF_data<1><15>>.
    Found 1-bit register for signal <RF_data<1><14>>.
    Found 1-bit register for signal <RF_data<1><13>>.
    Found 1-bit register for signal <RF_data<1><12>>.
    Found 1-bit register for signal <RF_data<1><11>>.
    Found 1-bit register for signal <RF_data<1><10>>.
    Found 1-bit register for signal <RF_data<1><9>>.
    Found 1-bit register for signal <RF_data<1><8>>.
    Found 1-bit register for signal <RF_data<1><7>>.
    Found 1-bit register for signal <RF_data<1><6>>.
    Found 1-bit register for signal <RF_data<1><5>>.
    Found 1-bit register for signal <RF_data<1><4>>.
    Found 1-bit register for signal <RF_data<1><3>>.
    Found 1-bit register for signal <RF_data<1><2>>.
    Found 1-bit register for signal <RF_data<1><1>>.
    Found 1-bit register for signal <RF_data<1><0>>.
    Found 1-bit register for signal <RF_data<31><31>>.
    Found 32-bit 32-to-1 multiplexer for signal <read_data1> created at line 37.
    Found 32-bit 32-to-1 multiplexer for signal <read_data2> created at line 38.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><31><0:0>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><30><31:31>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><29><30:30>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><28><29:29>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><27><28:28>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><26><27:27>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><25><26:26>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><24><25:25>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><23><24:24>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><22><23:23>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><21><22:22>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><20><21:21>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><19><20:20>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><18><19:19>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><17><18:18>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><16><17:17>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><15><16:16>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><14><15:15>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><13><14:14>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><12><13:13>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><11><12:12>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><10><11:11>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><9><10:10>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><8><9:9>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><7><8:8>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><6><7:7>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><5><6:6>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><4><5:5>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><3><4:4>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><2><3:3>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><1><2:2>> (without init value) have a constant value of 0 in block <RegisterFile>.
    WARNING:Xst:2404 -  FFs/Latches <RF_data<0><0><1:1>> (without init value) have a constant value of 0 in block <RegisterFile>.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <RegisterFile> synthesized.

Synthesizing Unit <signORzeroExtend>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\signORzeroExtend.v".
    Summary:
	no macro.
Unit <signORzeroExtend> synthesized.

Synthesizing Unit <MUX_2>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\MUX.v".
        width = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_2> synthesized.

Synthesizing Unit <MUX3>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\MUX3.v".
    Found 32-bit 3-to-1 multiplexer for signal <out> created at line 25.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX3> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\electrical engineering\computer Architecture\project\phase3\CA_Project_Phase3\ALU.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_3_OUT> created at line 50.
    Found 32-bit adder for signal <A[31]_B[31]_add_0_OUT> created at line 42.
    Found 32-bit 8-to-1 multiplexer for signal <Y> created at line 38.
    Found 1-bit 8-to-1 multiplexer for signal <Z> created at line 38.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_26_o> created at line 105
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 57
 1-bit register                                        : 10
 3-bit register                                        : 1
 32-bit register                                       : 41
 5-bit register                                        : 5
# Comparators                                          : 12
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 10
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 11
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 11
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 4
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
# Registers                                            : 1350
 Flip-Flops                                            : 1350
# Comparators                                          : 12
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 5-bit comparator equal                                : 10
# Multiplexers                                         : 98
 1-bit 2-to-1 multiplexer                              : 11
 1-bit 32-to-1 multiplexer                             : 64
 1-bit 8-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 11
 32-bit 3-to-1 multiplexer                             : 2
 32-bit 8-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 4
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <SignImmE_16> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_17> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_18> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_19> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_20> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_21> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_22> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_23> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_24> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_25> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_26> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_27> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_28> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_29> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_30> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SignImmE_31> (without init value) has a constant value of 0 in block <Decode2Execute_d>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <SignImmE_11> in Unit <Decode2Execute_d> is equivalent to the following FF/Latch, which will be removed : <RdE_0> 
INFO:Xst:2261 - The FF/Latch <SignImmE_12> in Unit <Decode2Execute_d> is equivalent to the following FF/Latch, which will be removed : <RdE_1> 
INFO:Xst:2261 - The FF/Latch <SignImmE_13> in Unit <Decode2Execute_d> is equivalent to the following FF/Latch, which will be removed : <RdE_2> 
INFO:Xst:2261 - The FF/Latch <SignImmE_14> in Unit <Decode2Execute_d> is equivalent to the following FF/Latch, which will be removed : <RdE_3> 
INFO:Xst:2261 - The FF/Latch <SignImmE_15> in Unit <Decode2Execute_d> is equivalent to the following FF/Latch, which will be removed : <RdE_4> 

Optimizing unit <Memory2Writeback_d> ...

Optimizing unit <Execute2Memory_d> ...

Optimizing unit <mips> ...

Optimizing unit <datapath> ...

Optimizing unit <ALU> ...

Optimizing unit <Fetch2Decode> ...

Optimizing unit <Decode2Execute_d> ...

Optimizing unit <reset_ff> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <Decode2Execute_c> ...

Optimizing unit <HazardUnit> ...
WARNING:Xst:1710 - FF/Latch <dp/F2D/PCPlus4D_1> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dp/F2D/PCPlus4D_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dp/pcreg/q_1> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dp/pcreg/q_0> (without init value) has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 103.
Optimizing block <mips> to meet ratio 100 (+ 5) of 600 slices :
Area constraint is met for block <mips>, final ratio is 100.
FlipFlop dp/F2D/InstrD_21 has been replicated 11 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1336
 Flip-Flops                                            : 1336

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1674
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 42
#      LUT2                        : 82
#      LUT3                        : 111
#      LUT4                        : 75
#      LUT5                        : 189
#      LUT6                        : 824
#      MUXCY                       : 149
#      MUXF7                       : 75
#      VCC                         : 1
#      XORCY                       : 124
# FlipFlops/Latches                : 1336
#      FDC                         : 241
#      FDCE                        : 103
#      FDE                         : 992
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 162
#      IBUF                        : 65
#      OBUF                        : 97

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1336  out of   4800    27%  
 Number of Slice LUTs:                 1324  out of   2400    55%  
    Number used as Logic:              1324  out of   2400    55%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2390
   Number with an unused Flip Flop:    1054  out of   2390    44%  
   Number with an unused LUT:          1066  out of   2390    44%  
   Number of fully used LUT-FF pairs:   270  out of   2390    11%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                         163
 Number of bonded IOBs:                 163  out of    102   159% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1336  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.859ns (Maximum Frequency: 112.885MHz)
   Minimum input arrival time before clock: 3.726ns
   Maximum output required time after clock: 3.791ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.859ns (frequency: 112.885MHz)
  Total number of paths / destination ports: 929355 / 2399
-------------------------------------------------------------------------
Delay:               8.859ns (Levels of Logic = 18)
  Source:            dp/F2D/InstrD_22 (FF)
  Destination:       dp/F2D/InstrD_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: dp/F2D/InstrD_22 to dp/F2D/InstrD_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q           261   0.447   2.068  dp/F2D/InstrD_22 (dp/F2D/InstrD_22)
     LUT6:I5->O            1   0.205   0.827  dp/rf/mux22_81 (dp/rf/mux22_81)
     LUT6:I2->O            1   0.203   0.000  dp/rf/mux22_3 (dp/rf/mux22_3)
     MUXF7:I1->O           3   0.140   0.879  dp/rf/mux22_2_f7 (dp/RD1D<2>)
     LUT6:I3->O            1   0.205   0.827  dp/Mcompar_EqualD_lut<0>_SW2 (N28)
     LUT5:I1->O            1   0.203   0.000  dp/Mcompar_EqualD_lut<0> (dp/Mcompar_EqualD_lut<0>)
     MUXCY:S->O            1   0.172   0.000  dp/Mcompar_EqualD_cy<0> (dp/Mcompar_EqualD_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  dp/Mcompar_EqualD_cy<1> (dp/Mcompar_EqualD_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  dp/Mcompar_EqualD_cy<2> (dp/Mcompar_EqualD_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  dp/Mcompar_EqualD_cy<3> (dp/Mcompar_EqualD_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  dp/Mcompar_EqualD_cy<4> (dp/Mcompar_EqualD_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  dp/Mcompar_EqualD_cy<5> (dp/Mcompar_EqualD_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  dp/Mcompar_EqualD_cy<6> (dp/Mcompar_EqualD_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  dp/Mcompar_EqualD_cy<7> (dp/Mcompar_EqualD_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  dp/Mcompar_EqualD_cy<8> (dp/Mcompar_EqualD_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  dp/Mcompar_EqualD_cy<9> (dp/Mcompar_EqualD_cy<9>)
     MUXCY:CI->O           5   0.213   0.715  dp/Mcompar_EqualD_cy<10> (EqualD)
     LUT6:I5->O           19   0.205   1.072  c/cl/Mmux_PCSrcD1 (PCSrcD)
     LUT2:I1->O            1   0.205   0.000  dp/F2D/Mmux_PCPlus4F[31]_GND_9_o_mux_1_OUT210 (dp/F2D/PCPlus4F[31]_GND_9_o_mux_1_OUT<10>)
     FDCE:D                    0.102          dp/F2D/PCPlus4D_10
    ----------------------------------------
    Total                      8.859ns (2.471ns logic, 6.388ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 419 / 419
-------------------------------------------------------------------------
Offset:              3.726ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       c/E2M_c/MemWriteM (FF)
  Destination Clock: clk rising

  Data Path: reset to c/E2M_c/MemWriteM
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           344   1.222   2.074  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.430          c/E2M_c/RegWriteM
    ----------------------------------------
    Total                      3.726ns (1.652ns logic, 2.074ns route)
                                       (44.3% logic, 55.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 95 / 95
-------------------------------------------------------------------------
Offset:              3.791ns (Levels of Logic = 1)
  Source:            dp/E2M_d/ALUOutM_31 (FF)
  Destination:       ALUOutM<31> (PAD)
  Source Clock:      clk rising

  Data Path: dp/E2M_d/ALUOutM_31 to ALUOutM<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.447   0.773  dp/E2M_d/ALUOutM_31 (dp/E2M_d/ALUOutM_31)
     OBUF:I->O                 2.571          ALUOutM_31_OBUF (ALUOutM<31>)
    ----------------------------------------
    Total                      3.791ns (3.018ns logic, 0.773ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.859|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.22 secs
 
--> 

Total memory usage is 4530596 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   60 (   0 filtered)
Number of infos    :    8 (   0 filtered)

