Fitter Status : Successful - Wed Dec 13 13:36:47 2017
Quartus II Version : 8.1 Build 163 10/28/2008 SJ Web Edition
Revision Name : SR
Top-level Entity Name : SR
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : < 1 %
    Combinational ALUTs : 3 / 12,480 ( < 1 % )
    Dedicated logic registers : 3 / 12,480 ( < 1 % )
Total registers : 3
Total pins : 11 / 343 ( 3 % )
Total virtual pins : 0
Total block memory bits : 0 / 419,328 ( 0 % )
DSP block 9-bit elements : 0 / 96 ( 0 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
