5 15 fd81 3 *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (generate7.vcd) 2 -o (generate7.cdd) 2 -v (generate7.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 generate7.v 1 25 1 
1 A 1 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
3 0 foo "main.f" 0 generate7.v 29 33 1 
1 x 2 31 70004 1 0 0 0 1 17 0 1 0 1 0 0
3 1 main.u$0 "main.u$0" 0 generate7.v 13 23 1 
