// Seed: 410260158
module module_0;
  wire id_1;
  tri1 id_2;
  assign id_2 = -1'h0;
  assign module_1.id_1 = 0;
  logic id_3;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    input tri0 id_2,
    input wor id_3,
    output supply1 id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7,
    input supply0 id_8,
    input wire id_9,
    output supply1 id_10,
    output supply1 id_11,
    input uwire id_12,
    input tri1 id_13,
    input wire id_14,
    output uwire id_15
);
  logic id_17;
  ;
  module_0 modCall_1 ();
endmodule
