{"vcs1":{"timestamp_begin":1731563329.495643380, "rt":2.18, "ut":0.55, "st":0.24}}
{"vcselab":{"timestamp_begin":1731563331.735217188, "rt":0.85, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1731563332.654073098, "rt":0.27, "ut":0.12, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731563328.973945632}
{"VCS_COMP_START_TIME": 1731563328.973945632}
{"VCS_COMP_END_TIME": 1731563334.626853477}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332400}}
{"stitch_vcselab": {"peak_mem": 231548}}
