Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7fa7eda83756454689d59bb203a27553 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_final_module_behav xil_defaultlib.tb_final_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'data_in' [D:/UCH_Vivado_Work/Final_project_team2_plus_demux/Final_project_team2.srcs/sources_1/new/stop_uart_controller.v:49]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'data_in' [D:/UCH_Vivado_Work/Final_project_team2_plus_demux/Final_project_team2.srcs/sources_1/imports/new/uart_controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 16 for port 'dist' [D:/UCH_Vivado_Work/Final_project_team2_plus_demux/Final_project_team2.srcs/sources_1/new/Top_final_module.v:246]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'fnd_sel' [D:/UCH_Vivado_Work/Final_project_team2_plus_demux/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:62]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'sel' [D:/UCH_Vivado_Work/Final_project_team2_plus_demux/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:180]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'sel' [D:/UCH_Vivado_Work/Final_project_team2_plus_demux/Final_project_team2.srcs/sources_1/new/fnd_controller_top.v:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.btn_debounce
Compiling module xil_defaultlib.baudrate_default
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.stop_uart_controller
Compiling module xil_defaultlib.command_to_btn
Compiling module xil_defaultlib.stopwatch_cu
Compiling module xil_defaultlib.tick_gen_100hz
Compiling module xil_defaultlib.time_counter
Compiling module xil_defaultlib.time_counter(BIT_WIDTH=6,TICK_CO...
Compiling module xil_defaultlib.time_counter(BIT_WIDTH=5,TICK_CO...
Compiling module xil_defaultlib.stopwatch_dp
Compiling module xil_defaultlib.realwatch_cu
Compiling module xil_defaultlib.tick_gen_100hz_watch
Compiling module xil_defaultlib.real_time_counter
Compiling module xil_defaultlib.real_time_counter(BIT_WIDTH=6,TI...
Compiling module xil_defaultlib.real_time_counter(BIT_WIDTH=5,TI...
Compiling module xil_defaultlib.realwatch_dp
Compiling module xil_defaultlib.fifo_CU
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.uart_controller
Compiling module xil_defaultlib.datatoascii
Compiling module xil_defaultlib.datatoascii2
Compiling module xil_defaultlib.sender_uart
Compiling module xil_defaultlib.distance_calculator
Compiling module xil_defaultlib.start_trigger
Compiling module xil_defaultlib.tick_gen_sr04
Compiling module xil_defaultlib.sr04_controller
Compiling module xil_defaultlib.tick_gen_10us
Compiling module xil_defaultlib.dht11_controller
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.Comparator
Compiling module xil_defaultlib.counter_8
Compiling module xil_defaultlib.decoder_2x4
Compiling module xil_defaultlib.mux_2x1_watch_stopwatch
Compiling module xil_defaultlib.digit_spliter
Compiling module xil_defaultlib.digit_spliter(BIT_WIDTH=6)
Compiling module xil_defaultlib.digit_spliter(BIT_WIDTH=5)
Compiling module xil_defaultlib.digit_spliter_sr04(BIT_WIDTH=10)
Compiling module xil_defaultlib.digit_spliter(BIT_WIDTH=8)
Compiling module xil_defaultlib.Mux_8x1
Compiling module xil_defaultlib.Mux_2x1
Compiling module xil_defaultlib.Mux_4x1
Compiling module xil_defaultlib.Mux_4x1_bcd
Compiling module xil_defaultlib.bcd
Compiling module xil_defaultlib.fnd_controller_top
Compiling module xil_defaultlib.LED
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.Top_final_module
Compiling module xil_defaultlib.tb_final_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_final_module_behav
