and r0, r0, #13 
bic r0, r0, r1 
eor r2, r0, #12 
mov r1, r2, ror #10 
mvn r3, r1 
