// Seed: 2126523539
module module_0 (
    input  wand id_0,
    input  tri  id_1,
    output tri1 id_2
);
  logic id_4;
  wire [1 : 1] id_5;
  wire id_6;
  logic id_7 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd82
) (
    input tri id_0,
    input wire id_1,
    input uwire id_2,
    input wor id_3,
    input tri id_4,
    output logic id_5,
    input supply1 id_6,
    input supply1 id_7,
    output supply1 id_8,
    input tri0 id_9,
    input wand _id_10,
    output wire id_11,
    input uwire id_12,
    input wor id_13,
    input uwire id_14,
    output wire id_15,
    output tri1 id_16,
    input supply1 id_17,
    input wor id_18,
    output wor id_19,
    input uwire id_20
);
  wire [id_10 : 1] id_22;
  module_0 modCall_1 (
      id_0,
      id_14,
      id_15
  );
  always @(posedge id_9 == -1 or posedge id_1) id_5 = #1 id_14;
endmodule
