vendor_name = ModelSim
source_file = 1, D:/T3/T3/T3.bdf
source_file = 1, D:/T3/T3/RAM.mif
source_file = 1, D:/T3/T3/RAM.qip
source_file = 1, D:/T3/T3/RAM.vhd
source_file = 1, D:/T3/T3/ROM.mif
source_file = 1, D:/T3/T3/ROM.qip
source_file = 1, D:/T3/T3/ROM.vhd
source_file = 1, D:/T3/T3/Waveform.vwf
source_file = 1, D:/T3/T3/NEW_ROM.mif
source_file = 1, D:/T3/T3/db/T3.cbx.xml
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/T3/T3/3_8decoder.bdf
source_file = 1, D:/T3/T3/alu.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74181.bdf
source_file = 1, D:/T3/T3/8bit_mul.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74285.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74283.tdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74283.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74284.bdf
source_file = 1, D:/T3/T3/shifter.bdf
source_file = 1, D:/T3/T3/div.bdf
source_file = 1, D:/T3/T3/ddd.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/T3/T3/db/lpm_divide_60q.tdf
source_file = 1, D:/T3/T3/db/sign_div_unsign_fkh.tdf
source_file = 1, D:/T3/T3/db/alt_u_div_i4f.tdf
source_file = 1, D:/T3/T3/db/add_sub_7pc.tdf
source_file = 1, D:/T3/T3/db/add_sub_8pc.tdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74182.bdf
source_file = 1, D:/T3/T3/mux.bdf
source_file = 1, D:/T3/T3/2_4decoder.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, D:/T3/T3/db/altsyncram_h1c1.tdf
source_file = 1, D:/T3/T3/db/altsyncram_sid2.tdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd
source_file = 1, D:/T3/T3/rhythm.bdf
source_file = 1, D:/T3/T3/start_end.bdf
source_file = 1, D:/T3/T3/upc.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74161.tdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74161.bdf
source_file = 1, D:/T3/T3/2_mux.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74374.bdf
source_file = 1, D:/T3/T3/db/altsyncram_fqj1.tdf
source_file = 1, D:/T3/T3/db/altsyncram_d3a2.tdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/others/maxplus2/74273.bdf
source_file = 1, D:/T3/T3/pc.bdf
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, d:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
design_name = T3
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 , inst2|altsyncram_component|auto_generated|altsyncram1|ram_block3a3, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[0]~0, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[1]~2, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[3]~6, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[0]~0, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[2]~4, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[3]~6, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[0]~0, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[2]~4, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[4]~8, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[5]~10, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[6]~12, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[1]~2, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[2]~4, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[3]~6, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[5]~10, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17, T3, 1
instance = comp, \X|20 , X|20, T3, 1
instance = comp, \X|19 , X|19, T3, 1
instance = comp, \R1|19 , R1|19, T3, 1
instance = comp, \inst35|inst54~0 , inst35|inst54~0, T3, 1
instance = comp, \X|18 , X|18, T3, 1
instance = comp, \R1|18 , R1|18, T3, 1
instance = comp, \inst35|inst53~0 , inst35|inst53~0, T3, 1
instance = comp, \inst7|inst5 , inst7|inst5, T3, 1
instance = comp, \inst35|inst53 , inst35|inst53, T3, 1
instance = comp, \inst36|inst|44 , inst36|inst|44, T3, 1
instance = comp, \inst36|inst|47~0 , inst36|inst|47~0, T3, 1
instance = comp, \R2|17 , R2|17, T3, 1
instance = comp, \R0|17 , R0|17, T3, 1
instance = comp, \inst34|inst52~0 , inst34|inst52~0, T3, 1
instance = comp, \R1|17 , R1|17, T3, 1
instance = comp, \inst36|inst|43 , inst36|inst|43, T3, 1
instance = comp, \R2|16 , R2|16, T3, 1
instance = comp, \X|15 , X|15, T3, 1
instance = comp, \inst36|inst1|45 , inst36|inst1|45, T3, 1
instance = comp, \X|13 , X|13, T3, 1
instance = comp, \inst36|inst1|43 , inst36|inst1|43, T3, 1
instance = comp, \inst36|inst2|31~1 , inst36|inst2|31~1, T3, 1
instance = comp, \inst36|inst2|31~2 , inst36|inst2|31~2, T3, 1
instance = comp, \inst36|inst|46~0 , inst36|inst|46~0, T3, 1
instance = comp, \inst36|inst85~0 , inst36|inst85~0, T3, 1
instance = comp, \inst36|inst85~1 , inst36|inst85~1, T3, 1
instance = comp, \inst36|inst3|inst5|28~1 , inst36|inst3|inst5|28~1, T3, 1
instance = comp, \inst36|inst3|inst|30~1 , inst36|inst3|inst|30~1, T3, 1
instance = comp, \inst36|inst3|inst|22 , inst36|inst3|inst|22, T3, 1
instance = comp, \inst36|inst3|inst|25~0 , inst36|inst3|inst|25~0, T3, 1
instance = comp, \inst36|inst3|inst|29~1 , inst36|inst3|inst|29~1, T3, 1
instance = comp, \inst36|inst3|inst|98~0 , inst36|inst3|inst|98~0, T3, 1
instance = comp, \inst36|inst3|inst|75~0 , inst36|inst3|inst|75~0, T3, 1
instance = comp, \inst36|inst3|inst|87~0 , inst36|inst3|inst|87~0, T3, 1
instance = comp, \inst36|inst3|inst|92 , inst36|inst3|inst|92, T3, 1
instance = comp, \inst36|inst3|inst|107~0 , inst36|inst3|inst|107~0, T3, 1
instance = comp, \inst36|inst3|inst6|28~0 , inst36|inst3|inst6|28~0, T3, 1
instance = comp, \inst36|inst3|inst|166~2 , inst36|inst3|inst|166~2, T3, 1
instance = comp, \inst36|inst3|inst|166~3 , inst36|inst3|inst|166~3, T3, 1
instance = comp, \inst36|inst3|inst|166~4 , inst36|inst3|inst|166~4, T3, 1
instance = comp, \inst36|inst3|inst|166~12 , inst36|inst3|inst|166~12, T3, 1
instance = comp, \inst36|inst3|inst|166~13 , inst36|inst3|inst|166~13, T3, 1
instance = comp, \inst36|inst3|inst283|sub|80 , inst36|inst3|inst283|sub|80, T3, 1
instance = comp, \inst36|inst3|inst283|sub|78 , inst36|inst3|inst283|sub|78, T3, 1
instance = comp, \inst36|inst3|inst|183~0 , inst36|inst3|inst|183~0, T3, 1
instance = comp, \inst36|inst3|inst6|58~0 , inst36|inst3|inst6|58~0, T3, 1
instance = comp, \inst36|inst3|inst6|47 , inst36|inst3|inst6|47, T3, 1
instance = comp, \inst36|inst3|inst6|41~0 , inst36|inst3|inst6|41~0, T3, 1
instance = comp, \inst36|inst3|inst6|66~0 , inst36|inst3|inst6|66~0, T3, 1
instance = comp, \inst36|inst3|inst5|58~0 , inst36|inst3|inst5|58~0, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0] , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[0], T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[0]~0, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~2 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~2, T3, 1
instance = comp, \inst36|inst3|inst10|sub|80 , inst36|inst3|inst10|sub|80, T3, 1
instance = comp, \inst36|inst|81 , inst36|inst|81, T3, 1
instance = comp, \inst36|inst80~0 , inst36|inst80~0, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[8]~2, T3, 1
instance = comp, \inst36|inst3|inst10|sub|76 , inst36|inst3|inst10|sub|76, T3, 1
instance = comp, \inst36|inst|80 , inst36|inst|80, T3, 1
instance = comp, \inst36|inst79~1 , inst36|inst79~1, T3, 1
instance = comp, \inst36|inst79~2 , inst36|inst79~2, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[16]~5, T3, 1
instance = comp, \inst36|inst3|inst4|41~0 , inst36|inst3|inst4|41~0, T3, 1
instance = comp, \inst36|inst3|inst4|66~1 , inst36|inst3|inst4|66~1, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[25]~8, T3, 1
instance = comp, \inst36|inst3|inst4|24~0 , inst36|inst3|inst4|24~0, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[35]~11, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[34]~12, T3, 1
instance = comp, \inst36|inst3|inst4|14 , inst36|inst3|inst4|14, T3, 1
instance = comp, \inst36|inst1|81 , inst36|inst1|81, T3, 1
instance = comp, \inst36|inst76~0 , inst36|inst76~0, T3, 1
instance = comp, \inst36|inst76~1 , inst36|inst76~1, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[44]~16, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[42]~18, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[40]~20, T3, 1
instance = comp, \inst36|inst4|inst15 , inst36|inst4|inst15, T3, 1
instance = comp, \inst36|inst1|80~0 , inst36|inst1|80~0, T3, 1
instance = comp, \inst36|inst75~2 , inst36|inst75~2, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~22 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[53]~22, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~24 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[51]~24, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~25 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[50]~25, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~26 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[49]~26, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~0, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, T3, 1
instance = comp, \IR|19 , IR|19, T3, 1
instance = comp, \inst13|inst1|sub|102~0 , inst13|inst1|sub|102~0, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~0, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~1, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , inst2|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , inst1|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~0, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~3, T3, 1
instance = comp, \inst10|inst4 , inst10|inst4, T3, 1
instance = comp, \inst10|inst , inst10|inst, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~12, T3, 1
instance = comp, \inst36|inst3|inst6|66~1 , inst36|inst3|inst6|66~1, T3, 1
instance = comp, \inst36|inst3|inst6|66~2 , inst36|inst3|inst6|66~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~4, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~12, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~6, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~11, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~12, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~7, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19, T3, 1
instance = comp, \C_clk~input , C_clk~input, T3, 1
instance = comp, \Open~input , Open~input, T3, 1
instance = comp, \S_clk~input , S_clk~input, T3, 1
instance = comp, \inst16~clkctrl , inst16~clkctrl, T3, 1
instance = comp, \inst14~clkctrl , inst14~clkctrl, T3, 1
instance = comp, \inst17~clkctrl , inst17~clkctrl, T3, 1
instance = comp, \inst19~clkctrl , inst19~clkctrl, T3, 1
instance = comp, \inst18~clkctrl , inst18~clkctrl, T3, 1
instance = comp, \inst11|inst1~clkctrl , inst11|inst1~clkctrl, T3, 1
instance = comp, \inst21~clkctrl , inst21~clkctrl, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder , inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , inst2|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]~feeder, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]~feeder, T3, 1
instance = comp, \inst10|inst4~feeder , inst10|inst4~feeder, T3, 1
instance = comp, \YJP~output , YJP~output, T3, 1
instance = comp, \flag~output , flag~output, T3, 1
instance = comp, \ROM_Q[31]~output , ROM_Q[31]~output, T3, 1
instance = comp, \ROM_Q[30]~output , ROM_Q[30]~output, T3, 1
instance = comp, \ROM_Q[29]~output , ROM_Q[29]~output, T3, 1
instance = comp, \ROM_Q[28]~output , ROM_Q[28]~output, T3, 1
instance = comp, \ROM_Q[27]~output , ROM_Q[27]~output, T3, 1
instance = comp, \ROM_Q[26]~output , ROM_Q[26]~output, T3, 1
instance = comp, \ROM_Q[25]~output , ROM_Q[25]~output, T3, 1
instance = comp, \ROM_Q[24]~output , ROM_Q[24]~output, T3, 1
instance = comp, \ROM_Q[23]~output , ROM_Q[23]~output, T3, 1
instance = comp, \ROM_Q[22]~output , ROM_Q[22]~output, T3, 1
instance = comp, \ROM_Q[21]~output , ROM_Q[21]~output, T3, 1
instance = comp, \ROM_Q[20]~output , ROM_Q[20]~output, T3, 1
instance = comp, \ROM_Q[19]~output , ROM_Q[19]~output, T3, 1
instance = comp, \ROM_Q[18]~output , ROM_Q[18]~output, T3, 1
instance = comp, \ROM_Q[17]~output , ROM_Q[17]~output, T3, 1
instance = comp, \ROM_Q[16]~output , ROM_Q[16]~output, T3, 1
instance = comp, \ROM_Q[15]~output , ROM_Q[15]~output, T3, 1
instance = comp, \ROM_Q[14]~output , ROM_Q[14]~output, T3, 1
instance = comp, \ROM_Q[13]~output , ROM_Q[13]~output, T3, 1
instance = comp, \ROM_Q[12]~output , ROM_Q[12]~output, T3, 1
instance = comp, \ROM_Q[11]~output , ROM_Q[11]~output, T3, 1
instance = comp, \ROM_Q[10]~output , ROM_Q[10]~output, T3, 1
instance = comp, \ROM_Q[9]~output , ROM_Q[9]~output, T3, 1
instance = comp, \ROM_Q[8]~output , ROM_Q[8]~output, T3, 1
instance = comp, \ROM_Q[7]~output , ROM_Q[7]~output, T3, 1
instance = comp, \ROM_Q[6]~output , ROM_Q[6]~output, T3, 1
instance = comp, \ROM_Q[5]~output , ROM_Q[5]~output, T3, 1
instance = comp, \ROM_Q[4]~output , ROM_Q[4]~output, T3, 1
instance = comp, \ROM_Q[3]~output , ROM_Q[3]~output, T3, 1
instance = comp, \ROM_Q[2]~output , ROM_Q[2]~output, T3, 1
instance = comp, \ROM_Q[1]~output , ROM_Q[1]~output, T3, 1
instance = comp, \ROM_Q[0]~output , ROM_Q[0]~output, T3, 1
instance = comp, \MJP~output , MJP~output, T3, 1
instance = comp, \uPC_CLK~output , uPC_CLK~output, T3, 1
instance = comp, \ROM_CLK~output , ROM_CLK~output, T3, 1
instance = comp, \RAM_CLK~output , RAM_CLK~output, T3, 1
instance = comp, \R_CLK~output , R_CLK~output, T3, 1
instance = comp, \RAM_ADR[7]~output , RAM_ADR[7]~output, T3, 1
instance = comp, \RAM_ADR[6]~output , RAM_ADR[6]~output, T3, 1
instance = comp, \RAM_ADR[5]~output , RAM_ADR[5]~output, T3, 1
instance = comp, \RAM_ADR[4]~output , RAM_ADR[4]~output, T3, 1
instance = comp, \RAM_ADR[3]~output , RAM_ADR[3]~output, T3, 1
instance = comp, \RAM_ADR[2]~output , RAM_ADR[2]~output, T3, 1
instance = comp, \RAM_ADR[1]~output , RAM_ADR[1]~output, T3, 1
instance = comp, \RAM_ADR[0]~output , RAM_ADR[0]~output, T3, 1
instance = comp, \RAM_DATA[7]~output , RAM_DATA[7]~output, T3, 1
instance = comp, \RAM_DATA[6]~output , RAM_DATA[6]~output, T3, 1
instance = comp, \RAM_DATA[5]~output , RAM_DATA[5]~output, T3, 1
instance = comp, \RAM_DATA[4]~output , RAM_DATA[4]~output, T3, 1
instance = comp, \RAM_DATA[3]~output , RAM_DATA[3]~output, T3, 1
instance = comp, \RAM_DATA[2]~output , RAM_DATA[2]~output, T3, 1
instance = comp, \RAM_DATA[1]~output , RAM_DATA[1]~output, T3, 1
instance = comp, \RAM_DATA[0]~output , RAM_DATA[0]~output, T3, 1
instance = comp, \RAM_OUT[7]~output , RAM_OUT[7]~output, T3, 1
instance = comp, \RAM_OUT[6]~output , RAM_OUT[6]~output, T3, 1
instance = comp, \RAM_OUT[5]~output , RAM_OUT[5]~output, T3, 1
instance = comp, \RAM_OUT[4]~output , RAM_OUT[4]~output, T3, 1
instance = comp, \RAM_OUT[3]~output , RAM_OUT[3]~output, T3, 1
instance = comp, \RAM_OUT[2]~output , RAM_OUT[2]~output, T3, 1
instance = comp, \RAM_OUT[1]~output , RAM_OUT[1]~output, T3, 1
instance = comp, \RAM_OUT[0]~output , RAM_OUT[0]~output, T3, 1
instance = comp, \ROM_ADDR[7]~output , ROM_ADDR[7]~output, T3, 1
instance = comp, \ROM_ADDR[6]~output , ROM_ADDR[6]~output, T3, 1
instance = comp, \ROM_ADDR[5]~output , ROM_ADDR[5]~output, T3, 1
instance = comp, \ROM_ADDR[4]~output , ROM_ADDR[4]~output, T3, 1
instance = comp, \ROM_ADDR[3]~output , ROM_ADDR[3]~output, T3, 1
instance = comp, \ROM_ADDR[2]~output , ROM_ADDR[2]~output, T3, 1
instance = comp, \ROM_ADDR[1]~output , ROM_ADDR[1]~output, T3, 1
instance = comp, \ROM_ADDR[0]~output , ROM_ADDR[0]~output, T3, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, T3, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, T3, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4, T3, 1
instance = comp, \~QIC_CREATED_GND~I , ~QIC_CREATED_GND~I, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~7, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~8, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~9, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal11~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~11, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~11, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder , inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0 , inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~4, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~5, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1 , inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~1, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] , inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~10, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~4 , inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~4, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] , inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~13, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~15, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~17, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~19, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~21, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~23, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder , inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] , inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~12, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~13, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 , inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg , inst2|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~6, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] , inst1|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~4, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~3, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~5, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , inst1|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, T3, 1
instance = comp, \inst11|inst~0 , inst11|inst~0, T3, 1
instance = comp, \CLR~input , CLR~input, T3, 1
instance = comp, \inst11|inst , inst11|inst, T3, 1
instance = comp, \inst11|inst1~0 , inst11|inst1~0, T3, 1
instance = comp, \inst11|inst1 , inst11|inst1, T3, 1
instance = comp, \inst11|inst2~feeder , inst11|inst2~feeder, T3, 1
instance = comp, \inst11|inst2 , inst11|inst2, T3, 1
instance = comp, \inst11|inst3 , inst11|inst3, T3, 1
instance = comp, \inst11|inst2~clkctrl , inst11|inst2~clkctrl, T3, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, T3, 1
instance = comp, \inst13|inst|sub|92~0 , inst13|inst|sub|92~0, T3, 1
instance = comp, \inst13|inst|sub|107 , inst13|inst|sub|107, T3, 1
instance = comp, \inst13|inst|sub|104~0 , inst13|inst|sub|104~0, T3, 1
instance = comp, \inst13|inst1|sub|97 , inst13|inst1|sub|97, T3, 1
instance = comp, \inst13|inst1|sub|102~1 , inst13|inst1|sub|102~1, T3, 1
instance = comp, \inst13|inst1|sub|99 , inst13|inst1|sub|99, T3, 1
instance = comp, \inst13|inst1|sub|106~0 , inst13|inst1|sub|106~0, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~11 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~11, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~0 , inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~0, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~2 , inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~2, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|sdr~0 , inst2|altsyncram_component|auto_generated|mgl_prim2|sdr~0, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~4, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~5, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~4 , inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~4, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~9, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~6 , inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~6, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~8, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~8 , inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~8, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~10 , inst2|altsyncram_component|auto_generated|mgl_prim2|Add1~10, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5]~10, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[5], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 , inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~0, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 , inst2|altsyncram_component|auto_generated|mgl_prim2|Equal1~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~2, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~8, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~12, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~14, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~16, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~18, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~20, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~22, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~24, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3 , inst2|altsyncram_component|auto_generated|mgl_prim2|process_0~3, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~10, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~11 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~11, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~1 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22]~1, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[31], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[30], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[29], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~17, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[28], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~18, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[27], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~19, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[26], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~20, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[25], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~21, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[24], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~22, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[23], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~23, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[22], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~24, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[21], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[20], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[19], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[18], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[17], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[16], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~25, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~26, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~27, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~28, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~29, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~30, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~31, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32 , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~32, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], T3, 1
instance = comp, \inst7|inst7 , inst7|inst7, T3, 1
instance = comp, \R1|20 , R1|20, T3, 1
instance = comp, \inst35|inst55~0 , inst35|inst55~0, T3, 1
instance = comp, \inst35|inst55 , inst35|inst55, T3, 1
instance = comp, \R0|20 , R0|20, T3, 1
instance = comp, \R2|20 , R2|20, T3, 1
instance = comp, \inst34|inst55~0 , inst34|inst55~0, T3, 1
instance = comp, \inst34|inst55 , inst34|inst55, T3, 1
instance = comp, \inst36|inst|51 , inst36|inst|51, T3, 1
instance = comp, \inst36|inst|52~0 , inst36|inst|52~0, T3, 1
instance = comp, \inst36|inst|77 , inst36|inst|77, T3, 1
instance = comp, \inst7|inst4 , inst7|inst4, T3, 1
instance = comp, \X|17 , X|17, T3, 1
instance = comp, \inst35|inst52~0 , inst35|inst52~0, T3, 1
instance = comp, \inst35|inst52 , inst35|inst52, T3, 1
instance = comp, \R0|18 , R0|18, T3, 1
instance = comp, \R2|18 , R2|18, T3, 1
instance = comp, \inst34|inst53~0 , inst34|inst53~0, T3, 1
instance = comp, \MAR|19~feeder , MAR|19~feeder, T3, 1
instance = comp, \MAR|19 , MAR|19, T3, 1
instance = comp, \MAR|18~feeder , MAR|18~feeder, T3, 1
instance = comp, \MAR|18 , MAR|18, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[45] , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[45], T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[36]~0, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~3 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[18]~3, T3, 1
instance = comp, \R0|13 , R0|13, T3, 1
instance = comp, \R2|13 , R2|13, T3, 1
instance = comp, \inst34|inst48~0 , inst34|inst48~0, T3, 1
instance = comp, \MAR|15~feeder , MAR|15~feeder, T3, 1
instance = comp, \MAR|15 , MAR|15, T3, 1
instance = comp, \MAR|14~feeder , MAR|14~feeder, T3, 1
instance = comp, \MAR|14 , MAR|14, T3, 1
instance = comp, \inst7|inst6 , inst7|inst6, T3, 1
instance = comp, \inst35|inst54 , inst35|inst54, T3, 1
instance = comp, \inst36|inst|45 , inst36|inst|45, T3, 1
instance = comp, \inst36|inst|48~0 , inst36|inst|48~0, T3, 1
instance = comp, \inst36|inst|82 , inst36|inst|82, T3, 1
instance = comp, \inst36|inst81~0 , inst36|inst81~0, T3, 1
instance = comp, \inst36|inst79~0 , inst36|inst79~0, T3, 1
instance = comp, \inst36|inst81~1 , inst36|inst81~1, T3, 1
instance = comp, \inst36|inst81~2 , inst36|inst81~2, T3, 1
instance = comp, \MAR|13~feeder , MAR|13~feeder, T3, 1
instance = comp, \MAR|13 , MAR|13, T3, 1
instance = comp, \MAR|12~feeder , MAR|12~feeder, T3, 1
instance = comp, \MAR|12 , MAR|12, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 , inst1|altsyncram_component|auto_generated|altsyncram1|ram_block3a0, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2 , inst1|altsyncram_component|auto_generated|mgl_prim2|process_0~2, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]~1, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1], T3, 1
instance = comp, \inst34|inst48 , inst34|inst48, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_1|_~0, T3, 1
instance = comp, \R0|15 , R0|15, T3, 1
instance = comp, \R2|15 , R2|15, T3, 1
instance = comp, \inst34|inst50~0 , inst34|inst50~0, T3, 1
instance = comp, \inst34|inst50~1 , inst34|inst50~1, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~1 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[9]~1, T3, 1
instance = comp, \R0|14 , R0|14, T3, 1
instance = comp, \R2|14 , R2|14, T3, 1
instance = comp, \inst34|inst49~0 , inst34|inst49~0, T3, 1
instance = comp, \inst34|inst49 , inst34|inst49, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[9]~1, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[1]~2, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[2]~4, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_2_result_int[3]~6, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[17]~4, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[0]~0, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[2]~4, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_3_result_int[4]~8, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[18]~3, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~4 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|selnose[27]~4, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[27]~6, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[26]~7, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[24]~9, T3, 1
instance = comp, \inst7|inst3 , inst7|inst3, T3, 1
instance = comp, \R1|16 , R1|16, T3, 1
instance = comp, \X|16 , X|16, T3, 1
instance = comp, \inst35|inst51~0 , inst35|inst51~0, T3, 1
instance = comp, \inst35|inst51 , inst35|inst51, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[1]~2, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[4]~8, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_4_result_int[5]~10, T3, 1
instance = comp, \inst7|inst2 , inst7|inst2, T3, 1
instance = comp, \R1|15 , R1|15, T3, 1
instance = comp, \inst35|inst50~0 , inst35|inst50~0, T3, 1
instance = comp, \inst35|inst50 , inst35|inst50, T3, 1
instance = comp, \inst36|inst3|inst4|58~0 , inst36|inst3|inst4|58~0, T3, 1
instance = comp, \R1|13 , R1|13, T3, 1
instance = comp, \inst35|inst48~0 , inst35|inst48~0, T3, 1
instance = comp, \inst7|inst , inst7|inst, T3, 1
instance = comp, \inst35|inst48 , inst35|inst48, T3, 1
instance = comp, \inst36|inst3|inst4|66~0 , inst36|inst3|inst4|66~0, T3, 1
instance = comp, \inst36|inst3|inst4|23~0 , inst36|inst3|inst4|23~0, T3, 1
instance = comp, \inst36|inst3|inst4|66 , inst36|inst3|inst4|66, T3, 1
instance = comp, \inst36|inst1|52~0 , inst36|inst1|52~0, T3, 1
instance = comp, \inst36|inst1|51 , inst36|inst1|51, T3, 1
instance = comp, \inst36|inst1|77 , inst36|inst1|77, T3, 1
instance = comp, \inst36|inst78~0 , inst36|inst78~0, T3, 1
instance = comp, \inst36|inst78~1 , inst36|inst78~1, T3, 1
instance = comp, \inst36|inst78~2 , inst36|inst78~2, T3, 1
instance = comp, \MAR|16 , MAR|16, T3, 1
instance = comp, \R0|16 , R0|16, T3, 1
instance = comp, \inst34|inst51~0 , inst34|inst51~0, T3, 1
instance = comp, \inst34|inst51 , inst34|inst51, T3, 1
instance = comp, \inst36|inst1|47~0 , inst36|inst1|47~0, T3, 1
instance = comp, \inst36|inst1|44 , inst36|inst1|44, T3, 1
instance = comp, \inst36|inst1|46~0 , inst36|inst1|46~0, T3, 1
instance = comp, \inst36|inst1|79~0 , inst36|inst1|79~0, T3, 1
instance = comp, \inst36|inst2|31~0 , inst36|inst2|31~0, T3, 1
instance = comp, \inst36|inst1|48~0 , inst36|inst1|48~0, T3, 1
instance = comp, \inst36|inst1|82 , inst36|inst1|82, T3, 1
instance = comp, \inst36|inst3|inst|29~0 , inst36|inst3|inst|29~0, T3, 1
instance = comp, \inst36|inst3|inst|30~0 , inst36|inst3|inst|30~0, T3, 1
instance = comp, \inst36|inst3|inst4|28~0 , inst36|inst3|inst4|28~0, T3, 1
instance = comp, \inst36|inst3|inst4|28~1 , inst36|inst3|inst4|28~1, T3, 1
instance = comp, \inst36|inst77~0 , inst36|inst77~0, T3, 1
instance = comp, \inst36|inst77~1 , inst36|inst77~1, T3, 1
instance = comp, \inst36|inst77~2 , inst36|inst77~2, T3, 1
instance = comp, \MAR|17 , MAR|17, T3, 1
instance = comp, \inst34|inst53 , inst34|inst53, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[33]~13, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[32]~14, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[1]~2, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_5_result_int[3]~6, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[43]~17, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[41]~19, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[0]~0, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[4]~8, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[6]~12, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_6_result_int[7]~14, T3, 1
instance = comp, \inst36|inst76~2 , inst36|inst76~2, T3, 1
instance = comp, \inst7|inst1 , inst7|inst1, T3, 1
instance = comp, \X|14 , X|14, T3, 1
instance = comp, \R1|14 , R1|14, T3, 1
instance = comp, \inst35|inst49~0 , inst35|inst49~0, T3, 1
instance = comp, \inst35|inst49 , inst35|inst49, T3, 1
instance = comp, \inst36|inst3|inst|25 , inst36|inst3|inst|25, T3, 1
instance = comp, \inst36|inst3|inst|43 , inst36|inst3|inst|43, T3, 1
instance = comp, \inst36|inst3|inst|34~0 , inst36|inst3|inst|34~0, T3, 1
instance = comp, \inst36|inst3|inst|45~0 , inst36|inst3|inst|45~0, T3, 1
instance = comp, \inst36|inst3|inst|45 , inst36|inst3|inst|45, T3, 1
instance = comp, \inst36|inst3|inst283|sub|76 , inst36|inst3|inst283|sub|76, T3, 1
instance = comp, \inst36|inst3|inst|183~1 , inst36|inst3|inst|183~1, T3, 1
instance = comp, \inst36|inst3|inst|183~2 , inst36|inst3|inst|183~2, T3, 1
instance = comp, \inst36|inst3|inst|183~3 , inst36|inst3|inst|183~3, T3, 1
instance = comp, \inst36|inst3|inst283|sub|93 , inst36|inst3|inst283|sub|93, T3, 1
instance = comp, \inst36|inst3|inst|15~0 , inst36|inst3|inst|15~0, T3, 1
instance = comp, \inst36|inst3|inst|61~0 , inst36|inst3|inst|61~0, T3, 1
instance = comp, \inst36|inst3|inst|87~1 , inst36|inst3|inst|87~1, T3, 1
instance = comp, \inst36|inst3|inst|98 , inst36|inst3|inst|98, T3, 1
instance = comp, \inst36|inst3|inst|107~1 , inst36|inst3|inst|107~1, T3, 1
instance = comp, \inst36|inst3|inst|109~0 , inst36|inst3|inst|109~0, T3, 1
instance = comp, \inst36|inst3|inst|109 , inst36|inst3|inst|109, T3, 1
instance = comp, \inst36|inst3|inst6|14 , inst36|inst3|inst6|14, T3, 1
instance = comp, \inst36|inst3|inst283|sub|105~0 , inst36|inst3|inst283|sub|105~0, T3, 1
instance = comp, \inst36|inst3|inst|166~5 , inst36|inst3|inst|166~5, T3, 1
instance = comp, \inst36|inst3|inst|166~6 , inst36|inst3|inst|166~6, T3, 1
instance = comp, \inst36|inst3|inst|166~8 , inst36|inst3|inst|166~8, T3, 1
instance = comp, \inst36|inst3|inst|166~9 , inst36|inst3|inst|166~9, T3, 1
instance = comp, \inst36|inst3|inst|166~7 , inst36|inst3|inst|166~7, T3, 1
instance = comp, \inst36|inst3|inst|166~16 , inst36|inst3|inst|166~16, T3, 1
instance = comp, \inst36|inst3|inst|166~10 , inst36|inst3|inst|166~10, T3, 1
instance = comp, \inst36|inst3|inst|166~17 , inst36|inst3|inst|166~17, T3, 1
instance = comp, \inst36|inst3|inst|166~18 , inst36|inst3|inst|166~18, T3, 1
instance = comp, \inst36|inst3|inst|166~11 , inst36|inst3|inst|166~11, T3, 1
instance = comp, \inst36|inst3|inst|166~14 , inst36|inst3|inst|166~14, T3, 1
instance = comp, \inst36|inst3|inst|166~15 , inst36|inst3|inst|166~15, T3, 1
instance = comp, \inst36|inst3|inst6|28~1 , inst36|inst3|inst6|28~1, T3, 1
instance = comp, \inst36|inst3|inst6|28~2 , inst36|inst3|inst6|28~2, T3, 1
instance = comp, \inst36|inst3|inst283|sub|106~0 , inst36|inst3|inst283|sub|106~0, T3, 1
instance = comp, \inst36|inst3|inst283|sub|107~0 , inst36|inst3|inst283|sub|107~0, T3, 1
instance = comp, \inst36|inst3|inst10|sub|104~0 , inst36|inst3|inst10|sub|104~0, T3, 1
instance = comp, \inst36|inst3|inst10|sub|105~0 , inst36|inst3|inst10|sub|105~0, T3, 1
instance = comp, \inst36|inst3|inst10|sub|82~0 , inst36|inst3|inst10|sub|82~0, T3, 1
instance = comp, \inst36|inst3|inst10|sub|82~1 , inst36|inst3|inst10|sub|82~1, T3, 1
instance = comp, \inst36|inst3|inst10|sub|82~2 , inst36|inst3|inst10|sub|82~2, T3, 1
instance = comp, \inst36|inst3|inst10|sub|82~3 , inst36|inst3|inst10|sub|82~3, T3, 1
instance = comp, \inst36|inst3|inst5|23~0 , inst36|inst3|inst5|23~0, T3, 1
instance = comp, \inst36|inst3|inst10|sub|82~4 , inst36|inst3|inst10|sub|82~4, T3, 1
instance = comp, \inst36|inst3|inst10|sub|82~5 , inst36|inst3|inst10|sub|82~5, T3, 1
instance = comp, \inst36|inst3|inst5|28~0 , inst36|inst3|inst5|28~0, T3, 1
instance = comp, \inst36|inst3|inst5|28~2 , inst36|inst3|inst5|28~2, T3, 1
instance = comp, \inst36|inst3|inst10|sub|82 , inst36|inst3|inst10|sub|82, T3, 1
instance = comp, \inst36|inst75~0 , inst36|inst75~0, T3, 1
instance = comp, \inst36|inst82~0 , inst36|inst82~0, T3, 1
instance = comp, \inst36|inst4|inst211 , inst36|inst4|inst211, T3, 1
instance = comp, \inst36|inst82~1 , inst36|inst82~1, T3, 1
instance = comp, \IR|20 , IR|20, T3, 1
instance = comp, \inst36|inst85~2 , inst36|inst85~2, T3, 1
instance = comp, \inst36|inst85~3 , inst36|inst85~3, T3, 1
instance = comp, \inst25|inst4~3 , inst25|inst4~3, T3, 1
instance = comp, \inst13|inst1|sub|109~0 , inst13|inst1|sub|109~0, T3, 1
instance = comp, \inst13|inst1|sub|109~1 , inst13|inst1|sub|109~1, T3, 1
instance = comp, \inst13|inst1|sub|110 , inst13|inst1|sub|110, T3, 1
instance = comp, \R0|19 , R0|19, T3, 1
instance = comp, \R2|19 , R2|19, T3, 1
instance = comp, \inst34|inst54~0 , inst34|inst54~0, T3, 1
instance = comp, \inst34|inst54 , inst34|inst54, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[36]~10, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[45]~15, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~21 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[54]~21, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~23 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[52]~23, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~27 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[48]~27, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[0]~1, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[1]~3, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[2]~5, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[3]~7, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[4]~9, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[5]~11, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[6]~13, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[7]~15, T3, 1
instance = comp, \inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16 , inst36|inst32|inst|LPM_DIVIDE_component|auto_generated|divider|divider|add_sub_7_result_int[8]~16, T3, 1
instance = comp, \inst36|inst75~1 , inst36|inst75~1, T3, 1
instance = comp, \inst36|inst75~3 , inst36|inst75~3, T3, 1
instance = comp, \inst34|inst52 , inst34|inst52, T3, 1
instance = comp, \inst36|inst3|inst5|14 , inst36|inst3|inst5|14, T3, 1
instance = comp, \inst36|inst3|inst10|sub|78 , inst36|inst3|inst10|sub|78, T3, 1
instance = comp, \inst36|inst80~1 , inst36|inst80~1, T3, 1
instance = comp, \inst36|inst80~2 , inst36|inst80~2, T3, 1
instance = comp, \IR|18 , IR|18, T3, 1
instance = comp, \inst13|inst1|sub|92~0 , inst13|inst1|sub|92~0, T3, 1
instance = comp, \inst13|inst1|sub|90 , inst13|inst1|sub|90, T3, 1
instance = comp, \inst13|inst1|sub|92~1 , inst13|inst1|sub|92~1, T3, 1
instance = comp, \inst13|inst1|sub|87 , inst13|inst1|sub|87, T3, 1
instance = comp, \inst36|inst79~3 , inst36|inst79~3, T3, 1
instance = comp, \IR|17 , IR|17, T3, 1
instance = comp, \inst13|inst1|sub|75~0 , inst13|inst1|sub|75~0, T3, 1
instance = comp, \inst13|inst1|sub|75~1 , inst13|inst1|sub|75~1, T3, 1
instance = comp, \inst13|inst1|sub|9 , inst13|inst1|sub|9, T3, 1
instance = comp, \inst25|inst4~2 , inst25|inst4~2, T3, 1
instance = comp, \IR|16 , IR|16, T3, 1
instance = comp, \inst13|inst|sub|109~0 , inst13|inst|sub|109~0, T3, 1
instance = comp, \inst13|inst|sub|109~1 , inst13|inst|sub|109~1, T3, 1
instance = comp, \inst13|inst|sub|110 , inst13|inst|sub|110, T3, 1
instance = comp, \inst25|inst4~4 , inst25|inst4~4, T3, 1
instance = comp, \inst13|inst|sub|97 , inst13|inst|sub|97, T3, 1
instance = comp, \inst13|inst|sub|102~0 , inst13|inst|sub|102~0, T3, 1
instance = comp, \inst13|inst|sub|99 , inst13|inst|sub|99, T3, 1
instance = comp, \inst13|inst|sub|92~1 , inst13|inst|sub|92~1, T3, 1
instance = comp, \inst13|inst|sub|87 , inst13|inst|sub|87, T3, 1
instance = comp, \inst13|inst|sub|75~0 , inst13|inst|sub|75~0, T3, 1
instance = comp, \inst13|inst|sub|9 , inst13|inst|sub|9, T3, 1
instance = comp, \inst9~clkctrl , inst9~clkctrl, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 , inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out , inst1|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|tdo~0 , inst1|altsyncram_component|auto_generated|mgl_prim2|tdo~0, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0 , inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~11, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~1, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~4, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , inst1|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], T3, 1
instance = comp, \inst1|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , inst1|altsyncram_component|auto_generated|mgl_prim2|tdo~1, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~5, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~7, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~10, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~9, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~6, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5, T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] , inst2|altsyncram_component|auto_generated|mgl_prim2|\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~1 , inst2|altsyncram_component|auto_generated|mgl_prim2|tdo~1, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~6, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~7, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3], T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5], T3, 1
instance = comp, \inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 , inst2|altsyncram_component|auto_generated|mgl_prim2|enable_write~0, T3, 1
instance = comp, \inst25|inst4~0 , inst25|inst4~0, T3, 1
instance = comp, \inst25|inst4~1 , inst25|inst4~1, T3, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, T3, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell, T3, 1
instance = comp, \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell , auto_hub|\jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell, T3, 1
