
Fatbin elf code:
================
arch = sm_90
code version = [1,7]
host = linux
compile_size = 64bit

Fatbin elf code:
================
arch = sm_90
code version = [1,7]
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_90
code version = [8,5]
host = linux
compile_size = 64bit
compressed
ptxasOptions = 

//
//
//
//
//
//

.version 8.5
.target sm_90
.address_size 64

//
//
//

.visible .entry _Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo(
.param .u64 _Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_0,
.param .u64 _Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_1,
.param .u64 _Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_2,
.param .u32 _Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_3,
.param .u32 _Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_4,
.param .u32 _Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_5,
.param .u64 _Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_6
)
{
.reg .pred %p<13>;
.reg .f32 %f<65>;
.reg .b32 %r<39>;
.reg .b64 %rd<21>;


ld.param.u64 %rd4, [_Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_0];
ld.param.u64 %rd5, [_Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_1];
ld.param.u64 %rd6, [_Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_2];
ld.param.u32 %r29, [_Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_3];
ld.param.u32 %r27, [_Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_4];
ld.param.u32 %r28, [_Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_5];
ld.param.u64 %rd7, [_Z32tensor_core_global_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_6];
mov.u32 %r1, %ctaid.y;
shl.b32 %r2, %r1, 4;
mov.u32 %r3, %ctaid.x;
shl.b32 %r4, %r3, 4;
setp.ge.s32 %p1, %r2, %r29;
setp.ge.s32 %p2, %r4, %r27;
or.pred %p3, %p1, %p2;
@%p3 bra $L__BB0_14;

mov.u32 %r30, %tid.x;
or.b32 %r31, %r30, %r3;
or.b32 %r5, %r31, %r1;
cvta.to.global.u64 %rd1, %rd7;
setp.lt.s32 %p4, %r28, 16;
mov.f32 %f57, 0f00000000;
mov.f32 %f58, %f57;
mov.f32 %f59, %f57;
mov.f32 %f60, %f57;
mov.f32 %f61, %f57;
mov.f32 %f62, %f57;
mov.f32 %f63, %f57;
mov.f32 %f64, %f57;
@%p4 bra $L__BB0_10;

mul.lo.s32 %r6, %r2, %r28;
cvta.to.global.u64 %rd2, %rd5;
cvta.to.global.u64 %rd3, %rd4;
mov.u32 %r38, 0;
mov.u32 %r37, 16;
mov.f32 %f57, 0f00000000;

$L__BB0_3:
mov.u32 %r7, %r37;
or.b32 %r9, %r38, %r5;
setp.ne.s32 %p5, %r9, 0;
@%p5 bra $L__BB0_5;

//
mov.u64 %rd8, %clock64;
//
st.global.u64 [%rd1], %rd8;

$L__BB0_5:
add.s32 %r34, %r38, %r6;
mul.wide.s32 %rd9, %r34, 2;
add.s64 %rd10, %rd3, %rd9;
wmma.load.a.sync.aligned.row.m16n16k16.global.f16 {%r10, %r11, %r12, %r13, %r14, %r15, %r16, %r17}, [%rd10], %r28;
mad.lo.s32 %r35, %r38, %r27, %r4;
mul.wide.s32 %rd11, %r35, 2;
add.s64 %rd12, %rd2, %rd11;
wmma.load.b.sync.aligned.col.m16n16k16.global.f16 {%r18, %r19, %r20, %r21, %r22, %r23, %r24, %r25}, [%rd12], %r27;
@%p5 bra $L__BB0_7;

//
mov.u64 %rd13, %clock64;
//
st.global.u64 [%rd1+8], %rd13;
//
mov.u64 %rd14, %clock64;
//
st.global.u64 [%rd1+48], %rd14;

$L__BB0_7:
wmma.mma.sync.aligned.row.col.m16n16k16.f32.f32 {%f64, %f63, %f62, %f61, %f60, %f59, %f58, %f57}, {%r10, %r11, %r12, %r13, %r14, %r15, %r16, %r17}, {%r18, %r19, %r20, %r21, %r22, %r23, %r24, %r25}, {%f64, %f63, %f62, %f61, %f60, %f59, %f58, %f57};
@%p5 bra $L__BB0_9;

//
mov.u64 %rd15, %clock64;
//
st.global.u64 [%rd1+56], %rd15;

$L__BB0_9:
setp.lt.s32 %p8, %r7, %r28;
add.s32 %r37, %r7, 16;
setp.le.s32 %p9, %r37, %r28;
and.pred %p10, %p8, %p9;
mov.u32 %r38, %r7;
@%p10 bra $L__BB0_3;

$L__BB0_10:
setp.ne.s32 %p11, %r5, 0;
@%p11 bra $L__BB0_12;

//
mov.u64 %rd16, %clock64;
//
st.global.u64 [%rd1+64], %rd16;

$L__BB0_12:
mad.lo.s32 %r36, %r2, %r27, %r4;
cvta.to.global.u64 %rd17, %rd6;
mul.wide.s32 %rd18, %r36, 4;
add.s64 %rd19, %rd17, %rd18;
wmma.store.d.sync.aligned.row.m16n16k16.global.f32 [%rd19], {%f64, %f63, %f62, %f61, %f60, %f59, %f58, %f57}, %r27;
@%p11 bra $L__BB0_14;

//
mov.u64 %rd20, %clock64;
//
st.global.u64 [%rd1+72], %rd20;

$L__BB0_14:
ret;

}
//
.visible .entry _Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo(
.param .u64 _Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_0,
.param .u64 _Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_1,
.param .u64 _Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_2,
.param .u32 _Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_3,
.param .u32 _Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_4,
.param .u32 _Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_5,
.param .u64 _Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_6
)
{
.reg .pred %p<28>;
.reg .b16 %rs<5>;
.reg .f32 %f<67>;
.reg .b32 %r<102>;
.reg .b64 %rd<29>;
//
.shared .align 2 .b8 _ZZ32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfoE8shared_A[512];
//
.shared .align 2 .b8 _ZZ32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfoE8shared_B[512];

ld.param.u64 %rd4, [_Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_0];
ld.param.u64 %rd5, [_Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_1];
ld.param.u64 %rd6, [_Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_2];
ld.param.u32 %r44, [_Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_3];
ld.param.u32 %r45, [_Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_4];
ld.param.u32 %r46, [_Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_5];
ld.param.u64 %rd7, [_Z32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfo_param_6];
mov.u32 %r1, %ctaid.y;
shl.b32 %r2, %r1, 4;
mov.u32 %r3, %ctaid.x;
shl.b32 %r4, %r3, 4;
setp.ge.s32 %p1, %r2, %r44;
setp.ge.s32 %p2, %r4, %r45;
or.pred %p3, %p1, %p2;
@%p3 bra $L__BB1_34;

mov.u32 %r5, %tid.x;
or.b32 %r47, %r5, %r3;
or.b32 %r6, %r47, %r1;
cvta.to.global.u64 %rd1, %rd7;
setp.lt.s32 %p4, %r46, 16;
mov.f32 %f59, 0f00000000;
mov.f32 %f60, %f59;
mov.f32 %f61, %f59;
mov.f32 %f62, %f59;
mov.f32 %f63, %f59;
mov.f32 %f64, %f59;
mov.f32 %f65, %f59;
mov.f32 %f66, %f59;
@%p4 bra $L__BB1_30;

mov.u32 %r7, %ntid.x;
cvta.to.global.u64 %rd2, %rd4;
cvta.to.global.u64 %rd3, %rd5;
mov.u32 %r97, 0;
mov.u32 %r96, 16;
mov.f32 %f59, 0f00000000;

$L__BB1_3:
mov.u32 %r8, %r96;
setp.gt.s32 %p5, %r5, 255;
@%p5 bra $L__BB1_8;

mov.u32 %r98, %r5;

$L__BB1_5:
mov.f32 %f49, 0f00000000;
//
{ cvt.rn.f16.f32 %rs1, %f49;}

//
shr.s32 %r50, %r98, 31;
shr.u32 %r51, %r50, 28;
add.s32 %r52, %r98, %r51;
and.b32 %r53, %r52, 2147483632;
sub.s32 %r54, %r98, %r53;
shl.b32 %r55, %r52, 1;
and.b32 %r56, %r55, -32;
mov.u32 %r57, _ZZ32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfoE8shared_A;
add.s32 %r58, %r57, %r56;
shl.b32 %r59, %r54, 1;
add.s32 %r60, %r58, %r59;
st.shared.u16 [%r60], %rs1;
add.s32 %r98, %r98, %r7;
setp.lt.s32 %p6, %r98, 256;
@%p6 bra $L__BB1_5;

mov.u32 %r99, %r5;

$L__BB1_7:
mov.f32 %f50, 0f00000000;
//
{ cvt.rn.f16.f32 %rs2, %f50;}

//
shr.s32 %r61, %r99, 31;
shr.u32 %r62, %r61, 28;
add.s32 %r63, %r99, %r62;
and.b32 %r64, %r63, 2147483632;
sub.s32 %r65, %r99, %r64;
shl.b32 %r66, %r63, 1;
and.b32 %r67, %r66, -32;
mov.u32 %r68, _ZZ32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfoE8shared_B;
add.s32 %r69, %r68, %r67;
shl.b32 %r70, %r65, 1;
add.s32 %r71, %r69, %r70;
st.shared.u16 [%r71], %rs2;
add.s32 %r99, %r99, %r7;
setp.lt.s32 %p7, %r99, 256;
@%p7 bra $L__BB1_7;

$L__BB1_8:
or.b32 %r14, %r97, %r6;
setp.ne.s32 %p8, %r14, 0;
@%p8 bra $L__BB1_10;

//
mov.u64 %rd8, %clock64;
//
st.global.u64 [%rd1+16], %rd8;

$L__BB1_10:
@%p5 bra $L__BB1_19;

mov.u32 %r100, %r5;

$L__BB1_12:
shr.s32 %r72, %r100, 31;
shr.u32 %r73, %r72, 28;
add.s32 %r74, %r100, %r73;
shr.s32 %r16, %r74, 4;
add.s32 %r17, %r16, %r2;
setp.ge.s32 %p10, %r17, %r44;
and.b32 %r75, %r74, -16;
sub.s32 %r18, %r100, %r75;
add.s32 %r19, %r18, %r97;
setp.ge.s32 %p11, %r19, %r46;
or.pred %p12, %p10, %p11;
@%p12 bra $L__BB1_14;

mad.lo.s32 %r76, %r17, %r46, %r19;
mul.wide.s32 %rd9, %r76, 2;
add.s64 %rd10, %rd2, %rd9;
ld.global.u16 %rs3, [%rd10];
shl.b32 %r77, %r16, 5;
mov.u32 %r78, _ZZ32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfoE8shared_A;
add.s32 %r79, %r78, %r77;
shl.b32 %r80, %r18, 1;
add.s32 %r81, %r79, %r80;
st.shared.u16 [%r81], %rs3;

$L__BB1_14:
add.s32 %r100, %r100, %r7;
setp.lt.s32 %p13, %r100, 256;
@%p13 bra $L__BB1_12;

mov.u32 %r101, %r5;

$L__BB1_16:
shr.s32 %r82, %r101, 31;
shr.u32 %r83, %r82, 28;
add.s32 %r84, %r101, %r83;
shr.s32 %r22, %r84, 4;
add.s32 %r23, %r22, %r97;
setp.ge.s32 %p14, %r23, %r46;
and.b32 %r85, %r84, -16;
sub.s32 %r24, %r101, %r85;
add.s32 %r25, %r24, %r4;
setp.ge.s32 %p15, %r25, %r45;
or.pred %p16, %p14, %p15;
@%p16 bra $L__BB1_18;

mad.lo.s32 %r86, %r23, %r45, %r25;
mul.wide.s32 %rd11, %r86, 2;
add.s64 %rd12, %rd3, %rd11;
ld.global.u16 %rs4, [%rd12];
shl.b32 %r87, %r22, 5;
mov.u32 %r88, _ZZ32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfoE8shared_B;
add.s32 %r89, %r88, %r87;
shl.b32 %r90, %r24, 1;
add.s32 %r91, %r89, %r90;
st.shared.u16 [%r91], %rs4;

$L__BB1_18:
add.s32 %r101, %r101, %r7;
setp.lt.s32 %p17, %r101, 256;
@%p17 bra $L__BB1_16;

$L__BB1_19:
@%p8 bra $L__BB1_21;

//
mov.u64 %rd13, %clock64;
//
st.global.u64 [%rd1+24], %rd13;
//
mov.u64 %rd14, %clock64;
//
st.global.u64 [%rd1+80], %rd14;

$L__BB1_21:
bar.sync 0;
@%p8 bra $L__BB1_23;

//
mov.u64 %rd15, %clock64;
//
st.global.u64 [%rd1+88], %rd15;
//
mov.u64 %rd16, %clock64;
//
st.global.u64 [%rd1+32], %rd16;

$L__BB1_23:
mov.u32 %r92, 16;
mov.u32 %r93, _ZZ32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfoE8shared_A;
wmma.load.a.sync.aligned.row.m16n16k16.shared.f16 {%r27, %r28, %r29, %r30, %r31, %r32, %r33, %r34}, [%r93], %r92;
mov.u32 %r94, _ZZ32tensor_core_shared_memory_kernelP6__halfS0_PfiiiP16DeviceTimingInfoE8shared_B;
wmma.load.b.sync.aligned.col.m16n16k16.shared.f16 {%r35, %r36, %r37, %r38, %r39, %r40, %r41, %r42}, [%r94], %r92;
@%p8 bra $L__BB1_25;

//
mov.u64 %rd19, %clock64;
//
st.global.u64 [%rd1+40], %rd19;
//
mov.u64 %rd20, %clock64;
//
st.global.u64 [%rd1+48], %rd20;

$L__BB1_25:
wmma.mma.sync.aligned.row.col.m16n16k16.f32.f32 {%f66, %f65, %f64, %f63, %f62, %f61, %f60, %f59}, {%r27, %r28, %r29, %r30, %r31, %r32, %r33, %r34}, {%r35, %r36, %r37, %r38, %r39, %r40, %r41, %r42}, {%f66, %f65, %f64, %f63, %f62, %f61, %f60, %f59};
@%p8 bra $L__BB1_27;

//
mov.u64 %rd21, %clock64;
//
st.global.u64 [%rd1+56], %rd21;
//
mov.u64 %rd22, %clock64;
//
st.global.u64 [%rd1+96], %rd22;

$L__BB1_27:
bar.sync 0;
@%p8 bra $L__BB1_29;

//
mov.u64 %rd23, %clock64;
//
st.global.u64 [%rd1+104], %rd23;

$L__BB1_29:
setp.lt.s32 %p23, %r8, %r46;
add.s32 %r96, %r8, 16;
setp.le.s32 %p24, %r96, %r46;
and.pred %p25, %p23, %p24;
mov.u32 %r97, %r8;
@%p25 bra $L__BB1_3;

$L__BB1_30:
setp.ne.s32 %p26, %r6, 0;
@%p26 bra $L__BB1_32;

//
mov.u64 %rd24, %clock64;
//
st.global.u64 [%rd1+64], %rd24;

$L__BB1_32:
mad.lo.s32 %r95, %r2, %r45, %r4;
cvta.to.global.u64 %rd25, %rd6;
mul.wide.s32 %rd26, %r95, 4;
add.s64 %rd27, %rd25, %rd26;
wmma.store.d.sync.aligned.row.m16n16k16.global.f32 [%rd27], {%f66, %f65, %f64, %f63, %f62, %f61, %f60, %f59}, %r45;
@%p26 bra $L__BB1_34;

//
mov.u64 %rd28, %clock64;
//
st.global.u64 [%rd1+72], %rd28;

$L__BB1_34:
ret;

}


