
---------- Begin Simulation Statistics ----------
final_tick                                39440630000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    699                       # Simulator instruction rate (inst/s)
host_mem_usage                               12499664                       # Number of bytes of host memory used
host_op_rate                                      715                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34134.67                       # Real time elapsed on the host
host_tick_rate                                 854783                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    23850283                       # Number of instructions simulated
sim_ops                                      24399580                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029178                       # Number of seconds simulated
sim_ticks                                 29177745000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.571838                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1124975                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1152971                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1461                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7165                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1138355                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8655                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10215                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1560                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1205407                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20656                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1518                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7133980                       # Number of instructions committed
system.cpu.committedOps                       7237741                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.377196                       # CPI: cycles per instruction
system.cpu.discardedOps                         20161                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3614314                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            207689                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2226740                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7352352                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296104                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1461                       # number of quiesce instructions executed
system.cpu.numCycles                         24092849                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1461                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4730541     65.36%     65.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3091      0.04%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                 233178      3.22%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2270931     31.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7237741                       # Class of committed instruction
system.cpu.quiesceCycles                     22591543                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        16740497                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           53                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2111226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              665013                       # Transaction distribution
system.membus.trans_dist::ReadResp             666453                       # Transaction distribution
system.membus.trans_dist::WriteReq             403128                       # Transaction distribution
system.membus.trans_dist::WriteResp            403128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1056                       # Transaction distribution
system.membus.trans_dist::CleanEvict              773                       # Transaction distribution
system.membus.trans_dist::ReadExReq               556                       # Transaction distribution
system.membus.trans_dist::ReadExResp              557                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1252                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1053696                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1053696                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         5844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2112632                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        23046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2141708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2107392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2107392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4249496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        11688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       179136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        32142                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       227190                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     67436544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     67436544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                67675766                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3178122                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004591                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3178055    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      67      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3178122                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5524505001                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            29393625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              502468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             5749375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           26253620                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4069462480                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             940750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       780288                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       780288                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1338627                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1338627                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         8640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        14406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        23046                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4214784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      4214784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4237830                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         9504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        22638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        32142                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     67436544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     67436544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     67468686                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         7263053000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          722                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   5817929851                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3679491000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       663552                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       663552                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       390144                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       390144                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2107392                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2107392                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     67436544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     67436544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1309012                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1309012    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1309012                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3151456125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3707904000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     48758784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     24969216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     73728000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     28311552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     42467328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     70778880                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     12189696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       780288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     12969984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      7077888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1327104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      8404992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1671095008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    855762363                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2526857370                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    970313230                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1455469845                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2425783075                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2641408238                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2311232208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4952640446                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          188                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           66                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          254                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       412369                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       144768                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         557137                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       412369                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       412369                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       412369                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       144768                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        557137                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     42467328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         111552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42578880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        67584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     24969216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25036800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       663552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              665295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1056                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       390144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             391200                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1455469845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3823188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1459293033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2316286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    855762363                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            858078649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2316286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2311232208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3823188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2317371682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1052971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000327670250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          385                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          385                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1197784                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             417001                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      665294                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     391200                       # Number of write requests accepted
system.mem_ctrls.readBursts                    665294                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   391200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    749                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24446                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21407770865                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3322725000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             38852077115                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32214.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58464.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       584                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   619622                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  364094                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                665294                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               391200                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  587511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   23292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   23058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   23138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  64945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.022212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.949673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.731123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2143      2.98%      2.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1632      2.27%      5.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1153      1.60%      6.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1004      1.39%      8.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1053      1.46%      9.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1133      1.57%     11.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          984      1.37%     12.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1260      1.75%     14.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        61670     85.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72032                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1726.096104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1520.772107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    641.227427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              4      1.04%      1.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          141     36.62%     37.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           17      4.42%     42.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          199     51.69%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071           21      5.45%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            3      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           385                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1016.103896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    983.455385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    102.599797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      1.04%      1.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           29      7.53%      8.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          352     91.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           385                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42530880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   47936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25036800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42578816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25036800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1457.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       858.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1459.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    858.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29177478125                       # Total gap between requests
system.mem_ctrls.avgGap                      27617.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     42420928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       109952                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        68608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     24968192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1453879592.134347438812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3768351.529564741533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2351381.163965892512                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 855727267.477318763733                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       663552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1742                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1056                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       390144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  38778277985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     73799130                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  33191111750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 520447485250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58440.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42364.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  31430977.04                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1333988.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15097234910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1578360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12504681090                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2922                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1461                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9664806.810404                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2448306.916663                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1461    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5655000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11978125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1461                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     25320347250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14120282750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3834845                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3834845                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3834845                       # number of overall hits
system.cpu.icache.overall_hits::total         3834845                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          188                       # number of overall misses
system.cpu.icache.overall_misses::total           188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8166875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8166875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8166875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8166875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3835033                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3835033                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3835033                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3835033                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000049                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000049                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43440.824468                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43440.824468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43440.824468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43440.824468                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7867625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7867625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7867625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7867625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41849.069149                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41849.069149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41849.069149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41849.069149                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3834845                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3834845                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8166875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8166875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3835033                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3835033                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43440.824468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43440.824468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7867625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7867625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41849.069149                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41849.069149                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           324.028219                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1769905                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                20                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          88495.250000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   324.028219                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.632868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.632868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          328                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          324                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7670254                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7670254                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       380309                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           380309                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       380309                       # number of overall hits
system.cpu.dcache.overall_hits::total          380309                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2330                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2330                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2330                       # number of overall misses
system.cpu.dcache.overall_misses::total          2330                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    171263750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    171263750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    171263750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    171263750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       382639                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       382639                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       382639                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       382639                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006089                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006089                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006089                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006089                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73503.755365                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73503.755365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73503.755365                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73503.755365                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1056                       # number of writebacks
system.cpu.dcache.writebacks::total              1056                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          522                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          522                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          522                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          522                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1808                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1808                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1808                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        14445                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        14445                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    133496250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    133496250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    133496250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    133496250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     31751000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     31751000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004725                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004725                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004725                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004725                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73836.421460                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73836.421460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73836.421460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73836.421460                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2198.061613                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2198.061613                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1809                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       231432                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          231432                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1297                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    100436250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    100436250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       232729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       232729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005573                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77437.355436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77437.355436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1252                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1461                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1461                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     96660125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     96660125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     31751000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     31751000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005380                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77204.572684                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77204.572684                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21732.375086                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21732.375086                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       148877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         148877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     70827500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70827500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       149910                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       149910                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68564.859632                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68564.859632                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        12984                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        12984                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36836125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36836125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66252.023381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66252.023381                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1053696                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1053696                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  10949157625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  10949157625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10391.192170                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10391.192170                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       279398                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       279398                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       774298                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       774298                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  10641312376                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  10641312376                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13743.174302                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13743.174302                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              138865                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1809                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.763405                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          429                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9961933                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9961933                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  39440630000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                39440775625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    699                       # Simulator instruction rate (inst/s)
host_mem_usage                               12499664                       # Number of bytes of host memory used
host_op_rate                                      715                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34134.76                       # Real time elapsed on the host
host_tick_rate                                 854785                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    23850292                       # Number of instructions simulated
sim_ops                                      24399595                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029178                       # Number of seconds simulated
sim_ticks                                 29177890625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.571333                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1124976                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1152978                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1462                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7167                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1138355                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8655                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10215                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1560                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1205416                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20658                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1518                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     7133989                       # Number of instructions committed
system.cpu.committedOps                       7237756                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.377224                       # CPI: cycles per instruction
system.cpu.discardedOps                         20168                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3614335                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            207689                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          2226741                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7352537                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.296101                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     1461                       # number of quiesce instructions executed
system.cpu.numCycles                         24093082                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      1461                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4730549     65.36%     65.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3091      0.04%     65.40% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.40% # Class of committed instruction
system.cpu.op_class_0::MemRead                 233184      3.22%     68.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2270931     31.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7237756                       # Class of committed instruction
system.cpu.quiesceCycles                     22591543                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        16740545                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           53                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2111230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              665013                       # Transaction distribution
system.membus.trans_dist::ReadResp             666455                       # Transaction distribution
system.membus.trans_dist::WriteReq             403128                       # Transaction distribution
system.membus.trans_dist::WriteResp            403128                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1057                       # Transaction distribution
system.membus.trans_dist::CleanEvict              774                       # Transaction distribution
system.membus.trans_dist::ReadExReq               556                       # Transaction distribution
system.membus.trans_dist::ReadExResp              557                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1254                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq      1053696                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       1053696                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          186                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         5844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      2112638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        23046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      2141714                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2107392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2107392                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4249502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        12032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        11688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       179328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        32142                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       227382                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     67436544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     67436544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                67675958                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3178124                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000021                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004591                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3178057    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      67      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3178124                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5524514626                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            29393625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              502468                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             5749375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           26265120                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         4069462480                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy             940750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       780288                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       780288                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1338627                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1338627                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         8640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        14406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        23046                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      4214784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      4214784                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      4237830                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         9504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        22638                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        32142                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     67436544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     67436544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     67468686                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         7263053000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             24.9                       # Network utilization (%)
system.acctest.local_bus.averageQueuingDelay          722                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.reqLayer0.occupancy   5817929851                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         19.9                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3679491000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       663552                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       663552                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       390144                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       390144                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2107392                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2107392                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     67436544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     67436544                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1309012                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1309012    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1309012                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3151456125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   3707904000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.7                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     48758784                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     24969216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     73728000                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     28311552                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     42467328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     70778880                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     12189696                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       780288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     12969984                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      7077888                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1327104                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      8404992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1671086667                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    855758092                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2526844759                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    970308387                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1455462581                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2425770968                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2641395055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2311220673                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4952615727                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4224                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        16256                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          188                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           66                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          254                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       412367                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       144767                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         557134                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       412367                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       412367                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       412367                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       144767                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        557134                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     42467328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         111680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42579008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        67648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     24969216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25036864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       663552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              665297                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1057                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       390144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             391201                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1455462581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3827556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1459290137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2318468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    855758092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            858076559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2318468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2311220673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3827556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2317366696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1052971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000327670250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          385                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          385                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1197789                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             417001                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      665296                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     391201                       # Number of write requests accepted
system.mem_ctrls.readBursts                    665296                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   391201                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    749                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             41538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             41554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             41529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             41565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             41537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             41524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            41522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24446                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  21407770865                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3322735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             38852129615                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32214.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58464.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       584                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   619624                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  364094                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                665296                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               391201                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  587511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   23292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   23058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   23138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  64945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1170                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        72032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.022212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   854.949673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.731123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2143      2.98%      2.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1632      2.27%      5.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1153      1.60%      6.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1004      1.39%      8.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1053      1.46%      9.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1133      1.57%     11.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          984      1.37%     12.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1260      1.75%     14.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        61670     85.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        72032                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1726.096104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1520.772107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    641.227427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63              4      1.04%      1.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087          141     36.62%     37.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047           17      4.42%     42.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111          199     51.69%     93.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071           21      5.45%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            3      0.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           385                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1016.103896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    983.455385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    102.599797                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      1.04%      1.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           29      7.53%      8.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          352     91.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           385                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42531008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   47936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25036800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                42578944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25036864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1457.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       858.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1459.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    858.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29177919375                       # Total gap between requests
system.mem_ctrls.avgGap                      27617.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     42420928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       110080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        68608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     24968192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1453872335.913590431213                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3772719.605223346967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2351369.428371760529                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 855722996.596845269203                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       663552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1744                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1057                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       390144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  38778277985                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     73851630                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  33191111750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 520447485250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58440.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42346.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  31401241.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1333988.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15097234910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1578360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12504826715                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                2922                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          1461                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9664806.810404                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2448306.916663                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         1461    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5655000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11978125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            1461                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     25320492875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  14120282750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3834856                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3834856                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3834856                       # number of overall hits
system.cpu.icache.overall_hits::total         3834856                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          188                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            188                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          188                       # number of overall misses
system.cpu.icache.overall_misses::total           188                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      8166875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8166875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      8166875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8166875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3835044                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3835044                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3835044                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3835044                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000049                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000049                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43440.824468                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43440.824468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43440.824468                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43440.824468                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7867625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7867625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7867625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7867625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41849.069149                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41849.069149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41849.069149                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41849.069149                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3834856                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3834856                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          188                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      8166875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8166875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3835044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3835044                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43440.824468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43440.824468                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7867625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7867625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41849.069149                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41849.069149                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           324.028239                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8222954                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               348                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23629.178161                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   324.028239                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.632868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.632868                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          328                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          324                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.640625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7670276                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7670276                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       380313                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           380313                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       380313                       # number of overall hits
system.cpu.dcache.overall_hits::total          380313                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2332                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2332                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2332                       # number of overall misses
system.cpu.dcache.overall_misses::total          2332                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    171384375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    171384375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    171384375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    171384375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       382645                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       382645                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       382645                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       382645                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006094                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006094                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006094                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006094                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73492.442110                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73492.442110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73492.442110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73492.442110                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1057                       # number of writebacks
system.cpu.dcache.writebacks::total              1057                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          522                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          522                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          522                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          522                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1810                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1810                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        14445                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        14445                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    133613625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    133613625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    133613625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    133613625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     31751000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     31751000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004730                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004730                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004730                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004730                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73819.682320                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73819.682320                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73819.682320                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73819.682320                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2198.061613                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2198.061613                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   1811                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       231436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          231436                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    100556875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    100556875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       232735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       232735                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77410.989222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77410.989222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1461                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1461                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     96777500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     96777500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     31751000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     31751000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77175.039872                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77175.039872                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21732.375086                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21732.375086                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       148877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         148877                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     70827500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70827500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       149910                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       149910                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68564.859632                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68564.859632                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        12984                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        12984                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36836125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36836125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66252.023381                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66252.023381                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data      1053696                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total      1053696                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data  10949157625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total  10949157625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10391.192170                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10391.192170                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data       279398                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total       279398                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       774298                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       774298                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data  10641312376                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total  10641312376                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 13743.174302                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 13743.174302                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              385660                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            166.018080                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          427                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9961959                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9961959                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  39440775625                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
