# Single_cycle_mips_processor
### design of Risc-v 32 single cycle mips processor supporting the folllowing instructions:
## R-format instructions:

add,sub,and,or,xr,nor,slt,sll,sra,srl

## I-format instructions:

addi,andi,ori,xori,slti,lui,lw,lh,lb,sw,sh,sb,beq,bne

## j-format
j
