// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s_HH_
#define _pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<8> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<8> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<8> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_out< sc_lv<8> > res_V_data_V_din;
    sc_in< sc_logic > res_V_data_V_full_n;
    sc_out< sc_logic > res_V_data_V_write;


    // Module declarations
    pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s(sc_module_name name);
    SC_HAS_PROCESS(pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s);

    ~pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config49_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln106_reg_724;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > icmp_ln106_reg_724_pp0_iter3_reg;
    sc_signal< sc_lv<13> > indvar_flatten_reg_193;
    sc_signal< sc_lv<1> > icmp_ln106_fu_278_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op18;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln106_reg_724_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln106_reg_724_pp0_iter2_reg;
    sc_signal< sc_lv<13> > add_ln106_fu_284_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > tmp_data_0_V_reg_733;
    sc_signal< sc_lv<8> > tmp_data_1_V_reg_738;
    sc_signal< sc_lv<8> > tmp_data_2_V_reg_743;
    sc_signal< sc_lv<8> > tmp_data_3_V_reg_748;
    sc_signal< sc_lv<1> > tmp_99_reg_754;
    sc_signal< sc_lv<1> > tmp_100_reg_759;
    sc_signal< sc_lv<12> > trunc_ln708_33_reg_764;
    sc_signal< sc_lv<1> > tmp_101_reg_769;
    sc_signal< sc_lv<10> > trunc_ln708_34_reg_774;
    sc_signal< sc_lv<1> > tmp_102_reg_779;
    sc_signal< sc_lv<14> > add_ln1192_35_fu_418_p2;
    sc_signal< sc_lv<14> > add_ln1192_35_reg_784;
    sc_signal< sc_lv<1> > p_Result_s_reg_789;
    sc_signal< sc_lv<8> > p_Val2_2_fu_531_p2;
    sc_signal< sc_lv<8> > p_Val2_2_reg_795;
    sc_signal< sc_lv<1> > carry_2_fu_551_p2;
    sc_signal< sc_lv<1> > carry_2_reg_801;
    sc_signal< sc_lv<1> > p_Result_4_fu_557_p3;
    sc_signal< sc_lv<1> > p_Result_4_reg_807;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_591_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_reg_812;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_597_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_reg_818;
    sc_signal< sc_lv<1> > and_ln786_fu_631_p2;
    sc_signal< sc_lv<1> > and_ln786_reg_823;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<8> > mul_ln1118_fu_204_p1;
    sc_signal< sc_lv<8> > mul_ln1118_14_fu_206_p1;
    sc_signal< sc_lv<8> > mul_ln1118_15_fu_207_p1;
    sc_signal< sc_lv<15> > mul_ln1118_fu_204_p2;
    sc_signal< sc_lv<13> > trunc_ln_fu_310_p4;
    sc_signal< sc_lv<15> > mul_ln1118_14_fu_206_p2;
    sc_signal< sc_lv<13> > trunc_ln708_s_fu_336_p4;
    sc_signal< sc_lv<14> > mul_ln1118_15_fu_207_p2;
    sc_signal< sc_lv<11> > shl_ln_fu_383_p3;
    sc_signal< sc_lv<12> > sext_ln1118_49_fu_390_p1;
    sc_signal< sc_lv<12> > sext_ln1118_48_fu_380_p1;
    sc_signal< sc_lv<12> > sub_ln1118_fu_394_p2;
    sc_signal< sc_lv<14> > sext_ln415_fu_320_p1;
    sc_signal< sc_lv<14> > sext_ln415_27_fu_346_p1;
    sc_signal< sc_lv<13> > zext_ln415_fu_433_p1;
    sc_signal< sc_lv<13> > sext_ln415_28_fu_430_p1;
    sc_signal< sc_lv<13> > add_ln415_fu_436_p2;
    sc_signal< sc_lv<11> > zext_ln415_16_fu_449_p1;
    sc_signal< sc_lv<11> > sext_ln415_30_fu_446_p1;
    sc_signal< sc_lv<11> > add_ln415_16_fu_452_p2;
    sc_signal< sc_lv<2> > zext_ln1118_fu_424_p1;
    sc_signal< sc_lv<2> > zext_ln1118_13_fu_427_p1;
    sc_signal< sc_lv<2> > add_ln1192_fu_465_p2;
    sc_signal< sc_lv<15> > sext_ln1192_fu_462_p1;
    sc_signal< sc_lv<15> > zext_ln1192_fu_471_p1;
    sc_signal< sc_lv<15> > add_ln1192_36_fu_475_p2;
    sc_signal< sc_lv<15> > sext_ln415_29_fu_442_p1;
    sc_signal< sc_lv<15> > sext_ln415_31_fu_458_p1;
    sc_signal< sc_lv<15> > acc_0_V_fu_481_p2;
    sc_signal< sc_lv<15> > acc_0_V_7_fu_487_p2;
    sc_signal< sc_lv<1> > tmp_105_fu_519_p3;
    sc_signal< sc_lv<8> > zext_ln415_17_fu_527_p1;
    sc_signal< sc_lv<8> > p_Val2_s_fu_501_p4;
    sc_signal< sc_lv<1> > tmp_106_fu_537_p3;
    sc_signal< sc_lv<1> > p_Result_3_fu_511_p3;
    sc_signal< sc_lv<1> > xor_ln416_fu_545_p2;
    sc_signal< sc_lv<2> > tmp_fu_565_p4;
    sc_signal< sc_lv<3> > tmp_2_fu_581_p4;
    sc_signal< sc_lv<1> > tmp_108_fu_603_p3;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_575_p2;
    sc_signal< sc_lv<1> > xor_ln779_fu_611_p2;
    sc_signal< sc_lv<1> > and_ln779_fu_617_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_623_p3;
    sc_signal< sc_lv<1> > deleted_zeros_fu_637_p3;
    sc_signal< sc_lv<1> > xor_ln785_7_fu_646_p2;
    sc_signal< sc_lv<1> > or_ln785_4_fu_652_p2;
    sc_signal< sc_lv<1> > xor_ln785_8_fu_657_p2;
    sc_signal< sc_lv<1> > and_ln781_fu_642_p2;
    sc_signal< sc_lv<1> > or_ln786_fu_668_p2;
    sc_signal< sc_lv<1> > xor_ln786_fu_673_p2;
    sc_signal< sc_lv<1> > underflow_fu_679_p2;
    sc_signal< sc_lv<1> > overflow_fu_662_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_690_p2;
    sc_signal< sc_lv<1> > or_ln340_4_fu_684_p2;
    sc_signal< sc_lv<1> > or_ln340_24_fu_695_p2;
    sc_signal< sc_lv<8> > select_ln340_fu_701_p3;
    sc_signal< sc_lv<8> > select_ln388_fu_708_p3;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state7;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<15> ap_const_lv15_7FDD;
    static const sc_lv<15> ap_const_lv15_7FDB;
    static const sc_lv<14> ap_const_lv14_3FE7;
    static const sc_lv<13> ap_const_lv13_1000;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_80;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_591_p2();
    void thread_Range1_all_zeros_fu_597_p2();
    void thread_Range2_all_ones_fu_575_p2();
    void thread_acc_0_V_7_fu_487_p2();
    void thread_acc_0_V_fu_481_p2();
    void thread_add_ln106_fu_284_p2();
    void thread_add_ln1192_35_fu_418_p2();
    void thread_add_ln1192_36_fu_475_p2();
    void thread_add_ln1192_fu_465_p2();
    void thread_add_ln415_16_fu_452_p2();
    void thread_add_ln415_fu_436_p2();
    void thread_and_ln779_fu_617_p2();
    void thread_and_ln781_fu_642_p2();
    void thread_and_ln786_fu_631_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_carry_2_fu_551_p2();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_deleted_ones_fu_623_p3();
    void thread_deleted_zeros_fu_637_p3();
    void thread_icmp_ln106_fu_278_p2();
    void thread_io_acc_block_signal_op18();
    void thread_mul_ln1118_14_fu_206_p1();
    void thread_mul_ln1118_14_fu_206_p2();
    void thread_mul_ln1118_15_fu_207_p1();
    void thread_mul_ln1118_15_fu_207_p2();
    void thread_mul_ln1118_fu_204_p1();
    void thread_mul_ln1118_fu_204_p2();
    void thread_or_ln340_24_fu_695_p2();
    void thread_or_ln340_4_fu_684_p2();
    void thread_or_ln340_fu_690_p2();
    void thread_or_ln785_4_fu_652_p2();
    void thread_or_ln786_fu_668_p2();
    void thread_overflow_fu_662_p2();
    void thread_p_Result_3_fu_511_p3();
    void thread_p_Result_4_fu_557_p3();
    void thread_p_Val2_2_fu_531_p2();
    void thread_p_Val2_s_fu_501_p4();
    void thread_res_V_data_V_blk_n();
    void thread_res_V_data_V_din();
    void thread_res_V_data_V_write();
    void thread_select_ln340_fu_701_p3();
    void thread_select_ln388_fu_708_p3();
    void thread_sext_ln1118_48_fu_380_p1();
    void thread_sext_ln1118_49_fu_390_p1();
    void thread_sext_ln1192_fu_462_p1();
    void thread_sext_ln415_27_fu_346_p1();
    void thread_sext_ln415_28_fu_430_p1();
    void thread_sext_ln415_29_fu_442_p1();
    void thread_sext_ln415_30_fu_446_p1();
    void thread_sext_ln415_31_fu_458_p1();
    void thread_sext_ln415_fu_320_p1();
    void thread_shl_ln_fu_383_p3();
    void thread_sub_ln1118_fu_394_p2();
    void thread_tmp_105_fu_519_p3();
    void thread_tmp_106_fu_537_p3();
    void thread_tmp_108_fu_603_p3();
    void thread_tmp_2_fu_581_p4();
    void thread_tmp_fu_565_p4();
    void thread_trunc_ln708_s_fu_336_p4();
    void thread_trunc_ln_fu_310_p4();
    void thread_underflow_fu_679_p2();
    void thread_xor_ln416_fu_545_p2();
    void thread_xor_ln779_fu_611_p2();
    void thread_xor_ln785_7_fu_646_p2();
    void thread_xor_ln785_8_fu_657_p2();
    void thread_xor_ln786_fu_673_p2();
    void thread_zext_ln1118_13_fu_427_p1();
    void thread_zext_ln1118_fu_424_p1();
    void thread_zext_ln1192_fu_471_p1();
    void thread_zext_ln415_16_fu_449_p1();
    void thread_zext_ln415_17_fu_527_p1();
    void thread_zext_ln415_fu_433_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
