==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcvc1902-vsvd1760-2MP-e-S 
INFO: [HLS 200-1611] Setting target device to 'xcvc1902-vsvd1760-2MP-e-S'
INFO: [HLS 200-1510] Running: create_clock -period 299.996999MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_debug -enable 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection sim 
WARNING: [HLS 200-483] The 'config_export -deadlock_detection' command is deprecated and will be removed in a future release. Use 'config_rtl -deadlock_detection' as its replacement.
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname setup_marginal_aie 
INFO: [HLS 200-1907] Replacing 'config_export -deadlock_detection=sim' with 'config_rtl -deadlock_detection=sim' in current solution file
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 874.457 MB.
INFO: [HLS 200-10] Analyzing design file '/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.57 seconds. CPU system time: 1.05 seconds. Elapsed time: 6.64 seconds; current allocated memory: 876.379 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.38 seconds. CPU system time: 0.89 seconds. Elapsed time: 5.28 seconds; current allocated memory: 877.156 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 877.156 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 877.598 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 877.676 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_1' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43) in function 'setup_marginal_aie' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 898.910 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 898.910 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'setup_marginal_aie' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_1'.
WARNING: [HLS 200-880] The II Violation in module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('s_write_ln45', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:45) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:45) and axis write operation ('s_write_ln44', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44).
WARNING: [HLS 200-880] The II Violation in module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('s_write_ln46', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:46) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:46) and axis write operation ('s_write_ln44', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44).
WARNING: [HLS 200-880] The II Violation in module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('s_write_ln47', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:47) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:47) and axis write operation ('s_write_ln44', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44).
WARNING: [HLS 200-880] The II Violation in module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('s_write_ln48', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:48) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:48) and axis write operation ('s_write_ln44', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44).
WARNING: [HLS 200-880] The II Violation in module 'setup_marginal_aie_Pipeline_VITIS_LOOP_43_1' (loop 'VITIS_LOOP_43_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between axis write operation ('s_write_ln51', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:51) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:51) and axis write operation ('s_write_ln44', /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44) on port 's' (/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:44).
