// Seed: 3044893688
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output wire id_3,
    output id_4,
    input logic id_5,
    output logic id_6
);
  assign id_4 = id_0;
  always @(1 or posedge 1'b0 == ~id_5 & 1) begin
    if (id_0) begin
      id_3[1'b0] = 1 == {id_5, id_5, 1} ? id_5 : 1'b0;
    end
    id_4 <= 1 == id_0;
  end
endmodule
