
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120404                       # Number of seconds simulated
sim_ticks                                120403584294                       # Number of ticks simulated
final_tick                               1178262405607                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85736                       # Simulator instruction rate (inst/s)
host_op_rate                                   108253                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3113706                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908000                       # Number of bytes of host memory used
host_seconds                                 38668.90                       # Real time elapsed on the host
sim_insts                                  3315325764                       # Number of instructions simulated
sim_ops                                    4186035590                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2201216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       598144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       462720                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3267200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1283200                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1283200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17197                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4673                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3615                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 25525                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10025                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10025                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     18281981                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14883                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      4967826                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3843075                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27135405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10631                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14883                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17009                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              42524                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10657490                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10657490                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10657490                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     18281981                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14883                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      4967826                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3843075                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               37792895                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               144542119                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23176782                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19086332                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1932239                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9357670                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8668140                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2436474                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87483                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104474841                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128032305                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23176782                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11104614                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27188270                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6257024                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5611618                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12103304                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141567580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.101686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.543712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       114379310     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783694      1.97%     82.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2364262      1.67%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2379617      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265001      1.60%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125945      0.80%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778993      0.55%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977822      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13512936      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141567580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.160346                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.885779                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103303344                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7028369                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26839677                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109790                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4286391                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731584                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6461                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154432902                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51154                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4286391                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103819374                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4347672                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1517984                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26423762                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1172389                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152974690                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2159                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403905                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       621874                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        19983                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214024458                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713020212                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713020212                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45765233                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33995                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17973                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3805431                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15182836                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902650                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310295                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1695486                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149102521                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33992                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139166170                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108855                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25149619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57128985                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1948                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141567580                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.983037                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.582042                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84196885     59.47%     59.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23729859     16.76%     76.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11948057      8.44%     84.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7803646      5.51%     90.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6906724      4.88%     95.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2702779      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3064633      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119306      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95691      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141567580                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976884     74.81%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        156625     11.99%     86.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172272     13.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114939725     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2011158      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14354915     10.31%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7844350      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139166170                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.962807                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305781                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009383                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    421314556                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174286807                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135056307                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140471951                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       200484                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2970707                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1159                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          683                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160980                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          593                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4286391                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3656448                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       255778                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149136513                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1166516                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15182836                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902650                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17970                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        204080                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13084                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          683                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085674                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233672                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136793581                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14105681                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372589                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21948336                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19291639                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7842655                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.946393                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135062276                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135056307                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81499091                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221121967                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.934373                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368571                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26723049                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1957181                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137281189                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.891760                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.709032                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88180555     64.23%     64.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22506635     16.39%     80.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10809260      7.87%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4818051      3.51%     92.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3765591      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1536467      1.12%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561996      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095139      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007495      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137281189                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007495                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283418659                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302576573                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56411                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2974539                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.445421                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.445421                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.691840                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.691840                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618148340                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186359269                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145802240                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               144542119                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24212679                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19632155                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2069206                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9752999                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9306733                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2603022                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95874                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105724476                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132412647                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24212679                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11909755                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29128300                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6737180                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2728318                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12349876                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1623241                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142222696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.543585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       113094396     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2044459      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3750845      2.64%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3402851      2.39%     85.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2169176      1.53%     87.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1776974      1.25%     88.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1029405      0.72%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1076931      0.76%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13877659      9.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142222696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.167513                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.916083                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104653451                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4133131                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28751455                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48923                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4635730                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4189528                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5876                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     160165277                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        46470                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4635730                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       105502581                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1110687                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1821649                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27932404                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1219639                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     158376047                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        233781                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       525564                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    224003367                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    737465054                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    737465054                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177323121                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46680245                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34920                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17460                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4378858                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15008272                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7455227                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84110                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1672585                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         155381492                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34920                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144401231                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       162685                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27258798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59754100                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    142222696                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.015318                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.560661                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     81743865     57.48%     57.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24886184     17.50%     74.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13086353      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7566711      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8375335      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3107552      2.18%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2760934      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       528592      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       167170      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142222696                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         578236     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118823     14.16%     83.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       142325     16.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121598943     84.21%     84.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2042966      1.41%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17460      0.01%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13325800      9.23%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7416062      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144401231                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.999025                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             839384                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005813                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    432027227                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    182675426                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141228515                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145240615                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       279475                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3448558                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       132222                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4635730                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         717457                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       110898                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    155416412                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63069                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15008272                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7455227                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17460                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96121                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1149807                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1157917                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2307724                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142021476                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12800858                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2379755                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20216572                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20210275                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7415714                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.982561                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141358334                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141228515                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82396341                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        231418615                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.977075                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356049                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103272559                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127158668                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28258177                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34920                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2089526                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137586966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.924206                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.694236                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85278878     61.98%     61.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24229956     17.61%     79.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12038242      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4096261      2.98%     91.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5042690      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1766467      1.28%     96.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1243171      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1029084      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2862217      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137586966                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103272559                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127158668                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18882719                       # Number of memory references committed
system.switch_cpus1.commit.loads             11559714                       # Number of loads committed
system.switch_cpus1.commit.membars              17460                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18353979                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114560186                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2622622                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2862217                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           290141594                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          315469602                       # The number of ROB writes
system.switch_cpus1.timesIdled                  43903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2319423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103272559                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127158668                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103272559                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.399618                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.399618                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.714481                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.714481                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       639455366                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197671754                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      149299208                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34920                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               144542119                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24329107                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19931621                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2063570                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9914175                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9617322                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2489728                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94816                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    107985959                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             130588328                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24329107                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12107050                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28290639                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6174970                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3653610                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12633462                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1612938                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144023845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.109378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.534063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       115733206     80.36%     80.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2281467      1.58%     81.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3878526      2.69%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2255922      1.57%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1765577      1.23%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1554652      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          954835      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2391216      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13208444      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144023845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168318                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.903462                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107303934                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4859278                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27694000                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        73269                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4093358                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3988684                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     157402635                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4093358                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       107846437                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         614275                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3319294                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27207287                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       943189                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156333229                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         96141                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       543880                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    220734576                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    727314604                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    727314604                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176734214                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        44000362                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35164                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17608                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2741940                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14514863                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7424130                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        72118                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1688375                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         151200759                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35164                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141951215                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        90340                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22499492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49867194                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144023845                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.985609                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546895                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     86098459     59.78%     59.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22237083     15.44%     75.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11969266      8.31%     83.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8895257      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8670343      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3205610      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2437999      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       326211      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       183617      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144023845                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         126041     27.98%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     27.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        168558     37.42%     65.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       155902     34.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119813943     84.41%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1921395      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17556      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12800018      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7398303      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141951215                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.982075                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             450501                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003174                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    428467116                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    173735655                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138921360                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     142401716                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       290048                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3030926                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       121497                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4093358                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         411435                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54835                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    151235923                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       788011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14514863                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7424130                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17608                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44423                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1187714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1095991                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2283705                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139738414                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12478821                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2212801                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19876927                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19775443                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7398106                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.966766                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138921416                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138921360                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82130579                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        227529489                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.961113                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360967                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102758064                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126663761                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24572426                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35112                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2080899                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139930487                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.905191                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.713907                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88700628     63.39%     63.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24690378     17.64%     81.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9656823      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5079888      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4322812      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2081755      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       975202      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1515170      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2907831      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139930487                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102758064                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126663761                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18786570                       # Number of memory references committed
system.switch_cpus2.commit.loads             11483937                       # Number of loads committed
system.switch_cpus2.commit.membars              17556                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18377578                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114029945                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2619749                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2907831                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           288258843                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          306567381                       # The number of ROB writes
system.switch_cpus2.timesIdled                  24091                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 518274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102758064                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126663761                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102758064                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.406626                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.406626                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710921                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710921                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       628403577                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193970619                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      146957799                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35112                       # number of misc regfile writes
system.l20.replacements                         17207                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          678968                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27447                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.737421                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.812276                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.888120                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5860.755646                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4361.543957                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001349                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000380                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.572339                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.425932                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        80325                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  80325                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18490                       # number of Writeback hits
system.l20.Writeback_hits::total                18490                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        80325                       # number of demand (read+write) hits
system.l20.demand_hits::total                   80325                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        80325                       # number of overall hits
system.l20.overall_hits::total                  80325                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        17197                       # number of ReadReq misses
system.l20.ReadReq_misses::total                17207                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        17197                       # number of demand (read+write) misses
system.l20.demand_misses::total                 17207                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        17197                       # number of overall misses
system.l20.overall_misses::total                17207                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2340359                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4912592092                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4914932451                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2340359                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4912592092                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4914932451                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2340359                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4912592092                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4914932451                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        97522                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              97532                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18490                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18490                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        97522                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               97532                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        97522                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              97532                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176340                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176424                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176340                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176424                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176340                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176424                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 234035.900000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 285665.644705                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 285635.639623                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 234035.900000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 285665.644705                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 285635.639623                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 234035.900000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 285665.644705                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 285635.639623                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4268                       # number of writebacks
system.l20.writebacks::total                     4268                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        17197                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           17207                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        17197                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            17207                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        17197                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           17207                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1719564                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3847829046                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3849548610                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1719564                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3847829046                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3849548610                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1719564                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3847829046                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3849548610                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176340                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176424                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176340                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176424                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176340                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176424                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 171956.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 223750.017212                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 223719.916894                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 171956.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 223750.017212                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 223719.916894                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 171956.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 223750.017212                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 223719.916894                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4688                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          373578                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14928                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.025322                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.066247                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.501953                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2189.491427                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7722.940373                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030768                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001221                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.213818                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.754193                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35550                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35550                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10691                       # number of Writeback hits
system.l21.Writeback_hits::total                10691                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35550                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35550                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35550                       # number of overall hits
system.l21.overall_hits::total                  35550                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4673                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4687                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4673                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4687                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4673                       # number of overall misses
system.l21.overall_misses::total                 4687                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3555551                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   1343151794                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     1346707345                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3555551                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   1343151794                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      1346707345                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3555551                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   1343151794                       # number of overall miss cycles
system.l21.overall_miss_latency::total     1346707345                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40223                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40237                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10691                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10691                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40223                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40237                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40223                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40237                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.116177                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116485                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.116177                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116485                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.116177                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116485                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 253967.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 287428.160496                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 287328.215276                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 253967.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 287428.160496                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 287328.215276                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 253967.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 287428.160496                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 287328.215276                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3353                       # number of writebacks
system.l21.writebacks::total                     3353                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4673                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4687                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4673                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4687                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4673                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4687                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2687308                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1053778452                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1056465760                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2687308                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1053778452                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1056465760                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2687308                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1053778452                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1056465760                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.116177                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116485                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.116177                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116485                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.116177                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116485                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 191950.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 225503.627648                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 225403.405163                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 191950.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 225503.627648                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 225403.405163                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 191950.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 225503.627648                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 225403.405163                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3631                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          336061                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15919                       # Sample count of references to valid blocks.
system.l22.avg_refs                         21.110685                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          691.899583                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.022054                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1733.124995                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.469159                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9843.484209                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056307                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001222                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.141042                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000364                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.801065                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        30197                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  30197                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9938                       # number of Writeback hits
system.l22.Writeback_hits::total                 9938                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        30197                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30197                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        30197                       # number of overall hits
system.l22.overall_hits::total                  30197                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3615                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3631                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3615                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3631                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3615                       # number of overall misses
system.l22.overall_misses::total                 3631                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4446342                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1022654789                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1027101131                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4446342                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1022654789                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1027101131                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4446342                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1022654789                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1027101131                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33812                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33828                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9938                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9938                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33812                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33828                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33812                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33828                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.106915                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.107337                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.106915                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.107337                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.106915                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.107337                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 277896.375000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 282892.057815                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 282870.044340                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 277896.375000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 282892.057815                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 282870.044340                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 277896.375000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 282892.057815                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 282870.044340                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2404                       # number of writebacks
system.l22.writebacks::total                     2404                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3615                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3631                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3615                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3631                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3615                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3631                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3456627                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    798781813                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    802238440                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3456627                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    798781813                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    802238440                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3456627                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    798781813                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    802238440                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.106915                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.107337                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.106915                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.107337                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.106915                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.107337                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 216039.187500                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 220963.157123                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 220941.459653                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 216039.187500                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 220963.157123                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 220941.459653                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 216039.187500                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 220963.157123                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 220941.459653                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.832534                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012110955                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840201.736364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.832534                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015757                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881142                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12103294                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12103294                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12103294                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12103294                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12103294                       # number of overall hits
system.cpu0.icache.overall_hits::total       12103294                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2528359                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2528359                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2528359                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2528359                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2528359                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2528359                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12103304                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12103304                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12103304                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12103304                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12103304                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12103304                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 252835.900000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 252835.900000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 252835.900000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 252835.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 252835.900000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 252835.900000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2423359                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2423359                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2423359                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2423359                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2423359                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2423359                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 242335.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 242335.900000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 242335.900000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 242335.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 242335.900000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 242335.900000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97522                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191218115                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97778                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1955.635368                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.520088                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.479912                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916094                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083906                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10953368                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10953368                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709430                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709430                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17473                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17473                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18662798                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18662798                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18662798                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18662798                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       407075                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       407075                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       407170                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        407170                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       407170                       # number of overall misses
system.cpu0.dcache.overall_misses::total       407170                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45217938092                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45217938092                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     13349871                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     13349871                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  45231287963                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45231287963                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  45231287963                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45231287963                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11360443                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11360443                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19069968                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19069968                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19069968                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19069968                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035833                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035833                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021351                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021351                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021351                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021351                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111080.115684                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111080.115684                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 140524.957895                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 140524.957895                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111086.985689                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111086.985689                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111086.985689                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111086.985689                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18490                       # number of writebacks
system.cpu0.dcache.writebacks::total            18490                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       309553                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       309553                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       309648                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       309648                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       309648                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       309648                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97522                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97522                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97522                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97522                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97522                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97522                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10386410118                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10386410118                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10386410118                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10386410118                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10386410118                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10386410118                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008584                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008584                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005114                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005114                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005114                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005114                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106503.251759                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106503.251759                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106503.251759                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106503.251759                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106503.251759                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106503.251759                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996702                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015309733                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192893.591793                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996702                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12349859                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12349859                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12349859                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12349859                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12349859                       # number of overall hits
system.cpu1.icache.overall_hits::total       12349859                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4407153                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4407153                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4407153                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4407153                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4407153                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4407153                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12349876                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12349876                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12349876                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12349876                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12349876                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12349876                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 259244.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 259244.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 259244.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 259244.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 259244.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 259244.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3671751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3671751                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3671751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3671751                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3671751                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3671751                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 262267.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 262267.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 262267.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 262267.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 262267.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 262267.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40223                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169051873                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40479                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4176.285803                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.889455                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.110545                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905818                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094182                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9628530                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9628530                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7288659                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7288659                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17460                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17460                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17460                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17460                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16917189                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16917189                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16917189                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16917189                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       121786                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       121786                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       121786                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        121786                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       121786                       # number of overall misses
system.cpu1.dcache.overall_misses::total       121786                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  14459826399                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  14459826399                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  14459826399                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14459826399                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  14459826399                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14459826399                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9750316                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9750316                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7288659                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7288659                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17460                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17038975                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17038975                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17038975                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17038975                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012490                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012490                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007147                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007147                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007147                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007147                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 118731.433818                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 118731.433818                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 118731.433818                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 118731.433818                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 118731.433818                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 118731.433818                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10691                       # number of writebacks
system.cpu1.dcache.writebacks::total            10691                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        81563                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        81563                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        81563                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        81563                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        81563                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        81563                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40223                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40223                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40223                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40223                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40223                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40223                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3693841107                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3693841107                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3693841107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3693841107                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3693841107                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3693841107                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002361                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002361                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002361                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002361                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91834.052830                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91834.052830                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91834.052830                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91834.052830                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91834.052830                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91834.052830                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.022046                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018984010                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205593.095238                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.022046                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024074                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738817                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12633445                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12633445                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12633445                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12633445                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12633445                       # number of overall hits
system.cpu2.icache.overall_hits::total       12633445                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4914967                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4914967                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4914967                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4914967                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4914967                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4914967                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12633462                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12633462                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12633462                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12633462                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12633462                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12633462                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 289115.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 289115.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 289115.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 289115.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 289115.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 289115.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4579142                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4579142                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4579142                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4579142                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4579142                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4579142                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 286196.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 286196.375000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 286196.375000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 286196.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 286196.375000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 286196.375000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33812                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163749775                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 34068                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4806.556739                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.035926                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.964074                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902484                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097516                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9306409                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9306409                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7267521                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7267521                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17587                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17587                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17556                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17556                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16573930                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16573930                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16573930                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16573930                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        86527                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        86527                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        86527                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         86527                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        86527                       # number of overall misses
system.cpu2.dcache.overall_misses::total        86527                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8406695845                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8406695845                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8406695845                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8406695845                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8406695845                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8406695845                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9392936                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9392936                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7267521                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7267521                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17556                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17556                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16660457                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16660457                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16660457                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16660457                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009212                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009212                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005194                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005194                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005194                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005194                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97156.908768                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97156.908768                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97156.908768                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97156.908768                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97156.908768                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97156.908768                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9938                       # number of writebacks
system.cpu2.dcache.writebacks::total             9938                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52715                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52715                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52715                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52715                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52715                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52715                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33812                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33812                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33812                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33812                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33812                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33812                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3023086589                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3023086589                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3023086589                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3023086589                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3023086589                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3023086589                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003600                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002029                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002029                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89408.688897                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89408.688897                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89408.688897                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89408.688897                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89408.688897                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89408.688897                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
