------------------------------------------------------------
Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1100mV 85C Model Setup 'cont_1s_RCO:clock|conteo[0]'
Slack : -11.340
TNS   : -7177.421

Type  : Slow 1100mV 85C Model Setup 'RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state.EX_I'
Slack : -6.933
TNS   : -207.586

Type  : Slow 1100mV 85C Model Setup 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : -5.549
TNS   : -176.968

Type  : Slow 1100mV 85C Model Hold 'cont_1s_RCO:clock|conteo[0]'
Slack : 0.177
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.344
TNS   : 0.000

Type  : Slow 1100mV 85C Model Hold 'RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state.EX_I'
Slack : 0.660
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'cont_1s_RCO:clock|conteo[0]'
Slack : -2.174
TNS   : -918.387

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state.EX_I'
Slack : 0.213
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'MAX10_CLK1_50'
Slack : 9.900
TNS   : 0.000

Type  : Slow 1100mV 85C Model Minimum Pulse Width 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 425.964
TNS   : 0.000

Type  : Slow 1100mV 0C Model Setup 'cont_1s_RCO:clock|conteo[0]'
Slack : -11.145
TNS   : -6926.357

Type  : Slow 1100mV 0C Model Setup 'RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state.EX_I'
Slack : -6.842
TNS   : -203.583

Type  : Slow 1100mV 0C Model Setup 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : -5.233
TNS   : -166.432

Type  : Slow 1100mV 0C Model Hold 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.118
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'cont_1s_RCO:clock|conteo[0]'
Slack : 0.226
TNS   : 0.000

Type  : Slow 1100mV 0C Model Hold 'RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state.EX_I'
Slack : 0.602
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'cont_1s_RCO:clock|conteo[0]'
Slack : -2.174
TNS   : -876.281

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state.EX_I'
Slack : 0.214
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'MAX10_CLK1_50'
Slack : 9.926
TNS   : 0.000

Type  : Slow 1100mV 0C Model Minimum Pulse Width 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 425.907
TNS   : 0.000

Type  : Fast 1100mV 85C Model Setup 'cont_1s_RCO:clock|conteo[0]'
Slack : -6.187
TNS   : -4046.099

Type  : Fast 1100mV 85C Model Setup 'RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state.EX_I'
Slack : -3.891
TNS   : -114.714

Type  : Fast 1100mV 85C Model Setup 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : -3.654
TNS   : -116.528

Type  : Fast 1100mV 85C Model Hold 'cont_1s_RCO:clock|conteo[0]'
Slack : 0.165
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.200
TNS   : 0.000

Type  : Fast 1100mV 85C Model Hold 'RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state.EX_I'
Slack : 0.389
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'cont_1s_RCO:clock|conteo[0]'
Slack : -2.174
TNS   : -155.967

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state.EX_I'
Slack : 0.336
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'MAX10_CLK1_50'
Slack : 9.643
TNS   : 0.000

Type  : Fast 1100mV 85C Model Minimum Pulse Width 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 426.217
TNS   : 0.000

Type  : Fast 1100mV 0C Model Setup 'cont_1s_RCO:clock|conteo[0]'
Slack : -5.574
TNS   : -3532.656

Type  : Fast 1100mV 0C Model Setup 'RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state.EX_I'
Slack : -3.483
TNS   : -102.972

Type  : Fast 1100mV 0C Model Setup 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : -3.018
TNS   : -96.181

Type  : Fast 1100mV 0C Model Hold 'cont_1s_RCO:clock|conteo[0]'
Slack : 0.187
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 0.191
TNS   : 0.000

Type  : Fast 1100mV 0C Model Hold 'RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state.EX_I'
Slack : 0.379
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'cont_1s_RCO:clock|conteo[0]'
Slack : -2.174
TNS   : -149.815

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state.EX_I'
Slack : 0.366
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL|vcoph[0]'
Slack : 1.666
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'MAX10_CLK1_50'
Slack : 9.632
TNS   : 0.000

Type  : Fast 1100mV 0C Model Minimum Pulse Width 'Clock_Gen_inst|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER|divclk'
Slack : 426.207
TNS   : 0.000

------------------------------------------------------------
