   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"uart.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.data.portPtrs,"aw",%progbits
  18              		.align	2
  21              	portPtrs:
  22 0000 00900440 		.word	1074040832
  23 0004 00A00440 		.word	1074044928
  24 0008 00B00440 		.word	1074049024
  25 000c 00C00440 		.word	1074053120
  26 0010 00D00440 		.word	1074057216
  27              		.section	.text.PCR_config,"ax",%progbits
  28              		.align	1
  29              		.global	PCR_config
  30              		.syntax unified
  31              		.thumb
  32              		.thumb_func
  33              		.fpu fpv4-sp-d16
  35              	PCR_config:
  36              	.LFB123:
  37              		.file 1 "../source/uart.c"
   1:../source/uart.c **** /*
   2:../source/uart.c ****  * uart.c
   3:../source/uart.c ****  *
   4:../source/uart.c ****  *  Created on: 26 oct. 2020
   5:../source/uart.c ****  *      Author: marth
   6:../source/uart.c ****  */
   7:../source/uart.c **** 
   8:../source/uart.c **** 
   9:../source/uart.c **** #include "MK64F12.h"
  10:../source/uart.c **** #include "uart.h"
  11:../source/uart.c **** #include "gpio.h"
  12:../source/uart.c **** //#include "board.h"
  13:../source/uart.c **** #include <stdbool.h>
  14:../source/uart.c **** 
  15:../source/uart.c **** 
  16:../source/uart.c **** 
  17:../source/uart.c **** 
  18:../source/uart.c **** //PCR congfig
  19:../source/uart.c **** 
  20:../source/uart.c **** void PCR_config(uint32_t port_name, uint32_t pin, uint32_t mux_value);
  21:../source/uart.c **** 
  22:../source/uart.c **** static PORT_Type* portPtrs[] = PORT_BASE_PTRS;
  23:../source/uart.c **** 
  24:../source/uart.c **** 
  25:../source/uart.c **** void PCR_config(uint32_t port_name, uint32_t pin2use, uint32_t mux_value)
  26:../source/uart.c **** {
  38              		.loc 1 26 0
  39              		.cfi_startproc
  40              		@ args = 0, pretend = 0, frame = 32
  41              		@ frame_needed = 1, uses_anonymous_args = 0
  42              		@ link register save eliminated.
  43 0000 80B4     		push	{r7}
  44              		.cfi_def_cfa_offset 4
  45              		.cfi_offset 7, -4
  46 0002 89B0     		sub	sp, sp, #36
  47              		.cfi_def_cfa_offset 40
  48 0004 00AF     		add	r7, sp, #0
  49              		.cfi_def_cfa_register 7
  50 0006 F860     		str	r0, [r7, #12]
  51 0008 B960     		str	r1, [r7, #8]
  52 000a 7A60     		str	r2, [r7, #4]
  27:../source/uart.c **** 	uint32_t pin = PORTNUM2PIN(port_name,pin2use);
  53              		.loc 1 27 0
  54 000c FB68     		ldr	r3, [r7, #12]
  55 000e 5B01     		lsls	r3, r3, #5
  56 0010 BA68     		ldr	r2, [r7, #8]
  57 0012 1344     		add	r3, r3, r2
  58 0014 FB61     		str	r3, [r7, #28]
  28:../source/uart.c **** 	PORT_Type *port = portPtrs[PIN2PORT(pin)];
  59              		.loc 1 28 0
  60 0016 FB69     		ldr	r3, [r7, #28]
  61 0018 5B09     		lsrs	r3, r3, #5
  62 001a 03F00703 		and	r3, r3, #7
  63 001e 194A     		ldr	r2, .L2
  64 0020 52F82330 		ldr	r3, [r2, r3, lsl #2]
  65 0024 BB61     		str	r3, [r7, #24]
  29:../source/uart.c **** 	uint32_t num = PIN2NUM(pin);
  66              		.loc 1 29 0
  67 0026 FB69     		ldr	r3, [r7, #28]
  68 0028 03F01F03 		and	r3, r3, #31
  69 002c 7B61     		str	r3, [r7, #20]
  30:../source/uart.c **** 	port->PCR[num] =0x00; // fuerzo a valer 0 el PCR
  70              		.loc 1 30 0
  71 002e BB69     		ldr	r3, [r7, #24]
  72 0030 7A69     		ldr	r2, [r7, #20]
  73 0032 0021     		movs	r1, #0
  74 0034 43F82210 		str	r1, [r3, r2, lsl #2]
  31:../source/uart.c **** 	port->PCR[num] |= PORT_PCR_MUX(mux_value); // activo el modo en el que quiero utilizar ese pin
  75              		.loc 1 31 0
  76 0038 BB69     		ldr	r3, [r7, #24]
  77 003a 7A69     		ldr	r2, [r7, #20]
  78 003c 53F82220 		ldr	r2, [r3, r2, lsl #2]
  79 0040 7B68     		ldr	r3, [r7, #4]
  80 0042 1B02     		lsls	r3, r3, #8
  81 0044 03F4E063 		and	r3, r3, #1792
  82 0048 42EA0301 		orr	r1, r2, r3
  83 004c BB69     		ldr	r3, [r7, #24]
  84 004e 7A69     		ldr	r2, [r7, #20]
  85 0050 43F82210 		str	r1, [r3, r2, lsl #2]
  32:../source/uart.c **** 	port->PCR[num] &= ~PORT_PCR_IRQC_MASK;
  86              		.loc 1 32 0
  87 0054 BB69     		ldr	r3, [r7, #24]
  88 0056 7A69     		ldr	r2, [r7, #20]
  89 0058 53F82230 		ldr	r3, [r3, r2, lsl #2]
  90 005c 23F47021 		bic	r1, r3, #983040
  91 0060 BB69     		ldr	r3, [r7, #24]
  92 0062 7A69     		ldr	r2, [r7, #20]
  93 0064 43F82210 		str	r1, [r3, r2, lsl #2]
  33:../source/uart.c **** 	port->PCR[num] |= PORT_PCR_IRQC(0b0000);
  94              		.loc 1 33 0
  95 0068 BB69     		ldr	r3, [r7, #24]
  96 006a 7A69     		ldr	r2, [r7, #20]
  97 006c 53F82210 		ldr	r1, [r3, r2, lsl #2]
  98 0070 BB69     		ldr	r3, [r7, #24]
  99 0072 7A69     		ldr	r2, [r7, #20]
 100 0074 43F82210 		str	r1, [r3, r2, lsl #2]
  34:../source/uart.c **** }
 101              		.loc 1 34 0
 102 0078 00BF     		nop
 103 007a 2437     		adds	r7, r7, #36
 104              		.cfi_def_cfa_offset 4
 105 007c BD46     		mov	sp, r7
 106              		.cfi_def_cfa_register 13
 107              		@ sp needed
 108 007e 5DF8047B 		ldr	r7, [sp], #4
 109              		.cfi_restore 7
 110              		.cfi_def_cfa_offset 0
 111 0082 7047     		bx	lr
 112              	.L3:
 113              		.align	2
 114              	.L2:
 115 0084 00000000 		.word	portPtrs
 116              		.cfi_endproc
 117              	.LFE123:
 119              		.section	.text.uart_init,"ax",%progbits
 120              		.align	1
 121              		.global	uart_init
 122              		.syntax unified
 123              		.thumb
 124              		.thumb_func
 125              		.fpu fpv4-sp-d16
 127              	uart_init:
 128              	.LFB124:
  35:../source/uart.c **** 
  36:../source/uart.c **** 
  37:../source/uart.c **** 
  38:../source/uart.c **** void uart_init (UART_type_t id, uart_cfg_t config)
  39:../source/uart.c **** {
 129              		.loc 1 39 0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 24
 132              		@ frame_needed = 1, uses_anonymous_args = 0
 133 0000 80B5     		push	{r7, lr}
 134              		.cfi_def_cfa_offset 8
 135              		.cfi_offset 7, -8
 136              		.cfi_offset 14, -4
 137 0002 86B0     		sub	sp, sp, #24
 138              		.cfi_def_cfa_offset 32
 139 0004 00AF     		add	r7, sp, #0
 140              		.cfi_def_cfa_register 7
 141 0006 3B1D     		adds	r3, r7, #4
 142 0008 83E80600 		stm	r3, {r1, r2}
 143 000c 0346     		mov	r3, r0
 144 000e FB73     		strb	r3, [r7, #15]
  40:../source/uart.c **** 	//activo el clock-gating del uart a utilizar
  41:../source/uart.c **** 	switch (id)
 145              		.loc 1 41 0
 146 0010 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 147 0012 052B     		cmp	r3, #5
 148 0014 5CD8     		bhi	.L14
 149 0016 01A2     		adr	r2, .L7
 150 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 151              		.p2align 2
 152              	.L7:
 153 001c 35000000 		.word	.L6+1
 154 0020 4F000000 		.word	.L8+1
 155 0024 69000000 		.word	.L9+1
 156 0028 83000000 		.word	.L10+1
 157 002c 9D000000 		.word	.L11+1
 158 0030 B7000000 		.word	.L12+1
 159              		.p2align 1
 160              	.L6:
  42:../source/uart.c **** 	{
  43:../source/uart.c **** 	case UART_0:
  44:../source/uart.c **** 		SIM->SCGC4 |= SIM_SCGC4_UART0_MASK;
 161              		.loc 1 44 0
 162 0034 454B     		ldr	r3, .L15
 163 0036 03F58153 		add	r3, r3, #4128
 164 003a 1433     		adds	r3, r3, #20
 165 003c 1B68     		ldr	r3, [r3]
 166 003e 4349     		ldr	r1, .L15
 167 0040 43F48062 		orr	r2, r3, #1024
 168 0044 01F58153 		add	r3, r1, #4128
 169 0048 1433     		adds	r3, r3, #20
 170 004a 1A60     		str	r2, [r3]
  45:../source/uart.c **** 		break;
 171              		.loc 1 45 0
 172 004c 41E0     		b	.L13
 173              	.L8:
  46:../source/uart.c **** 	case UART_1:
  47:../source/uart.c **** 		SIM->SCGC4 |= SIM_SCGC4_UART1_MASK;
 174              		.loc 1 47 0
 175 004e 3F4B     		ldr	r3, .L15
 176 0050 03F58153 		add	r3, r3, #4128
 177 0054 1433     		adds	r3, r3, #20
 178 0056 1B68     		ldr	r3, [r3]
 179 0058 3C49     		ldr	r1, .L15
 180 005a 43F40062 		orr	r2, r3, #2048
 181 005e 01F58153 		add	r3, r1, #4128
 182 0062 1433     		adds	r3, r3, #20
 183 0064 1A60     		str	r2, [r3]
  48:../source/uart.c **** 		break;
 184              		.loc 1 48 0
 185 0066 34E0     		b	.L13
 186              	.L9:
  49:../source/uart.c **** 	case UART_2:
  50:../source/uart.c **** 		SIM->SCGC4 |= SIM_SCGC4_UART2_MASK;
 187              		.loc 1 50 0
 188 0068 384B     		ldr	r3, .L15
 189 006a 03F58153 		add	r3, r3, #4128
 190 006e 1433     		adds	r3, r3, #20
 191 0070 1B68     		ldr	r3, [r3]
 192 0072 3649     		ldr	r1, .L15
 193 0074 43F48052 		orr	r2, r3, #4096
 194 0078 01F58153 		add	r3, r1, #4128
 195 007c 1433     		adds	r3, r3, #20
 196 007e 1A60     		str	r2, [r3]
  51:../source/uart.c **** 		break;
 197              		.loc 1 51 0
 198 0080 27E0     		b	.L13
 199              	.L10:
  52:../source/uart.c **** 	case UART_3:
  53:../source/uart.c **** 		SIM->SCGC4 |= SIM_SCGC4_UART3_MASK;
 200              		.loc 1 53 0
 201 0082 324B     		ldr	r3, .L15
 202 0084 03F58153 		add	r3, r3, #4128
 203 0088 1433     		adds	r3, r3, #20
 204 008a 1B68     		ldr	r3, [r3]
 205 008c 2F49     		ldr	r1, .L15
 206 008e 43F40052 		orr	r2, r3, #8192
 207 0092 01F58153 		add	r3, r1, #4128
 208 0096 1433     		adds	r3, r3, #20
 209 0098 1A60     		str	r2, [r3]
  54:../source/uart.c **** 		break;
 210              		.loc 1 54 0
 211 009a 1AE0     		b	.L13
 212              	.L11:
  55:../source/uart.c **** 	case UART_4:
  56:../source/uart.c **** 		SIM->SCGC1 |= SIM_SCGC1_UART4_MASK;
 213              		.loc 1 56 0
 214 009c 2B4B     		ldr	r3, .L15
 215 009e 03F58153 		add	r3, r3, #4128
 216 00a2 0833     		adds	r3, r3, #8
 217 00a4 1B68     		ldr	r3, [r3]
 218 00a6 2949     		ldr	r1, .L15
 219 00a8 43F48062 		orr	r2, r3, #1024
 220 00ac 01F58153 		add	r3, r1, #4128
 221 00b0 0833     		adds	r3, r3, #8
 222 00b2 1A60     		str	r2, [r3]
  57:../source/uart.c **** 		break;
 223              		.loc 1 57 0
 224 00b4 0DE0     		b	.L13
 225              	.L12:
  58:../source/uart.c **** 	case UART_5:
  59:../source/uart.c **** 		SIM->SCGC1 |= SIM_SCGC1_UART5_MASK;	
 226              		.loc 1 59 0
 227 00b6 254B     		ldr	r3, .L15
 228 00b8 03F58153 		add	r3, r3, #4128
 229 00bc 0833     		adds	r3, r3, #8
 230 00be 1B68     		ldr	r3, [r3]
 231 00c0 2249     		ldr	r1, .L15
 232 00c2 43F40062 		orr	r2, r3, #2048
 233 00c6 01F58153 		add	r3, r1, #4128
 234 00ca 0833     		adds	r3, r3, #8
 235 00cc 1A60     		str	r2, [r3]
  60:../source/uart.c **** 		break;
 236              		.loc 1 60 0
 237 00ce 00E0     		b	.L13
 238              	.L14:
  61:../source/uart.c **** 	default:
  62:../source/uart.c **** 		break;
 239              		.loc 1 62 0
 240 00d0 00BF     		nop
 241              	.L13:
  63:../source/uart.c **** 	}
  64:../source/uart.c **** 
  65:../source/uart.c **** 	//configuro los pins a utilizar en este caso del UART0
  66:../source/uart.c **** 	PORT_config(PORTB,UART0_RX_PIN,3);
 242              		.loc 1 66 0
 243 00d2 0322     		movs	r2, #3
 244 00d4 1021     		movs	r1, #16
 245 00d6 1E48     		ldr	r0, .L15+4
 246 00d8 FFF7FEFF 		bl	PORT_config
  67:../source/uart.c **** 	PORT_config(PORTB,UART0_TX_PIN,3);
 247              		.loc 1 67 0
 248 00dc 0322     		movs	r2, #3
 249 00de 1121     		movs	r1, #17
 250 00e0 1B48     		ldr	r0, .L15+4
 251 00e2 FFF7FEFF 		bl	PORT_config
  68:../source/uart.c **** 
  69:../source/uart.c **** 	//seteo el baudrate
  70:../source/uart.c **** 	uint16_t sbr, brfa;
  71:../source/uart.c **** 	uint32_t clock;
  72:../source/uart.c **** 
  73:../source/uart.c **** 	clock= __CORE_CLOCK__;	//cambiar si no se usa el UART0 o UART1
 252              		.loc 1 73 0
 253 00e6 1B4B     		ldr	r3, .L15+8
 254 00e8 7B61     		str	r3, [r7, #20]
  74:../source/uart.c **** 
  75:../source/uart.c **** 	sbr= clock/(config.baudrate << 4);
 255              		.loc 1 75 0
 256 00ea 7B68     		ldr	r3, [r7, #4]
 257 00ec 1B01     		lsls	r3, r3, #4
 258 00ee 7A69     		ldr	r2, [r7, #20]
 259 00f0 B2FBF3F3 		udiv	r3, r2, r3
 260 00f4 7B82     		strh	r3, [r7, #18]	@ movhi
  76:../source/uart.c **** 	brfa= (clock << 1) / config.baudrate - (sbr << 5);
 261              		.loc 1 76 0
 262 00f6 7B69     		ldr	r3, [r7, #20]
 263 00f8 5A00     		lsls	r2, r3, #1
 264 00fa 7B68     		ldr	r3, [r7, #4]
 265 00fc B2FBF3F3 		udiv	r3, r2, r3
 266 0100 9AB2     		uxth	r2, r3
 267 0102 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 268 0104 5B01     		lsls	r3, r3, #5
 269 0106 9BB2     		uxth	r3, r3
 270 0108 D31A     		subs	r3, r2, r3
 271 010a 3B82     		strh	r3, [r7, #16]	@ movhi
  77:../source/uart.c **** 
  78:../source/uart.c **** 	UART0->BDH=UART_BDH_SBR(sbr >> 8);
 272              		.loc 1 78 0
 273 010c 7B8A     		ldrh	r3, [r7, #18]
 274 010e 1B0A     		lsrs	r3, r3, #8
 275 0110 9BB2     		uxth	r3, r3
 276 0112 DBB2     		uxtb	r3, r3
 277 0114 104A     		ldr	r2, .L15+12
 278 0116 03F01F03 		and	r3, r3, #31
 279 011a DBB2     		uxtb	r3, r3
 280 011c 1370     		strb	r3, [r2]
  79:../source/uart.c **** 	UART0->BDL=UART_BDL_SBR(sbr);
 281              		.loc 1 79 0
 282 011e 0E4B     		ldr	r3, .L15+12
 283 0120 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 284 0122 D2B2     		uxtb	r2, r2
 285 0124 5A70     		strb	r2, [r3, #1]
  80:../source/uart.c **** 
  81:../source/uart.c **** 	//termino el seteo del baudrate
  82:../source/uart.c **** 
  83:../source/uart.c **** 	//configuro C1 para el largo de la palabra, paridad, stop_bit
  84:../source/uart.c **** 	UART0->C1=0x01;	//length 8, no parity, 1 stop_bit
 286              		.loc 1 84 0
 287 0126 0C4B     		ldr	r3, .L15+12
 288 0128 0122     		movs	r2, #1
 289 012a 9A70     		strb	r2, [r3, #2]
  85:../source/uart.c **** 	//habilito para que pueda enviar y transmitir
  86:../source/uart.c **** 	UART0->C2=UART_C2_TE_MASK|UART_C2_RE_MASK;
 290              		.loc 1 86 0
 291 012c 0A4B     		ldr	r3, .L15+12
 292 012e 0C22     		movs	r2, #12
 293 0130 DA70     		strb	r2, [r3, #3]
  87:../source/uart.c **** 	UART0->S2 &= ~(0x06); // MSBF = 0, BRK13 = 0
 294              		.loc 1 87 0
 295 0132 094B     		ldr	r3, .L15+12
 296 0134 5B79     		ldrb	r3, [r3, #5]
 297 0136 DBB2     		uxtb	r3, r3
 298 0138 074A     		ldr	r2, .L15+12
 299 013a 23F00603 		bic	r3, r3, #6
 300 013e DBB2     		uxtb	r3, r3
 301 0140 5371     		strb	r3, [r2, #5]
  88:../source/uart.c **** 
  89:../source/uart.c **** }
 302              		.loc 1 89 0
 303 0142 00BF     		nop
 304 0144 1837     		adds	r7, r7, #24
 305              		.cfi_def_cfa_offset 8
 306 0146 BD46     		mov	sp, r7
 307              		.cfi_def_cfa_register 13
 308              		@ sp needed
 309 0148 80BD     		pop	{r7, pc}
 310              	.L16:
 311 014a 00BF     		.align	2
 312              	.L15:
 313 014c 00700440 		.word	1074032640
 314 0150 00A00440 		.word	1074044928
 315 0154 00E1F505 		.word	100000000
 316 0158 00A00640 		.word	1074176000
 317              		.cfi_endproc
 318              	.LFE124:
 320              		.section	.text.UART_send_data,"ax",%progbits
 321              		.align	1
 322              		.global	UART_send_data
 323              		.syntax unified
 324              		.thumb
 325              		.thumb_func
 326              		.fpu fpv4-sp-d16
 328              	UART_send_data:
 329              	.LFB125:
  90:../source/uart.c **** 
  91:../source/uart.c **** 
  92:../source/uart.c **** void UART_send_data(unsigned char tx_data )
  93:../source/uart.c **** {
 330              		.loc 1 93 0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 16
 333              		@ frame_needed = 1, uses_anonymous_args = 0
 334              		@ link register save eliminated.
 335 0000 80B4     		push	{r7}
 336              		.cfi_def_cfa_offset 4
 337              		.cfi_offset 7, -4
 338 0002 85B0     		sub	sp, sp, #20
 339              		.cfi_def_cfa_offset 24
 340 0004 00AF     		add	r7, sp, #0
 341              		.cfi_def_cfa_register 7
 342 0006 0346     		mov	r3, r0
 343 0008 FB71     		strb	r3, [r7, #7]
  94:../source/uart.c **** 	uint8_t s1 = UART0->S1;
 344              		.loc 1 94 0
 345 000a 044B     		ldr	r3, .L18
 346 000c 1B79     		ldrb	r3, [r3, #4]
 347 000e FB73     		strb	r3, [r7, #15]
  95:../source/uart.c **** 	//while(((s1) & UART_S1_TDRE_MASK)) == 0);
  96:../source/uart.c **** 
  97:../source/uart.c **** }
 348              		.loc 1 97 0
 349 0010 00BF     		nop
 350 0012 1437     		adds	r7, r7, #20
 351              		.cfi_def_cfa_offset 4
 352 0014 BD46     		mov	sp, r7
 353              		.cfi_def_cfa_register 13
 354              		@ sp needed
 355 0016 5DF8047B 		ldr	r7, [sp], #4
 356              		.cfi_restore 7
 357              		.cfi_def_cfa_offset 0
 358 001a 7047     		bx	lr
 359              	.L19:
 360              		.align	2
 361              	.L18:
 362 001c 00A00640 		.word	1074176000
 363              		.cfi_endproc
 364              	.LFE125:
 366              		.text
 367              	.Letext0:
 368              		.file 2 "c:\\nxp\\mcuxpressoide_10.2.0_759\\ide\\tools\\redlib\\include\\sys\\libconfig-arm.h"
 369              		.file 3 "c:\\nxp\\mcuxpressoide_10.2.0_759\\ide\\tools\\redlib\\include\\stdint.h"
 370              		.file 4 "C:\\Users\\marth\\Documents\\ITBA\\Labo de micros\\Tps\\Tp2\\TP2\\FTM_PWM\\CMSIS/core_cm4
 371              		.file 5 "C:\\Users\\marth\\Documents\\ITBA\\Labo de micros\\Tps\\Tp2\\TP2\\FTM_PWM\\CMSIS/system_M
 372              		.file 6 "C:\\Users\\marth\\Documents\\ITBA\\Labo de micros\\Tps\\Tp2\\TP2\\FTM_PWM\\CMSIS/MK64F12.
 373              		.file 7 "../source/uart.h"
DEFINED SYMBOLS
                            *ABS*:00000000 uart.c
C:\Users\marth\AppData\Local\Temp\ccqBJH0a.s:18     .data.portPtrs:00000000 $d
C:\Users\marth\AppData\Local\Temp\ccqBJH0a.s:21     .data.portPtrs:00000000 portPtrs
C:\Users\marth\AppData\Local\Temp\ccqBJH0a.s:28     .text.PCR_config:00000000 $t
C:\Users\marth\AppData\Local\Temp\ccqBJH0a.s:35     .text.PCR_config:00000000 PCR_config
C:\Users\marth\AppData\Local\Temp\ccqBJH0a.s:115    .text.PCR_config:00000084 $d
C:\Users\marth\AppData\Local\Temp\ccqBJH0a.s:120    .text.uart_init:00000000 $t
C:\Users\marth\AppData\Local\Temp\ccqBJH0a.s:127    .text.uart_init:00000000 uart_init
C:\Users\marth\AppData\Local\Temp\ccqBJH0a.s:153    .text.uart_init:0000001c $d
C:\Users\marth\AppData\Local\Temp\ccqBJH0a.s:159    .text.uart_init:00000034 $t
C:\Users\marth\AppData\Local\Temp\ccqBJH0a.s:313    .text.uart_init:0000014c $d
C:\Users\marth\AppData\Local\Temp\ccqBJH0a.s:321    .text.UART_send_data:00000000 $t
C:\Users\marth\AppData\Local\Temp\ccqBJH0a.s:328    .text.UART_send_data:00000000 UART_send_data
C:\Users\marth\AppData\Local\Temp\ccqBJH0a.s:362    .text.UART_send_data:0000001c $d
                           .group:00000000 wm4.0.33db8b643112917ec54934b4f2c2f387
                           .group:00000000 wm4.MK64F12.h.105.e884e5c80776532d2ec0f5c21e2ea7cb
                           .group:00000000 wm4.redlib_version.h.16.f905717e4b3a91dcbdbb631865150df4
                           .group:00000000 wm4.libconfigarm.h.18.1ad1d24f96d0dc8c4cf52dc19b0aa2c7
                           .group:00000000 wm4.stdint.h.30.079ac5d9930c76ab215c1ab68adcbe08
                           .group:00000000 wm4.core_cm4.h.74.09ac1776756364a5a5d23084aa23e459
                           .group:00000000 wm4.cmsis_gcc.h.36.39970cb43ce4b53c82644a1f9bc2eab9
                           .group:00000000 wm4.core_cm4.h.223.7b48c9958ef5573320c4765074c8b0ce
                           .group:00000000 wm4.system_MK64F12.h.109.c6d21568e03be21b21c922eb7345d6e3
                           .group:00000000 wm4.MK64F12.h.475.cafa8e1e521f96f0b72de286863a6df7
                           .group:00000000 wm4.stdbool.h.15.fddf1cb2402fd739d8e2516677869231
                           .group:00000000 wm4.uart.h.22.687387157f457112de8d881421bc450c
                           .group:00000000 wm4.gpio.h.10.94c0b7db23b058668f6a581846169eb2

UNDEFINED SYMBOLS
PORT_config
