---
layout: default
title: ESDä¿è­·ç´ å­ã®æ§‹é€ ã¨å‹•ä½œåŸç†
---

---

# ğŸ”§ ESDä¿è­·ç´ å­ã®æ§‹é€ ã¨å‹•ä½œåŸç†  
**ğŸ”§ Structure and Operating Principles of ESD Protection Devices**

---

## ğŸ“˜ æ¦‚è¦ / Overview

ESDä¿è­·å›è·¯ã§ã¯ã€**é«˜é›»åœ§ã‚¹ãƒ‘ã‚¤ã‚¯ã‚’å®‰å…¨ã«é€ƒãŒã™ãŸã‚ã®ç´ å­**ãŒé‡è¦ãªå½¹å‰²ã‚’æœãŸã—ã¾ã™ã€‚  
ã“ã“ã§ã¯ã€ä»£è¡¨çš„ãªESDä¿è­·ç´ å­ã®æ§‹é€ ã¨ãã®å‹•ä½œåŸç†ã«ã¤ã„ã¦è§£èª¬ã—ã¾ã™ã€‚

In ESD protection circuits, **devices that safely divert high-voltage pulses** are crucial.  
This section explains the **structure and operation** of commonly used ESD protection devices.

---

## ğŸ”‹ ä¸»ãªESDä¿è­·ç´ å­ã¨ç‰¹å¾´ / Typical ESD Devices and Characteristics

| ç´ å­å / Device | ç‰¹å¾´ / Characteristics | ä¸»ãªç”¨é€” / Typical Use |
|-----------------|-------------------------|-------------------------|
| **ãƒ€ã‚¤ã‚ªãƒ¼ãƒ‰**<br>Clamp Diode | å˜ç´”ãƒ»é«˜é€Ÿãƒ»ä½å®¹é‡<br>Simple, fast, low capacitance | ä½é›»åœ§I/Oã®åŸºæœ¬æ§‹æˆ<br>Basic for low-voltage I/O |
| **GGNMOS**<br>Gate-Grounded NMOS | æ”¾é›»æ™‚ã®ã¿å‹•ä½œãƒ»ä½ONæŠµæŠ—<br>Conducts only during discharge, low resistance | ãƒ‘ãƒƒãƒ‰æ¨ªãƒ»é›»æºãƒ©ã‚¤ãƒ³ä¿è­·<br>Pad-side, power rail |
| **SCR**<br>Silicon Controlled Rectifier | é«˜é›»æµè€æ€§ãƒ»ãƒˆãƒªã‚¬å¿…è¦<br>Handles high current, needs trigger | ãƒ‘ãƒ¯ãƒ¼ãƒ©ã‚¤ãƒ³ãƒ»é«˜è€åœ§I/O<br>Power, high-voltage I/O |
| **TLP/TVS**<br>Transient Protection Diodes | ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å¤–ä»˜ã‘ãƒ»å¿œç­”é«˜é€Ÿ<br>Fast, external protection | ã‚»ãƒ³ã‚µç«¯å­ãƒ»å¤–éƒ¨IF<br>Sensor, external interface |

---

## ğŸ“Œ å„ç´ å­ã®æ§‹é€ ã¨å‹•ä½œåŸç† / Structure & Operation of Each Device

### â‘  ã‚¯ãƒ©ãƒ³ãƒ—ãƒ€ã‚¤ã‚ªãƒ¼ãƒ‰ï¼ˆClamp Diodeï¼‰

```mermaid
flowchart TB
    PAD[å…¥åŠ›ãƒ‘ãƒƒãƒ‰ / Input Pad]
    VDD[(+3.3V)]
    GND[(GND)]

    PAD -->|Forward| VDD
    PAD -->|Reverse| GND
```

- â• é †æ–¹å‘ï¼šVDDå´ã«é›»æµã‚’é€ƒãŒã™  
- â– é€†æ–¹å‘ï¼šGNDå´ã¸é›»æµã‚’å¸å  
- âœ… ç‰¹å¾´ï¼š**é«˜é€Ÿå¿œç­”ãƒ»ä½å®¹é‡ãƒ»æ§‹é€ ãŒå˜ç´”**  
- âš¡ å¯¾è±¡ï¼šCMOSã®æ¨™æº–ã‚»ãƒ«ã‚„ä½é›»åœ§I/Oä¿è­·ã«æœ‰åŠ¹

---

### â‘¡ GGNMOSï¼ˆGate-Grounded NMOSï¼‰

```mermaid
flowchart TB
    IO[å…¥åŠ› I/O Pad]
    D[Drain]
    S[Source]
    G[Gate (GNDå›ºå®š)]

    IO --> D
    D -. æ”¾é›»æ™‚å°é€š .-> S
    S --> GND
    G --> GND
```

- ğŸ”’ **ã‚²ãƒ¼ãƒˆã‚’GNDã«å›ºå®š**ã—ã€å¸¸æ™‚OFF  
- âš¡ æ”¾é›»æ™‚ï¼ˆV > Vt + Î”ï¼‰ã§NMOSãŒæ€¥æ¿€ã«ON  
- ğŸ” **å¯„ç”Ÿãƒã‚¤ãƒãƒ¼ãƒ©ï¼ˆn+/p-sub/n+ï¼‰ãŒå‹•ä½œã—å¤§é›»æµã‚’å‡¦ç†**  
- â¬‡ï¸ é›»æµã¯ã‚½ãƒ¼ã‚¹â†’ãƒ‰ãƒ¬ã‚¤ãƒ³ã¸é€ƒãŒã™ï¼ˆãƒ‘ãƒƒãƒ‰â†’GNDï¼‰

---

### â‘¢ SCRï¼ˆSilicon Controlled Rectifierï¼‰

- ğŸ”‹ **NPN-PNPã®å¯„ç”Ÿæ§‹é€ **ã‚’åˆ©ç”¨ï¼ˆå››å±¤æ§‹é€ ï¼‰  
- âš¡ ä¸€åº¦ãƒˆãƒªã‚¬ã•ã‚Œã‚‹ã¨**éå¸¸ã«ä½ã„ã‚ªãƒ³æŠµæŠ—ã§å°é€šç¶­æŒ**  
- ğŸ’¥ èª¤ãƒˆãƒªã‚¬ã‚„å›å¾©å›°é›£ãªãƒ©ãƒƒãƒçŠ¶æ…‹ãŒèª²é¡Œ  
- ğŸ§ª **LVTSCRï¼ˆLow-Voltage Triggered SCRï¼‰**ã§åˆ¶å¾¡æ€§ã‚’æ”¹å–„

```mermaid
flowchart LR
    A[Anode (+)]
    Pp[P+]
    N1[N-]
    P2[P-]
    N2[N+]
    K[Cathode (âˆ’)]

    A --> Pp --> N1 --> P2 --> N2 --> K
    Pp -. å¯„ç”ŸNPN .- P2
    N1 -. å¯„ç”ŸPNP .- N2
```

---

## âš–ï¸ å„ç´ å­ã®æ¯”è¼ƒ / Device Comparison Table

| æŒ‡æ¨™ / Metric | ãƒ€ã‚¤ã‚ªãƒ¼ãƒ‰<br>Diode | GGNMOS | SCR |
|----------------|-----------------------|--------|-----|
| **å¿œç­”é€Ÿåº¦**<br>Response Speed | â— Very Fast | â—‹ Moderate | â–³ Triggered |
| **é›»æµè€æ€§**<br>Current Handling | â–³ Limited | â—‹ Good | â— Excellent |
| **å®¹é‡è² è·**<br>Capacitance | å° Small | ä¸­ Medium | å¤§ Large |
| **ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆé¢ç©**<br>Layout Area | å° Small | ä¸­ Medium | å¤§ Large |

---

## ğŸ“š æ•™æçš„æ„ç¾© / Educational Significance

- å„ç´ å­ã®**æ§‹é€ ãƒ»å¿œç­”ãƒ¢ãƒ¼ãƒ‰**ã®é•ã„ã‚’ç†è§£  
  Understand how device structure affects ESD response

- **ONæ¡ä»¶ãƒ»å‹•ä½œãƒ¢ãƒ¼ãƒ‰**ã‚’è¨­è¨ˆç›®ç·šã§å­¦ç¿’  
  Learn trigger conditions and operation paths relevant to design

- å®Ÿéš›ã®**I/Oã‚»ãƒ«ã‚„ãƒ‘ãƒƒãƒ‰å›è·¯è¨­è¨ˆã®ç†è§£**ã¸ã®å°å…¥  
  Gateway to I/O cell and pad circuit implementation

---

## ğŸ”— æ¬¡ã®ã‚»ã‚¯ã‚·ãƒ§ãƒ³ / Next Section

ğŸ‘‰ [`esd_layout.md`](./esd_layout.md)ï¼šä¿è­·ç´ å­ã‚’æ´»ã‹ã™ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã¸  
ğŸ‘‰ [`esd_layout.md`](./esd_layout.md): Applying Devices to Layout Strategy

---

## ğŸ§­ ç« å…¨ä½“ã¸ã®å°ç·š / Link to Chapter Overview

ğŸ“‚ [ESDä¿è­·è¨­è¨ˆã®ç« ãƒˆãƒƒãƒ—ã¸](../d_chapter3_esd_protection_design/README.md)  
ğŸ“‚ [Back to Chapter Overview: ESD Protection Design](../d_chapter3_esd_protection_design/README.md)

---

Â© 2025 Shinichi Samizo / MIT License
