JDF B
// Created by Version 2.1 
PROJECT labx_7_1
DESIGN labx_7_1 Normal
DEVKIT LC4256V-75T144I
ENTRY Schematic/Verilog HDL
MODULE controller.v
MODSTYLE controller Normal
MODULE counter_n.v
MODSTYLE counter_n Normal
MODULE play.v
MODSTYLE play Normal
MODULE debouncer.v
MODSTYLE debouncer Normal
MODULE ledscan_n.v
MODSTYLE LEDscan Normal
MODULE toplevel.v
MODSTYLE toplevel Normal
MODULE clk_gen.v
MODSTYLE clk_gen Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ModelSim
TOPMODULE toplevel
