[1] Hydrodynamics Challenge Problem, Lawrence Livermore National Laboratory. Technical Report LLNL-TR-490254. 1–17 pages.
[2] Intel 64 and IA-32 Architectures Developer’s Manual, Intel Corporation. Technical Report Volume 3B, Part 2.
[3] Shoaib Akram, Jennifer B Sartor, and Lieven Eeckhout. 2016. DVFS Performance Prediction for Managed Multithreaded Applications. In IEEE International Sym- posium on Performance Analysis of Systems and Software (ISPASS). 12–23.
[4] Sadaf R. Alam and Jeffrey S. Vetter. 2006. An Analysis of System Balance Re- quirements for Scientific Applications. In International Conference on Parallel Processing (ICPP’06). IEEE, Columbus, OH.
[5] Teresa Bailey, W. Daryl Hawkins, Marvin L. Adams, Peter N. Brown, Adam J. Kunen, Michael P. Adams, Timmie Smith, Nancy Amato, and Lawrence Rauch- werger. 2014. Validation of Full-Domain Massively Parallel Transport Sweep Algorithms. In American Nuclear Society Winter Meeting and Nuclear Technol- ogy Expo. Anaheim, CA.
[6] Aaron Carroll and Gernot Heiser. 2010. An Analysis of Power Consumption in a Smartphone. In Proceedings of the 2010 USENIX Conference on USENIX Annual Technical Conference (USENIXATC’10). USENIX Association, Berkeley, CA, USA, 21–21. http://dl.acm.org/citation.cfm?id=1855840.1855861
[7] S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S. H. Lee, and K. Skadron. 2009. Rodinia: A Benchmark Suite For Heterogeneous Computing. In Work- load Characterization, 2009. IISWC 2009. IEEE International Symposium on. 44–54. DOI:http://dx.doi.org/10.1109/IISWC.2009.5306797
[8] Matthew Curtis-Maury, James Dzierwa, Christos D. Antonopoulos, and Dim- itrios S. Nikolopoulos. 2006. Online Power-performance Adaptation of Mul- tithreaded Programs Using Hardware Event-based Prediction. In Proceedings of the 20th Annual International Conference on Supercomputing (ICS ’06). ACM, New York, NY, USA, 157–166. DOI:http://dx.doi.org/10.1145/1183401.1183426
[9] Matthew Curtis-Maury, Ankur Shah, Filip Blagojevic, Dimitrios S. Nikolopoulos, Bronis R. de Supinski, and Martin Schulz. 2008. Prediction Models for Multi- dimensional Power-performance Optimization on Many Cores. In Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT ’08). ACM, New York, NY, USA, 250–259. DOI:http://dx.doi. org/10.1145/1454115.1454151
[10] Howard David, Chris Fallin, Eugene Gorbatov, Ulf R. Hanebutte, and Onur Mutlu. 2011. Memory Power Management via Dynamic Voltage/Frequency Scal- ing. In Proceedings of the 8th ACM International Conference on Autonomic Com- puting (ICAC ’11). ACM, New York, NY, USA, 31–40. DOI:http://dx.doi.org/10. 1145/1998582.1998590
[11] Qingyuan Deng, David Meisner, Abhishek Bhattacharjee, Thomas F. Wenisch, and Ricardo Bianchini. 2012. CoScale: Coordinating CPU and Memory System DVFS in Server Systems. In Proceedings of the 2012 45th Annual IEEE/ACM Inter- national Symposium on Microarchitecture (MICRO-45). IEEE Computer Society, Washington, DC, USA, 143–154. DOI:http://dx.doi.org/10.1109/MICRO.2012. 22
[12] Qingyuan Deng, David Meisner, Abhishek Bhattacharjee, Thomas F. Wenisch, and Ricardo Bianchini. 2012. MultiScale: Memory System DVFS with Multiple Memory Controllers. In Proceedings of the 2012 ACM/IEEE International Sympo- sium on Low Power Electronics and Design (ISLPED ’12). ACM, New York, NY, USA, 297–302. DOI:http://dx.doi.org/10.1145/2333660.2333727
[13] Qingyuan Deng, David Meisner, Luiz Ramos, Thomas F. Wenisch, and Ricardo Bianchini. 2011. MemScale: Active Low-power Modes for Main Memory. In Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XVI). ACM, New York, NY, USA, 225–238. DOI:http://dx.doi.org/10.1145/1950365.1950392
[14] Furkan Ercan, Neven Abou Gazala, and Howard David. 2012. An Integrated Approach to System-level CPU and Memory Energy Efficiency on Computing Systems. In Energy Aware Computing, 2012 International Conference on. 1–6. DOI: http://dx.doi.org/10.1109/ICEAC.2012.6471018
[15] Constantinos Evangelinos, Robert Walkup, Vipin Sachdeva, Kirk E. Jordan, Hor- mozd Gahvari, I-Hsin Chung, Michael P. Perrone, Ligang Lu, Lurng-Kuo Liu, and Karen A. Magerlein. 2013. Determination of Performance Characteristics of Scientific Applications on IBM Blue Gene/Q. IBM Journal of Research and De- velopment 57, 1/2 (2013), 9. DOI:http://dx.doi.org/10.1147/JRD.2012.2229901
[16] S. Eyerman and L. Eeckhout. 2010. A Counter Architecture for Online DVFS Profitability Estimation. Computers, IEEE Transactions on 59, 11 (Nov 2010), 1576–1583. DOI:http://dx.doi.org/10.1109/TC.2010.65
[17] R. Ge, X. Feng, W. c. Feng, and K. W. Cameron. 2007. CPU MISER: A Performance-Directed, Run-Time System for Power-Aware Clusters. In 2007 In- ternational Conference on Parallel Processing (ICPP 2007). 18–18. DOI:http://dx. doi.org/10.1109/ICPP.2007.29
[18] Van Emden Henson and Ulrike Meier Yang. 2000. BoomerAMG: a Parallel Alge- braic Multigrid Solver and Preconditioner. Applied Numerical Mathematics 41 (2000), 155–177.
[19] Shadi Ibrahim, Tien-Dat Phan, Alexandra Carpen-Amarie, Houssem-Eddine Chihoub, Diana Moise, and Gabriel Antoniu. 2016. Governing Energy Con- sumption in Hadoop Through CPU Frequency Scaling: An Analysis. Future Generation Computer Systems 54 (2016), 219 – 232. DOI:http://dx.doi.org/10. 1016/j.future.2015.01.005
[20] Changhee Jung, Daeseob Lim, Jaejin Lee, and SangYong Han. 2005. Adaptive Execution Techniques for SMT Multiprocessor Architectures. In Proceedings of the Tenth ACM SIGPLAN Symposium on Principles and Practice of Parallel Pro- gramming (PPoPP ’05). ACM, New York, NY, USA, 236–246. DOI:http://dx.doi. org/10.1145/1065944.1065976
[21] Ian Karlin and Mike Collette. 2014. Strong Scaling Bottleneck Identification and Mitigation in Ares. In Nuclear Explosives Code Development Conference (NECDC’14). Los Alamos, NM.
[22] Georgios Keramidas, Vasileios Spiliopoulos, and Stefanos Kaxiras. 2010. Interval-based Models for Run-time DVFS Orchestration in Superscalar Proces- sors. In Proceedings of the 7th ACM International Conference on Computing Fron- tiers (CF ’10). ACM, New York, NY, USA, 287–296. DOI:http://dx.doi.org/10. 1145/1787275.1787338
[23] Steven H. Langer, Abhinav Bhatele, and Charles H. Still. 2014. pF3D Simulations of Laser-Plasma Interactions in National Ignition Facility Experiments. Comput- ing in Science & Engineering 16, 6 (Nov 2014), 42–50.
[24] Steve H. Langer, A. Bhatele, and C. H. Still. 2014. pF3D Simulations of Laser- Plasma Interactions in National Ignition Facility Experiments. Computing in Science Engineering 16, 6 (Nov 2014), 42–50. DOI:http://dx.doi.org/10.1109/ MCSE.2014.79
[25] Jaejin Lee, Jung-Ho Park, Honggyu Kim, Changhee Jung, Daeseob Lim, and SangYong Han. 2010. Adaptive execution techniques of parallel programs for multiprocessors. J. Parallel and Distrib. Comput. 70, 5 (2010), 467 – 480. DOI: http://dx.doi.org/10.1016/j.jpdc.2009.10.008
[26] Edgar A. Leon, Ian Karlin, Abhinav Bhatele, Steven H. Langer, Chris Chambreau, Louis H. Howell, Trent D’Hooge, and Matthew L. Leininger. 2016. Characteriz- ing Parallel Scientific Applications on Commodity Clusters: An Empirical Study of a Tapered Fat-Tree. In International Conference for High Performance Comput- ing, Networking, Storage and Analysis (SC’16). IEEE/ACM, Salt Lake City, UT.
[27] Edgar A. Leo ́n, Ian Karlin, and Ryan E. Grant. 2015. Optimizing Explicit Hydro- dynamics for Power, Energy, and Performance. In International Conference on Cluster Computing (Cluster’15). IEEE, Chicago, IL.
[28] Edgar A. Leo ́n, Ian Karlin, Ryan E. Grant, and Matthew Dosanjh. 2016. Program Optimizations: The interplay Between Power, Performance, and Energy. Parallel Comput. 58 (Oct. 2016), 56–75. http://dx.doi.org/10.1016/j.parco.2016.05.004
[29] Bo Li and Edgar A. Leo ́n. 2014. Memory Throttling on BG/Q: A Case Study with Explicit Hydrodynamics. In 6th Workshop on Power-Aware Computing and Sys- tems (HotPower 14). USENIX Association, Broomfield, CO. https://www.usenix. org/conference/hotpower14/workshop- program/presentation/li
[30] Dong Li, B.R. de Supinski, M. Schulz, K. Cameron, and D.S. Nikolopoulos. 2010. Hybrid MPI/OpenMP Power-Aware Computing. In Parallel Distributed Process- ing (IPDPS), 2010 IEEE International Symposium on. 1–12. DOI:http://dx.doi. org/10.1109/IPDPS.2010.5470463
[31] R. Miftakhutdinov, E. Ebrahimi, and Y.N. Patt. 2012. Predicting Performance Impact of DVFS for Realistic Memory Systems. In Microarchitecture (MICRO), 2012 45th Annual IEEE/ACM International Symposium on. 155–165. DOI:http:// dx.doi.org/10.1109/MICRO.2012.23
[32] Pier Giorgio Raponi, Fabrizio Petrini, Robert Walkup, and Fabio Checconi. 2011. Characterization of the Communication Patterns of Scientific Applications on Blue Gene/P. In International Workshop on System Management Techniques, Pro- cesses, and Services (SMTPS’11). Anchorage, AK.
[33] B. Rountree, D.K. Lowenthal, M. Schulz, and B.R. de Supinski. 2011. Practical Per- formance Prediction under Dynamic Voltage Frequency Scaling. In Green Com- puting Conference and Workshops (IGCC), 2011 International. 1–8. DOI:http:// dx.doi.org/10.1109/IGCC.2011.6008553
[34] Barry Rountree, David K. Lownenthal, Bronis R. de Supinski, Martin Schulz, Vincent W. Freeh, and Tyler Bletsch. 2009. Adagio: Making DVS Practical for Complex HPC Applications. In Proceedings of the 23rd International Conference on Supercomputing (ICS ’09). ACM, New York, NY, USA, 460–469. DOI:http:// dx.doi.org/10.1145/1542275.1542340
[35] Bo Su, Joseph L. Greathouse, Junli Gu, Michael Boyer, Li Shen, and Zhiying Wang. 2014. Implementing a Leading Loads Performance Predictor on Commod- ity Processors. In 2014 USENIX Annual Technical Conference (USENIX ATC 14). USENIX Association, Philadelphia, PA. https://www.usenix.org/conference/ atc14/technical- sessions/presentation/su
[36] Vaibhav Sundriyal and Masha Sosonkina. 2016. Joint Frequency Scaling of Pro- cessor and DRAM. The Journal of Supercomputing 72, 4 (2016), 1549–1569. DOI: http://dx.doi.org/10.1007/s11227-016-1680-4
[37] Jeffrey S. Vetter and Frank Mueller. 2002. Communication Characteristics of Large-Scale Scientific Applications for Contemporary Cluster Architectures. In International Parallel and Distributed Processing Symposium (IPDPS’02). IEEE, Fort Lauderdale, FL.
