Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov 30 21:44:09 2021
| Host         : DESKTOP-00TQ7BI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: graph_inst/BALL_1_Dx_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.966        0.000                      0                  181        0.061        0.000                      0                  181        3.000        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100mhz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       28.966        0.000                      0                  177        0.061        0.000                      0                  177       19.363        0.000                       0                   120  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       36.630        0.000                      0                    4        0.921        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.966ns  (required time - arrival time)
  Source:                 graph_inst/ball3_y_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_3_Dx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.435ns  (logic 2.452ns (23.498%)  route 7.983ns (76.502%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.801    -0.951    graph_inst/CLK
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDPE (Prop_fdpe_C_Q)         0.456    -0.495 f  graph_inst/ball3_y_reg_reg[4]/Q
                         net (fo=26, routed)          2.201     1.706    graph_inst/ball3_y_reg_reg[9]_0[4]
    SLICE_X112Y51        LUT6 (Prop_lut6_I5_O)        0.124     1.830 r  graph_inst/ball13_yC2_carry_i_7/O
                         net (fo=9, routed)           0.843     2.673    graph_inst/ball13_yC2_carry_i_7_n_0
    SLICE_X111Y51        LUT5 (Prop_lut5_I4_O)        0.152     2.825 r  graph_inst/ball23_yC2_carry__0_i_5/O
                         net (fo=4, routed)           1.457     4.282    graph_inst/ball23_yC2_carry__0_i_5_n_0
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.326     4.608 r  graph_inst/ball23_yC2_carry__0_i_2/O
                         net (fo=1, routed)           0.329     4.937    graph_inst/ball23_yC2_carry__0_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     5.402 f  graph_inst/ball23_yC2_carry__0/CO[1]
                         net (fo=4, routed)           0.912     6.313    graph_inst/ball23_yC2
    SLICE_X102Y50        LUT4 (Prop_lut4_I0_O)        0.329     6.642 f  graph_inst/BALL_2_Dx[1]_i_9/O
                         net (fo=4, routed)           1.237     7.880    graph_inst/BALL_2_Dx[1]_i_9_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.150     8.030 f  graph_inst/BALL_3_Dy[0]_i_9/O
                         net (fo=2, routed)           0.603     8.633    graph_inst/BALL_3_Dy[0]_i_9_n_0
    SLICE_X103Y54        LUT6 (Prop_lut6_I3_O)        0.326     8.959 f  graph_inst/BALL_3_Dx[1]_i_2/O
                         net (fo=1, routed)           0.401     9.360    graph_inst/BALL_3_Dx[1]_i_2_n_0
    SLICE_X103Y55        LUT5 (Prop_lut5_I1_O)        0.124     9.484 r  graph_inst/BALL_3_Dx[1]_i_1/O
                         net (fo=1, routed)           0.000     9.484    graph_inst/BALL_3_Dx[1]_i_1_n_0
    SLICE_X103Y55        FDRE                                         r  graph_inst/BALL_3_Dx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X103Y55        FDRE                                         r  graph_inst/BALL_3_Dx_reg[1]/C
                         clock pessimism              0.454    38.585    
                         clock uncertainty           -0.164    38.421    
    SLICE_X103Y55        FDRE (Setup_fdre_C_D)        0.029    38.450    graph_inst/BALL_3_Dx_reg[1]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                 28.966    

Slack (MET) :             29.176ns  (required time - arrival time)
  Source:                 graph_inst/ball3_y_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_3_Dy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.227ns  (logic 2.452ns (23.975%)  route 7.775ns (76.025%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.801    -0.951    graph_inst/CLK
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDPE (Prop_fdpe_C_Q)         0.456    -0.495 f  graph_inst/ball3_y_reg_reg[4]/Q
                         net (fo=26, routed)          2.201     1.706    graph_inst/ball3_y_reg_reg[9]_0[4]
    SLICE_X112Y51        LUT6 (Prop_lut6_I5_O)        0.124     1.830 r  graph_inst/ball13_yC2_carry_i_7/O
                         net (fo=9, routed)           0.843     2.673    graph_inst/ball13_yC2_carry_i_7_n_0
    SLICE_X111Y51        LUT5 (Prop_lut5_I4_O)        0.152     2.825 r  graph_inst/ball23_yC2_carry__0_i_5/O
                         net (fo=4, routed)           1.457     4.282    graph_inst/ball23_yC2_carry__0_i_5_n_0
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.326     4.608 r  graph_inst/ball23_yC2_carry__0_i_2/O
                         net (fo=1, routed)           0.329     4.937    graph_inst/ball23_yC2_carry__0_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     5.402 r  graph_inst/ball23_yC2_carry__0/CO[1]
                         net (fo=4, routed)           0.912     6.313    graph_inst/ball23_yC2
    SLICE_X102Y50        LUT4 (Prop_lut4_I0_O)        0.329     6.642 r  graph_inst/BALL_2_Dx[1]_i_9/O
                         net (fo=4, routed)           1.237     7.880    graph_inst/BALL_2_Dx[1]_i_9_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.150     8.030 r  graph_inst/BALL_3_Dy[0]_i_9/O
                         net (fo=2, routed)           0.335     8.365    graph_inst/BALL_3_Dy[0]_i_9_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I5_O)        0.326     8.691 r  graph_inst/BALL_3_Dy[0]_i_3/O
                         net (fo=4, routed)           0.462     9.153    graph_inst/BALL_3_Dy[0]_i_3_n_0
    SLICE_X103Y55        LUT6 (Prop_lut6_I1_O)        0.124     9.277 r  graph_inst/BALL_3_Dy[0]_i_1/O
                         net (fo=1, routed)           0.000     9.277    graph_inst/BALL_3_Dy[0]_i_1_n_0
    SLICE_X103Y55        FDRE                                         r  graph_inst/BALL_3_Dy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X103Y55        FDRE                                         r  graph_inst/BALL_3_Dy_reg[0]/C
                         clock pessimism              0.454    38.585    
                         clock uncertainty           -0.164    38.421    
    SLICE_X103Y55        FDRE (Setup_fdre_C_D)        0.031    38.452    graph_inst/BALL_3_Dy_reg[0]
  -------------------------------------------------------------------
                         required time                         38.452    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 29.176    

Slack (MET) :             29.231ns  (required time - arrival time)
  Source:                 graph_inst/ball3_y_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_vy_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.222ns  (logic 2.452ns (23.986%)  route 7.770ns (76.014%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.801    -0.951    graph_inst/CLK
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDPE (Prop_fdpe_C_Q)         0.456    -0.495 f  graph_inst/ball3_y_reg_reg[4]/Q
                         net (fo=26, routed)          2.201     1.706    graph_inst/ball3_y_reg_reg[9]_0[4]
    SLICE_X112Y51        LUT6 (Prop_lut6_I5_O)        0.124     1.830 r  graph_inst/ball13_yC2_carry_i_7/O
                         net (fo=9, routed)           0.843     2.673    graph_inst/ball13_yC2_carry_i_7_n_0
    SLICE_X111Y51        LUT5 (Prop_lut5_I4_O)        0.152     2.825 r  graph_inst/ball23_yC2_carry__0_i_5/O
                         net (fo=4, routed)           1.457     4.282    graph_inst/ball23_yC2_carry__0_i_5_n_0
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.326     4.608 r  graph_inst/ball23_yC2_carry__0_i_2/O
                         net (fo=1, routed)           0.329     4.937    graph_inst/ball23_yC2_carry__0_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     5.402 r  graph_inst/ball23_yC2_carry__0/CO[1]
                         net (fo=4, routed)           0.912     6.313    graph_inst/ball23_yC2
    SLICE_X102Y50        LUT4 (Prop_lut4_I0_O)        0.329     6.642 r  graph_inst/BALL_2_Dx[1]_i_9/O
                         net (fo=4, routed)           1.237     7.880    graph_inst/BALL_2_Dx[1]_i_9_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.150     8.030 r  graph_inst/BALL_3_Dy[0]_i_9/O
                         net (fo=2, routed)           0.335     8.365    graph_inst/BALL_3_Dy[0]_i_9_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I5_O)        0.326     8.691 r  graph_inst/BALL_3_Dy[0]_i_3/O
                         net (fo=4, routed)           0.457     9.148    graph_inst/BALL_3_Dy[0]_i_3_n_0
    SLICE_X102Y55        LUT6 (Prop_lut6_I3_O)        0.124     9.272 r  graph_inst/ball3_vy_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.272    graph_inst/ball3_vy_reg[9]_i_1_n_0
    SLICE_X102Y55        FDCE                                         r  graph_inst/ball3_vy_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X102Y55        FDCE                                         r  graph_inst/ball3_vy_reg_reg[9]/C
                         clock pessimism              0.454    38.585    
                         clock uncertainty           -0.164    38.421    
    SLICE_X102Y55        FDCE (Setup_fdce_C_D)        0.081    38.502    graph_inst/ball3_vy_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                 29.231    

Slack (MET) :             29.232ns  (required time - arrival time)
  Source:                 graph_inst/ball3_y_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vy_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.243ns  (logic 2.224ns (21.713%)  route 8.019ns (78.287%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.205 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.801    -0.951    graph_inst/CLK
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDPE (Prop_fdpe_C_Q)         0.456    -0.495 f  graph_inst/ball3_y_reg_reg[4]/Q
                         net (fo=26, routed)          2.201     1.706    graph_inst/ball3_y_reg_reg[9]_0[4]
    SLICE_X112Y51        LUT6 (Prop_lut6_I5_O)        0.124     1.830 r  graph_inst/ball13_yC2_carry_i_7/O
                         net (fo=9, routed)           0.843     2.673    graph_inst/ball13_yC2_carry_i_7_n_0
    SLICE_X111Y51        LUT5 (Prop_lut5_I4_O)        0.152     2.825 r  graph_inst/ball23_yC2_carry__0_i_5/O
                         net (fo=4, routed)           1.457     4.282    graph_inst/ball23_yC2_carry__0_i_5_n_0
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.326     4.608 r  graph_inst/ball23_yC2_carry__0_i_2/O
                         net (fo=1, routed)           0.329     4.937    graph_inst/ball23_yC2_carry__0_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     5.402 r  graph_inst/ball23_yC2_carry__0/CO[1]
                         net (fo=4, routed)           0.912     6.313    graph_inst/ball23_yC2
    SLICE_X102Y50        LUT4 (Prop_lut4_I0_O)        0.329     6.642 r  graph_inst/BALL_2_Dx[1]_i_9/O
                         net (fo=4, routed)           0.617     7.259    graph_inst/BALL_2_Dx[1]_i_9_n_0
    SLICE_X102Y51        LUT6 (Prop_lut6_I2_O)        0.124     7.383 f  graph_inst/BALL_2_Dy[1]_i_11/O
                         net (fo=5, routed)           0.996     8.379    graph_inst/BALL_2_Dy[1]_i_11_n_0
    SLICE_X104Y53        LUT5 (Prop_lut5_I2_O)        0.124     8.503 r  graph_inst/ball2_vy_reg[9]_i_2/O
                         net (fo=2, routed)           0.665     9.168    graph_inst/ball2_vy_reg[9]_i_2_n_0
    SLICE_X107Y53        LUT3 (Prop_lut3_I1_O)        0.124     9.292 r  graph_inst/ball2_vy_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.292    graph_inst/ball2_vy_reg[1]_i_1_n_0
    SLICE_X107Y53        FDPE                                         r  graph_inst/ball2_vy_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.686    38.205    graph_inst/CLK
    SLICE_X107Y53        FDPE                                         r  graph_inst/ball2_vy_reg_reg[1]/C
                         clock pessimism              0.454    38.659    
                         clock uncertainty           -0.164    38.495    
    SLICE_X107Y53        FDPE (Setup_fdpe_C_D)        0.029    38.524    graph_inst/ball2_vy_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         38.524    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                 29.232    

Slack (MET) :             29.238ns  (required time - arrival time)
  Source:                 graph_inst/ball3_y_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_vx_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.211ns  (logic 2.452ns (24.012%)  route 7.759ns (75.988%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.801    -0.951    graph_inst/CLK
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDPE (Prop_fdpe_C_Q)         0.456    -0.495 f  graph_inst/ball3_y_reg_reg[4]/Q
                         net (fo=26, routed)          2.201     1.706    graph_inst/ball3_y_reg_reg[9]_0[4]
    SLICE_X112Y51        LUT6 (Prop_lut6_I5_O)        0.124     1.830 r  graph_inst/ball13_yC2_carry_i_7/O
                         net (fo=9, routed)           0.843     2.673    graph_inst/ball13_yC2_carry_i_7_n_0
    SLICE_X111Y51        LUT5 (Prop_lut5_I4_O)        0.152     2.825 r  graph_inst/ball23_yC2_carry__0_i_5/O
                         net (fo=4, routed)           1.457     4.282    graph_inst/ball23_yC2_carry__0_i_5_n_0
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.326     4.608 r  graph_inst/ball23_yC2_carry__0_i_2/O
                         net (fo=1, routed)           0.329     4.937    graph_inst/ball23_yC2_carry__0_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     5.402 r  graph_inst/ball23_yC2_carry__0/CO[1]
                         net (fo=4, routed)           0.912     6.313    graph_inst/ball23_yC2
    SLICE_X102Y50        LUT4 (Prop_lut4_I0_O)        0.329     6.642 r  graph_inst/BALL_2_Dx[1]_i_9/O
                         net (fo=4, routed)           1.237     7.880    graph_inst/BALL_2_Dx[1]_i_9_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.150     8.030 r  graph_inst/BALL_3_Dy[0]_i_9/O
                         net (fo=2, routed)           0.335     8.365    graph_inst/BALL_3_Dy[0]_i_9_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I5_O)        0.326     8.691 r  graph_inst/BALL_3_Dy[0]_i_3/O
                         net (fo=4, routed)           0.446     9.137    graph_inst/BALL_3_Dy[0]_i_3_n_0
    SLICE_X102Y55        LUT6 (Prop_lut6_I2_O)        0.124     9.261 r  graph_inst/ball3_vx_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.261    graph_inst/ball3_vx_reg[9]_i_1_n_0
    SLICE_X102Y55        FDCE                                         r  graph_inst/ball3_vx_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X102Y55        FDCE                                         r  graph_inst/ball3_vx_reg_reg[9]/C
                         clock pessimism              0.454    38.585    
                         clock uncertainty           -0.164    38.421    
    SLICE_X102Y55        FDCE (Setup_fdce_C_D)        0.077    38.498    graph_inst/ball3_vx_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                 29.238    

Slack (MET) :             29.252ns  (required time - arrival time)
  Source:                 graph_inst/ball3_y_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vy_reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.269ns  (logic 2.250ns (21.911%)  route 8.019ns (78.089%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 38.205 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.801    -0.951    graph_inst/CLK
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDPE (Prop_fdpe_C_Q)         0.456    -0.495 f  graph_inst/ball3_y_reg_reg[4]/Q
                         net (fo=26, routed)          2.201     1.706    graph_inst/ball3_y_reg_reg[9]_0[4]
    SLICE_X112Y51        LUT6 (Prop_lut6_I5_O)        0.124     1.830 r  graph_inst/ball13_yC2_carry_i_7/O
                         net (fo=9, routed)           0.843     2.673    graph_inst/ball13_yC2_carry_i_7_n_0
    SLICE_X111Y51        LUT5 (Prop_lut5_I4_O)        0.152     2.825 r  graph_inst/ball23_yC2_carry__0_i_5/O
                         net (fo=4, routed)           1.457     4.282    graph_inst/ball23_yC2_carry__0_i_5_n_0
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.326     4.608 r  graph_inst/ball23_yC2_carry__0_i_2/O
                         net (fo=1, routed)           0.329     4.937    graph_inst/ball23_yC2_carry__0_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     5.402 r  graph_inst/ball23_yC2_carry__0/CO[1]
                         net (fo=4, routed)           0.912     6.313    graph_inst/ball23_yC2
    SLICE_X102Y50        LUT4 (Prop_lut4_I0_O)        0.329     6.642 r  graph_inst/BALL_2_Dx[1]_i_9/O
                         net (fo=4, routed)           0.617     7.259    graph_inst/BALL_2_Dx[1]_i_9_n_0
    SLICE_X102Y51        LUT6 (Prop_lut6_I2_O)        0.124     7.383 f  graph_inst/BALL_2_Dy[1]_i_11/O
                         net (fo=5, routed)           0.996     8.379    graph_inst/BALL_2_Dy[1]_i_11_n_0
    SLICE_X104Y53        LUT5 (Prop_lut5_I2_O)        0.124     8.503 r  graph_inst/ball2_vy_reg[9]_i_2/O
                         net (fo=2, routed)           0.665     9.168    graph_inst/ball2_vy_reg[9]_i_2_n_0
    SLICE_X107Y53        LUT3 (Prop_lut3_I1_O)        0.150     9.318 r  graph_inst/ball2_vy_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.318    graph_inst/ball2_vy_reg[9]_i_1_n_0
    SLICE_X107Y53        FDPE                                         r  graph_inst/ball2_vy_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.686    38.205    graph_inst/CLK
    SLICE_X107Y53        FDPE                                         r  graph_inst/ball2_vy_reg_reg[9]/C
                         clock pessimism              0.454    38.659    
                         clock uncertainty           -0.164    38.495    
    SLICE_X107Y53        FDPE (Setup_fdpe_C_D)        0.075    38.570    graph_inst/ball2_vy_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                 29.252    

Slack (MET) :             29.264ns  (required time - arrival time)
  Source:                 graph_inst/ball3_y_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_2_Dx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.137ns  (logic 2.476ns (24.425%)  route 7.661ns (75.575%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.801    -0.951    graph_inst/CLK
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDPE (Prop_fdpe_C_Q)         0.456    -0.495 f  graph_inst/ball3_y_reg_reg[4]/Q
                         net (fo=26, routed)          2.201     1.706    graph_inst/ball3_y_reg_reg[9]_0[4]
    SLICE_X112Y51        LUT6 (Prop_lut6_I5_O)        0.124     1.830 r  graph_inst/ball13_yC2_carry_i_7/O
                         net (fo=9, routed)           0.843     2.673    graph_inst/ball13_yC2_carry_i_7_n_0
    SLICE_X111Y51        LUT5 (Prop_lut5_I4_O)        0.152     2.825 r  graph_inst/ball23_yC2_carry__0_i_5/O
                         net (fo=4, routed)           1.457     4.282    graph_inst/ball23_yC2_carry__0_i_5_n_0
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.326     4.608 r  graph_inst/ball23_yC2_carry__0_i_2/O
                         net (fo=1, routed)           0.329     4.937    graph_inst/ball23_yC2_carry__0_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     5.402 r  graph_inst/ball23_yC2_carry__0/CO[1]
                         net (fo=4, routed)           0.912     6.313    graph_inst/ball23_yC2
    SLICE_X102Y50        LUT4 (Prop_lut4_I0_O)        0.329     6.642 r  graph_inst/BALL_2_Dx[1]_i_9/O
                         net (fo=4, routed)           0.617     7.259    graph_inst/BALL_2_Dx[1]_i_9_n_0
    SLICE_X102Y51        LUT6 (Prop_lut6_I2_O)        0.124     7.383 f  graph_inst/BALL_2_Dy[1]_i_11/O
                         net (fo=5, routed)           0.996     8.379    graph_inst/BALL_2_Dy[1]_i_11_n_0
    SLICE_X104Y53        LUT5 (Prop_lut5_I3_O)        0.152     8.531 r  graph_inst/BALL_2_Dx[1]_i_5/O
                         net (fo=1, routed)           0.308     8.839    graph_inst/ball2_vx_reg
    SLICE_X103Y53        LUT6 (Prop_lut6_I3_O)        0.348     9.187 r  graph_inst/BALL_2_Dx[1]_i_1/O
                         net (fo=1, routed)           0.000     9.187    graph_inst/BALL_2_Dx[1]_i_1_n_0
    SLICE_X103Y53        FDRE                                         r  graph_inst/BALL_2_Dx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X103Y53        FDRE                                         r  graph_inst/BALL_2_Dx_reg[1]/C
                         clock pessimism              0.454    38.585    
                         clock uncertainty           -0.164    38.421    
    SLICE_X103Y53        FDRE (Setup_fdre_C_D)        0.029    38.450    graph_inst/BALL_2_Dx_reg[1]
  -------------------------------------------------------------------
                         required time                         38.450    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 29.264    

Slack (MET) :             29.366ns  (required time - arrival time)
  Source:                 graph_inst/ball3_y_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/BALL_3_Dy_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.037ns  (logic 2.224ns (22.159%)  route 7.813ns (77.841%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.801    -0.951    graph_inst/CLK
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDPE (Prop_fdpe_C_Q)         0.456    -0.495 f  graph_inst/ball3_y_reg_reg[4]/Q
                         net (fo=26, routed)          2.201     1.706    graph_inst/ball3_y_reg_reg[9]_0[4]
    SLICE_X112Y51        LUT6 (Prop_lut6_I5_O)        0.124     1.830 r  graph_inst/ball13_yC2_carry_i_7/O
                         net (fo=9, routed)           0.843     2.673    graph_inst/ball13_yC2_carry_i_7_n_0
    SLICE_X111Y51        LUT5 (Prop_lut5_I4_O)        0.152     2.825 r  graph_inst/ball23_yC2_carry__0_i_5/O
                         net (fo=4, routed)           1.457     4.282    graph_inst/ball23_yC2_carry__0_i_5_n_0
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.326     4.608 r  graph_inst/ball23_yC2_carry__0_i_2/O
                         net (fo=1, routed)           0.329     4.937    graph_inst/ball23_yC2_carry__0_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     5.402 r  graph_inst/ball23_yC2_carry__0/CO[1]
                         net (fo=4, routed)           0.912     6.313    graph_inst/ball23_yC2
    SLICE_X102Y50        LUT4 (Prop_lut4_I0_O)        0.329     6.642 r  graph_inst/BALL_2_Dx[1]_i_9/O
                         net (fo=4, routed)           0.953     7.596    graph_inst/BALL_2_Dx[1]_i_9_n_0
    SLICE_X101Y54        LUT4 (Prop_lut4_I3_O)        0.124     7.720 r  graph_inst/BALL_3_Dy[1]_i_6/O
                         net (fo=3, routed)           0.479     8.199    graph_inst/BALL_3_Dy[1]_i_6_n_0
    SLICE_X103Y55        LUT6 (Prop_lut6_I2_O)        0.124     8.323 r  graph_inst/BALL_3_Dy[1]_i_5/O
                         net (fo=1, routed)           0.639     8.962    graph_inst/BALL_3_Dy[1]_i_5_n_0
    SLICE_X103Y54        LUT6 (Prop_lut6_I3_O)        0.124     9.086 r  graph_inst/BALL_3_Dy[1]_i_1/O
                         net (fo=1, routed)           0.000     9.086    graph_inst/BALL_3_Dy[1]_i_1_n_0
    SLICE_X103Y54        FDRE                                         r  graph_inst/BALL_3_Dy_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X103Y54        FDRE                                         r  graph_inst/BALL_3_Dy_reg[1]/C
                         clock pessimism              0.454    38.585    
                         clock uncertainty           -0.164    38.421    
    SLICE_X103Y54        FDRE (Setup_fdre_C_D)        0.031    38.452    graph_inst/BALL_3_Dy_reg[1]
  -------------------------------------------------------------------
                         required time                         38.452    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                 29.366    

Slack (MET) :             29.370ns  (required time - arrival time)
  Source:                 graph_inst/ball3_y_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_vy_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.081ns  (logic 2.452ns (24.324%)  route 7.629ns (75.676%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.801    -0.951    graph_inst/CLK
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDPE (Prop_fdpe_C_Q)         0.456    -0.495 f  graph_inst/ball3_y_reg_reg[4]/Q
                         net (fo=26, routed)          2.201     1.706    graph_inst/ball3_y_reg_reg[9]_0[4]
    SLICE_X112Y51        LUT6 (Prop_lut6_I5_O)        0.124     1.830 r  graph_inst/ball13_yC2_carry_i_7/O
                         net (fo=9, routed)           0.843     2.673    graph_inst/ball13_yC2_carry_i_7_n_0
    SLICE_X111Y51        LUT5 (Prop_lut5_I4_O)        0.152     2.825 r  graph_inst/ball23_yC2_carry__0_i_5/O
                         net (fo=4, routed)           1.457     4.282    graph_inst/ball23_yC2_carry__0_i_5_n_0
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.326     4.608 r  graph_inst/ball23_yC2_carry__0_i_2/O
                         net (fo=1, routed)           0.329     4.937    graph_inst/ball23_yC2_carry__0_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     5.402 r  graph_inst/ball23_yC2_carry__0/CO[1]
                         net (fo=4, routed)           0.912     6.313    graph_inst/ball23_yC2
    SLICE_X102Y50        LUT4 (Prop_lut4_I0_O)        0.329     6.642 r  graph_inst/BALL_2_Dx[1]_i_9/O
                         net (fo=4, routed)           1.237     7.880    graph_inst/BALL_2_Dx[1]_i_9_n_0
    SLICE_X101Y54        LUT5 (Prop_lut5_I0_O)        0.150     8.030 r  graph_inst/BALL_3_Dy[0]_i_9/O
                         net (fo=2, routed)           0.335     8.365    graph_inst/BALL_3_Dy[0]_i_9_n_0
    SLICE_X102Y54        LUT6 (Prop_lut6_I5_O)        0.326     8.691 r  graph_inst/BALL_3_Dy[0]_i_3/O
                         net (fo=4, routed)           0.315     9.006    graph_inst/BALL_3_Dy[0]_i_3_n_0
    SLICE_X102Y55        LUT6 (Prop_lut6_I3_O)        0.124     9.130 r  graph_inst/ball3_vy_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.130    graph_inst/ball3_vy_reg[0]_i_1_n_0
    SLICE_X102Y55        FDPE                                         r  graph_inst/ball3_vy_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X102Y55        FDPE                                         r  graph_inst/ball3_vy_reg_reg[0]/C
                         clock pessimism              0.454    38.585    
                         clock uncertainty           -0.164    38.421    
    SLICE_X102Y55        FDPE (Setup_fdpe_C_D)        0.079    38.500    graph_inst/ball3_vy_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         38.500    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 29.370    

Slack (MET) :             29.546ns  (required time - arrival time)
  Source:                 graph_inst/ball3_y_reg_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball2_vx_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.903ns  (logic 2.224ns (22.459%)  route 7.679ns (77.541%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 38.131 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.801    -0.951    graph_inst/CLK
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y48        FDPE (Prop_fdpe_C_Q)         0.456    -0.495 f  graph_inst/ball3_y_reg_reg[4]/Q
                         net (fo=26, routed)          2.201     1.706    graph_inst/ball3_y_reg_reg[9]_0[4]
    SLICE_X112Y51        LUT6 (Prop_lut6_I5_O)        0.124     1.830 r  graph_inst/ball13_yC2_carry_i_7/O
                         net (fo=9, routed)           0.843     2.673    graph_inst/ball13_yC2_carry_i_7_n_0
    SLICE_X111Y51        LUT5 (Prop_lut5_I4_O)        0.152     2.825 r  graph_inst/ball23_yC2_carry__0_i_5/O
                         net (fo=4, routed)           1.457     4.282    graph_inst/ball23_yC2_carry__0_i_5_n_0
    SLICE_X112Y48        LUT6 (Prop_lut6_I0_O)        0.326     4.608 r  graph_inst/ball23_yC2_carry__0_i_2/O
                         net (fo=1, routed)           0.329     4.937    graph_inst/ball23_yC2_carry__0_i_2_n_0
    SLICE_X110Y48        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465     5.402 r  graph_inst/ball23_yC2_carry__0/CO[1]
                         net (fo=4, routed)           0.912     6.313    graph_inst/ball23_yC2
    SLICE_X102Y50        LUT4 (Prop_lut4_I0_O)        0.329     6.642 r  graph_inst/BALL_2_Dx[1]_i_9/O
                         net (fo=4, routed)           0.617     7.259    graph_inst/BALL_2_Dx[1]_i_9_n_0
    SLICE_X102Y51        LUT6 (Prop_lut6_I2_O)        0.124     7.383 f  graph_inst/BALL_2_Dy[1]_i_11/O
                         net (fo=5, routed)           0.648     8.031    graph_inst/BALL_2_Dy[1]_i_11_n_0
    SLICE_X105Y53        LUT5 (Prop_lut5_I4_O)        0.124     8.155 r  graph_inst/BALL_2_Dy[1]_i_3/O
                         net (fo=3, routed)           0.673     8.828    graph_inst/BALL_2_Dy[1]_i_3_n_0
    SLICE_X104Y53        LUT5 (Prop_lut5_I2_O)        0.124     8.952 r  graph_inst/ball2_vx_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.952    graph_inst/ball2_vx_reg[9]_i_1_n_0
    SLICE_X104Y53        FDCE                                         r  graph_inst/ball2_vx_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.612    38.131    graph_inst/CLK
    SLICE_X104Y53        FDCE                                         r  graph_inst/ball2_vx_reg_reg[9]/C
                         clock pessimism              0.454    38.585    
                         clock uncertainty           -0.164    38.421    
    SLICE_X104Y53        FDCE (Setup_fdce_C_D)        0.077    38.498    graph_inst/ball2_vx_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                 29.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 graph_inst/ball3_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_x_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.342ns (78.808%)  route 0.092ns (21.192%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.613    -0.397    graph_inst/CLK
    SLICE_X101Y49        FDCE                                         r  graph_inst/ball3_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDCE (Prop_fdce_C_Q)         0.141    -0.256 r  graph_inst/ball3_x_reg_reg[2]/Q
                         net (fo=37, routed)          0.091    -0.164    graph_inst/ball3_x_reg_reg[9]_0[2]
    SLICE_X101Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.017 r  graph_inst/ball3_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.017    graph_inst/ball3_x_reg0_carry_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.037 r  graph_inst/ball3_x_reg0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.037    graph_inst/ball3_x_reg0[5]
    SLICE_X101Y50        FDCE                                         r  graph_inst/ball3_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X101Y50        FDCE                                         r  graph_inst/ball3_x_reg_reg[5]/C
                         clock pessimism              0.367    -0.128    
    SLICE_X101Y50        FDCE (Hold_fdce_C_D)         0.105    -0.023    graph_inst/ball3_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 graph_inst/ball3_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_x_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.353ns (79.332%)  route 0.092ns (20.668%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.613    -0.397    graph_inst/CLK
    SLICE_X101Y49        FDCE                                         r  graph_inst/ball3_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDCE (Prop_fdce_C_Q)         0.141    -0.256 r  graph_inst/ball3_x_reg_reg[2]/Q
                         net (fo=37, routed)          0.091    -0.164    graph_inst/ball3_x_reg_reg[9]_0[2]
    SLICE_X101Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.017 r  graph_inst/ball3_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.017    graph_inst/ball3_x_reg0_carry_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.048 r  graph_inst/ball3_x_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.048    graph_inst/ball3_x_reg0[7]
    SLICE_X101Y50        FDPE                                         r  graph_inst/ball3_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X101Y50        FDPE                                         r  graph_inst/ball3_x_reg_reg[7]/C
                         clock pessimism              0.367    -0.128    
    SLICE_X101Y50        FDPE (Hold_fdpe_C_D)         0.105    -0.023    graph_inst/ball3_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.048    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 graph_inst/ball3_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_x_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.378ns (80.432%)  route 0.092ns (19.568%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.613    -0.397    graph_inst/CLK
    SLICE_X101Y49        FDCE                                         r  graph_inst/ball3_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDCE (Prop_fdce_C_Q)         0.141    -0.256 r  graph_inst/ball3_x_reg_reg[2]/Q
                         net (fo=37, routed)          0.091    -0.164    graph_inst/ball3_x_reg_reg[9]_0[2]
    SLICE_X101Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.017 r  graph_inst/ball3_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.017    graph_inst/ball3_x_reg0_carry_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.073 r  graph_inst/ball3_x_reg0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.073    graph_inst/ball3_x_reg0[6]
    SLICE_X101Y50        FDPE                                         r  graph_inst/ball3_x_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X101Y50        FDPE                                         r  graph_inst/ball3_x_reg_reg[6]/C
                         clock pessimism              0.367    -0.128    
    SLICE_X101Y50        FDPE (Hold_fdpe_C_D)         0.105    -0.023    graph_inst/ball3_x_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 graph_inst/ball3_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_x_reg_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.378ns (80.432%)  route 0.092ns (19.568%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.613    -0.397    graph_inst/CLK
    SLICE_X101Y49        FDCE                                         r  graph_inst/ball3_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDCE (Prop_fdce_C_Q)         0.141    -0.256 r  graph_inst/ball3_x_reg_reg[2]/Q
                         net (fo=37, routed)          0.091    -0.164    graph_inst/ball3_x_reg_reg[9]_0[2]
    SLICE_X101Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.017 r  graph_inst/ball3_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.017    graph_inst/ball3_x_reg0_carry_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.073 r  graph_inst/ball3_x_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.073    graph_inst/ball3_x_reg0[8]
    SLICE_X101Y50        FDPE                                         r  graph_inst/ball3_x_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X101Y50        FDPE                                         r  graph_inst/ball3_x_reg_reg[8]/C
                         clock pessimism              0.367    -0.128    
    SLICE_X101Y50        FDPE (Hold_fdpe_C_D)         0.105    -0.023    graph_inst/ball3_x_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 graph_inst/ball3_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.381ns (80.556%)  route 0.092ns (19.444%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.613    -0.397    graph_inst/CLK
    SLICE_X101Y49        FDCE                                         r  graph_inst/ball3_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y49        FDCE (Prop_fdce_C_Q)         0.141    -0.256 r  graph_inst/ball3_x_reg_reg[2]/Q
                         net (fo=37, routed)          0.091    -0.164    graph_inst/ball3_x_reg_reg[9]_0[2]
    SLICE_X101Y49        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147    -0.017 r  graph_inst/ball3_x_reg0_carry/CO[3]
                         net (fo=1, routed)           0.001    -0.017    graph_inst/ball3_x_reg0_carry_n_0
    SLICE_X101Y50        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.022 r  graph_inst/ball3_x_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.022    graph_inst/ball3_x_reg0_carry__0_n_0
    SLICE_X101Y51        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.076 r  graph_inst/ball3_x_reg0_carry__1/O[0]
                         net (fo=1, routed)           0.000     0.076    graph_inst/ball3_x_reg0[9]
    SLICE_X101Y51        FDCE                                         r  graph_inst/ball3_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.881    -0.495    graph_inst/CLK
    SLICE_X101Y51        FDCE                                         r  graph_inst/ball3_x_reg_reg[9]/C
                         clock pessimism              0.367    -0.128    
    SLICE_X101Y51        FDCE (Hold_fdce_C_D)         0.105    -0.023    graph_inst/ball3_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 graph_inst/ball3_vy_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_y_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.279ns (57.072%)  route 0.210ns (42.928%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X102Y55        FDPE                                         r  graph_inst/ball3_vy_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y55        FDPE (Prop_fdpe_C_Q)         0.164    -0.236 r  graph_inst/ball3_vy_reg_reg[0]/Q
                         net (fo=2, routed)           0.210    -0.026    graph_inst/ball3_vy_reg[0]
    SLICE_X103Y47        LUT2 (Prop_lut2_I1_O)        0.045     0.019 r  graph_inst/ball3_y_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.019    graph_inst/ball3_y_reg0_carry_i_4_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.089 r  graph_inst/ball3_y_reg0_carry/O[0]
                         net (fo=1, routed)           0.000     0.089    graph_inst/ball3_y_reg0[0]
    SLICE_X103Y47        FDCE                                         r  graph_inst/ball3_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.883    -0.493    graph_inst/CLK
    SLICE_X103Y47        FDCE                                         r  graph_inst/ball3_y_reg_reg[0]/C
                         clock pessimism              0.367    -0.126    
    SLICE_X103Y47        FDCE (Hold_fdce_C_D)         0.105    -0.021    graph_inst/ball3_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 graph_inst/ball3_vy_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_y_reg_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.272ns (51.961%)  route 0.251ns (48.039%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X102Y55        FDCE                                         r  graph_inst/ball3_vy_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y55        FDCE (Prop_fdce_C_Q)         0.164    -0.236 r  graph_inst/ball3_vy_reg_reg[9]/Q
                         net (fo=10, routed)          0.251     0.016    graph_inst/ball3_vy_reg[9]
    SLICE_X103Y48        LUT2 (Prop_lut2_I1_O)        0.045     0.061 r  graph_inst/ball3_y_reg0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.061    graph_inst/ball3_y_reg0_carry__0_i_1_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.124 r  graph_inst/ball3_y_reg0_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.124    graph_inst/ball3_y_reg0[7]
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.883    -0.493    graph_inst/CLK
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[7]/C
                         clock pessimism              0.367    -0.126    
    SLICE_X103Y48        FDPE (Hold_fdpe_C_D)         0.105    -0.021    graph_inst/ball3_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 graph_inst/ball3_vy_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_y_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.275ns (52.534%)  route 0.248ns (47.466%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X102Y55        FDCE                                         r  graph_inst/ball3_vy_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y55        FDCE (Prop_fdce_C_Q)         0.164    -0.236 r  graph_inst/ball3_vy_reg_reg[9]/Q
                         net (fo=10, routed)          0.248     0.013    graph_inst/ball3_vy_reg[9]
    SLICE_X103Y48        LUT2 (Prop_lut2_I1_O)        0.045     0.058 r  graph_inst/ball3_y_reg0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.058    graph_inst/ball3_y_reg0_carry__0_i_2_n_0
    SLICE_X103Y48        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.124 r  graph_inst/ball3_y_reg0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.124    graph_inst/ball3_y_reg0[6]
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.883    -0.493    graph_inst/CLK
    SLICE_X103Y48        FDPE                                         r  graph_inst/ball3_y_reg_reg[6]/C
                         clock pessimism              0.367    -0.126    
    SLICE_X103Y48        FDPE (Hold_fdpe_C_D)         0.105    -0.021    graph_inst/ball3_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 graph_inst/ball3_vy_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_y_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.315ns (60.017%)  route 0.210ns (39.983%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X102Y55        FDPE                                         r  graph_inst/ball3_vy_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y55        FDPE (Prop_fdpe_C_Q)         0.164    -0.236 r  graph_inst/ball3_vy_reg_reg[0]/Q
                         net (fo=2, routed)           0.210    -0.026    graph_inst/ball3_vy_reg[0]
    SLICE_X103Y47        LUT2 (Prop_lut2_I1_O)        0.045     0.019 r  graph_inst/ball3_y_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.019    graph_inst/ball3_y_reg0_carry_i_4_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.125 r  graph_inst/ball3_y_reg0_carry/O[1]
                         net (fo=1, routed)           0.000     0.125    graph_inst/ball3_y_reg0[1]
    SLICE_X103Y47        FDCE                                         r  graph_inst/ball3_y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.883    -0.493    graph_inst/CLK
    SLICE_X103Y47        FDCE                                         r  graph_inst/ball3_y_reg_reg[1]/C
                         clock pessimism              0.367    -0.126    
    SLICE_X103Y47        FDCE (Hold_fdce_C_D)         0.105    -0.021    graph_inst/ball3_y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.125    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 graph_inst/ball3_vy_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball3_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.355ns (62.848%)  route 0.210ns (37.152%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X102Y55        FDPE                                         r  graph_inst/ball3_vy_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y55        FDPE (Prop_fdpe_C_Q)         0.164    -0.236 r  graph_inst/ball3_vy_reg_reg[0]/Q
                         net (fo=2, routed)           0.210    -0.026    graph_inst/ball3_vy_reg[0]
    SLICE_X103Y47        LUT2 (Prop_lut2_I1_O)        0.045     0.019 r  graph_inst/ball3_y_reg0_carry_i_4/O
                         net (fo=1, routed)           0.000     0.019    graph_inst/ball3_y_reg0_carry_i_4_n_0
    SLICE_X103Y47        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.165 r  graph_inst/ball3_y_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     0.165    graph_inst/ball3_y_reg0[2]
    SLICE_X103Y47        FDCE                                         r  graph_inst/ball3_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.883    -0.493    graph_inst/CLK
    SLICE_X103Y47        FDCE                                         r  graph_inst/ball3_y_reg_reg[2]/C
                         clock pessimism              0.367    -0.126    
    SLICE_X103Y47        FDCE (Hold_fdce_C_D)         0.105    -0.021    graph_inst/ball3_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y0    clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X95Y47     graph_inst/ball1_x_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X94Y54     graph_inst/ball1_x_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X94Y54     graph_inst/ball1_x_reg_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X94Y54     graph_inst/ball1_x_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X94Y54     graph_inst/ball1_x_reg_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X94Y55     graph_inst/ball1_x_reg_reg[6]/C
Min Period        n/a     FDPE/C              n/a            1.000         39.725      38.725     SLICE_X94Y55     graph_inst/ball1_x_reg_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.725      38.725     SLICE_X94Y55     graph_inst/ball1_x_reg_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X94Y54     graph_inst/ball1_x_reg_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X94Y54     graph_inst/ball1_x_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X94Y54     graph_inst/ball1_x_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X94Y54     graph_inst/ball1_x_reg_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X94Y54     graph_inst/ball1_x_reg_reg[4]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X94Y54     graph_inst/ball1_x_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X94Y54     graph_inst/ball1_x_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X94Y54     graph_inst/ball1_x_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X94Y55     graph_inst/ball1_x_reg_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X94Y55     graph_inst/ball1_x_reg_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X95Y47     graph_inst/ball1_x_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X96Y45     graph_inst/ball3_x_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X101Y49    graph_inst/ball3_x_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X101Y49    graph_inst/ball3_x_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X101Y49    graph_inst/ball3_x_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X101Y49    graph_inst/ball3_x_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X101Y50    graph_inst/ball3_x_reg_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X101Y50    graph_inst/ball3_x_reg_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X101Y50    graph_inst/ball3_x_reg_reg[7]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.863      19.363     SLICE_X101Y50    graph_inst/ball3_x_reg_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.921ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.630ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.642ns (25.608%)  route 1.865ns (74.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.130 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X98Y53         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDPE (Prop_fdpe_C_Q)         0.518    -0.446 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           1.265     0.819    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.943 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=6, routed)           0.600     1.543    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X96Y54         FDPE                                         f  graph_inst/ball1_vx_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.611    38.130    graph_inst/CLK
    SLICE_X96Y54         FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/C
                         clock pessimism              0.568    38.698    
                         clock uncertainty           -0.164    38.535    
    SLICE_X96Y54         FDPE (Recov_fdpe_C_PRE)     -0.361    38.174    graph_inst/ball1_vx_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                         38.174    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                 36.630    

Slack (MET) :             36.672ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.642ns (25.608%)  route 1.865ns (74.392%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.130 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X98Y53         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDPE (Prop_fdpe_C_Q)         0.518    -0.446 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           1.265     0.819    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.943 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=6, routed)           0.600     1.543    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X96Y54         FDCE                                         f  graph_inst/ball1_vx_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.611    38.130    graph_inst/CLK
    SLICE_X96Y54         FDCE                                         r  graph_inst/ball1_vx_reg_reg[3]_C/C
                         clock pessimism              0.568    38.698    
                         clock uncertainty           -0.164    38.535    
    SLICE_X96Y54         FDCE (Recov_fdce_C_CLR)     -0.319    38.216    graph_inst/ball1_vx_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                         38.216    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                 36.672    

Slack (MET) :             36.720ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.642ns (27.050%)  route 1.731ns (72.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.130 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X98Y53         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDPE (Prop_fdpe_C_Q)         0.518    -0.446 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.609     0.164    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.288 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=6, routed)           1.122     1.410    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X95Y54         FDCE                                         f  graph_inst/ball1_vx_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.611    38.130    graph_inst/CLK
    SLICE_X95Y54         FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
                         clock pessimism              0.568    38.698    
                         clock uncertainty           -0.164    38.535    
    SLICE_X95Y54         FDCE (Recov_fdce_C_CLR)     -0.405    38.130    graph_inst/ball1_vx_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                         38.130    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                 36.720    

Slack (MET) :             36.766ns  (required time - arrival time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.642ns (27.050%)  route 1.731ns (72.950%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 38.130 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.635    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.708 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.853    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.752 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.788    -0.964    graph_inst/CLK
    SLICE_X98Y53         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDPE (Prop_fdpe_C_Q)         0.518    -0.446 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.609     0.164    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124     0.288 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=6, routed)           1.122     1.410    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X95Y54         FDPE                                         f  graph_inst/ball1_vx_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    Y9                                                0.000    39.725 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    39.725    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.288    41.013 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.175    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    34.737 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    36.428    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.519 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         1.611    38.130    graph_inst/CLK
    SLICE_X95Y54         FDPE                                         r  graph_inst/ball1_vx_reg_reg[3]_P/C
                         clock pessimism              0.568    38.698    
                         clock uncertainty           -0.164    38.535    
    SLICE_X95Y54         FDPE (Recov_fdpe_C_PRE)     -0.359    38.176    graph_inst/ball1_vx_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                         38.176    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                 36.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.209ns (23.509%)  route 0.680ns (76.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X98Y53         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDPE (Prop_fdpe_C_Q)         0.164    -0.236 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.477     0.241    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.286 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=6, routed)           0.203     0.489    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X96Y54         FDCE                                         f  graph_inst/ball1_vx_reg_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.879    -0.497    graph_inst/CLK
    SLICE_X96Y54         FDCE                                         r  graph_inst/ball1_vx_reg_reg[3]_C/C
                         clock pessimism              0.132    -0.365    
    SLICE_X96Y54         FDCE (Remov_fdce_C_CLR)     -0.067    -0.432    graph_inst/ball1_vx_reg_reg[3]_C
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.925ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.209ns (23.509%)  route 0.680ns (76.491%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X98Y53         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDPE (Prop_fdpe_C_Q)         0.164    -0.236 f  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.477     0.241    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.286 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1/O
                         net (fo=6, routed)           0.203     0.489    graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0
    SLICE_X96Y54         FDPE                                         f  graph_inst/ball1_vx_reg_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.879    -0.497    graph_inst/CLK
    SLICE_X96Y54         FDPE                                         r  graph_inst/ball1_vx_reg_reg[9]_P/C
                         clock pessimism              0.132    -0.365    
    SLICE_X96Y54         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.436    graph_inst/ball1_vx_reg_reg[9]_P
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[9]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.209ns (23.265%)  route 0.689ns (76.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X98Y53         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDPE (Prop_fdpe_C_Q)         0.164    -0.236 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.231    -0.004    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.041 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=6, routed)           0.458     0.499    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X95Y54         FDCE                                         f  graph_inst/ball1_vx_reg_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.879    -0.497    graph_inst/CLK
    SLICE_X95Y54         FDCE                                         r  graph_inst/ball1_vx_reg_reg[9]_C/C
                         clock pessimism              0.132    -0.365    
    SLICE_X95Y54         FDCE (Remov_fdce_C_CLR)     -0.092    -0.457    graph_inst/ball1_vx_reg_reg[9]_C
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 graph_inst/BALL_1_Dx_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            graph_inst/ball1_vx_reg_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.209ns (23.265%)  route 0.689ns (76.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.497ns
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.867    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.553 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.035    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.009 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.610    -0.400    graph_inst/CLK
    SLICE_X98Y53         FDPE                                         r  graph_inst/BALL_1_Dx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDPE (Prop_fdpe_C_Q)         0.164    -0.236 r  graph_inst/BALL_1_Dx_reg[1]/Q
                         net (fo=7, routed)           0.231    -0.004    graph_inst/BALL_1_Dx_reg_n_0_[1]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.041 f  graph_inst/ball1_vx_reg_reg[9]_LDC_i_2/O
                         net (fo=6, routed)           0.458     0.499    graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0
    SLICE_X95Y54         FDPE                                         f  graph_inst/ball1_vx_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.755     0.755 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     1.235    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -1.969 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.405    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.376 r  clk_inst/inst/clkout1_buf/O
                         net (fo=118, routed)         0.879    -0.497    graph_inst/CLK
    SLICE_X95Y54         FDPE                                         r  graph_inst/ball1_vx_reg_reg[3]_P/C
                         clock pessimism              0.132    -0.365    
    SLICE_X95Y54         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.460    graph_inst/ball1_vx_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.958    





