typedef struct {
  UINT32 CbsVariableStructUniqueValue;
  UINT32 NewRecordOffset;
  UINT32 ApcbVariableHash;
  UINT16 CbsComboChipsetFlag;
  UINT8 CbsChipsetVisibleFlag0;
  UINT8 CbsChipsetVisibleFlag1;
  UINT32 CbsRevisionNumber;
  UINT8 CbsMemTech;
  UINT8 Reserved[11];
} CBS_VARIABLE_HEADER;  // ADDED FROM GENERIC DEFINITIONS

typedef struct {
  CBS_VARIABLE_HEADER Header;
  UINT8 CbsComboFlag;
  UINT8 CbsCmnCpuGenWA05;
  UINT8 CbsCmnCpuPfeh;
  UINT8 CbsCmnCpuCpb;
  UINT8 CbsCmnCpuGlobalCstateCtrl;
  UINT8 CbsCmnGnbPowerSupplyIdleCtrl;
  UINT8 CbsCmnCpuStreamingStoresCtrl;
  UINT8 CbsDbgCpuLApicMode;
  UINT8 CbsCmnCpuCstC1Ctrl;
  UINT16 CbsCmnCpuCstC2Latency;
  UINT8 CbsCmnCpuMcaErrThreshEn;
  UINT16 CbsCmnCpuMcaErrThreshCount;
  UINT8 CbsCmnCpuMcaCeInterruptMask;
  UINT8 CbsCmnCpuMcaFruTextEn;
  UINT8 CbsCmnCpuSmuPspDebugMode;
  UINT8 CbsCmnCpuPpinCtrl;
  UINT32 CbsDbgCpuSnpMemSizeCover;
  UINT8 CbsCmnCpuSmee;
  UINT8 CbsPspSevCtrl;
  UINT32 CbsCmnCpuSevAsidSpaceLimit;
  UINT8 CbsDbgCpuSnpMemCover;
  UINT8 CbsDbgCpuSplitRMP;
  UINT8 CbsDbgCpuSegmentedRMP;
  UINT8 CbsDbgCpuRmpSegmentSize;
  UINT8 CbsCmnCpuLogTransparentErrors;
  UINT8 CbsCmnCpuAvx512;
  UINT8 CbsCmnCpuDisFstStrErmsb;
  UINT8 CbsCmnCpuMonMwaitDis;
  UINT8 CbsCpuSpeculativeStoreModes;
  UINT8 CbsCmnCpuFSRM;
  UINT8 CbsCmnCpuERMS;
  UINT8 CbsCmnCpuRMSS;
  UINT8 CbsCmnCpuPauseCntSel_1_0;
  UINT8 CbsCmnCpuPfReqThrEn;
  UINT8 CbsCmnCmcNotificationType;
  UINT8 CbsCmnCpuScanDumpDbgEn;
  UINT8 CbsCmnCpuMcax64BankSupport;
  UINT8 CbsCmnCpuAdaptiveAlloc;
  UINT8 CbsCpuSvmEnable;
  UINT8 CbsCpuSvmLock;
  UINT8 CbsCpuSmtCtrl;
  UINT8 CbsCmnCpuOcMode;
  UINT8 CbsCpuLegalDisclaimer;
  UINT8 CbsCpuLegalDisclaimer1;
  UINT8 CbsCpuPstCustomP0;
  UINT32 CbsCpuPst0Freq;
  UINT32 CbsCpuPst0Vid;
  UINT8 CbsCmnCpuL1StreamHwPrefetcher;
  UINT8 CbsCmnCpuL1StridePrefetcher;
  UINT8 CbsCmnCpuL1RegionPrefetcher;
  UINT8 CbsCmnCpuL2StreamHwPrefetcher;
  UINT8 CbsCmnCpuL2UpDownPrefetcher;
  UINT8 CbsCmnCpuL1BurstPrefetchMode;
  UINT8 CbsDbgCpuGenCpuWdt;
  UINT16 CbsDbgCpuGenCpuWdtTimeout;
  UINT8 CbsDfCmnWdtInterval;
  UINT8 CbsDfCmnExtIpSyncFloodProp;
  UINT8 CbsDfCmnDisSyncFloodProp;
  UINT8 CbsDfCmnFreezeQueueError;
  UINT8 CbsDfCmnCc6MemEncryption;
  UINT8 CbsDfCmnCcdBwThrottleLv;
  UINT32 CbsDfDbgNumPciSegments;
  UINT8 CbsDfCmnCcmThrot;
  UINT8 CbsDfCmnFineThrotHeavy;
  UINT8 CbsDfCmnFineThrotLight;
  UINT8 CbsDfCmnCleanVicFtiCmdBal;
  UINT8 CbsDfCmnReqvReqNDImbThr;
  UINT8 CbsDfCmnDramNps;
  UINT8 CbsDfCmnMemIntlv;
  UINT8 CbsDfCmnMixedInterleavedMode;
  UINT8 CbsDfCmnMemIntlvPageSize;
  UINT8 CbsDfCmnCxlMemIntlv;
  UINT8 CbsDfCnliSublinkInterleaving;
  UINT8 CbsDfCmnDramMapInversion;
  UINT8 CbsDfCmnCc6AllocationScheme;
  UINT8 CbsDfCmnAcpiSratL3Numa;
  UINT8 CbsDfCmnAcpiSlitDistCtrl;
  UINT8 CbsDfCmnAcpiSlitRemoteFar;
  UINT8 CbsDfCmnAcpiSlitVirtualDist;
  UINT8 CbsDfCmnAcpiSlitLclDist;
  UINT8 CbsDfCmnAcpiSlitRmtDist;
  UINT8 CbsDfCmnAcpiSlitCxlLcl;
  UINT8 CbsDfCmnAcpiSlitCxlRmt;
  UINT8 CbsDfCmnGmiEncryption;
  UINT8 CbsDfCmnXGmiEncryption;
  UINT8 CbsDfDbgXgmiLinkCfg;
  UINT8 CbsDfCmn4LinkMaxXgmiSpeed;
  UINT8 CbsDfCmn3LinkMaxXgmiSpeed;
  UINT8 CbsDfXgmiCrcScale;
  UINT8 CbsDfXgmiCrcThreshold;
  UINT8 CbsDfXgmiPresetControl;
  UINT32 CbsDfXgmiPresetP11;
  UINT32 CbsDfXgmiCmn1P11;
  UINT32 CbsDfXgmiCnP11;
  UINT32 CbsDfXgmiCnp1P11;
  UINT32 CbsDfXgmiPresetP12;
  UINT32 CbsDfXgmiCmn1P12;
  UINT32 CbsDfXgmiCnP12;
  UINT32 CbsDfXgmiCnp1P12;
  UINT32 CbsDfXgmiPresetP13;
  UINT32 CbsDfXgmiCmn1P13;
  UINT32 CbsDfXgmiCnP13;
  UINT32 CbsDfXgmiCnp1P13;
  UINT32 CbsDfXgmiPresetP14;
  UINT32 CbsDfXgmiCmn1P14;
  UINT32 CbsDfXgmiCnP14;
  UINT32 CbsDfXgmiCnp1P14;
  UINT32 CbsDfXgmiPresetP15;
  UINT32 CbsDfXgmiCmn1P15;
  UINT32 CbsDfXgmiCnP15;
  UINT32 CbsDfXgmiCnp1P15;
  UINT16 CbsDfXgmiInitPresetS0L0;
  UINT16 CbsDfXgmiInitPresetS0L0P0;
  UINT16 CbsDfXgmiInitPresetS0L0P1;
  UINT16 CbsDfXgmiInitPresetS0L0P2;
  UINT16 CbsDfXgmiInitPresetS0L0P3;
  UINT16 CbsDfXgmiInitPresetS0L1;
  UINT16 CbsDfXgmiInitPresetS0L1P0;
  UINT16 CbsDfXgmiInitPresetS0L1P1;
  UINT16 CbsDfXgmiInitPresetS0L1P2;
  UINT16 CbsDfXgmiInitPresetS0L1P3;
  UINT16 CbsDfXgmiInitPresetS0L2;
  UINT16 CbsDfXgmiInitPresetS0L2P0;
  UINT16 CbsDfXgmiInitPresetS0L2P1;
  UINT16 CbsDfXgmiInitPresetS0L2P2;
  UINT16 CbsDfXgmiInitPresetS0L2P3;
  UINT16 CbsDfXgmiInitPresetS0L3;
  UINT16 CbsDfXgmiInitPresetS0L3P0;
  UINT16 CbsDfXgmiInitPresetS0L3P1;
  UINT16 CbsDfXgmiInitPresetS0L3P2;
  UINT16 CbsDfXgmiInitPresetS0L3P3;
  UINT16 CbsDfXgmiInitPresetS1L0;
  UINT16 CbsDfXgmiInitPresetS1L0P0;
  UINT16 CbsDfXgmiInitPresetS1L0P1;
  UINT16 CbsDfXgmiInitPresetS1L0P2;
  UINT16 CbsDfXgmiInitPresetS1L0P3;
  UINT16 CbsDfXgmiInitPresetS1L1;
  UINT16 CbsDfXgmiInitPresetS1L1P0;
  UINT16 CbsDfXgmiInitPresetS1L1P1;
  UINT16 CbsDfXgmiInitPresetS1L1P2;
  UINT16 CbsDfXgmiInitPresetS1L1P3;
  UINT16 CbsDfXgmiInitPresetS1L2;
  UINT16 CbsDfXgmiInitPresetS1L2P0;
  UINT16 CbsDfXgmiInitPresetS1L2P1;
  UINT16 CbsDfXgmiInitPresetS1L2P2;
  UINT16 CbsDfXgmiInitPresetS1L2P3;
  UINT16 CbsDfXgmiInitPresetS1L3;
  UINT16 CbsDfXgmiInitPresetS1L3P0;
  UINT16 CbsDfXgmiInitPresetS1L3P1;
  UINT16 CbsDfXgmiInitPresetS1L3P2;
  UINT16 CbsDfXgmiInitPresetS1L3P3;
  UINT32 CbsDfXgmiTxeqS0L0P01;
  UINT32 CbsDfXgmiTxeqS0L0P23;
  UINT32 CbsDfXgmiTxeqS0L0P0;
  UINT32 CbsDfXgmiTxeqS0L0P1;
  UINT32 CbsDfXgmiTxeqS0L0P2;
  UINT32 CbsDfXgmiTxeqS0L0P3;
  UINT32 CbsDfXgmiTxeqS0L1P01;
  UINT32 CbsDfXgmiTxeqS0L1P23;
  UINT32 CbsDfXgmiTxeqS0L1P0;
  UINT32 CbsDfXgmiTxeqS0L1P1;
  UINT32 CbsDfXgmiTxeqS0L1P2;
  UINT32 CbsDfXgmiTxeqS0L1P3;
  UINT32 CbsDfXgmiTxeqS0L2P01;
  UINT32 CbsDfXgmiTxeqS0L2P23;
  UINT32 CbsDfXgmiTxeqS0L2P0;
  UINT32 CbsDfXgmiTxeqS0L2P1;
  UINT32 CbsDfXgmiTxeqS0L2P2;
  UINT32 CbsDfXgmiTxeqS0L2P3;
  UINT32 CbsDfXgmiTxeqS0L3P01;
  UINT32 CbsDfXgmiTxeqS0L3P23;
  UINT32 CbsDfXgmiTxeqS0L3P0;
  UINT32 CbsDfXgmiTxeqS0L3P1;
  UINT32 CbsDfXgmiTxeqS0L3P2;
  UINT32 CbsDfXgmiTxeqS0L3P3;
  UINT32 CbsDfXgmiTxeqS1L0P01;
  UINT32 CbsDfXgmiTxeqS1L0P23;
  UINT32 CbsDfXgmiTxeqS1L0P0;
  UINT32 CbsDfXgmiTxeqS1L0P1;
  UINT32 CbsDfXgmiTxeqS1L0P2;
  UINT32 CbsDfXgmiTxeqS1L0P3;
  UINT32 CbsDfXgmiTxeqS1L1P01;
  UINT32 CbsDfXgmiTxeqS1L1P23;
  UINT32 CbsDfXgmiTxeqS1L1P0;
  UINT32 CbsDfXgmiTxeqS1L1P1;
  UINT32 CbsDfXgmiTxeqS1L1P2;
  UINT32 CbsDfXgmiTxeqS1L1P3;
  UINT32 CbsDfXgmiTxeqS1L2P01;
  UINT32 CbsDfXgmiTxeqS1L2P23;
  UINT32 CbsDfXgmiTxeqS1L2P0;
  UINT32 CbsDfXgmiTxeqS1L2P1;
  UINT32 CbsDfXgmiTxeqS1L2P2;
  UINT32 CbsDfXgmiTxeqS1L2P3;
  UINT32 CbsDfXgmiTxeqS1L3P01;
  UINT32 CbsDfXgmiTxeqS1L3P23;
  UINT32 CbsDfXgmiTxeqS1L3P0;
  UINT32 CbsDfXgmiTxeqS1L3P1;
  UINT32 CbsDfXgmiTxeqS1L3P2;
  UINT32 CbsDfXgmiTxeqS1L3P3;
  UINT8 CbsDfXgmiAcDcCoupledLinkControl;
  UINT8 CbsDfXgmiAcDcCoupledLink;
  UINT8 CbsDfXgmiAcDcCoupledLinkSocket0Link0;
  UINT8 CbsDfXgmiAcDcCoupledLinkSocket0Link1;
  UINT8 CbsDfXgmiAcDcCoupledLinkSocket0Link2;
  UINT8 CbsDfXgmiAcDcCoupledLinkSocket0Link3;
  UINT8 CbsDfXgmiAcDcCoupledLinkSocket1Link0;
  UINT8 CbsDfXgmiAcDcCoupledLinkSocket1Link1;
  UINT8 CbsDfXgmiAcDcCoupledLinkSocket1Link2;
  UINT8 CbsDfXgmiAcDcCoupledLinkSocket1Link3;
  UINT8 CbsDfXgmiChannelTypeControl;
  UINT32 CbsDfXgmiChannelType;
  UINT32 CbsDfXgmiChannelTypeSocket0Link0;
  UINT32 CbsDfXgmiChannelTypeSocket0Link1;
  UINT32 CbsDfXgmiChannelTypeSocket0Link2;
  UINT32 CbsDfXgmiChannelTypeSocket0Link3;
  UINT32 CbsDfXgmiChannelTypeSocket1Link0;
  UINT32 CbsDfXgmiChannelTypeSocket1Link1;
  UINT32 CbsDfXgmiChannelTypeSocket1Link2;
  UINT32 CbsDfXgmiChannelTypeSocket1Link3;
  UINT8 CbsDfCdma;
  UINT8 CbsDfDbgDisRmtSteer;
  UINT8 CbsDfCmnPfOrganization;
  UINT8 CbsCmnDfPdrTuning;
  UINT8 CbsCmnMemCsInterleaveDdr;
  UINT8 CbsCmnMemAddressHashBankDdr;
  UINT8 CbsCmnMemAddressHashCsDdr;
  UINT8 CbsCmnMemAddressHashRmDdr;
  UINT8 CbsCmnMemAddressHashSubchannelDdr;
  UINT8 CbsCmnMemCtrllerBankSwapModeDdr;
  UINT8 CbsCmnMemContextRestoreDdr;
  UINT8 CbsCmnMemCtrllerPwrDnEnDdr;
  UINT8 CbsCmnMemSubUrgRefLowerBound;
  UINT8 CbsCmnMemUrgRefLimit;
  UINT8 CbsCmnMemDramRefreshRate;
  UINT8 CbsCmnMemSelfRefreshExitStaggering;
  UINT8 CbsCmnMemt2xRefreshTemperatureThreshold;
  UINT32 CbsCmnMemChannelDisableBitmaskDdr;
  UINT8 CbsCmnMemSocket0Channel0Ddr;
  UINT8 CbsCmnMemSocket0Channel1Ddr;
  UINT8 CbsCmnMemSocket0Channel3Ddr;
  UINT8 CbsCmnMemSocket0Channel4Ddr;
  UINT8 CbsCmnMemSocket0Channel6Ddr;
  UINT8 CbsCmnMemSocket0Channel7Ddr;
  UINT8 CbsCmnMemSocket0Channel9Ddr;
  UINT8 CbsCmnMemSocket0Channel10Ddr;
  UINT8 CbsCmnMemRefManagementDdr;
  UINT8 CbsCmnMemArfmDdr;
  UINT8 CbsCmnMemRAAIMTDdr;
  UINT8 CbsCmnMemRAAMMTDdr;
  UINT8 CbsCmnMemRAARefDecMultiplierDdr;
  UINT8 CbsCmnMemDrfmDdr;
  UINT8 CbsCmnMemDrfmBrcDdr;
  UINT8 CbsCmnMemDrfmHashDdr;
  UINT8 CbsCmnMemMbistEnDdr;
  UINT8 CbsCmnMemMbistTestmodeDdr;
  UINT8 CbsCmnMemMbistAggressorsDdr;
  UINT8 CbsCmnMemHealingBistEnableBitMaskDdr;
  UINT8 CbsCmnMemHealingBistExecutionMode;
  UINT8 CbsCmnMemHealingBistRepairTypeDdr;
  UINT8 CbsCmnMemPmuBistAlgorithmSelect;
  UINT16 CbsCmnMemPmuBistAlgorithmBitMaskDdr;
  UINT8 CbsCmnMemPmuBistAlgorithm1;
  UINT8 CbsCmnMemPmuBistAlgorithm2;
  UINT8 CbsCmnMemPmuBistAlgorithm3;
  UINT8 CbsCmnMemPmuBistAlgorithm4;
  UINT8 CbsCmnMemPmuBistAlgorithm5;
  UINT8 CbsCmnMemPmuBistAlgorithm6;
  UINT8 CbsCmnMemPmuBistAlgorithm7;
  UINT8 CbsCmnMemPmuBistAlgorithm8;
  UINT8 CbsCmnMemPmuBistAlgorithm9;
  UINT8 CbsCmnMemMbistPatternSelect;
  UINT8 CbsCmnMemMbistPatternLength;
  UINT8 CbsCmnMemMbistAggressorsChnl;
  UINT8 CbsCmnMemMbistAggrStaticLaneCtrl;
  UINT32 CbsCmnMemMbistAggrStaticLaneSelU32;
  UINT32 CbsCmnMemMbistAggrStaticLaneSelL32;
  UINT8 CbsCmnMemMbistAggrStaticLaneSelEcc;
  UINT8 CbsCmnMemMbistAggrStaticLaneVal;
  UINT8 CbsCmnMemMbistTgtStaticLaneCtrl;
  UINT32 CbsCmnMemMbistTgtStaticLaneSelU32;
  UINT32 CbsCmnMemMbistTgtStaticLaneSelL32;
  UINT8 CbsCmnMemMbistTgtStaticLaneSelEcc;
  UINT8 CbsCmnMemMbistTgtStaticLaneVal;
  UINT8 CbsCmnMemMbistReadDataEyeVoltageStep;
  UINT8 CbsCmnMemMbistReadDataEyeTimingStep;
  UINT8 CbsCmnMemMbistWriteDataEyeVoltageStep;
  UINT8 CbsCmnMemMbistWriteDataEyeTimingStep;
  UINT8 CbsCmnMemMbistDataeyeSilentExecution;
  UINT8 CbsCmnMemDataPoisoningDdr;
  UINT8 CbsCmnMemBootTimePostPackageRepair;
  UINT8 CbsCmnMemRuntimePostPackageRepair;
  UINT8 CbsCmnMemPostPackageRepairConfigInitiator;
  UINT8 CbsCmnMemRcdParityDdr;
  UINT8 CbsCmnMemMaxRcdParityErrorReplayDdr;
  UINT8 CbsCmnMemWriteCrcDdr;
  UINT8 CbsCmnMemMaxWriteCrcErrorReplayDdr;
  UINT8 CbsCmnMemReadCrcDdr;
  UINT8 CbsCmnMemMaxReadCrcErrorReplayDdr;
  UINT8 CbsCmnMemDisMemErrInj;
  UINT8 CbsCmnMemEcsStatusInterruptDdr;
  UINT8 CbsCmnMemCorrectedErrorCounterEnable;
  UINT8 CbsCmnMemCorrectedErrorCounterInterruptEnable;
  UINT8 CbsCmnMemCorrectedErrorCounterLeakRate;
  UINT16 CbsCmnMemCorrectedErrorCounterStartCount;
  UINT8 CbsCmnMemDramEccSymbolSizeDdr;
  UINT8 CbsCmnMemDramEccEnDdr;
  UINT8 CbsCmnMemDramUeccRetryDdr;
  UINT8 CbsCmnMemMaxDramUeccErrorReplayDdr;
  UINT8 CbsCmnMemDramMemClrDdr;
  UINT8 CbsCmnMemAddrXorAfterEcc;
  UINT8 CbsDbgMemCipherTextHiding;
  UINT8 CbsCmnMemDramEcsModeDdr;
  UINT8 CbsCmnMemDramRedirectScrubEnDdr;
  UINT8 CbsCmnMemDramRedirectScrubLimitDdr;
  UINT8 CbsCmnMemDramScrubTime;
  UINT8 CbsCmnMemtECSintCtrlDdr;
  UINT16 CbsCmnMemtECSintDdr;
  UINT8 CbsCmnMemDramEtcDdr;
  UINT8 CbsCmnMemDramEcsCountModeDdr;
  UINT8 CbsCmnMemDramAutoEcsSelfRefreshDdr;
  UINT8 CbsCmnMemDramEcsWritebackSuppressionDdr;
  UINT8 CbsCmnMemDramX4WritebackSuppressionDdr;
  UINT8 CbsCmnMemOdtImpedProcDdr;
  UINT8 CbsCmnMemOdtPullDownImpedProcDdr;
  UINT8 CbsCmnMemDramDrvStrenDqDdr;
  UINT8 CbsCmnMemRttNomWrP0Ddr;
  UINT8 CbsCmnMemRttNomRdP0Ddr;
  UINT8 CbsCmnMemRttWrP0Ddr;
  UINT8 CbsCmnMemRttParkP0Ddr;
  UINT8 CbsCmnMemRttParkDqsP0Ddr;
  UINT8 CbsCmnMemRttNomWrP1Ddr;
  UINT8 CbsCmnMemRttNomRdP1Ddr;
  UINT8 CbsCmnMemRttWrP1Ddr;
  UINT8 CbsCmnMemRttParkP1Ddr;
  UINT8 CbsCmnMemRttParkDqsP1Ddr;
  UINT8 CbsCmnMemTimingLegalDisclaimer;
  UINT8 CbsCmnMemTimingLegalDisclaimer1;
  UINT8 CbsCmnMemTimingSettingDdr;
  UINT16 CbsCmnMemTargetSpeedDdr;
  UINT8 CbsCmnMemTimingTclCtrlDdr;
  UINT16 CbsCmnMemTimingTclDdr;
  UINT8 CbsCmnMemTimingTrcdCtrlDdr;
  UINT16 CbsCmnMemTimingTrcdDdr;
  UINT8 CbsCmnMemTimingTrpCtrlDdr;
  UINT16 CbsCmnMemTimingTrpDdr;
  UINT8 CbsCmnMemTimingTrasCtrlDdr;
  UINT16 CbsCmnMemTimingTrasDdr;
  UINT8 CbsCmnMemTimingTrcCtrlDdr;
  UINT16 CbsCmnMemTimingTrcDdr;
  UINT8 CbsCmnMemTimingTwrCtrlDdr;
  UINT16 CbsCmnMemTimingTwrDdr;
  UINT8 CbsCmnMemTimingTrfc1CtrlDdr;
  UINT16 CbsCmnMemTimingTrfc1Ddr;
  UINT8 CbsCmnMemTimingTrfc2CtrlDdr;
  UINT16 CbsCmnMemTimingTrfc2Ddr;
  UINT8 CbsCmnMemTimingTrfcSbCtrlDdr;
  UINT16 CbsCmnMemTimingTrfcSbDdr;
  UINT8 CbsCmnMemTimingTcwlCtrlDdr;
  UINT16 CbsCmnMemTimingTcwlDdr;
  UINT8 CbsCmnMemTimingTrtpCtrlDdr;
  UINT16 CbsCmnMemTimingTrtpDdr;
  UINT8 CbsCmnMemTimingTrrdLCtrlDdr;
  UINT16 CbsCmnMemTimingTrrdLDdr;
  UINT8 CbsCmnMemTimingTrrdSCtrlDdr;
  UINT16 CbsCmnMemTimingTrrdSDdr;
  UINT8 CbsCmnMemTimingTfawCtrlDdr;
  UINT16 CbsCmnMemTimingTfawDdr;
  UINT8 CbsCmnMemTimingTwtrLCtrlDdr;
  UINT16 CbsCmnMemTimingTwtrLDdr;
  UINT8 CbsCmnMemTimingTwtrSCtrlDdr;
  UINT16 CbsCmnMemTimingTwtrSDdr;
  UINT8 CbsCmnMemTimingTrdrdScLCtrlDdr;
  UINT16 CbsCmnMemTimingTrdrdScLDdr;
  UINT8 CbsCmnMemTimingTrdrdScCtrlDdr;
  UINT16 CbsCmnMemTimingTrdrdScDdr;
  UINT8 CbsCmnMemTimingTrdrdSdCtrlDdr;
  UINT16 CbsCmnMemTimingTrdrdSdDdr;
  UINT8 CbsCmnMemTimingTrdrdDdCtrlDdr;
  UINT16 CbsCmnMemTimingTrdrdDdDdr;
  UINT8 CbsCmnMemTimingTwrwrScLCtrlDdr;
  UINT16 CbsCmnMemTimingTwrwrScLDdr;
  UINT8 CbsCmnMemTimingTwrwrScCtrlDdr;
  UINT16 CbsCmnMemTimingTwrwrScDdr;
  UINT8 CbsCmnMemTimingTwrwrSdCtrlDdr;
  UINT16 CbsCmnMemTimingTwrwrSdDdr;
  UINT8 CbsCmnMemTimingTwrwrDdCtrlDdr;
  UINT16 CbsCmnMemTimingTwrwrDdDdr;
  UINT8 CbsCmnMemTimingTwrrdCtrlDdr;
  UINT16 CbsCmnMemTimingTwrrdDdr;
  UINT8 CbsCmnMemTimingTrdwrCtrlDdr;
  UINT16 CbsCmnMemTimingTrdwrDdr;
  UINT8 CbsCmnMemDramPdaEnumIdProgModeDdr;
  UINT8 CbsCmnMemPeriodicTrainingModeDdr;
  UINT16 CbsCmnMemPeriodicInterval;
  UINT8 CbsCmnMemTsmeEnableDdr;
  UINT8 CbsCmnMemAes;
  UINT8 CbsCmnMemDataScramble;
  UINT8 CbsCmnMemSmeMkEnable;
  UINT8 CbsCmnPmicErrorReporting;
  UINT8 CbsCmnMemCtrllerPmicOpMode;
  UINT8 CbsCmnMemCtrllerPmicFaultRecovery;
  UINT8 CbsCmnMemPmicSwaSwbVddCoreCtrlDdr;
  UINT16 CbsCmnMemCtrllerPmicSwaSwbVddCore;
  UINT8 CbsCmnMemPmicSwcVddioCtrlDdr;
  UINT16 CbsCmnMemCtrllerPmicSwcVddio;
  UINT8 CbsCmnPmicSwdVppCtrlDdr;
  UINT16 CbsCmnMemCtrllerPmicSwdVpp;
  UINT8 CbsCmnMemCtrllerPmicStaggerDelay;
  UINT8 CbsCmnMemCtrllerMaxPmicPowerOn;
  UINT8 CbsCmnMemOdtsCmdThrottleThresholdDdr;
  UINT8 CbsCmnGnbPcieLoopBackMode;
  UINT8 CbsEnable2SpcGen4;
  UINT8 CbsEnable2SpcGen5;
  UINT8 CbsCmnScpcAttrCntl;
  UINT8 CbsCmnNbIONBIFAZ;
  UINT8 CbsCmnRASControl;
  UINT8 CbsCmnNBIOSyncFloodGen;
  UINT8 CbsCmnSyncFloodToApml;
  UINT8 CbsCmnAmdPcieAerReportMechanism;
  UINT8 CbsCmnEdpcControl;
  UINT16 CbsCmnAcsRasValue;
  UINT8 CbsCmnPoisonConsumption;
  UINT8 CbsCmnGnbRasSyncfloodPcieFatalError;
  UINT8 CbsCmnRASNumericalCommonOptions;
  UINT32 CbsCmnEgressPoisonSeverityHi;
  UINT32 CbsCmnEgressPoisonSeverityLo;
  UINT32 CbsCmnAmdNbioEgressPoisonMaskHi;
  UINT32 CbsCmnAmdNbioEgressPoisonMaskLo;
  UINT32 CbsCmnAmdNbioRASUcpMaskHi;
  UINT32 CbsCmnAmdNbioRASUcpMaskLo;
  UINT32 CbsCmnSyshubWdtTimerInterval;
  UINT8 CbsCmnGnbDataObjectExchange;
  UINT8 CbsCmnGnbRtmMarginingSupport;
  UINT8 CbsCmnNbioForceSpeedLastAdvertised;
  UINT8 CbsCmnLcMultUpstreamAuto;
  UINT16 CbsCmnAmdAllowCompliance;
  UINT8 CbsCmnNbioPcieAdvertiseEqToHighRateSupport;
  UINT8 CbsCmnGnbDataLinkFeatureCap;
  UINT8 CbsCmnGnbDataLinkFeatureExchange;
  UINT8 CbsCmnGnbSris;
  UINT8 CbsCmnGnbACSEnable;
  UINT8 CbsCmnGnbPcieTbtSupport;
  UINT8 CbsCmnGnbPcieAriEnumeration;
  UINT8 CbsCmnGnbPcieAriSupport;
  UINT8 CbsPresenceDetectSelectmode;
  UINT8 CbsHotPlugHandlingMode;
  UINT8 CbsHotPlugPDSettle;
  UINT8 CbsHotPlugSettleTime;
  UINT8 CbsCmnEarlyLinkSpeed;
  UINT8 CbsCmnGnbAERCAPEnable;
  UINT8 CbsCmnPcieCAPLinkSpeed;
  UINT8 CbsCmnPcieTargetLinkSpeed;
  UINT8 CbsCmnAllPortsASPM;
  UINT8 CbsCmnNbioPcieNonPcieCompliantSupport;
  UINT8 CbsCfgSriovEn;
  UINT8 CbsCfgAriEn;
  UINT8 CbsCfgAerEn;
  UINT8 CbsCfgAcsEn;
  UINT8 CbsCfgAtsEn;
  UINT8 CbsCfgPasidEn;
  UINT8 CbsCmnNbioPasidControl;
  UINT8 CbsCfgRtrEn;
  UINT8 CbsCfgPriEn;
  UINT8 CbsCfgPwrEn;
  UINT8 CbsCfgAtcEn;
  UINT8 CbsCmnNbioSdxiClassCode;
  UINT8 CbsCfgNbifDev0F1AtomicopRequest;
  UINT8 CbsCfgAcsEnRccDev0;
  UINT8 CbsCfgAerEnRccDev0;
  UINT8 CbsCfgDlfEnStrap1;
  UINT8 CbsCfgPhy16gtStrap1;
  UINT8 CbsCfgMarginEnStrap1;
  UINT8 CbsCfgAcsSourceValStrap5;
  UINT8 CbsCfgAcsTranslationalBlockingStrap5;
  UINT8 CbsCfgAcsP2pReq;
  UINT8 CbsCfgAcsP2pCompStrap5;
  UINT8 CbsCfgAcsUpstreamFwdStrap5;
  UINT8 CbsCfgAcsP2PEgressStrap5;
  UINT8 CbsCfgAcsDirectTranslatedStrap5;
  UINT8 CbsCfgAcsSsidEnStrap5;
  UINT8 CbsCfgPriEnPageReq;
  UINT8 CbsCfgPriResetPageReq;
  UINT8 CbsCfgAcsSourceVal;
  UINT8 CbsCfgAcsTranslationalBlocking;
  UINT8 CbsCfgAcsP2pComp;
  UINT8 CbsCfgAcsUpstreamFwd;
  UINT8 CbsCfgAcsP2PEgress;
  UINT8 CbsCfgAcsP2pReqStrap5;
  UINT8 CbsCfgE2EPrefix;
  UINT8 CbsCfgExtendedFmtSupported;
  UINT8 CbsCmnNbioAtomicRoutingStrap5;
  UINT8 CbsSevSnpSupport;
  UINT8 CbsCmnDrtmMemoryReservation;
  UINT8 CbsCmnDrtmSupport;
  UINT8 CbsCmnGnbNbIOMMU;
  UINT8 CbsCmnDmarSupport;
  UINT8 CbsCmnDmaProtection;
  UINT8 CbsCmnMappingDramIntoHtHole;
  UINT8 CbsCmnEnablePortBifurcation;
  UINT8 CbsCmnS0P0Override;
  UINT8 CbsCmnS0P1Override;
  UINT8 CbsCmnS0P2Override;
  UINT8 CbsCmnS0P3Override;
  UINT8 CbsCmnS1P0Override;
  UINT8 CbsCmnS1P1Override;
  UINT8 CbsCmnS1P2Override;
  UINT8 CbsCmnS1P3Override;
  UINT8 CbsCmnP0Override;
  UINT8 CbsCmnP1Override;
  UINT8 CbsCmnP2Override;
  UINT8 CbsCmnP3Override;
  UINT8 CbsCmnG0Override;
  UINT8 CbsCmnG1Override;
  UINT8 CbsCmnG2Override;
  UINT8 CbsCmnG3Override;
  UINT8 CbsCmnNbioPcieSearchMaskConfigGen3;
  UINT16 CbsCmnNbioPcieSearchMaskGen3;
  UINT8 CbsCmnNbioPcieSearchMaskConfigGen4;
  UINT16 CbsCmnNbioPcieSearchMaskGen4;
  UINT8 CbsCmnNbioPcieSearchMaskConfigGen5;
  UINT16 CbsCmnNbioPcieSearchMaskGen5;
  UINT8 CbsCmnFchI3C0Config;
  UINT8 CbsCmnFchI3C0Mode;
  UINT8 CbsCmnFchI3C1Config;
  UINT8 CbsCmnFchI3C1Mode;
  UINT8 CbsCmnFchI3C2Config;
  UINT8 CbsCmnFchI3C2Mode;
  UINT8 CbsCmnFchI3C3Config;
  UINT8 CbsCmnFchI3C3Mode;
  UINT8 CbsCmnFchI2C4Config;
  UINT8 CbsCmnFchI2C5Config;
  UINT8 CbsCmnFchReleaseSpdHostControl;
  UINT8 CbsCmnFchPMFWDdr5Telemetry;
  UINT8 CbsCmnFchIxcTelemetryPortsFence;
  UINT8 CbsCmnFchI2cSdaHoldOverride;
  UINT8 CbsCmnFchApmlSbtsiSlvMode;
  UINT8 CbsCmnFchI3cModeSpeed;
  UINT8 CbsCmnFchI3cPpHcntValue;
  UINT8 CbsCmnFchI3cSdaHoldValue;
  UINT8 CbsCmnFchI3cSdaHoldOverride;
  UINT16 CbsCmnFchI2c0SdaTxHoldValue;
  UINT16 CbsCmnFchI2c1SdaTxHoldValue;
  UINT16 CbsCmnFchI2c2SdaTxHoldValue;
  UINT16 CbsCmnFchI2c3SdaTxHoldValue;
  UINT16 CbsCmnFchI2c4SdaTxHoldValue;
  UINT16 CbsCmnFchI2c5SdaTxHoldValue;
  UINT8 CbsCmnFchI2c0SdaRxHoldValue;
  UINT8 CbsCmnFchI2c1SdaRxHoldValue;
  UINT8 CbsCmnFchI2c2SdaRxHoldValue;
  UINT8 CbsCmnFchI2c3SdaRxHoldValue;
  UINT8 CbsCmnFchI2c4SdaRxHoldValue;
  UINT8 CbsCmnFchI2c5SdaRxHoldValue;
  UINT8 CbsCmnFchI3c0SdaHoldValue;
  UINT8 CbsCmnFchI3c1SdaHoldValue;
  UINT8 CbsCmnFchI3c2SdaHoldValue;
  UINT8 CbsCmnFchI3c3SdaHoldValue;
  UINT8 CbsCmnFchSataEnable;
  UINT8 CbsCmnFchSataClass;
  UINT8 CbsCmnFchSataRasSupport;
  UINT8 CbsCmnFchSataStaggeredSpinup;
  UINT8 CbsCmnFchSataAhciDisPrefetchFunction;
  UINT8 CbsDbgFchSata0Enable;
  UINT8 CbsDbgFchSata1Enable;
  UINT8 CbsDbgFchSata2Enable;
  UINT8 CbsDbgFchSata3Enable;
  UINT8 CbsDbgFchSataeSATAPort0;
  UINT8 CbsDbgFchSataeSATAPort1;
  UINT8 CbsDbgFchSataeSATAPort2;
  UINT8 CbsDbgFchSataeSATAPort3;
  UINT8 CbsDbgFchSataeSATAPort4;
  UINT8 CbsDbgFchSataeSATAPort5;
  UINT8 CbsDbgFchSataeSATAPort6;
  UINT8 CbsDbgFchSataeSATAPort7;
  UINT8 CbsDbgFchSataMcmDie1EsataPort0;
  UINT8 CbsDbgFchSataMcmDie1EsataPort1;
  UINT8 CbsDbgFchSataMcmDie1EsataPort2;
  UINT8 CbsDbgFchSataMcmDie1EsataPort3;
  UINT8 CbsDbgFchSataMcmDie1EsataPort4;
  UINT8 CbsDbgFchSataMcmDie1EsataPort5;
  UINT8 CbsDbgFchSataMcmDie1EsataPort6;
  UINT8 CbsDbgFchSataMcmDie1EsataPort7;
  UINT8 CbsDbgFchSataMcmDie2EsataPort0;
  UINT8 CbsDbgFchSataMcmDie2EsataPort1;
  UINT8 CbsDbgFchSataMcmDie2EsataPort2;
  UINT8 CbsDbgFchSataMcmDie2EsataPort3;
  UINT8 CbsDbgFchSataMcmDie2EsataPort4;
  UINT8 CbsDbgFchSataMcmDie2EsataPort5;
  UINT8 CbsDbgFchSataMcmDie2EsataPort6;
  UINT8 CbsDbgFchSataMcmDie2EsataPort7;
  UINT8 CbsDbgFchSataMcmDie3EsataPort0;
  UINT8 CbsDbgFchSataMcmDie3EsataPort1;
  UINT8 CbsDbgFchSataMcmDie3EsataPort2;
  UINT8 CbsDbgFchSataMcmDie3EsataPort3;
  UINT8 CbsDbgFchSataMcmDie3EsataPort4;
  UINT8 CbsDbgFchSataMcmDie3EsataPort5;
  UINT8 CbsDbgFchSataMcmDie3EsataPort6;
  UINT8 CbsDbgFchSataMcmDie3EsataPort7;
  UINT8 CbsDbgFchSataAggresiveDevSlpP0;
  UINT8 CbsDbgFchSataDevSlpPort0Num;
  UINT8 CbsDbgFchSataDevSlpController0Num;
  UINT8 CbsDbgFchSataAggresiveDevSlpP1;
  UINT8 CbsDbgFchSataDevSlpController1Num;
  UINT8 CbsDbgFchSataDevSlpPort1Num;
  UINT8 CbsDbgFchSataSgpio0;
  UINT8 CbsDbgFchSataMcmDie1Sgpio0;
  UINT8 CbsDbgFchSataMcmDie2Sgpio0;
  UINT8 CbsDbgFchSataMcmDie3Sgpio0;
  UINT8 CbsCmnFchUsbXHCI0Enable;
  UINT8 CbsCmnFchUsbXHCI1Enable;
  UINT8 CbsCmnFchUsbXHCI0SsPort0;
  UINT8 CbsCmnFchUsbXHCI0SsPort1;
  UINT8 CbsCmnFchUsbXHCI1HsPort0;
  UINT8 CbsCmnFchUsbXHCI1HsPort1;
  UINT8 CbsCmnFchUsbXHCI0HsPort0;
  UINT8 CbsCmnFchUsbXHCI0HsPort1;
  UINT8 CbsCmnFchUsbXHCI1SsPort0;
  UINT8 CbsCmnFchUsbXHCI1SsPort1;
  UINT8 CbsCmnFchSystemPwrFailShadow;
  UINT8 CbsCmnFchPwrFailShadowABLEnabled;
  UINT8 CbsCmnFchUart0Config;
  UINT8 CbsCmnFchUart0LegacyConfig;
  UINT8 CbsCmnFchUart1Config;
  UINT8 CbsCmnFchUart1LegacyConfig;
  UINT8 CbsCmnFchUart2Config;
  UINT8 CbsCmnFchUart2LegacyConfig;
  UINT8 CbsCmnFchAlinkRasSupport;
  UINT8 CbsDbgFchSyncfloodEnable;
  UINT8 CbsDbgFchDelaySyncflood;
  UINT8 CbsDbgFchSystemSpreadSpectrum;
  UINT8 CbsCmnBootTimerEnable;
  UINT8 CbsCmnBootTimerResetType;
  UINT8 CbsDbgSP3NtbP0P0;
  UINT8 CbsDbgSP3NtbStartLaneP0P0;
  UINT8 CbsDbgSP3NtbEndLaneP0P0;
  UINT8 CbsDbgSP3NtbLinkSpeedP0P0;
  UINT8 CbsDbgSP3NtbModeP0P0;
  UINT8 CbsDbgSP3NtbP0P2;
  UINT8 CbsDbgSP3NtbStartLaneP0P2;
  UINT8 CbsDbgSP3NtbEndLaneP0P2;
  UINT8 CbsDbgSP3NtbLinkSpeedP0P2;
  UINT8 CbsDbgSP3NtbModeP0P2;
  UINT8 CbsCmnTDPCtl;
  UINT32 CbsCmnTDPLimit;
  UINT8 CbsCmnPPTCtl;
  UINT32 CbsCmnPPTLimit;
  UINT8 CbsDbgTjMaxCtl;
  UINT32 CbsDbgTjMax;
  UINT8 CbsCmnDeterminismCtl;
  UINT8 CbsCmnDeterminismEnable;
  UINT8 CbsCmnApbdis;
  UINT8 CbsCmnApbdisDfPstate;
  UINT8 CbsCmnEfficiencyModeEn;
  UINT8 CbsCmnBoostFmaxEn;
  UINT32 CbsCmnBoostFmax;
  UINT8 CbsCmnGnbSMUDffo;
  UINT8 CbsCmnGnbSmuDfCstates;
  UINT8 CbsCmnGnbSmuCppc;
  UINT8 CbsSmuCppcPreferredCores;
  UINT8 CbsCmnGnbSMUHsmpSupport;
  UINT8 CbsCmnSvi3SvcSpeedCtl;
  UINT8 CbsCmnSvi3SvcSpeed;
  UINT8 CbsCmnX3dStackOverride;
  UINT8 CbsCmnGnbDiagMode;
  UINT8 CbsCmnThrottlerMode;
  UINT8 CbsCmnSocAblConOut;
  UINT8 CbsCmnSocAblConOutSerialPort;
  UINT8 CbsCmnSocAblConOutSerialPortIO;
  UINT8 CbsCmnSocAblSerialPortIOCustomEnabled;
  UINT16 CbsCmnSocAblConOutSerialPortIOCustom;
  UINT8 CbsCmnSocAblConOutBasic;
  UINT8 CbsCmnSocAblPmuMsgCtrl;
  UINT8 CbsCmnSocAblMemPopMsgCtrl;
  UINT8 CbsDfCmnPspErrInj;
  UINT8 CbsNumberOfSockets;
  UINT8 CbsCmnSocTpmSupport;
  UINT8 CbsCmnSocScpcLevels;
  UINT8 CbsCmnSocScpcAutoEnablement;
  UINT8 CbsCmnSocDrtmSupport;
  UINT8 CbsCmnSocSmmIsolationSupport;
  UINT8 CbsCmnPspRpmcSwitch;
  UINT8 CbsCmnSecI2cVoltMode;
  UINT8 CbsCmnSoCMiscMpmSupport;
  UINT8 CbsCmnSocMiscMpmAttrCntl;
  UINT8 CbsCmnSoCMiscWiredKvm;
  UINT8 CbsCmnSoCMiscWirelessManageability;
  UINT8 CbsCmnSocFarEnforced;
  UINT32 CbsCmnSocSplFuse;
  UINT32 CbsCmnSocSplValueInTbl;
  UINT8 CbsCmnSocFarSwitch;
  UINT32 CbsCmnSocInitSplForFar;
  UINT8 CbsCmnPT21USBLateDisable;
  UINT8 CbsCmnPT21RevisionId;
  UINT8 CbsCmnPT21PMEnable;
  UINT32 CbsCmnPT21CorrectableErrorMask;
  UINT8 CbsCmnPT21PcieP0;
  UINT8 CbsCmnPT21PcieP0Speed;
  UINT8 CbsCmnPT21PcieP0LaneRev;
  UINT8 CbsCmnPT21PcieP1;
  UINT8 CbsCmnPT21PcieP1Speed;
  UINT8 CbsCmnPT21PcieP2;
  UINT8 CbsCmnPT21PcieP2Speed;
  UINT8 CbsCmnPT21PcieP2LaneRev;
  UINT8 CbsCmnPT21PcieP3;
  UINT8 CbsCmnPT21PcieP3Speed;
  UINT8 CbsCmnPT21PcieP4;
  UINT8 CbsCmnPT21PcieP4Speed;
  UINT8 CbsCmnPT21PcieP4LaneRev;
  UINT8 CbsCmnPT21PcieP5;
  UINT8 CbsCmnPT21PcieP5Speed;
  UINT8 CbsCmnPT21PcieP6;
  UINT8 CbsCmnPT21PcieP6Speed;
  UINT8 CbsCmnPT21PcieP6LaneRev;
  UINT8 CbsCmnPT21PcieP7;
  UINT8 CbsCmnPT21PcieP7Speed;
  UINT8 CbsCmnPT21PcieP8;
  UINT8 CbsCmnPT21PcieP8Speed;
  UINT8 CbsCmnPT21PcieP8LaneRev;
  UINT8 CbsCmnPT21PcieP9;
  UINT8 CbsCmnPT21PcieP9Speed;
  UINT8 CbsCmnPT21PcieP10;
  UINT8 CbsCmnPT21PcieP10Speed;
  UINT8 CbsCmnPT21PcieP10LaneRev;
  UINT8 CbsCmnPT21PcieP11;
  UINT8 CbsCmnPT21PcieP11Speed;
  UINT8 CbsCmnPT21SataClass;
  UINT8 CbsCmnPT21SataPort0;
  UINT8 CbsCmnPT21SataPort1;
  UINT8 CbsCmnPT21SataPort2;
  UINT8 CbsCmnPT21SataPort3;
  UINT8 CbsDbgPT21SataAggressiveDevSlpP0;
  UINT8 CbsDbgPT21SataAggressiveDevSlpP1;
  UINT8 CbsDbgPT21SataAggressiveDevSlpP2;
  UINT8 CbsDbgPT21SataAggressiveDevSlpP3;
  UINT8 CbsDbgPT21XhciP0Gen;
  UINT8 CbsDbgPT21XhciP1Gen;
  UINT8 CbsDbgPT21XhciP2Gen;
  UINT8 CbsDbgPT21XhciP3Gen;
  UINT8 CbsDbgPT21XhciP4Gen;
  UINT8 CbsDbgPT21XhciP5Gen;
  UINT8 CbsCmnPT21Usb3GenSelect;
  UINT8 CbsCmnPT21Usb3P0;
  UINT8 CbsCmnPT21Usb3P1;
  UINT8 CbsCmnPT21Usb3P2;
  UINT8 CbsCmnPT21Usb3P3;
  UINT8 CbsCmnPT21Usb3P4;
  UINT8 CbsCmnPT21Usb3P5;
  UINT8 CbsCmnPT21Usb2P0;
  UINT8 CbsCmnPT21Usb2P1;
  UINT8 CbsCmnPT21Usb2P2;
  UINT8 CbsCmnPT21Usb2P3;
  UINT8 CbsCmnPT21Usb2P4;
  UINT8 CbsCmnPT21Usb2P5;
  UINT8 CbsCmnPT21Usb2P6;
  UINT8 CbsCmnPT21Usb2P7;
  UINT8 CbsCmnPT21Usb2P8;
  UINT8 CbsCmnPT21Usb2P9;
  UINT8 CbsCmnPT21Usb2P10;
  UINT8 CbsCmnPT21Usb2P11;
  UINT8 CbsCmnPT21L4Usb3P0;
  UINT8 CbsCmnPT21L4Usb3P1;
  UINT8 CbsCmnPT21L4Usb3P2;
  UINT8 CbsCmnPT21L4Usb3P3;
  UINT8 CbsCmnPT21L4Usb2P0;
  UINT8 CbsCmnPT21L4Usb2P1;
  UINT8 CbsCmnPT21L4Usb2P2;
  UINT8 CbsCmnPT21L4Usb2P3;
  UINT8 CbsCmnPT21L4Usb2P4;
  UINT8 CbsCmnPT21L4Usb2P5;
  UINT8 CbsCmnPT21L4Usb2P6;
  UINT8 CbsCmnPT21L4Usb2P7;
  UINT8 CbsCmnPT21L4Usb2P8;
  UINT8 CbsCmnPT21L4Usb2P9;
  UINT8 CbsCmnPT21SIProgEnable;
  UINT8 CbsCmnPT21SataP0Gen1Swing;
  UINT8 CbsCmnPT21SataP0Gen2Swing;
  UINT8 CbsCmnPT21SataP0Gen3Swing;
  UINT8 CbsCmnPT21SataP0Gen1EmpLevel;
  UINT8 CbsCmnPT21SataP0Gen2EmpLevel;
  UINT8 CbsCmnPT21SataP0Gen3EmpLevel;
  UINT8 CbsCmnPT21SataP1Gen1Swing;
  UINT8 CbsCmnPT21SataP1Gen2Swing;
  UINT8 CbsCmnPT21SataP1Gen3Swing;
  UINT8 CbsCmnPT21SataP1Gen1EmpLevel;
  UINT8 CbsCmnPT21SataP1Gen2EmpLevel;
  UINT8 CbsCmnPT21SataP1Gen3EmpLevel;
  UINT8 CbsCmnPT21SataP2Gen1Swing;
  UINT8 CbsCmnPT21SataP2Gen2Swing;
  UINT8 CbsCmnPT21SataP2Gen3Swing;
  UINT8 CbsCmnPT21SataP2Gen1EmpLevel;
  UINT8 CbsCmnPT21SataP2Gen2EmpLevel;
  UINT8 CbsCmnPT21SataP2Gen3EmpLevel;
  UINT8 CbsCmnPT21SataP3Gen1Swing;
  UINT8 CbsCmnPT21SataP3Gen2Swing;
  UINT8 CbsCmnPT21SataP3Gen3Swing;
  UINT8 CbsCmnPT21SataP3Gen1EmpLevel;
  UINT8 CbsCmnPT21SataP3Gen2EmpLevel;
  UINT8 CbsCmnPT21SataP3Gen3EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen1Swing;
  UINT8 CbsCmnPT21USB3P0Gen1EmpLevelEn;
  UINT8 CbsCmnPT21USB3P0Gen1EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen1PreshootEn;
  UINT8 CbsCmnPT21USB3P0Gen1Preshoot;
  UINT8 CbsCmnPT21USB3P0Gen2Swing;
  UINT8 CbsCmnPT21USB3P0Gen2Cp0EmpLevelEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp0EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen2Cp0PreshootEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp0Preshoot;
  UINT8 CbsCmnPT21USB3P0Gen2Cp13EmpLevelEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp13EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen2Cp13PreshootEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp13Preshoot;
  UINT8 CbsCmnPT21USB3P0Gen2Cp14EmpLevelEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp14EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen2Cp14PreshootEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp14Preshoot;
  UINT8 CbsCmnPT21USB3P0Gen2Cp15EmpLevelEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp15EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen2Cp15PreshootEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp15Preshoot;
  UINT8 CbsCmnPT21USB3P0Gen2Cp16EmpLevelEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp16EmpLevel;
  UINT8 CbsCmnPT21USB3P0Gen2Cp16PreshootEn;
  UINT8 CbsCmnPT21USB3P0Gen2Cp16Preshoot;
  UINT8 CbsCmnPT21USB3P1Gen1Swing;
  UINT8 CbsCmnPT21USB3P1Gen1EmpLevelEn;
  UINT8 CbsCmnPT21USB3P1Gen1EmpLevel;
  UINT8 CbsCmnPT21USB3P1Gen1PreshootEn;
  UINT8 CbsCmnPT21USB3P1Gen1Preshoot;
  UINT8 CbsCmnPT21USB3P1Gen2Swing;
  UINT8 CbsCmnPT21USB3P1Gen2Cp0EmpLevelEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp0EmpLevel;
  UINT8 CbsCmnPT21USB3P1Gen2Cp0PreshootEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp0Preshoot;
  UINT8 CbsCmnPT21USB3P1Gen2Cp13EmpLevelEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp13EmpLevel;
  UINT8 CbsCmnPT21USB3P1Gen2Cp13PreshootEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp13Preshoot;
  UINT8 CbsCmnPT21USB3P1Gen2Cp14EmpLevelEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp14EmpLevel;
  UINT8 CbsCmnPT21USB3P1Gen2Cp14PreshootEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp14Preshoot;
  UINT8 CbsCmnPT21USB3P1Gen2Cp15EmpLevelEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp15EmpLevel;
  UINT8 CbsCmnPT21USB3P1Gen2Cp15PreshootEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp15Preshoot;
  UINT8 CbsCmnPT21USB3P1Gen2Cp16EmpLevelEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp16EmpLevel;
  UINT8 CbsCmnPT21USB3P1Gen2Cp16PreshootEn;
  UINT8 CbsCmnPT21USB3P1Gen2Cp16Preshoot;
  UINT8 CbsCmnPT21USB3P2Gen1Swing;
  UINT8 CbsCmnPT21USB3P2Gen1EmpLevelEn;
  UINT8 CbsCmnPT21USB3P2Gen1EmpLevel;
  UINT8 CbsCmnPT21USB3P2Gen1PreshootEn;
  UINT8 CbsCmnPT21USB3P2Gen1Preshoot;
  UINT8 CbsCmnPT21USB3P2Gen2Swing;
  UINT8 CbsCmnPT21USB3P2Gen2Cp0EmpLevelEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp0EmpLevel;
  UINT8 CbsCmnPT21USB3P2Gen2Cp0PreshootEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp0Preshoot;
  UINT8 CbsCmnPT21USB3P2Gen2Cp13EmpLevelEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp13EmpLevel;
  UINT8 CbsCmnPT21USB3P2Gen2Cp13PreshootEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp13Preshoot;
  UINT8 CbsCmnPT21USB3P2Gen2Cp14EmpLevelEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp14EmpLevel;
  UINT8 CbsCmnPT21USB3P2Gen2Cp14PreshootEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp14Preshoot;
  UINT8 CbsCmnPT21USB3P2Gen2Cp15EmpLevelEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp15EmpLevel;
  UINT8 CbsCmnPT21USB3P2Gen2Cp15PreshootEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp15Preshoot;
  UINT8 CbsCmnPT21USB3P2Gen2Cp16EmpLevelEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp16EmpLevel;
  UINT8 CbsCmnPT21USB3P2Gen2Cp16PreshootEn;
  UINT8 CbsCmnPT21USB3P2Gen2Cp16Preshoot;
  UINT8 CbsCmnPT21USB3P3Gen1Swing;
  UINT8 CbsCmnPT21USB3P3Gen1EmpLevelEn;
  UINT8 CbsCmnPT21USB3P3Gen1EmpLevel;
  UINT8 CbsCmnPT21USB3P3Gen1PreshootEn;
  UINT8 CbsCmnPT21USB3P3Gen1Preshoot;
  UINT8 CbsCmnPT21USB3P3Gen2Swing;
  UINT8 CbsCmnPT21USB3P3Gen2Cp0EmpLevelEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp0EmpLevel;
  UINT8 CbsCmnPT21USB3P3Gen2Cp0PreshootEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp0Preshoot;
  UINT8 CbsCmnPT21USB3P3Gen2Cp13EmpLevelEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp13EmpLevel;
  UINT8 CbsCmnPT21USB3P3Gen2Cp13PreshootEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp13Preshoot;
  UINT8 CbsCmnPT21USB3P3Gen2Cp14EmpLevelEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp14EmpLevel;
  UINT8 CbsCmnPT21USB3P3Gen2Cp14PreshootEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp14Preshoot;
  UINT8 CbsCmnPT21USB3P3Gen2Cp15EmpLevelEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp15EmpLevel;
  UINT8 CbsCmnPT21USB3P3Gen2Cp15PreshootEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp15Preshoot;
  UINT8 CbsCmnPT21USB3P3Gen2Cp16EmpLevelEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp16EmpLevel;
  UINT8 CbsCmnPT21USB3P3Gen2Cp16PreshootEn;
  UINT8 CbsCmnPT21USB3P3Gen2Cp16Preshoot;
  UINT8 CbsCmnPT21USB3P4Gen1Swing;
  UINT8 CbsCmnPT21USB3P4Gen1EmpLevelEn;
  UINT8 CbsCmnPT21USB3P4Gen1EmpLevel;
  UINT8 CbsCmnPT21USB3P4Gen1PreshootEn;
  UINT8 CbsCmnPT21USB3P4Gen1Preshoot;
  UINT8 CbsCmnPT21USB3P4Gen2Swing;
  UINT8 CbsCmnPT21USB3P4Gen2Cp0EmpLevelEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp0EmpLevel;
  UINT8 CbsCmnPT21USB3P4Gen2Cp0PreshootEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp0Preshoot;
  UINT8 CbsCmnPT21USB3P4Gen2Cp13EmpLevelEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp13EmpLevel;
  UINT8 CbsCmnPT21USB3P4Gen2Cp13PreshootEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp13Preshoot;
  UINT8 CbsCmnPT21USB3P4Gen2Cp14EmpLevelEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp14EmpLevel;
  UINT8 CbsCmnPT21USB3P4Gen2Cp14PreshootEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp14Preshoot;
  UINT8 CbsCmnPT21USB3P4Gen2Cp15EmpLevelEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp15EmpLevel;
  UINT8 CbsCmnPT21USB3P4Gen2Cp15PreshootEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp15Preshoot;
  UINT8 CbsCmnPT21USB3P4Gen2Cp16EmpLevelEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp16EmpLevel;
  UINT8 CbsCmnPT21USB3P4Gen2Cp16PreshootEn;
  UINT8 CbsCmnPT21USB3P4Gen2Cp16Preshoot;
  UINT8 CbsCmnPT21USB3P5Gen1Swing;
  UINT8 CbsCmnPT21USB3P5Gen1EmpLevelEn;
  UINT8 CbsCmnPT21USB3P5Gen1EmpLevel;
  UINT8 CbsCmnPT21USB3P5Gen1PreshootEn;
  UINT8 CbsCmnPT21USB3P5Gen1Preshoot;
  UINT8 CbsCmnPT21USB3P5Gen1Squelch;
  UINT8 CbsCmnPT21USB3P5Gen2Swing;
  UINT8 CbsCmnPT21USB3P5Gen2Cp0EmpLevelEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp0EmpLevel;
  UINT8 CbsCmnPT21USB3P5Gen2Cp0PreshootEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp0Preshoot;
  UINT8 CbsCmnPT21USB3P5Gen2Cp13EmpLevelEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp13EmpLevel;
  UINT8 CbsCmnPT21USB3P5Gen2Cp13PreshootEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp13Preshoot;
  UINT8 CbsCmnPT21USB3P5Gen2Cp14EmpLevelEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp14EmpLevel;
  UINT8 CbsCmnPT21USB3P5Gen2Cp14PreshootEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp14Preshoot;
  UINT8 CbsCmnPT21USB3P5Gen2Cp15EmpLevelEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp15EmpLevel;
  UINT8 CbsCmnPT21USB3P5Gen2Cp15PreshootEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp15Preshoot;
  UINT8 CbsCmnPT21USB3P5Gen2Cp16EmpLevelEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp16EmpLevel;
  UINT8 CbsCmnPT21USB3P5Gen2Cp16PreshootEn;
  UINT8 CbsCmnPT21USB3P5Gen2Cp16Preshoot;
  UINT8 CbsCmnPT21USB2P0SlewRate;
  UINT8 CbsCmnPT21USB2P0DrivingCurrent;
  UINT8 CbsCmnPT21USB2P0Termination;
  UINT8 CbsCmnPT21USB2P1SlewRate;
  UINT8 CbsCmnPT21USB2P1DrivingCurrent;
  UINT8 CbsCmnPT21USB2P1Termination;
  UINT8 CbsCmnPT21USB2P4SlewRate;
  UINT8 CbsCmnPT21USB2P4DrivingCurrent;
  UINT8 CbsCmnPT21USB2P4Termination;
  UINT8 CbsCmnPT21USB2P5SlewRate;
  UINT8 CbsCmnPT21USB2P5DrivingCurrent;
  UINT8 CbsCmnPT21USB2P5Termination;
  UINT8 CbsCmnPT21USB2P8SlewRate;
  UINT8 CbsCmnPT21USB2P8DrivingCurrent;
  UINT8 CbsCmnPT21USB2P8Termination;
  UINT8 CbsCmnPT21USB2P9SlewRate;
  UINT8 CbsCmnPT21USB2P9DrivingCurrent;
  UINT8 CbsCmnPT21USB2P9Termination;
  UINT8 CbsCmnCxlControl;
  UINT8 CbsCmnCxlSdpReqSysAddr;
  UINT8 CbsCmnCxlSpm;
  UINT8 CbsCmnCxlEncryption;
  UINT8 CbsCmnCxlDvsecLock;
  UINT8 CbsCmnCxlHdmDecoderLockOnCommit;
  UINT8 CbsCmnCxlTempGen5Advertisement;
  UINT8 CbsCmnSyncHeaderByPass;
  UINT8 CbsCmnCxlSyncHeaderBypassCompMode;
  UINT8 CbsCmnCxlMemOnlineOffline;
  UINT8 CbsCmnCxlOverideCxlMemorySize;
  UINT8 CbsCmnCxlProtocolErrorReporting;
  UINT8 CbsCmnCxlComponentErrorReporting;
  UINT8 CbsCmnCxlMemIsolationEnable;
  UINT8 CbsCmnCxlMemIsolationFwNotification;
  UINT8 Reserved[1024];
} CBS_CONFIG;  // ADDED FROM GENERIC DEFINITIONS

