
Butt_led_uart_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000424  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004e4  080004ec  000104ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004e4  080004e4  000104ec  2**0
                  CONTENTS
  4 .ARM          00000000  080004e4  080004e4  000104ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  080004e4  080004ec  000104ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004e4  080004e4  000104e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080004e8  080004e8  000104e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  000104ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080004ec  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080004ec  0002001c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000104ec  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010514  2**0
                  CONTENTS, READONLY
 13 .debug_info   000001d1  00000000  00000000  00010557  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000168  00000000  00000000  00010728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000078  00000000  00000000  00010890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000052  00000000  00000000  00010908  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000107e  00000000  00000000  0001095a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000004fb  00000000  00000000  000119d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00004368  00000000  00000000  00011ed3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000134  00000000  00000000  0001623c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00016370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000000 	.word	0x20000000
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080004cc 	.word	0x080004cc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000004 	.word	0x20000004
 8000104:	080004cc 	.word	0x080004cc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
char usart2_read(void);
void user_led_setup(char key);

char key;
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
	int btn_state_cntr = 0;
 8000226:	2300      	movs	r3, #0
 8000228:	607b      	str	r3, [r7, #4]

	

	/*Clock configuration*/
	// Enable clock access to GPIOA
	RCC_IOPENR_R |= GPIOAEN;
 800022a:	4b1b      	ldr	r3, [pc, #108]	; (8000298 <main+0x78>)
 800022c:	681a      	ldr	r2, [r3, #0]
 800022e:	4b1a      	ldr	r3, [pc, #104]	; (8000298 <main+0x78>)
 8000230:	2101      	movs	r1, #1
 8000232:	430a      	orrs	r2, r1
 8000234:	601a      	str	r2, [r3, #0]

	// enable clock access to GPIOC
	RCC_IOPENR_R |= GPIOCEN;
 8000236:	4b18      	ldr	r3, [pc, #96]	; (8000298 <main+0x78>)
 8000238:	681a      	ldr	r2, [r3, #0]
 800023a:	4b17      	ldr	r3, [pc, #92]	; (8000298 <main+0x78>)
 800023c:	2104      	movs	r1, #4
 800023e:	430a      	orrs	r2, r1
 8000240:	601a      	str	r2, [r3, #0]

	// // enable clock access to usart2
	RCC_APBENR1_R |= USART2EN;
 8000242:	4b16      	ldr	r3, [pc, #88]	; (800029c <main+0x7c>)
 8000244:	681a      	ldr	r2, [r3, #0]
 8000246:	4b15      	ldr	r3, [pc, #84]	; (800029c <main+0x7c>)
 8000248:	2180      	movs	r1, #128	; 0x80
 800024a:	0289      	lsls	r1, r1, #10
 800024c:	430a      	orrs	r2, r1
 800024e:	601a      	str	r2, [r3, #0]


	// configure LED as out put pin
	GPIOA_MODER_R |= (1U<<10);
 8000250:	23a0      	movs	r3, #160	; 0xa0
 8000252:	05db      	lsls	r3, r3, #23
 8000254:	681a      	ldr	r2, [r3, #0]
 8000256:	23a0      	movs	r3, #160	; 0xa0
 8000258:	05db      	lsls	r3, r3, #23
 800025a:	2180      	movs	r1, #128	; 0x80
 800025c:	00c9      	lsls	r1, r1, #3
 800025e:	430a      	orrs	r2, r1
 8000260:	601a      	str	r2, [r3, #0]
	GPIOA_MODER_R &= ~(1U<<11);
 8000262:	23a0      	movs	r3, #160	; 0xa0
 8000264:	05db      	lsls	r3, r3, #23
 8000266:	681a      	ldr	r2, [r3, #0]
 8000268:	23a0      	movs	r3, #160	; 0xa0
 800026a:	05db      	lsls	r3, r3, #23
 800026c:	490c      	ldr	r1, [pc, #48]	; (80002a0 <main+0x80>)
 800026e:	400a      	ands	r2, r1
 8000270:	601a      	str	r2, [r3, #0]


	/*Configure user_button as input pin*/
	GPIOC_MODE_R &= ~(1U<<26);
 8000272:	4b0c      	ldr	r3, [pc, #48]	; (80002a4 <main+0x84>)
 8000274:	681a      	ldr	r2, [r3, #0]
 8000276:	4b0b      	ldr	r3, [pc, #44]	; (80002a4 <main+0x84>)
 8000278:	490b      	ldr	r1, [pc, #44]	; (80002a8 <main+0x88>)
 800027a:	400a      	ands	r2, r1
 800027c:	601a      	str	r2, [r3, #0]
	GPIOC_MODE_R &= ~(1U<<27);
 800027e:	4b09      	ldr	r3, [pc, #36]	; (80002a4 <main+0x84>)
 8000280:	681a      	ldr	r2, [r3, #0]
 8000282:	4b08      	ldr	r3, [pc, #32]	; (80002a4 <main+0x84>)
 8000284:	4909      	ldr	r1, [pc, #36]	; (80002ac <main+0x8c>)
 8000286:	400a      	ands	r2, r1
 8000288:	601a      	str	r2, [r3, #0]

	usart2_init();
 800028a:	f000 f835 	bl	80002f8 <usart2_init>


    /* Loop forever */
	for(;;){

		button_state(&btn_state_cntr);
 800028e:	1d3b      	adds	r3, r7, #4
 8000290:	0018      	movs	r0, r3
 8000292:	f000 f80d 	bl	80002b0 <button_state>
 8000296:	e7fa      	b.n	800028e <main+0x6e>
 8000298:	40021034 	.word	0x40021034
 800029c:	4002103c 	.word	0x4002103c
 80002a0:	fffff7ff 	.word	0xfffff7ff
 80002a4:	50000800 	.word	0x50000800
 80002a8:	fbffffff 	.word	0xfbffffff
 80002ac:	f7ffffff 	.word	0xf7ffffff

080002b0 <button_state>:
	
}



void button_state(int * btn_state_cntr){
 80002b0:	b580      	push	{r7, lr}
 80002b2:	b084      	sub	sp, #16
 80002b4:	af00      	add	r7, sp, #0
 80002b6:	6078      	str	r0, [r7, #4]

	if(!(GPIOC_IDR_R & USER_BUTTON)){
 80002b8:	4b0c      	ldr	r3, [pc, #48]	; (80002ec <button_state+0x3c>)
 80002ba:	681a      	ldr	r2, [r3, #0]
 80002bc:	2380      	movs	r3, #128	; 0x80
 80002be:	019b      	lsls	r3, r3, #6
 80002c0:	4013      	ands	r3, r2
 80002c2:	d10f      	bne.n	80002e4 <button_state+0x34>
			GPIOA_ODR_R ^= PIN5; 
 80002c4:	4b0a      	ldr	r3, [pc, #40]	; (80002f0 <button_state+0x40>)
 80002c6:	681a      	ldr	r2, [r3, #0]
 80002c8:	4b09      	ldr	r3, [pc, #36]	; (80002f0 <button_state+0x40>)
 80002ca:	2120      	movs	r1, #32
 80002cc:	404a      	eors	r2, r1
 80002ce:	601a      	str	r2, [r3, #0]
		 for(int x=0; x<100000; x++);	// add delay
 80002d0:	2300      	movs	r3, #0
 80002d2:	60fb      	str	r3, [r7, #12]
 80002d4:	e002      	b.n	80002dc <button_state+0x2c>
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	3301      	adds	r3, #1
 80002da:	60fb      	str	r3, [r7, #12]
 80002dc:	68fb      	ldr	r3, [r7, #12]
 80002de:	4a05      	ldr	r2, [pc, #20]	; (80002f4 <button_state+0x44>)
 80002e0:	4293      	cmp	r3, r2
 80002e2:	ddf8      	ble.n	80002d6 <button_state+0x26>
	} 
	
}
 80002e4:	46c0      	nop			; (mov r8, r8)
 80002e6:	46bd      	mov	sp, r7
 80002e8:	b004      	add	sp, #16
 80002ea:	bd80      	pop	{r7, pc}
 80002ec:	50000810 	.word	0x50000810
 80002f0:	50000014 	.word	0x50000014
 80002f4:	0001869f 	.word	0x0001869f

080002f8 <usart2_init>:

void usart2_init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0
	// to know the pin the usart you are using is connected
	
	// eg PA2 usartx AF1

	// configure gpioa2 tx pin moder to alternate function	
	GPIOA_MODER_R &= ~(1U<<4);
 80002fc:	23a0      	movs	r3, #160	; 0xa0
 80002fe:	05db      	lsls	r3, r3, #23
 8000300:	681a      	ldr	r2, [r3, #0]
 8000302:	23a0      	movs	r3, #160	; 0xa0
 8000304:	05db      	lsls	r3, r3, #23
 8000306:	2110      	movs	r1, #16
 8000308:	438a      	bics	r2, r1
 800030a:	601a      	str	r2, [r3, #0]
	GPIOA_MODER_R |= (1U<<5);
 800030c:	23a0      	movs	r3, #160	; 0xa0
 800030e:	05db      	lsls	r3, r3, #23
 8000310:	681a      	ldr	r2, [r3, #0]
 8000312:	23a0      	movs	r3, #160	; 0xa0
 8000314:	05db      	lsls	r3, r3, #23
 8000316:	2120      	movs	r1, #32
 8000318:	430a      	orrs	r2, r1
 800031a:	601a      	str	r2, [r3, #0]

	// set alternate function type to AF1: GPIOA_AFR
	// configure uart 8-11
	GPIOA_AFRL_R |= (1U<<8);
 800031c:	4b2e      	ldr	r3, [pc, #184]	; (80003d8 <usart2_init+0xe0>)
 800031e:	681a      	ldr	r2, [r3, #0]
 8000320:	4b2d      	ldr	r3, [pc, #180]	; (80003d8 <usart2_init+0xe0>)
 8000322:	2180      	movs	r1, #128	; 0x80
 8000324:	0049      	lsls	r1, r1, #1
 8000326:	430a      	orrs	r2, r1
 8000328:	601a      	str	r2, [r3, #0]
	GPIOA_AFRL_R &= ~(1U<<9);
 800032a:	4b2b      	ldr	r3, [pc, #172]	; (80003d8 <usart2_init+0xe0>)
 800032c:	681a      	ldr	r2, [r3, #0]
 800032e:	4b2a      	ldr	r3, [pc, #168]	; (80003d8 <usart2_init+0xe0>)
 8000330:	492a      	ldr	r1, [pc, #168]	; (80003dc <usart2_init+0xe4>)
 8000332:	400a      	ands	r2, r1
 8000334:	601a      	str	r2, [r3, #0]
	GPIOA_AFRL_R &= ~(1U<<10);
 8000336:	4b28      	ldr	r3, [pc, #160]	; (80003d8 <usart2_init+0xe0>)
 8000338:	681a      	ldr	r2, [r3, #0]
 800033a:	4b27      	ldr	r3, [pc, #156]	; (80003d8 <usart2_init+0xe0>)
 800033c:	4928      	ldr	r1, [pc, #160]	; (80003e0 <usart2_init+0xe8>)
 800033e:	400a      	ands	r2, r1
 8000340:	601a      	str	r2, [r3, #0]
	GPIOA_AFRL_R &= ~(1U<<11);
 8000342:	4b25      	ldr	r3, [pc, #148]	; (80003d8 <usart2_init+0xe0>)
 8000344:	681a      	ldr	r2, [r3, #0]
 8000346:	4b24      	ldr	r3, [pc, #144]	; (80003d8 <usart2_init+0xe0>)
 8000348:	4926      	ldr	r1, [pc, #152]	; (80003e4 <usart2_init+0xec>)
 800034a:	400a      	ands	r2, r1
 800034c:	601a      	str	r2, [r3, #0]


	// configure gpioa3 that pin moder to alternate function	
	GPIOA_MODER_R &= ~(1U<<6);
 800034e:	23a0      	movs	r3, #160	; 0xa0
 8000350:	05db      	lsls	r3, r3, #23
 8000352:	681a      	ldr	r2, [r3, #0]
 8000354:	23a0      	movs	r3, #160	; 0xa0
 8000356:	05db      	lsls	r3, r3, #23
 8000358:	2140      	movs	r1, #64	; 0x40
 800035a:	438a      	bics	r2, r1
 800035c:	601a      	str	r2, [r3, #0]
	GPIOA_MODER_R |= (1U<<7);
 800035e:	23a0      	movs	r3, #160	; 0xa0
 8000360:	05db      	lsls	r3, r3, #23
 8000362:	681a      	ldr	r2, [r3, #0]
 8000364:	23a0      	movs	r3, #160	; 0xa0
 8000366:	05db      	lsls	r3, r3, #23
 8000368:	2180      	movs	r1, #128	; 0x80
 800036a:	430a      	orrs	r2, r1
 800036c:	601a      	str	r2, [r3, #0]

	// set alternate function type to AF1: GPIOA_AFR
	// configure uart 8-11
	GPIOA_AFRL_R |= (1U<<12);
 800036e:	4b1a      	ldr	r3, [pc, #104]	; (80003d8 <usart2_init+0xe0>)
 8000370:	681a      	ldr	r2, [r3, #0]
 8000372:	4b19      	ldr	r3, [pc, #100]	; (80003d8 <usart2_init+0xe0>)
 8000374:	2180      	movs	r1, #128	; 0x80
 8000376:	0149      	lsls	r1, r1, #5
 8000378:	430a      	orrs	r2, r1
 800037a:	601a      	str	r2, [r3, #0]
	GPIOA_AFRL_R &= ~(1U<<13);
 800037c:	4b16      	ldr	r3, [pc, #88]	; (80003d8 <usart2_init+0xe0>)
 800037e:	681a      	ldr	r2, [r3, #0]
 8000380:	4b15      	ldr	r3, [pc, #84]	; (80003d8 <usart2_init+0xe0>)
 8000382:	4919      	ldr	r1, [pc, #100]	; (80003e8 <usart2_init+0xf0>)
 8000384:	400a      	ands	r2, r1
 8000386:	601a      	str	r2, [r3, #0]
	GPIOA_AFRL_R &= ~(1U<<14);
 8000388:	4b13      	ldr	r3, [pc, #76]	; (80003d8 <usart2_init+0xe0>)
 800038a:	681a      	ldr	r2, [r3, #0]
 800038c:	4b12      	ldr	r3, [pc, #72]	; (80003d8 <usart2_init+0xe0>)
 800038e:	4917      	ldr	r1, [pc, #92]	; (80003ec <usart2_init+0xf4>)
 8000390:	400a      	ands	r2, r1
 8000392:	601a      	str	r2, [r3, #0]
	GPIOA_AFRL_R &= ~(1U<<15);
 8000394:	4b10      	ldr	r3, [pc, #64]	; (80003d8 <usart2_init+0xe0>)
 8000396:	681a      	ldr	r2, [r3, #0]
 8000398:	4b0f      	ldr	r3, [pc, #60]	; (80003d8 <usart2_init+0xe0>)
 800039a:	4915      	ldr	r1, [pc, #84]	; (80003f0 <usart2_init+0xf8>)
 800039c:	400a      	ands	r2, r1
 800039e:	601a      	str	r2, [r3, #0]

	// configure usart2 baudrate
	uart_set_baudrate(APB1_CLK, UART_BAUDRATE);
 80003a0:	23e1      	movs	r3, #225	; 0xe1
 80003a2:	025b      	lsls	r3, r3, #9
 80003a4:	4a13      	ldr	r2, [pc, #76]	; (80003f4 <usart2_init+0xfc>)
 80003a6:	0019      	movs	r1, r3
 80003a8:	0010      	movs	r0, r2
 80003aa:	f000 f827 	bl	80003fc <uart_set_baudrate>


	// set usart tx 
	USART2_CR1_R |= USART2_CR1_TE;
 80003ae:	4b12      	ldr	r3, [pc, #72]	; (80003f8 <usart2_init+0x100>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b11      	ldr	r3, [pc, #68]	; (80003f8 <usart2_init+0x100>)
 80003b4:	2108      	movs	r1, #8
 80003b6:	430a      	orrs	r2, r1
 80003b8:	601a      	str	r2, [r3, #0]

	//set usart rx
	USART2_CR1_R |= USART2_CR1_RE;
 80003ba:	4b0f      	ldr	r3, [pc, #60]	; (80003f8 <usart2_init+0x100>)
 80003bc:	681a      	ldr	r2, [r3, #0]
 80003be:	4b0e      	ldr	r3, [pc, #56]	; (80003f8 <usart2_init+0x100>)
 80003c0:	2104      	movs	r1, #4
 80003c2:	430a      	orrs	r2, r1
 80003c4:	601a      	str	r2, [r3, #0]

	// enable usart module
	USART2_CR1_R |= USART2_CR1_UE;
 80003c6:	4b0c      	ldr	r3, [pc, #48]	; (80003f8 <usart2_init+0x100>)
 80003c8:	681a      	ldr	r2, [r3, #0]
 80003ca:	4b0b      	ldr	r3, [pc, #44]	; (80003f8 <usart2_init+0x100>)
 80003cc:	2101      	movs	r1, #1
 80003ce:	430a      	orrs	r2, r1
 80003d0:	601a      	str	r2, [r3, #0]


}
 80003d2:	46c0      	nop			; (mov r8, r8)
 80003d4:	46bd      	mov	sp, r7
 80003d6:	bd80      	pop	{r7, pc}
 80003d8:	50000020 	.word	0x50000020
 80003dc:	fffffdff 	.word	0xfffffdff
 80003e0:	fffffbff 	.word	0xfffffbff
 80003e4:	fffff7ff 	.word	0xfffff7ff
 80003e8:	ffffdfff 	.word	0xffffdfff
 80003ec:	ffffbfff 	.word	0xffffbfff
 80003f0:	ffff7fff 	.word	0xffff7fff
 80003f4:	00f42400 	.word	0x00f42400
 80003f8:	40004400 	.word	0x40004400

080003fc <uart_set_baudrate>:

	// write to transmit data_register
	USART2_TDR_R = (ch & 0xFF);
}

static void uart_set_baudrate(uint32_t periph_clk, uint32_t baud_rate){
 80003fc:	b590      	push	{r4, r7, lr}
 80003fe:	b083      	sub	sp, #12
 8000400:	af00      	add	r7, sp, #0
 8000402:	6078      	str	r0, [r7, #4]
 8000404:	6039      	str	r1, [r7, #0]
	// USARTx->BRR = ((periph_clk + (baud_rate/2U)) / baud_rate);
	USART2_BRR_R |= ((periph_clk + (baud_rate/2U)) / baud_rate);
 8000406:	4b09      	ldr	r3, [pc, #36]	; (800042c <uart_set_baudrate+0x30>)
 8000408:	681c      	ldr	r4, [r3, #0]
 800040a:	683b      	ldr	r3, [r7, #0]
 800040c:	085a      	lsrs	r2, r3, #1
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	18d3      	adds	r3, r2, r3
 8000412:	6839      	ldr	r1, [r7, #0]
 8000414:	0018      	movs	r0, r3
 8000416:	f7ff fe77 	bl	8000108 <__udivsi3>
 800041a:	0003      	movs	r3, r0
 800041c:	001a      	movs	r2, r3
 800041e:	4b03      	ldr	r3, [pc, #12]	; (800042c <uart_set_baudrate+0x30>)
 8000420:	4322      	orrs	r2, r4
 8000422:	601a      	str	r2, [r3, #0]
}
 8000424:	46c0      	nop			; (mov r8, r8)
 8000426:	46bd      	mov	sp, r7
 8000428:	b003      	add	sp, #12
 800042a:	bd90      	pop	{r4, r7, pc}
 800042c:	4000440c 	.word	0x4000440c

08000430 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000430:	480d      	ldr	r0, [pc, #52]	; (8000468 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000432:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000434:	e000      	b.n	8000438 <Reset_Handler+0x8>
 8000436:	bf00      	nop

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000438:	480c      	ldr	r0, [pc, #48]	; (800046c <LoopForever+0x6>)
  ldr r1, =_edata
 800043a:	490d      	ldr	r1, [pc, #52]	; (8000470 <LoopForever+0xa>)
  ldr r2, =_sidata
 800043c:	4a0d      	ldr	r2, [pc, #52]	; (8000474 <LoopForever+0xe>)
  movs r3, #0
 800043e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000440:	e002      	b.n	8000448 <LoopCopyDataInit>

08000442 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000442:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000444:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000446:	3304      	adds	r3, #4

08000448 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000448:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800044a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800044c:	d3f9      	bcc.n	8000442 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800044e:	4a0a      	ldr	r2, [pc, #40]	; (8000478 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000450:	4c0a      	ldr	r4, [pc, #40]	; (800047c <LoopForever+0x16>)
  movs r3, #0
 8000452:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000454:	e001      	b.n	800045a <LoopFillZerobss>

08000456 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000456:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000458:	3204      	adds	r2, #4

0800045a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800045a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800045c:	d3fb      	bcc.n	8000456 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800045e:	f000 f811 	bl	8000484 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000462:	f7ff fedd 	bl	8000220 <main>

08000466 <LoopForever>:

LoopForever:
  b LoopForever
 8000466:	e7fe      	b.n	8000466 <LoopForever>
  ldr   r0, =_estack
 8000468:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 800046c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000470:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000474:	080004ec 	.word	0x080004ec
  ldr r2, =_sbss
 8000478:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800047c:	2000001c 	.word	0x2000001c

08000480 <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000480:	e7fe      	b.n	8000480 <ADC_COMP_IRQHandler>
	...

08000484 <__libc_init_array>:
 8000484:	b570      	push	{r4, r5, r6, lr}
 8000486:	2600      	movs	r6, #0
 8000488:	4c0c      	ldr	r4, [pc, #48]	; (80004bc <__libc_init_array+0x38>)
 800048a:	4d0d      	ldr	r5, [pc, #52]	; (80004c0 <__libc_init_array+0x3c>)
 800048c:	1b64      	subs	r4, r4, r5
 800048e:	10a4      	asrs	r4, r4, #2
 8000490:	42a6      	cmp	r6, r4
 8000492:	d109      	bne.n	80004a8 <__libc_init_array+0x24>
 8000494:	2600      	movs	r6, #0
 8000496:	f000 f819 	bl	80004cc <_init>
 800049a:	4c0a      	ldr	r4, [pc, #40]	; (80004c4 <__libc_init_array+0x40>)
 800049c:	4d0a      	ldr	r5, [pc, #40]	; (80004c8 <__libc_init_array+0x44>)
 800049e:	1b64      	subs	r4, r4, r5
 80004a0:	10a4      	asrs	r4, r4, #2
 80004a2:	42a6      	cmp	r6, r4
 80004a4:	d105      	bne.n	80004b2 <__libc_init_array+0x2e>
 80004a6:	bd70      	pop	{r4, r5, r6, pc}
 80004a8:	00b3      	lsls	r3, r6, #2
 80004aa:	58eb      	ldr	r3, [r5, r3]
 80004ac:	4798      	blx	r3
 80004ae:	3601      	adds	r6, #1
 80004b0:	e7ee      	b.n	8000490 <__libc_init_array+0xc>
 80004b2:	00b3      	lsls	r3, r6, #2
 80004b4:	58eb      	ldr	r3, [r5, r3]
 80004b6:	4798      	blx	r3
 80004b8:	3601      	adds	r6, #1
 80004ba:	e7f2      	b.n	80004a2 <__libc_init_array+0x1e>
 80004bc:	080004e4 	.word	0x080004e4
 80004c0:	080004e4 	.word	0x080004e4
 80004c4:	080004e8 	.word	0x080004e8
 80004c8:	080004e4 	.word	0x080004e4

080004cc <_init>:
 80004cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004ce:	46c0      	nop			; (mov r8, r8)
 80004d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004d2:	bc08      	pop	{r3}
 80004d4:	469e      	mov	lr, r3
 80004d6:	4770      	bx	lr

080004d8 <_fini>:
 80004d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004da:	46c0      	nop			; (mov r8, r8)
 80004dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004de:	bc08      	pop	{r3}
 80004e0:	469e      	mov	lr, r3
 80004e2:	4770      	bx	lr
