# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_6_40_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_6_40_8b_ring_cntr {C:/Users/czhe/Downloads/digital_design/q_6_40_8b_ring_cntr/q_6_40.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:56 on Nov 12,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_6_40_8b_ring_cntr" C:/Users/czhe/Downloads/digital_design/q_6_40_8b_ring_cntr/q_6_40.v 
# -- Compiling module q_6_40
# -- Compiling module d_ff
# 
# Top level modules:
# 	q_6_40
# End time: 16:38:57 on Nov 12,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_40_8b_ring_cntr/q_6_40_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:11 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_40_8b_ring_cntr/q_6_40_tb.v 
# -- Compiling module q_6_40_tb
# 
# Top level modules:
# 	q_6_40_tb
# End time: 16:39:11 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_6_40_tb
# vsim work.q_6_40_tb 
# Start time: 16:39:17 on Nov 12,2019
# Loading work.q_6_40_tb
# Loading work.q_6_40
# Loading work.d_ff
add wave -position insertpoint  \
sim:/q_6_40_tb/rstb \
sim:/q_6_40_tb/clk \
sim:/q_6_40_tb/count
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_40_8b_ring_cntr/q_6_40_tb.v(18)
#    Time: 500 ps  Iteration: 0  Instance: /q_6_40_tb
# 1
# Break in Module q_6_40_tb at C:/Users/czhe/Downloads/digital_design/q_6_40_8b_ring_cntr/q_6_40_tb.v line 18
vlog -work work C:/Users/czhe/Downloads/digital_design/q_6_40_8b_ring_cntr/q_6_40_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:13 on Nov 12,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_6_40_8b_ring_cntr/q_6_40_tb.v 
# -- Compiling module q_6_40_tb
# 
# Top level modules:
# 	q_6_40_tb
# End time: 16:40:13 on Nov 12,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_6_40_tb
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_6_40_8b_ring_cntr/q_6_40_tb.v(18)
#    Time: 500 ps  Iteration: 0  Instance: /q_6_40_tb
# 1
# Break in Module q_6_40_tb at C:/Users/czhe/Downloads/digital_design/q_6_40_8b_ring_cntr/q_6_40_tb.v line 18
# End time: 16:40:50 on Nov 12,2019, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
