Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 30 21:42:55 2020
| Host         : SBB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.975        0.000                      0                  316        0.220        0.000                      0                  316        4.500        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.975        0.000                      0                  316        0.220        0.000                      0                  316        4.500        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.077%)  route 2.922ns (77.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.204    btn_cond_1/CLK
    SLICE_X59Y64         FDRE                                         r  btn_cond_1/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  btn_cond_1/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.346    btn_cond_1/M_ctr_q_reg[19]
    SLICE_X58Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.470 r  btn_cond_1/M_last_q_i_6/O
                         net (fo=1, routed)           0.800     7.270    btn_cond_1/M_last_q_i_6_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.394 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.951     8.345    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X63Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.469 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.486     8.955    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X63Y57         FDSE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.912    gameMachine/game_controlUnit/CLK
    SLICE_X63Y57         FDSE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[0]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y57         FDSE (Setup_fdse_C_CE)      -0.205    14.930    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.077%)  route 2.922ns (77.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.204    btn_cond_1/CLK
    SLICE_X59Y64         FDRE                                         r  btn_cond_1/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  btn_cond_1/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.346    btn_cond_1/M_ctr_q_reg[19]
    SLICE_X58Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.470 r  btn_cond_1/M_last_q_i_6/O
                         net (fo=1, routed)           0.800     7.270    btn_cond_1/M_last_q_i_6_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.394 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.951     8.345    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X63Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.469 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.486     8.955    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.912    gameMachine/game_controlUnit/CLK
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.930    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.077%)  route 2.922ns (77.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.204    btn_cond_1/CLK
    SLICE_X59Y64         FDRE                                         r  btn_cond_1/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  btn_cond_1/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.346    btn_cond_1/M_ctr_q_reg[19]
    SLICE_X58Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.470 r  btn_cond_1/M_last_q_i_6/O
                         net (fo=1, routed)           0.800     7.270    btn_cond_1/M_last_q_i_6_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.394 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.951     8.345    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X63Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.469 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.486     8.955    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.912    gameMachine/game_controlUnit/CLK
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[2]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.930    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.077%)  route 2.922ns (77.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.204    btn_cond_1/CLK
    SLICE_X59Y64         FDRE                                         r  btn_cond_1/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  btn_cond_1/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.346    btn_cond_1/M_ctr_q_reg[19]
    SLICE_X58Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.470 r  btn_cond_1/M_last_q_i_6/O
                         net (fo=1, routed)           0.800     7.270    btn_cond_1/M_last_q_i_6_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.394 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.951     8.345    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X63Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.469 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.486     8.955    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.912    gameMachine/game_controlUnit/CLK
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.930    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.077%)  route 2.922ns (77.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.204    btn_cond_1/CLK
    SLICE_X59Y64         FDRE                                         r  btn_cond_1/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  btn_cond_1/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.346    btn_cond_1/M_ctr_q_reg[19]
    SLICE_X58Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.470 r  btn_cond_1/M_last_q_i_6/O
                         net (fo=1, routed)           0.800     7.270    btn_cond_1/M_last_q_i_6_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.394 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.951     8.345    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X63Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.469 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.486     8.955    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.912    gameMachine/game_controlUnit/CLK
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.930    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.077%)  route 2.922ns (77.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.204    btn_cond_1/CLK
    SLICE_X59Y64         FDRE                                         r  btn_cond_1/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  btn_cond_1/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.346    btn_cond_1/M_ctr_q_reg[19]
    SLICE_X58Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.470 r  btn_cond_1/M_last_q_i_6/O
                         net (fo=1, routed)           0.800     7.270    btn_cond_1/M_last_q_i_6_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.394 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.951     8.345    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X63Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.469 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.486     8.955    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.912    gameMachine/game_controlUnit/CLK
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.930    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 0.828ns (22.077%)  route 2.922ns (77.923%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.204    btn_cond_1/CLK
    SLICE_X59Y64         FDRE                                         r  btn_cond_1/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  btn_cond_1/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.346    btn_cond_1/M_ctr_q_reg[19]
    SLICE_X58Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.470 r  btn_cond_1/M_last_q_i_6/O
                         net (fo=1, routed)           0.800     7.270    btn_cond_1/M_last_q_i_6_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.394 r  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.951     8.345    gameMachine/game_controlUnit/M_edge_detector_button1_in
    SLICE_X63Y58         LUT6 (Prop_lut6_I3_O)        0.124     8.469 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1/O
                         net (fo=9, routed)           0.486     8.955    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[8]_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.912    gameMachine/game_controlUnit/CLK
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X63Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.930    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.828ns (22.349%)  route 2.877ns (77.651%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.204    btn_cond_1/CLK
    SLICE_X59Y64         FDRE                                         r  btn_cond_1/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  btn_cond_1/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.346    btn_cond_1/M_ctr_q_reg[19]
    SLICE_X58Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.470 f  btn_cond_1/M_last_q_i_6/O
                         net (fo=1, routed)           0.800     7.270    btn_cond_1/M_last_q_i_6_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.394 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.680     8.074    btn_cond_1/M_edge_detector_button1_in
    SLICE_X58Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.711     8.909    btn_cond_1/sel
    SLICE_X59Y63         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.503    14.907    btn_cond_1/CLK
    SLICE_X59Y63         FDRE                                         r  btn_cond_1/M_ctr_q_reg[12]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X59Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.939    btn_cond_1/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.828ns (22.349%)  route 2.877ns (77.651%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.204    btn_cond_1/CLK
    SLICE_X59Y64         FDRE                                         r  btn_cond_1/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  btn_cond_1/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.346    btn_cond_1/M_ctr_q_reg[19]
    SLICE_X58Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.470 f  btn_cond_1/M_last_q_i_6/O
                         net (fo=1, routed)           0.800     7.270    btn_cond_1/M_last_q_i_6_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.394 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.680     8.074    btn_cond_1/M_edge_detector_button1_in
    SLICE_X58Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.711     8.909    btn_cond_1/sel
    SLICE_X59Y63         FDRE                                         r  btn_cond_1/M_ctr_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.503    14.907    btn_cond_1/CLK
    SLICE_X59Y63         FDRE                                         r  btn_cond_1/M_ctr_q_reg[13]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X59Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.939    btn_cond_1/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 btn_cond_1/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/M_ctr_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.828ns (22.349%)  route 2.877ns (77.651%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.204    btn_cond_1/CLK
    SLICE_X59Y64         FDRE                                         r  btn_cond_1/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  btn_cond_1/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.346    btn_cond_1/M_ctr_q_reg[19]
    SLICE_X58Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.470 f  btn_cond_1/M_last_q_i_6/O
                         net (fo=1, routed)           0.800     7.270    btn_cond_1/M_last_q_i_6_n_0
    SLICE_X58Y62         LUT5 (Prop_lut5_I4_O)        0.124     7.394 f  btn_cond_1/M_last_q_i_1/O
                         net (fo=3, routed)           0.680     8.074    btn_cond_1/M_edge_detector_button1_in
    SLICE_X58Y62         LUT1 (Prop_lut1_I0_O)        0.124     8.198 r  btn_cond_1/M_ctr_q[0]_i_2/O
                         net (fo=20, routed)          0.711     8.909    btn_cond_1/sel
    SLICE_X59Y63         FDRE                                         r  btn_cond_1/M_ctr_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.503    14.907    btn_cond_1/CLK
    SLICE_X59Y63         FDRE                                         r  btn_cond_1/M_ctr_q_reg[14]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X59Y63         FDRE (Setup_fdre_C_CE)      -0.205    14.939    btn_cond_1/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  6.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.536    gameMachine/game_controlUnit/CLK
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[3]/Q
                         net (fo=7, routed)           0.126     1.803    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg_n_0_[3]
    SLICE_X63Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.848 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.848    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[6]_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.052    gameMachine/game_controlUnit/CLK
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.092     1.628    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.728%)  route 0.148ns (44.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.529    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X65Y69         FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[0]/Q
                         net (fo=6, routed)           0.148     1.818    dec_ctr/dctr_gen_0[2].dctr/M_dec_ctr_digits[8]
    SLICE_X63Y68         LUT3 (Prop_lut3_I1_O)        0.045     1.863 r  dec_ctr/dctr_gen_0[2].dctr/M_val_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.863    dec_ctr/dctr_gen_0[2].dctr/M_val_q[2]_i_1__1_n_0
    SLICE_X63Y68         FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.854     2.044    dec_ctr/dctr_gen_0[2].dctr/CLK
    SLICE_X63Y68         FDRE                                         r  dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.092     1.636    dec_ctr/dctr_gen_0[2].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.536    gameMachine/game_controlUnit/CLK
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[4]/Q
                         net (fo=7, routed)           0.168     1.845    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg_n_0_[4]
    SLICE_X63Y57         LUT5 (Prop_lut5_I1_O)        0.042     1.887 r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.887    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q[5]_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.052    gameMachine/game_controlUnit/CLK
    SLICE_X63Y57         FDRE                                         r  gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.107     1.643    gameMachine/game_controlUnit/FSM_onehot_M_game_fsm_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 btn_cond_1/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cond_1/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.536    btn_cond_1/sync/CLK
    SLICE_X59Y56         FDRE                                         r  btn_cond_1/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  btn_cond_1/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.847    btn_cond_1/sync/M_pipe_d[1]
    SLICE_X59Y56         FDRE                                         r  btn_cond_1/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     2.051    btn_cond_1/sync/CLK
    SLICE_X59Y56         FDRE                                         r  btn_cond_1/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.066     1.602    btn_cond_1/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.184ns (51.602%)  route 0.173ns (48.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.529    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X62Y69         FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/Q
                         net (fo=5, routed)           0.173     1.842    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]_0[0]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.043     1.885 r  dec_ctr/dctr_gen_0[3].dctr/M_val_q[3]_i_2__1/O
                         net (fo=1, routed)           0.000     1.885    dec_ctr/dctr_gen_0[3].dctr/M_val_q[3]_i_2__1_n_0
    SLICE_X62Y69         FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.853     2.043    dec_ctr/dctr_gen_0[3].dctr/CLK
    SLICE_X62Y69         FDRE                                         r  dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X62Y69         FDRE (Hold_fdre_C_D)         0.107     1.636    dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gameMachine/hard_timer/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/hard_timer/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.536    gameMachine/hard_timer/CLK
    SLICE_X65Y58         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  gameMachine/hard_timer/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.785    gameMachine/hard_timer/M_ctr_q_reg_n_0_[11]
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  gameMachine/hard_timer/M_ctr_q_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.893    gameMachine/hard_timer/M_ctr_q_reg[8]_i_1__2_n_4
    SLICE_X65Y58         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.052    gameMachine/hard_timer/CLK
    SLICE_X65Y58         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[11]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y58         FDRE (Hold_fdre_C_D)         0.105     1.641    gameMachine/hard_timer/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gameMachine/hard_timer/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/hard_timer/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.536    gameMachine/hard_timer/CLK
    SLICE_X65Y59         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  gameMachine/hard_timer/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.785    gameMachine/hard_timer/M_ctr_q_reg_n_0_[15]
    SLICE_X65Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  gameMachine/hard_timer/M_ctr_q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.893    gameMachine/hard_timer/M_ctr_q_reg[12]_i_1__2_n_4
    SLICE_X65Y59         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.052    gameMachine/hard_timer/CLK
    SLICE_X65Y59         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[15]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.105     1.641    gameMachine/hard_timer/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gameMachine/hard_timer/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/hard_timer/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.592     1.536    gameMachine/hard_timer/CLK
    SLICE_X65Y57         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  gameMachine/hard_timer/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.785    gameMachine/hard_timer/M_ctr_q_reg_n_0_[7]
    SLICE_X65Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  gameMachine/hard_timer/M_ctr_q_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.893    gameMachine/hard_timer/M_ctr_q_reg[4]_i_1__2_n_4
    SLICE_X65Y57         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.862     2.052    gameMachine/hard_timer/CLK
    SLICE_X65Y57         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[7]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.105     1.641    gameMachine/hard_timer/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gameMachine/hard_timer/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/hard_timer/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.591     1.535    gameMachine/hard_timer/CLK
    SLICE_X65Y60         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  gameMachine/hard_timer/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.784    gameMachine/hard_timer/M_ctr_q_reg_n_0_[19]
    SLICE_X65Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  gameMachine/hard_timer/M_ctr_q_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.892    gameMachine/hard_timer/M_ctr_q_reg[16]_i_1__2_n_4
    SLICE_X65Y60         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     2.051    gameMachine/hard_timer/CLK
    SLICE_X65Y60         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[19]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y60         FDRE (Hold_fdre_C_D)         0.105     1.640    gameMachine/hard_timer/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gameMachine/hard_timer/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gameMachine/hard_timer/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.591     1.535    gameMachine/hard_timer/CLK
    SLICE_X65Y61         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  gameMachine/hard_timer/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.784    gameMachine/hard_timer/M_ctr_q_reg_n_0_[23]
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  gameMachine/hard_timer/M_ctr_q_reg[20]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.892    gameMachine/hard_timer/M_ctr_q_reg[20]_i_1__1_n_4
    SLICE_X65Y61         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.861     2.051    gameMachine/hard_timer/CLK
    SLICE_X65Y61         FDRE                                         r  gameMachine/hard_timer/M_ctr_q_reg[23]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.105     1.640    gameMachine/hard_timer/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y60   btn_cond_1/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y62   btn_cond_1/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y62   btn_cond_1/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y63   btn_cond_1/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y63   btn_cond_1/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y63   btn_cond_1/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y63   btn_cond_1/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y64   btn_cond_1/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y64   btn_cond_1/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   btn_cond_1/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   btn_cond_1/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y63   btn_cond_1/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y63   btn_cond_1/M_ctr_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y63   btn_cond_1/M_ctr_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y63   btn_cond_1/M_ctr_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y64   btn_cond_1/M_ctr_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y64   btn_cond_1/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y64   btn_cond_1/M_ctr_q_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y64   btn_cond_1/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   btn_cond_1/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y56   btn_cond_1/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y69   dec_ctr/dctr_gen_0[3].dctr/M_val_q_reg[3]/C



