// Seed: 4006085657
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4, id_5, id_6;
  always id_2 = id_4;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  wand id_5 = -1;
  always if (-1'b0) cover (id_1) id_3[1] = id_1;
  always begin : LABEL_0
    `define pp_6 0
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  wire id_7;
  real id_8;
  tri0 id_9 = -1'b0;
  assign id_7 = id_4;
endmodule
