/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [17:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [19:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_35z;
  reg [28:0] celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire [20:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [2:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_22z = ~(celloutsig_0_3z | celloutsig_0_3z);
  assign celloutsig_0_26z = ~(celloutsig_0_0z[1] | celloutsig_0_12z);
  assign celloutsig_1_11z = ~((celloutsig_1_2z | celloutsig_1_2z) & celloutsig_1_7z);
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_2z[10]) & celloutsig_0_1z);
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 7'h00;
    else _00_ <= celloutsig_0_8z[6:0];
  assign celloutsig_0_0z = in_data[7:5] & in_data[54:52];
  assign celloutsig_0_35z = { _00_[6:3], celloutsig_0_18z } & { celloutsig_0_28z[8:7], celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_33z };
  assign celloutsig_0_8z = { celloutsig_0_2z[19:13], celloutsig_0_1z } & { in_data[7:5], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_2z[19:17] & celloutsig_0_4z[9:7];
  assign celloutsig_0_16z = in_data[36:27] & { in_data[18:11], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_8z[1:0], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_15z } & { celloutsig_0_2z[19:12], celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_16z[7:1], celloutsig_0_12z } & { celloutsig_0_2z[12:7], celloutsig_0_24z, celloutsig_0_26z };
  assign celloutsig_0_4z = { celloutsig_0_2z[12:6], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } / { 1'h1, celloutsig_0_2z[15:7], celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_6z[15:8], celloutsig_0_24z, celloutsig_0_27z, celloutsig_0_20z } / { 1'h1, in_data[57:51], celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_27z };
  assign celloutsig_0_29z = { celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_20z } / { 1'h1, celloutsig_0_28z[14:11] };
  assign celloutsig_0_9z = { celloutsig_0_4z[3], celloutsig_0_1z, celloutsig_0_7z } === { celloutsig_0_2z[16:14], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_12z = celloutsig_0_4z[12:8] === { in_data[46:43], celloutsig_0_10z };
  assign celloutsig_0_3z = { celloutsig_0_2z[8:0], celloutsig_0_2z, celloutsig_0_1z } >= { in_data[36:33], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[152:149] <= { in_data[120:118], celloutsig_1_2z };
  assign celloutsig_1_7z = { in_data[170:166], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z } <= { celloutsig_1_5z[4:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_33z = celloutsig_0_11z <= { _00_[6:5], celloutsig_0_21z };
  assign celloutsig_1_2z = ! { in_data[178:177], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_1z = ! in_data[16:8];
  assign celloutsig_0_20z = ! celloutsig_0_17z[7:1];
  assign celloutsig_0_25z = ! { celloutsig_0_4z[11:7], celloutsig_0_9z };
  assign celloutsig_1_3z = { in_data[173:163], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } < { in_data[126:116], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_18z = celloutsig_0_7z[10:1] < { celloutsig_0_2z[14:6], celloutsig_0_14z };
  assign celloutsig_1_5z = - { celloutsig_1_4z[1:0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_2z = - in_data[25:6];
  assign celloutsig_1_10z = ~ { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_15z = ~ celloutsig_0_7z[14:12];
  assign celloutsig_0_6z = celloutsig_0_2z[18:1] | { celloutsig_0_2z[17:3], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = | in_data[132:130];
  assign celloutsig_0_21z = | { celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_1_1z = ~^ { in_data[178:175], celloutsig_1_0z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_8z[6:3], celloutsig_1_11z };
  assign celloutsig_0_14z = ~^ celloutsig_0_4z[9:0];
  assign celloutsig_0_24z = ~^ { celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_0z };
  assign celloutsig_0_10z = ^ in_data[25:9];
  assign celloutsig_1_8z = { in_data[104:97], celloutsig_1_4z, celloutsig_1_0z } >> { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_2z } >> { celloutsig_0_4z[8:1], celloutsig_0_4z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_36z = 29'h00000000;
    else if (!clkin_data[64]) celloutsig_0_36z = { celloutsig_0_7z[15:2], celloutsig_0_33z, celloutsig_0_9z, celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_0z, celloutsig_0_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_1_4z = 3'h0;
    else if (clkin_data[96]) celloutsig_1_4z = in_data[132:130];
  assign celloutsig_1_18z = ~((celloutsig_1_6z & in_data[116]) | (celloutsig_1_4z[2] & celloutsig_1_10z[4]));
  assign celloutsig_0_30z = ~((celloutsig_0_25z & _00_[6]) | (celloutsig_0_4z[4] & celloutsig_0_29z[2]));
  assign { out_data[128], out_data[96], out_data[36:32], out_data[28:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
