Analysis & Synthesis report for AudioOutputTest
Wed Dec 14 19:36:32 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |AudioOutputTest|Echo:myEcho1|s
 11. State Machine - |AudioOutputTest|AudioADC:myADC|s
 12. State Machine - |AudioOutputTest|AudioDAC:myDAC|s
 13. State Machine - |AudioOutputTest|AudioInit:myAudioInit|i2c:myI2c|errorReg
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated
 20. Source assignments for sld_signaltap:auto_signaltap_0
 21. Parameter Settings for User Entity Instance: Top-level Entity: |AudioOutputTest
 22. Parameter Settings for User Entity Instance: AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll
 23. Parameter Settings for User Entity Instance: AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards
 24. Parameter Settings for User Entity Instance: AudioInit:myAudioInit
 25. Parameter Settings for User Entity Instance: AudioDAC:myDAC
 26. Parameter Settings for User Entity Instance: AudioADC:myADC
 27. Parameter Settings for User Entity Instance: Echo:myEcho1
 28. Parameter Settings for User Entity Instance: Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component
 29. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 30. Parameter Settings for Inferred Entity Instance: LowPassFilter:lowPassFilter|lpm_divide:Div2
 31. Parameter Settings for Inferred Entity Instance: HighPassFilter:highPassFilter|lpm_divide:Div3
 32. Parameter Settings for Inferred Entity Instance: HighPassFilter:highPassFilter|lpm_divide:Div2
 33. Parameter Settings for Inferred Entity Instance: LowPassFilter:lowPassFilter|lpm_divide:Div3
 34. Parameter Settings for Inferred Entity Instance: HighPassFilter:myHighPass2|lpm_divide:Div3
 35. Parameter Settings for Inferred Entity Instance: HighPassFilter:myHighPass2|lpm_divide:Div2
 36. Parameter Settings for Inferred Entity Instance: HighPassFilter:highPassFilter|lpm_divide:Div1
 37. Parameter Settings for Inferred Entity Instance: HighPassFilter:highPassFilter|lpm_divide:Div0
 38. Parameter Settings for Inferred Entity Instance: LowPassFilter:lowPassFilter|lpm_divide:Div0
 39. Parameter Settings for Inferred Entity Instance: LowPassFilter:lowPassFilter|lpm_divide:Div1
 40. Parameter Settings for Inferred Entity Instance: HighPassFilter:myHighPass2|lpm_divide:Div1
 41. Parameter Settings for Inferred Entity Instance: HighPassFilter:myHighPass2|lpm_divide:Div0
 42. altpll Parameter Settings by Entity Instance
 43. altsyncram Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "AudioADC:myADC"
 45. Port Connectivity Checks: "AudioDAC:myDAC"
 46. Port Connectivity Checks: "AudioInit:myAudioInit|i2c:myI2c"
 47. Port Connectivity Checks: "AudioInit:myAudioInit"
 48. Port Connectivity Checks: "AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll"
 49. Port Connectivity Checks: "AudioClocker:myAudioClocker"
 50. SignalTap II Logic Analyzer Settings
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Connections to In-System Debugging Instance "auto_signaltap_0"
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 14 19:36:32 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; AudioOutputTest                             ;
; Top-level Entity Name              ; AudioOutputTest                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,659                                       ;
;     Total combinational functions  ; 4,348                                       ;
;     Dedicated logic registers      ; 1,091                                       ;
; Total registers                    ; 1091                                        ;
; Total pins                         ; 48                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,049,600                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; AudioOutputTest    ; AudioOutputTest    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Maximum processors allowed for parallel compilation                        ; 3                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 3           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                              ; Library      ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; AudioClocker/synthesis/AudioClocker.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/AudioClocker.v                                         ;              ;
; AudioClocker/synthesis/submodules/AudioClocker_audio_pll_0.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/AudioClocker_audio_pll_0.v                  ; AudioClocker ;
; AudioClocker/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; AudioClocker ;
; AudioClocker/synthesis/submodules/altera_up_altpll.v                          ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_altpll.v                          ; AudioClocker ;
; AudioOutputTest.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v                                                             ;              ;
; i2c.v                                                                         ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/i2c.v                                                                         ;              ;
; output7Seg.v                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output7Seg.v                                                                  ;              ;
; Debouncer.v                                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v                                                                   ;              ;
; AudioInit.v                                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioInit.v                                                                   ;              ;
; AudioDac.v                                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioDac.v                                                                    ;              ;
; AudioADC.v                                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioADC.v                                                                    ;              ;
; output_files/Visualizer.v                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Visualizer.v                                                     ;              ;
; output_files/Echo.v                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Echo.v                                                           ;              ;
; Rambo.v                                                                       ; yes             ; User Wizard-Generated File                   ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Rambo.v                                                                       ;              ;
; LowPassFilter.v                                                               ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v                                                               ;              ;
; HighPassFilter.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v                                                              ;              ;
; altpll.tdf                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                                            ;              ;
; aglobal160.inc                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                        ;              ;
; stratix_pll.inc                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                       ;              ;
; stratixii_pll.inc                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                     ;              ;
; cycloneii_pll.inc                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                     ;              ;
; db/altpll_dkb2.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altpll_dkb2.tdf                                                            ;              ;
; altsyncram.tdf                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                        ;              ;
; stratix_ram_block.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                 ;              ;
; lpm_mux.inc                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                           ;              ;
; lpm_decode.inc                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                        ;              ;
; a_rdenreg.inc                                                                 ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                         ;              ;
; altrom.inc                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                            ;              ;
; altram.inc                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                            ;              ;
; altdpram.inc                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                          ;              ;
; db/altsyncram_qkf1.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altsyncram_qkf1.tdf                                                        ;              ;
; db/decode_msa.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/decode_msa.tdf                                                             ;              ;
; db/decode_f8a.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/decode_f8a.tdf                                                             ;              ;
; db/mux_job.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/mux_job.tdf                                                                ;              ;
; sld_signaltap.vhd                                                             ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                     ;              ;
; sld_signaltap_impl.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                ;              ;
; sld_ela_control.vhd                                                           ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                   ;              ;
; lpm_shiftreg.tdf                                                              ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                      ;              ;
; lpm_constant.inc                                                              ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                      ;              ;
; dffeea.inc                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/dffeea.inc                                                                            ;              ;
; sld_mbpmg.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                         ;              ;
; sld_ela_trigger_flow_sel.tdf                                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                                          ;              ;
; db/sld_ela_trigger_flow_sel_ci41.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/sld_ela_trigger_flow_sel_ci41.tdf                                          ;              ;
; db/sld_reserved_audiooutputtest_auto_signaltap_0_flow_mgr_c90c.v              ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/sld_reserved_audiooutputtest_auto_signaltap_0_flow_mgr_c90c.v              ;              ;
; sld_buffer_manager.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                ;              ;
; db/altsyncram_mt14.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altsyncram_mt14.tdf                                                        ;              ;
; altdpram.tdf                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.tdf                                                                          ;              ;
; memmodes.inc                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                        ;              ;
; a_hdffe.inc                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                           ;              ;
; alt_le_rden_reg.inc                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                   ;              ;
; altsyncram.inc                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.inc                                                                        ;              ;
; lpm_mux.tdf                                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                           ;              ;
; muxlut.inc                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc                                                                            ;              ;
; bypassff.inc                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                                                          ;              ;
; altshift.inc                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                                                          ;              ;
; db/mux_psc.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/mux_psc.tdf                                                                ;              ;
; lpm_decode.tdf                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                        ;              ;
; declut.inc                                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/declut.inc                                                                            ;              ;
; lpm_compare.inc                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                       ;              ;
; db/decode_dvf.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/decode_dvf.tdf                                                             ;              ;
; lpm_counter.tdf                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                       ;              ;
; lpm_add_sub.inc                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                       ;              ;
; cmpconst.inc                                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cmpconst.inc                                                                          ;              ;
; lpm_counter.inc                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                       ;              ;
; alt_counter_stratix.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                               ;              ;
; db/cntr_89j.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cntr_89j.tdf                                                               ;              ;
; db/cntr_cgi.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cntr_cgi.tdf                                                               ;              ;
; db/cmpr_rgc.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cmpr_rgc.tdf                                                               ;              ;
; db/cntr_23j.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cntr_23j.tdf                                                               ;              ;
; db/cmpr_ngc.tdf                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cmpr_ngc.tdf                                                               ;              ;
; sld_rom_sr.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                        ;              ;
; sld_jtag_endpoint_adapter.vhd                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                         ;              ;
; sld_jtag_endpoint_adapter_impl.sv                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                     ;              ;
; sld_hub.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                           ; altera_sld   ;
; db/ip/sld00c3b5c4/alt_sld_fab.v                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/alt_sld_fab.v                                               ; alt_sld_fab  ;
; db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab.v                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab.v                        ; alt_sld_fab  ;
; db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                 ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv                 ; alt_sld_fab  ;
; db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv              ; alt_sld_fab  ;
; db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd            ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd            ; alt_sld_fab  ;
; db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv              ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                              ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                      ;              ;
; lpm_divide.tdf                                                                ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                        ;              ;
; abs_divider.inc                                                               ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc                                                                       ;              ;
; sign_div_unsign.inc                                                           ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                   ;              ;
; db/lpm_divide_p0p.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_divide_p0p.tdf                                                         ;              ;
; db/abs_divider_kbg.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/abs_divider_kbg.tdf                                                        ;              ;
; db/alt_u_div_67f.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/alt_u_div_67f.tdf                                                          ;              ;
; db/add_sub_7pc.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/add_sub_7pc.tdf                                                            ;              ;
; db/add_sub_8pc.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/add_sub_8pc.tdf                                                            ;              ;
; db/lpm_abs_2v9.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_abs_2v9.tdf                                                            ;              ;
; db/lpm_abs_i0a.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_abs_i0a.tdf                                                            ;              ;
; db/lpm_divide_n0p.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_divide_n0p.tdf                                                         ;              ;
; db/abs_divider_ibg.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/abs_divider_ibg.tdf                                                        ;              ;
; db/alt_u_div_27f.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/alt_u_div_27f.tdf                                                          ;              ;
; db/lpm_abs_0v9.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_abs_0v9.tdf                                                            ;              ;
+-------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,659     ;
;                                             ;           ;
; Total combinational functions               ; 4348      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1311      ;
;     -- 3 input functions                    ; 1285      ;
;     -- <=2 input functions                  ; 1752      ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2845      ;
;     -- arithmetic mode                      ; 1503      ;
;                                             ;           ;
; Total registers                             ; 1091      ;
;     -- Dedicated logic registers            ; 1091      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 48        ;
; Total memory bits                           ; 1049600   ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 615       ;
; Total fan-out                               ; 18288     ;
; Average fan-out                             ; 3.22      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                                                 ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+
; |AudioOutputTest                                                                                                                        ; 4348 (216)        ; 1091 (36)    ; 1049600     ; 0            ; 0       ; 0         ; 48   ; 0            ; |AudioOutputTest                                                                                                                                                                                                                                                                                                                                            ; AudioOutputTest                                             ; work         ;
;    |AudioADC:myADC|                                                                                                                     ; 58 (58)           ; 73 (73)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|AudioADC:myADC                                                                                                                                                                                                                                                                                                                             ; AudioADC                                                    ; work         ;
;    |AudioClocker:myAudioClocker|                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|AudioClocker:myAudioClocker                                                                                                                                                                                                                                                                                                                ; AudioClocker                                                ; work         ;
;       |AudioClocker_audio_pll_0:audio_pll_0|                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0                                                                                                                                                                                                                                                                           ; AudioClocker_audio_pll_0                                    ; AudioClocker ;
;          |altera_up_altpll:audio_pll|                                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll                                                                                                                                                                                                                                                ; altera_up_altpll                                            ; AudioClocker ;
;             |altpll:PLL_for_DE_Series_Boards|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards                                                                                                                                                                                                                ; altpll                                                      ; work         ;
;                |altpll_dkb2:auto_generated|                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards|altpll_dkb2:auto_generated                                                                                                                                                                                     ; altpll_dkb2                                                 ; work         ;
;    |AudioDAC:myDAC|                                                                                                                     ; 32 (32)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|AudioDAC:myDAC                                                                                                                                                                                                                                                                                                                             ; AudioDAC                                                    ; work         ;
;    |AudioInit:myAudioInit|                                                                                                              ; 120 (31)          ; 46 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|AudioInit:myAudioInit                                                                                                                                                                                                                                                                                                                      ; AudioInit                                                   ; work         ;
;       |i2c:myI2c|                                                                                                                       ; 89 (89)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|AudioInit:myAudioInit|i2c:myI2c                                                                                                                                                                                                                                                                                                            ; i2c                                                         ; work         ;
;    |Debouncer:sw0D|                                                                                                                     ; 49 (49)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Debouncer:sw0D                                                                                                                                                                                                                                                                                                                             ; Debouncer                                                   ; work         ;
;    |Debouncer:sw1D|                                                                                                                     ; 49 (49)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Debouncer:sw1D                                                                                                                                                                                                                                                                                                                             ; Debouncer                                                   ; work         ;
;    |Debouncer:sw2D|                                                                                                                     ; 49 (49)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Debouncer:sw2D                                                                                                                                                                                                                                                                                                                             ; Debouncer                                                   ; work         ;
;    |Debouncer:sw3D|                                                                                                                     ; 49 (49)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Debouncer:sw3D                                                                                                                                                                                                                                                                                                                             ; Debouncer                                                   ; work         ;
;    |Debouncer:sw4D|                                                                                                                     ; 49 (49)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Debouncer:sw4D                                                                                                                                                                                                                                                                                                                             ; Debouncer                                                   ; work         ;
;    |Debouncer:sw5D|                                                                                                                     ; 49 (49)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Debouncer:sw5D                                                                                                                                                                                                                                                                                                                             ; Debouncer                                                   ; work         ;
;    |Echo:myEcho1|                                                                                                                       ; 150 (78)          ; 75 (71)      ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Echo:myEcho1                                                                                                                                                                                                                                                                                                                               ; Echo                                                        ; work         ;
;       |Rambo:myRam|                                                                                                                     ; 72 (0)            ; 4 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Echo:myEcho1|Rambo:myRam                                                                                                                                                                                                                                                                                                                   ; Rambo                                                       ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 72 (0)            ; 4 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                                                  ; work         ;
;             |altsyncram_qkf1:auto_generated|                                                                                            ; 72 (0)            ; 4 (4)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_qkf1                                             ; work         ;
;                |decode_f8a:rden_decode|                                                                                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated|decode_f8a:rden_decode                                                                                                                                                                                                                             ; decode_f8a                                                  ; work         ;
;                |decode_msa:decode3|                                                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated|decode_msa:decode3                                                                                                                                                                                                                                 ; decode_msa                                                  ; work         ;
;                |mux_job:mux2|                                                                                                           ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated|mux_job:mux2                                                                                                                                                                                                                                       ; mux_job                                                     ; work         ;
;    |HighPassFilter:highPassFilter|                                                                                                      ; 956 (66)          ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter                                                                                                                                                                                                                                                                                                              ; HighPassFilter                                              ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div0                                                                                                                                                                                                                                                                                              ; lpm_divide                                                  ; work         ;
;          |lpm_divide_n0p:auto_generated|                                                                                                ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div0|lpm_divide_n0p:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_n0p                                              ; work         ;
;             |abs_divider_ibg:divider|                                                                                                   ; 216 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div0|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider                                                                                                                                                                                                                                        ; abs_divider_ibg                                             ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div0|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|alt_u_div_27f:divider                                                                                                                                                                                                                  ; alt_u_div_27f                                               ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div0|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                 ; lpm_abs_i0a                                                 ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 229 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div1                                                                                                                                                                                                                                                                                              ; lpm_divide                                                  ; work         ;
;          |lpm_divide_n0p:auto_generated|                                                                                                ; 229 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div1|lpm_divide_n0p:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_n0p                                              ; work         ;
;             |abs_divider_ibg:divider|                                                                                                   ; 229 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div1|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider                                                                                                                                                                                                                                        ; abs_divider_ibg                                             ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 174 (174)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div1|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|alt_u_div_27f:divider                                                                                                                                                                                                                  ; alt_u_div_27f                                               ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div1|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                 ; lpm_abs_i0a                                                 ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div2                                                                                                                                                                                                                                                                                              ; lpm_divide                                                  ; work         ;
;          |lpm_divide_n0p:auto_generated|                                                                                                ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div2|lpm_divide_n0p:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_n0p                                              ; work         ;
;             |abs_divider_ibg:divider|                                                                                                   ; 216 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div2|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider                                                                                                                                                                                                                                        ; abs_divider_ibg                                             ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div2|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|alt_u_div_27f:divider                                                                                                                                                                                                                  ; alt_u_div_27f                                               ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div2|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                 ; lpm_abs_i0a                                                 ; work         ;
;       |lpm_divide:Div3|                                                                                                                 ; 229 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div3                                                                                                                                                                                                                                                                                              ; lpm_divide                                                  ; work         ;
;          |lpm_divide_n0p:auto_generated|                                                                                                ; 229 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div3|lpm_divide_n0p:auto_generated                                                                                                                                                                                                                                                                ; lpm_divide_n0p                                              ; work         ;
;             |abs_divider_ibg:divider|                                                                                                   ; 229 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div3|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider                                                                                                                                                                                                                                        ; abs_divider_ibg                                             ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 174 (174)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div3|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|alt_u_div_27f:divider                                                                                                                                                                                                                  ; alt_u_div_27f                                               ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:highPassFilter|lpm_divide:Div3|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                 ; lpm_abs_i0a                                                 ; work         ;
;    |HighPassFilter:myHighPass2|                                                                                                         ; 971 (67)          ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2                                                                                                                                                                                                                                                                                                                 ; HighPassFilter                                              ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div0                                                                                                                                                                                                                                                                                                 ; lpm_divide                                                  ; work         ;
;          |lpm_divide_n0p:auto_generated|                                                                                                ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div0|lpm_divide_n0p:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_n0p                                              ; work         ;
;             |abs_divider_ibg:divider|                                                                                                   ; 216 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div0|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider                                                                                                                                                                                                                                           ; abs_divider_ibg                                             ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div0|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|alt_u_div_27f:divider                                                                                                                                                                                                                     ; alt_u_div_27f                                               ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div0|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                    ; lpm_abs_i0a                                                 ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 236 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div1                                                                                                                                                                                                                                                                                                 ; lpm_divide                                                  ; work         ;
;          |lpm_divide_n0p:auto_generated|                                                                                                ; 236 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div1|lpm_divide_n0p:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_n0p                                              ; work         ;
;             |abs_divider_ibg:divider|                                                                                                   ; 236 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div1|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider                                                                                                                                                                                                                                           ; abs_divider_ibg                                             ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 174 (174)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div1|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|alt_u_div_27f:divider                                                                                                                                                                                                                     ; alt_u_div_27f                                               ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div1|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                    ; lpm_abs_i0a                                                 ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div2                                                                                                                                                                                                                                                                                                 ; lpm_divide                                                  ; work         ;
;          |lpm_divide_n0p:auto_generated|                                                                                                ; 216 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div2|lpm_divide_n0p:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_n0p                                              ; work         ;
;             |abs_divider_ibg:divider|                                                                                                   ; 216 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div2|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider                                                                                                                                                                                                                                           ; abs_divider_ibg                                             ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 163 (163)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div2|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|alt_u_div_27f:divider                                                                                                                                                                                                                     ; alt_u_div_27f                                               ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div2|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                    ; lpm_abs_i0a                                                 ; work         ;
;       |lpm_divide:Div3|                                                                                                                 ; 236 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div3                                                                                                                                                                                                                                                                                                 ; lpm_divide                                                  ; work         ;
;          |lpm_divide_n0p:auto_generated|                                                                                                ; 236 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div3|lpm_divide_n0p:auto_generated                                                                                                                                                                                                                                                                   ; lpm_divide_n0p                                              ; work         ;
;             |abs_divider_ibg:divider|                                                                                                   ; 236 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div3|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider                                                                                                                                                                                                                                           ; abs_divider_ibg                                             ; work         ;
;                |alt_u_div_27f:divider|                                                                                                  ; 174 (174)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div3|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|alt_u_div_27f:divider                                                                                                                                                                                                                     ; alt_u_div_27f                                               ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|HighPassFilter:myHighPass2|lpm_divide:Div3|lpm_divide_n0p:auto_generated|abs_divider_ibg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                    ; lpm_abs_i0a                                                 ; work         ;
;    |LowPassFilter:lowPassFilter|                                                                                                        ; 1053 (58)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter                                                                                                                                                                                                                                                                                                                ; LowPassFilter                                               ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 247 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div0                                                                                                                                                                                                                                                                                                ; lpm_divide                                                  ; work         ;
;          |lpm_divide_p0p:auto_generated|                                                                                                ; 247 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div0|lpm_divide_p0p:auto_generated                                                                                                                                                                                                                                                                  ; lpm_divide_p0p                                              ; work         ;
;             |abs_divider_kbg:divider|                                                                                                   ; 247 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div0|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                                                                                                                                                                                                                                          ; abs_divider_kbg                                             ; work         ;
;                |alt_u_div_67f:divider|                                                                                                  ; 197 (197)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div0|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider                                                                                                                                                                                                                    ; alt_u_div_67f                                               ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div0|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                   ; lpm_abs_i0a                                                 ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 248 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div1                                                                                                                                                                                                                                                                                                ; lpm_divide                                                  ; work         ;
;          |lpm_divide_p0p:auto_generated|                                                                                                ; 248 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div1|lpm_divide_p0p:auto_generated                                                                                                                                                                                                                                                                  ; lpm_divide_p0p                                              ; work         ;
;             |abs_divider_kbg:divider|                                                                                                   ; 248 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                                                                                                                                                                                                                                          ; abs_divider_kbg                                             ; work         ;
;                |alt_u_div_67f:divider|                                                                                                  ; 197 (197)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider                                                                                                                                                                                                                    ; alt_u_div_67f                                               ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div1|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                   ; lpm_abs_i0a                                                 ; work         ;
;       |lpm_divide:Div2|                                                                                                                 ; 247 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div2                                                                                                                                                                                                                                                                                                ; lpm_divide                                                  ; work         ;
;          |lpm_divide_p0p:auto_generated|                                                                                                ; 247 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div2|lpm_divide_p0p:auto_generated                                                                                                                                                                                                                                                                  ; lpm_divide_p0p                                              ; work         ;
;             |abs_divider_kbg:divider|                                                                                                   ; 247 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                                                                                                                                                                                                                                          ; abs_divider_kbg                                             ; work         ;
;                |alt_u_div_67f:divider|                                                                                                  ; 197 (197)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider                                                                                                                                                                                                                    ; alt_u_div_67f                                               ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div2|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                   ; lpm_abs_i0a                                                 ; work         ;
;       |lpm_divide:Div3|                                                                                                                 ; 253 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div3                                                                                                                                                                                                                                                                                                ; lpm_divide                                                  ; work         ;
;          |lpm_divide_p0p:auto_generated|                                                                                                ; 253 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div3|lpm_divide_p0p:auto_generated                                                                                                                                                                                                                                                                  ; lpm_divide_p0p                                              ; work         ;
;             |abs_divider_kbg:divider|                                                                                                   ; 253 (32)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div3|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider                                                                                                                                                                                                                                          ; abs_divider_kbg                                             ; work         ;
;                |alt_u_div_67f:divider|                                                                                                  ; 197 (197)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div3|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|alt_u_div_67f:divider                                                                                                                                                                                                                    ; alt_u_div_67f                                               ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                                                                 ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|LowPassFilter:lowPassFilter|lpm_divide:Div3|lpm_divide_p0p:auto_generated|abs_divider_kbg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                   ; lpm_abs_i0a                                                 ; work         ;
;    |Visualizer:myVisual1|                                                                                                               ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|Visualizer:myVisual1                                                                                                                                                                                                                                                                                                                       ; Visualizer                                                  ; work         ;
;    |output7Seg:i2cError7|                                                                                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|output7Seg:i2cError7                                                                                                                                                                                                                                                                                                                       ; output7Seg                                                  ; work         ;
;    |output7Seg:my7|                                                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|output7Seg:my7                                                                                                                                                                                                                                                                                                                             ; output7Seg                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                     ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                 ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                                 ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                     ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                           ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (82)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                                ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                                  ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                              ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 318 (2)           ; 367 (2)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                               ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 316 (0)           ; 365 (0)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                          ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 316 (88)          ; 365 (134)    ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                         ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                                    ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                                  ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                                                  ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                                                     ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                                                     ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                                  ; work         ;
;                |altsyncram_mt14:auto_generated|                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mt14:auto_generated                                                                                                                                                 ; altsyncram_mt14                                             ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                                ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                                ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                               ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 82 (82)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                          ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                             ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                                ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                           ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                                ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                    ; sld_ela_trigger_flow_sel                                    ; work         ;
;                   |sld_ela_trigger_flow_sel_ci41:auto_generated|                                                                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ci41:auto_generated                                                                                       ; sld_ela_trigger_flow_sel_ci41                               ; work         ;
;                      |sld_reserved_AudioOutputTest_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                                            ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ci41:auto_generated|sld_reserved_AudioOutputTest_auto_signaltap_0_flow_mgr_c90c:mgl_prim1                 ; sld_reserved_AudioOutputTest_auto_signaltap_0_flow_mgr_c90c ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 68 (5)            ; 59 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                                      ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                                 ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                                                    ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                                 ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                                                    ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 4 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                                                    ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                                ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                                ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                                ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                                  ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated|ALTSYNCRAM                                                                                                    ; AUTO ; Single Port      ; 32768        ; 32           ; --           ; --           ; 1048576 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mt14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 1            ; 1024         ; 1            ; 1024    ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AudioOutputTest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AudioOutputTest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AudioOutputTest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AudioOutputTest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                        ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AudioOutputTest|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                          ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |AudioOutputTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ci41:auto_generated|sld_reserved_AudioOutputTest_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                 ;
; Altera ; RAM: 1-PORT  ; 16.0    ; N/A          ; N/A          ; |AudioOutputTest|Echo:myEcho1|Rambo:myRam                                                                                                                                                                                                                                                                                                   ; Rambo.v         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |AudioOutputTest|Echo:myEcho1|s                                                          ;
+----------+-------+--------+----------+----------+----------+--------+--------+--------+--------+---------+
; Name     ; s.BAD ; s.DONE ; s.STASH2 ; s.STASH1 ; s.STASH0 ; s.GET2 ; s.GET1 ; s.GET0 ; s.WAIT ; s.START ;
+----------+-------+--------+----------+----------+----------+--------+--------+--------+--------+---------+
; s.START  ; 0     ; 0      ; 0        ; 0        ; 0        ; 0      ; 0      ; 0      ; 0      ; 0       ;
; s.WAIT   ; 0     ; 0      ; 0        ; 0        ; 0        ; 0      ; 0      ; 0      ; 1      ; 1       ;
; s.GET0   ; 0     ; 0      ; 0        ; 0        ; 0        ; 0      ; 0      ; 1      ; 0      ; 1       ;
; s.GET1   ; 0     ; 0      ; 0        ; 0        ; 0        ; 0      ; 1      ; 0      ; 0      ; 1       ;
; s.GET2   ; 0     ; 0      ; 0        ; 0        ; 0        ; 1      ; 0      ; 0      ; 0      ; 1       ;
; s.STASH0 ; 0     ; 0      ; 0        ; 0        ; 1        ; 0      ; 0      ; 0      ; 0      ; 1       ;
; s.STASH1 ; 0     ; 0      ; 0        ; 1        ; 0        ; 0      ; 0      ; 0      ; 0      ; 1       ;
; s.STASH2 ; 0     ; 0      ; 1        ; 0        ; 0        ; 0      ; 0      ; 0      ; 0      ; 1       ;
; s.DONE   ; 0     ; 1      ; 0        ; 0        ; 0        ; 0      ; 0      ; 0      ; 0      ; 1       ;
; s.BAD    ; 1     ; 0      ; 0        ; 0        ; 0        ; 0      ; 0      ; 0      ; 0      ; 1       ;
+----------+-------+--------+----------+----------+----------+--------+--------+--------+--------+---------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |AudioOutputTest|AudioADC:myADC|s    ;
+---------+--------+--------+--------+---------+-------+
; Name    ; s.DONE ; s.BITS ; s.WAIT ; s.START ; s.BAD ;
+---------+--------+--------+--------+---------+-------+
; s.START ; 0      ; 0      ; 0      ; 0       ; 0     ;
; s.WAIT  ; 0      ; 0      ; 1      ; 1       ; 0     ;
; s.BITS  ; 0      ; 1      ; 0      ; 1       ; 0     ;
; s.DONE  ; 1      ; 0      ; 0      ; 1       ; 0     ;
; s.BAD   ; 0      ; 0      ; 0      ; 1       ; 1     ;
+---------+--------+--------+--------+---------+-------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |AudioOutputTest|AudioDAC:myDAC|s    ;
+---------+--------+--------+--------+---------+-------+
; Name    ; s.DONE ; s.BITS ; s.WAIT ; s.START ; s.BAD ;
+---------+--------+--------+--------+---------+-------+
; s.START ; 0      ; 0      ; 0      ; 0       ; 0     ;
; s.WAIT  ; 0      ; 0      ; 1      ; 1       ; 0     ;
; s.BITS  ; 0      ; 1      ; 0      ; 1       ; 0     ;
; s.DONE  ; 1      ; 0      ; 0      ; 1       ; 0     ;
; s.BAD   ; 0      ; 0      ; 0      ; 1       ; 1     ;
+---------+--------+--------+--------+---------+-------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |AudioOutputTest|AudioInit:myAudioInit|i2c:myI2c|errorReg                                                     ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; errorReg.0101 ; errorReg.0100 ; errorReg.0011 ; errorReg.0010 ; errorReg.0001 ; errorReg.0000 ; errorReg.1111 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; errorReg.0000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; errorReg.0001 ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ; 0             ;
; errorReg.0010 ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ; 0             ;
; errorReg.0011 ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ; 0             ;
; errorReg.0100 ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ; 0             ;
; errorReg.0101 ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ;
; errorReg.1111 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+-----------------------------------------------+----------------------------------------------+
; Register name                                 ; Reason for Removal                           ;
+-----------------------------------------------+----------------------------------------------+
; AudioInit:myAudioInit|REGISTERS[5][0]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|doneInit                ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[0][8]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[0][7]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[0][6]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[0][5]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[0][4]              ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[0][3]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[0][2]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[0][1]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[0][0]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[1][8]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[1][7]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[1][6]              ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[1][5]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[1][4]              ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[1][3]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[1][2]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[1][1]              ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[1][0]              ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[2][8]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[2][7]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[2][6]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[2][5]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[2][4]              ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[2][3]              ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[2][2]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[2][1]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[2][0]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[3][8]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[3][7]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[3][6]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[3][5]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[3][4]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[3][3]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[3][2]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[3][1]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[3][0]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[4][8]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[4][7]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[4][6]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[4][5]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[4][4]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[4][3]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[4][2]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[4][1]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[4][0]              ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[5][8]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[5][7]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[5][6]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[5][5]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[5][4]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[5][3]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[5][2]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[5][1]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|DATA[5][0]              ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[0][6]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[0][5]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[0][4]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[0][3]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[0][2]         ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[0][1]         ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[0][0]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[1][6]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[1][5]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[1][4]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[1][3]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[1][2]         ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[1][1]         ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[1][0]         ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[2][6]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[2][5]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[2][4]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[2][3]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[2][2]         ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[2][1]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[2][0]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[3][6]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[3][5]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[3][4]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[3][3]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[3][2]         ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[3][1]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[3][0]         ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[4][6]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[4][5]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[4][4]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[4][3]         ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[4][2]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[4][1]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[4][0]         ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[5][6]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[5][5]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[5][4]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[5][3]         ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[5][2]         ; Stuck at VCC due to stuck port data_in       ;
; AudioInit:myAudioInit|REGISTERS[5][1]         ; Stuck at VCC due to stuck port data_in       ;
; s[3]                                          ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|i2cRegister[4..6]       ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|i2cData[2,5,7,8]        ; Stuck at GND due to stuck port data_in       ;
; Echo:myEcho1|s~4                              ; Lost fanout                                  ;
; Echo:myEcho1|s~5                              ; Lost fanout                                  ;
; Echo:myEcho1|s~6                              ; Lost fanout                                  ;
; Echo:myEcho1|s~7                              ; Lost fanout                                  ;
; AudioADC:myADC|s~4                            ; Lost fanout                                  ;
; AudioADC:myADC|s~5                            ; Lost fanout                                  ;
; AudioADC:myADC|s~7                            ; Lost fanout                                  ;
; AudioDAC:myDAC|s~4                            ; Lost fanout                                  ;
; AudioDAC:myDAC|s~5                            ; Lost fanout                                  ;
; AudioDAC:myDAC|s~7                            ; Lost fanout                                  ;
; AudioInit:myAudioInit|i2c:myI2c|errorReg~8    ; Lost fanout                                  ;
; AudioInit:myAudioInit|i2c:myI2c|errorReg~9    ; Lost fanout                                  ;
; AudioInit:myAudioInit|i2c:myI2c|errorReg~10   ; Lost fanout                                  ;
; AudioADC:myADC|s.BAD                          ; Lost fanout                                  ;
; AudioDAC:myDAC|s.BAD                          ; Lost fanout                                  ;
; AudioInit:myAudioInit|i2c:myI2c|errorReg.0001 ; Lost fanout                                  ;
; AudioDAC:myDAC|s.START                        ; Merged with AudioADC:myADC|s.START           ;
; AudioInit:myAudioInit|i2cData[6]              ; Merged with AudioInit:myAudioInit|i2cData[1] ;
; Echo:myEcho1|s.BAD                            ; Stuck at GND due to stuck port data_in       ;
; AudioInit:myAudioInit|currentInit[3]          ; Stuck at GND due to stuck port data_in       ;
; Total Number of Removed Registers = 125       ;                                              ;
+-----------------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                ;
+---------------------------------------+---------------------------+----------------------------------------+
; Register name                         ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------------------+---------------------------+----------------------------------------+
; AudioInit:myAudioInit|DATA[0][8]      ; Stuck at GND              ; AudioInit:myAudioInit|i2cData[8]       ;
;                                       ; due to stuck port data_in ;                                        ;
; AudioInit:myAudioInit|DATA[0][7]      ; Stuck at GND              ; AudioInit:myAudioInit|i2cData[7]       ;
;                                       ; due to stuck port data_in ;                                        ;
; AudioInit:myAudioInit|DATA[0][5]      ; Stuck at GND              ; AudioInit:myAudioInit|i2cData[5]       ;
;                                       ; due to stuck port data_in ;                                        ;
; AudioInit:myAudioInit|DATA[0][2]      ; Stuck at GND              ; AudioInit:myAudioInit|i2cData[2]       ;
;                                       ; due to stuck port data_in ;                                        ;
; AudioInit:myAudioInit|REGISTERS[0][6] ; Stuck at GND              ; AudioInit:myAudioInit|i2cRegister[6]   ;
;                                       ; due to stuck port data_in ;                                        ;
; AudioInit:myAudioInit|REGISTERS[0][5] ; Stuck at GND              ; AudioInit:myAudioInit|i2cRegister[5]   ;
;                                       ; due to stuck port data_in ;                                        ;
; AudioInit:myAudioInit|REGISTERS[0][4] ; Stuck at GND              ; AudioInit:myAudioInit|i2cRegister[4]   ;
;                                       ; due to stuck port data_in ;                                        ;
+---------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1091  ;
; Number of registers using Synchronous Clear  ; 245   ;
; Number of registers using Synchronous Load   ; 74    ;
; Number of registers using Asynchronous Clear ; 505   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 788   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AudioDAC:myDAC|countDACBits[1]                                                                                                                                                                                                                                                                                                  ; 10      ;
; AudioDAC:myDAC|countDACBits[0]                                                                                                                                                                                                                                                                                                  ; 9       ;
; AudioDAC:myDAC|countDACBits[3]                                                                                                                                                                                                                                                                                                  ; 10      ;
; AudioDAC:myDAC|countDACBits[2]                                                                                                                                                                                                                                                                                                  ; 9       ;
; AudioDAC:myDAC|countDACBits[4]                                                                                                                                                                                                                                                                                                  ; 4       ;
; AudioADC:myADC|countADCBits[4]                                                                                                                                                                                                                                                                                                  ; 7       ;
; AudioADC:myADC|countADCBits[3]                                                                                                                                                                                                                                                                                                  ; 7       ;
; AudioADC:myADC|countADCBits[0]                                                                                                                                                                                                                                                                                                  ; 10      ;
; AudioADC:myADC|countADCBits[1]                                                                                                                                                                                                                                                                                                  ; 10      ;
; AudioADC:myADC|countADCBits[2]                                                                                                                                                                                                                                                                                                  ; 10      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AudioOutputTest|audioClkCounter[6]                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AudioOutputTest|Debouncer:sw1D|counter[11]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AudioOutputTest|Debouncer:sw2D|counter[12]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AudioOutputTest|Debouncer:sw3D|counter[13]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AudioOutputTest|Debouncer:sw4D|counter[1]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AudioOutputTest|Debouncer:sw5D|counter[23]                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |AudioOutputTest|Debouncer:sw0D|counter[30]                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |AudioOutputTest|s[1]                                          ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |AudioOutputTest|AudioInit:myAudioInit|initState[0]            ;
; 14:1               ; 15 bits   ; 135 LEs       ; 60 LEs               ; 75 LEs                 ; Yes        ; |AudioOutputTest|AudioInit:myAudioInit|i2cRegister[6]          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioOutputTest|AudioDAC:myDAC|countDACBits[1]                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |AudioOutputTest|AudioADC:myADC|countADCBits[4]                ;
; 16:1               ; 32 bits   ; 320 LEs       ; 96 LEs               ; 224 LEs                ; No         ; |AudioOutputTest|Mux12                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |AudioOutputTest|AudioInit:myAudioInit|i2c:myI2c|errorReg.0000 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |AudioOutputTest|AudioInit:myAudioInit|i2c:myI2c|errorReg.1111 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |AudioOutputTest ;
+---------------------+-------+---------------------------------------------------+
; Parameter Name      ; Value ; Type                                              ;
+---------------------+-------+---------------------------------------------------+
; START               ; 0000  ; Unsigned Binary                                   ;
; INIT                ; 0001  ; Unsigned Binary                                   ;
; WAITBYPASSSWITCHON  ; 0010  ; Unsigned Binary                                   ;
; WAITBYPASSON        ; 0011  ; Unsigned Binary                                   ;
; WAITBYPASSSWITCHOFF ; 0100  ; Unsigned Binary                                   ;
; WAITBYPASSOFF       ; 0101  ; Unsigned Binary                                   ;
; ERRORSTATE          ; 1001  ; Unsigned Binary                                   ;
+---------------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll ;
+----------------+------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                       ;
+----------------+------------+------------------------------------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 73         ; Signed Integer                                                                                             ;
; OUTCLK0_DIV    ; 297        ; Signed Integer                                                                                             ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                                             ;
; OUTCLK1_DIV    ; 1          ; Signed Integer                                                                                             ;
; OUTCLK2_MULT   ; 1          ; Signed Integer                                                                                             ;
; OUTCLK2_DIV    ; 1          ; Signed Integer                                                                                             ;
; PHASE_SHIFT    ; 0          ; Signed Integer                                                                                             ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                                                     ;
+----------------+------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                 ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                              ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                                              ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                              ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                              ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                              ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                              ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                              ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                              ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                              ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                              ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                              ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                                                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                                                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                              ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                              ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                              ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                              ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                              ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                              ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                              ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                              ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                              ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                              ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                              ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                              ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                              ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                              ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                              ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                              ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                                                       ;
; CLK0_MULTIPLY_BY              ; 73                ; Signed Integer                                                                                                       ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                              ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                              ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                              ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                              ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                              ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                              ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                              ;
; CLK2_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                                                                                       ;
; CLK0_DIVIDE_BY                ; 297               ; Signed Integer                                                                                                       ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK1_PHASE_SHIFT              ; 0                 ; Signed Integer                                                                                                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                              ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                              ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                              ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                              ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                              ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                              ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                              ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                              ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                              ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                              ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                              ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                              ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                              ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                              ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                              ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                              ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                              ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                              ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                              ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                              ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                              ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                              ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                              ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                              ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                              ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                              ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                              ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                              ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                              ;
; M                             ; 0                 ; Untyped                                                                                                              ;
; N                             ; 1                 ; Untyped                                                                                                              ;
; M2                            ; 1                 ; Untyped                                                                                                              ;
; N2                            ; 1                 ; Untyped                                                                                                              ;
; SS                            ; 1                 ; Untyped                                                                                                              ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                              ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                              ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                              ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; C0_PH                         ; 0                 ; Untyped                                                                                                              ;
; C1_PH                         ; 0                 ; Untyped                                                                                                              ;
; C2_PH                         ; 0                 ; Untyped                                                                                                              ;
; C3_PH                         ; 0                 ; Untyped                                                                                                              ;
; C4_PH                         ; 0                 ; Untyped                                                                                                              ;
; C5_PH                         ; 0                 ; Untyped                                                                                                              ;
; C6_PH                         ; 0                 ; Untyped                                                                                                              ;
; C7_PH                         ; 0                 ; Untyped                                                                                                              ;
; C8_PH                         ; 0                 ; Untyped                                                                                                              ;
; C9_PH                         ; 0                 ; Untyped                                                                                                              ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                              ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                              ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                              ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                              ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                              ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                              ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                              ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                              ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                              ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                              ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                              ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                              ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                              ;
; L0_PH                         ; 0                 ; Untyped                                                                                                              ;
; L1_PH                         ; 0                 ; Untyped                                                                                                              ;
; G0_PH                         ; 0                 ; Untyped                                                                                                              ;
; G1_PH                         ; 0                 ; Untyped                                                                                                              ;
; G2_PH                         ; 0                 ; Untyped                                                                                                              ;
; G3_PH                         ; 0                 ; Untyped                                                                                                              ;
; E0_PH                         ; 0                 ; Untyped                                                                                                              ;
; E1_PH                         ; 0                 ; Untyped                                                                                                              ;
; E2_PH                         ; 0                 ; Untyped                                                                                                              ;
; E3_PH                         ; 0                 ; Untyped                                                                                                              ;
; M_PH                          ; 0                 ; Untyped                                                                                                              ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                              ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                              ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                              ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                              ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                              ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                              ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                              ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                              ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                              ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                              ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                              ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                              ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                              ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                              ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                              ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                              ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                              ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                              ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                              ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                              ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                              ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                              ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                              ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                              ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                              ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                                              ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                              ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                              ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                              ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                              ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                                              ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                              ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                              ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                              ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                              ;
; CBXI_PARAMETER                ; altpll_dkb2       ; Untyped                                                                                                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                              ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                              ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                       ;
+-------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioInit:myAudioInit ;
+----------------+---------+-----------------------------------------+
; Parameter Name ; Value   ; Type                                    ;
+----------------+---------+-----------------------------------------+
; ADDRESS        ; 0011010 ; Unsigned Binary                         ;
+----------------+---------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioDAC:myDAC ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; START          ; 0000  ; Unsigned Binary                    ;
; WAIT           ; 0001  ; Unsigned Binary                    ;
; BITS           ; 0010  ; Unsigned Binary                    ;
; DONE           ; 0011  ; Unsigned Binary                    ;
; BAD            ; 0100  ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AudioADC:myADC ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; START          ; 0000  ; Unsigned Binary                    ;
; WAIT           ; 0001  ; Unsigned Binary                    ;
; BITS           ; 0010  ; Unsigned Binary                    ;
; DONE           ; 0011  ; Unsigned Binary                    ;
; BAD            ; 0100  ; Unsigned Binary                    ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:myEcho1           ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; START          ; 0000                             ; Unsigned Binary ;
; WAIT           ; 0001                             ; Unsigned Binary ;
; GET0           ; 0010                             ; Unsigned Binary ;
; GET1           ; 0011                             ; Unsigned Binary ;
; GET2           ; 0100                             ; Unsigned Binary ;
; STASH0         ; 0101                             ; Unsigned Binary ;
; STASH1         ; 0110                             ; Unsigned Binary ;
; STASH2         ; 0111                             ; Unsigned Binary ;
; DONE           ; 1000                             ; Unsigned Binary ;
; BAD            ; 1001                             ; Unsigned Binary ;
; ECHOMAIN       ; 00000000000000000000000000000001 ; Unsigned Binary ;
; ECHOECHO       ; 00000000000000000000000000000001 ; Unsigned Binary ;
; ECHOBOTTOM     ; 00000000000000000000000000000001 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                            ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_qkf1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                ;
+-------------------------------------------------+-------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                       ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                               ; String         ;
; sld_node_info                                   ; 805334528                                                   ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                             ; String         ;
; SLD_IP_VERSION                                  ; 6                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                           ; Signed Integer ;
; sld_data_bits                                   ; 1                                                           ; Untyped        ;
; sld_trigger_bits                                ; 1                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                          ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                       ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                       ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                           ; Untyped        ;
; sld_sample_depth                                ; 1024                                                        ; Untyped        ;
; sld_segment_size                                ; 1024                                                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                        ; Untyped        ;
; sld_state_bits                                  ; 2                                                           ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                           ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                           ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                           ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                           ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                           ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                           ; Untyped        ;
; sld_ram_pipeline                                ; 2                                                           ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                        ; String         ;
; sld_inversion_mask_length                       ; 17                                                          ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000                                           ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                           ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_AudioOutputTest_auto_signaltap_0_flow_mgr_c90c ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                           ; Untyped        ;
; sld_current_resource_width                      ; 0                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                         ; Untyped        ;
; sld_storage_qualifier_bits                      ; 1                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                           ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                           ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                           ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LowPassFilter:lowPassFilter|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                            ;
; LPM_WIDTHD             ; 5              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HighPassFilter:highPassFilter|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                              ;
; LPM_WIDTHD             ; 3              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_n0p ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HighPassFilter:highPassFilter|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                              ;
; LPM_WIDTHD             ; 3              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_n0p ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LowPassFilter:lowPassFilter|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                            ;
; LPM_WIDTHD             ; 5              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HighPassFilter:myHighPass2|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_n0p ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HighPassFilter:myHighPass2|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_n0p ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HighPassFilter:highPassFilter|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                              ;
; LPM_WIDTHD             ; 3              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_n0p ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HighPassFilter:highPassFilter|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                              ;
; LPM_WIDTHD             ; 3              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_n0p ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LowPassFilter:lowPassFilter|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                            ;
; LPM_WIDTHD             ; 5              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: LowPassFilter:lowPassFilter|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                               ;
+------------------------+----------------+----------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                            ;
; LPM_WIDTHD             ; 5              ; Untyped                                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                            ;
; LPM_PIPELINE           ; 0              ; Untyped                                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                            ;
; CBXI_PARAMETER         ; lpm_divide_p0p ; Untyped                                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                     ;
+------------------------+----------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HighPassFilter:myHighPass2|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_n0p ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HighPassFilter:myHighPass2|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------+
; Parameter Name         ; Value          ; Type                                              ;
+------------------------+----------------+---------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                           ;
; LPM_WIDTHD             ; 3              ; Untyped                                           ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                           ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                           ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                           ;
; CBXI_PARAMETER         ; lpm_divide_n0p ; Untyped                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                    ;
+------------------------+----------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                       ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                                           ;
; Entity Instance               ; AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                      ;
;     -- PLL_TYPE               ; FAST                                                                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                           ;
+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                     ;
+-------------------------------------------+----------------------------------------------------------+
; Name                                      ; Value                                                    ;
+-------------------------------------------+----------------------------------------------------------+
; Number of entity instances                ; 1                                                        ;
; Entity Instance                           ; Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                              ;
;     -- WIDTH_A                            ; 32                                                       ;
;     -- NUMWORDS_A                         ; 32768                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                   ;
;     -- WIDTH_B                            ; 1                                                        ;
;     -- NUMWORDS_B                         ; 1                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                ;
+-------------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioADC:myADC"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioDAC:myDAC"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "AudioInit:myAudioInit|i2c:myI2c" ;
+---------------+-------+----------+--------------------------+
; Port          ; Type  ; Severity ; Details                  ;
+---------------+-------+----------+--------------------------+
; address[4..3] ; Input ; Info     ; Stuck at VCC             ;
; address[6..5] ; Input ; Info     ; Stuck at GND             ;
; address[2]    ; Input ; Info     ; Stuck at GND             ;
; address[1]    ; Input ; Info     ; Stuck at VCC             ;
; address[0]    ; Input ; Info     ; Stuck at GND             ;
; rw            ; Input ; Info     ; Stuck at GND             ;
+---------------+-------+----------+--------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "AudioInit:myAudioInit"      ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; manualRegister[6..3] ; Input ; Info     ; Stuck at GND ;
; manualRegister[1..0] ; Input ; Info     ; Stuck at GND ;
; manualData[8..5]     ; Input ; Info     ; Stuck at GND ;
; manualData[2..0]     ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------------+
; outclk1 ; Output ; Info     ; Explicitly unconnected                                                                    ;
; outclk2 ; Output ; Info     ; Explicitly unconnected                                                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "AudioClocker:myAudioClocker"                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_source_reset ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 1                ; 1024         ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 48                          ;
; cycloneiii_ff         ; 634                         ;
;     CLR               ; 47                          ;
;     ENA               ; 197                         ;
;     ENA CLR           ; 105                         ;
;     ENA CLR SCLR      ; 192                         ;
;     ENA CLR SLD       ; 10                          ;
;     ENA SCLR          ; 5                           ;
;     ENA SLD           ; 2                           ;
;     plain             ; 76                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 3911                        ;
;     arith             ; 1421                        ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 571                         ;
;         3 data inputs ; 824                         ;
;     normal            ; 2490                        ;
;         0 data inputs ; 189                         ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 803                         ;
;         3 data inputs ; 323                         ;
;         4 data inputs ; 1149                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 101.20                      ;
; Average LUT depth     ; 58.44                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; AUD_BCLK             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_BCLK                            ; N/A     ;
; AUD_BCLK             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_BCLK                            ; N/A     ;
; clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Dec 14 19:35:50 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AudioOutputTest -c AudioOutputTest
Info (20032): Parallel compilation is enabled and will use up to 3 processors
Info (12021): Found 1 design units, including 1 entities, in source file audioclocker/synthesis/audioclocker.v
    Info (12023): Found entity 1: AudioClocker File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/AudioClocker.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file audioclocker/synthesis/audioclocker.v
    Info (12023): Found entity 1: AudioClocker File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/AudioClocker.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file audioclocker/synthesis/submodules/audioclocker_audio_pll_0.v
    Info (12023): Found entity 1: AudioClocker_audio_pll_0 File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/AudioClocker_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audioclocker/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audioclocker/synthesis/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file audiooutputtest.v
    Info (12023): Found entity 1: AudioOutputTest File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file i2c.v
    Info (12023): Found entity 1: i2c File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/i2c.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file output7seg.v
    Info (12023): Found entity 1: output7Seg File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output7Seg.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: Debouncer File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file audioinit.v
    Info (12023): Found entity 1: AudioInit File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioInit.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file audiodac.v
    Info (12023): Found entity 1: AudioDAC File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioDac.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file audioadc.v
    Info (12023): Found entity 1: AudioADC File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioADC.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file output_files/visualizer.v
    Info (12023): Found entity 1: Visualizer File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Visualizer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file output_files/echo.v
    Info (12023): Found entity 1: Echo File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Echo.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rambo.v
    Info (12023): Found entity 1: Rambo File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Rambo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lowpassfilter.v
    Info (12023): Found entity 1: LowPassFilter File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file highpassfilter.v
    Info (12023): Found entity 1: HighPassFilter File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v Line: 4
Info (12127): Elaborating entity "AudioOutputTest" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at AudioOutputTest.v(272): all case item expressions in this case statement are onehot File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v Line: 272
Info (12128): Elaborating entity "AudioClocker" for hierarchy "AudioClocker:myAudioClocker" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v Line: 42
Info (12128): Elaborating entity "AudioClocker_audio_pll_0" for hierarchy "AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/AudioClocker.v Line: 18
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/AudioClocker_audio_pll_0.v Line: 34
Info (12128): Elaborating entity "altpll" for hierarchy "AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "297"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "73"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dkb2.tdf
    Info (12023): Found entity 1: altpll_dkb2 File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altpll_dkb2.tdf Line: 26
Info (12128): Elaborating entity "altpll_dkb2" for hierarchy "AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards|altpll_dkb2:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/AudioClocker_audio_pll_0.v Line: 39
Info (12128): Elaborating entity "Debouncer" for hierarchy "Debouncer:sw0D" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v Line: 70
Info (12128): Elaborating entity "AudioInit" for hierarchy "AudioInit:myAudioInit" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v Line: 166
Info (12128): Elaborating entity "i2c" for hierarchy "AudioInit:myAudioInit|i2c:myI2c" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioInit.v Line: 48
Info (12128): Elaborating entity "AudioDAC" for hierarchy "AudioDAC:myDAC" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v Line: 188
Info (10264): Verilog HDL Case Statement information at AudioDac.v(43): all case item expressions in this case statement are onehot File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioDac.v Line: 43
Info (12128): Elaborating entity "AudioADC" for hierarchy "AudioADC:myADC" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v Line: 201
Info (10264): Verilog HDL Case Statement information at AudioADC.v(46): all case item expressions in this case statement are onehot File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioADC.v Line: 46
Info (12128): Elaborating entity "Visualizer" for hierarchy "Visualizer:myVisual1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v Line: 210
Warning (10230): Verilog HDL assignment warning at Visualizer.v(23): truncated value with size 32 to match size of target (16) File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Visualizer.v Line: 23
Info (12128): Elaborating entity "Echo" for hierarchy "Echo:myEcho1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v Line: 223
Warning (10036): Verilog HDL or VHDL warning at Echo.v(176): object "leftAudio" assigned a value but never read File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Echo.v Line: 176
Warning (10036): Verilog HDL or VHDL warning at Echo.v(180): object "rightAudio" assigned a value but never read File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Echo.v Line: 180
Info (10264): Verilog HDL Case Statement information at Echo.v(62): all case item expressions in this case statement are onehot File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Echo.v Line: 62
Info (12128): Elaborating entity "Rambo" for hierarchy "Echo:myEcho1|Rambo:myRam" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/Echo.v Line: 30
Info (12128): Elaborating entity "altsyncram" for hierarchy "Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Rambo.v Line: 86
Info (12130): Elaborated megafunction instantiation "Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Rambo.v Line: 86
Info (12133): Instantiated megafunction "Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Rambo.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qkf1.tdf
    Info (12023): Found entity 1: altsyncram_qkf1 File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altsyncram_qkf1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_qkf1" for hierarchy "Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/decode_msa.tdf Line: 23
Info (12128): Elaborating entity "decode_msa" for hierarchy "Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated|decode_msa:decode3" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altsyncram_qkf1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/decode_f8a.tdf Line: 23
Info (12128): Elaborating entity "decode_f8a" for hierarchy "Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated|decode_f8a:rden_decode" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altsyncram_qkf1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_job.tdf
    Info (12023): Found entity 1: mux_job File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/mux_job.tdf Line: 23
Info (12128): Elaborating entity "mux_job" for hierarchy "Echo:myEcho1|Rambo:myRam|altsyncram:altsyncram_component|altsyncram_qkf1:auto_generated|mux_job:mux2" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altsyncram_qkf1.tdf Line: 47
Info (12128): Elaborating entity "LowPassFilter" for hierarchy "LowPassFilter:lowPassFilter" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v Line: 235
Info (12128): Elaborating entity "HighPassFilter" for hierarchy "HighPassFilter:highPassFilter" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v Line: 247
Info (12128): Elaborating entity "output7Seg" for hierarchy "output7Seg:my7" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioOutputTest.v Line: 447
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/AudioClocker/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_ci41.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_ci41 File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/sld_ela_trigger_flow_sel_ci41.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_audiooutputtest_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_AudioOutputTest_auto_signaltap_0_flow_mgr_c90c File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/sld_reserved_audiooutputtest_auto_signaltap_0_flow_mgr_c90c.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mt14.tdf
    Info (12023): Found entity 1: altsyncram_mt14 File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altsyncram_mt14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.12.14.19:36:13 Progress: Loading sld00c3b5c4/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld00c3b5c4/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/ip/sld00c3b5c4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 12 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LowPassFilter:lowPassFilter|Div2" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HighPassFilter:highPassFilter|Div3" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HighPassFilter:highPassFilter|Div2" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LowPassFilter:lowPassFilter|Div3" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v Line: 36
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HighPassFilter:myHighPass2|Div3" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HighPassFilter:myHighPass2|Div2" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v Line: 39
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HighPassFilter:highPassFilter|Div1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HighPassFilter:highPassFilter|Div0" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LowPassFilter:lowPassFilter|Div0" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "LowPassFilter:lowPassFilter|Div1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HighPassFilter:myHighPass2|Div1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v Line: 38
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "HighPassFilter:myHighPass2|Div0" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v Line: 38
Info (12130): Elaborated megafunction instantiation "LowPassFilter:lowPassFilter|lpm_divide:Div2" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v Line: 36
Info (12133): Instantiated megafunction "LowPassFilter:lowPassFilter|lpm_divide:Div2" with the following parameter: File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/LowPassFilter.v Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf
    Info (12023): Found entity 1: lpm_divide_p0p File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_divide_p0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/abs_divider_kbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/alt_u_div_67f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/add_sub_8pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf
    Info (12023): Found entity 1: lpm_abs_2v9 File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_abs_2v9.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_abs_i0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "HighPassFilter:highPassFilter|lpm_divide:Div3" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v Line: 39
Info (12133): Instantiated megafunction "HighPassFilter:highPassFilter|lpm_divide:Div3" with the following parameter: File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/HighPassFilter.v Line: 39
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n0p.tdf
    Info (12023): Found entity 1: lpm_divide_n0p File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_divide_n0p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf
    Info (12023): Found entity 1: abs_divider_ibg File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/abs_divider_ibg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf
    Info (12023): Found entity 1: alt_u_div_27f File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/alt_u_div_27f.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0v9.tdf
    Info (12023): Found entity 1: lpm_abs_0v9 File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/lpm_abs_0v9.tdf Line: 23
Info (13014): Ignored 192 buffer(s)
    Info (13016): Ignored 192 CARRY_SUM buffer(s)
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Debouncer:sw1D|out" is converted into an equivalent circuit using register "Debouncer:sw1D|out~_emulated" and latch "Debouncer:sw1D|out~1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v Line: 8
    Warning (13310): Register "Debouncer:sw4D|out" is converted into an equivalent circuit using register "Debouncer:sw4D|out~_emulated" and latch "Debouncer:sw4D|out~1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v Line: 8
    Warning (13310): Register "Debouncer:sw5D|out" is converted into an equivalent circuit using register "Debouncer:sw5D|out~_emulated" and latch "Debouncer:sw5D|out~1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v Line: 8
    Warning (13310): Register "Debouncer:sw3D|out" is converted into an equivalent circuit using register "Debouncer:sw3D|out~_emulated" and latch "Debouncer:sw3D|out~1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v Line: 8
    Warning (13310): Register "Debouncer:sw2D|out" is converted into an equivalent circuit using register "Debouncer:sw2D|out~_emulated" and latch "Debouncer:sw2D|out~1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v Line: 8
    Warning (13310): Register "Debouncer:sw1D|lastInp" is converted into an equivalent circuit using register "Debouncer:sw1D|lastInp~_emulated" and latch "Debouncer:sw1D|out~1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v Line: 13
    Warning (13310): Register "Debouncer:sw0D|out" is converted into an equivalent circuit using register "Debouncer:sw0D|out~_emulated" and latch "Debouncer:sw0D|out~1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v Line: 8
    Warning (13310): Register "Debouncer:sw4D|lastInp" is converted into an equivalent circuit using register "Debouncer:sw4D|lastInp~_emulated" and latch "Debouncer:sw4D|out~1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v Line: 13
    Warning (13310): Register "Debouncer:sw5D|lastInp" is converted into an equivalent circuit using register "Debouncer:sw5D|lastInp~_emulated" and latch "Debouncer:sw5D|out~1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v Line: 13
    Warning (13310): Register "Debouncer:sw3D|lastInp" is converted into an equivalent circuit using register "Debouncer:sw3D|lastInp~_emulated" and latch "Debouncer:sw3D|out~1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v Line: 13
    Warning (13310): Register "Debouncer:sw2D|lastInp" is converted into an equivalent circuit using register "Debouncer:sw2D|lastInp~_emulated" and latch "Debouncer:sw2D|out~1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v Line: 13
    Warning (13310): Register "Debouncer:sw0D|lastInp" is converted into an equivalent circuit using register "Debouncer:sw0D|lastInp~_emulated" and latch "Debouncer:sw0D|out~1" File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/Debouncer.v Line: 13
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/AudioOutputTest.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "AudioClocker:myAudioClocker|AudioClocker_audio_pll_0:audio_pll_0|altera_up_altpll:audio_pll|altpll:PLL_for_DE_Series_Boards|altpll_dkb2:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/db/altpll_dkb2.tdf Line: 28
Info (21057): Implemented 4989 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 4806 logic cells
    Info (21064): Implemented 129 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 931 megabytes
    Info: Processing ended: Wed Dec 14 19:36:32 2016
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Austyn Larkin/Desktop/FinalProject/AudioOutputTest/output_files/AudioOutputTest.map.smsg.


