// Seed: 3035605951
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input wand id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri id_8,
    input supply1 id_9,
    input wand id_10,
    input wand id_11,
    input tri0 id_12,
    input tri id_13,
    input wire id_14,
    input tri0 id_15
    , id_36,
    input tri1 id_16,
    output supply0 id_17,
    input wand id_18,
    output wor id_19,
    input supply1 id_20,
    input uwire id_21,
    input supply1 id_22,
    input tri0 id_23,
    input tri0 id_24,
    output supply1 id_25,
    input supply0 id_26,
    output tri1 id_27,
    input tri id_28,
    input supply0 id_29,
    input tri id_30,
    output supply0 id_31,
    input tri0 id_32,
    input tri0 id_33,
    output tri1 id_34
);
  integer id_37;
  wire id_38;
  ;
  assign id_27 = -1;
  logic id_39;
endmodule
module module_1 #(
    parameter id_1 = 32'd76
) (
    input  wor   id_0,
    input  uwire _id_1,
    output wand  id_2,
    output logic id_3
);
  assign id_2 = 1;
  wire id_5;
  reg [(  id_1  ) : -1] id_6, id_7;
  tri1 id_8, id_9;
  always id_6 <= id_5;
  always id_3 <= -1;
  assign id_9 = 1;
  parameter id_10 = 1 - -1;
  wire id_11, id_12, id_13;
  wire id_14;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_13 = 0;
endmodule
