// Seed: 8486641
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  module_2(
      id_4, id_5, id_5
  );
endmodule
module module_1 (
    output wor id_0,
    output tri id_1
);
  tri0 id_3 = 1;
  always @(posedge 1);
  module_0(
      id_3, id_3, id_3, id_3
  );
  genvar id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
