Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Wed May  2 15:53:43 2018
| Host             : c19mademore running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file lab2_power_routed.rpt -pb lab2_power_summary_routed.pb -rpx lab2_power_routed.rpx
| Design           : lab2
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.391        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.252        |
| Device Static (W)        | 0.140        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |       10 |       --- |             --- |
| Slice Logic             |    <0.001 |     1568 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      482 |    133800 |            0.36 |
|   CARRY4                |    <0.001 |       45 |     33450 |            0.13 |
|   Register              |    <0.001 |      845 |    267600 |            0.32 |
|   BUFG                  |    <0.001 |        3 |        32 |            9.38 |
|   LUT as Shift Register |    <0.001 |        1 |     46200 |           <0.01 |
|   Others                |     0.000 |       38 |       --- |             --- |
| Signals                 |     0.002 |     1592 |       --- |             --- |
| Block RAM               |     0.002 |      0.5 |       365 |            0.14 |
| MMCM                    |     0.228 |        2 |        10 |           20.00 |
| DSPs                    |     0.009 |       14 |       740 |            1.89 |
| I/O                     |     0.004 |       18 |       285 |            6.32 |
| Static Power            |     0.140 |          |           |                 |
| Total                   |     0.391 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.052 |       0.021 |      0.031 |
| Vccaux    |       1.800 |     0.157 |       0.127 |      0.031 |
| Vcco33    |       3.300 |     0.006 |       0.001 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------+
| Clock                                                      | Domain                                                                            | Constraint (ns) |
+------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------+
| clk_out1_clk_wiz_0                                         | datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0 |            40.0 |
| clk_out1_clk_wiz_1                                         | datapath/audioWrapper/audiocodec_master_clock/inst/clk_out1_clk_wiz_1             |            81.4 |
| clk_out2_clk_wiz_0                                         | datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0 |             8.0 |
| clk_out2_clk_wiz_1                                         | datapath/audioWrapper/audiocodec_master_clock/inst/clk_out2_clk_wiz_1             |            20.0 |
| clkfbout_clk_wiz_0                                         | datapath/firstLab/video_inst/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_1                                         | datapath/audioWrapper/audiocodec_master_clock/inst/clkfbout_clk_wiz_1             |            10.0 |
| datapath/audioWrapper/audiocodec_master_clock/inst/clk_in1 | clk_IBUF_BUFG                                                                     |            10.0 |
+------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| lab2                                 |     0.252 |
|   control                            |    <0.001 |
|   datapath                           |     0.250 |
|     adCount                          |    <0.001 |
|     audioWrapper                     |     0.124 |
|       audio_inout                    |    <0.001 |
|       audiocodec_master_clock        |     0.123 |
|         inst                         |     0.123 |
|       initialize_audio               |    <0.001 |
|         twi_controller               |    <0.001 |
|     firstLab                         |     0.111 |
|       video_inst                     |     0.111 |
|         Inst_vga                     |    <0.001 |
|           cntH                       |    <0.001 |
|           cntV                       |    <0.001 |
|         inst_dvid                    |     0.001 |
|           TDMS_encoder_blue          |    <0.001 |
|           TDMS_encoder_green         |    <0.001 |
|           TDMS_encoder_red           |    <0.001 |
|         mmcm_adv_inst_display_clocks |     0.107 |
|           inst                       |     0.107 |
|     left_filter_lpf500               |     0.006 |
|     right_filter_lpf500              |     0.006 |
|     signalMem                        |     0.002 |
|   scl_IOBUF_inst                     |     0.000 |
|   sda_IOBUF_inst                     |     0.000 |
+--------------------------------------+-----------+


