Release 14.7 - par P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Apr  4 23:51:56 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   vga/lcd/data_fifo/Mram_mem25_RAMA_O
   vga/lcd/data_fifo/Mram_mem25_RAMC_O
   vga/lcd/data_fifo/Mram_mem25_RAMD_O


