\hypertarget{union__hw__cmt__pps}{}\section{\+\_\+hw\+\_\+cmt\+\_\+pps Union Reference}
\label{union__hw__cmt__pps}\index{\+\_\+hw\+\_\+cmt\+\_\+pps@{\+\_\+hw\+\_\+cmt\+\_\+pps}}


H\+W\+\_\+\+C\+M\+T\+\_\+\+P\+PS -\/ C\+MT Primary Prescaler Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+cmt.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__cmt__pps_1_1__hw__cmt__pps__bitfields}{\+\_\+hw\+\_\+cmt\+\_\+pps\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__cmt__pps_a0d8906a83c6d1bd5c4d98f2798f66e4c}{}\label{union__hw__cmt__pps_a0d8906a83c6d1bd5c4d98f2798f66e4c}

\item 
struct \hyperlink{struct__hw__cmt__pps_1_1__hw__cmt__pps__bitfields}{\+\_\+hw\+\_\+cmt\+\_\+pps\+::\+\_\+hw\+\_\+cmt\+\_\+pps\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__cmt__pps_abb76b9f928e014f2dea95323b838277d}{}\label{union__hw__cmt__pps_abb76b9f928e014f2dea95323b838277d}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+C\+M\+T\+\_\+\+P\+PS -\/ C\+MT Primary Prescaler Register (RW) 

Reset value\+: 0x00U

This register is used to set the Primary Prescaler Divider field (P\+P\+S\+D\+IV). 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+cmt.\+h\end{DoxyCompactItemize}
