================================
Clock Cycle #: 1
--------------------------------
Fetch          : 0000 set R0, #46
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=valid   |
|   REG[ 1]   |   Value=0   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 2
--------------------------------
Decode         : 0000 set R0, #46
Fetch          : 0004 set R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 3
--------------------------------
EXa            : 0000 set R0, #46
Decode         : 0004 set R1, #1
Fetch          : 0008 set R4, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=valid   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 4
--------------------------------
Exb 1          : 0000 set R0, #46
EXa            : 0004 set R1, #1
Decode         : 0008 set R4, #0
Fetch          : 0012 set R5, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 5
--------------------------------
Exb 2          : 0000 set R0, #46
Exb 1          : 0004 set R1, #1
EXa            : 0008 set R4, #0
Decode         : 0012 set R5, #1
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=valid   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 6
--------------------------------
Memory 1       : 0000 set R0, #46
Exb 2          : 0004 set R1, #1
Exb 1          : 0008 set R4, #0
EXa            : 0012 set R5, #1
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 7
--------------------------------
Memory 2       : 0000 set R0, #46
Memory 1       : 0004 set R1, #1
Exb 2          : 0008 set R4, #0
Exb 1          : 0012 set R5, #1
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=valid   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 8
--------------------------------
Memory 3       : 0000 set R0, #46
Memory 2       : 0004 set R1, #1
Memory 1       : 0008 set R4, #0
Exb 2          : 0012 set R5, #1
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 9
--------------------------------
Memory 4       : 0000 set R0, #46
Memory 3       : 0004 set R1, #1
Memory 2       : 0008 set R4, #0
Memory 1       : 0012 set R5, #1
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=0   |   Status=writing   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 10
--------------------------------
Writeback      : 0000 set R0, #46
Memory 4       : 0004 set R1, #1
Memory 3       : 0008 set R4, #0
Memory 2       : 0012 set R5, #1
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=0   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 11
--------------------------------
Writeback      : 0004 set R1, #1
Memory 4       : 0008 set R4, #0
Memory 3       : 0012 set R5, #1
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 12
--------------------------------
Writeback      : 0008 set R4, #0
Memory 4       : 0012 set R5, #1
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=0   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 13
--------------------------------
Writeback      : 0012 set R5, #1
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 14
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 15
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=0   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 16
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=0   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 17
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 18
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=1   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 19
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 20
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 21
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=45   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 22
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 23
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=1   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 24
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 25
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=1   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 26
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=2   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 27
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 28
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 29
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=44   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 30
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 31
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=2   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 32
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=1   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 33
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=2   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 34
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=3   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 35
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 36
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 37
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=43   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 38
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 39
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=3   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 40
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=2   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 41
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=3   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 42
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=4   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 43
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 44
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 45
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=42   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 46
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=valid   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 47
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=5   |   Status=writing   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 48
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=valid   |
|   REG[ 4]   |   Value=3   |   Status=writing   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 49
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=valid   |
|   REG[ 5]   |   Value=5   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 50
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=5   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 51
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=valid   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 52
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 53
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 54
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=41   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 55
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 56
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=8   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 57
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=5   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 58
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=8   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 59
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=6   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 60
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 61
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 62
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=40   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 63
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 64
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=13   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 65
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=8   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 66
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=13   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 67
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=7   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 68
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 69
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 70
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=39   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 71
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 72
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=21   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 73
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=13   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 74
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=21   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 75
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=8   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 76
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 77
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 78
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=38   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 79
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 80
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=34   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 81
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=21   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 82
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=34   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 83
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=9   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 84
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 85
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 86
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=37   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 87
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=valid   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 88
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=55   |   Status=writing   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 89
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=valid   |
|   REG[ 4]   |   Value=34   |   Status=writing   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 90
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=valid   |
|   REG[ 5]   |   Value=55   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 91
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=10   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 92
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=valid   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 93
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 94
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 95
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=36   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 96
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 97
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=89   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 98
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=55   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 99
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=89   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 100
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=11   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 101
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 102
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 103
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=35   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 104
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 105
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=144   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 106
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=89   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 107
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=144   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 108
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=12   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 109
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 110
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 111
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=34   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 112
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 113
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=233   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 114
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=144   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 115
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=233   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 116
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=13   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 117
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 118
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 119
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=33   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 120
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 121
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=377   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 122
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=233   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 123
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=377   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 124
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=14   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 125
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 126
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 127
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=32   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 128
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=valid   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 129
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=610   |   Status=writing   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 130
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=valid   |
|   REG[ 4]   |   Value=377   |   Status=writing   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 131
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=valid   |
|   REG[ 5]   |   Value=610   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 132
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=15   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 133
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=valid   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 134
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 135
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 136
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=31   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 137
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 138
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=987   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 139
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=610   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 140
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=987   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 141
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=16   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 142
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 143
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 144
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=30   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 145
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 146
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=1597   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 147
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=987   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 148
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=1597   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 149
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=17   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 150
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 151
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 152
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=29   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 153
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 154
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=2584   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 155
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=1597   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 156
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=2584   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 157
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=18   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 158
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 159
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 160
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=28   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 161
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 162
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=4181   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 163
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=2584   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 164
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=4181   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 165
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=19   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 166
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 167
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 168
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=27   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 169
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=valid   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 170
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=6765   |   Status=writing   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 171
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=valid   |
|   REG[ 4]   |   Value=4181   |   Status=writing   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 172
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=valid   |
|   REG[ 5]   |   Value=6765   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 173
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=20   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 174
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=valid   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 175
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 176
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 177
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=26   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 178
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 179
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=10946   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 180
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=6765   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 181
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=10946   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 182
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=21   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 183
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 184
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 185
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=25   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 186
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 187
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=17711   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 188
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=10946   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 189
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=17711   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 190
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=22   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 191
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 192
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 193
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=24   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 194
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 195
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=28657   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 196
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=17711   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 197
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=28657   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 198
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=23   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 199
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 200
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 201
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=23   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 202
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 203
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=46368   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 204
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=28657   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 205
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=46368   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 206
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=24   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 207
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 208
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 209
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=22   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 210
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=valid   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 211
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=75025   |   Status=writing   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 212
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=valid   |
|   REG[ 4]   |   Value=46368   |   Status=writing   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 213
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=valid   |
|   REG[ 5]   |   Value=75025   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 214
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=25   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 215
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=valid   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 216
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 217
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 218
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=21   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 219
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 220
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=121393   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 221
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=75025   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 222
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=121393   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 223
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=26   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 224
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 225
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 226
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=20   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 227
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 228
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=196418   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 229
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=121393   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 230
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=196418   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 231
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=27   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 232
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 233
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 234
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=19   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 235
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 236
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=317811   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 237
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=196418   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 238
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=317811   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 239
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=28   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 240
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 241
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 242
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=18   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 243
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 244
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=514229   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 245
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=317811   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 246
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=514229   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 247
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=29   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 248
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 249
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 250
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=17   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 251
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=valid   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 252
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=832040   |   Status=writing   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 253
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=valid   |
|   REG[ 4]   |   Value=514229   |   Status=writing   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 254
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=valid   |
|   REG[ 5]   |   Value=832040   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 255
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=30   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 256
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=valid   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 257
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 258
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 259
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=16   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 260
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 261
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=1346269   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 262
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=832040   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 263
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=1346269   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 264
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=31   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 265
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 266
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 267
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=15   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 268
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 269
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=2178309   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 270
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=1346269   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 271
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=2178309   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 272
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=32   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 273
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 274
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 275
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=14   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 276
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 277
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=3524578   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 278
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=2178309   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 279
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=3524578   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 280
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=33   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 281
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 282
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 283
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=13   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 284
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 285
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=5702887   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 286
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=3524578   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 287
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=5702887   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 288
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=34   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 289
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 290
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 291
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=12   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 292
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=valid   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 293
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=9227465   |   Status=writing   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 294
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=valid   |
|   REG[ 4]   |   Value=5702887   |   Status=writing   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 295
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=valid   |
|   REG[ 5]   |   Value=9227465   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 296
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=35   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 297
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=valid   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 298
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 299
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 300
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=11   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 301
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 302
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=14930352   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 303
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=9227465   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 304
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=14930352   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 305
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=36   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 306
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 307
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 308
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=10   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 309
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 310
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=24157817   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 311
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=14930352   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 312
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=24157817   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 313
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=37   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 314
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 315
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 316
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=9   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 317
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 318
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=39088169   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 319
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=24157817   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 320
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=39088169   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 321
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=38   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 322
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 323
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 324
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=8   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 325
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 326
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=63245986   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 327
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=39088169   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 328
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=63245986   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 329
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=39   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 330
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 331
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 332
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=7   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 333
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=valid   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 334
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=102334155   |   Status=writing   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 335
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=valid   |
|   REG[ 4]   |   Value=63245986   |   Status=writing   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 336
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=valid   |
|   REG[ 5]   |   Value=102334155   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 337
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=40   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 338
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=valid   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 339
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 340
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 341
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=6   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 342
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 343
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=165580141   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 344
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=102334155   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 345
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=165580141   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 346
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=41   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 347
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 348
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 349
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=5   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 350
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 351
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=267914296   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 352
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=165580141   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 353
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=267914296   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 354
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=42   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 355
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 356
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 357
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=4   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 358
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 359
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=433494437   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 360
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=267914296   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 361
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=433494437   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 362
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=43   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 363
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 364
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 365
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=3   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 366
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 367
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=701408733   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 368
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=433494437   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 369
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=701408733   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 370
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=44   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 371
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 372
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 373
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=2   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 374
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Fetch          : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=valid   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 375
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1134903170   |   Status=writing   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 376
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0028 add R3, R4, R5
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=valid   |
|   REG[ 4]   |   Value=701408733   |   Status=writing   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 377
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0028 add R3, R4, R5
Fetch          : 0032 add R4, R5, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=valid   |
|   REG[ 5]   |   Value=1134903170   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 378
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0028 add R3, R4, R5
Decode         : 0032 add R4, R5, #0
Fetch          : 0036 add R5, R3, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=45   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 379
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0028 add R3, R4, R5
EXa            : 0032 add R4, R5, #0
Decode         : 0036 add R5, R3, #0
Fetch          : 0040 add R1, R1, #1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=valid   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 380
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0028 add R3, R4, R5
Exb 1          : 0032 add R4, R5, #0
EXa            : 0036 add R5, R3, #0
Decode         : 0040 add R1, R1, #1
Fetch          : 0044 set R6, #0
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 381
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0028 add R3, R4, R5
Exb 2          : 0032 add R4, R5, #0
Exb 1          : 0036 add R5, R3, #0
EXa            : 0040 add R1, R1, #1
Decode         : 0044 set R6, #0
Fetch          : 0048 blez R6, #0016
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 382
--------------------------------
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0028 add R3, R4, R5
Memory 1       : 0032 add R4, R5, #0
Exb 2          : 0036 add R5, R3, #0
Exb 1          : 0040 add R1, R1, #1
EXa            : 0044 set R6, #0
Decode         : 0048 blez R6, #0016
Fetch-hit      : 0016 sub R2, R0, R1
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=1   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 383
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0028 add R3, R4, R5
Memory 2       : 0032 add R4, R5, #0
Memory 1       : 0036 add R5, R3, #0
Exb 2          : 0040 add R1, R1, #1
Exb 1          : 0044 set R6, #0
EXa            : 0048 blez R6, #0016
Decode         : 0016 sub R2, R0, R1
Fetch          : 0020 bgez R2, #0028
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 384
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0028 add R3, R4, R5
Memory 3       : 0032 add R4, R5, #0
Memory 2       : 0036 add R5, R3, #0
Memory 1       : 0040 add R1, R1, #1
Exb 2          : 0044 set R6, #0
Exb 1          : 0048 blez R6, #0016
EXa            : 0016 sub R2, R0, R1
Decode         : 0020 bgez R2, #0028
Fetch-hit      : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=1836311903   |   Status=writing   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 385
--------------------------------
Writeback      : 0028 add R3, R4, R5
Memory 4       : 0032 add R4, R5, #0
Memory 3       : 0036 add R5, R3, #0
Memory 2       : 0040 add R1, R1, #1
Memory 1       : 0044 set R6, #0
Exb 2          : 0048 blez R6, #0016
Exb 1          : 0016 sub R2, R0, R1
EXa            : 0020 bgez R2, #0028
Decode         : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1134903170   |   Status=writing   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 386
--------------------------------
Writeback      : 0032 add R4, R5, #0
Memory 4       : 0036 add R5, R3, #0
Memory 3       : 0040 add R1, R1, #1
Memory 2       : 0044 set R6, #0
Memory 1       : 0048 blez R6, #0016
Exb 2          : 0016 sub R2, R0, R1
Exb 1          : 0020 bgez R2, #0028
EXa            : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=1836311903   |   Status=writing   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 387
--------------------------------
Writeback      : 0036 add R5, R3, #0
Memory 4       : 0040 add R1, R1, #1
Memory 3       : 0044 set R6, #0
Memory 2       : 0048 blez R6, #0016
Memory 1       : 0016 sub R2, R0, R1
Exb 2          : 0020 bgez R2, #0028
Exb 1          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=46   |   Status=writing   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 388
--------------------------------
Writeback      : 0040 add R1, R1, #1
Memory 4       : 0044 set R6, #0
Memory 3       : 0048 blez R6, #0016
Memory 2       : 0016 sub R2, R0, R1
Memory 1       : 0020 bgez R2, #0028
Exb 2          : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=writing   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 389
--------------------------------
Writeback      : 0044 set R6, #0
Memory 4       : 0048 blez R6, #0016
Memory 3       : 0016 sub R2, R0, R1
Memory 2       : 0020 bgez R2, #0028
Memory 1       : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 390
--------------------------------
Writeback      : 0048 blez R6, #0016
Memory 4       : 0016 sub R2, R0, R1
Memory 3       : 0020 bgez R2, #0028
Memory 2       : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=0   |   Status=writing   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 391
--------------------------------
Writeback      : 0016 sub R2, R0, R1
Memory 4       : 0020 bgez R2, #0028
Memory 3       : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 392
--------------------------------
Writeback      : 0020 bgez R2, #0028
Memory 4       : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
================================
Clock Cycle #: 393
--------------------------------
Writeback      : 0024 ret
=============== STATE OF ARCHITECTURAL REGISTER FILE ==========

|   REG[ 0]   |   Value=46   |   Status=valid   |
|   REG[ 1]   |   Value=47   |   Status=valid   |
|   REG[ 2]   |   Value=-1   |   Status=valid   |
|   REG[ 3]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 4]   |   Value=1836311903   |   Status=valid   |
|   REG[ 5]   |   Value=-1323752223   |   Status=valid   |
|   REG[ 6]   |   Value=0   |   Status=valid   |
|   REG[ 7]   |   Value=0   |   Status=valid   |
|   REG[ 8]   |   Value=0   |   Status=valid   |
|   REG[ 9]   |   Value=0   |   Status=valid   |
|   REG[10]   |   Value=0   |   Status=valid   |
|   REG[11]   |   Value=0   |   Status=valid   |
|   REG[12]   |   Value=0   |   Status=valid   |
|   REG[13]   |   Value=0   |   Status=valid   |
|   REG[14]   |   Value=0   |   Status=valid   |
|   REG[15]   |   Value=0   |   Status=valid   |
(CPU) >> Simulation Complete
Data hazard count: 0 
Control hazard count: 9 
Structural hazard count: 0 
Total: 9 
