

================================================================
== Vivado HLS Report for 'array_copy3'
================================================================
* Date:           Tue Jan 19 21:42:15 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.361 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16386|    16386| 0.164 ms | 0.164 ms |  16386|  16386|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- for_y_for_x  |    16384|    16384|         2|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [deblur.cpp:41]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.36>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %0 ], [ %add_ln41, %for_x ]" [deblur.cpp:41]   --->   Operation 6 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%y_0 = phi i8 [ 0, %0 ], [ %select_ln46_1, %for_x ]" [deblur.cpp:46]   --->   Operation 7 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%x_0 = phi i8 [ 0, %0 ], [ %x, %for_x ]"   --->   Operation 8 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (2.31ns)   --->   "%icmp_ln41 = icmp eq i15 %indvar_flatten, -16384" [deblur.cpp:41]   --->   Operation 9 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (1.94ns)   --->   "%add_ln41 = add i15 %indvar_flatten, 1" [deblur.cpp:41]   --->   Operation 10 'add' 'add_ln41' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %for_x" [deblur.cpp:41]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.91ns)   --->   "%y = add i8 %y_0, 1" [deblur.cpp:41]   --->   Operation 12 'add' 'y' <Predicate = (!icmp_ln41)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln43 = icmp eq i8 %x_0, -128" [deblur.cpp:43]   --->   Operation 13 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln41)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.24ns)   --->   "%select_ln46 = select i1 %icmp_ln43, i8 0, i8 %x_0" [deblur.cpp:46]   --->   Operation 14 'select' 'select_ln46' <Predicate = (!icmp_ln41)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.24ns)   --->   "%select_ln46_1 = select i1 %icmp_ln43, i8 %y, i8 %y_0" [deblur.cpp:46]   --->   Operation 15 'select' 'select_ln46_1' <Predicate = (!icmp_ln41)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln46_1, i7 0)" [deblur.cpp:46]   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i15 %tmp to i16" [deblur.cpp:44]   --->   Operation 17 'zext' 'zext_ln44' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %select_ln46 to i16" [deblur.cpp:46]   --->   Operation 18 'zext' 'zext_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.94ns)   --->   "%add_ln46 = add i16 %zext_ln46, %zext_ln44" [deblur.cpp:46]   --->   Operation 19 'add' 'add_ln46' <Predicate = (!icmp_ln41)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i16 %add_ln46 to i64" [deblur.cpp:46]   --->   Operation 20 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [16384 x float]* %data_in, i64 0, i64 %zext_ln46_1" [deblur.cpp:46]   --->   Operation 21 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%data_in_load = load float* %data_in_addr, align 4" [deblur.cpp:46]   --->   Operation 22 'load' 'data_in_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 23 [1/1] (1.91ns)   --->   "%x = add i8 %select_ln46, 1" [deblur.cpp:43]   --->   Operation 23 'add' 'x' <Predicate = (!icmp_ln41)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)"   --->   Operation 24 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str148) nounwind" [deblur.cpp:44]   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str148)" [deblur.cpp:44]   --->   Operation 27 'specregionbegin' 'tmp_42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str249) nounwind" [deblur.cpp:45]   --->   Operation 28 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr [16384 x float]* %data_out, i64 0, i64 %zext_ln46_1" [deblur.cpp:46]   --->   Operation 29 'getelementptr' 'data_out_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%data_in_load = load float* %data_in_addr, align 4" [deblur.cpp:46]   --->   Operation 30 'load' 'data_in_load' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 31 [1/1] (3.25ns)   --->   "store float %data_in_load, float* %data_out_addr, align 4" [deblur.cpp:46]   --->   Operation 31 'store' <Predicate = (!icmp_ln41)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str148, i32 %tmp_42)" [deblur.cpp:49]   --->   Operation 32 'specregionend' 'empty_33' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 33 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [deblur.cpp:51]   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln41           (br               ) [ 01110]
indvar_flatten    (phi              ) [ 00100]
y_0               (phi              ) [ 00100]
x_0               (phi              ) [ 00100]
icmp_ln41         (icmp             ) [ 00110]
add_ln41          (add              ) [ 01110]
br_ln41           (br               ) [ 00000]
y                 (add              ) [ 00000]
icmp_ln43         (icmp             ) [ 00000]
select_ln46       (select           ) [ 00000]
select_ln46_1     (select           ) [ 01110]
tmp               (bitconcatenate   ) [ 00000]
zext_ln44         (zext             ) [ 00000]
zext_ln46         (zext             ) [ 00000]
add_ln46          (add              ) [ 00000]
zext_ln46_1       (zext             ) [ 00110]
data_in_addr      (getelementptr    ) [ 00110]
x                 (add              ) [ 01110]
specloopname_ln0  (specloopname     ) [ 00000]
empty             (speclooptripcount) [ 00000]
specloopname_ln44 (specloopname     ) [ 00000]
tmp_42            (specregionbegin  ) [ 00000]
specpipeline_ln45 (specpipeline     ) [ 00000]
data_out_addr     (getelementptr    ) [ 00000]
data_in_load      (load             ) [ 00000]
store_ln46        (store            ) [ 00000]
empty_33          (specregionend    ) [ 00000]
br_ln0            (br               ) [ 01110]
ret_ln51          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="for_y_for_x_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str148"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str249"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="data_in_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="16" slack="0"/>
<pin id="50" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="14" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_load/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="data_out_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="16" slack="1"/>
<pin id="63" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln46_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="14" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/3 "/>
</bind>
</comp>

<comp id="73" class="1005" name="indvar_flatten_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="15" slack="1"/>
<pin id="75" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="indvar_flatten_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="15" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="y_0_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="1"/>
<pin id="86" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="y_0_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="x_0_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="1"/>
<pin id="97" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="x_0_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln41_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="15" slack="0"/>
<pin id="108" dir="0" index="1" bw="15" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln41_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="15" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="y_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln43_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="select_ln46_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="8" slack="0"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="select_ln46_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="15" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln44_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="15" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln46_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln46_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="15" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln46_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="x_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="icmp_ln41_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="183" class="1005" name="add_ln41_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="15" slack="0"/>
<pin id="185" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="188" class="1005" name="select_ln46_1_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln46_1 "/>
</bind>
</comp>

<comp id="193" class="1005" name="zext_ln46_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46_1 "/>
</bind>
</comp>

<comp id="198" class="1005" name="data_in_addr_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="14" slack="1"/>
<pin id="200" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="203" class="1005" name="x_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="20" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="53" pin="3"/><net_sink comp="66" pin=1"/></net>

<net id="72"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="77" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="77" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="88" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="99" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="99" pin="4"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="124" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="118" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="88" pin="4"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="138" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="130" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="154" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="177"><net_src comp="130" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="106" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="112" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="191"><net_src comp="138" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="196"><net_src comp="168" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="201"><net_src comp="46" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="206"><net_src comp="173" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="99" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {3 }
 - Input state : 
	Port: array_copy3 : data_in | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln41 : 1
		add_ln41 : 1
		br_ln41 : 2
		y : 1
		icmp_ln43 : 1
		select_ln46 : 2
		select_ln46_1 : 2
		tmp : 3
		zext_ln44 : 4
		zext_ln46 : 3
		add_ln46 : 5
		zext_ln46_1 : 6
		data_in_addr : 7
		data_in_load : 8
		x : 3
	State 3
		store_ln46 : 1
		empty_33 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln41_fu_112   |    0    |    21   |
|    add   |       y_fu_118       |    0    |    15   |
|          |    add_ln46_fu_162   |    0    |    21   |
|          |       x_fu_173       |    0    |    15   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln41_fu_106   |    0    |    13   |
|          |   icmp_ln43_fu_124   |    0    |    11   |
|----------|----------------------|---------|---------|
|  select  |  select_ln46_fu_130  |    0    |    8    |
|          | select_ln46_1_fu_138 |    0    |    8    |
|----------|----------------------|---------|---------|
|bitconcatenate|      tmp_fu_146      |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln44_fu_154   |    0    |    0    |
|   zext   |   zext_ln46_fu_158   |    0    |    0    |
|          |  zext_ln46_1_fu_168  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   112   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln41_reg_183  |   15   |
| data_in_addr_reg_198|   14   |
|  icmp_ln41_reg_179  |    1   |
|indvar_flatten_reg_73|   15   |
|select_ln46_1_reg_188|    8   |
|      x_0_reg_95     |    8   |
|      x_reg_203      |    8   |
|      y_0_reg_84     |    8   |
| zext_ln46_1_reg_193 |   64   |
+---------------------+--------+
|        Total        |   141  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   112  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   141  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   141  |   121  |
+-----------+--------+--------+--------+
