0.6
2019.1
May 24 2019
15:06:07
C:/Learn-FPGA-Programming/CH1/hdl/logic_ex.sv,1714122316,systemVerilog,,C:/Learn-FPGA-Programming/CH1/tb/tb.sv,,logic_ex,,,,,,,,
C:/Learn-FPGA-Programming/CH1/tb/tb.sv,1714215405,systemVerilog,,,,tb,,,,,,,,
C:/project/vivado/CH1/CH1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
