

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_160_11_VITIS_LOOP_161_12'
================================================================
* Date:           Tue Feb  3 01:04:21 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_160_11_VITIS_LOOP_161_12  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:161]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:160]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln160_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln160"   --->   Operation 9 'read' 'sext_ln160_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln160_cast = sext i62 %sext_ln160_read"   --->   Operation 10 'sext' 'sext_ln160_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten16"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln160 = store i9 0, i9 %i" [top.cpp:160]   --->   Operation 13 'store' 'store_ln160' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln161 = store i7 0, i7 %j" [top.cpp:161]   --->   Operation 14 'store' 'store_ln161' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc134"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i15 %indvar_flatten16" [top.cpp:160]   --->   Operation 16 'load' 'indvar_flatten16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%icmp_ln160 = icmp_eq  i15 %indvar_flatten16_load, i15 16384" [top.cpp:160]   --->   Operation 18 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%add_ln160_1 = add i15 %indvar_flatten16_load, i15 1" [top.cpp:160]   --->   Operation 19 'add' 'add_ln160_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %for.inc137, void %for.end139.exitStub" [top.cpp:160]   --->   Operation 20 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:161]   --->   Operation 21 'load' 'j_load' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:160]   --->   Operation 22 'load' 'i_load' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.92ns)   --->   "%add_ln160 = add i9 %i_load, i9 1" [top.cpp:160]   --->   Operation 23 'add' 'add_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.89ns)   --->   "%icmp_ln161 = icmp_eq  i7 %j_load, i7 64" [top.cpp:161]   --->   Operation 24 'icmp' 'icmp_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%select_ln160 = select i1 %icmp_ln161, i7 0, i7 %j_load" [top.cpp:160]   --->   Operation 25 'select' 'select_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.45ns)   --->   "%select_ln160_1 = select i1 %icmp_ln161, i9 %add_ln160, i9 %i_load" [top.cpp:160]   --->   Operation 26 'select' 'select_ln160_1' <Predicate = (!icmp_ln160)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i9 %select_ln160_1" [top.cpp:160]   --->   Operation 27 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i7 %select_ln160" [top.cpp:161]   --->   Operation 28 'trunc' 'trunc_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln160, i32 4, i32 5" [top.cpp:161]   --->   Operation 29 'partselect' 'lshr_ln9' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %select_ln160_1, i32 2, i32 7" [top.cpp:163]   --->   Operation 30 'partselect' 'tmp_s' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %tmp_s, i2 %lshr_ln9" [top.cpp:163]   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln163_1 = zext i8 %tmp_1" [top.cpp:163]   --->   Operation 32 'zext' 'zext_ln163_1' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i24 %C_1, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 33 'getelementptr' 'C_1_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i24 %C_2, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 34 'getelementptr' 'C_2_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i24 %C_3, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 35 'getelementptr' 'C_3_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i24 %C_4, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 36 'getelementptr' 'C_4_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i24 %C_5, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 37 'getelementptr' 'C_5_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i24 %C_6, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 38 'getelementptr' 'C_6_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i24 %C_7, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 39 'getelementptr' 'C_7_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%C_8_addr = getelementptr i24 %C_8, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 40 'getelementptr' 'C_8_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%C_9_addr = getelementptr i24 %C_9, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 41 'getelementptr' 'C_9_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%C_10_addr = getelementptr i24 %C_10, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 42 'getelementptr' 'C_10_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%C_11_addr = getelementptr i24 %C_11, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 43 'getelementptr' 'C_11_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%C_12_addr = getelementptr i24 %C_12, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 44 'getelementptr' 'C_12_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%C_13_addr = getelementptr i24 %C_13, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 45 'getelementptr' 'C_13_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%C_14_addr = getelementptr i24 %C_14, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 46 'getelementptr' 'C_14_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%C_15_addr = getelementptr i24 %C_15, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 47 'getelementptr' 'C_15_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%C_16_addr = getelementptr i24 %C_16, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 48 'getelementptr' 'C_16_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%C_17_addr = getelementptr i24 %C_17, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 49 'getelementptr' 'C_17_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%C_18_addr = getelementptr i24 %C_18, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 50 'getelementptr' 'C_18_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%C_19_addr = getelementptr i24 %C_19, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 51 'getelementptr' 'C_19_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%C_20_addr = getelementptr i24 %C_20, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 52 'getelementptr' 'C_20_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%C_21_addr = getelementptr i24 %C_21, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 53 'getelementptr' 'C_21_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%C_22_addr = getelementptr i24 %C_22, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 54 'getelementptr' 'C_22_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%C_23_addr = getelementptr i24 %C_23, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 55 'getelementptr' 'C_23_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%C_24_addr = getelementptr i24 %C_24, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 56 'getelementptr' 'C_24_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%C_25_addr = getelementptr i24 %C_25, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 57 'getelementptr' 'C_25_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%C_26_addr = getelementptr i24 %C_26, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 58 'getelementptr' 'C_26_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%C_27_addr = getelementptr i24 %C_27, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 59 'getelementptr' 'C_27_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%C_28_addr = getelementptr i24 %C_28, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 60 'getelementptr' 'C_28_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%C_29_addr = getelementptr i24 %C_29, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 61 'getelementptr' 'C_29_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%C_30_addr = getelementptr i24 %C_30, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 62 'getelementptr' 'C_30_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%C_31_addr = getelementptr i24 %C_31, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 63 'getelementptr' 'C_31_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%C_32_addr = getelementptr i24 %C_32, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 64 'getelementptr' 'C_32_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%C_33_addr = getelementptr i24 %C_33, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 65 'getelementptr' 'C_33_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%C_34_addr = getelementptr i24 %C_34, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 66 'getelementptr' 'C_34_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%C_35_addr = getelementptr i24 %C_35, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 67 'getelementptr' 'C_35_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%C_36_addr = getelementptr i24 %C_36, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 68 'getelementptr' 'C_36_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%C_37_addr = getelementptr i24 %C_37, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 69 'getelementptr' 'C_37_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%C_38_addr = getelementptr i24 %C_38, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 70 'getelementptr' 'C_38_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%C_39_addr = getelementptr i24 %C_39, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 71 'getelementptr' 'C_39_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%C_40_addr = getelementptr i24 %C_40, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 72 'getelementptr' 'C_40_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%C_41_addr = getelementptr i24 %C_41, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 73 'getelementptr' 'C_41_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%C_42_addr = getelementptr i24 %C_42, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 74 'getelementptr' 'C_42_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%C_43_addr = getelementptr i24 %C_43, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 75 'getelementptr' 'C_43_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%C_44_addr = getelementptr i24 %C_44, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 76 'getelementptr' 'C_44_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%C_45_addr = getelementptr i24 %C_45, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 77 'getelementptr' 'C_45_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%C_46_addr = getelementptr i24 %C_46, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 78 'getelementptr' 'C_46_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%C_47_addr = getelementptr i24 %C_47, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 79 'getelementptr' 'C_47_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%C_48_addr = getelementptr i24 %C_48, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 80 'getelementptr' 'C_48_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%C_49_addr = getelementptr i24 %C_49, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 81 'getelementptr' 'C_49_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%C_50_addr = getelementptr i24 %C_50, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 82 'getelementptr' 'C_50_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%C_51_addr = getelementptr i24 %C_51, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 83 'getelementptr' 'C_51_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%C_52_addr = getelementptr i24 %C_52, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 84 'getelementptr' 'C_52_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%C_53_addr = getelementptr i24 %C_53, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 85 'getelementptr' 'C_53_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%C_54_addr = getelementptr i24 %C_54, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 86 'getelementptr' 'C_54_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%C_55_addr = getelementptr i24 %C_55, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 87 'getelementptr' 'C_55_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%C_56_addr = getelementptr i24 %C_56, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 88 'getelementptr' 'C_56_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%C_57_addr = getelementptr i24 %C_57, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 89 'getelementptr' 'C_57_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%C_58_addr = getelementptr i24 %C_58, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 90 'getelementptr' 'C_58_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%C_59_addr = getelementptr i24 %C_59, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 91 'getelementptr' 'C_59_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%C_60_addr = getelementptr i24 %C_60, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 92 'getelementptr' 'C_60_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%C_61_addr = getelementptr i24 %C_61, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 93 'getelementptr' 'C_61_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%C_62_addr = getelementptr i24 %C_62, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 94 'getelementptr' 'C_62_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%C_63_addr = getelementptr i24 %C_63, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 95 'getelementptr' 'C_63_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%C_64_addr = getelementptr i24 %C_64, i64 0, i64 %zext_ln163_1" [top.cpp:163]   --->   Operation 96 'getelementptr' 'C_64_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (1.35ns)   --->   "%C_1_load = load i8 %C_1_addr" [top.cpp:163]   --->   Operation 97 'load' 'C_1_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 98 [2/2] (1.35ns)   --->   "%C_2_load = load i8 %C_2_addr" [top.cpp:163]   --->   Operation 98 'load' 'C_2_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 99 [2/2] (1.35ns)   --->   "%C_3_load = load i8 %C_3_addr" [top.cpp:163]   --->   Operation 99 'load' 'C_3_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 100 [2/2] (1.35ns)   --->   "%C_4_load = load i8 %C_4_addr" [top.cpp:163]   --->   Operation 100 'load' 'C_4_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 101 [2/2] (1.35ns)   --->   "%C_5_load = load i8 %C_5_addr" [top.cpp:163]   --->   Operation 101 'load' 'C_5_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 102 [2/2] (1.35ns)   --->   "%C_6_load = load i8 %C_6_addr" [top.cpp:163]   --->   Operation 102 'load' 'C_6_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 103 [2/2] (1.35ns)   --->   "%C_7_load = load i8 %C_7_addr" [top.cpp:163]   --->   Operation 103 'load' 'C_7_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 104 [2/2] (1.35ns)   --->   "%C_8_load = load i8 %C_8_addr" [top.cpp:163]   --->   Operation 104 'load' 'C_8_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 105 [2/2] (1.35ns)   --->   "%C_9_load = load i8 %C_9_addr" [top.cpp:163]   --->   Operation 105 'load' 'C_9_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 106 [2/2] (1.35ns)   --->   "%C_10_load = load i8 %C_10_addr" [top.cpp:163]   --->   Operation 106 'load' 'C_10_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 107 [2/2] (1.35ns)   --->   "%C_11_load = load i8 %C_11_addr" [top.cpp:163]   --->   Operation 107 'load' 'C_11_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 108 [2/2] (1.35ns)   --->   "%C_12_load = load i8 %C_12_addr" [top.cpp:163]   --->   Operation 108 'load' 'C_12_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 109 [2/2] (1.35ns)   --->   "%C_13_load = load i8 %C_13_addr" [top.cpp:163]   --->   Operation 109 'load' 'C_13_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 110 [2/2] (1.35ns)   --->   "%C_14_load = load i8 %C_14_addr" [top.cpp:163]   --->   Operation 110 'load' 'C_14_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 111 [2/2] (1.35ns)   --->   "%C_15_load = load i8 %C_15_addr" [top.cpp:163]   --->   Operation 111 'load' 'C_15_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 112 [2/2] (1.35ns)   --->   "%C_16_load = load i8 %C_16_addr" [top.cpp:163]   --->   Operation 112 'load' 'C_16_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 113 [2/2] (1.35ns)   --->   "%C_17_load = load i8 %C_17_addr" [top.cpp:163]   --->   Operation 113 'load' 'C_17_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 114 [2/2] (1.35ns)   --->   "%C_18_load = load i8 %C_18_addr" [top.cpp:163]   --->   Operation 114 'load' 'C_18_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 115 [2/2] (1.35ns)   --->   "%C_19_load = load i8 %C_19_addr" [top.cpp:163]   --->   Operation 115 'load' 'C_19_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 116 [2/2] (1.35ns)   --->   "%C_20_load = load i8 %C_20_addr" [top.cpp:163]   --->   Operation 116 'load' 'C_20_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 117 [2/2] (1.35ns)   --->   "%C_21_load = load i8 %C_21_addr" [top.cpp:163]   --->   Operation 117 'load' 'C_21_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 118 [2/2] (1.35ns)   --->   "%C_22_load = load i8 %C_22_addr" [top.cpp:163]   --->   Operation 118 'load' 'C_22_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 119 [2/2] (1.35ns)   --->   "%C_23_load = load i8 %C_23_addr" [top.cpp:163]   --->   Operation 119 'load' 'C_23_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 120 [2/2] (1.35ns)   --->   "%C_24_load = load i8 %C_24_addr" [top.cpp:163]   --->   Operation 120 'load' 'C_24_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 121 [2/2] (1.35ns)   --->   "%C_25_load = load i8 %C_25_addr" [top.cpp:163]   --->   Operation 121 'load' 'C_25_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 122 [2/2] (1.35ns)   --->   "%C_26_load = load i8 %C_26_addr" [top.cpp:163]   --->   Operation 122 'load' 'C_26_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 123 [2/2] (1.35ns)   --->   "%C_27_load = load i8 %C_27_addr" [top.cpp:163]   --->   Operation 123 'load' 'C_27_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 124 [2/2] (1.35ns)   --->   "%C_28_load = load i8 %C_28_addr" [top.cpp:163]   --->   Operation 124 'load' 'C_28_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 125 [2/2] (1.35ns)   --->   "%C_29_load = load i8 %C_29_addr" [top.cpp:163]   --->   Operation 125 'load' 'C_29_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 126 [2/2] (1.35ns)   --->   "%C_30_load = load i8 %C_30_addr" [top.cpp:163]   --->   Operation 126 'load' 'C_30_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 127 [2/2] (1.35ns)   --->   "%C_31_load = load i8 %C_31_addr" [top.cpp:163]   --->   Operation 127 'load' 'C_31_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 128 [2/2] (1.35ns)   --->   "%C_32_load = load i8 %C_32_addr" [top.cpp:163]   --->   Operation 128 'load' 'C_32_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 129 [2/2] (1.35ns)   --->   "%C_33_load = load i8 %C_33_addr" [top.cpp:163]   --->   Operation 129 'load' 'C_33_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 130 [2/2] (1.35ns)   --->   "%C_34_load = load i8 %C_34_addr" [top.cpp:163]   --->   Operation 130 'load' 'C_34_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 131 [2/2] (1.35ns)   --->   "%C_35_load = load i8 %C_35_addr" [top.cpp:163]   --->   Operation 131 'load' 'C_35_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 132 [2/2] (1.35ns)   --->   "%C_36_load = load i8 %C_36_addr" [top.cpp:163]   --->   Operation 132 'load' 'C_36_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 133 [2/2] (1.35ns)   --->   "%C_37_load = load i8 %C_37_addr" [top.cpp:163]   --->   Operation 133 'load' 'C_37_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 134 [2/2] (1.35ns)   --->   "%C_38_load = load i8 %C_38_addr" [top.cpp:163]   --->   Operation 134 'load' 'C_38_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 135 [2/2] (1.35ns)   --->   "%C_39_load = load i8 %C_39_addr" [top.cpp:163]   --->   Operation 135 'load' 'C_39_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 136 [2/2] (1.35ns)   --->   "%C_40_load = load i8 %C_40_addr" [top.cpp:163]   --->   Operation 136 'load' 'C_40_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 137 [2/2] (1.35ns)   --->   "%C_41_load = load i8 %C_41_addr" [top.cpp:163]   --->   Operation 137 'load' 'C_41_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 138 [2/2] (1.35ns)   --->   "%C_42_load = load i8 %C_42_addr" [top.cpp:163]   --->   Operation 138 'load' 'C_42_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 139 [2/2] (1.35ns)   --->   "%C_43_load = load i8 %C_43_addr" [top.cpp:163]   --->   Operation 139 'load' 'C_43_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 140 [2/2] (1.35ns)   --->   "%C_44_load = load i8 %C_44_addr" [top.cpp:163]   --->   Operation 140 'load' 'C_44_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 141 [2/2] (1.35ns)   --->   "%C_45_load = load i8 %C_45_addr" [top.cpp:163]   --->   Operation 141 'load' 'C_45_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 142 [2/2] (1.35ns)   --->   "%C_46_load = load i8 %C_46_addr" [top.cpp:163]   --->   Operation 142 'load' 'C_46_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 143 [2/2] (1.35ns)   --->   "%C_47_load = load i8 %C_47_addr" [top.cpp:163]   --->   Operation 143 'load' 'C_47_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 144 [2/2] (1.35ns)   --->   "%C_48_load = load i8 %C_48_addr" [top.cpp:163]   --->   Operation 144 'load' 'C_48_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 145 [2/2] (1.35ns)   --->   "%C_49_load = load i8 %C_49_addr" [top.cpp:163]   --->   Operation 145 'load' 'C_49_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 146 [2/2] (1.35ns)   --->   "%C_50_load = load i8 %C_50_addr" [top.cpp:163]   --->   Operation 146 'load' 'C_50_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 147 [2/2] (1.35ns)   --->   "%C_51_load = load i8 %C_51_addr" [top.cpp:163]   --->   Operation 147 'load' 'C_51_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 148 [2/2] (1.35ns)   --->   "%C_52_load = load i8 %C_52_addr" [top.cpp:163]   --->   Operation 148 'load' 'C_52_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 149 [2/2] (1.35ns)   --->   "%C_53_load = load i8 %C_53_addr" [top.cpp:163]   --->   Operation 149 'load' 'C_53_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 150 [2/2] (1.35ns)   --->   "%C_54_load = load i8 %C_54_addr" [top.cpp:163]   --->   Operation 150 'load' 'C_54_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 151 [2/2] (1.35ns)   --->   "%C_55_load = load i8 %C_55_addr" [top.cpp:163]   --->   Operation 151 'load' 'C_55_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 152 [2/2] (1.35ns)   --->   "%C_56_load = load i8 %C_56_addr" [top.cpp:163]   --->   Operation 152 'load' 'C_56_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 153 [2/2] (1.35ns)   --->   "%C_57_load = load i8 %C_57_addr" [top.cpp:163]   --->   Operation 153 'load' 'C_57_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 154 [2/2] (1.35ns)   --->   "%C_58_load = load i8 %C_58_addr" [top.cpp:163]   --->   Operation 154 'load' 'C_58_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 155 [2/2] (1.35ns)   --->   "%C_59_load = load i8 %C_59_addr" [top.cpp:163]   --->   Operation 155 'load' 'C_59_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 156 [2/2] (1.35ns)   --->   "%C_60_load = load i8 %C_60_addr" [top.cpp:163]   --->   Operation 156 'load' 'C_60_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 157 [2/2] (1.35ns)   --->   "%C_61_load = load i8 %C_61_addr" [top.cpp:163]   --->   Operation 157 'load' 'C_61_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 158 [2/2] (1.35ns)   --->   "%C_62_load = load i8 %C_62_addr" [top.cpp:163]   --->   Operation 158 'load' 'C_62_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 159 [2/2] (1.35ns)   --->   "%C_63_load = load i8 %C_63_addr" [top.cpp:163]   --->   Operation 159 'load' 'C_63_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 160 [2/2] (1.35ns)   --->   "%C_64_load = load i8 %C_64_addr" [top.cpp:163]   --->   Operation 160 'load' 'C_64_load' <Predicate = (!icmp_ln160)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 161 [1/1] (0.89ns)   --->   "%add_ln161 = add i7 %select_ln160, i7 1" [top.cpp:161]   --->   Operation 161 'add' 'add_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.48ns)   --->   "%store_ln160 = store i15 %add_ln160_1, i15 %indvar_flatten16" [top.cpp:160]   --->   Operation 162 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.48>
ST_1 : Operation 163 [1/1] (0.48ns)   --->   "%store_ln160 = store i9 %select_ln160_1, i9 %i" [top.cpp:160]   --->   Operation 163 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.48>
ST_1 : Operation 164 [1/1] (0.48ns)   --->   "%store_ln161 = store i7 %add_ln161, i7 %j" [top.cpp:161]   --->   Operation 164 'store' 'store_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 165 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_1_load = load i8 %C_1_addr" [top.cpp:163]   --->   Operation 165 'load' 'C_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 166 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_2_load = load i8 %C_2_addr" [top.cpp:163]   --->   Operation 166 'load' 'C_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 167 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_3_load = load i8 %C_3_addr" [top.cpp:163]   --->   Operation 167 'load' 'C_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 168 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_4_load = load i8 %C_4_addr" [top.cpp:163]   --->   Operation 168 'load' 'C_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 169 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_5_load = load i8 %C_5_addr" [top.cpp:163]   --->   Operation 169 'load' 'C_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 170 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_6_load = load i8 %C_6_addr" [top.cpp:163]   --->   Operation 170 'load' 'C_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 171 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_7_load = load i8 %C_7_addr" [top.cpp:163]   --->   Operation 171 'load' 'C_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 172 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_8_load = load i8 %C_8_addr" [top.cpp:163]   --->   Operation 172 'load' 'C_8_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 173 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_9_load = load i8 %C_9_addr" [top.cpp:163]   --->   Operation 173 'load' 'C_9_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 174 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_10_load = load i8 %C_10_addr" [top.cpp:163]   --->   Operation 174 'load' 'C_10_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 175 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_11_load = load i8 %C_11_addr" [top.cpp:163]   --->   Operation 175 'load' 'C_11_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 176 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_12_load = load i8 %C_12_addr" [top.cpp:163]   --->   Operation 176 'load' 'C_12_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 177 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_13_load = load i8 %C_13_addr" [top.cpp:163]   --->   Operation 177 'load' 'C_13_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 178 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_14_load = load i8 %C_14_addr" [top.cpp:163]   --->   Operation 178 'load' 'C_14_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 179 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_15_load = load i8 %C_15_addr" [top.cpp:163]   --->   Operation 179 'load' 'C_15_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 180 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_16_load = load i8 %C_16_addr" [top.cpp:163]   --->   Operation 180 'load' 'C_16_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 181 [1/1] (0.57ns)   --->   "%tmp_2 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %C_1_load, i4 1, i24 %C_2_load, i4 2, i24 %C_3_load, i4 3, i24 %C_4_load, i4 4, i24 %C_5_load, i4 5, i24 %C_6_load, i4 6, i24 %C_7_load, i4 7, i24 %C_8_load, i4 8, i24 %C_9_load, i4 9, i24 %C_10_load, i4 10, i24 %C_11_load, i4 11, i24 %C_12_load, i4 12, i24 %C_13_load, i4 13, i24 %C_14_load, i4 14, i24 %C_15_load, i4 15, i24 %C_16_load, i24 0, i4 %trunc_ln161" [top.cpp:163]   --->   Operation 181 'sparsemux' 'tmp_2' <Predicate = (trunc_ln160 == 0)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_17_load = load i8 %C_17_addr" [top.cpp:163]   --->   Operation 182 'load' 'C_17_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 183 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_18_load = load i8 %C_18_addr" [top.cpp:163]   --->   Operation 183 'load' 'C_18_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 184 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_19_load = load i8 %C_19_addr" [top.cpp:163]   --->   Operation 184 'load' 'C_19_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 185 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_20_load = load i8 %C_20_addr" [top.cpp:163]   --->   Operation 185 'load' 'C_20_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 186 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_21_load = load i8 %C_21_addr" [top.cpp:163]   --->   Operation 186 'load' 'C_21_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 187 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_22_load = load i8 %C_22_addr" [top.cpp:163]   --->   Operation 187 'load' 'C_22_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 188 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_23_load = load i8 %C_23_addr" [top.cpp:163]   --->   Operation 188 'load' 'C_23_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 189 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_24_load = load i8 %C_24_addr" [top.cpp:163]   --->   Operation 189 'load' 'C_24_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 190 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_25_load = load i8 %C_25_addr" [top.cpp:163]   --->   Operation 190 'load' 'C_25_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 191 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_26_load = load i8 %C_26_addr" [top.cpp:163]   --->   Operation 191 'load' 'C_26_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 192 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_27_load = load i8 %C_27_addr" [top.cpp:163]   --->   Operation 192 'load' 'C_27_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 193 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_28_load = load i8 %C_28_addr" [top.cpp:163]   --->   Operation 193 'load' 'C_28_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 194 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_29_load = load i8 %C_29_addr" [top.cpp:163]   --->   Operation 194 'load' 'C_29_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 195 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_30_load = load i8 %C_30_addr" [top.cpp:163]   --->   Operation 195 'load' 'C_30_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 196 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_31_load = load i8 %C_31_addr" [top.cpp:163]   --->   Operation 196 'load' 'C_31_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 197 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_32_load = load i8 %C_32_addr" [top.cpp:163]   --->   Operation 197 'load' 'C_32_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 198 [1/1] (0.57ns)   --->   "%tmp_3 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %C_17_load, i4 1, i24 %C_18_load, i4 2, i24 %C_19_load, i4 3, i24 %C_20_load, i4 4, i24 %C_21_load, i4 5, i24 %C_22_load, i4 6, i24 %C_23_load, i4 7, i24 %C_24_load, i4 8, i24 %C_25_load, i4 9, i24 %C_26_load, i4 10, i24 %C_27_load, i4 11, i24 %C_28_load, i4 12, i24 %C_29_load, i4 13, i24 %C_30_load, i4 14, i24 %C_31_load, i4 15, i24 %C_32_load, i24 0, i4 %trunc_ln161" [top.cpp:163]   --->   Operation 198 'sparsemux' 'tmp_3' <Predicate = (trunc_ln160 == 1)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_33_load = load i8 %C_33_addr" [top.cpp:163]   --->   Operation 199 'load' 'C_33_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 200 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_34_load = load i8 %C_34_addr" [top.cpp:163]   --->   Operation 200 'load' 'C_34_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 201 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_35_load = load i8 %C_35_addr" [top.cpp:163]   --->   Operation 201 'load' 'C_35_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 202 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_36_load = load i8 %C_36_addr" [top.cpp:163]   --->   Operation 202 'load' 'C_36_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 203 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_37_load = load i8 %C_37_addr" [top.cpp:163]   --->   Operation 203 'load' 'C_37_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 204 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_38_load = load i8 %C_38_addr" [top.cpp:163]   --->   Operation 204 'load' 'C_38_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 205 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_39_load = load i8 %C_39_addr" [top.cpp:163]   --->   Operation 205 'load' 'C_39_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 206 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_40_load = load i8 %C_40_addr" [top.cpp:163]   --->   Operation 206 'load' 'C_40_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 207 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_41_load = load i8 %C_41_addr" [top.cpp:163]   --->   Operation 207 'load' 'C_41_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 208 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_42_load = load i8 %C_42_addr" [top.cpp:163]   --->   Operation 208 'load' 'C_42_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 209 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_43_load = load i8 %C_43_addr" [top.cpp:163]   --->   Operation 209 'load' 'C_43_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 210 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_44_load = load i8 %C_44_addr" [top.cpp:163]   --->   Operation 210 'load' 'C_44_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 211 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_45_load = load i8 %C_45_addr" [top.cpp:163]   --->   Operation 211 'load' 'C_45_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 212 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_46_load = load i8 %C_46_addr" [top.cpp:163]   --->   Operation 212 'load' 'C_46_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 213 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_47_load = load i8 %C_47_addr" [top.cpp:163]   --->   Operation 213 'load' 'C_47_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 214 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_48_load = load i8 %C_48_addr" [top.cpp:163]   --->   Operation 214 'load' 'C_48_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 215 [1/1] (0.57ns)   --->   "%tmp_4 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %C_33_load, i4 1, i24 %C_34_load, i4 2, i24 %C_35_load, i4 3, i24 %C_36_load, i4 4, i24 %C_37_load, i4 5, i24 %C_38_load, i4 6, i24 %C_39_load, i4 7, i24 %C_40_load, i4 8, i24 %C_41_load, i4 9, i24 %C_42_load, i4 10, i24 %C_43_load, i4 11, i24 %C_44_load, i4 12, i24 %C_45_load, i4 13, i24 %C_46_load, i4 14, i24 %C_47_load, i4 15, i24 %C_48_load, i24 0, i4 %trunc_ln161" [top.cpp:163]   --->   Operation 215 'sparsemux' 'tmp_4' <Predicate = (trunc_ln160 == 2)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_49_load = load i8 %C_49_addr" [top.cpp:163]   --->   Operation 216 'load' 'C_49_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 217 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_50_load = load i8 %C_50_addr" [top.cpp:163]   --->   Operation 217 'load' 'C_50_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 218 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_51_load = load i8 %C_51_addr" [top.cpp:163]   --->   Operation 218 'load' 'C_51_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 219 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_52_load = load i8 %C_52_addr" [top.cpp:163]   --->   Operation 219 'load' 'C_52_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 220 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_53_load = load i8 %C_53_addr" [top.cpp:163]   --->   Operation 220 'load' 'C_53_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 221 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_54_load = load i8 %C_54_addr" [top.cpp:163]   --->   Operation 221 'load' 'C_54_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 222 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_55_load = load i8 %C_55_addr" [top.cpp:163]   --->   Operation 222 'load' 'C_55_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 223 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_56_load = load i8 %C_56_addr" [top.cpp:163]   --->   Operation 223 'load' 'C_56_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 224 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_57_load = load i8 %C_57_addr" [top.cpp:163]   --->   Operation 224 'load' 'C_57_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 225 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_58_load = load i8 %C_58_addr" [top.cpp:163]   --->   Operation 225 'load' 'C_58_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 226 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_59_load = load i8 %C_59_addr" [top.cpp:163]   --->   Operation 226 'load' 'C_59_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 227 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_60_load = load i8 %C_60_addr" [top.cpp:163]   --->   Operation 227 'load' 'C_60_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 228 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_61_load = load i8 %C_61_addr" [top.cpp:163]   --->   Operation 228 'load' 'C_61_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 229 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_62_load = load i8 %C_62_addr" [top.cpp:163]   --->   Operation 229 'load' 'C_62_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 230 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_63_load = load i8 %C_63_addr" [top.cpp:163]   --->   Operation 230 'load' 'C_63_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 231 [1/2] ( I:1.35ns O:1.35ns )   --->   "%C_64_load = load i8 %C_64_addr" [top.cpp:163]   --->   Operation 231 'load' 'C_64_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 232 [1/1] (0.57ns)   --->   "%tmp_5 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.16i24.i24.i4, i4 0, i24 %C_49_load, i4 1, i24 %C_50_load, i4 2, i24 %C_51_load, i4 3, i24 %C_52_load, i4 4, i24 %C_53_load, i4 5, i24 %C_54_load, i4 6, i24 %C_55_load, i4 7, i24 %C_56_load, i4 8, i24 %C_57_load, i4 9, i24 %C_58_load, i4 10, i24 %C_59_load, i4 11, i24 %C_60_load, i4 12, i24 %C_61_load, i4 13, i24 %C_62_load, i4 14, i24 %C_63_load, i4 15, i24 %C_64_load, i24 0, i4 %trunc_ln161" [top.cpp:163]   --->   Operation 232 'sparsemux' 'tmp_5' <Predicate = (trunc_ln160 == 3)> <Delay = 0.57> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.60ns)   --->   "%tmp_6 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %tmp_2, i2 1, i24 %tmp_3, i2 2, i24 %tmp_4, i2 3, i24 %tmp_5, i24 0, i2 %trunc_ln160" [top.cpp:163]   --->   Operation 233 'sparsemux' 'tmp_6' <Predicate = true> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 241 'ret' 'ret_ln0' <Predicate = (icmp_ln160)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln160_cast" [top.cpp:160]   --->   Operation 234 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_160_11_VITIS_LOOP_161_12_str"   --->   Operation 235 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 236 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%specpipeline_ln162 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:162]   --->   Operation 237 'specpipeline' 'specpipeline_ln162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i24 %tmp_6" [top.cpp:163]   --->   Operation 238 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (7.30ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln163, i4 15" [top.cpp:163]   --->   Operation 239 'write' 'write_ln163' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln161 = br void %for.inc134" [top.cpp:161]   --->   Operation 240 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.219ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln160', top.cpp:160) of constant 0 on local variable 'i', top.cpp:160 [74]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:160) on local variable 'i', top.cpp:160 [85]  (0.000 ns)
	'add' operation 9 bit ('add_ln160', top.cpp:160) [87]  (0.921 ns)
	'select' operation 9 bit ('select_ln160_1', top.cpp:160) [92]  (0.458 ns)
	'getelementptr' operation 8 bit ('C_1_addr', top.cpp:163) [100]  (0.000 ns)
	'load' operation 24 bit ('C_1_load', top.cpp:163) on array 'C_1' [164]  (1.352 ns)

 <State 2>: 2.527ns
The critical path consists of the following:
	'load' operation 24 bit ('C_1_load', top.cpp:163) on array 'C_1' [164]  (1.352 ns)
	'sparsemux' operation 24 bit ('tmp_2', top.cpp:163) [180]  (0.570 ns)
	'sparsemux' operation 24 bit ('tmp_6', top.cpp:163) [232]  (0.605 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('C_addr', top.cpp:160) [86]  (0.000 ns)
	bus write operation ('write_ln163', top.cpp:163) on port 'C' (top.cpp:163) [234]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
