{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1566956031514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1566956031520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 27 20:33:51 2019 " "Processing started: Tue Aug 27 20:33:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1566956031520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566956031520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566956031520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1566956032617 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1566956032617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco7seg-prueba " "Found design unit 1: deco7seg-prueba" {  } { { "deco7seg.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/deco7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566956042531 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco7Seg " "Found entity 1: deco7Seg" {  } { { "deco7seg.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/deco7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566956042531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566956042531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divfreq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divFreq-prueba " "Found design unit 1: divFreq-prueba" {  } { { "divFreq.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/divFreq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566956042533 ""} { "Info" "ISGN_ENTITY_NAME" "1 divFreq " "Found entity 1: divFreq" {  } { { "divFreq.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/divFreq.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566956042533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566956042533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxreloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxreloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXreloj-prueba " "Found design unit 1: MUXreloj-prueba" {  } { { "MUXreloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/MUXreloj.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566956042536 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXreloj " "Found entity 1: MUXreloj" {  } { { "MUXreloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/MUXreloj.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566956042536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566956042536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reloj-prueba " "Found design unit 1: reloj-prueba" {  } { { "reloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/reloj.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566956042539 ""} { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/reloj.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566956042539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566956042539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "total.vhd 2 1 " "Found 2 design units, including 1 entities, in source file total.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 total-prueba " "Found design unit 1: total-prueba" {  } { { "total.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566956042542 ""} { "Info" "ISGN_ENTITY_NAME" "1 total " "Found entity 1: total" {  } { { "total.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1566956042542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1566956042542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "total " "Elaborating entity \"total\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1566956042599 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkp total.vhd(61) " "Verilog HDL or VHDL warning at total.vhd(61): object \"clkp\" assigned a value but never read" {  } { { "total.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1566956042600 "|total"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divFreq divFreq:div " "Elaborating entity \"divFreq\" for hierarchy \"divFreq:div\"" {  } { { "total.vhd" "div" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566956042609 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "state3 divFreq.vhd(16) " "VHDL Signal Declaration warning at divFreq.vhd(16): used explicit default value for signal \"state3\" because signal was never assigned a value" {  } { { "divFreq.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/divFreq.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566956042610 "|total|divFreq:div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count divFreq.vhd(24) " "VHDL Process Statement warning at divFreq.vhd(24): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divFreq.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/divFreq.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566956042610 "|total|divFreq:div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state1 divFreq.vhd(25) " "VHDL Process Statement warning at divFreq.vhd(25): signal \"state1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divFreq.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/divFreq.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566956042610 "|total|divFreq:div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count2 divFreq.vhd(28) " "VHDL Process Statement warning at divFreq.vhd(28): signal \"count2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divFreq.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/divFreq.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566956042610 "|total|divFreq:div"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state2 divFreq.vhd(29) " "VHDL Process Statement warning at divFreq.vhd(29): signal \"state2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divFreq.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/divFreq.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566956042610 "|total|divFreq:div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state1 divFreq.vhd(18) " "VHDL Process Statement warning at divFreq.vhd(18): inferring latch(es) for signal or variable \"state1\", which holds its previous value in one or more paths through the process" {  } { { "divFreq.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/divFreq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1566956042610 "|total|divFreq:div"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state2 divFreq.vhd(18) " "VHDL Process Statement warning at divFreq.vhd(18): inferring latch(es) for signal or variable \"state2\", which holds its previous value in one or more paths through the process" {  } { { "divFreq.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/divFreq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1566956042610 "|total|divFreq:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state2 divFreq.vhd(18) " "Inferred latch for \"state2\" at divFreq.vhd(18)" {  } { { "divFreq.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/divFreq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1566956042610 "|total|divFreq:div"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state1 divFreq.vhd(18) " "Inferred latch for \"state1\" at divFreq.vhd(18)" {  } { { "divFreq.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/divFreq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1566956042610 "|total|divFreq:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXreloj MUXreloj:mux " "Elaborating entity \"MUXreloj\" for hierarchy \"MUXreloj:mux\"" {  } { { "total.vhd" "mux" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566956042611 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk1 MUXreloj.vhd(17) " "VHDL Process Statement warning at MUXreloj.vhd(17): signal \"clk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUXreloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/MUXreloj.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566956042612 "|total|MUXreloj:mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk2 MUXreloj.vhd(19) " "VHDL Process Statement warning at MUXreloj.vhd(19): signal \"clk2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MUXreloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/MUXreloj.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566956042612 "|total|MUXreloj:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reloj reloj:watch " "Elaborating entity \"reloj\" for hierarchy \"reloj:watch\"" {  } { { "total.vhd" "watch" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566956042613 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sseg reloj.vhd(24) " "VHDL Signal Declaration warning at reloj.vhd(24): used explicit default value for signal \"sseg\" because signal was never assigned a value" {  } { { "reloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/reloj.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566956042614 "|total|reloj:watch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdecseg reloj.vhd(25) " "VHDL Signal Declaration warning at reloj.vhd(25): used explicit default value for signal \"sdecseg\" because signal was never assigned a value" {  } { { "reloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/reloj.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566956042614 "|total|reloj:watch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "smin reloj.vhd(26) " "VHDL Signal Declaration warning at reloj.vhd(26): used explicit default value for signal \"smin\" because signal was never assigned a value" {  } { { "reloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/reloj.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566956042614 "|total|reloj:watch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdecmin reloj.vhd(27) " "VHDL Signal Declaration warning at reloj.vhd(27): used explicit default value for signal \"sdecmin\" because signal was never assigned a value" {  } { { "reloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/reloj.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566956042614 "|total|reloj:watch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "shr reloj.vhd(28) " "VHDL Signal Declaration warning at reloj.vhd(28): used explicit default value for signal \"shr\" because signal was never assigned a value" {  } { { "reloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/reloj.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566956042614 "|total|reloj:watch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdechr reloj.vhd(29) " "VHDL Signal Declaration warning at reloj.vhd(29): used explicit default value for signal \"sdechr\" because signal was never assigned a value" {  } { { "reloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/reloj.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1566956042614 "|total|reloj:watch"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_normal reloj.vhd(45) " "VHDL Process Statement warning at reloj.vhd(45): signal \"estado_normal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/reloj.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1566956042614 "|total|reloj:watch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco7Seg deco7Seg:HS " "Elaborating entity \"deco7Seg\" for hierarchy \"deco7Seg:HS\"" {  } { { "total.vhd" "HS" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566956042615 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUXreloj:mux\|salida " "Found clock multiplexer MUXreloj:mux\|salida" {  } { { "MUXreloj.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/MUXreloj.vhd" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1566956042775 "|total|MUXreloj:mux|salida"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1566956042775 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566956043086 "|total|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566956043086 "|total|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566956043086 "|total|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566956043086 "|total|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566956043086 "|total|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "total.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566956043086 "|total|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "total.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1566956043086 "|total|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1566956043086 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1566956043153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1566956043593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1566956043593 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "selection " "No output dependent on input pin \"selection\"" {  } { { "total.vhd" "" { Text "Z:/Istanolion/Documents/GitHub/VLSI/p2/total.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1566956043633 "|total|selection"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1566956043633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1566956043633 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1566956043633 ""} { "Info" "ICUT_CUT_TM_LCELLS" "166 " "Implemented 166 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1566956043633 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1566956043633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1566956043646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 27 20:34:03 2019 " "Processing ended: Tue Aug 27 20:34:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1566956043646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1566956043646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1566956043646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1566956043646 ""}
