<stg><name>relu_stage_0.1</name>


<trans_list>

<trans id="13" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="14" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="15" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:1 %v16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="v16"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:2 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:3 %call_ln0 = call void @relu_stage_0.1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2, i32 %v16, i32 %v431

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:3 %call_ln0 = call void @relu_stage_0.1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2, i32 %v16, i32 %v431

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="9" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:4 %call_ln0 = call void @relu_stage_0.1_Pipeline_l_S_j_0_j1_l_S_i_0_i1, i32 %v14, i32 %v16

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="10" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v431, void @empty_22, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl:4 %call_ln0 = call void @relu_stage_0.1_Pipeline_l_S_j_0_j1_l_S_i_0_i1, i32 %v14, i32 %v16

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="12" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0">
<![CDATA[
codeRepl:5 %ret_ln71 = ret

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="16" name="v14" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="v14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="17" name="v431" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="v431"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="19" from="StgValue_18" to="v16" fromId="18" toId="5">
</dataflow>
<dataflow id="21" from="_ssdm_op_Wait" to="empty" fromId="20" toId="6">
</dataflow>
<dataflow id="23" from="relu_stage_0.1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2" to="call_ln0" fromId="22" toId="7">
</dataflow>
<dataflow id="24" from="v16" to="call_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="25" from="v431" to="call_ln0" fromId="17" toId="7">
</dataflow>
<dataflow id="26" from="relu_stage_0.1_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2" to="call_ln0" fromId="22" toId="8">
</dataflow>
<dataflow id="27" from="v16" to="call_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="28" from="v431" to="call_ln0" fromId="17" toId="8">
</dataflow>
<dataflow id="30" from="relu_stage_0.1_Pipeline_l_S_j_0_j1_l_S_i_0_i1" to="call_ln0" fromId="29" toId="9">
</dataflow>
<dataflow id="31" from="v14" to="call_ln0" fromId="16" toId="9">
</dataflow>
<dataflow id="32" from="v16" to="call_ln0" fromId="5" toId="9">
</dataflow>
<dataflow id="34" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="33" toId="10">
</dataflow>
<dataflow id="35" from="v431" to="specinterface_ln0" fromId="17" toId="10">
</dataflow>
<dataflow id="37" from="empty_22" to="specinterface_ln0" fromId="36" toId="10">
</dataflow>
<dataflow id="39" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="40" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="42" from="empty_18" to="specinterface_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="43" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="44" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="45" from="empty_18" to="specinterface_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="46" from="empty_18" to="specinterface_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="47" from="empty_18" to="specinterface_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="49" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="50" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="51" from="StgValue_38" to="specinterface_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="52" from="empty_18" to="specinterface_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="53" from="empty_18" to="specinterface_ln0" fromId="41" toId="10">
</dataflow>
<dataflow id="54" from="relu_stage_0.1_Pipeline_l_S_j_0_j1_l_S_i_0_i1" to="call_ln0" fromId="29" toId="11">
</dataflow>
<dataflow id="55" from="v14" to="call_ln0" fromId="16" toId="11">
</dataflow>
<dataflow id="56" from="v16" to="call_ln0" fromId="5" toId="11">
</dataflow>
</dataflows>


</stg>
