// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "05/28/2024 22:31:15"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memory_tes2 (
	clock,
	reset,
	address,
	write,
	data_in,
	data_out,
	segmentos_0,
	segmentos_1,
	segmentos_2,
	segmentos_3);
input 	clock;
input 	reset;
input 	[7:0] address;
input 	write;
input 	[7:0] data_in;
output 	[7:0] data_out;
output 	[6:0] segmentos_0;
output 	[6:0] segmentos_1;
output 	[6:0] segmentos_2;
output 	[6:0] segmentos_3;

// Design Ports Information
// data_out[0]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[2]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[3]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[4]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[5]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[6]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out[7]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_0[0]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_0[1]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_0[2]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_0[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_0[4]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_0[5]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_0[6]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_1[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_1[1]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_1[2]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_1[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_1[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_1[5]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_1[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_2[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_2[1]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_2[2]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_2[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_2[4]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_2[5]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_2[6]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_3[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_3[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_3[2]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_3[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_3[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_3[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// segmentos_3[6]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[0]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \data_out[0]~output_o ;
wire \data_out[1]~output_o ;
wire \data_out[2]~output_o ;
wire \data_out[3]~output_o ;
wire \data_out[4]~output_o ;
wire \data_out[5]~output_o ;
wire \data_out[6]~output_o ;
wire \data_out[7]~output_o ;
wire \segmentos_0[0]~output_o ;
wire \segmentos_0[1]~output_o ;
wire \segmentos_0[2]~output_o ;
wire \segmentos_0[3]~output_o ;
wire \segmentos_0[4]~output_o ;
wire \segmentos_0[5]~output_o ;
wire \segmentos_0[6]~output_o ;
wire \segmentos_1[0]~output_o ;
wire \segmentos_1[1]~output_o ;
wire \segmentos_1[2]~output_o ;
wire \segmentos_1[3]~output_o ;
wire \segmentos_1[4]~output_o ;
wire \segmentos_1[5]~output_o ;
wire \segmentos_1[6]~output_o ;
wire \segmentos_2[0]~output_o ;
wire \segmentos_2[1]~output_o ;
wire \segmentos_2[2]~output_o ;
wire \segmentos_2[3]~output_o ;
wire \segmentos_2[4]~output_o ;
wire \segmentos_2[5]~output_o ;
wire \segmentos_2[6]~output_o ;
wire \segmentos_3[0]~output_o ;
wire \segmentos_3[1]~output_o ;
wire \segmentos_3[2]~output_o ;
wire \segmentos_3[3]~output_o ;
wire \segmentos_3[4]~output_o ;
wire \segmentos_3[5]~output_o ;
wire \segmentos_3[6]~output_o ;
wire \address[6]~input_o ;
wire \address[5]~input_o ;
wire \address[3]~input_o ;
wire \address[2]~input_o ;
wire \memory1_inst|input_mux_inst|Equal0~0_combout ;
wire \address[7]~input_o ;
wire \address[4]~input_o ;
wire \address[1]~input_o ;
wire \memory1_inst|input_mux_inst|Equal0~1_combout ;
wire \memory1_inst|input_mux_inst|data_out[4]~13_combout ;
wire \memory1_inst|input_mux_inst|data_out[4]~2_combout ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \data_in[2]~input_o ;
wire \memory1_inst|input_mux_inst|MUX1~0_combout ;
wire \address[0]~input_o ;
wire \memory1_inst|RAM_inst|RW~3499_combout ;
wire \write~input_o ;
wire \memory1_inst|RAM_inst|RW~3650_combout ;
wire \memory1_inst|RAM_inst|RW~3661_combout ;
wire \memory1_inst|RAM_inst|RW~1883_q ;
wire \memory1_inst|RAM_inst|RW~1899feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3489_combout ;
wire \memory1_inst|RAM_inst|RW~3660_combout ;
wire \memory1_inst|RAM_inst|RW~1899_q ;
wire \memory1_inst|RAM_inst|RW~2199_combout ;
wire \memory1_inst|RAM_inst|RW~3504_combout ;
wire \memory1_inst|RAM_inst|RW~3662_combout ;
wire \memory1_inst|RAM_inst|RW~1931_q ;
wire \memory1_inst|RAM_inst|RW~3494_combout ;
wire \memory1_inst|RAM_inst|RW~3659_combout ;
wire \memory1_inst|RAM_inst|RW~1915_q ;
wire \memory1_inst|RAM_inst|RW~2200_combout ;
wire \memory1_inst|RAM_inst|RW~1419feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3645_combout ;
wire \memory1_inst|RAM_inst|RW~3649_combout ;
wire \memory1_inst|RAM_inst|RW~1419_q ;
wire \memory1_inst|RAM_inst|RW~3646_combout ;
wire \memory1_inst|RAM_inst|RW~1387_q ;
wire \memory1_inst|RAM_inst|RW~3648_combout ;
wire \memory1_inst|RAM_inst|RW~1371_q ;
wire \memory1_inst|RAM_inst|RW~1403feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3647_combout ;
wire \memory1_inst|RAM_inst|RW~1403_q ;
wire \memory1_inst|RAM_inst|RW~2192_combout ;
wire \memory1_inst|RAM_inst|RW~2193_combout ;
wire \memory1_inst|RAM_inst|RW~1907feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3449_combout ;
wire \memory1_inst|RAM_inst|RW~3651_combout ;
wire \memory1_inst|RAM_inst|RW~1907_q ;
wire \memory1_inst|RAM_inst|RW~3451_combout ;
wire \memory1_inst|RAM_inst|RW~3653_combout ;
wire \memory1_inst|RAM_inst|RW~1875_q ;
wire \memory1_inst|RAM_inst|RW~3457_combout ;
wire \memory1_inst|RAM_inst|RW~3652_combout ;
wire \memory1_inst|RAM_inst|RW~1891_q ;
wire \memory1_inst|RAM_inst|RW~2194_combout ;
wire \memory1_inst|RAM_inst|RW~3455_combout ;
wire \memory1_inst|RAM_inst|RW~3654_combout ;
wire \memory1_inst|RAM_inst|RW~1923_q ;
wire \memory1_inst|RAM_inst|RW~2195_combout ;
wire \memory1_inst|RAM_inst|RW~3657_combout ;
wire \memory1_inst|RAM_inst|RW~1363_q ;
wire \memory1_inst|RAM_inst|RW~1395feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3656_combout ;
wire \memory1_inst|RAM_inst|RW~1395_q ;
wire \memory1_inst|RAM_inst|RW~2196_combout ;
wire \memory1_inst|RAM_inst|RW~3658_combout ;
wire \memory1_inst|RAM_inst|RW~1411_q ;
wire \memory1_inst|RAM_inst|RW~3655_combout ;
wire \memory1_inst|RAM_inst|RW~1379_q ;
wire \memory1_inst|RAM_inst|RW~2197_combout ;
wire \memory1_inst|RAM_inst|RW~2198_combout ;
wire \memory1_inst|RAM_inst|RW~2201_combout ;
wire \memory1_inst|RAM_inst|RW~3668_combout ;
wire \memory1_inst|RAM_inst|RW~3697_combout ;
wire \memory1_inst|RAM_inst|RW~2019_q ;
wire \memory1_inst|RAM_inst|RW~2051feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3700_combout ;
wire \memory1_inst|RAM_inst|RW~2051_q ;
wire \memory1_inst|RAM_inst|RW~3663_combout ;
wire \memory1_inst|RAM_inst|RW~3699_combout ;
wire \memory1_inst|RAM_inst|RW~1507_q ;
wire \memory1_inst|RAM_inst|RW~3698_combout ;
wire \memory1_inst|RAM_inst|RW~1539_q ;
wire \memory1_inst|RAM_inst|RW~2223_combout ;
wire \memory1_inst|RAM_inst|RW~2224_combout ;
wire \memory1_inst|RAM_inst|RW~1531feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3701_combout ;
wire \memory1_inst|RAM_inst|RW~1531_q ;
wire \memory1_inst|RAM_inst|RW~3704_combout ;
wire \memory1_inst|RAM_inst|RW~2043_q ;
wire \memory1_inst|RAM_inst|RW~3703_combout ;
wire \memory1_inst|RAM_inst|RW~1499_q ;
wire \memory1_inst|RAM_inst|RW~3702_combout ;
wire \memory1_inst|RAM_inst|RW~2011_q ;
wire \memory1_inst|RAM_inst|RW~2225_combout ;
wire \memory1_inst|RAM_inst|RW~2226_combout ;
wire \memory1_inst|RAM_inst|RW~1523feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3705_combout ;
wire \memory1_inst|RAM_inst|RW~1523_q ;
wire \memory1_inst|RAM_inst|RW~3708_combout ;
wire \memory1_inst|RAM_inst|RW~2035_q ;
wire \memory1_inst|RAM_inst|RW~3707_combout ;
wire \memory1_inst|RAM_inst|RW~1491_q ;
wire \memory1_inst|RAM_inst|RW~2003feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3706_combout ;
wire \memory1_inst|RAM_inst|RW~2003_q ;
wire \memory1_inst|RAM_inst|RW~2227_combout ;
wire \memory1_inst|RAM_inst|RW~2228_combout ;
wire \memory1_inst|RAM_inst|RW~2229_combout ;
wire \memory1_inst|RAM_inst|RW~3709_combout ;
wire \memory1_inst|RAM_inst|RW~1547_q ;
wire \memory1_inst|RAM_inst|RW~3712_combout ;
wire \memory1_inst|RAM_inst|RW~2059_q ;
wire \memory1_inst|RAM_inst|RW~2027feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3710_combout ;
wire \memory1_inst|RAM_inst|RW~2027_q ;
wire \memory1_inst|RAM_inst|RW~3711_combout ;
wire \memory1_inst|RAM_inst|RW~1515_q ;
wire \memory1_inst|RAM_inst|RW~2230_combout ;
wire \memory1_inst|RAM_inst|RW~2231_combout ;
wire \memory1_inst|RAM_inst|RW~2232_combout ;
wire \memory1_inst|RAM_inst|RW~3474_combout ;
wire \memory1_inst|RAM_inst|RW~3673_combout ;
wire \memory1_inst|RAM_inst|RW~1443_q ;
wire \memory1_inst|RAM_inst|RW~3484_combout ;
wire \memory1_inst|RAM_inst|RW~3676_combout ;
wire \memory1_inst|RAM_inst|RW~1475_q ;
wire \memory1_inst|RAM_inst|RW~3479_combout ;
wire \memory1_inst|RAM_inst|RW~3675_combout ;
wire \memory1_inst|RAM_inst|RW~1427_q ;
wire \memory1_inst|RAM_inst|RW~1459feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3469_combout ;
wire \memory1_inst|RAM_inst|RW~3674_combout ;
wire \memory1_inst|RAM_inst|RW~1459_q ;
wire \memory1_inst|RAM_inst|RW~2206_combout ;
wire \memory1_inst|RAM_inst|RW~2207_combout ;
wire \memory1_inst|RAM_inst|RW~1971feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3669_combout ;
wire \memory1_inst|RAM_inst|RW~1971_q ;
wire \memory1_inst|RAM_inst|RW~3672_combout ;
wire \memory1_inst|RAM_inst|RW~1987_q ;
wire \memory1_inst|RAM_inst|RW~3671_combout ;
wire \memory1_inst|RAM_inst|RW~1939_q ;
wire \memory1_inst|RAM_inst|RW~3670_combout ;
wire \memory1_inst|RAM_inst|RW~1955_q ;
wire \memory1_inst|RAM_inst|RW~2204_combout ;
wire \memory1_inst|RAM_inst|RW~2205_combout ;
wire \memory1_inst|RAM_inst|RW~2208_combout ;
wire \memory1_inst|RAM_inst|RW~1979feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3426_combout ;
wire \memory1_inst|RAM_inst|RW~3677_combout ;
wire \memory1_inst|RAM_inst|RW~1979_q ;
wire \memory1_inst|RAM_inst|RW~3444_combout ;
wire \memory1_inst|RAM_inst|RW~3680_combout ;
wire \memory1_inst|RAM_inst|RW~1995_q ;
wire \memory1_inst|RAM_inst|RW~3439_combout ;
wire \memory1_inst|RAM_inst|RW~3679_combout ;
wire \memory1_inst|RAM_inst|RW~1947_q ;
wire \memory1_inst|RAM_inst|RW~3434_combout ;
wire \memory1_inst|RAM_inst|RW~3678_combout ;
wire \memory1_inst|RAM_inst|RW~1963_q ;
wire \memory1_inst|RAM_inst|RW~2209_combout ;
wire \memory1_inst|RAM_inst|RW~2210_combout ;
wire \memory1_inst|RAM_inst|RW~1451feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3664_combout ;
wire \memory1_inst|RAM_inst|RW~1451_q ;
wire \memory1_inst|RAM_inst|RW~3667_combout ;
wire \memory1_inst|RAM_inst|RW~1483_q ;
wire \memory1_inst|RAM_inst|RW~3666_combout ;
wire \memory1_inst|RAM_inst|RW~1435_q ;
wire \memory1_inst|RAM_inst|RW~3665_combout ;
wire \memory1_inst|RAM_inst|RW~1467_q ;
wire \memory1_inst|RAM_inst|RW~2202_combout ;
wire \memory1_inst|RAM_inst|RW~2203_combout ;
wire \memory1_inst|RAM_inst|RW~2211_combout ;
wire \memory1_inst|RAM_inst|RW~3681_combout ;
wire \memory1_inst|RAM_inst|RW~1323_q ;
wire \memory1_inst|RAM_inst|RW~3684_combout ;
wire \memory1_inst|RAM_inst|RW~1355_q ;
wire \memory1_inst|RAM_inst|RW~3683_combout ;
wire \memory1_inst|RAM_inst|RW~1307_q ;
wire \memory1_inst|RAM_inst|RW~1339feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3682_combout ;
wire \memory1_inst|RAM_inst|RW~1339_q ;
wire \memory1_inst|RAM_inst|RW~2212_combout ;
wire \memory1_inst|RAM_inst|RW~2213_combout ;
wire \memory1_inst|RAM_inst|RW~1851feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3693_combout ;
wire \memory1_inst|RAM_inst|RW~1851_q ;
wire \memory1_inst|RAM_inst|RW~3696_combout ;
wire \memory1_inst|RAM_inst|RW~1867_q ;
wire \memory1_inst|RAM_inst|RW~3695_combout ;
wire \memory1_inst|RAM_inst|RW~1819_q ;
wire \memory1_inst|RAM_inst|RW~3694_combout ;
wire \memory1_inst|RAM_inst|RW~1835_q ;
wire \memory1_inst|RAM_inst|RW~2219_combout ;
wire \memory1_inst|RAM_inst|RW~2220_combout ;
wire \memory1_inst|RAM_inst|RW~3689_combout ;
wire \memory1_inst|RAM_inst|RW~1315_q ;
wire \memory1_inst|RAM_inst|RW~3692_combout ;
wire \memory1_inst|RAM_inst|RW~1347_q ;
wire \memory1_inst|RAM_inst|RW~3691_combout ;
wire \memory1_inst|RAM_inst|RW~1299_q ;
wire \memory1_inst|RAM_inst|RW~3690_combout ;
wire \memory1_inst|RAM_inst|RW~1331_q ;
wire \memory1_inst|RAM_inst|RW~2216_combout ;
wire \memory1_inst|RAM_inst|RW~2217_combout ;
wire \memory1_inst|RAM_inst|RW~1827feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3685_combout ;
wire \memory1_inst|RAM_inst|RW~1827_q ;
wire \memory1_inst|RAM_inst|RW~3688_combout ;
wire \memory1_inst|RAM_inst|RW~1859_q ;
wire \memory1_inst|RAM_inst|RW~3687_combout ;
wire \memory1_inst|RAM_inst|RW~1811_q ;
wire \memory1_inst|RAM_inst|RW~3686_combout ;
wire \memory1_inst|RAM_inst|RW~1843_q ;
wire \memory1_inst|RAM_inst|RW~2214_combout ;
wire \memory1_inst|RAM_inst|RW~2215_combout ;
wire \memory1_inst|RAM_inst|RW~2218_combout ;
wire \memory1_inst|RAM_inst|RW~2221_combout ;
wire \memory1_inst|RAM_inst|RW~2222_combout ;
wire \memory1_inst|RAM_inst|RW~2233_combout ;
wire \memory1_inst|RAM_inst|RW~3432_combout ;
wire \memory1_inst|RAM_inst|RW~3433_combout ;
wire \memory1_inst|RAM_inst|RW~1723_q ;
wire \memory1_inst|RAM_inst|RW~3425_combout ;
wire \memory1_inst|RAM_inst|RW~3427_combout ;
wire \memory1_inst|RAM_inst|RW~1595_q ;
wire \memory1_inst|RAM_inst|RW~3430_combout ;
wire \memory1_inst|RAM_inst|RW~3431_combout ;
wire \memory1_inst|RAM_inst|RW~1083_q ;
wire \memory1_inst|RAM_inst|RW~1211feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3428_combout ;
wire \memory1_inst|RAM_inst|RW~3429_combout ;
wire \memory1_inst|RAM_inst|RW~1211_q ;
wire \memory1_inst|RAM_inst|RW~2065_combout ;
wire \memory1_inst|RAM_inst|RW~2066_combout ;
wire \memory1_inst|RAM_inst|RW~3448_combout ;
wire \memory1_inst|RAM_inst|RW~1739_q ;
wire \memory1_inst|RAM_inst|RW~3445_combout ;
wire \memory1_inst|RAM_inst|RW~1611_q ;
wire \memory1_inst|RAM_inst|RW~3447_combout ;
wire \memory1_inst|RAM_inst|RW~1099_q ;
wire \memory1_inst|RAM_inst|RW~3446_combout ;
wire \memory1_inst|RAM_inst|RW~1227_q ;
wire \memory1_inst|RAM_inst|RW~2072_combout ;
wire \memory1_inst|RAM_inst|RW~2073_combout ;
wire \memory1_inst|RAM_inst|RW~3435_combout ;
wire \memory1_inst|RAM_inst|RW~1195_q ;
wire \memory1_inst|RAM_inst|RW~3438_combout ;
wire \memory1_inst|RAM_inst|RW~1707_q ;
wire \memory1_inst|RAM_inst|RW~3437_combout ;
wire \memory1_inst|RAM_inst|RW~1067_q ;
wire \memory1_inst|RAM_inst|RW~1579feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3436_combout ;
wire \memory1_inst|RAM_inst|RW~1579_q ;
wire \memory1_inst|RAM_inst|RW~2067_combout ;
wire \memory1_inst|RAM_inst|RW~2068_combout ;
wire \memory1_inst|RAM_inst|RW~3440_combout ;
wire \memory1_inst|RAM_inst|RW~1179_q ;
wire \memory1_inst|RAM_inst|RW~3443_combout ;
wire \memory1_inst|RAM_inst|RW~1691_q ;
wire \memory1_inst|RAM_inst|RW~3442_combout ;
wire \memory1_inst|RAM_inst|RW~1051_q ;
wire \memory1_inst|RAM_inst|RW~1563feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3441_combout ;
wire \memory1_inst|RAM_inst|RW~1563_q ;
wire \memory1_inst|RAM_inst|RW~2069_combout ;
wire \memory1_inst|RAM_inst|RW~2070_combout ;
wire \memory1_inst|RAM_inst|RW~2071_combout ;
wire \memory1_inst|RAM_inst|RW~2074_combout ;
wire \memory1_inst|RAM_inst|RW~3493_combout ;
wire \memory1_inst|RAM_inst|RW~1771_q ;
wire \memory1_inst|RAM_inst|RW~3490_combout ;
wire \memory1_inst|RAM_inst|RW~1259_q ;
wire \memory1_inst|RAM_inst|RW~3492_combout ;
wire \memory1_inst|RAM_inst|RW~1131_q ;
wire \memory1_inst|RAM_inst|RW~3491_combout ;
wire \memory1_inst|RAM_inst|RW~1643_q ;
wire \memory1_inst|RAM_inst|RW~2096_combout ;
wire \memory1_inst|RAM_inst|RW~2097_combout ;
wire \memory1_inst|RAM_inst|RW~1291feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3505_combout ;
wire \memory1_inst|RAM_inst|RW~1291_q ;
wire \memory1_inst|RAM_inst|RW~3508_combout ;
wire \memory1_inst|RAM_inst|RW~1803_q ;
wire \memory1_inst|RAM_inst|RW~3507_combout ;
wire \memory1_inst|RAM_inst|RW~1163_q ;
wire \memory1_inst|RAM_inst|RW~3506_combout ;
wire \memory1_inst|RAM_inst|RW~1675_q ;
wire \memory1_inst|RAM_inst|RW~2103_combout ;
wire \memory1_inst|RAM_inst|RW~2104_combout ;
wire \memory1_inst|RAM_inst|RW~3500_combout ;
wire \memory1_inst|RAM_inst|RW~1243_q ;
wire \memory1_inst|RAM_inst|RW~3503_combout ;
wire \memory1_inst|RAM_inst|RW~1755_q ;
wire \memory1_inst|RAM_inst|RW~3502_combout ;
wire \memory1_inst|RAM_inst|RW~1115_q ;
wire \memory1_inst|RAM_inst|RW~1627feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3501_combout ;
wire \memory1_inst|RAM_inst|RW~1627_q ;
wire \memory1_inst|RAM_inst|RW~2100_combout ;
wire \memory1_inst|RAM_inst|RW~2101_combout ;
wire \memory1_inst|RAM_inst|RW~1275feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3495_combout ;
wire \memory1_inst|RAM_inst|RW~1275_q ;
wire \memory1_inst|RAM_inst|RW~3498_combout ;
wire \memory1_inst|RAM_inst|RW~1787_q ;
wire \memory1_inst|RAM_inst|RW~3497_combout ;
wire \memory1_inst|RAM_inst|RW~1147_q ;
wire \memory1_inst|RAM_inst|RW~1659feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3496_combout ;
wire \memory1_inst|RAM_inst|RW~1659_q ;
wire \memory1_inst|RAM_inst|RW~2098_combout ;
wire \memory1_inst|RAM_inst|RW~2099_combout ;
wire \memory1_inst|RAM_inst|RW~2102_combout ;
wire \memory1_inst|RAM_inst|RW~2105_combout ;
wire \memory1_inst|RAM_inst|RW~3485_combout ;
wire \memory1_inst|RAM_inst|RW~1603_q ;
wire \memory1_inst|RAM_inst|RW~3488_combout ;
wire \memory1_inst|RAM_inst|RW~1731_q ;
wire \memory1_inst|RAM_inst|RW~3487_combout ;
wire \memory1_inst|RAM_inst|RW~1091_q ;
wire \memory1_inst|RAM_inst|RW~1219feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3486_combout ;
wire \memory1_inst|RAM_inst|RW~1219_q ;
wire \memory1_inst|RAM_inst|RW~2092_combout ;
wire \memory1_inst|RAM_inst|RW~2093_combout ;
wire \memory1_inst|RAM_inst|RW~1715feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3473_combout ;
wire \memory1_inst|RAM_inst|RW~1715_q ;
wire \memory1_inst|RAM_inst|RW~3470_combout ;
wire \memory1_inst|RAM_inst|RW~1587_q ;
wire \memory1_inst|RAM_inst|RW~3472_combout ;
wire \memory1_inst|RAM_inst|RW~1075_q ;
wire \memory1_inst|RAM_inst|RW~1203feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3471_combout ;
wire \memory1_inst|RAM_inst|RW~1203_q ;
wire \memory1_inst|RAM_inst|RW~2085_combout ;
wire \memory1_inst|RAM_inst|RW~2086_combout ;
wire \memory1_inst|RAM_inst|RW~1555feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3480_combout ;
wire \memory1_inst|RAM_inst|RW~1555_q ;
wire \memory1_inst|RAM_inst|RW~3483_combout ;
wire \memory1_inst|RAM_inst|RW~1683_q ;
wire \memory1_inst|RAM_inst|RW~3482_combout ;
wire \memory1_inst|RAM_inst|RW~1043_q ;
wire \memory1_inst|RAM_inst|RW~1171feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3481_combout ;
wire \memory1_inst|RAM_inst|RW~1171_q ;
wire \memory1_inst|RAM_inst|RW~2089_combout ;
wire \memory1_inst|RAM_inst|RW~2090_combout ;
wire \memory1_inst|RAM_inst|RW~3475_combout ;
wire \memory1_inst|RAM_inst|RW~1187_q ;
wire \memory1_inst|RAM_inst|RW~3478_combout ;
wire \memory1_inst|RAM_inst|RW~1699_q ;
wire \memory1_inst|RAM_inst|RW~3477_combout ;
wire \memory1_inst|RAM_inst|RW~1059_q ;
wire \memory1_inst|RAM_inst|RW~1571feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3476_combout ;
wire \memory1_inst|RAM_inst|RW~1571_q ;
wire \memory1_inst|RAM_inst|RW~2087_combout ;
wire \memory1_inst|RAM_inst|RW~2088_combout ;
wire \memory1_inst|RAM_inst|RW~2091_combout ;
wire \memory1_inst|RAM_inst|RW~2094_combout ;
wire \memory1_inst|RAM_inst|RW~1763feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3465_combout ;
wire \memory1_inst|RAM_inst|RW~1763_q ;
wire \memory1_inst|RAM_inst|RW~3468_combout ;
wire \memory1_inst|RAM_inst|RW~1795_q ;
wire \memory1_inst|RAM_inst|RW~3467_combout ;
wire \memory1_inst|RAM_inst|RW~1251_q ;
wire \memory1_inst|RAM_inst|RW~1283feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3466_combout ;
wire \memory1_inst|RAM_inst|RW~1283_q ;
wire \memory1_inst|RAM_inst|RW~2082_combout ;
wire \memory1_inst|RAM_inst|RW~2083_combout ;
wire \memory1_inst|RAM_inst|RW~1779feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3454_combout ;
wire \memory1_inst|RAM_inst|RW~1779_q ;
wire \memory1_inst|RAM_inst|RW~3450_combout ;
wire \memory1_inst|RAM_inst|RW~1267_q ;
wire \memory1_inst|RAM_inst|RW~3453_combout ;
wire \memory1_inst|RAM_inst|RW~1235_q ;
wire \memory1_inst|RAM_inst|RW~3452_combout ;
wire \memory1_inst|RAM_inst|RW~1747_q ;
wire \memory1_inst|RAM_inst|RW~2075_combout ;
wire \memory1_inst|RAM_inst|RW~2076_combout ;
wire \memory1_inst|RAM_inst|RW~1139feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3461_combout ;
wire \memory1_inst|RAM_inst|RW~1139_q ;
wire \memory1_inst|RAM_inst|RW~3464_combout ;
wire \memory1_inst|RAM_inst|RW~1651_q ;
wire \memory1_inst|RAM_inst|RW~3463_combout ;
wire \memory1_inst|RAM_inst|RW~1107_q ;
wire \memory1_inst|RAM_inst|RW~1619feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3462_combout ;
wire \memory1_inst|RAM_inst|RW~1619_q ;
wire \memory1_inst|RAM_inst|RW~2079_combout ;
wire \memory1_inst|RAM_inst|RW~2080_combout ;
wire \memory1_inst|RAM_inst|RW~3456_combout ;
wire \memory1_inst|RAM_inst|RW~1155_q ;
wire \memory1_inst|RAM_inst|RW~3460_combout ;
wire \memory1_inst|RAM_inst|RW~1667_q ;
wire \memory1_inst|RAM_inst|RW~3459_combout ;
wire \memory1_inst|RAM_inst|RW~1123_q ;
wire \memory1_inst|RAM_inst|RW~3458_combout ;
wire \memory1_inst|RAM_inst|RW~1635_q ;
wire \memory1_inst|RAM_inst|RW~2077_combout ;
wire \memory1_inst|RAM_inst|RW~2078_combout ;
wire \memory1_inst|RAM_inst|RW~2081_combout ;
wire \memory1_inst|RAM_inst|RW~2084_combout ;
wire \memory1_inst|RAM_inst|RW~2095_combout ;
wire \memory1_inst|RAM_inst|RW~2106_combout ;
wire \memory1_inst|RAM_inst|RW~515feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3515_combout ;
wire \memory1_inst|RAM_inst|RW~3561_combout ;
wire \memory1_inst|RAM_inst|RW~515_q ;
wire \memory1_inst|RAM_inst|RW~3517_combout ;
wire \memory1_inst|RAM_inst|RW~3564_combout ;
wire \memory1_inst|RAM_inst|RW~1027_q ;
wire \memory1_inst|RAM_inst|RW~3563_combout ;
wire \memory1_inst|RAM_inst|RW~451_q ;
wire \memory1_inst|RAM_inst|RW~3562_combout ;
wire \memory1_inst|RAM_inst|RW~963_q ;
wire \memory1_inst|RAM_inst|RW~2138_combout ;
wire \memory1_inst|RAM_inst|RW~2139_combout ;
wire \memory1_inst|RAM_inst|RW~3573_combout ;
wire \memory1_inst|RAM_inst|RW~523_q ;
wire \memory1_inst|RAM_inst|RW~3576_combout ;
wire \memory1_inst|RAM_inst|RW~1035_q ;
wire \memory1_inst|RAM_inst|RW~3575_combout ;
wire \memory1_inst|RAM_inst|RW~459_q ;
wire \memory1_inst|RAM_inst|RW~971feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3574_combout ;
wire \memory1_inst|RAM_inst|RW~971_q ;
wire \memory1_inst|RAM_inst|RW~2145_combout ;
wire \memory1_inst|RAM_inst|RW~2146_combout ;
wire \memory1_inst|RAM_inst|RW~3511_combout ;
wire \memory1_inst|RAM_inst|RW~3565_combout ;
wire \memory1_inst|RAM_inst|RW~843_q ;
wire \memory1_inst|RAM_inst|RW~3568_combout ;
wire \memory1_inst|RAM_inst|RW~907_q ;
wire \memory1_inst|RAM_inst|RW~3509_combout ;
wire \memory1_inst|RAM_inst|RW~3567_combout ;
wire \memory1_inst|RAM_inst|RW~331_q ;
wire \memory1_inst|RAM_inst|RW~395feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3566_combout ;
wire \memory1_inst|RAM_inst|RW~395_q ;
wire \memory1_inst|RAM_inst|RW~2140_combout ;
wire \memory1_inst|RAM_inst|RW~2141_combout ;
wire \memory1_inst|RAM_inst|RW~3569_combout ;
wire \memory1_inst|RAM_inst|RW~387_q ;
wire \memory1_inst|RAM_inst|RW~3572_combout ;
wire \memory1_inst|RAM_inst|RW~899_q ;
wire \memory1_inst|RAM_inst|RW~3571_combout ;
wire \memory1_inst|RAM_inst|RW~323_q ;
wire \memory1_inst|RAM_inst|RW~3570_combout ;
wire \memory1_inst|RAM_inst|RW~835_q ;
wire \memory1_inst|RAM_inst|RW~2142_combout ;
wire \memory1_inst|RAM_inst|RW~2143_combout ;
wire \memory1_inst|RAM_inst|RW~2144_combout ;
wire \memory1_inst|RAM_inst|RW~2147_combout ;
wire \memory1_inst|RAM_inst|RW~3514_combout ;
wire \memory1_inst|RAM_inst|RW~891_q ;
wire \memory1_inst|RAM_inst|RW~3510_combout ;
wire \memory1_inst|RAM_inst|RW~379_q ;
wire \memory1_inst|RAM_inst|RW~3513_combout ;
wire \memory1_inst|RAM_inst|RW~371_q ;
wire \memory1_inst|RAM_inst|RW~3512_combout ;
wire \memory1_inst|RAM_inst|RW~883_q ;
wire \memory1_inst|RAM_inst|RW~2107_combout ;
wire \memory1_inst|RAM_inst|RW~2108_combout ;
wire \memory1_inst|RAM_inst|RW~507feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3525_combout ;
wire \memory1_inst|RAM_inst|RW~507_q ;
wire \memory1_inst|RAM_inst|RW~3528_combout ;
wire \memory1_inst|RAM_inst|RW~1019_q ;
wire \memory1_inst|RAM_inst|RW~3527_combout ;
wire \memory1_inst|RAM_inst|RW~499_q ;
wire \memory1_inst|RAM_inst|RW~1011feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3526_combout ;
wire \memory1_inst|RAM_inst|RW~1011_q ;
wire \memory1_inst|RAM_inst|RW~2114_combout ;
wire \memory1_inst|RAM_inst|RW~2115_combout ;
wire \memory1_inst|RAM_inst|RW~315feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3521_combout ;
wire \memory1_inst|RAM_inst|RW~315_q ;
wire \memory1_inst|RAM_inst|RW~3524_combout ;
wire \memory1_inst|RAM_inst|RW~827_q ;
wire \memory1_inst|RAM_inst|RW~3523_combout ;
wire \memory1_inst|RAM_inst|RW~307_q ;
wire \memory1_inst|RAM_inst|RW~3522_combout ;
wire \memory1_inst|RAM_inst|RW~819_q ;
wire \memory1_inst|RAM_inst|RW~2111_combout ;
wire \memory1_inst|RAM_inst|RW~2112_combout ;
wire \memory1_inst|RAM_inst|RW~443feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3516_combout ;
wire \memory1_inst|RAM_inst|RW~443_q ;
wire \memory1_inst|RAM_inst|RW~3520_combout ;
wire \memory1_inst|RAM_inst|RW~955_q ;
wire \memory1_inst|RAM_inst|RW~3519_combout ;
wire \memory1_inst|RAM_inst|RW~435_q ;
wire \memory1_inst|RAM_inst|RW~947feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3518_combout ;
wire \memory1_inst|RAM_inst|RW~947_q ;
wire \memory1_inst|RAM_inst|RW~2109_combout ;
wire \memory1_inst|RAM_inst|RW~2110_combout ;
wire \memory1_inst|RAM_inst|RW~2113_combout ;
wire \memory1_inst|RAM_inst|RW~2116_combout ;
wire \memory1_inst|RAM_inst|RW~483feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3529_combout ;
wire \memory1_inst|RAM_inst|RW~483_q ;
wire \memory1_inst|RAM_inst|RW~3532_combout ;
wire \memory1_inst|RAM_inst|RW~491_q ;
wire \memory1_inst|RAM_inst|RW~3531_combout ;
wire \memory1_inst|RAM_inst|RW~419_q ;
wire \memory1_inst|RAM_inst|RW~427feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3530_combout ;
wire \memory1_inst|RAM_inst|RW~427_q ;
wire \memory1_inst|RAM_inst|RW~2117_combout ;
wire \memory1_inst|RAM_inst|RW~2118_combout ;
wire \memory1_inst|RAM_inst|RW~3539_combout ;
wire \memory1_inst|RAM_inst|RW~291_q ;
wire \memory1_inst|RAM_inst|RW~3538_combout ;
wire \memory1_inst|RAM_inst|RW~299_q ;
wire \memory1_inst|RAM_inst|RW~2121_combout ;
wire \memory1_inst|RAM_inst|RW~3540_combout ;
wire \memory1_inst|RAM_inst|RW~363_q ;
wire \memory1_inst|RAM_inst|RW~355feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3537_combout ;
wire \memory1_inst|RAM_inst|RW~355_q ;
wire \memory1_inst|RAM_inst|RW~2122_combout ;
wire \memory1_inst|RAM_inst|RW~867feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3533_combout ;
wire \memory1_inst|RAM_inst|RW~867_q ;
wire \memory1_inst|RAM_inst|RW~3536_combout ;
wire \memory1_inst|RAM_inst|RW~875_q ;
wire \memory1_inst|RAM_inst|RW~3535_combout ;
wire \memory1_inst|RAM_inst|RW~803_q ;
wire \memory1_inst|RAM_inst|RW~3534_combout ;
wire \memory1_inst|RAM_inst|RW~811_q ;
wire \memory1_inst|RAM_inst|RW~2119_combout ;
wire \memory1_inst|RAM_inst|RW~2120_combout ;
wire \memory1_inst|RAM_inst|RW~2123_combout ;
wire \memory1_inst|RAM_inst|RW~3541_combout ;
wire \memory1_inst|RAM_inst|RW~995_q ;
wire \memory1_inst|RAM_inst|RW~3544_combout ;
wire \memory1_inst|RAM_inst|RW~1003_q ;
wire \memory1_inst|RAM_inst|RW~3543_combout ;
wire \memory1_inst|RAM_inst|RW~931_q ;
wire \memory1_inst|RAM_inst|RW~3542_combout ;
wire \memory1_inst|RAM_inst|RW~939_q ;
wire \memory1_inst|RAM_inst|RW~2124_combout ;
wire \memory1_inst|RAM_inst|RW~2125_combout ;
wire \memory1_inst|RAM_inst|RW~2126_combout ;
wire \memory1_inst|RAM_inst|RW~979feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3557_combout ;
wire \memory1_inst|RAM_inst|RW~979_q ;
wire \memory1_inst|RAM_inst|RW~3560_combout ;
wire \memory1_inst|RAM_inst|RW~987_q ;
wire \memory1_inst|RAM_inst|RW~3559_combout ;
wire \memory1_inst|RAM_inst|RW~915_q ;
wire \memory1_inst|RAM_inst|RW~3558_combout ;
wire \memory1_inst|RAM_inst|RW~923_q ;
wire \memory1_inst|RAM_inst|RW~2134_combout ;
wire \memory1_inst|RAM_inst|RW~2135_combout ;
wire \memory1_inst|RAM_inst|RW~3553_combout ;
wire \memory1_inst|RAM_inst|RW~283_q ;
wire \memory1_inst|RAM_inst|RW~3556_combout ;
wire \memory1_inst|RAM_inst|RW~347_q ;
wire \memory1_inst|RAM_inst|RW~3555_combout ;
wire \memory1_inst|RAM_inst|RW~275_q ;
wire \memory1_inst|RAM_inst|RW~339feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3554_combout ;
wire \memory1_inst|RAM_inst|RW~339_q ;
wire \memory1_inst|RAM_inst|RW~2131_combout ;
wire \memory1_inst|RAM_inst|RW~2132_combout ;
wire \memory1_inst|RAM_inst|RW~3549_combout ;
wire \memory1_inst|RAM_inst|RW~411_q ;
wire \memory1_inst|RAM_inst|RW~3552_combout ;
wire \memory1_inst|RAM_inst|RW~475_q ;
wire \memory1_inst|RAM_inst|RW~3551_combout ;
wire \memory1_inst|RAM_inst|RW~403_q ;
wire \memory1_inst|RAM_inst|RW~467feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3550_combout ;
wire \memory1_inst|RAM_inst|RW~467_q ;
wire \memory1_inst|RAM_inst|RW~2129_combout ;
wire \memory1_inst|RAM_inst|RW~2130_combout ;
wire \memory1_inst|RAM_inst|RW~2133_combout ;
wire \memory1_inst|RAM_inst|RW~3545_combout ;
wire \memory1_inst|RAM_inst|RW~851_q ;
wire \memory1_inst|RAM_inst|RW~3548_combout ;
wire \memory1_inst|RAM_inst|RW~859_q ;
wire \memory1_inst|RAM_inst|RW~3547_combout ;
wire \memory1_inst|RAM_inst|RW~787_q ;
wire \memory1_inst|RAM_inst|RW~3546_combout ;
wire \memory1_inst|RAM_inst|RW~795_q ;
wire \memory1_inst|RAM_inst|RW~2127_combout ;
wire \memory1_inst|RAM_inst|RW~2128_combout ;
wire \memory1_inst|RAM_inst|RW~2136_combout ;
wire \memory1_inst|RAM_inst|RW~2137_combout ;
wire \memory1_inst|RAM_inst|RW~2148_combout ;
wire \memory1_inst|RAM_inst|RW~763feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3595_combout ;
wire \memory1_inst|RAM_inst|RW~3641_combout ;
wire \memory1_inst|RAM_inst|RW~763_q ;
wire \memory1_inst|RAM_inst|RW~3644_combout ;
wire \memory1_inst|RAM_inst|RW~779_q ;
wire \memory1_inst|RAM_inst|RW~3597_combout ;
wire \memory1_inst|RAM_inst|RW~3643_combout ;
wire \memory1_inst|RAM_inst|RW~251_q ;
wire \memory1_inst|RAM_inst|RW~267feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3642_combout ;
wire \memory1_inst|RAM_inst|RW~267_q ;
wire \memory1_inst|RAM_inst|RW~2187_combout ;
wire \memory1_inst|RAM_inst|RW~2188_combout ;
wire \memory1_inst|RAM_inst|RW~699feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3629_combout ;
wire \memory1_inst|RAM_inst|RW~699_q ;
wire \memory1_inst|RAM_inst|RW~3632_combout ;
wire \memory1_inst|RAM_inst|RW~715_q ;
wire \memory1_inst|RAM_inst|RW~3631_combout ;
wire \memory1_inst|RAM_inst|RW~187_q ;
wire \memory1_inst|RAM_inst|RW~3630_combout ;
wire \memory1_inst|RAM_inst|RW~203_q ;
wire \memory1_inst|RAM_inst|RW~2180_combout ;
wire \memory1_inst|RAM_inst|RW~2181_combout ;
wire \memory1_inst|RAM_inst|RW~3637_combout ;
wire \memory1_inst|RAM_inst|RW~691_q ;
wire \memory1_inst|RAM_inst|RW~3640_combout ;
wire \memory1_inst|RAM_inst|RW~707_q ;
wire \memory1_inst|RAM_inst|RW~3639_combout ;
wire \memory1_inst|RAM_inst|RW~179_q ;
wire \memory1_inst|RAM_inst|RW~195feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3638_combout ;
wire \memory1_inst|RAM_inst|RW~195_q ;
wire \memory1_inst|RAM_inst|RW~2184_combout ;
wire \memory1_inst|RAM_inst|RW~2185_combout ;
wire \memory1_inst|RAM_inst|RW~3635_combout ;
wire \memory1_inst|RAM_inst|RW~243_q ;
wire \memory1_inst|RAM_inst|RW~259feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3634_combout ;
wire \memory1_inst|RAM_inst|RW~259_q ;
wire \memory1_inst|RAM_inst|RW~2182_combout ;
wire \memory1_inst|RAM_inst|RW~3636_combout ;
wire \memory1_inst|RAM_inst|RW~771_q ;
wire \memory1_inst|RAM_inst|RW~755feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3633_combout ;
wire \memory1_inst|RAM_inst|RW~755_q ;
wire \memory1_inst|RAM_inst|RW~2183_combout ;
wire \memory1_inst|RAM_inst|RW~2186_combout ;
wire \memory1_inst|RAM_inst|RW~2189_combout ;
wire \memory1_inst|RAM_inst|RW~3577_combout ;
wire \memory1_inst|RAM_inst|RW~3582_combout ;
wire \memory1_inst|RAM_inst|RW~643_q ;
wire \memory1_inst|RAM_inst|RW~3578_combout ;
wire \memory1_inst|RAM_inst|RW~579_q ;
wire \memory1_inst|RAM_inst|RW~3579_combout ;
wire \memory1_inst|RAM_inst|RW~3581_combout ;
wire \memory1_inst|RAM_inst|RW~67_q ;
wire \memory1_inst|RAM_inst|RW~3580_combout ;
wire \memory1_inst|RAM_inst|RW~131_q ;
wire \memory1_inst|RAM_inst|RW~2149_combout ;
wire \memory1_inst|RAM_inst|RW~2150_combout ;
wire \memory1_inst|RAM_inst|RW~3583_combout ;
wire \memory1_inst|RAM_inst|RW~571_q ;
wire \memory1_inst|RAM_inst|RW~3586_combout ;
wire \memory1_inst|RAM_inst|RW~635_q ;
wire \memory1_inst|RAM_inst|RW~3585_combout ;
wire \memory1_inst|RAM_inst|RW~59_q ;
wire \memory1_inst|RAM_inst|RW~3584_combout ;
wire \memory1_inst|RAM_inst|RW~123_q ;
wire \memory1_inst|RAM_inst|RW~2151_combout ;
wire \memory1_inst|RAM_inst|RW~2152_combout ;
wire \memory1_inst|RAM_inst|RW~3587_combout ;
wire \memory1_inst|RAM_inst|RW~563_q ;
wire \memory1_inst|RAM_inst|RW~3590_combout ;
wire \memory1_inst|RAM_inst|RW~627_q ;
wire \memory1_inst|RAM_inst|RW~3589_combout ;
wire \memory1_inst|RAM_inst|RW~51_q ;
wire \memory1_inst|RAM_inst|RW~3588_combout ;
wire \memory1_inst|RAM_inst|RW~115_q ;
wire \memory1_inst|RAM_inst|RW~2153_combout ;
wire \memory1_inst|RAM_inst|RW~2154_combout ;
wire \memory1_inst|RAM_inst|RW~2155_combout ;
wire \memory1_inst|RAM_inst|RW~587feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3591_combout ;
wire \memory1_inst|RAM_inst|RW~587_q ;
wire \memory1_inst|RAM_inst|RW~3594_combout ;
wire \memory1_inst|RAM_inst|RW~651_q ;
wire \memory1_inst|RAM_inst|RW~3593_combout ;
wire \memory1_inst|RAM_inst|RW~75_q ;
wire \memory1_inst|RAM_inst|RW~3592_combout ;
wire \memory1_inst|RAM_inst|RW~139_q ;
wire \memory1_inst|RAM_inst|RW~2156_combout ;
wire \memory1_inst|RAM_inst|RW~2157_combout ;
wire \memory1_inst|RAM_inst|RW~2158_combout ;
wire \memory1_inst|RAM_inst|RW~603feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3625_combout ;
wire \memory1_inst|RAM_inst|RW~603_q ;
wire \memory1_inst|RAM_inst|RW~3628_combout ;
wire \memory1_inst|RAM_inst|RW~619_q ;
wire \memory1_inst|RAM_inst|RW~3627_combout ;
wire \memory1_inst|RAM_inst|RW~91_q ;
wire \memory1_inst|RAM_inst|RW~3626_combout ;
wire \memory1_inst|RAM_inst|RW~107_q ;
wire \memory1_inst|RAM_inst|RW~2176_combout ;
wire \memory1_inst|RAM_inst|RW~2177_combout ;
wire \memory1_inst|RAM_inst|RW~595feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3613_combout ;
wire \memory1_inst|RAM_inst|RW~595_q ;
wire \memory1_inst|RAM_inst|RW~3615_combout ;
wire \memory1_inst|RAM_inst|RW~83_q ;
wire \memory1_inst|RAM_inst|RW~3614_combout ;
wire \memory1_inst|RAM_inst|RW~99_q ;
wire \memory1_inst|RAM_inst|RW~2169_combout ;
wire \memory1_inst|RAM_inst|RW~611feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3616_combout ;
wire \memory1_inst|RAM_inst|RW~611_q ;
wire \memory1_inst|RAM_inst|RW~2170_combout ;
wire \memory1_inst|RAM_inst|RW~3617_combout ;
wire \memory1_inst|RAM_inst|RW~539_q ;
wire \memory1_inst|RAM_inst|RW~3620_combout ;
wire \memory1_inst|RAM_inst|RW~555_q ;
wire \memory1_inst|RAM_inst|RW~3619_combout ;
wire \memory1_inst|RAM_inst|RW~27_q ;
wire \memory1_inst|RAM_inst|RW~43feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3618_combout ;
wire \memory1_inst|RAM_inst|RW~43_q ;
wire \memory1_inst|RAM_inst|RW~2171_combout ;
wire \memory1_inst|RAM_inst|RW~2172_combout ;
wire \memory1_inst|RAM_inst|RW~3621_combout ;
wire \memory1_inst|RAM_inst|RW~531_q ;
wire \memory1_inst|RAM_inst|RW~3624_combout ;
wire \memory1_inst|RAM_inst|RW~547_q ;
wire \memory1_inst|RAM_inst|RW~3623_combout ;
wire \memory1_inst|RAM_inst|RW~19_q ;
wire \memory1_inst|RAM_inst|RW~3622_combout ;
wire \memory1_inst|RAM_inst|RW~35_q ;
wire \memory1_inst|RAM_inst|RW~2173_combout ;
wire \memory1_inst|RAM_inst|RW~2174_combout ;
wire \memory1_inst|RAM_inst|RW~2175_combout ;
wire \memory1_inst|RAM_inst|RW~2178_combout ;
wire \memory1_inst|RAM_inst|RW~3596_combout ;
wire \memory1_inst|RAM_inst|RW~723_q ;
wire \memory1_inst|RAM_inst|RW~3600_combout ;
wire \memory1_inst|RAM_inst|RW~739_q ;
wire \memory1_inst|RAM_inst|RW~3599_combout ;
wire \memory1_inst|RAM_inst|RW~211_q ;
wire \memory1_inst|RAM_inst|RW~227feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3598_combout ;
wire \memory1_inst|RAM_inst|RW~227_q ;
wire \memory1_inst|RAM_inst|RW~2159_combout ;
wire \memory1_inst|RAM_inst|RW~2160_combout ;
wire \memory1_inst|RAM_inst|RW~731feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3609_combout ;
wire \memory1_inst|RAM_inst|RW~731_q ;
wire \memory1_inst|RAM_inst|RW~3612_combout ;
wire \memory1_inst|RAM_inst|RW~747_q ;
wire \memory1_inst|RAM_inst|RW~3611_combout ;
wire \memory1_inst|RAM_inst|RW~219_q ;
wire \memory1_inst|RAM_inst|RW~3610_combout ;
wire \memory1_inst|RAM_inst|RW~235_q ;
wire \memory1_inst|RAM_inst|RW~2166_combout ;
wire \memory1_inst|RAM_inst|RW~2167_combout ;
wire \memory1_inst|RAM_inst|RW~667feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3601_combout ;
wire \memory1_inst|RAM_inst|RW~667_q ;
wire \memory1_inst|RAM_inst|RW~3604_combout ;
wire \memory1_inst|RAM_inst|RW~683_q ;
wire \memory1_inst|RAM_inst|RW~3603_combout ;
wire \memory1_inst|RAM_inst|RW~155_q ;
wire \memory1_inst|RAM_inst|RW~171feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3602_combout ;
wire \memory1_inst|RAM_inst|RW~171_q ;
wire \memory1_inst|RAM_inst|RW~2161_combout ;
wire \memory1_inst|RAM_inst|RW~2162_combout ;
wire \memory1_inst|RAM_inst|RW~3605_combout ;
wire \memory1_inst|RAM_inst|RW~659_q ;
wire \memory1_inst|RAM_inst|RW~3608_combout ;
wire \memory1_inst|RAM_inst|RW~675_q ;
wire \memory1_inst|RAM_inst|RW~3607_combout ;
wire \memory1_inst|RAM_inst|RW~147_q ;
wire \memory1_inst|RAM_inst|RW~163feeder_combout ;
wire \memory1_inst|RAM_inst|RW~3606_combout ;
wire \memory1_inst|RAM_inst|RW~163_q ;
wire \memory1_inst|RAM_inst|RW~2163_combout ;
wire \memory1_inst|RAM_inst|RW~2164_combout ;
wire \memory1_inst|RAM_inst|RW~2165_combout ;
wire \memory1_inst|RAM_inst|RW~2168_combout ;
wire \memory1_inst|RAM_inst|RW~2179_combout ;
wire \memory1_inst|RAM_inst|RW~2190_combout ;
wire \memory1_inst|RAM_inst|RW~2191_combout ;
wire \memory1_inst|RAM_inst|RW~2234_combout ;
wire \memory1_inst|RAM_inst|data_out[0]~0_combout ;
wire \memory1_inst|ROM_inst|Mux5~0_combout ;
wire \memory1_inst|ROM_inst|Mux5~1_combout ;
wire \memory1_inst|ROM_inst|Mux5~2_combout ;
wire \memory1_inst|input_mux_inst|data_out[4]~3_combout ;
wire \memory1_inst|input_mux_inst|data_out[2]~4_combout ;
wire \reset~input_o ;
wire \memory1_inst|input_mux_inst|Equal0~2_combout ;
wire \memory1_inst|output_ports_inst|process_00~0_combout ;
wire \memory1_inst|output_ports_inst|process_01~0_combout ;
wire \memory1_inst|ROM_inst|Mux6~0_combout ;
wire \memory1_inst|ROM_inst|Mux6~1_combout ;
wire \data_in[1]~input_o ;
wire \memory1_inst|RAM_inst|RW~1154_q ;
wire \memory1_inst|RAM_inst|RW~1410_q ;
wire \memory1_inst|RAM_inst|RW~2422_combout ;
wire \memory1_inst|RAM_inst|RW~1538_q ;
wire \memory1_inst|RAM_inst|RW~1282_q ;
wire \memory1_inst|RAM_inst|RW~2423_combout ;
wire \memory1_inst|RAM_inst|RW~1394feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1394_q ;
wire \memory1_inst|RAM_inst|RW~1522feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1522_q ;
wire \memory1_inst|RAM_inst|RW~1138_q ;
wire \memory1_inst|RAM_inst|RW~1266_q ;
wire \memory1_inst|RAM_inst|RW~2415_combout ;
wire \memory1_inst|RAM_inst|RW~2416_combout ;
wire \memory1_inst|RAM_inst|RW~1234_q ;
wire \memory1_inst|RAM_inst|RW~1490_q ;
wire \memory1_inst|RAM_inst|RW~1106_q ;
wire \memory1_inst|RAM_inst|RW~1362_q ;
wire \memory1_inst|RAM_inst|RW~2419_combout ;
wire \memory1_inst|RAM_inst|RW~2420_combout ;
wire \memory1_inst|RAM_inst|RW~1250feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1250_q ;
wire \memory1_inst|RAM_inst|RW~1506_q ;
wire \memory1_inst|RAM_inst|RW~1122_q ;
wire \memory1_inst|RAM_inst|RW~1378_q ;
wire \memory1_inst|RAM_inst|RW~2417_combout ;
wire \memory1_inst|RAM_inst|RW~2418_combout ;
wire \memory1_inst|RAM_inst|RW~2421_combout ;
wire \memory1_inst|RAM_inst|RW~2424_combout ;
wire \memory1_inst|RAM_inst|RW~1458feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1458_q ;
wire \memory1_inst|RAM_inst|RW~1426_q ;
wire \memory1_inst|RAM_inst|RW~1298_q ;
wire \memory1_inst|RAM_inst|RW~1330_q ;
wire \memory1_inst|RAM_inst|RW~2425_combout ;
wire \memory1_inst|RAM_inst|RW~2426_combout ;
wire \memory1_inst|RAM_inst|RW~1442feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1442_q ;
wire \memory1_inst|RAM_inst|RW~1474_q ;
wire \memory1_inst|RAM_inst|RW~1314_q ;
wire \memory1_inst|RAM_inst|RW~1346feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1346_q ;
wire \memory1_inst|RAM_inst|RW~2432_combout ;
wire \memory1_inst|RAM_inst|RW~2433_combout ;
wire \memory1_inst|RAM_inst|RW~1170feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1170_q ;
wire \memory1_inst|RAM_inst|RW~1202feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1202_q ;
wire \memory1_inst|RAM_inst|RW~1042_q ;
wire \memory1_inst|RAM_inst|RW~1074_q ;
wire \memory1_inst|RAM_inst|RW~2429_combout ;
wire \memory1_inst|RAM_inst|RW~2430_combout ;
wire \memory1_inst|RAM_inst|RW~1090_q ;
wire \memory1_inst|RAM_inst|RW~1218_q ;
wire \memory1_inst|RAM_inst|RW~1058_q ;
wire \memory1_inst|RAM_inst|RW~1186feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1186_q ;
wire \memory1_inst|RAM_inst|RW~2427_combout ;
wire \memory1_inst|RAM_inst|RW~2428_combout ;
wire \memory1_inst|RAM_inst|RW~2431_combout ;
wire \memory1_inst|RAM_inst|RW~2434_combout ;
wire \memory1_inst|RAM_inst|RW~2435_combout ;
wire \memory1_inst|RAM_inst|RW~1418feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1418_q ;
wire \memory1_inst|RAM_inst|RW~1546_q ;
wire \memory1_inst|RAM_inst|RW~1402_q ;
wire \memory1_inst|RAM_inst|RW~1530_q ;
wire \memory1_inst|RAM_inst|RW~2443_combout ;
wire \memory1_inst|RAM_inst|RW~2444_combout ;
wire \memory1_inst|RAM_inst|RW~1290_q ;
wire \memory1_inst|RAM_inst|RW~1162_q ;
wire \memory1_inst|RAM_inst|RW~1146_q ;
wire \memory1_inst|RAM_inst|RW~1274_q ;
wire \memory1_inst|RAM_inst|RW~2436_combout ;
wire \memory1_inst|RAM_inst|RW~2437_combout ;
wire \memory1_inst|RAM_inst|RW~1514_q ;
wire \memory1_inst|RAM_inst|RW~1386_q ;
wire \memory1_inst|RAM_inst|RW~1370_q ;
wire \memory1_inst|RAM_inst|RW~1498_q ;
wire \memory1_inst|RAM_inst|RW~2438_combout ;
wire \memory1_inst|RAM_inst|RW~2439_combout ;
wire \memory1_inst|RAM_inst|RW~1130_q ;
wire \memory1_inst|RAM_inst|RW~1258_q ;
wire \memory1_inst|RAM_inst|RW~1114_q ;
wire \memory1_inst|RAM_inst|RW~1242feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1242_q ;
wire \memory1_inst|RAM_inst|RW~2440_combout ;
wire \memory1_inst|RAM_inst|RW~2441_combout ;
wire \memory1_inst|RAM_inst|RW~2442_combout ;
wire \memory1_inst|RAM_inst|RW~2445_combout ;
wire \memory1_inst|RAM_inst|RW~1226feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1226_q ;
wire \memory1_inst|RAM_inst|RW~1098_q ;
wire \memory1_inst|RAM_inst|RW~1066_q ;
wire \memory1_inst|RAM_inst|RW~1194feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1194_q ;
wire \memory1_inst|RAM_inst|RW~2405_combout ;
wire \memory1_inst|RAM_inst|RW~2406_combout ;
wire \memory1_inst|RAM_inst|RW~1482feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1482_q ;
wire \memory1_inst|RAM_inst|RW~1450_q ;
wire \memory1_inst|RAM_inst|RW~1322_q ;
wire \memory1_inst|RAM_inst|RW~1354_q ;
wire \memory1_inst|RAM_inst|RW~2412_combout ;
wire \memory1_inst|RAM_inst|RW~2413_combout ;
wire \memory1_inst|RAM_inst|RW~1082feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1082_q ;
wire \memory1_inst|RAM_inst|RW~1210_q ;
wire \memory1_inst|RAM_inst|RW~1050_q ;
wire \memory1_inst|RAM_inst|RW~1178_q ;
wire \memory1_inst|RAM_inst|RW~2409_combout ;
wire \memory1_inst|RAM_inst|RW~2410_combout ;
wire \memory1_inst|RAM_inst|RW~1306_q ;
wire \memory1_inst|RAM_inst|RW~1338feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1338_q ;
wire \memory1_inst|RAM_inst|RW~2407_combout ;
wire \memory1_inst|RAM_inst|RW~1466_q ;
wire \memory1_inst|RAM_inst|RW~1434_q ;
wire \memory1_inst|RAM_inst|RW~2408_combout ;
wire \memory1_inst|RAM_inst|RW~2411_combout ;
wire \memory1_inst|RAM_inst|RW~2414_combout ;
wire \memory1_inst|RAM_inst|RW~2446_combout ;
wire \memory1_inst|RAM_inst|RW~1978_q ;
wire \memory1_inst|RAM_inst|RW~2042_q ;
wire \memory1_inst|RAM_inst|RW~1946_q ;
wire \memory1_inst|RAM_inst|RW~2010feeder_combout ;
wire \memory1_inst|RAM_inst|RW~2010_q ;
wire \memory1_inst|RAM_inst|RW~2539_combout ;
wire \memory1_inst|RAM_inst|RW~2540_combout ;
wire \memory1_inst|RAM_inst|RW~1914feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1914_q ;
wire \memory1_inst|RAM_inst|RW~1850_q ;
wire \memory1_inst|RAM_inst|RW~1818_q ;
wire \memory1_inst|RAM_inst|RW~1882feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1882_q ;
wire \memory1_inst|RAM_inst|RW~2532_combout ;
wire \memory1_inst|RAM_inst|RW~2533_combout ;
wire \memory1_inst|RAM_inst|RW~1938_q ;
wire \memory1_inst|RAM_inst|RW~2002feeder_combout ;
wire \memory1_inst|RAM_inst|RW~2002_q ;
wire \memory1_inst|RAM_inst|RW~2534_combout ;
wire \memory1_inst|RAM_inst|RW~2034_q ;
wire \memory1_inst|RAM_inst|RW~1970_q ;
wire \memory1_inst|RAM_inst|RW~2535_combout ;
wire \memory1_inst|RAM_inst|RW~1842feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1842_q ;
wire \memory1_inst|RAM_inst|RW~1906_q ;
wire \memory1_inst|RAM_inst|RW~1810_q ;
wire \memory1_inst|RAM_inst|RW~1874feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1874_q ;
wire \memory1_inst|RAM_inst|RW~2536_combout ;
wire \memory1_inst|RAM_inst|RW~2537_combout ;
wire \memory1_inst|RAM_inst|RW~2538_combout ;
wire \memory1_inst|RAM_inst|RW~2541_combout ;
wire \memory1_inst|RAM_inst|RW~1786feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1786_q ;
wire \memory1_inst|RAM_inst|RW~1778feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1778_q ;
wire \memory1_inst|RAM_inst|RW~1722_q ;
wire \memory1_inst|RAM_inst|RW~1714_q ;
wire \memory1_inst|RAM_inst|RW~2559_combout ;
wire \memory1_inst|RAM_inst|RW~2560_combout ;
wire \memory1_inst|RAM_inst|RW~1650feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1650_q ;
wire \memory1_inst|RAM_inst|RW~1658_q ;
wire \memory1_inst|RAM_inst|RW~1586_q ;
wire \memory1_inst|RAM_inst|RW~1594_q ;
wire \memory1_inst|RAM_inst|RW~2552_combout ;
wire \memory1_inst|RAM_inst|RW~2553_combout ;
wire \memory1_inst|RAM_inst|RW~1562feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1562_q ;
wire \memory1_inst|RAM_inst|RW~1626_q ;
wire \memory1_inst|RAM_inst|RW~1554_q ;
wire \memory1_inst|RAM_inst|RW~1618_q ;
wire \memory1_inst|RAM_inst|RW~2556_combout ;
wire \memory1_inst|RAM_inst|RW~2557_combout ;
wire \memory1_inst|RAM_inst|RW~1690_q ;
wire \memory1_inst|RAM_inst|RW~1754_q ;
wire \memory1_inst|RAM_inst|RW~1682_q ;
wire \memory1_inst|RAM_inst|RW~1746feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1746_q ;
wire \memory1_inst|RAM_inst|RW~2554_combout ;
wire \memory1_inst|RAM_inst|RW~2555_combout ;
wire \memory1_inst|RAM_inst|RW~2558_combout ;
wire \memory1_inst|RAM_inst|RW~2561_combout ;
wire \memory1_inst|RAM_inst|RW~1794_q ;
wire \memory1_inst|RAM_inst|RW~1802_q ;
wire \memory1_inst|RAM_inst|RW~1730_q ;
wire \memory1_inst|RAM_inst|RW~1738feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1738_q ;
wire \memory1_inst|RAM_inst|RW~2549_combout ;
wire \memory1_inst|RAM_inst|RW~2550_combout ;
wire \memory1_inst|RAM_inst|RW~1570_q ;
wire \memory1_inst|RAM_inst|RW~1634feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1634_q ;
wire \memory1_inst|RAM_inst|RW~2546_combout ;
wire \memory1_inst|RAM_inst|RW~1642_q ;
wire \memory1_inst|RAM_inst|RW~1578feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1578_q ;
wire \memory1_inst|RAM_inst|RW~2547_combout ;
wire \memory1_inst|RAM_inst|RW~1706feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1706_q ;
wire \memory1_inst|RAM_inst|RW~1770_q ;
wire \memory1_inst|RAM_inst|RW~1698_q ;
wire \memory1_inst|RAM_inst|RW~1762feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1762_q ;
wire \memory1_inst|RAM_inst|RW~2544_combout ;
wire \memory1_inst|RAM_inst|RW~2545_combout ;
wire \memory1_inst|RAM_inst|RW~2548_combout ;
wire \memory1_inst|RAM_inst|RW~1666_q ;
wire \memory1_inst|RAM_inst|RW~1674_q ;
wire \memory1_inst|RAM_inst|RW~1602_q ;
wire \memory1_inst|RAM_inst|RW~1610_q ;
wire \memory1_inst|RAM_inst|RW~2542_combout ;
wire \memory1_inst|RAM_inst|RW~2543_combout ;
wire \memory1_inst|RAM_inst|RW~2551_combout ;
wire \memory1_inst|RAM_inst|RW~2562_combout ;
wire \memory1_inst|RAM_inst|RW~2050_q ;
wire \memory1_inst|RAM_inst|RW~2058_q ;
wire \memory1_inst|RAM_inst|RW~2018_q ;
wire \memory1_inst|RAM_inst|RW~2026_q ;
wire \memory1_inst|RAM_inst|RW~2570_combout ;
wire \memory1_inst|RAM_inst|RW~2571_combout ;
wire \memory1_inst|RAM_inst|RW~1962_q ;
wire \memory1_inst|RAM_inst|RW~1994_q ;
wire \memory1_inst|RAM_inst|RW~1954_q ;
wire \memory1_inst|RAM_inst|RW~1986_q ;
wire \memory1_inst|RAM_inst|RW~2563_combout ;
wire \memory1_inst|RAM_inst|RW~2564_combout ;
wire \memory1_inst|RAM_inst|RW~1834feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1834_q ;
wire \memory1_inst|RAM_inst|RW~1866_q ;
wire \memory1_inst|RAM_inst|RW~1826_q ;
wire \memory1_inst|RAM_inst|RW~1858feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1858_q ;
wire \memory1_inst|RAM_inst|RW~2567_combout ;
wire \memory1_inst|RAM_inst|RW~2568_combout ;
wire \memory1_inst|RAM_inst|RW~1898_q ;
wire \memory1_inst|RAM_inst|RW~1930_q ;
wire \memory1_inst|RAM_inst|RW~1890_q ;
wire \memory1_inst|RAM_inst|RW~1922_q ;
wire \memory1_inst|RAM_inst|RW~2565_combout ;
wire \memory1_inst|RAM_inst|RW~2566_combout ;
wire \memory1_inst|RAM_inst|RW~2569_combout ;
wire \memory1_inst|RAM_inst|RW~2572_combout ;
wire \memory1_inst|RAM_inst|RW~2573_combout ;
wire \memory1_inst|RAM_inst|RW~746feeder_combout ;
wire \memory1_inst|RAM_inst|RW~746_q ;
wire \memory1_inst|RAM_inst|RW~1002_q ;
wire \memory1_inst|RAM_inst|RW~730_q ;
wire \memory1_inst|RAM_inst|RW~986feeder_combout ;
wire \memory1_inst|RAM_inst|RW~986_q ;
wire \memory1_inst|RAM_inst|RW~2464_combout ;
wire \memory1_inst|RAM_inst|RW~2465_combout ;
wire \memory1_inst|RAM_inst|RW~738_q ;
wire \memory1_inst|RAM_inst|RW~994_q ;
wire \memory1_inst|RAM_inst|RW~978_q ;
wire \memory1_inst|RAM_inst|RW~722feeder_combout ;
wire \memory1_inst|RAM_inst|RW~722_q ;
wire \memory1_inst|RAM_inst|RW~2457_combout ;
wire \memory1_inst|RAM_inst|RW~2458_combout ;
wire \memory1_inst|RAM_inst|RW~922_q ;
wire \memory1_inst|RAM_inst|RW~938_q ;
wire \memory1_inst|RAM_inst|RW~666_q ;
wire \memory1_inst|RAM_inst|RW~682feeder_combout ;
wire \memory1_inst|RAM_inst|RW~682_q ;
wire \memory1_inst|RAM_inst|RW~2459_combout ;
wire \memory1_inst|RAM_inst|RW~2460_combout ;
wire \memory1_inst|RAM_inst|RW~914_q ;
wire \memory1_inst|RAM_inst|RW~930_q ;
wire \memory1_inst|RAM_inst|RW~658_q ;
wire \memory1_inst|RAM_inst|RW~674_q ;
wire \memory1_inst|RAM_inst|RW~2461_combout ;
wire \memory1_inst|RAM_inst|RW~2462_combout ;
wire \memory1_inst|RAM_inst|RW~2463_combout ;
wire \memory1_inst|RAM_inst|RW~2466_combout ;
wire \memory1_inst|RAM_inst|RW~594_q ;
wire \memory1_inst|RAM_inst|RW~610_q ;
wire \memory1_inst|RAM_inst|RW~2467_combout ;
wire \memory1_inst|RAM_inst|RW~866_q ;
wire \memory1_inst|RAM_inst|RW~850_q ;
wire \memory1_inst|RAM_inst|RW~2468_combout ;
wire \memory1_inst|RAM_inst|RW~618feeder_combout ;
wire \memory1_inst|RAM_inst|RW~618_q ;
wire \memory1_inst|RAM_inst|RW~874_q ;
wire \memory1_inst|RAM_inst|RW~602_q ;
wire \memory1_inst|RAM_inst|RW~858_q ;
wire \memory1_inst|RAM_inst|RW~2474_combout ;
wire \memory1_inst|RAM_inst|RW~2475_combout ;
wire \memory1_inst|RAM_inst|RW~786_q ;
wire \memory1_inst|RAM_inst|RW~802_q ;
wire \memory1_inst|RAM_inst|RW~530_q ;
wire \memory1_inst|RAM_inst|RW~546_q ;
wire \memory1_inst|RAM_inst|RW~2471_combout ;
wire \memory1_inst|RAM_inst|RW~2472_combout ;
wire \memory1_inst|RAM_inst|RW~794_q ;
wire \memory1_inst|RAM_inst|RW~810_q ;
wire \memory1_inst|RAM_inst|RW~538_q ;
wire \memory1_inst|RAM_inst|RW~554_q ;
wire \memory1_inst|RAM_inst|RW~2469_combout ;
wire \memory1_inst|RAM_inst|RW~2470_combout ;
wire \memory1_inst|RAM_inst|RW~2473_combout ;
wire \memory1_inst|RAM_inst|RW~2476_combout ;
wire \memory1_inst|RAM_inst|RW~2477_combout ;
wire \memory1_inst|RAM_inst|RW~586_q ;
wire \memory1_inst|RAM_inst|RW~650_q ;
wire \memory1_inst|RAM_inst|RW~2454_combout ;
wire \memory1_inst|RAM_inst|RW~906_q ;
wire \memory1_inst|RAM_inst|RW~842_q ;
wire \memory1_inst|RAM_inst|RW~2455_combout ;
wire \memory1_inst|RAM_inst|RW~890_q ;
wire \memory1_inst|RAM_inst|RW~634_q ;
wire \memory1_inst|RAM_inst|RW~570_q ;
wire \memory1_inst|RAM_inst|RW~826_q ;
wire \memory1_inst|RAM_inst|RW~2447_combout ;
wire \memory1_inst|RAM_inst|RW~2448_combout ;
wire \memory1_inst|RAM_inst|RW~642_q ;
wire \memory1_inst|RAM_inst|RW~898_q ;
wire \memory1_inst|RAM_inst|RW~834_q ;
wire \memory1_inst|RAM_inst|RW~578_q ;
wire \memory1_inst|RAM_inst|RW~2449_combout ;
wire \memory1_inst|RAM_inst|RW~2450_combout ;
wire \memory1_inst|RAM_inst|RW~626_q ;
wire \memory1_inst|RAM_inst|RW~882_q ;
wire \memory1_inst|RAM_inst|RW~562_q ;
wire \memory1_inst|RAM_inst|RW~818feeder_combout ;
wire \memory1_inst|RAM_inst|RW~818_q ;
wire \memory1_inst|RAM_inst|RW~2451_combout ;
wire \memory1_inst|RAM_inst|RW~2452_combout ;
wire \memory1_inst|RAM_inst|RW~2453_combout ;
wire \memory1_inst|RAM_inst|RW~2456_combout ;
wire \memory1_inst|RAM_inst|RW~1026_q ;
wire \memory1_inst|RAM_inst|RW~1034_q ;
wire \memory1_inst|RAM_inst|RW~1010_q ;
wire \memory1_inst|RAM_inst|RW~1018_q ;
wire \memory1_inst|RAM_inst|RW~2485_combout ;
wire \memory1_inst|RAM_inst|RW~2486_combout ;
wire \memory1_inst|RAM_inst|RW~762_q ;
wire \memory1_inst|RAM_inst|RW~778_q ;
wire \memory1_inst|RAM_inst|RW~754_q ;
wire \memory1_inst|RAM_inst|RW~770feeder_combout ;
wire \memory1_inst|RAM_inst|RW~770_q ;
wire \memory1_inst|RAM_inst|RW~2478_combout ;
wire \memory1_inst|RAM_inst|RW~2479_combout ;
wire \memory1_inst|RAM_inst|RW~690_q ;
wire \memory1_inst|RAM_inst|RW~706feeder_combout ;
wire \memory1_inst|RAM_inst|RW~706_q ;
wire \memory1_inst|RAM_inst|RW~2482_combout ;
wire \memory1_inst|RAM_inst|RW~714_q ;
wire \memory1_inst|RAM_inst|RW~698_q ;
wire \memory1_inst|RAM_inst|RW~2483_combout ;
wire \memory1_inst|RAM_inst|RW~946_q ;
wire \memory1_inst|RAM_inst|RW~962feeder_combout ;
wire \memory1_inst|RAM_inst|RW~962_q ;
wire \memory1_inst|RAM_inst|RW~2480_combout ;
wire \memory1_inst|RAM_inst|RW~970_q ;
wire \memory1_inst|RAM_inst|RW~954_q ;
wire \memory1_inst|RAM_inst|RW~2481_combout ;
wire \memory1_inst|RAM_inst|RW~2484_combout ;
wire \memory1_inst|RAM_inst|RW~2487_combout ;
wire \memory1_inst|RAM_inst|RW~2488_combout ;
wire \memory1_inst|RAM_inst|RW~154feeder_combout ;
wire \memory1_inst|RAM_inst|RW~154_q ;
wire \memory1_inst|RAM_inst|RW~186_q ;
wire \memory1_inst|RAM_inst|RW~146_q ;
wire \memory1_inst|RAM_inst|RW~178_q ;
wire \memory1_inst|RAM_inst|RW~2509_combout ;
wire \memory1_inst|RAM_inst|RW~2510_combout ;
wire \memory1_inst|RAM_inst|RW~218_q ;
wire \memory1_inst|RAM_inst|RW~250_q ;
wire \memory1_inst|RAM_inst|RW~210_q ;
wire \memory1_inst|RAM_inst|RW~242_q ;
wire \memory1_inst|RAM_inst|RW~2516_combout ;
wire \memory1_inst|RAM_inst|RW~2517_combout ;
wire \memory1_inst|RAM_inst|RW~26_q ;
wire \memory1_inst|RAM_inst|RW~58_q ;
wire \memory1_inst|RAM_inst|RW~18_q ;
wire \memory1_inst|RAM_inst|RW~50feeder_combout ;
wire \memory1_inst|RAM_inst|RW~50_q ;
wire \memory1_inst|RAM_inst|RW~2513_combout ;
wire \memory1_inst|RAM_inst|RW~2514_combout ;
wire \memory1_inst|RAM_inst|RW~90feeder_combout ;
wire \memory1_inst|RAM_inst|RW~90_q ;
wire \memory1_inst|RAM_inst|RW~122_q ;
wire \memory1_inst|RAM_inst|RW~82_q ;
wire \memory1_inst|RAM_inst|RW~114feeder_combout ;
wire \memory1_inst|RAM_inst|RW~114_q ;
wire \memory1_inst|RAM_inst|RW~2511_combout ;
wire \memory1_inst|RAM_inst|RW~2512_combout ;
wire \memory1_inst|RAM_inst|RW~2515_combout ;
wire \memory1_inst|RAM_inst|RW~2518_combout ;
wire \memory1_inst|RAM_inst|RW~42feeder_combout ;
wire \memory1_inst|RAM_inst|RW~42_q ;
wire \memory1_inst|RAM_inst|RW~74_q ;
wire \memory1_inst|RAM_inst|RW~34_q ;
wire \memory1_inst|RAM_inst|RW~66_q ;
wire \memory1_inst|RAM_inst|RW~2503_combout ;
wire \memory1_inst|RAM_inst|RW~2504_combout ;
wire \memory1_inst|RAM_inst|RW~106feeder_combout ;
wire \memory1_inst|RAM_inst|RW~106_q ;
wire \memory1_inst|RAM_inst|RW~138_q ;
wire \memory1_inst|RAM_inst|RW~98_q ;
wire \memory1_inst|RAM_inst|RW~130_q ;
wire \memory1_inst|RAM_inst|RW~2501_combout ;
wire \memory1_inst|RAM_inst|RW~2502_combout ;
wire \memory1_inst|RAM_inst|RW~2505_combout ;
wire \memory1_inst|RAM_inst|RW~258feeder_combout ;
wire \memory1_inst|RAM_inst|RW~258_q ;
wire \memory1_inst|RAM_inst|RW~266_q ;
wire \memory1_inst|RAM_inst|RW~226_q ;
wire \memory1_inst|RAM_inst|RW~234feeder_combout ;
wire \memory1_inst|RAM_inst|RW~234_q ;
wire \memory1_inst|RAM_inst|RW~2506_combout ;
wire \memory1_inst|RAM_inst|RW~2507_combout ;
wire \memory1_inst|RAM_inst|RW~162_q ;
wire \memory1_inst|RAM_inst|RW~194feeder_combout ;
wire \memory1_inst|RAM_inst|RW~194_q ;
wire \memory1_inst|RAM_inst|RW~2499_combout ;
wire \memory1_inst|RAM_inst|RW~202_q ;
wire \memory1_inst|RAM_inst|RW~170feeder_combout ;
wire \memory1_inst|RAM_inst|RW~170_q ;
wire \memory1_inst|RAM_inst|RW~2500_combout ;
wire \memory1_inst|RAM_inst|RW~2508_combout ;
wire \memory1_inst|RAM_inst|RW~2519_combout ;
wire \memory1_inst|RAM_inst|RW~466_q ;
wire \memory1_inst|RAM_inst|RW~474_q ;
wire \memory1_inst|RAM_inst|RW~2496_combout ;
wire \memory1_inst|RAM_inst|RW~506_q ;
wire \memory1_inst|RAM_inst|RW~498feeder_combout ;
wire \memory1_inst|RAM_inst|RW~498_q ;
wire \memory1_inst|RAM_inst|RW~2497_combout ;
wire \memory1_inst|RAM_inst|RW~378_q ;
wire \memory1_inst|RAM_inst|RW~370_q ;
wire \memory1_inst|RAM_inst|RW~338_q ;
wire \memory1_inst|RAM_inst|RW~346feeder_combout ;
wire \memory1_inst|RAM_inst|RW~346_q ;
wire \memory1_inst|RAM_inst|RW~2489_combout ;
wire \memory1_inst|RAM_inst|RW~2490_combout ;
wire \memory1_inst|RAM_inst|RW~410_q ;
wire \memory1_inst|RAM_inst|RW~442_q ;
wire \memory1_inst|RAM_inst|RW~402_q ;
wire \memory1_inst|RAM_inst|RW~434feeder_combout ;
wire \memory1_inst|RAM_inst|RW~434_q ;
wire \memory1_inst|RAM_inst|RW~2491_combout ;
wire \memory1_inst|RAM_inst|RW~2492_combout ;
wire \memory1_inst|RAM_inst|RW~282feeder_combout ;
wire \memory1_inst|RAM_inst|RW~282_q ;
wire \memory1_inst|RAM_inst|RW~314_q ;
wire \memory1_inst|RAM_inst|RW~274_q ;
wire \memory1_inst|RAM_inst|RW~306_q ;
wire \memory1_inst|RAM_inst|RW~2493_combout ;
wire \memory1_inst|RAM_inst|RW~2494_combout ;
wire \memory1_inst|RAM_inst|RW~2495_combout ;
wire \memory1_inst|RAM_inst|RW~2498_combout ;
wire \memory1_inst|RAM_inst|RW~418_q ;
wire \memory1_inst|RAM_inst|RW~450feeder_combout ;
wire \memory1_inst|RAM_inst|RW~450_q ;
wire \memory1_inst|RAM_inst|RW~2520_combout ;
wire \memory1_inst|RAM_inst|RW~458_q ;
wire \memory1_inst|RAM_inst|RW~426_q ;
wire \memory1_inst|RAM_inst|RW~2521_combout ;
wire \memory1_inst|RAM_inst|RW~298feeder_combout ;
wire \memory1_inst|RAM_inst|RW~298_q ;
wire \memory1_inst|RAM_inst|RW~330_q ;
wire \memory1_inst|RAM_inst|RW~290_q ;
wire \memory1_inst|RAM_inst|RW~322feeder_combout ;
wire \memory1_inst|RAM_inst|RW~322_q ;
wire \memory1_inst|RAM_inst|RW~2524_combout ;
wire \memory1_inst|RAM_inst|RW~2525_combout ;
wire \memory1_inst|RAM_inst|RW~386feeder_combout ;
wire \memory1_inst|RAM_inst|RW~386_q ;
wire \memory1_inst|RAM_inst|RW~394_q ;
wire \memory1_inst|RAM_inst|RW~354_q ;
wire \memory1_inst|RAM_inst|RW~362_q ;
wire \memory1_inst|RAM_inst|RW~2522_combout ;
wire \memory1_inst|RAM_inst|RW~2523_combout ;
wire \memory1_inst|RAM_inst|RW~2526_combout ;
wire \memory1_inst|RAM_inst|RW~514_q ;
wire \memory1_inst|RAM_inst|RW~522_q ;
wire \memory1_inst|RAM_inst|RW~482_q ;
wire \memory1_inst|RAM_inst|RW~490_q ;
wire \memory1_inst|RAM_inst|RW~2527_combout ;
wire \memory1_inst|RAM_inst|RW~2528_combout ;
wire \memory1_inst|RAM_inst|RW~2529_combout ;
wire \memory1_inst|RAM_inst|RW~2530_combout ;
wire \memory1_inst|RAM_inst|RW~2531_combout ;
wire \memory1_inst|RAM_inst|RW~2574_combout ;
wire \memory1_inst|input_mux_inst|data_out[1]~7_combout ;
wire \memory1_inst|output_ports_inst|port_out_01[1]~feeder_combout ;
wire \data_in[3]~input_o ;
wire \memory1_inst|RAM_inst|RW~1100_q ;
wire \memory1_inst|RAM_inst|RW~1356_q ;
wire \memory1_inst|RAM_inst|RW~76_q ;
wire \memory1_inst|RAM_inst|RW~332_q ;
wire \memory1_inst|RAM_inst|RW~2690_combout ;
wire \memory1_inst|RAM_inst|RW~2691_combout ;
wire \memory1_inst|RAM_inst|RW~1612_q ;
wire \memory1_inst|RAM_inst|RW~1868_q ;
wire \memory1_inst|RAM_inst|RW~588_q ;
wire \memory1_inst|RAM_inst|RW~844_q ;
wire \memory1_inst|RAM_inst|RW~2697_combout ;
wire \memory1_inst|RAM_inst|RW~2698_combout ;
wire \memory1_inst|RAM_inst|RW~1068feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1068_q ;
wire \memory1_inst|RAM_inst|RW~1324_q ;
wire \memory1_inst|RAM_inst|RW~44_q ;
wire \memory1_inst|RAM_inst|RW~300_q ;
wire \memory1_inst|RAM_inst|RW~2694_combout ;
wire \memory1_inst|RAM_inst|RW~2695_combout ;
wire \memory1_inst|RAM_inst|RW~1580_q ;
wire \memory1_inst|RAM_inst|RW~1836_q ;
wire \memory1_inst|RAM_inst|RW~556_q ;
wire \memory1_inst|RAM_inst|RW~812feeder_combout ;
wire \memory1_inst|RAM_inst|RW~812_q ;
wire \memory1_inst|RAM_inst|RW~2692_combout ;
wire \memory1_inst|RAM_inst|RW~2693_combout ;
wire \memory1_inst|RAM_inst|RW~2696_combout ;
wire \memory1_inst|RAM_inst|RW~2699_combout ;
wire \memory1_inst|RAM_inst|RW~1820_q ;
wire \memory1_inst|RAM_inst|RW~1564_q ;
wire \memory1_inst|RAM_inst|RW~540_q ;
wire \memory1_inst|RAM_inst|RW~796feeder_combout ;
wire \memory1_inst|RAM_inst|RW~796_q ;
wire \memory1_inst|RAM_inst|RW~2659_combout ;
wire \memory1_inst|RAM_inst|RW~2660_combout ;
wire \memory1_inst|RAM_inst|RW~1052_q ;
wire \memory1_inst|RAM_inst|RW~1308_q ;
wire \memory1_inst|RAM_inst|RW~28_q ;
wire \memory1_inst|RAM_inst|RW~284_q ;
wire \memory1_inst|RAM_inst|RW~2663_combout ;
wire \memory1_inst|RAM_inst|RW~2664_combout ;
wire \memory1_inst|RAM_inst|RW~1084_q ;
wire \memory1_inst|RAM_inst|RW~1340_q ;
wire \memory1_inst|RAM_inst|RW~60_q ;
wire \memory1_inst|RAM_inst|RW~316feeder_combout ;
wire \memory1_inst|RAM_inst|RW~316_q ;
wire \memory1_inst|RAM_inst|RW~2661_combout ;
wire \memory1_inst|RAM_inst|RW~2662_combout ;
wire \memory1_inst|RAM_inst|RW~2665_combout ;
wire \memory1_inst|RAM_inst|RW~1596_q ;
wire \memory1_inst|RAM_inst|RW~1852_q ;
wire \memory1_inst|RAM_inst|RW~572_q ;
wire \memory1_inst|RAM_inst|RW~828_q ;
wire \memory1_inst|RAM_inst|RW~2666_combout ;
wire \memory1_inst|RAM_inst|RW~2667_combout ;
wire \memory1_inst|RAM_inst|RW~2668_combout ;
wire \memory1_inst|RAM_inst|RW~1588_q ;
wire \memory1_inst|RAM_inst|RW~1844_q ;
wire \memory1_inst|RAM_inst|RW~564_q ;
wire \memory1_inst|RAM_inst|RW~820_q ;
wire \memory1_inst|RAM_inst|RW~2686_combout ;
wire \memory1_inst|RAM_inst|RW~2687_combout ;
wire \memory1_inst|RAM_inst|RW~1556feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1556_q ;
wire \memory1_inst|RAM_inst|RW~1812_q ;
wire \memory1_inst|RAM_inst|RW~532_q ;
wire \memory1_inst|RAM_inst|RW~788_q ;
wire \memory1_inst|RAM_inst|RW~2679_combout ;
wire \memory1_inst|RAM_inst|RW~2680_combout ;
wire \memory1_inst|RAM_inst|RW~1044_q ;
wire \memory1_inst|RAM_inst|RW~1300_q ;
wire \memory1_inst|RAM_inst|RW~20_q ;
wire \memory1_inst|RAM_inst|RW~276feeder_combout ;
wire \memory1_inst|RAM_inst|RW~276_q ;
wire \memory1_inst|RAM_inst|RW~2683_combout ;
wire \memory1_inst|RAM_inst|RW~2684_combout ;
wire \memory1_inst|RAM_inst|RW~1076_q ;
wire \memory1_inst|RAM_inst|RW~1332_q ;
wire \memory1_inst|RAM_inst|RW~52_q ;
wire \memory1_inst|RAM_inst|RW~308_q ;
wire \memory1_inst|RAM_inst|RW~2681_combout ;
wire \memory1_inst|RAM_inst|RW~2682_combout ;
wire \memory1_inst|RAM_inst|RW~2685_combout ;
wire \memory1_inst|RAM_inst|RW~2688_combout ;
wire \memory1_inst|RAM_inst|RW~1092_q ;
wire \memory1_inst|RAM_inst|RW~1348_q ;
wire \memory1_inst|RAM_inst|RW~68_q ;
wire \memory1_inst|RAM_inst|RW~324_q ;
wire \memory1_inst|RAM_inst|RW~2669_combout ;
wire \memory1_inst|RAM_inst|RW~2670_combout ;
wire \memory1_inst|RAM_inst|RW~1604_q ;
wire \memory1_inst|RAM_inst|RW~580_q ;
wire \memory1_inst|RAM_inst|RW~836feeder_combout ;
wire \memory1_inst|RAM_inst|RW~836_q ;
wire \memory1_inst|RAM_inst|RW~2676_combout ;
wire \memory1_inst|RAM_inst|RW~1860_q ;
wire \memory1_inst|RAM_inst|RW~2677_combout ;
wire \memory1_inst|RAM_inst|RW~1060feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1060_q ;
wire \memory1_inst|RAM_inst|RW~1316_q ;
wire \memory1_inst|RAM_inst|RW~36_q ;
wire \memory1_inst|RAM_inst|RW~292_q ;
wire \memory1_inst|RAM_inst|RW~2673_combout ;
wire \memory1_inst|RAM_inst|RW~2674_combout ;
wire \memory1_inst|RAM_inst|RW~1572_q ;
wire \memory1_inst|RAM_inst|RW~1828_q ;
wire \memory1_inst|RAM_inst|RW~548_q ;
wire \memory1_inst|RAM_inst|RW~804_q ;
wire \memory1_inst|RAM_inst|RW~2671_combout ;
wire \memory1_inst|RAM_inst|RW~2672_combout ;
wire \memory1_inst|RAM_inst|RW~2675_combout ;
wire \memory1_inst|RAM_inst|RW~2678_combout ;
wire \memory1_inst|RAM_inst|RW~2689_combout ;
wire \memory1_inst|RAM_inst|RW~2700_combout ;
wire \memory1_inst|RAM_inst|RW~1484_q ;
wire \memory1_inst|RAM_inst|RW~460_q ;
wire \memory1_inst|RAM_inst|RW~204_q ;
wire \memory1_inst|RAM_inst|RW~1228_q ;
wire \memory1_inst|RAM_inst|RW~2648_combout ;
wire \memory1_inst|RAM_inst|RW~2649_combout ;
wire \memory1_inst|RAM_inst|RW~972_q ;
wire \memory1_inst|RAM_inst|RW~1996_q ;
wire \memory1_inst|RAM_inst|RW~716_q ;
wire \memory1_inst|RAM_inst|RW~1740_q ;
wire \memory1_inst|RAM_inst|RW~2655_combout ;
wire \memory1_inst|RAM_inst|RW~2656_combout ;
wire \memory1_inst|RAM_inst|RW~452_q ;
wire \memory1_inst|RAM_inst|RW~1476_q ;
wire \memory1_inst|RAM_inst|RW~196_q ;
wire \memory1_inst|RAM_inst|RW~1220feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1220_q ;
wire \memory1_inst|RAM_inst|RW~2652_combout ;
wire \memory1_inst|RAM_inst|RW~2653_combout ;
wire \memory1_inst|RAM_inst|RW~964feeder_combout ;
wire \memory1_inst|RAM_inst|RW~964_q ;
wire \memory1_inst|RAM_inst|RW~1988_q ;
wire \memory1_inst|RAM_inst|RW~708_q ;
wire \memory1_inst|RAM_inst|RW~1732_q ;
wire \memory1_inst|RAM_inst|RW~2650_combout ;
wire \memory1_inst|RAM_inst|RW~2651_combout ;
wire \memory1_inst|RAM_inst|RW~2654_combout ;
wire \memory1_inst|RAM_inst|RW~2657_combout ;
wire \memory1_inst|RAM_inst|RW~700_q ;
wire \memory1_inst|RAM_inst|RW~956_q ;
wire \memory1_inst|RAM_inst|RW~2624_combout ;
wire \memory1_inst|RAM_inst|RW~1980_q ;
wire \memory1_inst|RAM_inst|RW~1724_q ;
wire \memory1_inst|RAM_inst|RW~2625_combout ;
wire \memory1_inst|RAM_inst|RW~1468_q ;
wire \memory1_inst|RAM_inst|RW~444_q ;
wire \memory1_inst|RAM_inst|RW~188_q ;
wire \memory1_inst|RAM_inst|RW~1212_q ;
wire \memory1_inst|RAM_inst|RW~2617_combout ;
wire \memory1_inst|RAM_inst|RW~2618_combout ;
wire \memory1_inst|RAM_inst|RW~948_q ;
wire \memory1_inst|RAM_inst|RW~1972_q ;
wire \memory1_inst|RAM_inst|RW~692_q ;
wire \memory1_inst|RAM_inst|RW~1716_q ;
wire \memory1_inst|RAM_inst|RW~2619_combout ;
wire \memory1_inst|RAM_inst|RW~2620_combout ;
wire \memory1_inst|RAM_inst|RW~436_q ;
wire \memory1_inst|RAM_inst|RW~1460_q ;
wire \memory1_inst|RAM_inst|RW~180_q ;
wire \memory1_inst|RAM_inst|RW~1204feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1204_q ;
wire \memory1_inst|RAM_inst|RW~2621_combout ;
wire \memory1_inst|RAM_inst|RW~2622_combout ;
wire \memory1_inst|RAM_inst|RW~2623_combout ;
wire \memory1_inst|RAM_inst|RW~2626_combout ;
wire \memory1_inst|RAM_inst|RW~1428_q ;
wire \memory1_inst|RAM_inst|RW~1436_q ;
wire \memory1_inst|RAM_inst|RW~404_q ;
wire \memory1_inst|RAM_inst|RW~412feeder_combout ;
wire \memory1_inst|RAM_inst|RW~412_q ;
wire \memory1_inst|RAM_inst|RW~2637_combout ;
wire \memory1_inst|RAM_inst|RW~2638_combout ;
wire \memory1_inst|RAM_inst|RW~1940_q ;
wire \memory1_inst|RAM_inst|RW~1948_q ;
wire \memory1_inst|RAM_inst|RW~916_q ;
wire \memory1_inst|RAM_inst|RW~924feeder_combout ;
wire \memory1_inst|RAM_inst|RW~924_q ;
wire \memory1_inst|RAM_inst|RW~2644_combout ;
wire \memory1_inst|RAM_inst|RW~2645_combout ;
wire \memory1_inst|RAM_inst|RW~660_q ;
wire \memory1_inst|RAM_inst|RW~668feeder_combout ;
wire \memory1_inst|RAM_inst|RW~668_q ;
wire \memory1_inst|RAM_inst|RW~2639_combout ;
wire \memory1_inst|RAM_inst|RW~1692_q ;
wire \memory1_inst|RAM_inst|RW~1684_q ;
wire \memory1_inst|RAM_inst|RW~2640_combout ;
wire \memory1_inst|RAM_inst|RW~1172_q ;
wire \memory1_inst|RAM_inst|RW~1180_q ;
wire \memory1_inst|RAM_inst|RW~148_q ;
wire \memory1_inst|RAM_inst|RW~156_q ;
wire \memory1_inst|RAM_inst|RW~2641_combout ;
wire \memory1_inst|RAM_inst|RW~2642_combout ;
wire \memory1_inst|RAM_inst|RW~2643_combout ;
wire \memory1_inst|RAM_inst|RW~2646_combout ;
wire \memory1_inst|RAM_inst|RW~1444_q ;
wire \memory1_inst|RAM_inst|RW~1452_q ;
wire \memory1_inst|RAM_inst|RW~420_q ;
wire \memory1_inst|RAM_inst|RW~428feeder_combout ;
wire \memory1_inst|RAM_inst|RW~428_q ;
wire \memory1_inst|RAM_inst|RW~2627_combout ;
wire \memory1_inst|RAM_inst|RW~2628_combout ;
wire \memory1_inst|RAM_inst|RW~1956feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1956_q ;
wire \memory1_inst|RAM_inst|RW~1964_q ;
wire \memory1_inst|RAM_inst|RW~932_q ;
wire \memory1_inst|RAM_inst|RW~940feeder_combout ;
wire \memory1_inst|RAM_inst|RW~940_q ;
wire \memory1_inst|RAM_inst|RW~2634_combout ;
wire \memory1_inst|RAM_inst|RW~2635_combout ;
wire \memory1_inst|RAM_inst|RW~1188feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1188_q ;
wire \memory1_inst|RAM_inst|RW~1196_q ;
wire \memory1_inst|RAM_inst|RW~164_q ;
wire \memory1_inst|RAM_inst|RW~172_q ;
wire \memory1_inst|RAM_inst|RW~2631_combout ;
wire \memory1_inst|RAM_inst|RW~2632_combout ;
wire \memory1_inst|RAM_inst|RW~1700feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1700_q ;
wire \memory1_inst|RAM_inst|RW~1708_q ;
wire \memory1_inst|RAM_inst|RW~676_q ;
wire \memory1_inst|RAM_inst|RW~684feeder_combout ;
wire \memory1_inst|RAM_inst|RW~684_q ;
wire \memory1_inst|RAM_inst|RW~2629_combout ;
wire \memory1_inst|RAM_inst|RW~2630_combout ;
wire \memory1_inst|RAM_inst|RW~2633_combout ;
wire \memory1_inst|RAM_inst|RW~2636_combout ;
wire \memory1_inst|RAM_inst|RW~2647_combout ;
wire \memory1_inst|RAM_inst|RW~2658_combout ;
wire \memory1_inst|RAM_inst|RW~2701_combout ;
wire \memory1_inst|RAM_inst|RW~1900feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1900_q ;
wire \memory1_inst|RAM_inst|RW~1644_q ;
wire \memory1_inst|RAM_inst|RW~620_q ;
wire \memory1_inst|RAM_inst|RW~876_q ;
wire \memory1_inst|RAM_inst|RW~2582_combout ;
wire \memory1_inst|RAM_inst|RW~2583_combout ;
wire \memory1_inst|RAM_inst|RW~1388feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1388_q ;
wire \memory1_inst|RAM_inst|RW~1132_q ;
wire \memory1_inst|RAM_inst|RW~108_q ;
wire \memory1_inst|RAM_inst|RW~364_q ;
wire \memory1_inst|RAM_inst|RW~2575_combout ;
wire \memory1_inst|RAM_inst|RW~2576_combout ;
wire \memory1_inst|RAM_inst|RW~1116feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1116_q ;
wire \memory1_inst|RAM_inst|RW~1372_q ;
wire \memory1_inst|RAM_inst|RW~92_q ;
wire \memory1_inst|RAM_inst|RW~348_q ;
wire \memory1_inst|RAM_inst|RW~2579_combout ;
wire \memory1_inst|RAM_inst|RW~2580_combout ;
wire \memory1_inst|RAM_inst|RW~1628feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1628_q ;
wire \memory1_inst|RAM_inst|RW~1884_q ;
wire \memory1_inst|RAM_inst|RW~604_q ;
wire \memory1_inst|RAM_inst|RW~860_q ;
wire \memory1_inst|RAM_inst|RW~2577_combout ;
wire \memory1_inst|RAM_inst|RW~2578_combout ;
wire \memory1_inst|RAM_inst|RW~2581_combout ;
wire \memory1_inst|RAM_inst|RW~2584_combout ;
wire \memory1_inst|RAM_inst|RW~1636_q ;
wire \memory1_inst|RAM_inst|RW~1892_q ;
wire \memory1_inst|RAM_inst|RW~612_q ;
wire \memory1_inst|RAM_inst|RW~868_q ;
wire \memory1_inst|RAM_inst|RW~2602_combout ;
wire \memory1_inst|RAM_inst|RW~2603_combout ;
wire \memory1_inst|RAM_inst|RW~1620feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1620_q ;
wire \memory1_inst|RAM_inst|RW~1876_q ;
wire \memory1_inst|RAM_inst|RW~596_q ;
wire \memory1_inst|RAM_inst|RW~852feeder_combout ;
wire \memory1_inst|RAM_inst|RW~852_q ;
wire \memory1_inst|RAM_inst|RW~2597_combout ;
wire \memory1_inst|RAM_inst|RW~2598_combout ;
wire \memory1_inst|RAM_inst|RW~1108_q ;
wire \memory1_inst|RAM_inst|RW~1364_q ;
wire \memory1_inst|RAM_inst|RW~84_q ;
wire \memory1_inst|RAM_inst|RW~340feeder_combout ;
wire \memory1_inst|RAM_inst|RW~340_q ;
wire \memory1_inst|RAM_inst|RW~2599_combout ;
wire \memory1_inst|RAM_inst|RW~2600_combout ;
wire \memory1_inst|RAM_inst|RW~2601_combout ;
wire \memory1_inst|RAM_inst|RW~1380_q ;
wire \memory1_inst|RAM_inst|RW~1124_q ;
wire \memory1_inst|RAM_inst|RW~100_q ;
wire \memory1_inst|RAM_inst|RW~356_q ;
wire \memory1_inst|RAM_inst|RW~2595_combout ;
wire \memory1_inst|RAM_inst|RW~2596_combout ;
wire \memory1_inst|RAM_inst|RW~2604_combout ;
wire \memory1_inst|RAM_inst|RW~1668feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1668_q ;
wire \memory1_inst|RAM_inst|RW~1924_q ;
wire \memory1_inst|RAM_inst|RW~644_q ;
wire \memory1_inst|RAM_inst|RW~900_q ;
wire \memory1_inst|RAM_inst|RW~2592_combout ;
wire \memory1_inst|RAM_inst|RW~2593_combout ;
wire \memory1_inst|RAM_inst|RW~1412_q ;
wire \memory1_inst|RAM_inst|RW~1156_q ;
wire \memory1_inst|RAM_inst|RW~132_q ;
wire \memory1_inst|RAM_inst|RW~388_q ;
wire \memory1_inst|RAM_inst|RW~2585_combout ;
wire \memory1_inst|RAM_inst|RW~2586_combout ;
wire \memory1_inst|RAM_inst|RW~1652feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1652_q ;
wire \memory1_inst|RAM_inst|RW~1908_q ;
wire \memory1_inst|RAM_inst|RW~628_q ;
wire \memory1_inst|RAM_inst|RW~884_q ;
wire \memory1_inst|RAM_inst|RW~2587_combout ;
wire \memory1_inst|RAM_inst|RW~2588_combout ;
wire \memory1_inst|RAM_inst|RW~1140_q ;
wire \memory1_inst|RAM_inst|RW~1396_q ;
wire \memory1_inst|RAM_inst|RW~116_q ;
wire \memory1_inst|RAM_inst|RW~372_q ;
wire \memory1_inst|RAM_inst|RW~2589_combout ;
wire \memory1_inst|RAM_inst|RW~2590_combout ;
wire \memory1_inst|RAM_inst|RW~2591_combout ;
wire \memory1_inst|RAM_inst|RW~2594_combout ;
wire \memory1_inst|RAM_inst|RW~2605_combout ;
wire \memory1_inst|RAM_inst|RW~1676_q ;
wire \memory1_inst|RAM_inst|RW~1932_q ;
wire \memory1_inst|RAM_inst|RW~652_q ;
wire \memory1_inst|RAM_inst|RW~908feeder_combout ;
wire \memory1_inst|RAM_inst|RW~908_q ;
wire \memory1_inst|RAM_inst|RW~2613_combout ;
wire \memory1_inst|RAM_inst|RW~2614_combout ;
wire \memory1_inst|RAM_inst|RW~1420_q ;
wire \memory1_inst|RAM_inst|RW~1164_q ;
wire \memory1_inst|RAM_inst|RW~140_q ;
wire \memory1_inst|RAM_inst|RW~396_q ;
wire \memory1_inst|RAM_inst|RW~2606_combout ;
wire \memory1_inst|RAM_inst|RW~2607_combout ;
wire \memory1_inst|RAM_inst|RW~1660feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1660_q ;
wire \memory1_inst|RAM_inst|RW~1916_q ;
wire \memory1_inst|RAM_inst|RW~636_q ;
wire \memory1_inst|RAM_inst|RW~892_q ;
wire \memory1_inst|RAM_inst|RW~2608_combout ;
wire \memory1_inst|RAM_inst|RW~2609_combout ;
wire \memory1_inst|RAM_inst|RW~1148feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1148_q ;
wire \memory1_inst|RAM_inst|RW~1404_q ;
wire \memory1_inst|RAM_inst|RW~124_q ;
wire \memory1_inst|RAM_inst|RW~380feeder_combout ;
wire \memory1_inst|RAM_inst|RW~380_q ;
wire \memory1_inst|RAM_inst|RW~2610_combout ;
wire \memory1_inst|RAM_inst|RW~2611_combout ;
wire \memory1_inst|RAM_inst|RW~2612_combout ;
wire \memory1_inst|RAM_inst|RW~2615_combout ;
wire \memory1_inst|RAM_inst|RW~2616_combout ;
wire \memory1_inst|RAM_inst|RW~524_q ;
wire \memory1_inst|RAM_inst|RW~1548_q ;
wire \memory1_inst|RAM_inst|RW~492_q ;
wire \memory1_inst|RAM_inst|RW~1516feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1516_q ;
wire \memory1_inst|RAM_inst|RW~2733_combout ;
wire \memory1_inst|RAM_inst|RW~2734_combout ;
wire \memory1_inst|RAM_inst|RW~2028feeder_combout ;
wire \memory1_inst|RAM_inst|RW~2028_q ;
wire \memory1_inst|RAM_inst|RW~2060_q ;
wire \memory1_inst|RAM_inst|RW~1004_q ;
wire \memory1_inst|RAM_inst|RW~1036feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1036_q ;
wire \memory1_inst|RAM_inst|RW~2740_combout ;
wire \memory1_inst|RAM_inst|RW~2741_combout ;
wire \memory1_inst|RAM_inst|RW~1292feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1292_q ;
wire \memory1_inst|RAM_inst|RW~268feeder_combout ;
wire \memory1_inst|RAM_inst|RW~268_q ;
wire \memory1_inst|RAM_inst|RW~236_q ;
wire \memory1_inst|RAM_inst|RW~1260feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1260_q ;
wire \memory1_inst|RAM_inst|RW~2737_combout ;
wire \memory1_inst|RAM_inst|RW~2738_combout ;
wire \memory1_inst|RAM_inst|RW~780feeder_combout ;
wire \memory1_inst|RAM_inst|RW~780_q ;
wire \memory1_inst|RAM_inst|RW~1804_q ;
wire \memory1_inst|RAM_inst|RW~748_q ;
wire \memory1_inst|RAM_inst|RW~1772_q ;
wire \memory1_inst|RAM_inst|RW~2735_combout ;
wire \memory1_inst|RAM_inst|RW~2736_combout ;
wire \memory1_inst|RAM_inst|RW~2739_combout ;
wire \memory1_inst|RAM_inst|RW~2742_combout ;
wire \memory1_inst|RAM_inst|RW~1748feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1748_q ;
wire \memory1_inst|RAM_inst|RW~1780_q ;
wire \memory1_inst|RAM_inst|RW~756feeder_combout ;
wire \memory1_inst|RAM_inst|RW~756_q ;
wire \memory1_inst|RAM_inst|RW~724_q ;
wire \memory1_inst|RAM_inst|RW~2724_combout ;
wire \memory1_inst|RAM_inst|RW~2725_combout ;
wire \memory1_inst|RAM_inst|RW~212_q ;
wire \memory1_inst|RAM_inst|RW~244feeder_combout ;
wire \memory1_inst|RAM_inst|RW~244_q ;
wire \memory1_inst|RAM_inst|RW~2726_combout ;
wire \memory1_inst|RAM_inst|RW~1268_q ;
wire \memory1_inst|RAM_inst|RW~1236_q ;
wire \memory1_inst|RAM_inst|RW~2727_combout ;
wire \memory1_inst|RAM_inst|RW~2728_combout ;
wire \memory1_inst|RAM_inst|RW~1012feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1012_q ;
wire \memory1_inst|RAM_inst|RW~2036_q ;
wire \memory1_inst|RAM_inst|RW~980_q ;
wire \memory1_inst|RAM_inst|RW~2004_q ;
wire \memory1_inst|RAM_inst|RW~2729_combout ;
wire \memory1_inst|RAM_inst|RW~2730_combout ;
wire \memory1_inst|RAM_inst|RW~1492_q ;
wire \memory1_inst|RAM_inst|RW~1524_q ;
wire \memory1_inst|RAM_inst|RW~468_q ;
wire \memory1_inst|RAM_inst|RW~500_q ;
wire \memory1_inst|RAM_inst|RW~2722_combout ;
wire \memory1_inst|RAM_inst|RW~2723_combout ;
wire \memory1_inst|RAM_inst|RW~2731_combout ;
wire \memory1_inst|RAM_inst|RW~1764feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1764_q ;
wire \memory1_inst|RAM_inst|RW~1796_q ;
wire \memory1_inst|RAM_inst|RW~740_q ;
wire \memory1_inst|RAM_inst|RW~772feeder_combout ;
wire \memory1_inst|RAM_inst|RW~772_q ;
wire \memory1_inst|RAM_inst|RW~2714_combout ;
wire \memory1_inst|RAM_inst|RW~2715_combout ;
wire \memory1_inst|RAM_inst|RW~1252feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1252_q ;
wire \memory1_inst|RAM_inst|RW~1284_q ;
wire \memory1_inst|RAM_inst|RW~228_q ;
wire \memory1_inst|RAM_inst|RW~260feeder_combout ;
wire \memory1_inst|RAM_inst|RW~260_q ;
wire \memory1_inst|RAM_inst|RW~2716_combout ;
wire \memory1_inst|RAM_inst|RW~2717_combout ;
wire \memory1_inst|RAM_inst|RW~2718_combout ;
wire \memory1_inst|RAM_inst|RW~516feeder_combout ;
wire \memory1_inst|RAM_inst|RW~516_q ;
wire \memory1_inst|RAM_inst|RW~1540_q ;
wire \memory1_inst|RAM_inst|RW~484_q ;
wire \memory1_inst|RAM_inst|RW~1508_q ;
wire \memory1_inst|RAM_inst|RW~2712_combout ;
wire \memory1_inst|RAM_inst|RW~2713_combout ;
wire \memory1_inst|RAM_inst|RW~2052_q ;
wire \memory1_inst|RAM_inst|RW~1028_q ;
wire \memory1_inst|RAM_inst|RW~996_q ;
wire \memory1_inst|RAM_inst|RW~2020_q ;
wire \memory1_inst|RAM_inst|RW~2719_combout ;
wire \memory1_inst|RAM_inst|RW~2720_combout ;
wire \memory1_inst|RAM_inst|RW~2721_combout ;
wire \memory1_inst|RAM_inst|RW~2732_combout ;
wire \memory1_inst|RAM_inst|RW~2012feeder_combout ;
wire \memory1_inst|RAM_inst|RW~2012_q ;
wire \memory1_inst|RAM_inst|RW~988_q ;
wire \memory1_inst|RAM_inst|RW~732_q ;
wire \memory1_inst|RAM_inst|RW~1756feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1756_q ;
wire \memory1_inst|RAM_inst|RW~2702_combout ;
wire \memory1_inst|RAM_inst|RW~2703_combout ;
wire \memory1_inst|RAM_inst|RW~1020feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1020_q ;
wire \memory1_inst|RAM_inst|RW~2044_q ;
wire \memory1_inst|RAM_inst|RW~764_q ;
wire \memory1_inst|RAM_inst|RW~1788feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1788_q ;
wire \memory1_inst|RAM_inst|RW~2709_combout ;
wire \memory1_inst|RAM_inst|RW~2710_combout ;
wire \memory1_inst|RAM_inst|RW~220_q ;
wire \memory1_inst|RAM_inst|RW~1244_q ;
wire \memory1_inst|RAM_inst|RW~2706_combout ;
wire \memory1_inst|RAM_inst|RW~1500_q ;
wire \memory1_inst|RAM_inst|RW~476feeder_combout ;
wire \memory1_inst|RAM_inst|RW~476_q ;
wire \memory1_inst|RAM_inst|RW~2707_combout ;
wire \memory1_inst|RAM_inst|RW~508feeder_combout ;
wire \memory1_inst|RAM_inst|RW~508_q ;
wire \memory1_inst|RAM_inst|RW~1532_q ;
wire \memory1_inst|RAM_inst|RW~252_q ;
wire \memory1_inst|RAM_inst|RW~1276feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1276_q ;
wire \memory1_inst|RAM_inst|RW~2704_combout ;
wire \memory1_inst|RAM_inst|RW~2705_combout ;
wire \memory1_inst|RAM_inst|RW~2708_combout ;
wire \memory1_inst|RAM_inst|RW~2711_combout ;
wire \memory1_inst|RAM_inst|RW~2743_combout ;
wire \memory1_inst|RAM_inst|RW~2744_combout ;
wire \memory1_inst|ROM_inst|Mux4~0_combout ;
wire \memory1_inst|input_mux_inst|data_out[3]~8_combout ;
wire \memory1_inst|output_ports_inst|port_out_01[3]~feeder_combout ;
wire \data_in[0]~input_o ;
wire \memory1_inst|input_mux_inst|data_out[0]~5_combout ;
wire \memory1_inst|RAM_inst|RW~905_q ;
wire \memory1_inst|RAM_inst|RW~1033feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1033_q ;
wire \memory1_inst|RAM_inst|RW~2400_combout ;
wire \memory1_inst|RAM_inst|RW~2057_q ;
wire \memory1_inst|RAM_inst|RW~1929_q ;
wire \memory1_inst|RAM_inst|RW~2401_combout ;
wire \memory1_inst|RAM_inst|RW~777_q ;
wire \memory1_inst|RAM_inst|RW~1801_q ;
wire \memory1_inst|RAM_inst|RW~1673_q ;
wire \memory1_inst|RAM_inst|RW~649_q ;
wire \memory1_inst|RAM_inst|RW~2393_combout ;
wire \memory1_inst|RAM_inst|RW~2394_combout ;
wire \memory1_inst|RAM_inst|RW~713feeder_combout ;
wire \memory1_inst|RAM_inst|RW~713_q ;
wire \memory1_inst|RAM_inst|RW~1737_q ;
wire \memory1_inst|RAM_inst|RW~585_q ;
wire \memory1_inst|RAM_inst|RW~1609feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1609_q ;
wire \memory1_inst|RAM_inst|RW~2397_combout ;
wire \memory1_inst|RAM_inst|RW~2398_combout ;
wire \memory1_inst|RAM_inst|RW~1865feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1865_q ;
wire \memory1_inst|RAM_inst|RW~1993_q ;
wire \memory1_inst|RAM_inst|RW~841_q ;
wire \memory1_inst|RAM_inst|RW~969_q ;
wire \memory1_inst|RAM_inst|RW~2395_combout ;
wire \memory1_inst|RAM_inst|RW~2396_combout ;
wire \memory1_inst|RAM_inst|RW~2399_combout ;
wire \memory1_inst|RAM_inst|RW~2402_combout ;
wire \memory1_inst|RAM_inst|RW~1289feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1289_q ;
wire \memory1_inst|RAM_inst|RW~1225_q ;
wire \memory1_inst|RAM_inst|RW~2379_combout ;
wire \memory1_inst|RAM_inst|RW~1545_q ;
wire \memory1_inst|RAM_inst|RW~1481feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1481_q ;
wire \memory1_inst|RAM_inst|RW~2380_combout ;
wire \memory1_inst|RAM_inst|RW~265feeder_combout ;
wire \memory1_inst|RAM_inst|RW~265_q ;
wire \memory1_inst|RAM_inst|RW~201feeder_combout ;
wire \memory1_inst|RAM_inst|RW~201_q ;
wire \memory1_inst|RAM_inst|RW~2374_combout ;
wire \memory1_inst|RAM_inst|RW~521_q ;
wire \memory1_inst|RAM_inst|RW~457_q ;
wire \memory1_inst|RAM_inst|RW~2375_combout ;
wire \memory1_inst|RAM_inst|RW~137feeder_combout ;
wire \memory1_inst|RAM_inst|RW~137_q ;
wire \memory1_inst|RAM_inst|RW~393_q ;
wire \memory1_inst|RAM_inst|RW~73_q ;
wire \memory1_inst|RAM_inst|RW~329_q ;
wire \memory1_inst|RAM_inst|RW~2376_combout ;
wire \memory1_inst|RAM_inst|RW~2377_combout ;
wire \memory1_inst|RAM_inst|RW~2378_combout ;
wire \memory1_inst|RAM_inst|RW~1161_q ;
wire \memory1_inst|RAM_inst|RW~1417_q ;
wire \memory1_inst|RAM_inst|RW~1097_q ;
wire \memory1_inst|RAM_inst|RW~1353feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1353_q ;
wire \memory1_inst|RAM_inst|RW~2372_combout ;
wire \memory1_inst|RAM_inst|RW~2373_combout ;
wire \memory1_inst|RAM_inst|RW~2381_combout ;
wire \memory1_inst|RAM_inst|RW~57_q ;
wire \memory1_inst|RAM_inst|RW~185_q ;
wire \memory1_inst|RAM_inst|RW~2386_combout ;
wire \memory1_inst|RAM_inst|RW~441_q ;
wire \memory1_inst|RAM_inst|RW~313_q ;
wire \memory1_inst|RAM_inst|RW~2387_combout ;
wire \memory1_inst|RAM_inst|RW~1337_q ;
wire \memory1_inst|RAM_inst|RW~1465_q ;
wire \memory1_inst|RAM_inst|RW~1081_q ;
wire \memory1_inst|RAM_inst|RW~1209_q ;
wire \memory1_inst|RAM_inst|RW~2384_combout ;
wire \memory1_inst|RAM_inst|RW~2385_combout ;
wire \memory1_inst|RAM_inst|RW~2388_combout ;
wire \memory1_inst|RAM_inst|RW~1401_q ;
wire \memory1_inst|RAM_inst|RW~1529_q ;
wire \memory1_inst|RAM_inst|RW~1145_q ;
wire \memory1_inst|RAM_inst|RW~1273_q ;
wire \memory1_inst|RAM_inst|RW~2389_combout ;
wire \memory1_inst|RAM_inst|RW~2390_combout ;
wire \memory1_inst|RAM_inst|RW~377feeder_combout ;
wire \memory1_inst|RAM_inst|RW~377_q ;
wire \memory1_inst|RAM_inst|RW~505_q ;
wire \memory1_inst|RAM_inst|RW~121_q ;
wire \memory1_inst|RAM_inst|RW~249feeder_combout ;
wire \memory1_inst|RAM_inst|RW~249_q ;
wire \memory1_inst|RAM_inst|RW~2382_combout ;
wire \memory1_inst|RAM_inst|RW~2383_combout ;
wire \memory1_inst|RAM_inst|RW~2391_combout ;
wire \memory1_inst|RAM_inst|RW~2392_combout ;
wire \memory1_inst|RAM_inst|RW~1913_q ;
wire \memory1_inst|RAM_inst|RW~889_q ;
wire \memory1_inst|RAM_inst|RW~633_q ;
wire \memory1_inst|RAM_inst|RW~1657feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1657_q ;
wire \memory1_inst|RAM_inst|RW~2362_combout ;
wire \memory1_inst|RAM_inst|RW~2363_combout ;
wire \memory1_inst|RAM_inst|RW~1017feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1017_q ;
wire \memory1_inst|RAM_inst|RW~2041_q ;
wire \memory1_inst|RAM_inst|RW~761_q ;
wire \memory1_inst|RAM_inst|RW~1785feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1785_q ;
wire \memory1_inst|RAM_inst|RW~2369_combout ;
wire \memory1_inst|RAM_inst|RW~2370_combout ;
wire \memory1_inst|RAM_inst|RW~953_q ;
wire \memory1_inst|RAM_inst|RW~1977_q ;
wire \memory1_inst|RAM_inst|RW~697_q ;
wire \memory1_inst|RAM_inst|RW~1721feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1721_q ;
wire \memory1_inst|RAM_inst|RW~2364_combout ;
wire \memory1_inst|RAM_inst|RW~2365_combout ;
wire \memory1_inst|RAM_inst|RW~825feeder_combout ;
wire \memory1_inst|RAM_inst|RW~825_q ;
wire \memory1_inst|RAM_inst|RW~1849_q ;
wire \memory1_inst|RAM_inst|RW~569_q ;
wire \memory1_inst|RAM_inst|RW~1593_q ;
wire \memory1_inst|RAM_inst|RW~2366_combout ;
wire \memory1_inst|RAM_inst|RW~2367_combout ;
wire \memory1_inst|RAM_inst|RW~2368_combout ;
wire \memory1_inst|RAM_inst|RW~2371_combout ;
wire \memory1_inst|RAM_inst|RW~2403_combout ;
wire \memory1_inst|RAM_inst|RW~985_q ;
wire \memory1_inst|RAM_inst|RW~857_q ;
wire \memory1_inst|RAM_inst|RW~793_q ;
wire \memory1_inst|RAM_inst|RW~921_q ;
wire \memory1_inst|RAM_inst|RW~2235_combout ;
wire \memory1_inst|RAM_inst|RW~2236_combout ;
wire \memory1_inst|RAM_inst|RW~2009feeder_combout ;
wire \memory1_inst|RAM_inst|RW~2009_q ;
wire \memory1_inst|RAM_inst|RW~1945_q ;
wire \memory1_inst|RAM_inst|RW~1881feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1881_q ;
wire \memory1_inst|RAM_inst|RW~1817_q ;
wire \memory1_inst|RAM_inst|RW~2242_combout ;
wire \memory1_inst|RAM_inst|RW~2243_combout ;
wire \memory1_inst|RAM_inst|RW~1689feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1689_q ;
wire \memory1_inst|RAM_inst|RW~1753_q ;
wire \memory1_inst|RAM_inst|RW~1561_q ;
wire \memory1_inst|RAM_inst|RW~1625_q ;
wire \memory1_inst|RAM_inst|RW~2237_combout ;
wire \memory1_inst|RAM_inst|RW~2238_combout ;
wire \memory1_inst|RAM_inst|RW~601_q ;
wire \memory1_inst|RAM_inst|RW~729_q ;
wire \memory1_inst|RAM_inst|RW~537_q ;
wire \memory1_inst|RAM_inst|RW~665feeder_combout ;
wire \memory1_inst|RAM_inst|RW~665_q ;
wire \memory1_inst|RAM_inst|RW~2239_combout ;
wire \memory1_inst|RAM_inst|RW~2240_combout ;
wire \memory1_inst|RAM_inst|RW~2241_combout ;
wire \memory1_inst|RAM_inst|RW~2244_combout ;
wire \memory1_inst|RAM_inst|RW~1961_q ;
wire \memory1_inst|RAM_inst|RW~1833_q ;
wire \memory1_inst|RAM_inst|RW~809_q ;
wire \memory1_inst|RAM_inst|RW~937feeder_combout ;
wire \memory1_inst|RAM_inst|RW~937_q ;
wire \memory1_inst|RAM_inst|RW~2266_combout ;
wire \memory1_inst|RAM_inst|RW~2267_combout ;
wire \memory1_inst|RAM_inst|RW~745_q ;
wire \memory1_inst|RAM_inst|RW~1769_q ;
wire \memory1_inst|RAM_inst|RW~617_q ;
wire \memory1_inst|RAM_inst|RW~1641feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1641_q ;
wire \memory1_inst|RAM_inst|RW~2268_combout ;
wire \memory1_inst|RAM_inst|RW~2269_combout ;
wire \memory1_inst|RAM_inst|RW~681_q ;
wire \memory1_inst|RAM_inst|RW~1705_q ;
wire \memory1_inst|RAM_inst|RW~553_q ;
wire \memory1_inst|RAM_inst|RW~1577_q ;
wire \memory1_inst|RAM_inst|RW~2270_combout ;
wire \memory1_inst|RAM_inst|RW~2271_combout ;
wire \memory1_inst|RAM_inst|RW~2272_combout ;
wire \memory1_inst|RAM_inst|RW~1001feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1001_q ;
wire \memory1_inst|RAM_inst|RW~2025_q ;
wire \memory1_inst|RAM_inst|RW~873_q ;
wire \memory1_inst|RAM_inst|RW~1897_q ;
wire \memory1_inst|RAM_inst|RW~2273_combout ;
wire \memory1_inst|RAM_inst|RW~2274_combout ;
wire \memory1_inst|RAM_inst|RW~2275_combout ;
wire \memory1_inst|RAM_inst|RW~489_q ;
wire \memory1_inst|RAM_inst|RW~361_q ;
wire \memory1_inst|RAM_inst|RW~297_q ;
wire \memory1_inst|RAM_inst|RW~425_q ;
wire \memory1_inst|RAM_inst|RW~2245_combout ;
wire \memory1_inst|RAM_inst|RW~2246_combout ;
wire \memory1_inst|RAM_inst|RW~1449feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1449_q ;
wire \memory1_inst|RAM_inst|RW~1513_q ;
wire \memory1_inst|RAM_inst|RW~1321_q ;
wire \memory1_inst|RAM_inst|RW~1385feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1385_q ;
wire \memory1_inst|RAM_inst|RW~2252_combout ;
wire \memory1_inst|RAM_inst|RW~2253_combout ;
wire \memory1_inst|RAM_inst|RW~105feeder_combout ;
wire \memory1_inst|RAM_inst|RW~105_q ;
wire \memory1_inst|RAM_inst|RW~233_q ;
wire \memory1_inst|RAM_inst|RW~41_q ;
wire \memory1_inst|RAM_inst|RW~169_q ;
wire \memory1_inst|RAM_inst|RW~2249_combout ;
wire \memory1_inst|RAM_inst|RW~2250_combout ;
wire \memory1_inst|RAM_inst|RW~1193_q ;
wire \memory1_inst|RAM_inst|RW~1257_q ;
wire \memory1_inst|RAM_inst|RW~1065_q ;
wire \memory1_inst|RAM_inst|RW~1129feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1129_q ;
wire \memory1_inst|RAM_inst|RW~2247_combout ;
wire \memory1_inst|RAM_inst|RW~2248_combout ;
wire \memory1_inst|RAM_inst|RW~2251_combout ;
wire \memory1_inst|RAM_inst|RW~2254_combout ;
wire \memory1_inst|RAM_inst|RW~473feeder_combout ;
wire \memory1_inst|RAM_inst|RW~473_q ;
wire \memory1_inst|RAM_inst|RW~345_q ;
wire \memory1_inst|RAM_inst|RW~281_q ;
wire \memory1_inst|RAM_inst|RW~409feeder_combout ;
wire \memory1_inst|RAM_inst|RW~409_q ;
wire \memory1_inst|RAM_inst|RW~2255_combout ;
wire \memory1_inst|RAM_inst|RW~2256_combout ;
wire \memory1_inst|RAM_inst|RW~1433_q ;
wire \memory1_inst|RAM_inst|RW~1497_q ;
wire \memory1_inst|RAM_inst|RW~1305_q ;
wire \memory1_inst|RAM_inst|RW~1369_q ;
wire \memory1_inst|RAM_inst|RW~2262_combout ;
wire \memory1_inst|RAM_inst|RW~2263_combout ;
wire \memory1_inst|RAM_inst|RW~1177feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1177_q ;
wire \memory1_inst|RAM_inst|RW~1241_q ;
wire \memory1_inst|RAM_inst|RW~1049_q ;
wire \memory1_inst|RAM_inst|RW~1113_q ;
wire \memory1_inst|RAM_inst|RW~2257_combout ;
wire \memory1_inst|RAM_inst|RW~2258_combout ;
wire \memory1_inst|RAM_inst|RW~89_q ;
wire \memory1_inst|RAM_inst|RW~217_q ;
wire \memory1_inst|RAM_inst|RW~25_q ;
wire \memory1_inst|RAM_inst|RW~153_q ;
wire \memory1_inst|RAM_inst|RW~2259_combout ;
wire \memory1_inst|RAM_inst|RW~2260_combout ;
wire \memory1_inst|RAM_inst|RW~2261_combout ;
wire \memory1_inst|RAM_inst|RW~2264_combout ;
wire \memory1_inst|RAM_inst|RW~2265_combout ;
wire \memory1_inst|RAM_inst|RW~2276_combout ;
wire \memory1_inst|RAM_inst|RW~1809_q ;
wire \memory1_inst|RAM_inst|RW~1873_q ;
wire \memory1_inst|RAM_inst|RW~2326_combout ;
wire \memory1_inst|RAM_inst|RW~2001_q ;
wire \memory1_inst|RAM_inst|RW~1937_q ;
wire \memory1_inst|RAM_inst|RW~2327_combout ;
wire \memory1_inst|RAM_inst|RW~977_q ;
wire \memory1_inst|RAM_inst|RW~849_q ;
wire \memory1_inst|RAM_inst|RW~785_q ;
wire \memory1_inst|RAM_inst|RW~913_q ;
wire \memory1_inst|RAM_inst|RW~2319_combout ;
wire \memory1_inst|RAM_inst|RW~2320_combout ;
wire \memory1_inst|RAM_inst|RW~1681feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1681_q ;
wire \memory1_inst|RAM_inst|RW~1745_q ;
wire \memory1_inst|RAM_inst|RW~1553_q ;
wire \memory1_inst|RAM_inst|RW~1617feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1617_q ;
wire \memory1_inst|RAM_inst|RW~2321_combout ;
wire \memory1_inst|RAM_inst|RW~2322_combout ;
wire \memory1_inst|RAM_inst|RW~593_q ;
wire \memory1_inst|RAM_inst|RW~721_q ;
wire \memory1_inst|RAM_inst|RW~529_q ;
wire \memory1_inst|RAM_inst|RW~657feeder_combout ;
wire \memory1_inst|RAM_inst|RW~657_q ;
wire \memory1_inst|RAM_inst|RW~2323_combout ;
wire \memory1_inst|RAM_inst|RW~2324_combout ;
wire \memory1_inst|RAM_inst|RW~2325_combout ;
wire \memory1_inst|RAM_inst|RW~2328_combout ;
wire \memory1_inst|RAM_inst|RW~1185_q ;
wire \memory1_inst|RAM_inst|RW~1249_q ;
wire \memory1_inst|RAM_inst|RW~1057_q ;
wire \memory1_inst|RAM_inst|RW~1121_q ;
wire \memory1_inst|RAM_inst|RW~2331_combout ;
wire \memory1_inst|RAM_inst|RW~2332_combout ;
wire \memory1_inst|RAM_inst|RW~161_q ;
wire \memory1_inst|RAM_inst|RW~225_q ;
wire \memory1_inst|RAM_inst|RW~33_q ;
wire \memory1_inst|RAM_inst|RW~97feeder_combout ;
wire \memory1_inst|RAM_inst|RW~97_q ;
wire \memory1_inst|RAM_inst|RW~2333_combout ;
wire \memory1_inst|RAM_inst|RW~2334_combout ;
wire \memory1_inst|RAM_inst|RW~2335_combout ;
wire \memory1_inst|RAM_inst|RW~353_q ;
wire \memory1_inst|RAM_inst|RW~481_q ;
wire \memory1_inst|RAM_inst|RW~289_q ;
wire \memory1_inst|RAM_inst|RW~417_q ;
wire \memory1_inst|RAM_inst|RW~2329_combout ;
wire \memory1_inst|RAM_inst|RW~2330_combout ;
wire \memory1_inst|RAM_inst|RW~1441feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1441_q ;
wire \memory1_inst|RAM_inst|RW~1505_q ;
wire \memory1_inst|RAM_inst|RW~1313_q ;
wire \memory1_inst|RAM_inst|RW~1377_q ;
wire \memory1_inst|RAM_inst|RW~2336_combout ;
wire \memory1_inst|RAM_inst|RW~2337_combout ;
wire \memory1_inst|RAM_inst|RW~2338_combout ;
wire \memory1_inst|RAM_inst|RW~1425feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1425_q ;
wire \memory1_inst|RAM_inst|RW~1489_q ;
wire \memory1_inst|RAM_inst|RW~1297_q ;
wire \memory1_inst|RAM_inst|RW~1361_q ;
wire \memory1_inst|RAM_inst|RW~2346_combout ;
wire \memory1_inst|RAM_inst|RW~2347_combout ;
wire \memory1_inst|RAM_inst|RW~401_q ;
wire \memory1_inst|RAM_inst|RW~465_q ;
wire \memory1_inst|RAM_inst|RW~273_q ;
wire \memory1_inst|RAM_inst|RW~337feeder_combout ;
wire \memory1_inst|RAM_inst|RW~337_q ;
wire \memory1_inst|RAM_inst|RW~2339_combout ;
wire \memory1_inst|RAM_inst|RW~2340_combout ;
wire \memory1_inst|RAM_inst|RW~1169feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1169_q ;
wire \memory1_inst|RAM_inst|RW~1233_q ;
wire \memory1_inst|RAM_inst|RW~1041_q ;
wire \memory1_inst|RAM_inst|RW~1105_q ;
wire \memory1_inst|RAM_inst|RW~2341_combout ;
wire \memory1_inst|RAM_inst|RW~2342_combout ;
wire \memory1_inst|RAM_inst|RW~145_q ;
wire \memory1_inst|RAM_inst|RW~209_q ;
wire \memory1_inst|RAM_inst|RW~17_q ;
wire \memory1_inst|RAM_inst|RW~81_q ;
wire \memory1_inst|RAM_inst|RW~2343_combout ;
wire \memory1_inst|RAM_inst|RW~2344_combout ;
wire \memory1_inst|RAM_inst|RW~2345_combout ;
wire \memory1_inst|RAM_inst|RW~2348_combout ;
wire \memory1_inst|RAM_inst|RW~2349_combout ;
wire \memory1_inst|RAM_inst|RW~1953_q ;
wire \memory1_inst|RAM_inst|RW~2017_q ;
wire \memory1_inst|RAM_inst|RW~1825_q ;
wire \memory1_inst|RAM_inst|RW~1889_q ;
wire \memory1_inst|RAM_inst|RW~2357_combout ;
wire \memory1_inst|RAM_inst|RW~2358_combout ;
wire \memory1_inst|RAM_inst|RW~865_q ;
wire \memory1_inst|RAM_inst|RW~993_q ;
wire \memory1_inst|RAM_inst|RW~801_q ;
wire \memory1_inst|RAM_inst|RW~929_q ;
wire \memory1_inst|RAM_inst|RW~2350_combout ;
wire \memory1_inst|RAM_inst|RW~2351_combout ;
wire \memory1_inst|RAM_inst|RW~1697feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1697_q ;
wire \memory1_inst|RAM_inst|RW~1761_q ;
wire \memory1_inst|RAM_inst|RW~1569_q ;
wire \memory1_inst|RAM_inst|RW~1633_q ;
wire \memory1_inst|RAM_inst|RW~2352_combout ;
wire \memory1_inst|RAM_inst|RW~2353_combout ;
wire \memory1_inst|RAM_inst|RW~609feeder_combout ;
wire \memory1_inst|RAM_inst|RW~609_q ;
wire \memory1_inst|RAM_inst|RW~737_q ;
wire \memory1_inst|RAM_inst|RW~545_q ;
wire \memory1_inst|RAM_inst|RW~673_q ;
wire \memory1_inst|RAM_inst|RW~2354_combout ;
wire \memory1_inst|RAM_inst|RW~2355_combout ;
wire \memory1_inst|RAM_inst|RW~2356_combout ;
wire \memory1_inst|RAM_inst|RW~2359_combout ;
wire \memory1_inst|RAM_inst|RW~2360_combout ;
wire \memory1_inst|RAM_inst|RW~1665_q ;
wire \memory1_inst|RAM_inst|RW~1793_q ;
wire \memory1_inst|RAM_inst|RW~1649_q ;
wire \memory1_inst|RAM_inst|RW~1777feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1777_q ;
wire \memory1_inst|RAM_inst|RW~2294_combout ;
wire \memory1_inst|RAM_inst|RW~2295_combout ;
wire \memory1_inst|RAM_inst|RW~561_q ;
wire \memory1_inst|RAM_inst|RW~689feeder_combout ;
wire \memory1_inst|RAM_inst|RW~689_q ;
wire \memory1_inst|RAM_inst|RW~2291_combout ;
wire \memory1_inst|RAM_inst|RW~705_q ;
wire \memory1_inst|RAM_inst|RW~577_q ;
wire \memory1_inst|RAM_inst|RW~2292_combout ;
wire \memory1_inst|RAM_inst|RW~1601_q ;
wire \memory1_inst|RAM_inst|RW~1729_q ;
wire \memory1_inst|RAM_inst|RW~1585_q ;
wire \memory1_inst|RAM_inst|RW~1713_q ;
wire \memory1_inst|RAM_inst|RW~2289_combout ;
wire \memory1_inst|RAM_inst|RW~2290_combout ;
wire \memory1_inst|RAM_inst|RW~2293_combout ;
wire \memory1_inst|RAM_inst|RW~641_q ;
wire \memory1_inst|RAM_inst|RW~769_q ;
wire \memory1_inst|RAM_inst|RW~625_q ;
wire \memory1_inst|RAM_inst|RW~753_q ;
wire \memory1_inst|RAM_inst|RW~2287_combout ;
wire \memory1_inst|RAM_inst|RW~2288_combout ;
wire \memory1_inst|RAM_inst|RW~2296_combout ;
wire \memory1_inst|RAM_inst|RW~1089_q ;
wire \memory1_inst|RAM_inst|RW~1153_q ;
wire \memory1_inst|RAM_inst|RW~1073_q ;
wire \memory1_inst|RAM_inst|RW~1137feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1137_q ;
wire \memory1_inst|RAM_inst|RW~2297_combout ;
wire \memory1_inst|RAM_inst|RW~2298_combout ;
wire \memory1_inst|RAM_inst|RW~1201_q ;
wire \memory1_inst|RAM_inst|RW~1265feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1265_q ;
wire \memory1_inst|RAM_inst|RW~2304_combout ;
wire \memory1_inst|RAM_inst|RW~1281_q ;
wire \memory1_inst|RAM_inst|RW~1217_q ;
wire \memory1_inst|RAM_inst|RW~2305_combout ;
wire \memory1_inst|RAM_inst|RW~193_q ;
wire \memory1_inst|RAM_inst|RW~257_q ;
wire \memory1_inst|RAM_inst|RW~177_q ;
wire \memory1_inst|RAM_inst|RW~241feeder_combout ;
wire \memory1_inst|RAM_inst|RW~241_q ;
wire \memory1_inst|RAM_inst|RW~2299_combout ;
wire \memory1_inst|RAM_inst|RW~2300_combout ;
wire \memory1_inst|RAM_inst|RW~65_q ;
wire \memory1_inst|RAM_inst|RW~129_q ;
wire \memory1_inst|RAM_inst|RW~49_q ;
wire \memory1_inst|RAM_inst|RW~113_q ;
wire \memory1_inst|RAM_inst|RW~2301_combout ;
wire \memory1_inst|RAM_inst|RW~2302_combout ;
wire \memory1_inst|RAM_inst|RW~2303_combout ;
wire \memory1_inst|RAM_inst|RW~2306_combout ;
wire \memory1_inst|RAM_inst|RW~2307_combout ;
wire \memory1_inst|RAM_inst|RW~1985_q ;
wire \memory1_inst|RAM_inst|RW~2049_q ;
wire \memory1_inst|RAM_inst|RW~1969_q ;
wire \memory1_inst|RAM_inst|RW~2033_q ;
wire \memory1_inst|RAM_inst|RW~2315_combout ;
wire \memory1_inst|RAM_inst|RW~2316_combout ;
wire \memory1_inst|RAM_inst|RW~961_q ;
wire \memory1_inst|RAM_inst|RW~1025_q ;
wire \memory1_inst|RAM_inst|RW~945_q ;
wire \memory1_inst|RAM_inst|RW~1009feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1009_q ;
wire \memory1_inst|RAM_inst|RW~2308_combout ;
wire \memory1_inst|RAM_inst|RW~2309_combout ;
wire \memory1_inst|RAM_inst|RW~1857_q ;
wire \memory1_inst|RAM_inst|RW~1921_q ;
wire \memory1_inst|RAM_inst|RW~1841_q ;
wire \memory1_inst|RAM_inst|RW~1905_q ;
wire \memory1_inst|RAM_inst|RW~2310_combout ;
wire \memory1_inst|RAM_inst|RW~2311_combout ;
wire \memory1_inst|RAM_inst|RW~833feeder_combout ;
wire \memory1_inst|RAM_inst|RW~833_q ;
wire \memory1_inst|RAM_inst|RW~897_q ;
wire \memory1_inst|RAM_inst|RW~817_q ;
wire \memory1_inst|RAM_inst|RW~881_q ;
wire \memory1_inst|RAM_inst|RW~2312_combout ;
wire \memory1_inst|RAM_inst|RW~2313_combout ;
wire \memory1_inst|RAM_inst|RW~2314_combout ;
wire \memory1_inst|RAM_inst|RW~2317_combout ;
wire \memory1_inst|RAM_inst|RW~1409_q ;
wire \memory1_inst|RAM_inst|RW~385_q ;
wire \memory1_inst|RAM_inst|RW~369_q ;
wire \memory1_inst|RAM_inst|RW~1393_q ;
wire \memory1_inst|RAM_inst|RW~2277_combout ;
wire \memory1_inst|RAM_inst|RW~2278_combout ;
wire \memory1_inst|RAM_inst|RW~513feeder_combout ;
wire \memory1_inst|RAM_inst|RW~513_q ;
wire \memory1_inst|RAM_inst|RW~1537_q ;
wire \memory1_inst|RAM_inst|RW~497_q ;
wire \memory1_inst|RAM_inst|RW~1521feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1521_q ;
wire \memory1_inst|RAM_inst|RW~2284_combout ;
wire \memory1_inst|RAM_inst|RW~2285_combout ;
wire \memory1_inst|RAM_inst|RW~433_q ;
wire \memory1_inst|RAM_inst|RW~1457_q ;
wire \memory1_inst|RAM_inst|RW~2279_combout ;
wire \memory1_inst|RAM_inst|RW~1473_q ;
wire \memory1_inst|RAM_inst|RW~449_q ;
wire \memory1_inst|RAM_inst|RW~2280_combout ;
wire \memory1_inst|RAM_inst|RW~321_q ;
wire \memory1_inst|RAM_inst|RW~1345_q ;
wire \memory1_inst|RAM_inst|RW~305_q ;
wire \memory1_inst|RAM_inst|RW~1329_q ;
wire \memory1_inst|RAM_inst|RW~2281_combout ;
wire \memory1_inst|RAM_inst|RW~2282_combout ;
wire \memory1_inst|RAM_inst|RW~2283_combout ;
wire \memory1_inst|RAM_inst|RW~2286_combout ;
wire \memory1_inst|RAM_inst|RW~2318_combout ;
wire \memory1_inst|RAM_inst|RW~2361_combout ;
wire \memory1_inst|RAM_inst|RW~2404_combout ;
wire \memory1_inst|input_mux_inst|data_out[0]~6_combout ;
wire \Dec_BCD_0_inst|segmentos[0]~0_combout ;
wire \Dec_BCD_0_inst|segmentos[1]~1_combout ;
wire \Dec_BCD_0_inst|segmentos[2]~2_combout ;
wire \Dec_BCD_0_inst|segmentos[3]~3_combout ;
wire \Dec_BCD_0_inst|segmentos[4]~4_combout ;
wire \Dec_BCD_0_inst|segmentos[5]~5_combout ;
wire \Dec_BCD_0_inst|segmentos[6]~6_combout ;
wire \memory1_inst|ROM_inst|Mux2~0_combout ;
wire \memory1_inst|ROM_inst|Mux2~1_combout ;
wire \data_in[5]~input_o ;
wire \memory1_inst|RAM_inst|RW~1998_q ;
wire \memory1_inst|RAM_inst|RW~2062_q ;
wire \memory1_inst|RAM_inst|RW~974_q ;
wire \memory1_inst|RAM_inst|RW~1038_q ;
wire \memory1_inst|RAM_inst|RW~3250_combout ;
wire \memory1_inst|RAM_inst|RW~3251_combout ;
wire \memory1_inst|RAM_inst|RW~910_q ;
wire \memory1_inst|RAM_inst|RW~1934_q ;
wire \memory1_inst|RAM_inst|RW~846_q ;
wire \memory1_inst|RAM_inst|RW~1870feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1870_q ;
wire \memory1_inst|RAM_inst|RW~3243_combout ;
wire \memory1_inst|RAM_inst|RW~3244_combout ;
wire \memory1_inst|RAM_inst|RW~902_q ;
wire \memory1_inst|RAM_inst|RW~1926_q ;
wire \memory1_inst|RAM_inst|RW~838_q ;
wire \memory1_inst|RAM_inst|RW~1862_q ;
wire \memory1_inst|RAM_inst|RW~3247_combout ;
wire \memory1_inst|RAM_inst|RW~3248_combout ;
wire \memory1_inst|RAM_inst|RW~2054_q ;
wire \memory1_inst|RAM_inst|RW~966_q ;
wire \memory1_inst|RAM_inst|RW~1030_q ;
wire \memory1_inst|RAM_inst|RW~3245_combout ;
wire \memory1_inst|RAM_inst|RW~1990_q ;
wire \memory1_inst|RAM_inst|RW~3246_combout ;
wire \memory1_inst|RAM_inst|RW~3249_combout ;
wire \memory1_inst|RAM_inst|RW~3252_combout ;
wire \memory1_inst|RAM_inst|RW~1638feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1638_q ;
wire \memory1_inst|RAM_inst|RW~1766_q ;
wire \memory1_inst|RAM_inst|RW~1574_q ;
wire \memory1_inst|RAM_inst|RW~1702_q ;
wire \memory1_inst|RAM_inst|RW~3232_combout ;
wire \memory1_inst|RAM_inst|RW~3233_combout ;
wire \memory1_inst|RAM_inst|RW~1710_q ;
wire \memory1_inst|RAM_inst|RW~1774_q ;
wire \memory1_inst|RAM_inst|RW~1582_q ;
wire \memory1_inst|RAM_inst|RW~1646feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1646_q ;
wire \memory1_inst|RAM_inst|RW~3239_combout ;
wire \memory1_inst|RAM_inst|RW~3240_combout ;
wire \memory1_inst|RAM_inst|RW~678feeder_combout ;
wire \memory1_inst|RAM_inst|RW~678_q ;
wire \memory1_inst|RAM_inst|RW~742_q ;
wire \memory1_inst|RAM_inst|RW~550_q ;
wire \memory1_inst|RAM_inst|RW~614feeder_combout ;
wire \memory1_inst|RAM_inst|RW~614_q ;
wire \memory1_inst|RAM_inst|RW~3236_combout ;
wire \memory1_inst|RAM_inst|RW~3237_combout ;
wire \memory1_inst|RAM_inst|RW~558_q ;
wire \memory1_inst|RAM_inst|RW~622_q ;
wire \memory1_inst|RAM_inst|RW~3234_combout ;
wire \memory1_inst|RAM_inst|RW~750_q ;
wire \memory1_inst|RAM_inst|RW~686feeder_combout ;
wire \memory1_inst|RAM_inst|RW~686_q ;
wire \memory1_inst|RAM_inst|RW~3235_combout ;
wire \memory1_inst|RAM_inst|RW~3238_combout ;
wire \memory1_inst|RAM_inst|RW~3241_combout ;
wire \memory1_inst|RAM_inst|RW~2022_q ;
wire \memory1_inst|RAM_inst|RW~2030_q ;
wire \memory1_inst|RAM_inst|RW~1894_q ;
wire \memory1_inst|RAM_inst|RW~1902_q ;
wire \memory1_inst|RAM_inst|RW~3229_combout ;
wire \memory1_inst|RAM_inst|RW~3230_combout ;
wire \memory1_inst|RAM_inst|RW~998_q ;
wire \memory1_inst|RAM_inst|RW~1006_q ;
wire \memory1_inst|RAM_inst|RW~870_q ;
wire \memory1_inst|RAM_inst|RW~878_q ;
wire \memory1_inst|RAM_inst|RW~3222_combout ;
wire \memory1_inst|RAM_inst|RW~3223_combout ;
wire \memory1_inst|RAM_inst|RW~934feeder_combout ;
wire \memory1_inst|RAM_inst|RW~934_q ;
wire \memory1_inst|RAM_inst|RW~942_q ;
wire \memory1_inst|RAM_inst|RW~806_q ;
wire \memory1_inst|RAM_inst|RW~814feeder_combout ;
wire \memory1_inst|RAM_inst|RW~814_q ;
wire \memory1_inst|RAM_inst|RW~3226_combout ;
wire \memory1_inst|RAM_inst|RW~3227_combout ;
wire \memory1_inst|RAM_inst|RW~1958_q ;
wire \memory1_inst|RAM_inst|RW~1966_q ;
wire \memory1_inst|RAM_inst|RW~1830_q ;
wire \memory1_inst|RAM_inst|RW~1838_q ;
wire \memory1_inst|RAM_inst|RW~3224_combout ;
wire \memory1_inst|RAM_inst|RW~3225_combout ;
wire \memory1_inst|RAM_inst|RW~3228_combout ;
wire \memory1_inst|RAM_inst|RW~3231_combout ;
wire \memory1_inst|RAM_inst|RW~3242_combout ;
wire \memory1_inst|RAM_inst|RW~1614_q ;
wire \memory1_inst|RAM_inst|RW~1678feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1678_q ;
wire \memory1_inst|RAM_inst|RW~3219_combout ;
wire \memory1_inst|RAM_inst|RW~1806_q ;
wire \memory1_inst|RAM_inst|RW~1742_q ;
wire \memory1_inst|RAM_inst|RW~3220_combout ;
wire \memory1_inst|RAM_inst|RW~718_q ;
wire \memory1_inst|RAM_inst|RW~782_q ;
wire \memory1_inst|RAM_inst|RW~590_q ;
wire \memory1_inst|RAM_inst|RW~654feeder_combout ;
wire \memory1_inst|RAM_inst|RW~654_q ;
wire \memory1_inst|RAM_inst|RW~3214_combout ;
wire \memory1_inst|RAM_inst|RW~3215_combout ;
wire \memory1_inst|RAM_inst|RW~646feeder_combout ;
wire \memory1_inst|RAM_inst|RW~646_q ;
wire \memory1_inst|RAM_inst|RW~774_q ;
wire \memory1_inst|RAM_inst|RW~582_q ;
wire \memory1_inst|RAM_inst|RW~710_q ;
wire \memory1_inst|RAM_inst|RW~3216_combout ;
wire \memory1_inst|RAM_inst|RW~3217_combout ;
wire \memory1_inst|RAM_inst|RW~3218_combout ;
wire \memory1_inst|RAM_inst|RW~1798feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1798_q ;
wire \memory1_inst|RAM_inst|RW~1670_q ;
wire \memory1_inst|RAM_inst|RW~1606_q ;
wire \memory1_inst|RAM_inst|RW~1734feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1734_q ;
wire \memory1_inst|RAM_inst|RW~3212_combout ;
wire \memory1_inst|RAM_inst|RW~3213_combout ;
wire \memory1_inst|RAM_inst|RW~3221_combout ;
wire \memory1_inst|RAM_inst|RW~3253_combout ;
wire \memory1_inst|RAM_inst|RW~1158_q ;
wire \memory1_inst|RAM_inst|RW~1166feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1166_q ;
wire \memory1_inst|RAM_inst|RW~3092_combout ;
wire \memory1_inst|RAM_inst|RW~1414_q ;
wire \memory1_inst|RAM_inst|RW~1422feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1422_q ;
wire \memory1_inst|RAM_inst|RW~3093_combout ;
wire \memory1_inst|RAM_inst|RW~398_q ;
wire \memory1_inst|RAM_inst|RW~390_q ;
wire \memory1_inst|RAM_inst|RW~134_q ;
wire \memory1_inst|RAM_inst|RW~142_q ;
wire \memory1_inst|RAM_inst|RW~3085_combout ;
wire \memory1_inst|RAM_inst|RW~3086_combout ;
wire \memory1_inst|RAM_inst|RW~102_q ;
wire \memory1_inst|RAM_inst|RW~110_q ;
wire \memory1_inst|RAM_inst|RW~3089_combout ;
wire \memory1_inst|RAM_inst|RW~366_q ;
wire \memory1_inst|RAM_inst|RW~358_q ;
wire \memory1_inst|RAM_inst|RW~3090_combout ;
wire \memory1_inst|RAM_inst|RW~1382feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1382_q ;
wire \memory1_inst|RAM_inst|RW~1390_q ;
wire \memory1_inst|RAM_inst|RW~1126_q ;
wire \memory1_inst|RAM_inst|RW~1134_q ;
wire \memory1_inst|RAM_inst|RW~3087_combout ;
wire \memory1_inst|RAM_inst|RW~3088_combout ;
wire \memory1_inst|RAM_inst|RW~3091_combout ;
wire \memory1_inst|RAM_inst|RW~3094_combout ;
wire \memory1_inst|RAM_inst|RW~334_q ;
wire \memory1_inst|RAM_inst|RW~326_q ;
wire \memory1_inst|RAM_inst|RW~70_q ;
wire \memory1_inst|RAM_inst|RW~78feeder_combout ;
wire \memory1_inst|RAM_inst|RW~78_q ;
wire \memory1_inst|RAM_inst|RW~3105_combout ;
wire \memory1_inst|RAM_inst|RW~3106_combout ;
wire \memory1_inst|RAM_inst|RW~1350feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1350_q ;
wire \memory1_inst|RAM_inst|RW~1358_q ;
wire \memory1_inst|RAM_inst|RW~1094_q ;
wire \memory1_inst|RAM_inst|RW~1102_q ;
wire \memory1_inst|RAM_inst|RW~3112_combout ;
wire \memory1_inst|RAM_inst|RW~3113_combout ;
wire \memory1_inst|RAM_inst|RW~294feeder_combout ;
wire \memory1_inst|RAM_inst|RW~294_q ;
wire \memory1_inst|RAM_inst|RW~302_q ;
wire \memory1_inst|RAM_inst|RW~38_q ;
wire \memory1_inst|RAM_inst|RW~46feeder_combout ;
wire \memory1_inst|RAM_inst|RW~46_q ;
wire \memory1_inst|RAM_inst|RW~3109_combout ;
wire \memory1_inst|RAM_inst|RW~3110_combout ;
wire \memory1_inst|RAM_inst|RW~1318_q ;
wire \memory1_inst|RAM_inst|RW~1326_q ;
wire \memory1_inst|RAM_inst|RW~1062_q ;
wire \memory1_inst|RAM_inst|RW~1070_q ;
wire \memory1_inst|RAM_inst|RW~3107_combout ;
wire \memory1_inst|RAM_inst|RW~3108_combout ;
wire \memory1_inst|RAM_inst|RW~3111_combout ;
wire \memory1_inst|RAM_inst|RW~3114_combout ;
wire \memory1_inst|RAM_inst|RW~1230_q ;
wire \memory1_inst|RAM_inst|RW~1486_q ;
wire \memory1_inst|RAM_inst|RW~1222_q ;
wire \memory1_inst|RAM_inst|RW~1478_q ;
wire \memory1_inst|RAM_inst|RW~3102_combout ;
wire \memory1_inst|RAM_inst|RW~3103_combout ;
wire \memory1_inst|RAM_inst|RW~462_q ;
wire \memory1_inst|RAM_inst|RW~454_q ;
wire \memory1_inst|RAM_inst|RW~198_q ;
wire \memory1_inst|RAM_inst|RW~206_q ;
wire \memory1_inst|RAM_inst|RW~3095_combout ;
wire \memory1_inst|RAM_inst|RW~3096_combout ;
wire \memory1_inst|RAM_inst|RW~1446feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1446_q ;
wire \memory1_inst|RAM_inst|RW~1454_q ;
wire \memory1_inst|RAM_inst|RW~1190_q ;
wire \memory1_inst|RAM_inst|RW~1198_q ;
wire \memory1_inst|RAM_inst|RW~3097_combout ;
wire \memory1_inst|RAM_inst|RW~3098_combout ;
wire \memory1_inst|RAM_inst|RW~422_q ;
wire \memory1_inst|RAM_inst|RW~430_q ;
wire \memory1_inst|RAM_inst|RW~166_q ;
wire \memory1_inst|RAM_inst|RW~174_q ;
wire \memory1_inst|RAM_inst|RW~3099_combout ;
wire \memory1_inst|RAM_inst|RW~3100_combout ;
wire \memory1_inst|RAM_inst|RW~3101_combout ;
wire \memory1_inst|RAM_inst|RW~3104_combout ;
wire \memory1_inst|RAM_inst|RW~3115_combout ;
wire \memory1_inst|RAM_inst|RW~1542_q ;
wire \memory1_inst|RAM_inst|RW~1254_q ;
wire \memory1_inst|RAM_inst|RW~1510feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1510_q ;
wire \memory1_inst|RAM_inst|RW~3116_combout ;
wire \memory1_inst|RAM_inst|RW~1286_q ;
wire \memory1_inst|RAM_inst|RW~3117_combout ;
wire \memory1_inst|RAM_inst|RW~262feeder_combout ;
wire \memory1_inst|RAM_inst|RW~262_q ;
wire \memory1_inst|RAM_inst|RW~518_q ;
wire \memory1_inst|RAM_inst|RW~230_q ;
wire \memory1_inst|RAM_inst|RW~486_q ;
wire \memory1_inst|RAM_inst|RW~3120_combout ;
wire \memory1_inst|RAM_inst|RW~3121_combout ;
wire \memory1_inst|RAM_inst|RW~270feeder_combout ;
wire \memory1_inst|RAM_inst|RW~270_q ;
wire \memory1_inst|RAM_inst|RW~526_q ;
wire \memory1_inst|RAM_inst|RW~238_q ;
wire \memory1_inst|RAM_inst|RW~494feeder_combout ;
wire \memory1_inst|RAM_inst|RW~494_q ;
wire \memory1_inst|RAM_inst|RW~3118_combout ;
wire \memory1_inst|RAM_inst|RW~3119_combout ;
wire \memory1_inst|RAM_inst|RW~3122_combout ;
wire \memory1_inst|RAM_inst|RW~1294feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1294_q ;
wire \memory1_inst|RAM_inst|RW~1550_q ;
wire \memory1_inst|RAM_inst|RW~1262_q ;
wire \memory1_inst|RAM_inst|RW~1518_q ;
wire \memory1_inst|RAM_inst|RW~3123_combout ;
wire \memory1_inst|RAM_inst|RW~3124_combout ;
wire \memory1_inst|RAM_inst|RW~3125_combout ;
wire \memory1_inst|RAM_inst|RW~3126_combout ;
wire \memory1_inst|RAM_inst|RW~1118_q ;
wire \memory1_inst|RAM_inst|RW~1150_q ;
wire \memory1_inst|RAM_inst|RW~1142_q ;
wire \memory1_inst|RAM_inst|RW~1110_q ;
wire \memory1_inst|RAM_inst|RW~3179_combout ;
wire \memory1_inst|RAM_inst|RW~3180_combout ;
wire \memory1_inst|RAM_inst|RW~1246_q ;
wire \memory1_inst|RAM_inst|RW~1278_q ;
wire \memory1_inst|RAM_inst|RW~1238_q ;
wire \memory1_inst|RAM_inst|RW~1270_q ;
wire \memory1_inst|RAM_inst|RW~3186_combout ;
wire \memory1_inst|RAM_inst|RW~3187_combout ;
wire \memory1_inst|RAM_inst|RW~94feeder_combout ;
wire \memory1_inst|RAM_inst|RW~94_q ;
wire \memory1_inst|RAM_inst|RW~126_q ;
wire \memory1_inst|RAM_inst|RW~86_q ;
wire \memory1_inst|RAM_inst|RW~118_q ;
wire \memory1_inst|RAM_inst|RW~3183_combout ;
wire \memory1_inst|RAM_inst|RW~3184_combout ;
wire \memory1_inst|RAM_inst|RW~222_q ;
wire \memory1_inst|RAM_inst|RW~254_q ;
wire \memory1_inst|RAM_inst|RW~214_q ;
wire \memory1_inst|RAM_inst|RW~246_q ;
wire \memory1_inst|RAM_inst|RW~3181_combout ;
wire \memory1_inst|RAM_inst|RW~3182_combout ;
wire \memory1_inst|RAM_inst|RW~3185_combout ;
wire \memory1_inst|RAM_inst|RW~3188_combout ;
wire \memory1_inst|RAM_inst|RW~1182feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1182_q ;
wire \memory1_inst|RAM_inst|RW~1214_q ;
wire \memory1_inst|RAM_inst|RW~1174_q ;
wire \memory1_inst|RAM_inst|RW~1206_q ;
wire \memory1_inst|RAM_inst|RW~3196_combout ;
wire \memory1_inst|RAM_inst|RW~3197_combout ;
wire \memory1_inst|RAM_inst|RW~150_q ;
wire \memory1_inst|RAM_inst|RW~182_q ;
wire \memory1_inst|RAM_inst|RW~3189_combout ;
wire \memory1_inst|RAM_inst|RW~190_q ;
wire \memory1_inst|RAM_inst|RW~158feeder_combout ;
wire \memory1_inst|RAM_inst|RW~158_q ;
wire \memory1_inst|RAM_inst|RW~3190_combout ;
wire \memory1_inst|RAM_inst|RW~1054_q ;
wire \memory1_inst|RAM_inst|RW~1086_q ;
wire \memory1_inst|RAM_inst|RW~1046_q ;
wire \memory1_inst|RAM_inst|RW~1078_q ;
wire \memory1_inst|RAM_inst|RW~3191_combout ;
wire \memory1_inst|RAM_inst|RW~3192_combout ;
wire \memory1_inst|RAM_inst|RW~22_q ;
wire \memory1_inst|RAM_inst|RW~54_q ;
wire \memory1_inst|RAM_inst|RW~3193_combout ;
wire \memory1_inst|RAM_inst|RW~62_q ;
wire \memory1_inst|RAM_inst|RW~30feeder_combout ;
wire \memory1_inst|RAM_inst|RW~30_q ;
wire \memory1_inst|RAM_inst|RW~3194_combout ;
wire \memory1_inst|RAM_inst|RW~3195_combout ;
wire \memory1_inst|RAM_inst|RW~3198_combout ;
wire \memory1_inst|RAM_inst|RW~3199_combout ;
wire \memory1_inst|RAM_inst|RW~446feeder_combout ;
wire \memory1_inst|RAM_inst|RW~446_q ;
wire \memory1_inst|RAM_inst|RW~414_q ;
wire \memory1_inst|RAM_inst|RW~406_q ;
wire \memory1_inst|RAM_inst|RW~438_q ;
wire \memory1_inst|RAM_inst|RW~3169_combout ;
wire \memory1_inst|RAM_inst|RW~3170_combout ;
wire \memory1_inst|RAM_inst|RW~1438feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1438_q ;
wire \memory1_inst|RAM_inst|RW~1470_q ;
wire \memory1_inst|RAM_inst|RW~1430_q ;
wire \memory1_inst|RAM_inst|RW~1462_q ;
wire \memory1_inst|RAM_inst|RW~3176_combout ;
wire \memory1_inst|RAM_inst|RW~3177_combout ;
wire \memory1_inst|RAM_inst|RW~1310_q ;
wire \memory1_inst|RAM_inst|RW~1342_q ;
wire \memory1_inst|RAM_inst|RW~1302_q ;
wire \memory1_inst|RAM_inst|RW~1334feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1334_q ;
wire \memory1_inst|RAM_inst|RW~3171_combout ;
wire \memory1_inst|RAM_inst|RW~3172_combout ;
wire \memory1_inst|RAM_inst|RW~286_q ;
wire \memory1_inst|RAM_inst|RW~318_q ;
wire \memory1_inst|RAM_inst|RW~278_q ;
wire \memory1_inst|RAM_inst|RW~310feeder_combout ;
wire \memory1_inst|RAM_inst|RW~310_q ;
wire \memory1_inst|RAM_inst|RW~3173_combout ;
wire \memory1_inst|RAM_inst|RW~3174_combout ;
wire \memory1_inst|RAM_inst|RW~3175_combout ;
wire \memory1_inst|RAM_inst|RW~3178_combout ;
wire \memory1_inst|RAM_inst|RW~350feeder_combout ;
wire \memory1_inst|RAM_inst|RW~350_q ;
wire \memory1_inst|RAM_inst|RW~382_q ;
wire \memory1_inst|RAM_inst|RW~342_q ;
wire \memory1_inst|RAM_inst|RW~374feeder_combout ;
wire \memory1_inst|RAM_inst|RW~374_q ;
wire \memory1_inst|RAM_inst|RW~3204_combout ;
wire \memory1_inst|RAM_inst|RW~3205_combout ;
wire \memory1_inst|RAM_inst|RW~478_q ;
wire \memory1_inst|RAM_inst|RW~510_q ;
wire \memory1_inst|RAM_inst|RW~502_q ;
wire \memory1_inst|RAM_inst|RW~470_q ;
wire \memory1_inst|RAM_inst|RW~3202_combout ;
wire \memory1_inst|RAM_inst|RW~3203_combout ;
wire \memory1_inst|RAM_inst|RW~3206_combout ;
wire \memory1_inst|RAM_inst|RW~1374feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1374_q ;
wire \memory1_inst|RAM_inst|RW~1406_q ;
wire \memory1_inst|RAM_inst|RW~1366_q ;
wire \memory1_inst|RAM_inst|RW~1398_q ;
wire \memory1_inst|RAM_inst|RW~3200_combout ;
wire \memory1_inst|RAM_inst|RW~3201_combout ;
wire \memory1_inst|RAM_inst|RW~1502_q ;
wire \memory1_inst|RAM_inst|RW~1534_q ;
wire \memory1_inst|RAM_inst|RW~1494_q ;
wire \memory1_inst|RAM_inst|RW~1526_q ;
wire \memory1_inst|RAM_inst|RW~3207_combout ;
wire \memory1_inst|RAM_inst|RW~3208_combout ;
wire \memory1_inst|RAM_inst|RW~3209_combout ;
wire \memory1_inst|RAM_inst|RW~3210_combout ;
wire \memory1_inst|RAM_inst|RW~1950feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1950_q ;
wire \memory1_inst|RAM_inst|RW~1942_q ;
wire \memory1_inst|RAM_inst|RW~2006_q ;
wire \memory1_inst|RAM_inst|RW~3160_combout ;
wire \memory1_inst|RAM_inst|RW~2014feeder_combout ;
wire \memory1_inst|RAM_inst|RW~2014_q ;
wire \memory1_inst|RAM_inst|RW~3161_combout ;
wire \memory1_inst|RAM_inst|RW~926feeder_combout ;
wire \memory1_inst|RAM_inst|RW~926_q ;
wire \memory1_inst|RAM_inst|RW~990_q ;
wire \memory1_inst|RAM_inst|RW~918_q ;
wire \memory1_inst|RAM_inst|RW~982feeder_combout ;
wire \memory1_inst|RAM_inst|RW~982_q ;
wire \memory1_inst|RAM_inst|RW~3162_combout ;
wire \memory1_inst|RAM_inst|RW~3163_combout ;
wire \memory1_inst|RAM_inst|RW~3164_combout ;
wire \memory1_inst|RAM_inst|RW~1022feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1022_q ;
wire \memory1_inst|RAM_inst|RW~958_q ;
wire \memory1_inst|RAM_inst|RW~950_q ;
wire \memory1_inst|RAM_inst|RW~1014_q ;
wire \memory1_inst|RAM_inst|RW~3158_combout ;
wire \memory1_inst|RAM_inst|RW~3159_combout ;
wire \memory1_inst|RAM_inst|RW~1982feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1982_q ;
wire \memory1_inst|RAM_inst|RW~2046_q ;
wire \memory1_inst|RAM_inst|RW~2038_q ;
wire \memory1_inst|RAM_inst|RW~1974_q ;
wire \memory1_inst|RAM_inst|RW~3165_combout ;
wire \memory1_inst|RAM_inst|RW~3166_combout ;
wire \memory1_inst|RAM_inst|RW~3167_combout ;
wire \memory1_inst|RAM_inst|RW~854_q ;
wire \memory1_inst|RAM_inst|RW~862_q ;
wire \memory1_inst|RAM_inst|RW~3127_combout ;
wire \memory1_inst|RAM_inst|RW~886_q ;
wire \memory1_inst|RAM_inst|RW~894_q ;
wire \memory1_inst|RAM_inst|RW~3128_combout ;
wire \memory1_inst|RAM_inst|RW~1878_q ;
wire \memory1_inst|RAM_inst|RW~1886feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1886_q ;
wire \memory1_inst|RAM_inst|RW~3134_combout ;
wire \memory1_inst|RAM_inst|RW~1918_q ;
wire \memory1_inst|RAM_inst|RW~1910feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1910_q ;
wire \memory1_inst|RAM_inst|RW~3135_combout ;
wire \memory1_inst|RAM_inst|RW~790_q ;
wire \memory1_inst|RAM_inst|RW~822_q ;
wire \memory1_inst|RAM_inst|RW~3131_combout ;
wire \memory1_inst|RAM_inst|RW~798feeder_combout ;
wire \memory1_inst|RAM_inst|RW~798_q ;
wire \memory1_inst|RAM_inst|RW~830feeder_combout ;
wire \memory1_inst|RAM_inst|RW~830_q ;
wire \memory1_inst|RAM_inst|RW~3132_combout ;
wire \memory1_inst|RAM_inst|RW~1822_q ;
wire \memory1_inst|RAM_inst|RW~1854_q ;
wire \memory1_inst|RAM_inst|RW~1814_q ;
wire \memory1_inst|RAM_inst|RW~1846feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1846_q ;
wire \memory1_inst|RAM_inst|RW~3129_combout ;
wire \memory1_inst|RAM_inst|RW~3130_combout ;
wire \memory1_inst|RAM_inst|RW~3133_combout ;
wire \memory1_inst|RAM_inst|RW~3136_combout ;
wire \memory1_inst|RAM_inst|RW~1782_q ;
wire \memory1_inst|RAM_inst|RW~1790_q ;
wire \memory1_inst|RAM_inst|RW~1750_q ;
wire \memory1_inst|RAM_inst|RW~1758feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1758_q ;
wire \memory1_inst|RAM_inst|RW~3144_combout ;
wire \memory1_inst|RAM_inst|RW~3145_combout ;
wire \memory1_inst|RAM_inst|RW~758_q ;
wire \memory1_inst|RAM_inst|RW~766_q ;
wire \memory1_inst|RAM_inst|RW~726_q ;
wire \memory1_inst|RAM_inst|RW~734_q ;
wire \memory1_inst|RAM_inst|RW~3137_combout ;
wire \memory1_inst|RAM_inst|RW~3138_combout ;
wire \memory1_inst|RAM_inst|RW~1694_q ;
wire \memory1_inst|RAM_inst|RW~1726_q ;
wire \memory1_inst|RAM_inst|RW~1686_q ;
wire \memory1_inst|RAM_inst|RW~1718feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1718_q ;
wire \memory1_inst|RAM_inst|RW~3139_combout ;
wire \memory1_inst|RAM_inst|RW~3140_combout ;
wire \memory1_inst|RAM_inst|RW~670feeder_combout ;
wire \memory1_inst|RAM_inst|RW~670_q ;
wire \memory1_inst|RAM_inst|RW~702_q ;
wire \memory1_inst|RAM_inst|RW~662_q ;
wire \memory1_inst|RAM_inst|RW~694feeder_combout ;
wire \memory1_inst|RAM_inst|RW~694_q ;
wire \memory1_inst|RAM_inst|RW~3141_combout ;
wire \memory1_inst|RAM_inst|RW~3142_combout ;
wire \memory1_inst|RAM_inst|RW~3143_combout ;
wire \memory1_inst|RAM_inst|RW~3146_combout ;
wire \memory1_inst|RAM_inst|RW~1654_q ;
wire \memory1_inst|RAM_inst|RW~1662_q ;
wire \memory1_inst|RAM_inst|RW~1622_q ;
wire \memory1_inst|RAM_inst|RW~1630feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1630_q ;
wire \memory1_inst|RAM_inst|RW~3154_combout ;
wire \memory1_inst|RAM_inst|RW~3155_combout ;
wire \memory1_inst|RAM_inst|RW~606feeder_combout ;
wire \memory1_inst|RAM_inst|RW~606_q ;
wire \memory1_inst|RAM_inst|RW~638_q ;
wire \memory1_inst|RAM_inst|RW~598_q ;
wire \memory1_inst|RAM_inst|RW~630_q ;
wire \memory1_inst|RAM_inst|RW~3147_combout ;
wire \memory1_inst|RAM_inst|RW~3148_combout ;
wire \memory1_inst|RAM_inst|RW~1566feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1566_q ;
wire \memory1_inst|RAM_inst|RW~1598_q ;
wire \memory1_inst|RAM_inst|RW~1558_q ;
wire \memory1_inst|RAM_inst|RW~1590feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1590_q ;
wire \memory1_inst|RAM_inst|RW~3149_combout ;
wire \memory1_inst|RAM_inst|RW~3150_combout ;
wire \memory1_inst|RAM_inst|RW~542_q ;
wire \memory1_inst|RAM_inst|RW~574_q ;
wire \memory1_inst|RAM_inst|RW~534_q ;
wire \memory1_inst|RAM_inst|RW~566feeder_combout ;
wire \memory1_inst|RAM_inst|RW~566_q ;
wire \memory1_inst|RAM_inst|RW~3151_combout ;
wire \memory1_inst|RAM_inst|RW~3152_combout ;
wire \memory1_inst|RAM_inst|RW~3153_combout ;
wire \memory1_inst|RAM_inst|RW~3156_combout ;
wire \memory1_inst|RAM_inst|RW~3157_combout ;
wire \memory1_inst|RAM_inst|RW~3168_combout ;
wire \memory1_inst|RAM_inst|RW~3211_combout ;
wire \memory1_inst|RAM_inst|RW~3254_combout ;
wire \memory1_inst|input_mux_inst|data_out[5]~11_combout ;
wire \memory1_inst|output_ports_inst|port_out_01[5]~feeder_combout ;
wire \data_in[4]~input_o ;
wire \memory1_inst|RAM_inst|RW~1261feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1261_q ;
wire \memory1_inst|RAM_inst|RW~1133_q ;
wire \memory1_inst|RAM_inst|RW~1117_q ;
wire \memory1_inst|RAM_inst|RW~1245feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1245_q ;
wire \memory1_inst|RAM_inst|RW~2915_combout ;
wire \memory1_inst|RAM_inst|RW~2916_combout ;
wire \memory1_inst|RAM_inst|RW~1581feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1581_q ;
wire \memory1_inst|RAM_inst|RW~1709_q ;
wire \memory1_inst|RAM_inst|RW~1565_q ;
wire \memory1_inst|RAM_inst|RW~1693_q ;
wire \memory1_inst|RAM_inst|RW~2917_combout ;
wire \memory1_inst|RAM_inst|RW~2918_combout ;
wire \memory1_inst|RAM_inst|RW~1069feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1069_q ;
wire \memory1_inst|RAM_inst|RW~1197_q ;
wire \memory1_inst|RAM_inst|RW~1053_q ;
wire \memory1_inst|RAM_inst|RW~1181_q ;
wire \memory1_inst|RAM_inst|RW~2919_combout ;
wire \memory1_inst|RAM_inst|RW~2920_combout ;
wire \memory1_inst|RAM_inst|RW~2921_combout ;
wire \memory1_inst|RAM_inst|RW~1773feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1773_q ;
wire \memory1_inst|RAM_inst|RW~1645_q ;
wire \memory1_inst|RAM_inst|RW~1629_q ;
wire \memory1_inst|RAM_inst|RW~1757_q ;
wire \memory1_inst|RAM_inst|RW~2922_combout ;
wire \memory1_inst|RAM_inst|RW~2923_combout ;
wire \memory1_inst|RAM_inst|RW~2924_combout ;
wire \memory1_inst|RAM_inst|RW~1901_q ;
wire \memory1_inst|RAM_inst|RW~1837_q ;
wire \memory1_inst|RAM_inst|RW~1821_q ;
wire \memory1_inst|RAM_inst|RW~1885_q ;
wire \memory1_inst|RAM_inst|RW~2946_combout ;
wire \memory1_inst|RAM_inst|RW~2947_combout ;
wire \memory1_inst|RAM_inst|RW~1965_q ;
wire \memory1_inst|RAM_inst|RW~2029_q ;
wire \memory1_inst|RAM_inst|RW~1949_q ;
wire \memory1_inst|RAM_inst|RW~2013_q ;
wire \memory1_inst|RAM_inst|RW~2953_combout ;
wire \memory1_inst|RAM_inst|RW~2954_combout ;
wire \memory1_inst|RAM_inst|RW~1373feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1373_q ;
wire \memory1_inst|RAM_inst|RW~1389_q ;
wire \memory1_inst|RAM_inst|RW~1309_q ;
wire \memory1_inst|RAM_inst|RW~1325_q ;
wire \memory1_inst|RAM_inst|RW~2950_combout ;
wire \memory1_inst|RAM_inst|RW~2951_combout ;
wire \memory1_inst|RAM_inst|RW~1501feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1501_q ;
wire \memory1_inst|RAM_inst|RW~1517_q ;
wire \memory1_inst|RAM_inst|RW~1437_q ;
wire \memory1_inst|RAM_inst|RW~1453feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1453_q ;
wire \memory1_inst|RAM_inst|RW~2948_combout ;
wire \memory1_inst|RAM_inst|RW~2949_combout ;
wire \memory1_inst|RAM_inst|RW~2952_combout ;
wire \memory1_inst|RAM_inst|RW~2955_combout ;
wire \memory1_inst|RAM_inst|RW~237_q ;
wire \memory1_inst|RAM_inst|RW~109_q ;
wire \memory1_inst|RAM_inst|RW~93_q ;
wire \memory1_inst|RAM_inst|RW~221_q ;
wire \memory1_inst|RAM_inst|RW~2935_combout ;
wire \memory1_inst|RAM_inst|RW~2936_combout ;
wire \memory1_inst|RAM_inst|RW~557_q ;
wire \memory1_inst|RAM_inst|RW~685_q ;
wire \memory1_inst|RAM_inst|RW~669_q ;
wire \memory1_inst|RAM_inst|RW~541_q ;
wire \memory1_inst|RAM_inst|RW~2937_combout ;
wire \memory1_inst|RAM_inst|RW~2938_combout ;
wire \memory1_inst|RAM_inst|RW~45_q ;
wire \memory1_inst|RAM_inst|RW~173_q ;
wire \memory1_inst|RAM_inst|RW~29_q ;
wire \memory1_inst|RAM_inst|RW~157_q ;
wire \memory1_inst|RAM_inst|RW~2939_combout ;
wire \memory1_inst|RAM_inst|RW~2940_combout ;
wire \memory1_inst|RAM_inst|RW~2941_combout ;
wire \memory1_inst|RAM_inst|RW~621_q ;
wire \memory1_inst|RAM_inst|RW~749_q ;
wire \memory1_inst|RAM_inst|RW~605_q ;
wire \memory1_inst|RAM_inst|RW~733_q ;
wire \memory1_inst|RAM_inst|RW~2942_combout ;
wire \memory1_inst|RAM_inst|RW~2943_combout ;
wire \memory1_inst|RAM_inst|RW~2944_combout ;
wire \memory1_inst|RAM_inst|RW~493_q ;
wire \memory1_inst|RAM_inst|RW~365_q ;
wire \memory1_inst|RAM_inst|RW~301_q ;
wire \memory1_inst|RAM_inst|RW~429feeder_combout ;
wire \memory1_inst|RAM_inst|RW~429_q ;
wire \memory1_inst|RAM_inst|RW~2925_combout ;
wire \memory1_inst|RAM_inst|RW~2926_combout ;
wire \memory1_inst|RAM_inst|RW~925_q ;
wire \memory1_inst|RAM_inst|RW~989_q ;
wire \memory1_inst|RAM_inst|RW~797_q ;
wire \memory1_inst|RAM_inst|RW~861feeder_combout ;
wire \memory1_inst|RAM_inst|RW~861_q ;
wire \memory1_inst|RAM_inst|RW~2927_combout ;
wire \memory1_inst|RAM_inst|RW~2928_combout ;
wire \memory1_inst|RAM_inst|RW~349_q ;
wire \memory1_inst|RAM_inst|RW~477_q ;
wire \memory1_inst|RAM_inst|RW~285_q ;
wire \memory1_inst|RAM_inst|RW~413feeder_combout ;
wire \memory1_inst|RAM_inst|RW~413_q ;
wire \memory1_inst|RAM_inst|RW~2929_combout ;
wire \memory1_inst|RAM_inst|RW~2930_combout ;
wire \memory1_inst|RAM_inst|RW~2931_combout ;
wire \memory1_inst|RAM_inst|RW~877_q ;
wire \memory1_inst|RAM_inst|RW~1005_q ;
wire \memory1_inst|RAM_inst|RW~813_q ;
wire \memory1_inst|RAM_inst|RW~941_q ;
wire \memory1_inst|RAM_inst|RW~2932_combout ;
wire \memory1_inst|RAM_inst|RW~2933_combout ;
wire \memory1_inst|RAM_inst|RW~2934_combout ;
wire \memory1_inst|RAM_inst|RW~2945_combout ;
wire \memory1_inst|RAM_inst|RW~2956_combout ;
wire \memory1_inst|RAM_inst|RW~701_q ;
wire \memory1_inst|RAM_inst|RW~717_q ;
wire \memory1_inst|RAM_inst|RW~189_q ;
wire \memory1_inst|RAM_inst|RW~205_q ;
wire \memory1_inst|RAM_inst|RW~3062_combout ;
wire \memory1_inst|RAM_inst|RW~3063_combout ;
wire \memory1_inst|RAM_inst|RW~765_q ;
wire \memory1_inst|RAM_inst|RW~781_q ;
wire \memory1_inst|RAM_inst|RW~253_q ;
wire \memory1_inst|RAM_inst|RW~269feeder_combout ;
wire \memory1_inst|RAM_inst|RW~269_q ;
wire \memory1_inst|RAM_inst|RW~3069_combout ;
wire \memory1_inst|RAM_inst|RW~3070_combout ;
wire \memory1_inst|RAM_inst|RW~637_q ;
wire \memory1_inst|RAM_inst|RW~653_q ;
wire \memory1_inst|RAM_inst|RW~125_q ;
wire \memory1_inst|RAM_inst|RW~141feeder_combout ;
wire \memory1_inst|RAM_inst|RW~141_q ;
wire \memory1_inst|RAM_inst|RW~3064_combout ;
wire \memory1_inst|RAM_inst|RW~3065_combout ;
wire \memory1_inst|RAM_inst|RW~573_q ;
wire \memory1_inst|RAM_inst|RW~589_q ;
wire \memory1_inst|RAM_inst|RW~61_q ;
wire \memory1_inst|RAM_inst|RW~77_q ;
wire \memory1_inst|RAM_inst|RW~3066_combout ;
wire \memory1_inst|RAM_inst|RW~3067_combout ;
wire \memory1_inst|RAM_inst|RW~3068_combout ;
wire \memory1_inst|RAM_inst|RW~3071_combout ;
wire \memory1_inst|RAM_inst|RW~317_q ;
wire \memory1_inst|RAM_inst|RW~333_q ;
wire \memory1_inst|RAM_inst|RW~3056_combout ;
wire \memory1_inst|RAM_inst|RW~845_q ;
wire \memory1_inst|RAM_inst|RW~829feeder_combout ;
wire \memory1_inst|RAM_inst|RW~829_q ;
wire \memory1_inst|RAM_inst|RW~3057_combout ;
wire \memory1_inst|RAM_inst|RW~893feeder_combout ;
wire \memory1_inst|RAM_inst|RW~893_q ;
wire \memory1_inst|RAM_inst|RW~909_q ;
wire \memory1_inst|RAM_inst|RW~381_q ;
wire \memory1_inst|RAM_inst|RW~397_q ;
wire \memory1_inst|RAM_inst|RW~3054_combout ;
wire \memory1_inst|RAM_inst|RW~3055_combout ;
wire \memory1_inst|RAM_inst|RW~3058_combout ;
wire \memory1_inst|RAM_inst|RW~461_q ;
wire \memory1_inst|RAM_inst|RW~973_q ;
wire \memory1_inst|RAM_inst|RW~445_q ;
wire \memory1_inst|RAM_inst|RW~957_q ;
wire \memory1_inst|RAM_inst|RW~3052_combout ;
wire \memory1_inst|RAM_inst|RW~3053_combout ;
wire \memory1_inst|RAM_inst|RW~1021feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1021_q ;
wire \memory1_inst|RAM_inst|RW~1037_q ;
wire \memory1_inst|RAM_inst|RW~509_q ;
wire \memory1_inst|RAM_inst|RW~525_q ;
wire \memory1_inst|RAM_inst|RW~3059_combout ;
wire \memory1_inst|RAM_inst|RW~3060_combout ;
wire \memory1_inst|RAM_inst|RW~3061_combout ;
wire \memory1_inst|RAM_inst|RW~3072_combout ;
wire \memory1_inst|RAM_inst|RW~1485_q ;
wire \memory1_inst|RAM_inst|RW~1997_q ;
wire \memory1_inst|RAM_inst|RW~1357_q ;
wire \memory1_inst|RAM_inst|RW~1869_q ;
wire \memory1_inst|RAM_inst|RW~3073_combout ;
wire \memory1_inst|RAM_inst|RW~3074_combout ;
wire \memory1_inst|RAM_inst|RW~1933_q ;
wire \memory1_inst|RAM_inst|RW~2061_q ;
wire \memory1_inst|RAM_inst|RW~1421_q ;
wire \memory1_inst|RAM_inst|RW~1549feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1549_q ;
wire \memory1_inst|RAM_inst|RW~3080_combout ;
wire \memory1_inst|RAM_inst|RW~3081_combout ;
wire \memory1_inst|RAM_inst|RW~1469_q ;
wire \memory1_inst|RAM_inst|RW~1981_q ;
wire \memory1_inst|RAM_inst|RW~1341_q ;
wire \memory1_inst|RAM_inst|RW~1853feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1853_q ;
wire \memory1_inst|RAM_inst|RW~3077_combout ;
wire \memory1_inst|RAM_inst|RW~3078_combout ;
wire \memory1_inst|RAM_inst|RW~1533_q ;
wire \memory1_inst|RAM_inst|RW~2045_q ;
wire \memory1_inst|RAM_inst|RW~1405_q ;
wire \memory1_inst|RAM_inst|RW~1917_q ;
wire \memory1_inst|RAM_inst|RW~3075_combout ;
wire \memory1_inst|RAM_inst|RW~3076_combout ;
wire \memory1_inst|RAM_inst|RW~3079_combout ;
wire \memory1_inst|RAM_inst|RW~3082_combout ;
wire \memory1_inst|RAM_inst|RW~1213_q ;
wire \memory1_inst|RAM_inst|RW~1725_q ;
wire \memory1_inst|RAM_inst|RW~3042_combout ;
wire \memory1_inst|RAM_inst|RW~1229_q ;
wire \memory1_inst|RAM_inst|RW~1741feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1741_q ;
wire \memory1_inst|RAM_inst|RW~3043_combout ;
wire \memory1_inst|RAM_inst|RW~1661feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1661_q ;
wire \memory1_inst|RAM_inst|RW~1677_q ;
wire \memory1_inst|RAM_inst|RW~1149_q ;
wire \memory1_inst|RAM_inst|RW~1165_q ;
wire \memory1_inst|RAM_inst|RW~3044_combout ;
wire \memory1_inst|RAM_inst|RW~3045_combout ;
wire \memory1_inst|RAM_inst|RW~1101feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1101_q ;
wire \memory1_inst|RAM_inst|RW~1613_q ;
wire \memory1_inst|RAM_inst|RW~1085_q ;
wire \memory1_inst|RAM_inst|RW~1597feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1597_q ;
wire \memory1_inst|RAM_inst|RW~3046_combout ;
wire \memory1_inst|RAM_inst|RW~3047_combout ;
wire \memory1_inst|RAM_inst|RW~3048_combout ;
wire \memory1_inst|RAM_inst|RW~1789feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1789_q ;
wire \memory1_inst|RAM_inst|RW~1805_q ;
wire \memory1_inst|RAM_inst|RW~1277_q ;
wire \memory1_inst|RAM_inst|RW~1293feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1293_q ;
wire \memory1_inst|RAM_inst|RW~3049_combout ;
wire \memory1_inst|RAM_inst|RW~3050_combout ;
wire \memory1_inst|RAM_inst|RW~3051_combout ;
wire \memory1_inst|RAM_inst|RW~3083_combout ;
wire \memory1_inst|RAM_inst|RW~981feeder_combout ;
wire \memory1_inst|RAM_inst|RW~981_q ;
wire \memory1_inst|RAM_inst|RW~853_q ;
wire \memory1_inst|RAM_inst|RW~789_q ;
wire \memory1_inst|RAM_inst|RW~917feeder_combout ;
wire \memory1_inst|RAM_inst|RW~917_q ;
wire \memory1_inst|RAM_inst|RW~2999_combout ;
wire \memory1_inst|RAM_inst|RW~3000_combout ;
wire \memory1_inst|RAM_inst|RW~661_q ;
wire \memory1_inst|RAM_inst|RW~533_q ;
wire \memory1_inst|RAM_inst|RW~597_q ;
wire \memory1_inst|RAM_inst|RW~3003_combout ;
wire \memory1_inst|RAM_inst|RW~725_q ;
wire \memory1_inst|RAM_inst|RW~3004_combout ;
wire \memory1_inst|RAM_inst|RW~1685_q ;
wire \memory1_inst|RAM_inst|RW~1749_q ;
wire \memory1_inst|RAM_inst|RW~1557_q ;
wire \memory1_inst|RAM_inst|RW~1621feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1621_q ;
wire \memory1_inst|RAM_inst|RW~3001_combout ;
wire \memory1_inst|RAM_inst|RW~3002_combout ;
wire \memory1_inst|RAM_inst|RW~3005_combout ;
wire \memory1_inst|RAM_inst|RW~1877_q ;
wire \memory1_inst|RAM_inst|RW~2005_q ;
wire \memory1_inst|RAM_inst|RW~1813_q ;
wire \memory1_inst|RAM_inst|RW~1941_q ;
wire \memory1_inst|RAM_inst|RW~3006_combout ;
wire \memory1_inst|RAM_inst|RW~3007_combout ;
wire \memory1_inst|RAM_inst|RW~3008_combout ;
wire \memory1_inst|RAM_inst|RW~869_q ;
wire \memory1_inst|RAM_inst|RW~997_q ;
wire \memory1_inst|RAM_inst|RW~805_q ;
wire \memory1_inst|RAM_inst|RW~933feeder_combout ;
wire \memory1_inst|RAM_inst|RW~933_q ;
wire \memory1_inst|RAM_inst|RW~3030_combout ;
wire \memory1_inst|RAM_inst|RW~3031_combout ;
wire \memory1_inst|RAM_inst|RW~1893_q ;
wire \memory1_inst|RAM_inst|RW~2021_q ;
wire \memory1_inst|RAM_inst|RW~1829_q ;
wire \memory1_inst|RAM_inst|RW~1957_q ;
wire \memory1_inst|RAM_inst|RW~3037_combout ;
wire \memory1_inst|RAM_inst|RW~3038_combout ;
wire \memory1_inst|RAM_inst|RW~1701feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1701_q ;
wire \memory1_inst|RAM_inst|RW~1765_q ;
wire \memory1_inst|RAM_inst|RW~1573_q ;
wire \memory1_inst|RAM_inst|RW~1637_q ;
wire \memory1_inst|RAM_inst|RW~3032_combout ;
wire \memory1_inst|RAM_inst|RW~3033_combout ;
wire \memory1_inst|RAM_inst|RW~677feeder_combout ;
wire \memory1_inst|RAM_inst|RW~677_q ;
wire \memory1_inst|RAM_inst|RW~741_q ;
wire \memory1_inst|RAM_inst|RW~549_q ;
wire \memory1_inst|RAM_inst|RW~613_q ;
wire \memory1_inst|RAM_inst|RW~3034_combout ;
wire \memory1_inst|RAM_inst|RW~3035_combout ;
wire \memory1_inst|RAM_inst|RW~3036_combout ;
wire \memory1_inst|RAM_inst|RW~3039_combout ;
wire \memory1_inst|RAM_inst|RW~21_q ;
wire \memory1_inst|RAM_inst|RW~85_q ;
wire \memory1_inst|RAM_inst|RW~3023_combout ;
wire \memory1_inst|RAM_inst|RW~213_q ;
wire \memory1_inst|RAM_inst|RW~149_q ;
wire \memory1_inst|RAM_inst|RW~3024_combout ;
wire \memory1_inst|RAM_inst|RW~1173feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1173_q ;
wire \memory1_inst|RAM_inst|RW~1237_q ;
wire \memory1_inst|RAM_inst|RW~1045_q ;
wire \memory1_inst|RAM_inst|RW~1109_q ;
wire \memory1_inst|RAM_inst|RW~3021_combout ;
wire \memory1_inst|RAM_inst|RW~3022_combout ;
wire \memory1_inst|RAM_inst|RW~3025_combout ;
wire \memory1_inst|RAM_inst|RW~341_q ;
wire \memory1_inst|RAM_inst|RW~469_q ;
wire \memory1_inst|RAM_inst|RW~277_q ;
wire \memory1_inst|RAM_inst|RW~405feeder_combout ;
wire \memory1_inst|RAM_inst|RW~405_q ;
wire \memory1_inst|RAM_inst|RW~3019_combout ;
wire \memory1_inst|RAM_inst|RW~3020_combout ;
wire \memory1_inst|RAM_inst|RW~1365feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1365_q ;
wire \memory1_inst|RAM_inst|RW~1493_q ;
wire \memory1_inst|RAM_inst|RW~1301_q ;
wire \memory1_inst|RAM_inst|RW~1429_q ;
wire \memory1_inst|RAM_inst|RW~3026_combout ;
wire \memory1_inst|RAM_inst|RW~3027_combout ;
wire \memory1_inst|RAM_inst|RW~3028_combout ;
wire \memory1_inst|RAM_inst|RW~357feeder_combout ;
wire \memory1_inst|RAM_inst|RW~357_q ;
wire \memory1_inst|RAM_inst|RW~485_q ;
wire \memory1_inst|RAM_inst|RW~293_q ;
wire \memory1_inst|RAM_inst|RW~421feeder_combout ;
wire \memory1_inst|RAM_inst|RW~421_q ;
wire \memory1_inst|RAM_inst|RW~3009_combout ;
wire \memory1_inst|RAM_inst|RW~3010_combout ;
wire \memory1_inst|RAM_inst|RW~1381_q ;
wire \memory1_inst|RAM_inst|RW~1509_q ;
wire \memory1_inst|RAM_inst|RW~1317_q ;
wire \memory1_inst|RAM_inst|RW~1445_q ;
wire \memory1_inst|RAM_inst|RW~3016_combout ;
wire \memory1_inst|RAM_inst|RW~3017_combout ;
wire \memory1_inst|RAM_inst|RW~165_q ;
wire \memory1_inst|RAM_inst|RW~229_q ;
wire \memory1_inst|RAM_inst|RW~37_q ;
wire \memory1_inst|RAM_inst|RW~101_q ;
wire \memory1_inst|RAM_inst|RW~3013_combout ;
wire \memory1_inst|RAM_inst|RW~3014_combout ;
wire \memory1_inst|RAM_inst|RW~1189_q ;
wire \memory1_inst|RAM_inst|RW~1253_q ;
wire \memory1_inst|RAM_inst|RW~1061_q ;
wire \memory1_inst|RAM_inst|RW~1125_q ;
wire \memory1_inst|RAM_inst|RW~3011_combout ;
wire \memory1_inst|RAM_inst|RW~3012_combout ;
wire \memory1_inst|RAM_inst|RW~3015_combout ;
wire \memory1_inst|RAM_inst|RW~3018_combout ;
wire \memory1_inst|RAM_inst|RW~3029_combout ;
wire \memory1_inst|RAM_inst|RW~3040_combout ;
wire \memory1_inst|RAM_inst|RW~1477feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1477_q ;
wire \memory1_inst|RAM_inst|RW~1541_q ;
wire \memory1_inst|RAM_inst|RW~1221_q ;
wire \memory1_inst|RAM_inst|RW~1285feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1285_q ;
wire \memory1_inst|RAM_inst|RW~2974_combout ;
wire \memory1_inst|RAM_inst|RW~2975_combout ;
wire \memory1_inst|RAM_inst|RW~1349_q ;
wire \memory1_inst|RAM_inst|RW~1413_q ;
wire \memory1_inst|RAM_inst|RW~1093_q ;
wire \memory1_inst|RAM_inst|RW~1157_q ;
wire \memory1_inst|RAM_inst|RW~2967_combout ;
wire \memory1_inst|RAM_inst|RW~2968_combout ;
wire \memory1_inst|RAM_inst|RW~261feeder_combout ;
wire \memory1_inst|RAM_inst|RW~261_q ;
wire \memory1_inst|RAM_inst|RW~517_q ;
wire \memory1_inst|RAM_inst|RW~197_q ;
wire \memory1_inst|RAM_inst|RW~453_q ;
wire \memory1_inst|RAM_inst|RW~2969_combout ;
wire \memory1_inst|RAM_inst|RW~2970_combout ;
wire \memory1_inst|RAM_inst|RW~133_q ;
wire \memory1_inst|RAM_inst|RW~389_q ;
wire \memory1_inst|RAM_inst|RW~69_q ;
wire \memory1_inst|RAM_inst|RW~325_q ;
wire \memory1_inst|RAM_inst|RW~2971_combout ;
wire \memory1_inst|RAM_inst|RW~2972_combout ;
wire \memory1_inst|RAM_inst|RW~2973_combout ;
wire \memory1_inst|RAM_inst|RW~2976_combout ;
wire \memory1_inst|RAM_inst|RW~1269feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1269_q ;
wire \memory1_inst|RAM_inst|RW~1525_q ;
wire \memory1_inst|RAM_inst|RW~1141_q ;
wire \memory1_inst|RAM_inst|RW~1397feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1397_q ;
wire \memory1_inst|RAM_inst|RW~2984_combout ;
wire \memory1_inst|RAM_inst|RW~2985_combout ;
wire \memory1_inst|RAM_inst|RW~373_q ;
wire \memory1_inst|RAM_inst|RW~501_q ;
wire \memory1_inst|RAM_inst|RW~117_q ;
wire \memory1_inst|RAM_inst|RW~245_q ;
wire \memory1_inst|RAM_inst|RW~2979_combout ;
wire \memory1_inst|RAM_inst|RW~2980_combout ;
wire \memory1_inst|RAM_inst|RW~309feeder_combout ;
wire \memory1_inst|RAM_inst|RW~309_q ;
wire \memory1_inst|RAM_inst|RW~437_q ;
wire \memory1_inst|RAM_inst|RW~53_q ;
wire \memory1_inst|RAM_inst|RW~181_q ;
wire \memory1_inst|RAM_inst|RW~2981_combout ;
wire \memory1_inst|RAM_inst|RW~2982_combout ;
wire \memory1_inst|RAM_inst|RW~2983_combout ;
wire \memory1_inst|RAM_inst|RW~1333feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1333_q ;
wire \memory1_inst|RAM_inst|RW~1461_q ;
wire \memory1_inst|RAM_inst|RW~1077_q ;
wire \memory1_inst|RAM_inst|RW~1205feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1205_q ;
wire \memory1_inst|RAM_inst|RW~2977_combout ;
wire \memory1_inst|RAM_inst|RW~2978_combout ;
wire \memory1_inst|RAM_inst|RW~2986_combout ;
wire \memory1_inst|RAM_inst|RW~2987_combout ;
wire \memory1_inst|RAM_inst|RW~1589feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1589_q ;
wire \memory1_inst|RAM_inst|RW~1717_q ;
wire \memory1_inst|RAM_inst|RW~565_q ;
wire \memory1_inst|RAM_inst|RW~693_q ;
wire \memory1_inst|RAM_inst|RW~2961_combout ;
wire \memory1_inst|RAM_inst|RW~2962_combout ;
wire \memory1_inst|RAM_inst|RW~1845_q ;
wire \memory1_inst|RAM_inst|RW~1973_q ;
wire \memory1_inst|RAM_inst|RW~821_q ;
wire \memory1_inst|RAM_inst|RW~949_q ;
wire \memory1_inst|RAM_inst|RW~2959_combout ;
wire \memory1_inst|RAM_inst|RW~2960_combout ;
wire \memory1_inst|RAM_inst|RW~2963_combout ;
wire \memory1_inst|RAM_inst|RW~1013feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1013_q ;
wire \memory1_inst|RAM_inst|RW~2037_q ;
wire \memory1_inst|RAM_inst|RW~885_q ;
wire \memory1_inst|RAM_inst|RW~1909feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1909_q ;
wire \memory1_inst|RAM_inst|RW~2964_combout ;
wire \memory1_inst|RAM_inst|RW~2965_combout ;
wire \memory1_inst|RAM_inst|RW~1781feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1781_q ;
wire \memory1_inst|RAM_inst|RW~1653_q ;
wire \memory1_inst|RAM_inst|RW~629_q ;
wire \memory1_inst|RAM_inst|RW~757_q ;
wire \memory1_inst|RAM_inst|RW~2957_combout ;
wire \memory1_inst|RAM_inst|RW~2958_combout ;
wire \memory1_inst|RAM_inst|RW~2966_combout ;
wire \memory1_inst|RAM_inst|RW~837_q ;
wire \memory1_inst|RAM_inst|RW~901_q ;
wire \memory1_inst|RAM_inst|RW~581_q ;
wire \memory1_inst|RAM_inst|RW~645_q ;
wire \memory1_inst|RAM_inst|RW~2992_combout ;
wire \memory1_inst|RAM_inst|RW~2993_combout ;
wire \memory1_inst|RAM_inst|RW~965_q ;
wire \memory1_inst|RAM_inst|RW~1029_q ;
wire \memory1_inst|RAM_inst|RW~709_q ;
wire \memory1_inst|RAM_inst|RW~773_q ;
wire \memory1_inst|RAM_inst|RW~2990_combout ;
wire \memory1_inst|RAM_inst|RW~2991_combout ;
wire \memory1_inst|RAM_inst|RW~2994_combout ;
wire \memory1_inst|RAM_inst|RW~1669_q ;
wire \memory1_inst|RAM_inst|RW~1925_q ;
wire \memory1_inst|RAM_inst|RW~1605_q ;
wire \memory1_inst|RAM_inst|RW~1861_q ;
wire \memory1_inst|RAM_inst|RW~2988_combout ;
wire \memory1_inst|RAM_inst|RW~2989_combout ;
wire \memory1_inst|RAM_inst|RW~1797_q ;
wire \memory1_inst|RAM_inst|RW~2053_q ;
wire \memory1_inst|RAM_inst|RW~1733_q ;
wire \memory1_inst|RAM_inst|RW~1989feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1989_q ;
wire \memory1_inst|RAM_inst|RW~2995_combout ;
wire \memory1_inst|RAM_inst|RW~2996_combout ;
wire \memory1_inst|RAM_inst|RW~2997_combout ;
wire \memory1_inst|RAM_inst|RW~2998_combout ;
wire \memory1_inst|RAM_inst|RW~3041_combout ;
wire \memory1_inst|RAM_inst|RW~3084_combout ;
wire \memory1_inst|ROM_inst|Mux3~0_combout ;
wire \memory1_inst|input_mux_inst|data_out[4]~10_combout ;
wire \memory1_inst|output_ports_inst|port_out_01[4]~feeder_combout ;
wire \memory1_inst|ROM_inst|data_out[7]~feeder_combout ;
wire \data_in[7]~input_o ;
wire \memory1_inst|RAM_inst|RW~2032_q ;
wire \memory1_inst|RAM_inst|RW~2064_q ;
wire \memory1_inst|RAM_inst|RW~1008_q ;
wire \memory1_inst|RAM_inst|RW~1040feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1040_q ;
wire \memory1_inst|RAM_inst|RW~3420_combout ;
wire \memory1_inst|RAM_inst|RW~3421_combout ;
wire \memory1_inst|RAM_inst|RW~1264_q ;
wire \memory1_inst|RAM_inst|RW~1296_q ;
wire \memory1_inst|RAM_inst|RW~240_q ;
wire \memory1_inst|RAM_inst|RW~272feeder_combout ;
wire \memory1_inst|RAM_inst|RW~272_q ;
wire \memory1_inst|RAM_inst|RW~3417_combout ;
wire \memory1_inst|RAM_inst|RW~3418_combout ;
wire \memory1_inst|RAM_inst|RW~1776feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1776_q ;
wire \memory1_inst|RAM_inst|RW~1808_q ;
wire \memory1_inst|RAM_inst|RW~752_q ;
wire \memory1_inst|RAM_inst|RW~784feeder_combout ;
wire \memory1_inst|RAM_inst|RW~784_q ;
wire \memory1_inst|RAM_inst|RW~3415_combout ;
wire \memory1_inst|RAM_inst|RW~3416_combout ;
wire \memory1_inst|RAM_inst|RW~3419_combout ;
wire \memory1_inst|RAM_inst|RW~1520feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1520_q ;
wire \memory1_inst|RAM_inst|RW~1552_q ;
wire \memory1_inst|RAM_inst|RW~496_q ;
wire \memory1_inst|RAM_inst|RW~528_q ;
wire \memory1_inst|RAM_inst|RW~3413_combout ;
wire \memory1_inst|RAM_inst|RW~3414_combout ;
wire \memory1_inst|RAM_inst|RW~3422_combout ;
wire \memory1_inst|RAM_inst|RW~1240_q ;
wire \memory1_inst|RAM_inst|RW~1272_q ;
wire \memory1_inst|RAM_inst|RW~3402_combout ;
wire \memory1_inst|RAM_inst|RW~1784_q ;
wire \memory1_inst|RAM_inst|RW~1752feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1752_q ;
wire \memory1_inst|RAM_inst|RW~3403_combout ;
wire \memory1_inst|RAM_inst|RW~984feeder_combout ;
wire \memory1_inst|RAM_inst|RW~984_q ;
wire \memory1_inst|RAM_inst|RW~1016_q ;
wire \memory1_inst|RAM_inst|RW~472_q ;
wire \memory1_inst|RAM_inst|RW~504feeder_combout ;
wire \memory1_inst|RAM_inst|RW~504_q ;
wire \memory1_inst|RAM_inst|RW~3404_combout ;
wire \memory1_inst|RAM_inst|RW~3405_combout ;
wire \memory1_inst|RAM_inst|RW~728feeder_combout ;
wire \memory1_inst|RAM_inst|RW~728_q ;
wire \memory1_inst|RAM_inst|RW~760_q ;
wire \memory1_inst|RAM_inst|RW~216_q ;
wire \memory1_inst|RAM_inst|RW~248_q ;
wire \memory1_inst|RAM_inst|RW~3406_combout ;
wire \memory1_inst|RAM_inst|RW~3407_combout ;
wire \memory1_inst|RAM_inst|RW~3408_combout ;
wire \memory1_inst|RAM_inst|RW~2008feeder_combout ;
wire \memory1_inst|RAM_inst|RW~2008_q ;
wire \memory1_inst|RAM_inst|RW~2040_q ;
wire \memory1_inst|RAM_inst|RW~1496_q ;
wire \memory1_inst|RAM_inst|RW~1528_q ;
wire \memory1_inst|RAM_inst|RW~3409_combout ;
wire \memory1_inst|RAM_inst|RW~3410_combout ;
wire \memory1_inst|RAM_inst|RW~3411_combout ;
wire \memory1_inst|RAM_inst|RW~488_q ;
wire \memory1_inst|RAM_inst|RW~520_q ;
wire \memory1_inst|RAM_inst|RW~3394_combout ;
wire \memory1_inst|RAM_inst|RW~1032_q ;
wire \memory1_inst|RAM_inst|RW~1000feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1000_q ;
wire \memory1_inst|RAM_inst|RW~3395_combout ;
wire \memory1_inst|RAM_inst|RW~776_q ;
wire \memory1_inst|RAM_inst|RW~264_q ;
wire \memory1_inst|RAM_inst|RW~232_q ;
wire \memory1_inst|RAM_inst|RW~744_q ;
wire \memory1_inst|RAM_inst|RW~3396_combout ;
wire \memory1_inst|RAM_inst|RW~3397_combout ;
wire \memory1_inst|RAM_inst|RW~3398_combout ;
wire \memory1_inst|RAM_inst|RW~2024feeder_combout ;
wire \memory1_inst|RAM_inst|RW~2024_q ;
wire \memory1_inst|RAM_inst|RW~2056_q ;
wire \memory1_inst|RAM_inst|RW~1512_q ;
wire \memory1_inst|RAM_inst|RW~1544_q ;
wire \memory1_inst|RAM_inst|RW~3399_combout ;
wire \memory1_inst|RAM_inst|RW~3400_combout ;
wire \memory1_inst|RAM_inst|RW~1288feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1288_q ;
wire \memory1_inst|RAM_inst|RW~1800_q ;
wire \memory1_inst|RAM_inst|RW~1256_q ;
wire \memory1_inst|RAM_inst|RW~1768feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1768_q ;
wire \memory1_inst|RAM_inst|RW~3392_combout ;
wire \memory1_inst|RAM_inst|RW~3393_combout ;
wire \memory1_inst|RAM_inst|RW~3401_combout ;
wire \memory1_inst|RAM_inst|RW~3412_combout ;
wire \memory1_inst|RAM_inst|RW~1792feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1792_q ;
wire \memory1_inst|RAM_inst|RW~1280_q ;
wire \memory1_inst|RAM_inst|RW~1248_q ;
wire \memory1_inst|RAM_inst|RW~1760_q ;
wire \memory1_inst|RAM_inst|RW~3382_combout ;
wire \memory1_inst|RAM_inst|RW~3383_combout ;
wire \memory1_inst|RAM_inst|RW~480_q ;
wire \memory1_inst|RAM_inst|RW~512feeder_combout ;
wire \memory1_inst|RAM_inst|RW~512_q ;
wire \memory1_inst|RAM_inst|RW~3384_combout ;
wire \memory1_inst|RAM_inst|RW~1024_q ;
wire \memory1_inst|RAM_inst|RW~992feeder_combout ;
wire \memory1_inst|RAM_inst|RW~992_q ;
wire \memory1_inst|RAM_inst|RW~3385_combout ;
wire \memory1_inst|RAM_inst|RW~256feeder_combout ;
wire \memory1_inst|RAM_inst|RW~256_q ;
wire \memory1_inst|RAM_inst|RW~768_q ;
wire \memory1_inst|RAM_inst|RW~224_q ;
wire \memory1_inst|RAM_inst|RW~736_q ;
wire \memory1_inst|RAM_inst|RW~3386_combout ;
wire \memory1_inst|RAM_inst|RW~3387_combout ;
wire \memory1_inst|RAM_inst|RW~3388_combout ;
wire \memory1_inst|RAM_inst|RW~1504_q ;
wire \memory1_inst|RAM_inst|RW~1536feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1536_q ;
wire \memory1_inst|RAM_inst|RW~3389_combout ;
wire \memory1_inst|RAM_inst|RW~2048_q ;
wire \memory1_inst|RAM_inst|RW~2016_q ;
wire \memory1_inst|RAM_inst|RW~3390_combout ;
wire \memory1_inst|RAM_inst|RW~3391_combout ;
wire \memory1_inst|RAM_inst|RW~3423_combout ;
wire \memory1_inst|RAM_inst|RW~1920feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1920_q ;
wire \memory1_inst|RAM_inst|RW~1888_q ;
wire \memory1_inst|RAM_inst|RW~864_q ;
wire \memory1_inst|RAM_inst|RW~896_q ;
wire \memory1_inst|RAM_inst|RW~3262_combout ;
wire \memory1_inst|RAM_inst|RW~3263_combout ;
wire \memory1_inst|RAM_inst|RW~1408feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1408_q ;
wire \memory1_inst|RAM_inst|RW~1376_q ;
wire \memory1_inst|RAM_inst|RW~352_q ;
wire \memory1_inst|RAM_inst|RW~384_q ;
wire \memory1_inst|RAM_inst|RW~3255_combout ;
wire \memory1_inst|RAM_inst|RW~3256_combout ;
wire \memory1_inst|RAM_inst|RW~1120_q ;
wire \memory1_inst|RAM_inst|RW~1152_q ;
wire \memory1_inst|RAM_inst|RW~96_q ;
wire \memory1_inst|RAM_inst|RW~128_q ;
wire \memory1_inst|RAM_inst|RW~3259_combout ;
wire \memory1_inst|RAM_inst|RW~3260_combout ;
wire \memory1_inst|RAM_inst|RW~608_q ;
wire \memory1_inst|RAM_inst|RW~1632feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1632_q ;
wire \memory1_inst|RAM_inst|RW~3257_combout ;
wire \memory1_inst|RAM_inst|RW~640feeder_combout ;
wire \memory1_inst|RAM_inst|RW~640_q ;
wire \memory1_inst|RAM_inst|RW~1664_q ;
wire \memory1_inst|RAM_inst|RW~3258_combout ;
wire \memory1_inst|RAM_inst|RW~3261_combout ;
wire \memory1_inst|RAM_inst|RW~3264_combout ;
wire \memory1_inst|RAM_inst|RW~912feeder_combout ;
wire \memory1_inst|RAM_inst|RW~912_q ;
wire \memory1_inst|RAM_inst|RW~880_q ;
wire \memory1_inst|RAM_inst|RW~624_q ;
wire \memory1_inst|RAM_inst|RW~656feeder_combout ;
wire \memory1_inst|RAM_inst|RW~656_q ;
wire \memory1_inst|RAM_inst|RW~3286_combout ;
wire \memory1_inst|RAM_inst|RW~3287_combout ;
wire \memory1_inst|RAM_inst|RW~1904_q ;
wire \memory1_inst|RAM_inst|RW~1936_q ;
wire \memory1_inst|RAM_inst|RW~1648_q ;
wire \memory1_inst|RAM_inst|RW~1680feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1680_q ;
wire \memory1_inst|RAM_inst|RW~3293_combout ;
wire \memory1_inst|RAM_inst|RW~3294_combout ;
wire \memory1_inst|RAM_inst|RW~144feeder_combout ;
wire \memory1_inst|RAM_inst|RW~144_q ;
wire \memory1_inst|RAM_inst|RW~400_q ;
wire \memory1_inst|RAM_inst|RW~112_q ;
wire \memory1_inst|RAM_inst|RW~368feeder_combout ;
wire \memory1_inst|RAM_inst|RW~368_q ;
wire \memory1_inst|RAM_inst|RW~3290_combout ;
wire \memory1_inst|RAM_inst|RW~3291_combout ;
wire \memory1_inst|RAM_inst|RW~1168_q ;
wire \memory1_inst|RAM_inst|RW~1424_q ;
wire \memory1_inst|RAM_inst|RW~1136_q ;
wire \memory1_inst|RAM_inst|RW~1392_q ;
wire \memory1_inst|RAM_inst|RW~3288_combout ;
wire \memory1_inst|RAM_inst|RW~3289_combout ;
wire \memory1_inst|RAM_inst|RW~3292_combout ;
wire \memory1_inst|RAM_inst|RW~3295_combout ;
wire \memory1_inst|RAM_inst|RW~136_q ;
wire \memory1_inst|RAM_inst|RW~392_q ;
wire \memory1_inst|RAM_inst|RW~104_q ;
wire \memory1_inst|RAM_inst|RW~360_q ;
wire \memory1_inst|RAM_inst|RW~3269_combout ;
wire \memory1_inst|RAM_inst|RW~3270_combout ;
wire \memory1_inst|RAM_inst|RW~904feeder_combout ;
wire \memory1_inst|RAM_inst|RW~904_q ;
wire \memory1_inst|RAM_inst|RW~616_q ;
wire \memory1_inst|RAM_inst|RW~872_q ;
wire \memory1_inst|RAM_inst|RW~3267_combout ;
wire \memory1_inst|RAM_inst|RW~648feeder_combout ;
wire \memory1_inst|RAM_inst|RW~648_q ;
wire \memory1_inst|RAM_inst|RW~3268_combout ;
wire \memory1_inst|RAM_inst|RW~3271_combout ;
wire \memory1_inst|RAM_inst|RW~1416feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1416_q ;
wire \memory1_inst|RAM_inst|RW~1160_q ;
wire \memory1_inst|RAM_inst|RW~1128_q ;
wire \memory1_inst|RAM_inst|RW~1384_q ;
wire \memory1_inst|RAM_inst|RW~3265_combout ;
wire \memory1_inst|RAM_inst|RW~3266_combout ;
wire \memory1_inst|RAM_inst|RW~1672feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1672_q ;
wire \memory1_inst|RAM_inst|RW~1928_q ;
wire \memory1_inst|RAM_inst|RW~1640_q ;
wire \memory1_inst|RAM_inst|RW~1896feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1896_q ;
wire \memory1_inst|RAM_inst|RW~3272_combout ;
wire \memory1_inst|RAM_inst|RW~3273_combout ;
wire \memory1_inst|RAM_inst|RW~3274_combout ;
wire \memory1_inst|RAM_inst|RW~1400_q ;
wire \memory1_inst|RAM_inst|RW~1144_q ;
wire \memory1_inst|RAM_inst|RW~1112_q ;
wire \memory1_inst|RAM_inst|RW~1368feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1368_q ;
wire \memory1_inst|RAM_inst|RW~3275_combout ;
wire \memory1_inst|RAM_inst|RW~3276_combout ;
wire \memory1_inst|RAM_inst|RW~632feeder_combout ;
wire \memory1_inst|RAM_inst|RW~632_q ;
wire \memory1_inst|RAM_inst|RW~888_q ;
wire \memory1_inst|RAM_inst|RW~600_q ;
wire \memory1_inst|RAM_inst|RW~856_q ;
wire \memory1_inst|RAM_inst|RW~3277_combout ;
wire \memory1_inst|RAM_inst|RW~3278_combout ;
wire \memory1_inst|RAM_inst|RW~120feeder_combout ;
wire \memory1_inst|RAM_inst|RW~120_q ;
wire \memory1_inst|RAM_inst|RW~376_q ;
wire \memory1_inst|RAM_inst|RW~344feeder_combout ;
wire \memory1_inst|RAM_inst|RW~344_q ;
wire \memory1_inst|RAM_inst|RW~88_q ;
wire \memory1_inst|RAM_inst|RW~3279_combout ;
wire \memory1_inst|RAM_inst|RW~3280_combout ;
wire \memory1_inst|RAM_inst|RW~3281_combout ;
wire \memory1_inst|RAM_inst|RW~1656_q ;
wire \memory1_inst|RAM_inst|RW~1912_q ;
wire \memory1_inst|RAM_inst|RW~1624_q ;
wire \memory1_inst|RAM_inst|RW~1880feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1880_q ;
wire \memory1_inst|RAM_inst|RW~3282_combout ;
wire \memory1_inst|RAM_inst|RW~3283_combout ;
wire \memory1_inst|RAM_inst|RW~3284_combout ;
wire \memory1_inst|RAM_inst|RW~3285_combout ;
wire \memory1_inst|RAM_inst|RW~3296_combout ;
wire \memory1_inst|RAM_inst|RW~1104feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1104_q ;
wire \memory1_inst|RAM_inst|RW~1360_q ;
wire \memory1_inst|RAM_inst|RW~80_q ;
wire \memory1_inst|RAM_inst|RW~336feeder_combout ;
wire \memory1_inst|RAM_inst|RW~336_q ;
wire \memory1_inst|RAM_inst|RW~3370_combout ;
wire \memory1_inst|RAM_inst|RW~3371_combout ;
wire \memory1_inst|RAM_inst|RW~848feeder_combout ;
wire \memory1_inst|RAM_inst|RW~848_q ;
wire \memory1_inst|RAM_inst|RW~1872_q ;
wire \memory1_inst|RAM_inst|RW~592_q ;
wire \memory1_inst|RAM_inst|RW~1616_q ;
wire \memory1_inst|RAM_inst|RW~3377_combout ;
wire \memory1_inst|RAM_inst|RW~3378_combout ;
wire \memory1_inst|RAM_inst|RW~1088_q ;
wire \memory1_inst|RAM_inst|RW~1344_q ;
wire \memory1_inst|RAM_inst|RW~64_q ;
wire \memory1_inst|RAM_inst|RW~320_q ;
wire \memory1_inst|RAM_inst|RW~3374_combout ;
wire \memory1_inst|RAM_inst|RW~3375_combout ;
wire \memory1_inst|RAM_inst|RW~832feeder_combout ;
wire \memory1_inst|RAM_inst|RW~832_q ;
wire \memory1_inst|RAM_inst|RW~1856_q ;
wire \memory1_inst|RAM_inst|RW~576_q ;
wire \memory1_inst|RAM_inst|RW~1600feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1600_q ;
wire \memory1_inst|RAM_inst|RW~3372_combout ;
wire \memory1_inst|RAM_inst|RW~3373_combout ;
wire \memory1_inst|RAM_inst|RW~3376_combout ;
wire \memory1_inst|RAM_inst|RW~3379_combout ;
wire \memory1_inst|RAM_inst|RW~816feeder_combout ;
wire \memory1_inst|RAM_inst|RW~816_q ;
wire \memory1_inst|RAM_inst|RW~1840_q ;
wire \memory1_inst|RAM_inst|RW~560_q ;
wire \memory1_inst|RAM_inst|RW~1584feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1584_q ;
wire \memory1_inst|RAM_inst|RW~3346_combout ;
wire \memory1_inst|RAM_inst|RW~3347_combout ;
wire \memory1_inst|RAM_inst|RW~1824feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1824_q ;
wire \memory1_inst|RAM_inst|RW~800_q ;
wire \memory1_inst|RAM_inst|RW~544_q ;
wire \memory1_inst|RAM_inst|RW~1568feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1568_q ;
wire \memory1_inst|RAM_inst|RW~3339_combout ;
wire \memory1_inst|RAM_inst|RW~3340_combout ;
wire \memory1_inst|RAM_inst|RW~48_q ;
wire \memory1_inst|RAM_inst|RW~304_q ;
wire \memory1_inst|RAM_inst|RW~3341_combout ;
wire \memory1_inst|RAM_inst|RW~1328_q ;
wire \memory1_inst|RAM_inst|RW~1072_q ;
wire \memory1_inst|RAM_inst|RW~3342_combout ;
wire \memory1_inst|RAM_inst|RW~1056_q ;
wire \memory1_inst|RAM_inst|RW~1312_q ;
wire \memory1_inst|RAM_inst|RW~32_q ;
wire \memory1_inst|RAM_inst|RW~288_q ;
wire \memory1_inst|RAM_inst|RW~3343_combout ;
wire \memory1_inst|RAM_inst|RW~3344_combout ;
wire \memory1_inst|RAM_inst|RW~3345_combout ;
wire \memory1_inst|RAM_inst|RW~3348_combout ;
wire \memory1_inst|RAM_inst|RW~1096feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1096_q ;
wire \memory1_inst|RAM_inst|RW~1352_q ;
wire \memory1_inst|RAM_inst|RW~72_q ;
wire \memory1_inst|RAM_inst|RW~328_q ;
wire \memory1_inst|RAM_inst|RW~3349_combout ;
wire \memory1_inst|RAM_inst|RW~3350_combout ;
wire \memory1_inst|RAM_inst|RW~840_q ;
wire \memory1_inst|RAM_inst|RW~1864_q ;
wire \memory1_inst|RAM_inst|RW~584_q ;
wire \memory1_inst|RAM_inst|RW~1608feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1608_q ;
wire \memory1_inst|RAM_inst|RW~3356_combout ;
wire \memory1_inst|RAM_inst|RW~3357_combout ;
wire \memory1_inst|RAM_inst|RW~824_q ;
wire \memory1_inst|RAM_inst|RW~1848_q ;
wire \memory1_inst|RAM_inst|RW~568_q ;
wire \memory1_inst|RAM_inst|RW~1592feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1592_q ;
wire \memory1_inst|RAM_inst|RW~3351_combout ;
wire \memory1_inst|RAM_inst|RW~3352_combout ;
wire \memory1_inst|RAM_inst|RW~1080_q ;
wire \memory1_inst|RAM_inst|RW~1336_q ;
wire \memory1_inst|RAM_inst|RW~56_q ;
wire \memory1_inst|RAM_inst|RW~312feeder_combout ;
wire \memory1_inst|RAM_inst|RW~312_q ;
wire \memory1_inst|RAM_inst|RW~3353_combout ;
wire \memory1_inst|RAM_inst|RW~3354_combout ;
wire \memory1_inst|RAM_inst|RW~3355_combout ;
wire \memory1_inst|RAM_inst|RW~3358_combout ;
wire \memory1_inst|RAM_inst|RW~296feeder_combout ;
wire \memory1_inst|RAM_inst|RW~296_q ;
wire \memory1_inst|RAM_inst|RW~1320_q ;
wire \memory1_inst|RAM_inst|RW~40_q ;
wire \memory1_inst|RAM_inst|RW~1064_q ;
wire \memory1_inst|RAM_inst|RW~3359_combout ;
wire \memory1_inst|RAM_inst|RW~3360_combout ;
wire \memory1_inst|RAM_inst|RW~808feeder_combout ;
wire \memory1_inst|RAM_inst|RW~808_q ;
wire \memory1_inst|RAM_inst|RW~1832_q ;
wire \memory1_inst|RAM_inst|RW~552_q ;
wire \memory1_inst|RAM_inst|RW~1576_q ;
wire \memory1_inst|RAM_inst|RW~3366_combout ;
wire \memory1_inst|RAM_inst|RW~3367_combout ;
wire \memory1_inst|RAM_inst|RW~280feeder_combout ;
wire \memory1_inst|RAM_inst|RW~280_q ;
wire \memory1_inst|RAM_inst|RW~1304_q ;
wire \memory1_inst|RAM_inst|RW~24_q ;
wire \memory1_inst|RAM_inst|RW~1048feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1048_q ;
wire \memory1_inst|RAM_inst|RW~3363_combout ;
wire \memory1_inst|RAM_inst|RW~3364_combout ;
wire \memory1_inst|RAM_inst|RW~792_q ;
wire \memory1_inst|RAM_inst|RW~1816_q ;
wire \memory1_inst|RAM_inst|RW~536_q ;
wire \memory1_inst|RAM_inst|RW~1560feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1560_q ;
wire \memory1_inst|RAM_inst|RW~3361_combout ;
wire \memory1_inst|RAM_inst|RW~3362_combout ;
wire \memory1_inst|RAM_inst|RW~3365_combout ;
wire \memory1_inst|RAM_inst|RW~3368_combout ;
wire \memory1_inst|RAM_inst|RW~3369_combout ;
wire \memory1_inst|RAM_inst|RW~3380_combout ;
wire \memory1_inst|RAM_inst|RW~1952feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1952_q ;
wire \memory1_inst|RAM_inst|RW~1968_q ;
wire \memory1_inst|RAM_inst|RW~1944_q ;
wire \memory1_inst|RAM_inst|RW~1960_q ;
wire \memory1_inst|RAM_inst|RW~3314_combout ;
wire \memory1_inst|RAM_inst|RW~3315_combout ;
wire \memory1_inst|RAM_inst|RW~1696feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1696_q ;
wire \memory1_inst|RAM_inst|RW~1712_q ;
wire \memory1_inst|RAM_inst|RW~1688_q ;
wire \memory1_inst|RAM_inst|RW~1704feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1704_q ;
wire \memory1_inst|RAM_inst|RW~3307_combout ;
wire \memory1_inst|RAM_inst|RW~3308_combout ;
wire \memory1_inst|RAM_inst|RW~672_q ;
wire \memory1_inst|RAM_inst|RW~688_q ;
wire \memory1_inst|RAM_inst|RW~664_q ;
wire \memory1_inst|RAM_inst|RW~680_q ;
wire \memory1_inst|RAM_inst|RW~3311_combout ;
wire \memory1_inst|RAM_inst|RW~3312_combout ;
wire \memory1_inst|RAM_inst|RW~928feeder_combout ;
wire \memory1_inst|RAM_inst|RW~928_q ;
wire \memory1_inst|RAM_inst|RW~944_q ;
wire \memory1_inst|RAM_inst|RW~920_q ;
wire \memory1_inst|RAM_inst|RW~936_q ;
wire \memory1_inst|RAM_inst|RW~3309_combout ;
wire \memory1_inst|RAM_inst|RW~3310_combout ;
wire \memory1_inst|RAM_inst|RW~3313_combout ;
wire \memory1_inst|RAM_inst|RW~3316_combout ;
wire \memory1_inst|RAM_inst|RW~1440feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1440_q ;
wire \memory1_inst|RAM_inst|RW~1456_q ;
wire \memory1_inst|RAM_inst|RW~1432_q ;
wire \memory1_inst|RAM_inst|RW~1448_q ;
wire \memory1_inst|RAM_inst|RW~3324_combout ;
wire \memory1_inst|RAM_inst|RW~3325_combout ;
wire \memory1_inst|RAM_inst|RW~1184feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1184_q ;
wire \memory1_inst|RAM_inst|RW~1200_q ;
wire \memory1_inst|RAM_inst|RW~1176_q ;
wire \memory1_inst|RAM_inst|RW~1192feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1192_q ;
wire \memory1_inst|RAM_inst|RW~3317_combout ;
wire \memory1_inst|RAM_inst|RW~3318_combout ;
wire \memory1_inst|RAM_inst|RW~408_q ;
wire \memory1_inst|RAM_inst|RW~424feeder_combout ;
wire \memory1_inst|RAM_inst|RW~424_q ;
wire \memory1_inst|RAM_inst|RW~3319_combout ;
wire \memory1_inst|RAM_inst|RW~432_q ;
wire \memory1_inst|RAM_inst|RW~416_q ;
wire \memory1_inst|RAM_inst|RW~3320_combout ;
wire \memory1_inst|RAM_inst|RW~160feeder_combout ;
wire \memory1_inst|RAM_inst|RW~160_q ;
wire \memory1_inst|RAM_inst|RW~176_q ;
wire \memory1_inst|RAM_inst|RW~152_q ;
wire \memory1_inst|RAM_inst|RW~168_q ;
wire \memory1_inst|RAM_inst|RW~3321_combout ;
wire \memory1_inst|RAM_inst|RW~3322_combout ;
wire \memory1_inst|RAM_inst|RW~3323_combout ;
wire \memory1_inst|RAM_inst|RW~3326_combout ;
wire \memory1_inst|RAM_inst|RW~3327_combout ;
wire \memory1_inst|RAM_inst|RW~464_q ;
wire \memory1_inst|RAM_inst|RW~1488_q ;
wire \memory1_inst|RAM_inst|RW~456_q ;
wire \memory1_inst|RAM_inst|RW~1480_q ;
wire \memory1_inst|RAM_inst|RW~3304_combout ;
wire \memory1_inst|RAM_inst|RW~3305_combout ;
wire \memory1_inst|RAM_inst|RW~1232feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1232_q ;
wire \memory1_inst|RAM_inst|RW~208_q ;
wire \memory1_inst|RAM_inst|RW~200_q ;
wire \memory1_inst|RAM_inst|RW~1224_q ;
wire \memory1_inst|RAM_inst|RW~3297_combout ;
wire \memory1_inst|RAM_inst|RW~3298_combout ;
wire \memory1_inst|RAM_inst|RW~184_q ;
wire \memory1_inst|RAM_inst|RW~1208_q ;
wire \memory1_inst|RAM_inst|RW~3301_combout ;
wire \memory1_inst|RAM_inst|RW~1216_q ;
wire \memory1_inst|RAM_inst|RW~192feeder_combout ;
wire \memory1_inst|RAM_inst|RW~192_q ;
wire \memory1_inst|RAM_inst|RW~3302_combout ;
wire \memory1_inst|RAM_inst|RW~448_q ;
wire \memory1_inst|RAM_inst|RW~1472_q ;
wire \memory1_inst|RAM_inst|RW~440_q ;
wire \memory1_inst|RAM_inst|RW~1464feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1464_q ;
wire \memory1_inst|RAM_inst|RW~3299_combout ;
wire \memory1_inst|RAM_inst|RW~3300_combout ;
wire \memory1_inst|RAM_inst|RW~3303_combout ;
wire \memory1_inst|RAM_inst|RW~3306_combout ;
wire \memory1_inst|RAM_inst|RW~720feeder_combout ;
wire \memory1_inst|RAM_inst|RW~720_q ;
wire \memory1_inst|RAM_inst|RW~976_q ;
wire \memory1_inst|RAM_inst|RW~712_q ;
wire \memory1_inst|RAM_inst|RW~968_q ;
wire \memory1_inst|RAM_inst|RW~3328_combout ;
wire \memory1_inst|RAM_inst|RW~3329_combout ;
wire \memory1_inst|RAM_inst|RW~1744feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1744_q ;
wire \memory1_inst|RAM_inst|RW~2000_q ;
wire \memory1_inst|RAM_inst|RW~1736_q ;
wire \memory1_inst|RAM_inst|RW~1992feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1992_q ;
wire \memory1_inst|RAM_inst|RW~3335_combout ;
wire \memory1_inst|RAM_inst|RW~3336_combout ;
wire \memory1_inst|RAM_inst|RW~1720_q ;
wire \memory1_inst|RAM_inst|RW~1976_q ;
wire \memory1_inst|RAM_inst|RW~3330_combout ;
wire \memory1_inst|RAM_inst|RW~1984_q ;
wire \memory1_inst|RAM_inst|RW~1728feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1728_q ;
wire \memory1_inst|RAM_inst|RW~3331_combout ;
wire \memory1_inst|RAM_inst|RW~704feeder_combout ;
wire \memory1_inst|RAM_inst|RW~704_q ;
wire \memory1_inst|RAM_inst|RW~960_q ;
wire \memory1_inst|RAM_inst|RW~696_q ;
wire \memory1_inst|RAM_inst|RW~952_q ;
wire \memory1_inst|RAM_inst|RW~3332_combout ;
wire \memory1_inst|RAM_inst|RW~3333_combout ;
wire \memory1_inst|RAM_inst|RW~3334_combout ;
wire \memory1_inst|RAM_inst|RW~3337_combout ;
wire \memory1_inst|RAM_inst|RW~3338_combout ;
wire \memory1_inst|RAM_inst|RW~3381_combout ;
wire \memory1_inst|RAM_inst|RW~3424_combout ;
wire \memory1_inst|input_mux_inst|data_out[7]~12_combout ;
wire \data_in[6]~input_o ;
wire \memory1_inst|RAM_inst|RW~1671_q ;
wire \memory1_inst|RAM_inst|RW~1655_q ;
wire \memory1_inst|RAM_inst|RW~1159feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1159_q ;
wire \memory1_inst|RAM_inst|RW~1143_q ;
wire \memory1_inst|RAM_inst|RW~2755_combout ;
wire \memory1_inst|RAM_inst|RW~2756_combout ;
wire \memory1_inst|RAM_inst|RW~1287feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1287_q ;
wire \memory1_inst|RAM_inst|RW~1799_q ;
wire \memory1_inst|RAM_inst|RW~1271_q ;
wire \memory1_inst|RAM_inst|RW~1783_q ;
wire \memory1_inst|RAM_inst|RW~2762_combout ;
wire \memory1_inst|RAM_inst|RW~2763_combout ;
wire \memory1_inst|RAM_inst|RW~1591_q ;
wire \memory1_inst|RAM_inst|RW~1607_q ;
wire \memory1_inst|RAM_inst|RW~1079_q ;
wire \memory1_inst|RAM_inst|RW~1095_q ;
wire \memory1_inst|RAM_inst|RW~2759_combout ;
wire \memory1_inst|RAM_inst|RW~2760_combout ;
wire \memory1_inst|RAM_inst|RW~1223_q ;
wire \memory1_inst|RAM_inst|RW~1735_q ;
wire \memory1_inst|RAM_inst|RW~1207_q ;
wire \memory1_inst|RAM_inst|RW~1719feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1719_q ;
wire \memory1_inst|RAM_inst|RW~2757_combout ;
wire \memory1_inst|RAM_inst|RW~2758_combout ;
wire \memory1_inst|RAM_inst|RW~2761_combout ;
wire \memory1_inst|RAM_inst|RW~2764_combout ;
wire \memory1_inst|RAM_inst|RW~1255feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1255_q ;
wire \memory1_inst|RAM_inst|RW~1767_q ;
wire \memory1_inst|RAM_inst|RW~1239_q ;
wire \memory1_inst|RAM_inst|RW~1751_q ;
wire \memory1_inst|RAM_inst|RW~2772_combout ;
wire \memory1_inst|RAM_inst|RW~2773_combout ;
wire \memory1_inst|RAM_inst|RW~1639feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1639_q ;
wire \memory1_inst|RAM_inst|RW~1623_q ;
wire \memory1_inst|RAM_inst|RW~1111_q ;
wire \memory1_inst|RAM_inst|RW~1127feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1127_q ;
wire \memory1_inst|RAM_inst|RW~2765_combout ;
wire \memory1_inst|RAM_inst|RW~2766_combout ;
wire \memory1_inst|RAM_inst|RW~1175_q ;
wire \memory1_inst|RAM_inst|RW~1687_q ;
wire \memory1_inst|RAM_inst|RW~2767_combout ;
wire \memory1_inst|RAM_inst|RW~1703_q ;
wire \memory1_inst|RAM_inst|RW~1191feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1191_q ;
wire \memory1_inst|RAM_inst|RW~2768_combout ;
wire \memory1_inst|RAM_inst|RW~1559_q ;
wire \memory1_inst|RAM_inst|RW~1575_q ;
wire \memory1_inst|RAM_inst|RW~1047_q ;
wire \memory1_inst|RAM_inst|RW~1063_q ;
wire \memory1_inst|RAM_inst|RW~2769_combout ;
wire \memory1_inst|RAM_inst|RW~2770_combout ;
wire \memory1_inst|RAM_inst|RW~2771_combout ;
wire \memory1_inst|RAM_inst|RW~2774_combout ;
wire \memory1_inst|RAM_inst|RW~2775_combout ;
wire \memory1_inst|RAM_inst|RW~1775_q ;
wire \memory1_inst|RAM_inst|RW~1263_q ;
wire \memory1_inst|RAM_inst|RW~1247_q ;
wire \memory1_inst|RAM_inst|RW~1759feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1759_q ;
wire \memory1_inst|RAM_inst|RW~2752_combout ;
wire \memory1_inst|RAM_inst|RW~2753_combout ;
wire \memory1_inst|RAM_inst|RW~1711_q ;
wire \memory1_inst|RAM_inst|RW~1199_q ;
wire \memory1_inst|RAM_inst|RW~1183_q ;
wire \memory1_inst|RAM_inst|RW~1695_q ;
wire \memory1_inst|RAM_inst|RW~2745_combout ;
wire \memory1_inst|RAM_inst|RW~2746_combout ;
wire \memory1_inst|RAM_inst|RW~1119_q ;
wire \memory1_inst|RAM_inst|RW~1135_q ;
wire \memory1_inst|RAM_inst|RW~2747_combout ;
wire \memory1_inst|RAM_inst|RW~1647_q ;
wire \memory1_inst|RAM_inst|RW~1631_q ;
wire \memory1_inst|RAM_inst|RW~2748_combout ;
wire \memory1_inst|RAM_inst|RW~1567_q ;
wire \memory1_inst|RAM_inst|RW~1583_q ;
wire \memory1_inst|RAM_inst|RW~1055_q ;
wire \memory1_inst|RAM_inst|RW~1071_q ;
wire \memory1_inst|RAM_inst|RW~2749_combout ;
wire \memory1_inst|RAM_inst|RW~2750_combout ;
wire \memory1_inst|RAM_inst|RW~2751_combout ;
wire \memory1_inst|RAM_inst|RW~2754_combout ;
wire \memory1_inst|RAM_inst|RW~1295feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1295_q ;
wire \memory1_inst|RAM_inst|RW~1807_q ;
wire \memory1_inst|RAM_inst|RW~1279_q ;
wire \memory1_inst|RAM_inst|RW~1791_q ;
wire \memory1_inst|RAM_inst|RW~2783_combout ;
wire \memory1_inst|RAM_inst|RW~2784_combout ;
wire \memory1_inst|RAM_inst|RW~1679_q ;
wire \memory1_inst|RAM_inst|RW~1151_q ;
wire \memory1_inst|RAM_inst|RW~1167feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1167_q ;
wire \memory1_inst|RAM_inst|RW~2776_combout ;
wire \memory1_inst|RAM_inst|RW~1663_q ;
wire \memory1_inst|RAM_inst|RW~2777_combout ;
wire \memory1_inst|RAM_inst|RW~1599feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1599_q ;
wire \memory1_inst|RAM_inst|RW~1615_q ;
wire \memory1_inst|RAM_inst|RW~1087_q ;
wire \memory1_inst|RAM_inst|RW~1103feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1103_q ;
wire \memory1_inst|RAM_inst|RW~2780_combout ;
wire \memory1_inst|RAM_inst|RW~2781_combout ;
wire \memory1_inst|RAM_inst|RW~1231_q ;
wire \memory1_inst|RAM_inst|RW~1743_q ;
wire \memory1_inst|RAM_inst|RW~1215_q ;
wire \memory1_inst|RAM_inst|RW~1727feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1727_q ;
wire \memory1_inst|RAM_inst|RW~2778_combout ;
wire \memory1_inst|RAM_inst|RW~2779_combout ;
wire \memory1_inst|RAM_inst|RW~2782_combout ;
wire \memory1_inst|RAM_inst|RW~2785_combout ;
wire \memory1_inst|RAM_inst|RW~2786_combout ;
wire \memory1_inst|RAM_inst|RW~1983_q ;
wire \memory1_inst|RAM_inst|RW~2047_q ;
wire \memory1_inst|RAM_inst|RW~1471_q ;
wire \memory1_inst|RAM_inst|RW~1535feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1535_q ;
wire \memory1_inst|RAM_inst|RW~2903_combout ;
wire \memory1_inst|RAM_inst|RW~2904_combout ;
wire \memory1_inst|RAM_inst|RW~1407feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1407_q ;
wire \memory1_inst|RAM_inst|RW~1919_q ;
wire \memory1_inst|RAM_inst|RW~1343_q ;
wire \memory1_inst|RAM_inst|RW~1855_q ;
wire \memory1_inst|RAM_inst|RW~2907_combout ;
wire \memory1_inst|RAM_inst|RW~2908_combout ;
wire \memory1_inst|RAM_inst|RW~1423feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1423_q ;
wire \memory1_inst|RAM_inst|RW~1935_q ;
wire \memory1_inst|RAM_inst|RW~1359_q ;
wire \memory1_inst|RAM_inst|RW~1871_q ;
wire \memory1_inst|RAM_inst|RW~2905_combout ;
wire \memory1_inst|RAM_inst|RW~2906_combout ;
wire \memory1_inst|RAM_inst|RW~2909_combout ;
wire \memory1_inst|RAM_inst|RW~1999_q ;
wire \memory1_inst|RAM_inst|RW~2063_q ;
wire \memory1_inst|RAM_inst|RW~1487_q ;
wire \memory1_inst|RAM_inst|RW~1551_q ;
wire \memory1_inst|RAM_inst|RW~2910_combout ;
wire \memory1_inst|RAM_inst|RW~2911_combout ;
wire \memory1_inst|RAM_inst|RW~2912_combout ;
wire \memory1_inst|RAM_inst|RW~1967_q ;
wire \memory1_inst|RAM_inst|RW~1951_q ;
wire \memory1_inst|RAM_inst|RW~1823_q ;
wire \memory1_inst|RAM_inst|RW~1839feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1839_q ;
wire \memory1_inst|RAM_inst|RW~2872_combout ;
wire \memory1_inst|RAM_inst|RW~2873_combout ;
wire \memory1_inst|RAM_inst|RW~1903_q ;
wire \memory1_inst|RAM_inst|RW~2031_q ;
wire \memory1_inst|RAM_inst|RW~1887_q ;
wire \memory1_inst|RAM_inst|RW~2015_q ;
wire \memory1_inst|RAM_inst|RW~2879_combout ;
wire \memory1_inst|RAM_inst|RW~2880_combout ;
wire \memory1_inst|RAM_inst|RW~1391feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1391_q ;
wire \memory1_inst|RAM_inst|RW~1519_q ;
wire \memory1_inst|RAM_inst|RW~1375_q ;
wire \memory1_inst|RAM_inst|RW~1503feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1503_q ;
wire \memory1_inst|RAM_inst|RW~2874_combout ;
wire \memory1_inst|RAM_inst|RW~2875_combout ;
wire \memory1_inst|RAM_inst|RW~1439_q ;
wire \memory1_inst|RAM_inst|RW~1455_q ;
wire \memory1_inst|RAM_inst|RW~1311_q ;
wire \memory1_inst|RAM_inst|RW~1327_q ;
wire \memory1_inst|RAM_inst|RW~2876_combout ;
wire \memory1_inst|RAM_inst|RW~2877_combout ;
wire \memory1_inst|RAM_inst|RW~2878_combout ;
wire \memory1_inst|RAM_inst|RW~2881_combout ;
wire \memory1_inst|RAM_inst|RW~2007_q ;
wire \memory1_inst|RAM_inst|RW~2023_q ;
wire \memory1_inst|RAM_inst|RW~1879_q ;
wire \memory1_inst|RAM_inst|RW~1895_q ;
wire \memory1_inst|RAM_inst|RW~2899_combout ;
wire \memory1_inst|RAM_inst|RW~2900_combout ;
wire \memory1_inst|RAM_inst|RW~1367_q ;
wire \memory1_inst|RAM_inst|RW~1383_q ;
wire \memory1_inst|RAM_inst|RW~2892_combout ;
wire \memory1_inst|RAM_inst|RW~1511_q ;
wire \memory1_inst|RAM_inst|RW~1495_q ;
wire \memory1_inst|RAM_inst|RW~2893_combout ;
wire \memory1_inst|RAM_inst|RW~1431_q ;
wire \memory1_inst|RAM_inst|RW~1447_q ;
wire \memory1_inst|RAM_inst|RW~1303_q ;
wire \memory1_inst|RAM_inst|RW~1319_q ;
wire \memory1_inst|RAM_inst|RW~2896_combout ;
wire \memory1_inst|RAM_inst|RW~2897_combout ;
wire \memory1_inst|RAM_inst|RW~1815_q ;
wire \memory1_inst|RAM_inst|RW~1831_q ;
wire \memory1_inst|RAM_inst|RW~2894_combout ;
wire \memory1_inst|RAM_inst|RW~1959_q ;
wire \memory1_inst|RAM_inst|RW~1943_q ;
wire \memory1_inst|RAM_inst|RW~2895_combout ;
wire \memory1_inst|RAM_inst|RW~2898_combout ;
wire \memory1_inst|RAM_inst|RW~2901_combout ;
wire \memory1_inst|RAM_inst|RW~1543feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1543_q ;
wire \memory1_inst|RAM_inst|RW~2055_q ;
wire \memory1_inst|RAM_inst|RW~1479_q ;
wire \memory1_inst|RAM_inst|RW~1991_q ;
wire \memory1_inst|RAM_inst|RW~2889_combout ;
wire \memory1_inst|RAM_inst|RW~2890_combout ;
wire \memory1_inst|RAM_inst|RW~1415feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1415_q ;
wire \memory1_inst|RAM_inst|RW~1927_q ;
wire \memory1_inst|RAM_inst|RW~1351_q ;
wire \memory1_inst|RAM_inst|RW~1863_q ;
wire \memory1_inst|RAM_inst|RW~2882_combout ;
wire \memory1_inst|RAM_inst|RW~2883_combout ;
wire \memory1_inst|RAM_inst|RW~1399_q ;
wire \memory1_inst|RAM_inst|RW~1911_q ;
wire \memory1_inst|RAM_inst|RW~1335_q ;
wire \memory1_inst|RAM_inst|RW~1847feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1847_q ;
wire \memory1_inst|RAM_inst|RW~2886_combout ;
wire \memory1_inst|RAM_inst|RW~2887_combout ;
wire \memory1_inst|RAM_inst|RW~1527_q ;
wire \memory1_inst|RAM_inst|RW~2039_q ;
wire \memory1_inst|RAM_inst|RW~1463_q ;
wire \memory1_inst|RAM_inst|RW~1975feeder_combout ;
wire \memory1_inst|RAM_inst|RW~1975_q ;
wire \memory1_inst|RAM_inst|RW~2884_combout ;
wire \memory1_inst|RAM_inst|RW~2885_combout ;
wire \memory1_inst|RAM_inst|RW~2888_combout ;
wire \memory1_inst|RAM_inst|RW~2891_combout ;
wire \memory1_inst|RAM_inst|RW~2902_combout ;
wire \memory1_inst|RAM_inst|RW~2913_combout ;
wire \memory1_inst|RAM_inst|RW~495_q ;
wire \memory1_inst|RAM_inst|RW~1007_q ;
wire \memory1_inst|RAM_inst|RW~2825_combout ;
wire \memory1_inst|RAM_inst|RW~1039_q ;
wire \memory1_inst|RAM_inst|RW~527feeder_combout ;
wire \memory1_inst|RAM_inst|RW~527_q ;
wire \memory1_inst|RAM_inst|RW~2826_combout ;
wire \memory1_inst|RAM_inst|RW~519feeder_combout ;
wire \memory1_inst|RAM_inst|RW~519_q ;
wire \memory1_inst|RAM_inst|RW~1031_q ;
wire \memory1_inst|RAM_inst|RW~487_q ;
wire \memory1_inst|RAM_inst|RW~999_q ;
wire \memory1_inst|RAM_inst|RW~2818_combout ;
wire \memory1_inst|RAM_inst|RW~2819_combout ;
wire \memory1_inst|RAM_inst|RW~511_q ;
wire \memory1_inst|RAM_inst|RW~1023_q ;
wire \memory1_inst|RAM_inst|RW~479_q ;
wire \memory1_inst|RAM_inst|RW~991_q ;
wire \memory1_inst|RAM_inst|RW~2820_combout ;
wire \memory1_inst|RAM_inst|RW~2821_combout ;
wire \memory1_inst|RAM_inst|RW~503_q ;
wire \memory1_inst|RAM_inst|RW~1015_q ;
wire \memory1_inst|RAM_inst|RW~471_q ;
wire \memory1_inst|RAM_inst|RW~983feeder_combout ;
wire \memory1_inst|RAM_inst|RW~983_q ;
wire \memory1_inst|RAM_inst|RW~2822_combout ;
wire \memory1_inst|RAM_inst|RW~2823_combout ;
wire \memory1_inst|RAM_inst|RW~2824_combout ;
wire \memory1_inst|RAM_inst|RW~2827_combout ;
wire \memory1_inst|RAM_inst|RW~903_q ;
wire \memory1_inst|RAM_inst|RW~391_q ;
wire \memory1_inst|RAM_inst|RW~375_q ;
wire \memory1_inst|RAM_inst|RW~887_q ;
wire \memory1_inst|RAM_inst|RW~2787_combout ;
wire \memory1_inst|RAM_inst|RW~2788_combout ;
wire \memory1_inst|RAM_inst|RW~399_q ;
wire \memory1_inst|RAM_inst|RW~911_q ;
wire \memory1_inst|RAM_inst|RW~383_q ;
wire \memory1_inst|RAM_inst|RW~895_q ;
wire \memory1_inst|RAM_inst|RW~2794_combout ;
wire \memory1_inst|RAM_inst|RW~2795_combout ;
wire \memory1_inst|RAM_inst|RW~863feeder_combout ;
wire \memory1_inst|RAM_inst|RW~863_q ;
wire \memory1_inst|RAM_inst|RW~879_q ;
wire \memory1_inst|RAM_inst|RW~351_q ;
wire \memory1_inst|RAM_inst|RW~367feeder_combout ;
wire \memory1_inst|RAM_inst|RW~367_q ;
wire \memory1_inst|RAM_inst|RW~2789_combout ;
wire \memory1_inst|RAM_inst|RW~2790_combout ;
wire \memory1_inst|RAM_inst|RW~855feeder_combout ;
wire \memory1_inst|RAM_inst|RW~855_q ;
wire \memory1_inst|RAM_inst|RW~871_q ;
wire \memory1_inst|RAM_inst|RW~343_q ;
wire \memory1_inst|RAM_inst|RW~359feeder_combout ;
wire \memory1_inst|RAM_inst|RW~359_q ;
wire \memory1_inst|RAM_inst|RW~2791_combout ;
wire \memory1_inst|RAM_inst|RW~2792_combout ;
wire \memory1_inst|RAM_inst|RW~2793_combout ;
wire \memory1_inst|RAM_inst|RW~2796_combout ;
wire \memory1_inst|RAM_inst|RW~463feeder_combout ;
wire \memory1_inst|RAM_inst|RW~463_q ;
wire \memory1_inst|RAM_inst|RW~975_q ;
wire \memory1_inst|RAM_inst|RW~447_q ;
wire \memory1_inst|RAM_inst|RW~959_q ;
wire \memory1_inst|RAM_inst|RW~2804_combout ;
wire \memory1_inst|RAM_inst|RW~2805_combout ;
wire \memory1_inst|RAM_inst|RW~455feeder_combout ;
wire \memory1_inst|RAM_inst|RW~455_q ;
wire \memory1_inst|RAM_inst|RW~967_q ;
wire \memory1_inst|RAM_inst|RW~439_q ;
wire \memory1_inst|RAM_inst|RW~951_q ;
wire \memory1_inst|RAM_inst|RW~2797_combout ;
wire \memory1_inst|RAM_inst|RW~2798_combout ;
wire \memory1_inst|RAM_inst|RW~927feeder_combout ;
wire \memory1_inst|RAM_inst|RW~927_q ;
wire \memory1_inst|RAM_inst|RW~943_q ;
wire \memory1_inst|RAM_inst|RW~415_q ;
wire \memory1_inst|RAM_inst|RW~431feeder_combout ;
wire \memory1_inst|RAM_inst|RW~431_q ;
wire \memory1_inst|RAM_inst|RW~2799_combout ;
wire \memory1_inst|RAM_inst|RW~2800_combout ;
wire \memory1_inst|RAM_inst|RW~919_q ;
wire \memory1_inst|RAM_inst|RW~935_q ;
wire \memory1_inst|RAM_inst|RW~407_q ;
wire \memory1_inst|RAM_inst|RW~423_q ;
wire \memory1_inst|RAM_inst|RW~2801_combout ;
wire \memory1_inst|RAM_inst|RW~2802_combout ;
wire \memory1_inst|RAM_inst|RW~2803_combout ;
wire \memory1_inst|RAM_inst|RW~2806_combout ;
wire \memory1_inst|RAM_inst|RW~335_q ;
wire \memory1_inst|RAM_inst|RW~847_q ;
wire \memory1_inst|RAM_inst|RW~319_q ;
wire \memory1_inst|RAM_inst|RW~831_q ;
wire \memory1_inst|RAM_inst|RW~2814_combout ;
wire \memory1_inst|RAM_inst|RW~2815_combout ;
wire \memory1_inst|RAM_inst|RW~327_q ;
wire \memory1_inst|RAM_inst|RW~839_q ;
wire \memory1_inst|RAM_inst|RW~311_q ;
wire \memory1_inst|RAM_inst|RW~823feeder_combout ;
wire \memory1_inst|RAM_inst|RW~823_q ;
wire \memory1_inst|RAM_inst|RW~2807_combout ;
wire \memory1_inst|RAM_inst|RW~2808_combout ;
wire \memory1_inst|RAM_inst|RW~799_q ;
wire \memory1_inst|RAM_inst|RW~815_q ;
wire \memory1_inst|RAM_inst|RW~287_q ;
wire \memory1_inst|RAM_inst|RW~303_q ;
wire \memory1_inst|RAM_inst|RW~2809_combout ;
wire \memory1_inst|RAM_inst|RW~2810_combout ;
wire \memory1_inst|RAM_inst|RW~791_q ;
wire \memory1_inst|RAM_inst|RW~807_q ;
wire \memory1_inst|RAM_inst|RW~279_q ;
wire \memory1_inst|RAM_inst|RW~295_q ;
wire \memory1_inst|RAM_inst|RW~2811_combout ;
wire \memory1_inst|RAM_inst|RW~2812_combout ;
wire \memory1_inst|RAM_inst|RW~2813_combout ;
wire \memory1_inst|RAM_inst|RW~2816_combout ;
wire \memory1_inst|RAM_inst|RW~2817_combout ;
wire \memory1_inst|RAM_inst|RW~2828_combout ;
wire \memory1_inst|RAM_inst|RW~247_q ;
wire \memory1_inst|RAM_inst|RW~263_q ;
wire \memory1_inst|RAM_inst|RW~2860_combout ;
wire \memory1_inst|RAM_inst|RW~775_q ;
wire \memory1_inst|RAM_inst|RW~759feeder_combout ;
wire \memory1_inst|RAM_inst|RW~759_q ;
wire \memory1_inst|RAM_inst|RW~2861_combout ;
wire \memory1_inst|RAM_inst|RW~767feeder_combout ;
wire \memory1_inst|RAM_inst|RW~767_q ;
wire \memory1_inst|RAM_inst|RW~783_q ;
wire \memory1_inst|RAM_inst|RW~255_q ;
wire \memory1_inst|RAM_inst|RW~271feeder_combout ;
wire \memory1_inst|RAM_inst|RW~271_q ;
wire \memory1_inst|RAM_inst|RW~2867_combout ;
wire \memory1_inst|RAM_inst|RW~2868_combout ;
wire \memory1_inst|RAM_inst|RW~727_q ;
wire \memory1_inst|RAM_inst|RW~743_q ;
wire \memory1_inst|RAM_inst|RW~215_q ;
wire \memory1_inst|RAM_inst|RW~231_q ;
wire \memory1_inst|RAM_inst|RW~2864_combout ;
wire \memory1_inst|RAM_inst|RW~2865_combout ;
wire \memory1_inst|RAM_inst|RW~735feeder_combout ;
wire \memory1_inst|RAM_inst|RW~735_q ;
wire \memory1_inst|RAM_inst|RW~751_q ;
wire \memory1_inst|RAM_inst|RW~223_q ;
wire \memory1_inst|RAM_inst|RW~239_q ;
wire \memory1_inst|RAM_inst|RW~2862_combout ;
wire \memory1_inst|RAM_inst|RW~2863_combout ;
wire \memory1_inst|RAM_inst|RW~2866_combout ;
wire \memory1_inst|RAM_inst|RW~2869_combout ;
wire \memory1_inst|RAM_inst|RW~639feeder_combout ;
wire \memory1_inst|RAM_inst|RW~639_q ;
wire \memory1_inst|RAM_inst|RW~655_q ;
wire \memory1_inst|RAM_inst|RW~127_q ;
wire \memory1_inst|RAM_inst|RW~143feeder_combout ;
wire \memory1_inst|RAM_inst|RW~143_q ;
wire \memory1_inst|RAM_inst|RW~2846_combout ;
wire \memory1_inst|RAM_inst|RW~2847_combout ;
wire \memory1_inst|RAM_inst|RW~607feeder_combout ;
wire \memory1_inst|RAM_inst|RW~607_q ;
wire \memory1_inst|RAM_inst|RW~623_q ;
wire \memory1_inst|RAM_inst|RW~95_q ;
wire \memory1_inst|RAM_inst|RW~111feeder_combout ;
wire \memory1_inst|RAM_inst|RW~111_q ;
wire \memory1_inst|RAM_inst|RW~2841_combout ;
wire \memory1_inst|RAM_inst|RW~2842_combout ;
wire \memory1_inst|RAM_inst|RW~599_q ;
wire \memory1_inst|RAM_inst|RW~615_q ;
wire \memory1_inst|RAM_inst|RW~87_q ;
wire \memory1_inst|RAM_inst|RW~103feeder_combout ;
wire \memory1_inst|RAM_inst|RW~103_q ;
wire \memory1_inst|RAM_inst|RW~2843_combout ;
wire \memory1_inst|RAM_inst|RW~2844_combout ;
wire \memory1_inst|RAM_inst|RW~2845_combout ;
wire \memory1_inst|RAM_inst|RW~631feeder_combout ;
wire \memory1_inst|RAM_inst|RW~631_q ;
wire \memory1_inst|RAM_inst|RW~647_q ;
wire \memory1_inst|RAM_inst|RW~119_q ;
wire \memory1_inst|RAM_inst|RW~135_q ;
wire \memory1_inst|RAM_inst|RW~2839_combout ;
wire \memory1_inst|RAM_inst|RW~2840_combout ;
wire \memory1_inst|RAM_inst|RW~2848_combout ;
wire \memory1_inst|RAM_inst|RW~575_q ;
wire \memory1_inst|RAM_inst|RW~591_q ;
wire \memory1_inst|RAM_inst|RW~63_q ;
wire \memory1_inst|RAM_inst|RW~79feeder_combout ;
wire \memory1_inst|RAM_inst|RW~79_q ;
wire \memory1_inst|RAM_inst|RW~2856_combout ;
wire \memory1_inst|RAM_inst|RW~2857_combout ;
wire \memory1_inst|RAM_inst|RW~535_q ;
wire \memory1_inst|RAM_inst|RW~551_q ;
wire \memory1_inst|RAM_inst|RW~23_q ;
wire \memory1_inst|RAM_inst|RW~39feeder_combout ;
wire \memory1_inst|RAM_inst|RW~39_q ;
wire \memory1_inst|RAM_inst|RW~2853_combout ;
wire \memory1_inst|RAM_inst|RW~2854_combout ;
wire \memory1_inst|RAM_inst|RW~543_q ;
wire \memory1_inst|RAM_inst|RW~559_q ;
wire \memory1_inst|RAM_inst|RW~31_q ;
wire \memory1_inst|RAM_inst|RW~47feeder_combout ;
wire \memory1_inst|RAM_inst|RW~47_q ;
wire \memory1_inst|RAM_inst|RW~2851_combout ;
wire \memory1_inst|RAM_inst|RW~2852_combout ;
wire \memory1_inst|RAM_inst|RW~2855_combout ;
wire \memory1_inst|RAM_inst|RW~567feeder_combout ;
wire \memory1_inst|RAM_inst|RW~567_q ;
wire \memory1_inst|RAM_inst|RW~583_q ;
wire \memory1_inst|RAM_inst|RW~55_q ;
wire \memory1_inst|RAM_inst|RW~71feeder_combout ;
wire \memory1_inst|RAM_inst|RW~71_q ;
wire \memory1_inst|RAM_inst|RW~2849_combout ;
wire \memory1_inst|RAM_inst|RW~2850_combout ;
wire \memory1_inst|RAM_inst|RW~2858_combout ;
wire \memory1_inst|RAM_inst|RW~2859_combout ;
wire \memory1_inst|RAM_inst|RW~711feeder_combout ;
wire \memory1_inst|RAM_inst|RW~711_q ;
wire \memory1_inst|RAM_inst|RW~695_q ;
wire \memory1_inst|RAM_inst|RW~183_q ;
wire \memory1_inst|RAM_inst|RW~199_q ;
wire \memory1_inst|RAM_inst|RW~2829_combout ;
wire \memory1_inst|RAM_inst|RW~2830_combout ;
wire \memory1_inst|RAM_inst|RW~663_q ;
wire \memory1_inst|RAM_inst|RW~679_q ;
wire \memory1_inst|RAM_inst|RW~151_q ;
wire \memory1_inst|RAM_inst|RW~167_q ;
wire \memory1_inst|RAM_inst|RW~2833_combout ;
wire \memory1_inst|RAM_inst|RW~2834_combout ;
wire \memory1_inst|RAM_inst|RW~159_q ;
wire \memory1_inst|RAM_inst|RW~175feeder_combout ;
wire \memory1_inst|RAM_inst|RW~175_q ;
wire \memory1_inst|RAM_inst|RW~2831_combout ;
wire \memory1_inst|RAM_inst|RW~687_q ;
wire \memory1_inst|RAM_inst|RW~671_q ;
wire \memory1_inst|RAM_inst|RW~2832_combout ;
wire \memory1_inst|RAM_inst|RW~2835_combout ;
wire \memory1_inst|RAM_inst|RW~191_q ;
wire \memory1_inst|RAM_inst|RW~207_q ;
wire \memory1_inst|RAM_inst|RW~2836_combout ;
wire \memory1_inst|RAM_inst|RW~719_q ;
wire \memory1_inst|RAM_inst|RW~703_q ;
wire \memory1_inst|RAM_inst|RW~2837_combout ;
wire \memory1_inst|RAM_inst|RW~2838_combout ;
wire \memory1_inst|RAM_inst|RW~2870_combout ;
wire \memory1_inst|RAM_inst|RW~2871_combout ;
wire \memory1_inst|RAM_inst|RW~2914_combout ;
wire \memory1_inst|ROM_inst|Mux1~0_combout ;
wire \memory1_inst|input_mux_inst|data_out[6]~9_combout ;
wire \Dec_BCD_1_inst|segmentos[0]~0_combout ;
wire \Dec_BCD_1_inst|segmentos[1]~1_combout ;
wire \Dec_BCD_1_inst|segmentos[2]~2_combout ;
wire \Dec_BCD_1_inst|segmentos[3]~3_combout ;
wire \Dec_BCD_1_inst|segmentos[4]~4_combout ;
wire \Dec_BCD_1_inst|segmentos[5]~5_combout ;
wire \Dec_BCD_1_inst|segmentos[6]~6_combout ;
wire [7:0] \memory1_inst|ROM_inst|data_out ;
wire [7:0] \memory1_inst|RAM_inst|data_out ;
wire [7:0] \memory1_inst|output_ports_inst|port_out_01 ;
wire [7:0] \memory1_inst|output_ports_inst|port_out_00 ;
wire [7:0] \memory1_inst|input_mux_inst|data_out ;


// Location: IOOBUF_X0_Y2_N16
cycloneiii_io_obuf \data_out[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0]~output .bus_hold = "false";
defparam \data_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneiii_io_obuf \data_out[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1]~output .bus_hold = "false";
defparam \data_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y0_N9
cycloneiii_io_obuf \data_out[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[2]~output .bus_hold = "false";
defparam \data_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N16
cycloneiii_io_obuf \data_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[3]~output .bus_hold = "false";
defparam \data_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneiii_io_obuf \data_out[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[4]~output .bus_hold = "false";
defparam \data_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N23
cycloneiii_io_obuf \data_out[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[5]~output .bus_hold = "false";
defparam \data_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneiii_io_obuf \data_out[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[6]~output .bus_hold = "false";
defparam \data_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
cycloneiii_io_obuf \data_out[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[7]~output .bus_hold = "false";
defparam \data_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \segmentos_0[0]~output (
	.i(\Dec_BCD_0_inst|segmentos[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_0[0]~output .bus_hold = "false";
defparam \segmentos_0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \segmentos_0[1]~output (
	.i(\Dec_BCD_0_inst|segmentos[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_0[1]~output .bus_hold = "false";
defparam \segmentos_0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneiii_io_obuf \segmentos_0[2]~output (
	.i(\Dec_BCD_0_inst|segmentos[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_0[2]~output .bus_hold = "false";
defparam \segmentos_0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \segmentos_0[3]~output (
	.i(\Dec_BCD_0_inst|segmentos[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_0[3]~output .bus_hold = "false";
defparam \segmentos_0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \segmentos_0[4]~output (
	.i(\Dec_BCD_0_inst|segmentos[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_0[4]~output .bus_hold = "false";
defparam \segmentos_0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \segmentos_0[5]~output (
	.i(\Dec_BCD_0_inst|segmentos[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_0[5]~output .bus_hold = "false";
defparam \segmentos_0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \segmentos_0[6]~output (
	.i(\Dec_BCD_0_inst|segmentos[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_0[6]~output .bus_hold = "false";
defparam \segmentos_0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \segmentos_1[0]~output (
	.i(\Dec_BCD_1_inst|segmentos[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_1[0]~output .bus_hold = "false";
defparam \segmentos_1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneiii_io_obuf \segmentos_1[1]~output (
	.i(\Dec_BCD_1_inst|segmentos[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_1[1]~output .bus_hold = "false";
defparam \segmentos_1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \segmentos_1[2]~output (
	.i(\Dec_BCD_1_inst|segmentos[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_1[2]~output .bus_hold = "false";
defparam \segmentos_1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \segmentos_1[3]~output (
	.i(\Dec_BCD_1_inst|segmentos[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_1[3]~output .bus_hold = "false";
defparam \segmentos_1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneiii_io_obuf \segmentos_1[4]~output (
	.i(\Dec_BCD_1_inst|segmentos[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_1[4]~output .bus_hold = "false";
defparam \segmentos_1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \segmentos_1[5]~output (
	.i(\Dec_BCD_1_inst|segmentos[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_1[5]~output .bus_hold = "false";
defparam \segmentos_1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \segmentos_1[6]~output (
	.i(\Dec_BCD_1_inst|segmentos[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_1[6]~output .bus_hold = "false";
defparam \segmentos_1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneiii_io_obuf \segmentos_2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_2[0]~output .bus_hold = "false";
defparam \segmentos_2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneiii_io_obuf \segmentos_2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_2[1]~output .bus_hold = "false";
defparam \segmentos_2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneiii_io_obuf \segmentos_2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_2[2]~output .bus_hold = "false";
defparam \segmentos_2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneiii_io_obuf \segmentos_2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_2[3]~output .bus_hold = "false";
defparam \segmentos_2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneiii_io_obuf \segmentos_2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_2[4]~output .bus_hold = "false";
defparam \segmentos_2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneiii_io_obuf \segmentos_2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_2[5]~output .bus_hold = "false";
defparam \segmentos_2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneiii_io_obuf \segmentos_2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_2[6]~output .bus_hold = "false";
defparam \segmentos_2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneiii_io_obuf \segmentos_3[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_3[0]~output .bus_hold = "false";
defparam \segmentos_3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneiii_io_obuf \segmentos_3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_3[1]~output .bus_hold = "false";
defparam \segmentos_3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneiii_io_obuf \segmentos_3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_3[2]~output .bus_hold = "false";
defparam \segmentos_3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneiii_io_obuf \segmentos_3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_3[3]~output .bus_hold = "false";
defparam \segmentos_3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneiii_io_obuf \segmentos_3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_3[4]~output .bus_hold = "false";
defparam \segmentos_3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N16
cycloneiii_io_obuf \segmentos_3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_3[5]~output .bus_hold = "false";
defparam \segmentos_3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneiii_io_obuf \segmentos_3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\segmentos_3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \segmentos_3[6]~output .bus_hold = "false";
defparam \segmentos_3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneiii_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.o(\address[6]~input_o ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneiii_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.o(\address[5]~input_o ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneiii_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneiii_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N10
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|Equal0~0 (
// Equation(s):
// \memory1_inst|input_mux_inst|Equal0~0_combout  = (\address[6]~input_o  & (!\address[3]~input_o  & (\address[5]~input_o  & !\address[2]~input_o )))

	.dataa(\address[6]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\address[5]~input_o ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|Equal0~0 .lut_mask = 16'h0020;
defparam \memory1_inst|input_mux_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneiii_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.o(\address[7]~input_o ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneiii_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneiii_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N4
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|Equal0~1 (
// Equation(s):
// \memory1_inst|input_mux_inst|Equal0~1_combout  = (\memory1_inst|input_mux_inst|Equal0~0_combout  & (\address[7]~input_o  & (\address[4]~input_o  & !\address[1]~input_o )))

	.dataa(\memory1_inst|input_mux_inst|Equal0~0_combout ),
	.datab(\address[7]~input_o ),
	.datac(\address[4]~input_o ),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|Equal0~1 .lut_mask = 16'h0080;
defparam \memory1_inst|input_mux_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N22
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[4]~13 (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out[4]~13_combout  = (\address[6]~input_o  & (\address[5]~input_o  & (\memory1_inst|input_mux_inst|Equal0~1_combout  & \address[7]~input_o )))

	.dataa(\address[6]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|input_mux_inst|Equal0~1_combout ),
	.datad(\address[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[4]~13 .lut_mask = 16'h8000;
defparam \memory1_inst|input_mux_inst|data_out[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N20
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[4]~2 (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out[4]~2_combout  = (\address[6]~input_o  & (\address[5]~input_o  & \address[7]~input_o ))

	.dataa(\address[6]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(gnd),
	.datad(\address[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[4]~2 .lut_mask = 16'h8800;
defparam \memory1_inst|input_mux_inst|data_out[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneiii_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneiii_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneiii_io_ibuf \data_in[2]~input (
	.i(data_in[2]),
	.ibar(gnd),
	.o(\data_in[2]~input_o ));
// synopsys translate_off
defparam \data_in[2]~input .bus_hold = "false";
defparam \data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N24
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|MUX1~0 (
// Equation(s):
// \memory1_inst|input_mux_inst|MUX1~0_combout  = (\address[7]~input_o  & ((!\address[6]~input_o ) # (!\address[5]~input_o )))

	.dataa(gnd),
	.datab(\address[5]~input_o ),
	.datac(\address[6]~input_o ),
	.datad(\address[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|MUX1~0 .lut_mask = 16'h3F00;
defparam \memory1_inst|input_mux_inst|MUX1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneiii_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3499 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3499_combout  = (\address[0]~input_o  & (\address[3]~input_o  & (!\address[1]~input_o  & !\address[2]~input_o )))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\address[1]~input_o ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3499_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3499 .lut_mask = 16'h0008;
defparam \memory1_inst|RAM_inst|RW~3499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N1
cycloneiii_io_ibuf \write~input (
	.i(write),
	.ibar(gnd),
	.o(\write~input_o ));
// synopsys translate_off
defparam \write~input .bus_hold = "false";
defparam \write~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3650 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3650_combout  = (\address[7]~input_o  & (\address[5]~input_o  & (\address[6]~input_o  & !\address[4]~input_o )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\address[6]~input_o ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3650_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3650 .lut_mask = 16'h0080;
defparam \memory1_inst|RAM_inst|RW~3650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3661 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3661_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3499_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3650_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3650_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3661_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3661 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N13
dffeas \memory1_inst|RAM_inst|RW~1883 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1883 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1883 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1899feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1899feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1899feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1899feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1899feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3489 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3489_combout  = (\address[0]~input_o  & (\address[3]~input_o  & (\address[1]~input_o  & !\address[2]~input_o )))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\address[1]~input_o ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3489_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3489 .lut_mask = 16'h0080;
defparam \memory1_inst|RAM_inst|RW~3489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3660 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3660_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3489_combout  & \memory1_inst|RAM_inst|RW~3650_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3650_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3660_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3660 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N1
dffeas \memory1_inst|RAM_inst|RW~1899 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1899feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1899 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1899 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2199 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2199_combout  = (\address[2]~input_o  & (\address[1]~input_o )) # (!\address[2]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1899_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1883_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1883_q ),
	.datad(\memory1_inst|RAM_inst|RW~1899_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2199_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2199 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3504 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3504_combout  = (\address[3]~input_o  & (\address[2]~input_o  & (\address[1]~input_o  & \address[0]~input_o )))

	.dataa(\address[3]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\address[1]~input_o ),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3504_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3504 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3662 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3662_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3504_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3650_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3504_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3650_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3662_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3662 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N7
dffeas \memory1_inst|RAM_inst|RW~1931 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1931 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1931 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3494 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3494_combout  = (\address[0]~input_o  & (\address[3]~input_o  & (!\address[1]~input_o  & \address[2]~input_o )))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\address[1]~input_o ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3494_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3494 .lut_mask = 16'h0800;
defparam \memory1_inst|RAM_inst|RW~3494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3659 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3659_combout  = (\memory1_inst|RAM_inst|RW~3494_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3650_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3650_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3659_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3659 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N21
dffeas \memory1_inst|RAM_inst|RW~1915 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1915 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1915 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2200 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2200_combout  = (\memory1_inst|RAM_inst|RW~2199_combout  & (((\memory1_inst|RAM_inst|RW~1931_q )) # (!\address[2]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2199_combout  & (\address[2]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~1915_q ))))

	.dataa(\memory1_inst|RAM_inst|RW~2199_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1931_q ),
	.datad(\memory1_inst|RAM_inst|RW~1915_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2200_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2200 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1419feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1419feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1419feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1419feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1419feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3645 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3645_combout  = (!\address[4]~input_o  & (\address[5]~input_o  & (!\address[6]~input_o  & \address[7]~input_o )))

	.dataa(\address[4]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\address[6]~input_o ),
	.datad(\address[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3645_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3645 .lut_mask = 16'h0400;
defparam \memory1_inst|RAM_inst|RW~3645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3649 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3649_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3504_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3645_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3504_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3645_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3649_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3649 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N25
dffeas \memory1_inst|RAM_inst|RW~1419 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1419 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1419 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3646 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3646_combout  = (\memory1_inst|RAM_inst|RW~3489_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3645_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3645_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3646_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3646 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N13
dffeas \memory1_inst|RAM_inst|RW~1387 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1387 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3648 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3648_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3499_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3645_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3645_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3648_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3648 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N9
dffeas \memory1_inst|RAM_inst|RW~1371 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1371 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1371 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1403feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1403feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1403feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1403feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1403feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3647 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3647_combout  = (\memory1_inst|RAM_inst|RW~3645_combout  & (\memory1_inst|RAM_inst|RW~3494_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3645_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3647_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3647 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N29
dffeas \memory1_inst|RAM_inst|RW~1403 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1403feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1403 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2192 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2192_combout  = (\address[1]~input_o  & (\address[2]~input_o )) # (!\address[1]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~1403_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1371_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1371_q ),
	.datad(\memory1_inst|RAM_inst|RW~1403_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2192_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2192 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2193 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2193_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2192_combout  & (\memory1_inst|RAM_inst|RW~1419_q )) # (!\memory1_inst|RAM_inst|RW~2192_combout  & ((\memory1_inst|RAM_inst|RW~1387_q ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2192_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1419_q ),
	.datac(\memory1_inst|RAM_inst|RW~1387_q ),
	.datad(\memory1_inst|RAM_inst|RW~2192_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2193_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2193 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1907feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1907feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1907feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1907feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1907feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3449 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3449_combout  = (\address[3]~input_o  & (\address[2]~input_o  & (!\address[0]~input_o  & !\address[1]~input_o )))

	.dataa(\address[3]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\address[0]~input_o ),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3449_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3449 .lut_mask = 16'h0008;
defparam \memory1_inst|RAM_inst|RW~3449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3651 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3651_combout  = (\memory1_inst|RAM_inst|RW~3650_combout  & (\memory1_inst|RAM_inst|RW~3449_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3650_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3651_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3651 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~1907 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1907feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1907 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1907 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3451 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3451_combout  = (\address[3]~input_o  & (!\address[2]~input_o  & (!\address[0]~input_o  & !\address[1]~input_o )))

	.dataa(\address[3]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\address[0]~input_o ),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3451_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3451 .lut_mask = 16'h0002;
defparam \memory1_inst|RAM_inst|RW~3451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3653 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3653_combout  = (\memory1_inst|RAM_inst|RW~3650_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3451_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3650_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3653_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3653 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y13_N13
dffeas \memory1_inst|RAM_inst|RW~1875 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1875 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1875 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3457 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3457_combout  = (!\address[0]~input_o  & (\address[3]~input_o  & (\address[1]~input_o  & !\address[2]~input_o )))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\address[1]~input_o ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3457_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3457 .lut_mask = 16'h0040;
defparam \memory1_inst|RAM_inst|RW~3457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3652 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3652_combout  = (\memory1_inst|RAM_inst|RW~3650_combout  & (\memory1_inst|RAM_inst|RW~3457_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3650_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3652_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3652 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y13_N5
dffeas \memory1_inst|RAM_inst|RW~1891 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3652_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1891 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1891 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2194 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2194_combout  = (\address[1]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1891_q )))) # (!\address[1]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1875_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1875_q ),
	.datad(\memory1_inst|RAM_inst|RW~1891_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2194_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2194 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3455 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3455_combout  = (!\address[0]~input_o  & (\address[3]~input_o  & (\address[1]~input_o  & \address[2]~input_o )))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\address[1]~input_o ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3455_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3455 .lut_mask = 16'h4000;
defparam \memory1_inst|RAM_inst|RW~3455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3654 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3654_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3455_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3650_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3455_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3650_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3654_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3654 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~1923 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1923 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1923 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2195 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2195_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2194_combout  & ((\memory1_inst|RAM_inst|RW~1923_q ))) # (!\memory1_inst|RAM_inst|RW~2194_combout  & (\memory1_inst|RAM_inst|RW~1907_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2194_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1907_q ),
	.datac(\memory1_inst|RAM_inst|RW~2194_combout ),
	.datad(\memory1_inst|RAM_inst|RW~1923_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2195_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2195 .lut_mask = 16'hF858;
defparam \memory1_inst|RAM_inst|RW~2195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3657 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3657_combout  = (\memory1_inst|RAM_inst|RW~3451_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3645_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3645_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3657_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3657 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N25
dffeas \memory1_inst|RAM_inst|RW~1363 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1363 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1395feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1395feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1395feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1395feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1395feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3656 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3656_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3645_combout  & \memory1_inst|RAM_inst|RW~3449_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3645_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3449_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3656_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3656 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N3
dffeas \memory1_inst|RAM_inst|RW~1395 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1395feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1395 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2196 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2196_combout  = (\address[2]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1395_q )))) # (!\address[2]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1363_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1363_q ),
	.datad(\memory1_inst|RAM_inst|RW~1395_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2196_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2196 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3658 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3658_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3455_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3645_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3455_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3645_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3658_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3658 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N23
dffeas \memory1_inst|RAM_inst|RW~1411 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1411 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3655 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3655_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3645_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3457_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3645_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3457_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3655_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3655 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N17
dffeas \memory1_inst|RAM_inst|RW~1379 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1379 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1379 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2197 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2197_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2196_combout  & (\memory1_inst|RAM_inst|RW~1411_q )) # (!\memory1_inst|RAM_inst|RW~2196_combout  & ((\memory1_inst|RAM_inst|RW~1379_q ))))) # 
// (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~2196_combout ))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2196_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1411_q ),
	.datad(\memory1_inst|RAM_inst|RW~1379_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2197_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2197 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2198 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2198_combout  = (\address[0]~input_o  & (\address[6]~input_o )) # (!\address[0]~input_o  & ((\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2195_combout )) # (!\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2197_combout 
// )))))

	.dataa(\address[0]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2195_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2197_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2198_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2198 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2201 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2201_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2198_combout  & (\memory1_inst|RAM_inst|RW~2200_combout )) # (!\memory1_inst|RAM_inst|RW~2198_combout  & ((\memory1_inst|RAM_inst|RW~2193_combout ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2198_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2200_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2193_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2198_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2201_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2201 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3668 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3668_combout  = (\address[5]~input_o  & (\address[6]~input_o  & (\address[7]~input_o  & \address[4]~input_o )))

	.dataa(\address[5]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\address[7]~input_o ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3668_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3668 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3697 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3697_combout  = (\memory1_inst|RAM_inst|RW~3457_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3668_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3668_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3697_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3697 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y13_N3
dffeas \memory1_inst|RAM_inst|RW~2019 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2019 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2019 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2051feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2051feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2051feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2051feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~2051feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3700 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3700_combout  = (\memory1_inst|RAM_inst|RW~3668_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3455_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3668_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3455_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3700_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3700 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N13
dffeas \memory1_inst|RAM_inst|RW~2051 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2051feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2051 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2051 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3663 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3663_combout  = (\address[5]~input_o  & (!\address[6]~input_o  & (\address[4]~input_o  & \address[7]~input_o )))

	.dataa(\address[5]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\address[4]~input_o ),
	.datad(\address[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3663_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3663 .lut_mask = 16'h2000;
defparam \memory1_inst|RAM_inst|RW~3663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3699 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3699_combout  = (\memory1_inst|RAM_inst|RW~3457_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3663_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3663_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3699_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3699 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N1
dffeas \memory1_inst|RAM_inst|RW~1507 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1507 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1507 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3698 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3698_combout  = (\memory1_inst|RAM_inst|RW~3663_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3455_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3663_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3455_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3698_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3698 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \memory1_inst|RAM_inst|RW~1539 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1539 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1539 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2223 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2223_combout  = (\address[2]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1539_q )))) # (!\address[2]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1507_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1507_q ),
	.datad(\memory1_inst|RAM_inst|RW~1539_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2223_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2223 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2224 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2224_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2223_combout  & ((\memory1_inst|RAM_inst|RW~2051_q ))) # (!\memory1_inst|RAM_inst|RW~2223_combout  & (\memory1_inst|RAM_inst|RW~2019_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2223_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2019_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2051_q ),
	.datad(\memory1_inst|RAM_inst|RW~2223_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2224_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2224 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1531feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1531feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1531feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1531feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1531feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3701 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3701_combout  = (\memory1_inst|RAM_inst|RW~3663_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3494_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3663_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3701_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3701 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N27
dffeas \memory1_inst|RAM_inst|RW~1531 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1531feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1531 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3704 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3704_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3494_combout  & (\memory1_inst|RAM_inst|RW~3668_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3668_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3704_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3704 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N17
dffeas \memory1_inst|RAM_inst|RW~2043 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2043 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2043 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3703 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3703_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3499_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3663_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3663_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3703_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3703 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N23
dffeas \memory1_inst|RAM_inst|RW~1499 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1499 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1499 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3702 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3702_combout  = (\memory1_inst|RAM_inst|RW~3668_combout  & (\memory1_inst|RAM_inst|RW~3499_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3668_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3702_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3702 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N1
dffeas \memory1_inst|RAM_inst|RW~2011 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2011 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2225 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2225_combout  = (\address[2]~input_o  & (\address[6]~input_o )) # (!\address[2]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2011_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1499_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1499_q ),
	.datad(\memory1_inst|RAM_inst|RW~2011_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2225_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2225 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2226 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2226_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2225_combout  & ((\memory1_inst|RAM_inst|RW~2043_q ))) # (!\memory1_inst|RAM_inst|RW~2225_combout  & (\memory1_inst|RAM_inst|RW~1531_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2225_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1531_q ),
	.datac(\memory1_inst|RAM_inst|RW~2043_q ),
	.datad(\memory1_inst|RAM_inst|RW~2225_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2226_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2226 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1523feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1523feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1523feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1523feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1523feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3705 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3705_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3449_combout  & (\memory1_inst|RAM_inst|RW~3663_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3663_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3705_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3705 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N23
dffeas \memory1_inst|RAM_inst|RW~1523 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1523feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1523 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3708 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3708_combout  = (\memory1_inst|RAM_inst|RW~3668_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3449_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3668_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3449_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3708_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3708 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~2035 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2035 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2035 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3707 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3707_combout  = (\memory1_inst|RAM_inst|RW~3451_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3663_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3663_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3707_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3707 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N3
dffeas \memory1_inst|RAM_inst|RW~1491 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1491 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1491 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2003feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2003feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2003feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2003feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~2003feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3706 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3706_combout  = (\memory1_inst|RAM_inst|RW~3668_combout  & (\memory1_inst|RAM_inst|RW~3451_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3668_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3706_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3706 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y13_N11
dffeas \memory1_inst|RAM_inst|RW~2003 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2003feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2003 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2003 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2227 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2227_combout  = (\address[2]~input_o  & (\address[6]~input_o )) # (!\address[2]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2003_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1491_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1491_q ),
	.datad(\memory1_inst|RAM_inst|RW~2003_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2227_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2227 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2228 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2228_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2227_combout  & ((\memory1_inst|RAM_inst|RW~2035_q ))) # (!\memory1_inst|RAM_inst|RW~2227_combout  & (\memory1_inst|RAM_inst|RW~1523_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2227_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1523_q ),
	.datac(\memory1_inst|RAM_inst|RW~2035_q ),
	.datad(\memory1_inst|RAM_inst|RW~2227_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2228_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2228 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2229 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2229_combout  = (\address[1]~input_o  & (\address[0]~input_o )) # (!\address[1]~input_o  & ((\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2226_combout )) # (!\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2228_combout 
// )))))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2226_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2228_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2229_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2229 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3709 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3709_combout  = (\memory1_inst|RAM_inst|RW~3663_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3504_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3663_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3504_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3709_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3709 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~1547 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1547 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1547 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3712 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3712_combout  = (\memory1_inst|RAM_inst|RW~3504_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3668_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3504_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3668_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3712_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3712 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N25
dffeas \memory1_inst|RAM_inst|RW~2059 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2059 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2059 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2027feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2027feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2027feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2027feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~2027feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3710 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3710_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3668_combout  & (\memory1_inst|RAM_inst|RW~3489_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3668_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3710_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3710 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N7
dffeas \memory1_inst|RAM_inst|RW~2027 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2027feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2027 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2027 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3711 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3711_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3489_combout  & (\memory1_inst|RAM_inst|RW~3663_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3663_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3711_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3711 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N3
dffeas \memory1_inst|RAM_inst|RW~1515 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1515 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1515 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2230 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2230_combout  = (\address[2]~input_o  & (\address[6]~input_o )) # (!\address[2]~input_o  & ((\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2027_q )) # (!\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1515_q )))))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2027_q ),
	.datad(\memory1_inst|RAM_inst|RW~1515_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2230_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2230 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2231 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2231_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2230_combout  & ((\memory1_inst|RAM_inst|RW~2059_q ))) # (!\memory1_inst|RAM_inst|RW~2230_combout  & (\memory1_inst|RAM_inst|RW~1547_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2230_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1547_q ),
	.datac(\memory1_inst|RAM_inst|RW~2059_q ),
	.datad(\memory1_inst|RAM_inst|RW~2230_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2231_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2231 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2232 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2232_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2229_combout  & ((\memory1_inst|RAM_inst|RW~2231_combout ))) # (!\memory1_inst|RAM_inst|RW~2229_combout  & (\memory1_inst|RAM_inst|RW~2224_combout )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2229_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2224_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2229_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2231_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2232_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2232 .lut_mask = 16'hF858;
defparam \memory1_inst|RAM_inst|RW~2232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3474 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3474_combout  = (\address[1]~input_o  & (!\address[3]~input_o  & (!\address[2]~input_o  & !\address[0]~input_o )))

	.dataa(\address[1]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\address[2]~input_o ),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3474_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3474 .lut_mask = 16'h0002;
defparam \memory1_inst|RAM_inst|RW~3474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3673 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3673_combout  = (\memory1_inst|RAM_inst|RW~3474_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3663_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3663_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3673_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3673 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \memory1_inst|RAM_inst|RW~1443 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1443 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3484 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3484_combout  = (!\address[0]~input_o  & (!\address[3]~input_o  & (\address[1]~input_o  & \address[2]~input_o )))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\address[1]~input_o ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3484_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3484 .lut_mask = 16'h1000;
defparam \memory1_inst|RAM_inst|RW~3484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3676 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3676_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3663_combout  & \memory1_inst|RAM_inst|RW~3484_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3663_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3484_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3676_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3676 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~1475 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1475 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3479 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3479_combout  = (!\address[1]~input_o  & (!\address[0]~input_o  & (!\address[2]~input_o  & !\address[3]~input_o )))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\address[2]~input_o ),
	.datad(\address[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3479_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3479 .lut_mask = 16'h0001;
defparam \memory1_inst|RAM_inst|RW~3479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3675 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3675_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3663_combout  & (\memory1_inst|RAM_inst|RW~3479_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3663_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3675_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3675 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \memory1_inst|RAM_inst|RW~1427 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1427 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1427 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1459feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1459feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1459feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1459feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1459feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3469 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3469_combout  = (\address[2]~input_o  & (!\address[3]~input_o  & (!\address[0]~input_o  & !\address[1]~input_o )))

	.dataa(\address[2]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\address[0]~input_o ),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3469_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3469 .lut_mask = 16'h0002;
defparam \memory1_inst|RAM_inst|RW~3469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3674 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3674_combout  = (\memory1_inst|RAM_inst|RW~3469_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3663_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3469_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3663_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3674_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3674 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~1459 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1459feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1459 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1459 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2206 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2206_combout  = (\address[2]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1459_q )))) # (!\address[2]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1427_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1427_q ),
	.datad(\memory1_inst|RAM_inst|RW~1459_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2206_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2206 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2207 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2207_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2206_combout  & ((\memory1_inst|RAM_inst|RW~1475_q ))) # (!\memory1_inst|RAM_inst|RW~2206_combout  & (\memory1_inst|RAM_inst|RW~1443_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2206_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1443_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1475_q ),
	.datad(\memory1_inst|RAM_inst|RW~2206_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2207_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2207 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1971feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1971feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1971feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1971feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1971feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3669 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3669_combout  = (\memory1_inst|RAM_inst|RW~3668_combout  & (\memory1_inst|RAM_inst|RW~3469_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3668_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3469_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3669_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3669 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~1971 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1971feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1971 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1971 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3672 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3672_combout  = (\memory1_inst|RAM_inst|RW~3484_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3668_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3484_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3668_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3672_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3672 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \memory1_inst|RAM_inst|RW~1987 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1987 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1987 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3671 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3671_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3479_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3668_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3668_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3671_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3671 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N3
dffeas \memory1_inst|RAM_inst|RW~1939 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1939 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1939 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3670 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3670_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3474_combout  & (\memory1_inst|RAM_inst|RW~3668_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3668_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3670_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3670 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N1
dffeas \memory1_inst|RAM_inst|RW~1955 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1955 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1955 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2204 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2204_combout  = (\address[2]~input_o  & (\address[1]~input_o )) # (!\address[2]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1955_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1939_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1939_q ),
	.datad(\memory1_inst|RAM_inst|RW~1955_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2204_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2204 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2205 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2205_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2204_combout  & ((\memory1_inst|RAM_inst|RW~1987_q ))) # (!\memory1_inst|RAM_inst|RW~2204_combout  & (\memory1_inst|RAM_inst|RW~1971_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2204_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1971_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1987_q ),
	.datad(\memory1_inst|RAM_inst|RW~2204_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2205_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2205 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2208 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2208_combout  = (\address[6]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~2205_combout )))) # (!\address[6]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2207_combout )))

	.dataa(\address[6]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2207_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2205_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2208_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2208 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1979feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1979feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1979feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1979feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1979feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3426 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3426_combout  = (\address[0]~input_o  & (\address[2]~input_o  & (!\address[3]~input_o  & !\address[1]~input_o )))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\address[3]~input_o ),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3426_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3426 .lut_mask = 16'h0008;
defparam \memory1_inst|RAM_inst|RW~3426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3677 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3677_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3668_combout  & \memory1_inst|RAM_inst|RW~3426_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3668_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3426_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3677_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3677 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N15
dffeas \memory1_inst|RAM_inst|RW~1979 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1979feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1979 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3444 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3444_combout  = (\address[0]~input_o  & (\address[1]~input_o  & (\address[2]~input_o  & !\address[3]~input_o )))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\address[2]~input_o ),
	.datad(\address[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3444_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3444 .lut_mask = 16'h0080;
defparam \memory1_inst|RAM_inst|RW~3444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3680 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3680_combout  = (\memory1_inst|RAM_inst|RW~3444_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3668_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3444_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3668_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3680_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3680 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~1995 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1995 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1995 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3439 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3439_combout  = (!\address[2]~input_o  & (\address[0]~input_o  & (!\address[1]~input_o  & !\address[3]~input_o )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\address[1]~input_o ),
	.datad(\address[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3439_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3439 .lut_mask = 16'h0004;
defparam \memory1_inst|RAM_inst|RW~3439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3679 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3679_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3439_combout  & (\memory1_inst|RAM_inst|RW~3668_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3668_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3679_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3679 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N9
dffeas \memory1_inst|RAM_inst|RW~1947 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1947 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1947 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3434 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3434_combout  = (\address[0]~input_o  & (!\address[2]~input_o  & (!\address[3]~input_o  & \address[1]~input_o )))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\address[3]~input_o ),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3434_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3434 .lut_mask = 16'h0200;
defparam \memory1_inst|RAM_inst|RW~3434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3678 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3678_combout  = (\memory1_inst|RAM_inst|RW~3434_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3668_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3434_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3668_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3678_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3678 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N9
dffeas \memory1_inst|RAM_inst|RW~1963 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1963 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1963 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2209 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2209_combout  = (\address[1]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1963_q )))) # (!\address[1]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1947_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1947_q ),
	.datad(\memory1_inst|RAM_inst|RW~1963_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2209_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2209 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2210 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2210_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2209_combout  & ((\memory1_inst|RAM_inst|RW~1995_q ))) # (!\memory1_inst|RAM_inst|RW~2209_combout  & (\memory1_inst|RAM_inst|RW~1979_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2209_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1979_q ),
	.datac(\memory1_inst|RAM_inst|RW~1995_q ),
	.datad(\memory1_inst|RAM_inst|RW~2209_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2210_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2210 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1451feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1451feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1451feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1451feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1451feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3664 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3664_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3434_combout  & \memory1_inst|RAM_inst|RW~3663_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3434_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3663_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3664_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3664 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \memory1_inst|RAM_inst|RW~1451 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1451feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1451 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3667 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3667_combout  = (\memory1_inst|RAM_inst|RW~3444_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3663_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3444_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3663_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3667_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3667 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N13
dffeas \memory1_inst|RAM_inst|RW~1483 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1483 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1483 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3666 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3666_combout  = (\memory1_inst|RAM_inst|RW~3439_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3663_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3663_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3666_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3666 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \memory1_inst|RAM_inst|RW~1435 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1435 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1435 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3665 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3665_combout  = (\memory1_inst|RAM_inst|RW~3663_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3426_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3663_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3426_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3665_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3665 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \memory1_inst|RAM_inst|RW~1467 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1467 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1467 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2202 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2202_combout  = (\address[1]~input_o  & (\address[2]~input_o )) # (!\address[1]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~1467_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1435_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1435_q ),
	.datad(\memory1_inst|RAM_inst|RW~1467_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2202_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2202 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2203 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2203_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2202_combout  & ((\memory1_inst|RAM_inst|RW~1483_q ))) # (!\memory1_inst|RAM_inst|RW~2202_combout  & (\memory1_inst|RAM_inst|RW~1451_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2202_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1451_q ),
	.datac(\memory1_inst|RAM_inst|RW~1483_q ),
	.datad(\memory1_inst|RAM_inst|RW~2202_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2203_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2203 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2211 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2211_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2208_combout  & (\memory1_inst|RAM_inst|RW~2210_combout )) # (!\memory1_inst|RAM_inst|RW~2208_combout  & ((\memory1_inst|RAM_inst|RW~2203_combout ))))) # 
// (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2208_combout ))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2208_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2210_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2203_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2211_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2211 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3681 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3681_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3645_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3434_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3645_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3434_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3681_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3681 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N23
dffeas \memory1_inst|RAM_inst|RW~1323 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1323 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3684 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3684_combout  = (\memory1_inst|RAM_inst|RW~3444_combout  & (\memory1_inst|RAM_inst|RW~3645_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3444_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3645_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3684_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3684 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \memory1_inst|RAM_inst|RW~1355 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1355 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3683 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3683_combout  = (\memory1_inst|RAM_inst|RW~3439_combout  & (\memory1_inst|RAM_inst|RW~3645_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3645_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3683_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3683 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \memory1_inst|RAM_inst|RW~1307 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1307 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1307 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1339feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1339feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1339feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1339feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1339feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3682 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3682_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3645_combout  & \memory1_inst|RAM_inst|RW~3426_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3645_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3426_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3682_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3682 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N9
dffeas \memory1_inst|RAM_inst|RW~1339 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1339 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2212 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2212_combout  = (\address[2]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1339_q )))) # (!\address[2]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1307_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1307_q ),
	.datad(\memory1_inst|RAM_inst|RW~1339_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2212_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2212 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2213 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2213_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2212_combout  & ((\memory1_inst|RAM_inst|RW~1355_q ))) # (!\memory1_inst|RAM_inst|RW~2212_combout  & (\memory1_inst|RAM_inst|RW~1323_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2212_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1323_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1355_q ),
	.datad(\memory1_inst|RAM_inst|RW~2212_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2213_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2213 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1851feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1851feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1851feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1851feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1851feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3693 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3693_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3650_combout  & \memory1_inst|RAM_inst|RW~3426_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3650_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3426_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3693_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3693 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N15
dffeas \memory1_inst|RAM_inst|RW~1851 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1851feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1851 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1851 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3696 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3696_combout  = (\memory1_inst|RAM_inst|RW~3650_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3444_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3650_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3444_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3696_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3696 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N11
dffeas \memory1_inst|RAM_inst|RW~1867 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1867 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1867 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3695 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3695_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3650_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3439_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3650_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3439_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3695_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3695 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N5
dffeas \memory1_inst|RAM_inst|RW~1819 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1819 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1819 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3694 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3694_combout  = (\memory1_inst|RAM_inst|RW~3650_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3434_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3650_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3434_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3694_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3694 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N5
dffeas \memory1_inst|RAM_inst|RW~1835 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1835 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1835 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2219 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2219_combout  = (\address[2]~input_o  & (\address[1]~input_o )) # (!\address[2]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1835_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1819_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1819_q ),
	.datad(\memory1_inst|RAM_inst|RW~1835_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2219_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2219 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2220 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2220_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2219_combout  & ((\memory1_inst|RAM_inst|RW~1867_q ))) # (!\memory1_inst|RAM_inst|RW~2219_combout  & (\memory1_inst|RAM_inst|RW~1851_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2219_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1851_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1867_q ),
	.datad(\memory1_inst|RAM_inst|RW~2219_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2220_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2220 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3689 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3689_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3474_combout  & (\memory1_inst|RAM_inst|RW~3645_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3645_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3689_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3689 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N15
dffeas \memory1_inst|RAM_inst|RW~1315 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1315 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1315 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3692 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3692_combout  = (\memory1_inst|RAM_inst|RW~3484_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3645_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3484_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3645_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3692_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3692 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~1347 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1347 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3691 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3691_combout  = (\memory1_inst|RAM_inst|RW~3645_combout  & (\memory1_inst|RAM_inst|RW~3479_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3645_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3691_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3691 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \memory1_inst|RAM_inst|RW~1299 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1299 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1299 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3690 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3690_combout  = (\memory1_inst|RAM_inst|RW~3469_combout  & (\memory1_inst|RAM_inst|RW~3645_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3469_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3645_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3690_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3690 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N21
dffeas \memory1_inst|RAM_inst|RW~1331 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1331 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2216 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2216_combout  = (\address[2]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1331_q )))) # (!\address[2]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1299_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1299_q ),
	.datad(\memory1_inst|RAM_inst|RW~1331_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2216_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2216 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2217 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2217_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2216_combout  & ((\memory1_inst|RAM_inst|RW~1347_q ))) # (!\memory1_inst|RAM_inst|RW~2216_combout  & (\memory1_inst|RAM_inst|RW~1315_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2216_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1315_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1347_q ),
	.datad(\memory1_inst|RAM_inst|RW~2216_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2217_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2217 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1827feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1827feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1827feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1827feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1827feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3685 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3685_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3474_combout  & (\memory1_inst|RAM_inst|RW~3650_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3650_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3685_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3685 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N15
dffeas \memory1_inst|RAM_inst|RW~1827 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1827feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1827 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1827 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3688 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3688_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3484_combout  & \memory1_inst|RAM_inst|RW~3650_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3484_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3650_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3688_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3688 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N13
dffeas \memory1_inst|RAM_inst|RW~1859 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1859 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1859 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3687 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3687_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3479_combout  & (\memory1_inst|RAM_inst|RW~3650_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3650_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3687_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3687 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N13
dffeas \memory1_inst|RAM_inst|RW~1811 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1811 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1811 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3686 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3686_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3469_combout  & \memory1_inst|RAM_inst|RW~3650_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3469_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3650_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3686_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3686 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N7
dffeas \memory1_inst|RAM_inst|RW~1843 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1843 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1843 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2214 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2214_combout  = (\address[1]~input_o  & (\address[2]~input_o )) # (!\address[1]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~1843_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1811_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1811_q ),
	.datad(\memory1_inst|RAM_inst|RW~1843_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2214_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2214 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2215 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2215_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2214_combout  & ((\memory1_inst|RAM_inst|RW~1859_q ))) # (!\memory1_inst|RAM_inst|RW~2214_combout  & (\memory1_inst|RAM_inst|RW~1827_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2214_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1827_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1859_q ),
	.datad(\memory1_inst|RAM_inst|RW~2214_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2215_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2215 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2218 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2218_combout  = (\address[0]~input_o  & (\address[6]~input_o )) # (!\address[0]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2215_combout ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2217_combout 
// ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2217_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2215_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2218_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2218 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2221 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2221_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2218_combout  & ((\memory1_inst|RAM_inst|RW~2220_combout ))) # (!\memory1_inst|RAM_inst|RW~2218_combout  & (\memory1_inst|RAM_inst|RW~2213_combout )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2218_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2213_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2220_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2218_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2221_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2221 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2222 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2222_combout  = (\address[3]~input_o  & (((\address[4]~input_o )))) # (!\address[3]~input_o  & ((\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2211_combout )) # (!\address[4]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~2221_combout )))))

	.dataa(\memory1_inst|RAM_inst|RW~2211_combout ),
	.datab(\address[3]~input_o ),
	.datac(\address[4]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2221_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2222_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2222 .lut_mask = 16'hE3E0;
defparam \memory1_inst|RAM_inst|RW~2222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2233 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2233_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2222_combout  & ((\memory1_inst|RAM_inst|RW~2232_combout ))) # (!\memory1_inst|RAM_inst|RW~2222_combout  & (\memory1_inst|RAM_inst|RW~2201_combout )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2222_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2201_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2232_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2222_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2233_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2233 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3432 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3432_combout  = (\address[4]~input_o  & (\address[7]~input_o  & (!\address[5]~input_o  & \address[6]~input_o )))

	.dataa(\address[4]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\address[5]~input_o ),
	.datad(\address[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3432_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3432 .lut_mask = 16'h0800;
defparam \memory1_inst|RAM_inst|RW~3432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3433 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3433_combout  = (\memory1_inst|RAM_inst|RW~3426_combout  & (\memory1_inst|RAM_inst|RW~3432_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3426_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3432_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3433_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3433 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N9
dffeas \memory1_inst|RAM_inst|RW~1723 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1723 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1723 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3425 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3425_combout  = (\address[6]~input_o  & (\address[7]~input_o  & (!\address[5]~input_o  & !\address[4]~input_o )))

	.dataa(\address[6]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\address[5]~input_o ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3425_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3425 .lut_mask = 16'h0008;
defparam \memory1_inst|RAM_inst|RW~3425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3427 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3427_combout  = (\memory1_inst|RAM_inst|RW~3426_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3425_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3426_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3425_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3427_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3427 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \memory1_inst|RAM_inst|RW~1595 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1595 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3430 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3430_combout  = (!\address[5]~input_o  & (!\address[6]~input_o  & (!\address[4]~input_o  & \address[7]~input_o )))

	.dataa(\address[5]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\address[4]~input_o ),
	.datad(\address[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3430_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3430 .lut_mask = 16'h0100;
defparam \memory1_inst|RAM_inst|RW~3430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3431 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3431_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3430_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3426_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3426_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3431_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3431 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \memory1_inst|RAM_inst|RW~1083 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1083_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1083 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1083 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1211feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1211feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1211feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1211feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1211feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3428 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3428_combout  = (\address[7]~input_o  & (!\address[5]~input_o  & (!\address[6]~input_o  & \address[4]~input_o )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\address[6]~input_o ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3428_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3428 .lut_mask = 16'h0200;
defparam \memory1_inst|RAM_inst|RW~3428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3429 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3429_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3428_combout  & \memory1_inst|RAM_inst|RW~3426_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3428_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3426_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3429_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3429 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N9
dffeas \memory1_inst|RAM_inst|RW~1211 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1211feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1211 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1211 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2065 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2065_combout  = (\address[6]~input_o  & (\address[4]~input_o )) # (!\address[6]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1211_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1083_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1083_q ),
	.datad(\memory1_inst|RAM_inst|RW~1211_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2065_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2065 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2066 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2066_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2065_combout  & (\memory1_inst|RAM_inst|RW~1723_q )) # (!\memory1_inst|RAM_inst|RW~2065_combout  & ((\memory1_inst|RAM_inst|RW~1595_q ))))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2065_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1723_q ),
	.datac(\memory1_inst|RAM_inst|RW~1595_q ),
	.datad(\memory1_inst|RAM_inst|RW~2065_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2066_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2066 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3448 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3448_combout  = (\memory1_inst|RAM_inst|RW~3444_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3432_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3444_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3432_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3448_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3448 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N19
dffeas \memory1_inst|RAM_inst|RW~1739 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1739 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1739 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3445 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3445_combout  = (\memory1_inst|RAM_inst|RW~3425_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3444_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3425_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3444_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3445_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3445 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N13
dffeas \memory1_inst|RAM_inst|RW~1611 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1611 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3447 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3447_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3430_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3444_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3444_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3447_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3447 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N5
dffeas \memory1_inst|RAM_inst|RW~1099 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1099_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1099 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1099 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3446 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3446_combout  = (\memory1_inst|RAM_inst|RW~3428_combout  & (\memory1_inst|RAM_inst|RW~3444_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3428_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3444_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3446_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3446 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N9
dffeas \memory1_inst|RAM_inst|RW~1227 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1227 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2072 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2072_combout  = (\address[4]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1227_q )))) # (!\address[4]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1099_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1099_q ),
	.datad(\memory1_inst|RAM_inst|RW~1227_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2072_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2072 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2073 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2073_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2072_combout  & (\memory1_inst|RAM_inst|RW~1739_q )) # (!\memory1_inst|RAM_inst|RW~2072_combout  & ((\memory1_inst|RAM_inst|RW~1611_q ))))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2072_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1739_q ),
	.datac(\memory1_inst|RAM_inst|RW~1611_q ),
	.datad(\memory1_inst|RAM_inst|RW~2072_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2073_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2073 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3435 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3435_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3428_combout  & \memory1_inst|RAM_inst|RW~3434_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3428_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3434_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3435_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3435 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N1
dffeas \memory1_inst|RAM_inst|RW~1195 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1195 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3438 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3438_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3432_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3434_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3432_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3434_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3438_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3438 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N11
dffeas \memory1_inst|RAM_inst|RW~1707 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1707 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1707 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3437 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3437_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3430_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3434_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3434_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3437_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3437 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N29
dffeas \memory1_inst|RAM_inst|RW~1067 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1067_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1067 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1067 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1579feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1579feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1579feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1579feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1579feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3436 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3436_combout  = (\memory1_inst|RAM_inst|RW~3425_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3434_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3425_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3434_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3436_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3436 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \memory1_inst|RAM_inst|RW~1579 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1579feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1579 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1579 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2067 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2067_combout  = (\address[6]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1579_q )))) # (!\address[6]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1067_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1067_q ),
	.datad(\memory1_inst|RAM_inst|RW~1579_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2067_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2067 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2068 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2068_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2067_combout  & ((\memory1_inst|RAM_inst|RW~1707_q ))) # (!\memory1_inst|RAM_inst|RW~2067_combout  & (\memory1_inst|RAM_inst|RW~1195_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2067_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1195_q ),
	.datac(\memory1_inst|RAM_inst|RW~1707_q ),
	.datad(\memory1_inst|RAM_inst|RW~2067_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2068_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2068 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3440 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3440_combout  = (\memory1_inst|RAM_inst|RW~3428_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3439_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3428_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3439_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3440_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3440 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N29
dffeas \memory1_inst|RAM_inst|RW~1179 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1179 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3443 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3443_combout  = (\memory1_inst|RAM_inst|RW~3439_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3432_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3432_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3443_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3443 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N9
dffeas \memory1_inst|RAM_inst|RW~1691 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1691 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1691 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3442 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3442_combout  = (\memory1_inst|RAM_inst|RW~3439_combout  & (\memory1_inst|RAM_inst|RW~3430_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3442_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3442 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N3
dffeas \memory1_inst|RAM_inst|RW~1051 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1051_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1051 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1051 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1563feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1563feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1563feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1563feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1563feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3441 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3441_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3425_combout  & (\memory1_inst|RAM_inst|RW~3439_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3425_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3441_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3441 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N25
dffeas \memory1_inst|RAM_inst|RW~1563 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1563feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1563 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1563 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2069 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2069_combout  = (\address[6]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1563_q )))) # (!\address[6]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1051_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1051_q ),
	.datad(\memory1_inst|RAM_inst|RW~1563_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2069_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2069 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2070 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2070_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2069_combout  & ((\memory1_inst|RAM_inst|RW~1691_q ))) # (!\memory1_inst|RAM_inst|RW~2069_combout  & (\memory1_inst|RAM_inst|RW~1179_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2069_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1179_q ),
	.datac(\memory1_inst|RAM_inst|RW~1691_q ),
	.datad(\memory1_inst|RAM_inst|RW~2069_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2070_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2070 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2071 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2071_combout  = (\address[1]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2068_combout )))) # (!\address[1]~input_o  & (!\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2070_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2068_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2070_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2071_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2071 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2074 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2074_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2071_combout  & ((\memory1_inst|RAM_inst|RW~2073_combout ))) # (!\memory1_inst|RAM_inst|RW~2071_combout  & (\memory1_inst|RAM_inst|RW~2066_combout )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2071_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2066_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2073_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2071_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2074_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2074 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3493 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3493_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3489_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3432_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3432_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3493_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3493 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N31
dffeas \memory1_inst|RAM_inst|RW~1771 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1771 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1771 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3490 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3490_combout  = (\memory1_inst|RAM_inst|RW~3428_combout  & (\memory1_inst|RAM_inst|RW~3489_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3428_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3490_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3490 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N15
dffeas \memory1_inst|RAM_inst|RW~1259 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1259 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3492 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3492_combout  = (\memory1_inst|RAM_inst|RW~3489_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3430_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3492_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3492 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N9
dffeas \memory1_inst|RAM_inst|RW~1131 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1131 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3491 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3491_combout  = (\memory1_inst|RAM_inst|RW~3489_combout  & (\memory1_inst|RAM_inst|RW~3425_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3425_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3491_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3491 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N21
dffeas \memory1_inst|RAM_inst|RW~1643 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1643 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1643 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2096 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2096_combout  = (\address[4]~input_o  & (\address[6]~input_o )) # (!\address[4]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1643_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1131_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1131_q ),
	.datad(\memory1_inst|RAM_inst|RW~1643_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2096_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2096 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2097 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2097_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2096_combout  & (\memory1_inst|RAM_inst|RW~1771_q )) # (!\memory1_inst|RAM_inst|RW~2096_combout  & ((\memory1_inst|RAM_inst|RW~1259_q ))))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2096_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1771_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1259_q ),
	.datad(\memory1_inst|RAM_inst|RW~2096_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2097_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2097 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1291feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1291feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1291feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1291feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1291feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3505 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3505_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3428_combout  & (\memory1_inst|RAM_inst|RW~3504_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3428_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3504_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3505_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3505 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N9
dffeas \memory1_inst|RAM_inst|RW~1291 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1291 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3508 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3508_combout  = (\memory1_inst|RAM_inst|RW~3504_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3432_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3504_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3432_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3508_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3508 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N29
dffeas \memory1_inst|RAM_inst|RW~1803 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1803 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1803 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3507 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3507_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3430_combout  & \memory1_inst|RAM_inst|RW~3504_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3504_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3507_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3507 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N19
dffeas \memory1_inst|RAM_inst|RW~1163 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1163 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3506 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3506_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3504_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3425_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3504_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3425_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3506_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3506 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N1
dffeas \memory1_inst|RAM_inst|RW~1675 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1675 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1675 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2103 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2103_combout  = (\address[4]~input_o  & (\address[6]~input_o )) # (!\address[4]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1675_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1163_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1163_q ),
	.datad(\memory1_inst|RAM_inst|RW~1675_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2103_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2103 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2104 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2104_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2103_combout  & ((\memory1_inst|RAM_inst|RW~1803_q ))) # (!\memory1_inst|RAM_inst|RW~2103_combout  & (\memory1_inst|RAM_inst|RW~1291_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2103_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1291_q ),
	.datac(\memory1_inst|RAM_inst|RW~1803_q ),
	.datad(\memory1_inst|RAM_inst|RW~2103_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2104_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2104 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3500 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3500_combout  = (\memory1_inst|RAM_inst|RW~3499_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3428_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3428_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3500_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3500 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \memory1_inst|RAM_inst|RW~1243 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1243 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3503 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3503_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3499_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3432_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3432_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3503_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3503 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N15
dffeas \memory1_inst|RAM_inst|RW~1755 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1755 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1755 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3502 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3502_combout  = (\memory1_inst|RAM_inst|RW~3430_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3499_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3499_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3502_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3502 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N9
dffeas \memory1_inst|RAM_inst|RW~1115 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1115 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1627feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1627feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1627feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1627feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1627feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3501 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3501_combout  = (\memory1_inst|RAM_inst|RW~3499_combout  & (\memory1_inst|RAM_inst|RW~3425_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3425_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3501_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3501 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \memory1_inst|RAM_inst|RW~1627 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1627feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1627 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1627 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2100 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2100_combout  = (\address[6]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1627_q )))) # (!\address[6]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1115_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1115_q ),
	.datad(\memory1_inst|RAM_inst|RW~1627_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2100_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2100 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2101 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2101_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2100_combout  & ((\memory1_inst|RAM_inst|RW~1755_q ))) # (!\memory1_inst|RAM_inst|RW~2100_combout  & (\memory1_inst|RAM_inst|RW~1243_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2100_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1243_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1755_q ),
	.datad(\memory1_inst|RAM_inst|RW~2100_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2101_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2101 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1275feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1275feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1275feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1275feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1275feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3495 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3495_combout  = (\memory1_inst|RAM_inst|RW~3428_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3494_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3428_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3495_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3495 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N1
dffeas \memory1_inst|RAM_inst|RW~1275 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1275 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3498 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3498_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3494_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3432_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3432_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3498_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3498 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N21
dffeas \memory1_inst|RAM_inst|RW~1787 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1787 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1787 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3497 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3497_combout  = (\memory1_inst|RAM_inst|RW~3430_combout  & (\memory1_inst|RAM_inst|RW~3494_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3497_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3497 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y4_N7
dffeas \memory1_inst|RAM_inst|RW~1147 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1147 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1659feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1659feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1659feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1659feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1659feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3496 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3496_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3494_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3425_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3425_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3496_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3496 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N23
dffeas \memory1_inst|RAM_inst|RW~1659 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1659feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1659 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1659 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2098 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2098_combout  = (\address[6]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1659_q )))) # (!\address[6]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1147_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1147_q ),
	.datad(\memory1_inst|RAM_inst|RW~1659_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2098_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2098 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2099 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2099_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2098_combout  & ((\memory1_inst|RAM_inst|RW~1787_q ))) # (!\memory1_inst|RAM_inst|RW~2098_combout  & (\memory1_inst|RAM_inst|RW~1275_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2098_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1275_q ),
	.datac(\memory1_inst|RAM_inst|RW~1787_q ),
	.datad(\memory1_inst|RAM_inst|RW~2098_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2099_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2099 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2102 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2102_combout  = (\address[2]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~2099_combout )))) # (!\address[2]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~2101_combout )))

	.dataa(\address[2]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2101_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2099_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2102_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2102 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2105 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2105_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2102_combout  & ((\memory1_inst|RAM_inst|RW~2104_combout ))) # (!\memory1_inst|RAM_inst|RW~2102_combout  & (\memory1_inst|RAM_inst|RW~2097_combout )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2102_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2097_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2104_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2102_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2105_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2105 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3485 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3485_combout  = (\memory1_inst|RAM_inst|RW~3484_combout  & (\memory1_inst|RAM_inst|RW~3425_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3484_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3425_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3485_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3485 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N9
dffeas \memory1_inst|RAM_inst|RW~1603 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1603 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3488 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3488_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3432_combout  & \memory1_inst|RAM_inst|RW~3484_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3432_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3484_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3488_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3488 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N9
dffeas \memory1_inst|RAM_inst|RW~1731 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1731 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1731 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3487 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3487_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3484_combout  & (\memory1_inst|RAM_inst|RW~3430_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3484_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3487_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3487 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N15
dffeas \memory1_inst|RAM_inst|RW~1091 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1091_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1091 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1091 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1219feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1219feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1219feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1219feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1219feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3486 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3486_combout  = (\memory1_inst|RAM_inst|RW~3428_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3484_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3428_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3484_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3486_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3486 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N27
dffeas \memory1_inst|RAM_inst|RW~1219 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1219feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1219 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2092 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2092_combout  = (\address[6]~input_o  & (\address[4]~input_o )) # (!\address[6]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1219_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1091_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1091_q ),
	.datad(\memory1_inst|RAM_inst|RW~1219_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2092_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2092 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2093 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2093_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2092_combout  & ((\memory1_inst|RAM_inst|RW~1731_q ))) # (!\memory1_inst|RAM_inst|RW~2092_combout  & (\memory1_inst|RAM_inst|RW~1603_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2092_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1603_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1731_q ),
	.datad(\memory1_inst|RAM_inst|RW~2092_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2093_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2093 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1715feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1715feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1715feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1715feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1715feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3473 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3473_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3469_combout  & \memory1_inst|RAM_inst|RW~3432_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3469_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3432_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3473_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3473 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \memory1_inst|RAM_inst|RW~1715 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1715 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1715 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3470 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3470_combout  = (\memory1_inst|RAM_inst|RW~3469_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3425_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3469_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3425_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3470_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3470 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N5
dffeas \memory1_inst|RAM_inst|RW~1587 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1587 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1587 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3472 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3472_combout  = (\memory1_inst|RAM_inst|RW~3469_combout  & (\memory1_inst|RAM_inst|RW~3430_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3469_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3472_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3472 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y6_N3
dffeas \memory1_inst|RAM_inst|RW~1075 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1075_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1075 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1075 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1203feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1203feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1203feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1203feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1203feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3471 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3471_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3469_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3428_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3469_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3428_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3471_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3471 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N5
dffeas \memory1_inst|RAM_inst|RW~1203 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1203feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1203 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2085 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2085_combout  = (\address[4]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1203_q )))) # (!\address[4]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1075_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1075_q ),
	.datad(\memory1_inst|RAM_inst|RW~1203_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2085_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2085 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2086 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2086_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2085_combout  & (\memory1_inst|RAM_inst|RW~1715_q )) # (!\memory1_inst|RAM_inst|RW~2085_combout  & ((\memory1_inst|RAM_inst|RW~1587_q ))))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2085_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1715_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1587_q ),
	.datad(\memory1_inst|RAM_inst|RW~2085_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2086_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2086 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1555feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1555feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1555feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1555feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1555feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3480 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3480_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3425_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3479_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3425_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3479_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3480_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3480 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N23
dffeas \memory1_inst|RAM_inst|RW~1555 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1555feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1555 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1555 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3483 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3483_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3479_combout  & \memory1_inst|RAM_inst|RW~3432_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3432_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3483_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3483 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N25
dffeas \memory1_inst|RAM_inst|RW~1683 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1683 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3482 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3482_combout  = (\memory1_inst|RAM_inst|RW~3479_combout  & (\memory1_inst|RAM_inst|RW~3430_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3482_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3482 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N3
dffeas \memory1_inst|RAM_inst|RW~1043 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1043_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1043 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1043 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1171feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1171feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1171feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3481 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3481_combout  = (\memory1_inst|RAM_inst|RW~3428_combout  & (\memory1_inst|RAM_inst|RW~3479_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3428_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3481_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3481 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~1171 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1171 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y5_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2089 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2089_combout  = (\address[6]~input_o  & (\address[4]~input_o )) # (!\address[6]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1171_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1043_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1043_q ),
	.datad(\memory1_inst|RAM_inst|RW~1171_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2089_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2089 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2090 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2090_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2089_combout  & ((\memory1_inst|RAM_inst|RW~1683_q ))) # (!\memory1_inst|RAM_inst|RW~2089_combout  & (\memory1_inst|RAM_inst|RW~1555_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2089_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1555_q ),
	.datac(\memory1_inst|RAM_inst|RW~1683_q ),
	.datad(\memory1_inst|RAM_inst|RW~2089_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2090_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2090 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3475 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3475_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3428_combout  & (\memory1_inst|RAM_inst|RW~3474_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3428_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3475_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3475 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \memory1_inst|RAM_inst|RW~1187 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1187 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3478 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3478_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3432_combout  & (\memory1_inst|RAM_inst|RW~3474_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3432_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3478_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3478 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N1
dffeas \memory1_inst|RAM_inst|RW~1699 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1699 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1699 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3477 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3477_combout  = (\memory1_inst|RAM_inst|RW~3430_combout  & (\memory1_inst|RAM_inst|RW~3474_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3477_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3477 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N17
dffeas \memory1_inst|RAM_inst|RW~1059 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1059_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1059 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1059 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1571feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1571feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1571feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1571feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1571feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3476 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3476_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3425_combout  & (\memory1_inst|RAM_inst|RW~3474_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3425_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3476_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3476 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N17
dffeas \memory1_inst|RAM_inst|RW~1571 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1571feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1571 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2087 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2087_combout  = (\address[6]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1571_q )))) # (!\address[6]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1059_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1059_q ),
	.datad(\memory1_inst|RAM_inst|RW~1571_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2087_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2087 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2088 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2088_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2087_combout  & ((\memory1_inst|RAM_inst|RW~1699_q ))) # (!\memory1_inst|RAM_inst|RW~2087_combout  & (\memory1_inst|RAM_inst|RW~1187_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2087_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1187_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1699_q ),
	.datad(\memory1_inst|RAM_inst|RW~2087_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2088_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2088 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2091 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2091_combout  = (\address[1]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2088_combout )))) # (!\address[1]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2090_combout )))

	.dataa(\address[1]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2090_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2088_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2091_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2091 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2094 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2094_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2091_combout  & (\memory1_inst|RAM_inst|RW~2093_combout )) # (!\memory1_inst|RAM_inst|RW~2091_combout  & ((\memory1_inst|RAM_inst|RW~2086_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2091_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2093_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2086_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2091_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2094_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2094 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1763feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1763feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1763feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1763feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1763feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3465 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3465_combout  = (\memory1_inst|RAM_inst|RW~3432_combout  & (\memory1_inst|RAM_inst|RW~3457_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3432_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3465_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3465 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N13
dffeas \memory1_inst|RAM_inst|RW~1763 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1763feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1763 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1763 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3468 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3468_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3455_combout  & (\memory1_inst|RAM_inst|RW~3432_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3455_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3432_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3468_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3468 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~1795 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1795 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1795 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3467 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3467_combout  = (\memory1_inst|RAM_inst|RW~3457_combout  & (\memory1_inst|RAM_inst|RW~3428_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3428_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3467_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3467 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N5
dffeas \memory1_inst|RAM_inst|RW~1251 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1251 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1283feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1283feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1283feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1283feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1283feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3466 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3466_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3455_combout  & \memory1_inst|RAM_inst|RW~3428_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3455_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3428_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3466_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3466 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \memory1_inst|RAM_inst|RW~1283 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1283feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1283 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2082 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2082_combout  = (\address[2]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1283_q )))) # (!\address[2]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1251_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1251_q ),
	.datad(\memory1_inst|RAM_inst|RW~1283_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2082_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2082 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2083 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2083_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2082_combout  & ((\memory1_inst|RAM_inst|RW~1795_q ))) # (!\memory1_inst|RAM_inst|RW~2082_combout  & (\memory1_inst|RAM_inst|RW~1763_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2082_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1763_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1795_q ),
	.datad(\memory1_inst|RAM_inst|RW~2082_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2083_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2083 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1779feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1779feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1779feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1779feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1779feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3454 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3454_combout  = (\memory1_inst|RAM_inst|RW~3449_combout  & (\memory1_inst|RAM_inst|RW~3432_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3432_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3454_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3454 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N17
dffeas \memory1_inst|RAM_inst|RW~1779 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1779feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1779 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1779 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3450 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3450_combout  = (\memory1_inst|RAM_inst|RW~3449_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3428_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3428_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3450_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3450 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N13
dffeas \memory1_inst|RAM_inst|RW~1267 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1267 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3453 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3453_combout  = (\memory1_inst|RAM_inst|RW~3428_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3451_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3428_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3453_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3453 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N19
dffeas \memory1_inst|RAM_inst|RW~1235 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1235 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y10_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3452 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3452_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3432_combout  & \memory1_inst|RAM_inst|RW~3451_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3432_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3451_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3452_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3452 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N29
dffeas \memory1_inst|RAM_inst|RW~1747 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1747 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1747 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2075 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2075_combout  = (\address[2]~input_o  & (\address[6]~input_o )) # (!\address[2]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1747_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1235_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1235_q ),
	.datad(\memory1_inst|RAM_inst|RW~1747_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2075_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2075 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2076 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2076_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2075_combout  & (\memory1_inst|RAM_inst|RW~1779_q )) # (!\memory1_inst|RAM_inst|RW~2075_combout  & ((\memory1_inst|RAM_inst|RW~1267_q ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2075_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1779_q ),
	.datac(\memory1_inst|RAM_inst|RW~1267_q ),
	.datad(\memory1_inst|RAM_inst|RW~2075_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2076_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2076 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1139feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1139feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1139feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1139feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1139feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3461 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3461_combout  = (\memory1_inst|RAM_inst|RW~3449_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3430_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3430_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3461_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3461 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N9
dffeas \memory1_inst|RAM_inst|RW~1139 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1139 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3464 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3464_combout  = (\memory1_inst|RAM_inst|RW~3449_combout  & (\memory1_inst|RAM_inst|RW~3425_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3425_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3464_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3464 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N7
dffeas \memory1_inst|RAM_inst|RW~1651 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1651 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1651 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3463 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3463_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3451_combout  & \memory1_inst|RAM_inst|RW~3430_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3430_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3463_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3463 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N21
dffeas \memory1_inst|RAM_inst|RW~1107 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1107 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1619feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1619feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1619feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1619feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1619feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3462 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3462_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3425_combout  & (\memory1_inst|RAM_inst|RW~3451_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3425_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3462_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3462 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N25
dffeas \memory1_inst|RAM_inst|RW~1619 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1619feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1619 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1619 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2079 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2079_combout  = (\address[6]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1619_q )))) # (!\address[6]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1107_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1107_q ),
	.datad(\memory1_inst|RAM_inst|RW~1619_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2079_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2079 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2080 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2080_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2079_combout  & ((\memory1_inst|RAM_inst|RW~1651_q ))) # (!\memory1_inst|RAM_inst|RW~2079_combout  & (\memory1_inst|RAM_inst|RW~1139_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2079_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1139_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1651_q ),
	.datad(\memory1_inst|RAM_inst|RW~2079_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2080_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2080 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3456 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3456_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3430_combout  & \memory1_inst|RAM_inst|RW~3455_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3455_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3456_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3456 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N9
dffeas \memory1_inst|RAM_inst|RW~1155 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1155 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3460 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3460_combout  = (\memory1_inst|RAM_inst|RW~3425_combout  & (\memory1_inst|RAM_inst|RW~3455_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3425_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3455_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3460_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3460 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N25
dffeas \memory1_inst|RAM_inst|RW~1667 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1667 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1667 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3459 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3459_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3457_combout  & (\memory1_inst|RAM_inst|RW~3430_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3430_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3459_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3459 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y13_N23
dffeas \memory1_inst|RAM_inst|RW~1123 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1123 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3458 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3458_combout  = (\memory1_inst|RAM_inst|RW~3425_combout  & (\memory1_inst|RAM_inst|RW~3457_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3425_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3458_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3458 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y13_N1
dffeas \memory1_inst|RAM_inst|RW~1635 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1635 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1635 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2077 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2077_combout  = (\address[6]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1635_q )))) # (!\address[6]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1123_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1123_q ),
	.datad(\memory1_inst|RAM_inst|RW~1635_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2077_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2077 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2078 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2078_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2077_combout  & ((\memory1_inst|RAM_inst|RW~1667_q ))) # (!\memory1_inst|RAM_inst|RW~2077_combout  & (\memory1_inst|RAM_inst|RW~1155_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2077_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1155_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1667_q ),
	.datad(\memory1_inst|RAM_inst|RW~2077_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2078_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2078 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2081 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2081_combout  = (\address[1]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~2078_combout )))) # (!\address[1]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2080_combout )))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2080_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2078_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2081_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2081 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2084 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2084_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2081_combout  & (\memory1_inst|RAM_inst|RW~2083_combout )) # (!\memory1_inst|RAM_inst|RW~2081_combout  & ((\memory1_inst|RAM_inst|RW~2076_combout ))))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2081_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2083_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2076_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2081_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2084_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2084 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2095 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2095_combout  = (\address[3]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~2084_combout )))) # (!\address[3]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2094_combout )))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2094_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2084_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2095_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2095 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2106 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2106_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2095_combout  & ((\memory1_inst|RAM_inst|RW~2105_combout ))) # (!\memory1_inst|RAM_inst|RW~2095_combout  & (\memory1_inst|RAM_inst|RW~2074_combout )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2095_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2074_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2105_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2095_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2106_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2106 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~515feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~515feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~515feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~515feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~515feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3515 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3515_combout  = (\address[5]~input_o  & (!\address[7]~input_o  & (!\address[6]~input_o  & \address[4]~input_o )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\address[6]~input_o ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3515_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3515 .lut_mask = 16'h0200;
defparam \memory1_inst|RAM_inst|RW~3515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3561 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3561_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3455_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3515_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3455_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3515_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3561_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3561 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N1
dffeas \memory1_inst|RAM_inst|RW~515 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~515feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~515 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~515 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3517 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3517_combout  = (\address[6]~input_o  & (!\address[7]~input_o  & (\address[4]~input_o  & \address[5]~input_o )))

	.dataa(\address[6]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\address[4]~input_o ),
	.datad(\address[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3517_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3517 .lut_mask = 16'h2000;
defparam \memory1_inst|RAM_inst|RW~3517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3564 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3564_combout  = (\memory1_inst|RAM_inst|RW~3455_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3517_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3455_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3517_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3564_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3564 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \memory1_inst|RAM_inst|RW~1027 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3564_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1027_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1027 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1027 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3563 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3563_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3515_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3484_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3515_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3484_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3563_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3563 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N19
dffeas \memory1_inst|RAM_inst|RW~451 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3563_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~451 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3562 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3562_combout  = (\memory1_inst|RAM_inst|RW~3484_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3517_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3484_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3517_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3562_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3562 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N1
dffeas \memory1_inst|RAM_inst|RW~963 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~963 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~963 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2138 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2138_combout  = (\address[3]~input_o  & (\address[6]~input_o )) # (!\address[3]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~963_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~451_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~451_q ),
	.datad(\memory1_inst|RAM_inst|RW~963_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2138_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2138 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2139 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2139_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2138_combout  & ((\memory1_inst|RAM_inst|RW~1027_q ))) # (!\memory1_inst|RAM_inst|RW~2138_combout  & (\memory1_inst|RAM_inst|RW~515_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2138_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~515_q ),
	.datac(\memory1_inst|RAM_inst|RW~1027_q ),
	.datad(\memory1_inst|RAM_inst|RW~2138_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2139_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2139 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3573 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3573_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3515_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3504_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3515_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3504_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3573_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3573 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \memory1_inst|RAM_inst|RW~523 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~523 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3576 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3576_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3504_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3517_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3504_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3517_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3576_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3576 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \memory1_inst|RAM_inst|RW~1035 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1035_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1035 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1035 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3575 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3575_combout  = (\memory1_inst|RAM_inst|RW~3444_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3515_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3444_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3515_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3575_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3575 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \memory1_inst|RAM_inst|RW~459 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~459 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~459 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~971feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~971feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~971feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~971feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~971feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3574 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3574_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3444_combout  & \memory1_inst|RAM_inst|RW~3517_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3444_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3517_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3574_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3574 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N15
dffeas \memory1_inst|RAM_inst|RW~971 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~971feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~971 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~971 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2145 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2145_combout  = (\address[3]~input_o  & (\address[6]~input_o )) # (!\address[3]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~971_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~459_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~459_q ),
	.datad(\memory1_inst|RAM_inst|RW~971_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2145_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2145 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2146 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2146_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2145_combout  & ((\memory1_inst|RAM_inst|RW~1035_q ))) # (!\memory1_inst|RAM_inst|RW~2145_combout  & (\memory1_inst|RAM_inst|RW~523_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2145_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~523_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1035_q ),
	.datad(\memory1_inst|RAM_inst|RW~2145_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2146_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2146 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3511 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3511_combout  = (!\address[4]~input_o  & (\address[5]~input_o  & (\address[6]~input_o  & !\address[7]~input_o )))

	.dataa(\address[4]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\address[6]~input_o ),
	.datad(\address[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3511_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3511 .lut_mask = 16'h0040;
defparam \memory1_inst|RAM_inst|RW~3511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3565 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3565_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3511_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3444_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3444_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3565_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3565 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~843 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3565_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~843 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~843 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3568 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3568_combout  = (\memory1_inst|RAM_inst|RW~3511_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3504_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3504_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3568_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3568 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N17
dffeas \memory1_inst|RAM_inst|RW~907 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~907 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~907 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3509 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3509_combout  = (!\address[7]~input_o  & (\address[5]~input_o  & (!\address[4]~input_o  & !\address[6]~input_o )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\address[4]~input_o ),
	.datad(\address[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3509_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3509 .lut_mask = 16'h0004;
defparam \memory1_inst|RAM_inst|RW~3509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3567 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3567_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3509_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3444_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3509_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3444_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3567_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3567 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N9
dffeas \memory1_inst|RAM_inst|RW~331 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~331 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~395feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~395feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~395feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~395feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~395feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3566 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3566_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3504_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3509_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3504_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3509_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3566_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3566 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N23
dffeas \memory1_inst|RAM_inst|RW~395 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~395feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3566_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~395 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2140 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2140_combout  = (\address[6]~input_o  & (\address[3]~input_o )) # (!\address[6]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~395_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~331_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~331_q ),
	.datad(\memory1_inst|RAM_inst|RW~395_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2140_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2140 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2141 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2141_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2140_combout  & ((\memory1_inst|RAM_inst|RW~907_q ))) # (!\memory1_inst|RAM_inst|RW~2140_combout  & (\memory1_inst|RAM_inst|RW~843_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2140_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~843_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~907_q ),
	.datad(\memory1_inst|RAM_inst|RW~2140_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2141_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2141 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3569 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3569_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3509_combout  & \memory1_inst|RAM_inst|RW~3455_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3509_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3455_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3569_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3569 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~387 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~387 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3572 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3572_combout  = (\memory1_inst|RAM_inst|RW~3511_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3455_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3455_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3572_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3572 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \memory1_inst|RAM_inst|RW~899 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~899 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~899 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3571 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3571_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3484_combout  & (\memory1_inst|RAM_inst|RW~3509_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3484_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3509_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3571_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3571 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \memory1_inst|RAM_inst|RW~323 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~323 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~323 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3570 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3570_combout  = (\memory1_inst|RAM_inst|RW~3511_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3484_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3484_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3570_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3570 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~835 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~835 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~835 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2142 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2142_combout  = (\address[3]~input_o  & (\address[6]~input_o )) # (!\address[3]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~835_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~323_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~323_q ),
	.datad(\memory1_inst|RAM_inst|RW~835_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2142_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2142 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2143 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2143_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2142_combout  & ((\memory1_inst|RAM_inst|RW~899_q ))) # (!\memory1_inst|RAM_inst|RW~2142_combout  & (\memory1_inst|RAM_inst|RW~387_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2142_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~387_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~899_q ),
	.datad(\memory1_inst|RAM_inst|RW~2142_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2143_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2143 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2144 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2144_combout  = (\address[4]~input_o  & (((\address[0]~input_o )))) # (!\address[4]~input_o  & ((\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2141_combout )) # (!\address[0]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~2143_combout )))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2141_combout ),
	.datac(\address[0]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2143_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2144_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2144 .lut_mask = 16'hE5E0;
defparam \memory1_inst|RAM_inst|RW~2144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2147 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2147_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2144_combout  & ((\memory1_inst|RAM_inst|RW~2146_combout ))) # (!\memory1_inst|RAM_inst|RW~2144_combout  & (\memory1_inst|RAM_inst|RW~2139_combout )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2144_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2139_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2146_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2144_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2147_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2147 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3514 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3514_combout  = (\memory1_inst|RAM_inst|RW~3511_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3494_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3494_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3514_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3514 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N21
dffeas \memory1_inst|RAM_inst|RW~891 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~891 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~891 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3510 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3510_combout  = (\memory1_inst|RAM_inst|RW~3494_combout  & (\memory1_inst|RAM_inst|RW~3509_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3509_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3510_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3510 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N17
dffeas \memory1_inst|RAM_inst|RW~379 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~379 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~379 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3513 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3513_combout  = (\memory1_inst|RAM_inst|RW~3449_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3509_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3509_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3513_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3513 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N27
dffeas \memory1_inst|RAM_inst|RW~371 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~371 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~371 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3512 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3512_combout  = (\memory1_inst|RAM_inst|RW~3449_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3511_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3511_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3512_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3512 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N13
dffeas \memory1_inst|RAM_inst|RW~883 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~883 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~883 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2107 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2107_combout  = (\address[6]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~883_q )))) # (!\address[6]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~371_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~371_q ),
	.datad(\memory1_inst|RAM_inst|RW~883_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2107_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2107 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2108 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2108_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2107_combout  & (\memory1_inst|RAM_inst|RW~891_q )) # (!\memory1_inst|RAM_inst|RW~2107_combout  & ((\memory1_inst|RAM_inst|RW~379_q ))))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2107_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~891_q ),
	.datac(\memory1_inst|RAM_inst|RW~379_q ),
	.datad(\memory1_inst|RAM_inst|RW~2107_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2108_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2108 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~507feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~507feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~507feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~507feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~507feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3525 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3525_combout  = (\memory1_inst|RAM_inst|RW~3515_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3494_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3515_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3494_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3525_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3525 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N13
dffeas \memory1_inst|RAM_inst|RW~507 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~507feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~507 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~507 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3528 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3528_combout  = (\memory1_inst|RAM_inst|RW~3494_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3517_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3517_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3528_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3528 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N23
dffeas \memory1_inst|RAM_inst|RW~1019 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1019 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1019 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3527 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3527_combout  = (\memory1_inst|RAM_inst|RW~3515_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3449_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3515_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3527_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3527 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N21
dffeas \memory1_inst|RAM_inst|RW~499 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~499 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~499 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1011feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1011feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1011feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1011feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1011feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3526 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3526_combout  = (\memory1_inst|RAM_inst|RW~3449_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3517_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3517_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3526_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3526 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N1
dffeas \memory1_inst|RAM_inst|RW~1011 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1011feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1011 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2114 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2114_combout  = (\address[0]~input_o  & (\address[6]~input_o )) # (!\address[0]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1011_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~499_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~499_q ),
	.datad(\memory1_inst|RAM_inst|RW~1011_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2114_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2114 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2115 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2115_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2114_combout  & ((\memory1_inst|RAM_inst|RW~1019_q ))) # (!\memory1_inst|RAM_inst|RW~2114_combout  & (\memory1_inst|RAM_inst|RW~507_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2114_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~507_q ),
	.datac(\memory1_inst|RAM_inst|RW~1019_q ),
	.datad(\memory1_inst|RAM_inst|RW~2114_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2115_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2115 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~315feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~315feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~315feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~315feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~315feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3521 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3521_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3426_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3509_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3426_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3509_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3521_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3521 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N7
dffeas \memory1_inst|RAM_inst|RW~315 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~315 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~315 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3524 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3524_combout  = (\memory1_inst|RAM_inst|RW~3511_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3426_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3426_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3524_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3524 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N27
dffeas \memory1_inst|RAM_inst|RW~827 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~827 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~827 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3523 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3523_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3509_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3469_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3509_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3469_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3523_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3523 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N1
dffeas \memory1_inst|RAM_inst|RW~307 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~307 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~307 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3522 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3522_combout  = (\memory1_inst|RAM_inst|RW~3511_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3469_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3469_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3522_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3522 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N5
dffeas \memory1_inst|RAM_inst|RW~819 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~819 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~819 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2111 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2111_combout  = (\address[0]~input_o  & (\address[6]~input_o )) # (!\address[0]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~819_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~307_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~307_q ),
	.datad(\memory1_inst|RAM_inst|RW~819_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2111_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2111 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2112 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2112_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2111_combout  & ((\memory1_inst|RAM_inst|RW~827_q ))) # (!\memory1_inst|RAM_inst|RW~2111_combout  & (\memory1_inst|RAM_inst|RW~315_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2111_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~315_q ),
	.datac(\memory1_inst|RAM_inst|RW~827_q ),
	.datad(\memory1_inst|RAM_inst|RW~2111_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2112_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2112 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~443feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~443feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~443feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~443feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~443feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3516 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3516_combout  = (\memory1_inst|RAM_inst|RW~3515_combout  & (\memory1_inst|RAM_inst|RW~3426_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3515_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3426_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3516_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3516 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N1
dffeas \memory1_inst|RAM_inst|RW~443 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~443 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3520 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3520_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3517_combout  & \memory1_inst|RAM_inst|RW~3426_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3517_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3426_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3520_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3520 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N17
dffeas \memory1_inst|RAM_inst|RW~955 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~955 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~955 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3519 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3519_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3515_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3469_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3515_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3469_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3519_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3519 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \memory1_inst|RAM_inst|RW~435 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~435 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~435 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~947feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~947feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~947feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~947feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~947feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3518 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3518_combout  = (\memory1_inst|RAM_inst|RW~3517_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3469_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3517_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3469_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3518_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3518 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \memory1_inst|RAM_inst|RW~947 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~947feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~947 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~947 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2109 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2109_combout  = (\address[6]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~947_q )))) # (!\address[6]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~435_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~435_q ),
	.datad(\memory1_inst|RAM_inst|RW~947_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2109_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2109 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2110 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2110_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2109_combout  & ((\memory1_inst|RAM_inst|RW~955_q ))) # (!\memory1_inst|RAM_inst|RW~2109_combout  & (\memory1_inst|RAM_inst|RW~443_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2109_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~443_q ),
	.datac(\memory1_inst|RAM_inst|RW~955_q ),
	.datad(\memory1_inst|RAM_inst|RW~2109_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2110_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2110 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2113 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2113_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2110_combout ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2112_combout 
// ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2112_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2110_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2113_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2113 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2116 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2116_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2113_combout  & ((\memory1_inst|RAM_inst|RW~2115_combout ))) # (!\memory1_inst|RAM_inst|RW~2113_combout  & (\memory1_inst|RAM_inst|RW~2108_combout )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2113_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2108_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2115_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2113_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2116_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2116 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~483feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~483feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~483feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~483feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~483feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3529 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3529_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3457_combout  & \memory1_inst|RAM_inst|RW~3515_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3515_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3529_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3529 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \memory1_inst|RAM_inst|RW~483 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~483feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~483 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~483 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3532 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3532_combout  = (\memory1_inst|RAM_inst|RW~3515_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3489_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3515_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3489_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3532_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3532 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \memory1_inst|RAM_inst|RW~491 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~491 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~491 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3531 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3531_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3515_combout  & (\memory1_inst|RAM_inst|RW~3474_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3515_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3531_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3531 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \memory1_inst|RAM_inst|RW~419 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~419 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~419 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~427feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~427feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~427feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~427feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~427feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3530 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3530_combout  = (\memory1_inst|RAM_inst|RW~3434_combout  & (\memory1_inst|RAM_inst|RW~3515_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3434_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3515_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3530_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3530 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N1
dffeas \memory1_inst|RAM_inst|RW~427 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~427feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~427 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~427 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2117 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2117_combout  = (\address[3]~input_o  & (\address[0]~input_o )) # (!\address[3]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~427_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~419_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~419_q ),
	.datad(\memory1_inst|RAM_inst|RW~427_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2117_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2117 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2118 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2118_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2117_combout  & ((\memory1_inst|RAM_inst|RW~491_q ))) # (!\memory1_inst|RAM_inst|RW~2117_combout  & (\memory1_inst|RAM_inst|RW~483_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2117_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~483_q ),
	.datac(\memory1_inst|RAM_inst|RW~491_q ),
	.datad(\memory1_inst|RAM_inst|RW~2117_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2118_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2118 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3539 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3539_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3509_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3474_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3509_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3474_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3539_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3539 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \memory1_inst|RAM_inst|RW~291 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3539_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~291 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~291 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3538 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3538_combout  = (\memory1_inst|RAM_inst|RW~3509_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3434_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3509_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3434_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3538_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3538 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \memory1_inst|RAM_inst|RW~299 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3538_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~299 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~299 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2121 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2121_combout  = (\address[0]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~299_q )))) # (!\address[0]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~291_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~291_q ),
	.datad(\memory1_inst|RAM_inst|RW~299_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2121_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2121 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3540 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3540_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3489_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3509_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3509_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3540_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3540 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \memory1_inst|RAM_inst|RW~363 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3540_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~363 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~355feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~355feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~355feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~355feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~355feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3537 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3537_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3457_combout  & (\memory1_inst|RAM_inst|RW~3509_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3509_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3537_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3537 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \memory1_inst|RAM_inst|RW~355 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~355feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3537_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~355 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2122 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2122_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2121_combout  & (\memory1_inst|RAM_inst|RW~363_q )) # (!\memory1_inst|RAM_inst|RW~2121_combout  & ((\memory1_inst|RAM_inst|RW~355_q ))))) # (!\address[3]~input_o 
//  & (\memory1_inst|RAM_inst|RW~2121_combout ))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2121_combout ),
	.datac(\memory1_inst|RAM_inst|RW~363_q ),
	.datad(\memory1_inst|RAM_inst|RW~355_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2122_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2122 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~867feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~867feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~867feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~867feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~867feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3533 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3533_combout  = (\memory1_inst|RAM_inst|RW~3457_combout  & (\memory1_inst|RAM_inst|RW~3511_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3533_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3533 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \memory1_inst|RAM_inst|RW~867 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~867 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~867 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3536 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3536_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3511_combout  & (\memory1_inst|RAM_inst|RW~3489_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3536_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3536 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N23
dffeas \memory1_inst|RAM_inst|RW~875 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3536_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~875 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~875 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3535 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3535_combout  = (\memory1_inst|RAM_inst|RW~3474_combout  & (\memory1_inst|RAM_inst|RW~3511_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3535_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3535 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \memory1_inst|RAM_inst|RW~803 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~803 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~803 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3534 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3534_combout  = (\memory1_inst|RAM_inst|RW~3511_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3434_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3434_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3534_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3534 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N29
dffeas \memory1_inst|RAM_inst|RW~811 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~811 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~811 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2119 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2119_combout  = (\address[3]~input_o  & (\address[0]~input_o )) # (!\address[3]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~811_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~803_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~803_q ),
	.datad(\memory1_inst|RAM_inst|RW~811_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2119_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2119 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2120 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2120_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2119_combout  & ((\memory1_inst|RAM_inst|RW~875_q ))) # (!\memory1_inst|RAM_inst|RW~2119_combout  & (\memory1_inst|RAM_inst|RW~867_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2119_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~867_q ),
	.datac(\memory1_inst|RAM_inst|RW~875_q ),
	.datad(\memory1_inst|RAM_inst|RW~2119_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2120_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2120 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2123 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2123_combout  = (\address[6]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~2120_combout )))) # (!\address[6]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2122_combout )))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2122_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2120_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2123_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2123 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3541 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3541_combout  = (\memory1_inst|RAM_inst|RW~3457_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3517_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3517_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3541_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3541 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N7
dffeas \memory1_inst|RAM_inst|RW~995 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3541_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~995 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~995 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3544 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3544_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3517_combout  & (\memory1_inst|RAM_inst|RW~3489_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3517_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3544_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3544 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~1003 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1003 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1003 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3543 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3543_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3474_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3517_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3517_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3543_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3543 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N9
dffeas \memory1_inst|RAM_inst|RW~931 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3543_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~931 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~931 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3542 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3542_combout  = (\memory1_inst|RAM_inst|RW~3517_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3434_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3517_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3434_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3542_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3542 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N13
dffeas \memory1_inst|RAM_inst|RW~939 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3542_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~939 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~939 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2124 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2124_combout  = (\address[0]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~939_q )))) # (!\address[0]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~931_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~931_q ),
	.datad(\memory1_inst|RAM_inst|RW~939_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2124_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2124 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2125 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2125_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2124_combout  & ((\memory1_inst|RAM_inst|RW~1003_q ))) # (!\memory1_inst|RAM_inst|RW~2124_combout  & (\memory1_inst|RAM_inst|RW~995_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2124_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~995_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1003_q ),
	.datad(\memory1_inst|RAM_inst|RW~2124_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2125_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2125 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2126 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2126_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2123_combout  & ((\memory1_inst|RAM_inst|RW~2125_combout ))) # (!\memory1_inst|RAM_inst|RW~2123_combout  & (\memory1_inst|RAM_inst|RW~2118_combout )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2123_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2118_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2123_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2125_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2126_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2126 .lut_mask = 16'hF858;
defparam \memory1_inst|RAM_inst|RW~2126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~979feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~979feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~979feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~979feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~979feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3557 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3557_combout  = (\memory1_inst|RAM_inst|RW~3451_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3517_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3517_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3557_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3557 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N9
dffeas \memory1_inst|RAM_inst|RW~979 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~979feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~979 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3560 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3560_combout  = (\memory1_inst|RAM_inst|RW~3499_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3517_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3517_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3560_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3560 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \memory1_inst|RAM_inst|RW~987 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~987 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~987 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3559 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3559_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3479_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3517_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3517_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3559_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3559 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N23
dffeas \memory1_inst|RAM_inst|RW~915 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~915 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~915 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3558 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3558_combout  = (\memory1_inst|RAM_inst|RW~3517_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3439_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3517_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3558_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3558 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N29
dffeas \memory1_inst|RAM_inst|RW~923 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~923 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~923 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2134 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2134_combout  = (\address[0]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~923_q )))) # (!\address[0]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~915_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~915_q ),
	.datad(\memory1_inst|RAM_inst|RW~923_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2134_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2134 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2135 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2135_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2134_combout  & ((\memory1_inst|RAM_inst|RW~987_q ))) # (!\memory1_inst|RAM_inst|RW~2134_combout  & (\memory1_inst|RAM_inst|RW~979_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2134_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~979_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~987_q ),
	.datad(\memory1_inst|RAM_inst|RW~2134_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2135_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2135 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3553 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3553_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3439_combout  & \memory1_inst|RAM_inst|RW~3509_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3509_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3553_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3553 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \memory1_inst|RAM_inst|RW~283 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~283 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3556 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3556_combout  = (\memory1_inst|RAM_inst|RW~3509_combout  & (\memory1_inst|RAM_inst|RW~3499_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3509_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3556_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3556 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N15
dffeas \memory1_inst|RAM_inst|RW~347 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~347 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~347 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3555 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3555_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3509_combout  & (\memory1_inst|RAM_inst|RW~3479_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3509_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3555_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3555 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N29
dffeas \memory1_inst|RAM_inst|RW~275 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~275 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~339feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~339feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~339feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~339feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~339feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3554 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3554_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3451_combout  & \memory1_inst|RAM_inst|RW~3509_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3509_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3554_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3554 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N17
dffeas \memory1_inst|RAM_inst|RW~339 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~339 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~339 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2131 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2131_combout  = (\address[0]~input_o  & (\address[3]~input_o )) # (!\address[0]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~339_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~275_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~275_q ),
	.datad(\memory1_inst|RAM_inst|RW~339_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2131_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2131 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2132 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2132_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2131_combout  & ((\memory1_inst|RAM_inst|RW~347_q ))) # (!\memory1_inst|RAM_inst|RW~2131_combout  & (\memory1_inst|RAM_inst|RW~283_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2131_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~283_q ),
	.datac(\memory1_inst|RAM_inst|RW~347_q ),
	.datad(\memory1_inst|RAM_inst|RW~2131_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2132_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2132 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3549 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3549_combout  = (\memory1_inst|RAM_inst|RW~3439_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3515_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3515_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3549_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3549 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \memory1_inst|RAM_inst|RW~411 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~411 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3552 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3552_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3499_combout  & \memory1_inst|RAM_inst|RW~3515_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3515_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3552_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3552 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N23
dffeas \memory1_inst|RAM_inst|RW~475 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~475 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~475 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3551 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3551_combout  = (\memory1_inst|RAM_inst|RW~3479_combout  & (\memory1_inst|RAM_inst|RW~3515_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3515_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3551_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3551 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \memory1_inst|RAM_inst|RW~403 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~403 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~467feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~467feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~467feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~467feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~467feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3550 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3550_combout  = (\memory1_inst|RAM_inst|RW~3515_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3451_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3515_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3550_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3550 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \memory1_inst|RAM_inst|RW~467 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~467feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~467 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~467 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2129 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2129_combout  = (\address[3]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~467_q )))) # (!\address[3]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~403_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~403_q ),
	.datad(\memory1_inst|RAM_inst|RW~467_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2129_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2129 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2130 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2130_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2129_combout  & ((\memory1_inst|RAM_inst|RW~475_q ))) # (!\memory1_inst|RAM_inst|RW~2129_combout  & (\memory1_inst|RAM_inst|RW~411_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2129_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~411_q ),
	.datac(\memory1_inst|RAM_inst|RW~475_q ),
	.datad(\memory1_inst|RAM_inst|RW~2129_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2130_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2130 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2133 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2133_combout  = (\address[6]~input_o  & (\address[4]~input_o )) # (!\address[6]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2130_combout ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2132_combout 
// ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2132_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2130_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2133_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2133 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3545 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3545_combout  = (\memory1_inst|RAM_inst|RW~3511_combout  & (\memory1_inst|RAM_inst|RW~3451_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3545_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3545 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N17
dffeas \memory1_inst|RAM_inst|RW~851 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~851 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~851 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3548 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3548_combout  = (\memory1_inst|RAM_inst|RW~3499_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3511_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3511_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3548_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3548 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N9
dffeas \memory1_inst|RAM_inst|RW~859 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~859 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~859 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3547 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3547_combout  = (\memory1_inst|RAM_inst|RW~3511_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3479_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3479_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3547_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3547 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N5
dffeas \memory1_inst|RAM_inst|RW~787 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~787 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~787 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3546 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3546_combout  = (\memory1_inst|RAM_inst|RW~3511_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3439_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3511_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3546_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3546 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N15
dffeas \memory1_inst|RAM_inst|RW~795 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~795 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~795 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2127 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2127_combout  = (\address[3]~input_o  & (\address[0]~input_o )) # (!\address[3]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~795_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~787_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~787_q ),
	.datad(\memory1_inst|RAM_inst|RW~795_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2127_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2127 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2128 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2128_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2127_combout  & ((\memory1_inst|RAM_inst|RW~859_q ))) # (!\memory1_inst|RAM_inst|RW~2127_combout  & (\memory1_inst|RAM_inst|RW~851_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2127_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~851_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~859_q ),
	.datad(\memory1_inst|RAM_inst|RW~2127_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2128_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2128 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2136 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2136_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2133_combout  & (\memory1_inst|RAM_inst|RW~2135_combout )) # (!\memory1_inst|RAM_inst|RW~2133_combout  & ((\memory1_inst|RAM_inst|RW~2128_combout ))))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2133_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2135_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2133_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2128_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2136_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2136 .lut_mask = 16'hDAD0;
defparam \memory1_inst|RAM_inst|RW~2136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2137 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2137_combout  = (\address[1]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2126_combout )))) # (!\address[1]~input_o  & (!\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2136_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2126_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2136_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2137_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2137 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2148 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2148_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2137_combout  & (\memory1_inst|RAM_inst|RW~2147_combout )) # (!\memory1_inst|RAM_inst|RW~2137_combout  & ((\memory1_inst|RAM_inst|RW~2116_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2137_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2147_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2116_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2137_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2148_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2148 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~763feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~763feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~763feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~763feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~763feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3595 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3595_combout  = (!\address[7]~input_o  & (!\address[5]~input_o  & (\address[6]~input_o  & \address[4]~input_o )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\address[6]~input_o ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3595_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3595 .lut_mask = 16'h1000;
defparam \memory1_inst|RAM_inst|RW~3595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3641 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3641_combout  = (\memory1_inst|RAM_inst|RW~3595_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3494_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3595_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3641_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3641 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N19
dffeas \memory1_inst|RAM_inst|RW~763 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~763feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~763 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~763 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3644 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3644_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3595_combout  & (\memory1_inst|RAM_inst|RW~3504_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3595_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3504_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3644_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3644 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N19
dffeas \memory1_inst|RAM_inst|RW~779 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~779 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~779 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3597 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3597_combout  = (\address[4]~input_o  & (!\address[6]~input_o  & (!\address[7]~input_o  & !\address[5]~input_o )))

	.dataa(\address[4]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\address[7]~input_o ),
	.datad(\address[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3597_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3597 .lut_mask = 16'h0002;
defparam \memory1_inst|RAM_inst|RW~3597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3643 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3643_combout  = (\memory1_inst|RAM_inst|RW~3494_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3597_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3597_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3643_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3643 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N27
dffeas \memory1_inst|RAM_inst|RW~251 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~251 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~251 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~267feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~267feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~267feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~267feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~267feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3642 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3642_combout  = (\memory1_inst|RAM_inst|RW~3504_combout  & (\memory1_inst|RAM_inst|RW~3597_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3504_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3597_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3642_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3642 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N5
dffeas \memory1_inst|RAM_inst|RW~267 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~267feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~267 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2187 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2187_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~267_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~251_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~251_q ),
	.datad(\memory1_inst|RAM_inst|RW~267_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2187_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2187 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2188 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2188_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2187_combout  & ((\memory1_inst|RAM_inst|RW~779_q ))) # (!\memory1_inst|RAM_inst|RW~2187_combout  & (\memory1_inst|RAM_inst|RW~763_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2187_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~763_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~779_q ),
	.datad(\memory1_inst|RAM_inst|RW~2187_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2188_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2188 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~699feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~699feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~699feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~699feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~699feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3629 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3629_combout  = (\memory1_inst|RAM_inst|RW~3595_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3426_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3595_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3426_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3629_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3629 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N25
dffeas \memory1_inst|RAM_inst|RW~699 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~699feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~699 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~699 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3632 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3632_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3595_combout  & \memory1_inst|RAM_inst|RW~3444_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3595_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3444_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3632_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3632 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N17
dffeas \memory1_inst|RAM_inst|RW~715 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~715 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~715 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3631 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3631_combout  = (\memory1_inst|RAM_inst|RW~3426_combout  & (\memory1_inst|RAM_inst|RW~3597_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3426_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3597_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3631_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3631 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \memory1_inst|RAM_inst|RW~187 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~187 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3630 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3630_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3444_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3597_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3444_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3597_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3630_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3630 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~203 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~203 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2180 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2180_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~203_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~187_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~187_q ),
	.datad(\memory1_inst|RAM_inst|RW~203_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2180_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2180 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2181 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2181_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2180_combout  & ((\memory1_inst|RAM_inst|RW~715_q ))) # (!\memory1_inst|RAM_inst|RW~2180_combout  & (\memory1_inst|RAM_inst|RW~699_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2180_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~699_q ),
	.datac(\memory1_inst|RAM_inst|RW~715_q ),
	.datad(\memory1_inst|RAM_inst|RW~2180_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2181_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2181 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3637 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3637_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3595_combout  & \memory1_inst|RAM_inst|RW~3469_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3595_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3469_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3637_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3637 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N25
dffeas \memory1_inst|RAM_inst|RW~691 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~691 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~691 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3640 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3640_combout  = (\memory1_inst|RAM_inst|RW~3595_combout  & (\memory1_inst|RAM_inst|RW~3484_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3595_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3484_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3640_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3640 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N23
dffeas \memory1_inst|RAM_inst|RW~707 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~707 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~707 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3639 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3639_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3597_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3469_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3597_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3469_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3639_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3639 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \memory1_inst|RAM_inst|RW~179 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~179 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~179 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~195feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~195feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~195feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~195feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~195feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3638 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3638_combout  = (\memory1_inst|RAM_inst|RW~3597_combout  & (\memory1_inst|RAM_inst|RW~3484_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3597_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3484_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3638_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3638 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~195 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~195 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~195 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2184 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2184_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~195_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~179_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~179_q ),
	.datad(\memory1_inst|RAM_inst|RW~195_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2184_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2184 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2185 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2185_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2184_combout  & ((\memory1_inst|RAM_inst|RW~707_q ))) # (!\memory1_inst|RAM_inst|RW~2184_combout  & (\memory1_inst|RAM_inst|RW~691_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2184_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~691_q ),
	.datac(\memory1_inst|RAM_inst|RW~707_q ),
	.datad(\memory1_inst|RAM_inst|RW~2184_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2185_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2185 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3635 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3635_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3449_combout  & \memory1_inst|RAM_inst|RW~3597_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3597_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3635_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3635 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N25
dffeas \memory1_inst|RAM_inst|RW~243 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~243 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~259feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~259feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~259feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~259feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~259feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3634 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3634_combout  = (\memory1_inst|RAM_inst|RW~3455_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3597_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3455_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3597_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3634_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3634 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N25
dffeas \memory1_inst|RAM_inst|RW~259 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~259 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2182 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2182_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~259_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~243_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~243_q ),
	.datad(\memory1_inst|RAM_inst|RW~259_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2182_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2182 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3636 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3636_combout  = (\memory1_inst|RAM_inst|RW~3595_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3455_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3595_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3455_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3636_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3636 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N11
dffeas \memory1_inst|RAM_inst|RW~771 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~771 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~771 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~755feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~755feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~755feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~755feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~755feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3633 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3633_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3595_combout  & (\memory1_inst|RAM_inst|RW~3449_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3595_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3633_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3633 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N1
dffeas \memory1_inst|RAM_inst|RW~755 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~755feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~755 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~755 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2183 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2183_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2182_combout  & (\memory1_inst|RAM_inst|RW~771_q )) # (!\memory1_inst|RAM_inst|RW~2182_combout  & ((\memory1_inst|RAM_inst|RW~755_q ))))) # (!\address[6]~input_o 
//  & (\memory1_inst|RAM_inst|RW~2182_combout ))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2182_combout ),
	.datac(\memory1_inst|RAM_inst|RW~771_q ),
	.datad(\memory1_inst|RAM_inst|RW~755_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2183_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2183 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2186 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2186_combout  = (\address[3]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~2183_combout )))) # (!\address[3]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2185_combout )))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2185_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2183_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2186_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2186 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2189 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2189_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2186_combout  & (\memory1_inst|RAM_inst|RW~2188_combout )) # (!\memory1_inst|RAM_inst|RW~2186_combout  & ((\memory1_inst|RAM_inst|RW~2181_combout ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2186_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2188_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2181_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2186_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2189_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2189 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3577 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3577_combout  = (!\address[5]~input_o  & (\address[6]~input_o  & (!\address[4]~input_o  & !\address[7]~input_o )))

	.dataa(\address[5]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\address[4]~input_o ),
	.datad(\address[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3577_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3577 .lut_mask = 16'h0004;
defparam \memory1_inst|RAM_inst|RW~3577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3582 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3582_combout  = (\memory1_inst|RAM_inst|RW~3577_combout  & (\memory1_inst|RAM_inst|RW~3455_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3455_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3582_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3582 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \memory1_inst|RAM_inst|RW~643 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~643 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~643 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3578 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3578_combout  = (\memory1_inst|RAM_inst|RW~3484_combout  & (\memory1_inst|RAM_inst|RW~3577_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3484_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3578_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3578 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \memory1_inst|RAM_inst|RW~579 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~579 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~579 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3579 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3579_combout  = (!\address[7]~input_o  & (!\address[5]~input_o  & (!\address[6]~input_o  & !\address[4]~input_o )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\address[6]~input_o ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3579_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3579 .lut_mask = 16'h0001;
defparam \memory1_inst|RAM_inst|RW~3579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3581 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3581_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3579_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3484_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3579_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3484_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3581_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3581 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N3
dffeas \memory1_inst|RAM_inst|RW~67 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~67 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3580 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3580_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3579_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3455_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3579_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3455_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3580_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3580 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \memory1_inst|RAM_inst|RW~131 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~131 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2149 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2149_combout  = (\address[3]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~131_q )))) # (!\address[3]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~67_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~67_q ),
	.datad(\memory1_inst|RAM_inst|RW~131_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2149_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2149 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2150 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2150_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2149_combout  & (\memory1_inst|RAM_inst|RW~643_q )) # (!\memory1_inst|RAM_inst|RW~2149_combout  & ((\memory1_inst|RAM_inst|RW~579_q ))))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2149_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~643_q ),
	.datac(\memory1_inst|RAM_inst|RW~579_q ),
	.datad(\memory1_inst|RAM_inst|RW~2149_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2150_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2150 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3583 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3583_combout  = (\memory1_inst|RAM_inst|RW~3426_combout  & (\memory1_inst|RAM_inst|RW~3577_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3426_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3583_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3583 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N9
dffeas \memory1_inst|RAM_inst|RW~571 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~571 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3586 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3586_combout  = (\memory1_inst|RAM_inst|RW~3577_combout  & (\memory1_inst|RAM_inst|RW~3494_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3586_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3586 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N5
dffeas \memory1_inst|RAM_inst|RW~635 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~635 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~635 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3585 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3585_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3579_combout  & \memory1_inst|RAM_inst|RW~3426_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3579_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3426_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3585_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3585 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N9
dffeas \memory1_inst|RAM_inst|RW~59 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~59 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3584 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3584_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3579_combout  & (\memory1_inst|RAM_inst|RW~3494_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3579_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3494_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3584_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3584 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N13
dffeas \memory1_inst|RAM_inst|RW~123 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~123 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2151 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2151_combout  = (\address[3]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~123_q )))) # (!\address[3]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~59_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~59_q ),
	.datad(\memory1_inst|RAM_inst|RW~123_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2151_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2151 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2152 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2152_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2151_combout  & ((\memory1_inst|RAM_inst|RW~635_q ))) # (!\memory1_inst|RAM_inst|RW~2151_combout  & (\memory1_inst|RAM_inst|RW~571_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2151_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~571_q ),
	.datac(\memory1_inst|RAM_inst|RW~635_q ),
	.datad(\memory1_inst|RAM_inst|RW~2151_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2152_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2152 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3587 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3587_combout  = (\memory1_inst|RAM_inst|RW~3577_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3469_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3469_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3587_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3587 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N5
dffeas \memory1_inst|RAM_inst|RW~563 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~563 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~563 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3590 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3590_combout  = (\memory1_inst|RAM_inst|RW~3449_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3577_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3590_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3590 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas \memory1_inst|RAM_inst|RW~627 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~627 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~627 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3589 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3589_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3469_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3579_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3469_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3579_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3589_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3589 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N11
dffeas \memory1_inst|RAM_inst|RW~51 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~51 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3588 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3588_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3449_combout  & (\memory1_inst|RAM_inst|RW~3579_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3449_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3579_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3588_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3588 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N27
dffeas \memory1_inst|RAM_inst|RW~115 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~115 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2153 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2153_combout  = (\address[6]~input_o  & (\address[3]~input_o )) # (!\address[6]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~115_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~51_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~51_q ),
	.datad(\memory1_inst|RAM_inst|RW~115_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2153_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2153 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2154 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2154_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2153_combout  & ((\memory1_inst|RAM_inst|RW~627_q ))) # (!\memory1_inst|RAM_inst|RW~2153_combout  & (\memory1_inst|RAM_inst|RW~563_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2153_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~563_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~627_q ),
	.datad(\memory1_inst|RAM_inst|RW~2153_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2154_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2154 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2155 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2155_combout  = (\address[0]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~2152_combout )))) # (!\address[0]~input_o  & (!\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2154_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2152_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2154_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2155_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2155 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~587feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~587feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~587feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~587feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~587feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3591 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3591_combout  = (\memory1_inst|RAM_inst|RW~3577_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3444_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3444_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3591_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3591 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N7
dffeas \memory1_inst|RAM_inst|RW~587 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~587feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~587 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~587 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3594 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3594_combout  = (\memory1_inst|RAM_inst|RW~3504_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3577_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3504_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3577_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3594_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3594 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \memory1_inst|RAM_inst|RW~651 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~651 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~651 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3593 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3593_combout  = (\memory1_inst|RAM_inst|RW~3444_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3579_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3444_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3579_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3593_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3593 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \memory1_inst|RAM_inst|RW~75 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~75 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3592 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3592_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3579_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3504_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3579_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3504_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3592_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3592 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N17
dffeas \memory1_inst|RAM_inst|RW~139 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~139 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2156 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2156_combout  = (\address[3]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~139_q )))) # (!\address[3]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~75_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~75_q ),
	.datad(\memory1_inst|RAM_inst|RW~139_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2156_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2156 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2157 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2157_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2156_combout  & ((\memory1_inst|RAM_inst|RW~651_q ))) # (!\memory1_inst|RAM_inst|RW~2156_combout  & (\memory1_inst|RAM_inst|RW~587_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2156_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~587_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~651_q ),
	.datad(\memory1_inst|RAM_inst|RW~2156_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2157_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2157 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2158 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2158_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2155_combout  & ((\memory1_inst|RAM_inst|RW~2157_combout ))) # (!\memory1_inst|RAM_inst|RW~2155_combout  & (\memory1_inst|RAM_inst|RW~2150_combout )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2155_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2150_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2155_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2157_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2158_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2158 .lut_mask = 16'hF858;
defparam \memory1_inst|RAM_inst|RW~2158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~603feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~603feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~603feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~603feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~603feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3625 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3625_combout  = (\memory1_inst|RAM_inst|RW~3577_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3499_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3625_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3625 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N5
dffeas \memory1_inst|RAM_inst|RW~603 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~603feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~603 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3628 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3628_combout  = (\memory1_inst|RAM_inst|RW~3577_combout  & (\memory1_inst|RAM_inst|RW~3489_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3628_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3628 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \memory1_inst|RAM_inst|RW~619 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~619 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~619 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3627 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3627_combout  = (\memory1_inst|RAM_inst|RW~3499_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3579_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3579_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3627_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3627 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \memory1_inst|RAM_inst|RW~91 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~91 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3626 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3626_combout  = (\memory1_inst|RAM_inst|RW~3489_combout  & (\memory1_inst|RAM_inst|RW~3579_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3579_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3626_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3626 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N21
dffeas \memory1_inst|RAM_inst|RW~107 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~107 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2176 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2176_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~107_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~91_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~91_q ),
	.datad(\memory1_inst|RAM_inst|RW~107_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2176_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2176 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2177 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2177_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2176_combout  & ((\memory1_inst|RAM_inst|RW~619_q ))) # (!\memory1_inst|RAM_inst|RW~2176_combout  & (\memory1_inst|RAM_inst|RW~603_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2176_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~603_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~619_q ),
	.datad(\memory1_inst|RAM_inst|RW~2176_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2177_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2177 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~595feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~595feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~595feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~595feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~595feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3613 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3613_combout  = (\memory1_inst|RAM_inst|RW~3577_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3451_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3613_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3613 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N13
dffeas \memory1_inst|RAM_inst|RW~595 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~595feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~595 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3615 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3615_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3451_combout  & \memory1_inst|RAM_inst|RW~3579_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3579_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3615_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3615 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N23
dffeas \memory1_inst|RAM_inst|RW~83 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~83 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3614 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3614_combout  = (\memory1_inst|RAM_inst|RW~3579_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3457_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3579_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3457_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3614_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3614 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N3
dffeas \memory1_inst|RAM_inst|RW~99 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~99 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2169 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2169_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~99_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~83_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~83_q ),
	.datad(\memory1_inst|RAM_inst|RW~99_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2169_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2169 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~611feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~611feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~611feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~611feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~611feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3616 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3616_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3457_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3577_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3577_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3616_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3616 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N11
dffeas \memory1_inst|RAM_inst|RW~611 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~611feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~611 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2170 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2170_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2169_combout  & ((\memory1_inst|RAM_inst|RW~611_q ))) # (!\memory1_inst|RAM_inst|RW~2169_combout  & (\memory1_inst|RAM_inst|RW~595_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2169_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~595_q ),
	.datac(\memory1_inst|RAM_inst|RW~2169_combout ),
	.datad(\memory1_inst|RAM_inst|RW~611_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2170_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2170 .lut_mask = 16'hF858;
defparam \memory1_inst|RAM_inst|RW~2170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3617 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3617_combout  = (\memory1_inst|RAM_inst|RW~3439_combout  & (\memory1_inst|RAM_inst|RW~3577_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3617_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3617 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N11
dffeas \memory1_inst|RAM_inst|RW~539 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~539 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~539 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3620 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3620_combout  = (\memory1_inst|RAM_inst|RW~3577_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3434_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3434_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3620_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3620 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N15
dffeas \memory1_inst|RAM_inst|RW~555 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~555 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~555 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3619 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3619_combout  = (\memory1_inst|RAM_inst|RW~3439_combout  & (\memory1_inst|RAM_inst|RW~3579_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3579_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3619_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3619 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N13
dffeas \memory1_inst|RAM_inst|RW~27 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~27 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~43feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~43feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~43feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3618 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3618_combout  = (\memory1_inst|RAM_inst|RW~3434_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3579_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3434_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3579_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3618_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3618 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \memory1_inst|RAM_inst|RW~43 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3618_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~43 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~43 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2171 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2171_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~43_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~27_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~27_q ),
	.datad(\memory1_inst|RAM_inst|RW~43_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2171_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2171 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2172 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2172_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2171_combout  & ((\memory1_inst|RAM_inst|RW~555_q ))) # (!\memory1_inst|RAM_inst|RW~2171_combout  & (\memory1_inst|RAM_inst|RW~539_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2171_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~539_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~555_q ),
	.datad(\memory1_inst|RAM_inst|RW~2171_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2172_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2172 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3621 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3621_combout  = (\memory1_inst|RAM_inst|RW~3577_combout  & (\memory1_inst|RAM_inst|RW~3479_combout  & (\write~input_o  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3621_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3621 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y12_N17
dffeas \memory1_inst|RAM_inst|RW~531 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~531 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3624 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3624_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3577_combout  & (\memory1_inst|RAM_inst|RW~3474_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3577_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3624_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3624 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N3
dffeas \memory1_inst|RAM_inst|RW~547 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~547 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~547 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3623 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3623_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3579_combout  & (\memory1_inst|RAM_inst|RW~3479_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3579_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3623_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3623 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~19 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~19 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3622 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3622_combout  = (\memory1_inst|RAM_inst|RW~3579_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3474_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3579_combout ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3474_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3622_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3622 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \memory1_inst|RAM_inst|RW~35 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~35 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2173 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2173_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~35_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~19_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~19_q ),
	.datad(\memory1_inst|RAM_inst|RW~35_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2173_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2173 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2174 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2174_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2173_combout  & ((\memory1_inst|RAM_inst|RW~547_q ))) # (!\memory1_inst|RAM_inst|RW~2173_combout  & (\memory1_inst|RAM_inst|RW~531_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2173_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~531_q ),
	.datac(\memory1_inst|RAM_inst|RW~547_q ),
	.datad(\memory1_inst|RAM_inst|RW~2173_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2174_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2174 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2175 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2175_combout  = (\address[3]~input_o  & (\address[0]~input_o )) # (!\address[3]~input_o  & ((\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2172_combout )) # (!\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2174_combout 
// )))))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2172_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2174_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2175_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2175 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2178 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2178_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2175_combout  & (\memory1_inst|RAM_inst|RW~2177_combout )) # (!\memory1_inst|RAM_inst|RW~2175_combout  & ((\memory1_inst|RAM_inst|RW~2170_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2175_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2177_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2170_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2175_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2178_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2178 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3596 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3596_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3451_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3595_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3595_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3596_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3596 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N31
dffeas \memory1_inst|RAM_inst|RW~723 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~723 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~723 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3600 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3600_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3595_combout  & (\memory1_inst|RAM_inst|RW~3457_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3595_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3600_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3600 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N25
dffeas \memory1_inst|RAM_inst|RW~739 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~739 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~739 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3599 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3599_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3451_combout  & (\memory1_inst|RAM_inst|RW~3597_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3451_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3597_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3599_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3599 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N13
dffeas \memory1_inst|RAM_inst|RW~211 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~211 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~211 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~227feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~227feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~227feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~227feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~227feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3598 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3598_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3457_combout  & \memory1_inst|RAM_inst|RW~3597_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3457_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3597_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3598_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3598 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N29
dffeas \memory1_inst|RAM_inst|RW~227 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~227 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2159 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2159_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~227_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~211_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~211_q ),
	.datad(\memory1_inst|RAM_inst|RW~227_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2159_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2159 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2160 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2160_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2159_combout  & ((\memory1_inst|RAM_inst|RW~739_q ))) # (!\memory1_inst|RAM_inst|RW~2159_combout  & (\memory1_inst|RAM_inst|RW~723_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2159_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~723_q ),
	.datac(\memory1_inst|RAM_inst|RW~739_q ),
	.datad(\memory1_inst|RAM_inst|RW~2159_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2160_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2160 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~731feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~731feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~731feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~731feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~731feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3609 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3609_combout  = (\memory1_inst|RAM_inst|RW~3595_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3499_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3595_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3499_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3609_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3609 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~731 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~731 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~731 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3612 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3612_combout  = (\memory1_inst|RAM_inst|RW~3489_combout  & (\memory1_inst|RAM_inst|RW~3595_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3595_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3612_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3612 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N27
dffeas \memory1_inst|RAM_inst|RW~747 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~747 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~747 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3611 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3611_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3499_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3597_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3499_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3597_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3611_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3611 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \memory1_inst|RAM_inst|RW~219 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~219 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3610 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3610_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3489_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3597_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3489_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3597_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3610_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3610 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \memory1_inst|RAM_inst|RW~235 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~235 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2166 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2166_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~235_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~219_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~219_q ),
	.datad(\memory1_inst|RAM_inst|RW~235_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2166_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2166 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2167 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2167_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2166_combout  & ((\memory1_inst|RAM_inst|RW~747_q ))) # (!\memory1_inst|RAM_inst|RW~2166_combout  & (\memory1_inst|RAM_inst|RW~731_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2166_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~731_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~747_q ),
	.datad(\memory1_inst|RAM_inst|RW~2166_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2167_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2167 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~667feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~667feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~667feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~667feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~667feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3601 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3601_combout  = (\memory1_inst|RAM_inst|RW~3439_combout  & (\memory1_inst|RAM_inst|RW~3595_combout  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \write~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3595_combout ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3601_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3601 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N9
dffeas \memory1_inst|RAM_inst|RW~667 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~667feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3601_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~667 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~667 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3604 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3604_combout  = (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3595_combout  & \memory1_inst|RAM_inst|RW~3434_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3595_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3434_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3604_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3604 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N27
dffeas \memory1_inst|RAM_inst|RW~683 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~683 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3603 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3603_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3439_combout  & (\memory1_inst|RAM_inst|RW~3597_combout  & \write~input_o )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3439_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3597_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3603_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3603 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N13
dffeas \memory1_inst|RAM_inst|RW~155 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~155 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~171feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~171feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~171feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3602 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3602_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\memory1_inst|RAM_inst|RW~3597_combout  & (\write~input_o  & \memory1_inst|RAM_inst|RW~3434_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3597_combout ),
	.datac(\write~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3434_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3602_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3602 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N11
dffeas \memory1_inst|RAM_inst|RW~171 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~171 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~171 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2161 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2161_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~171_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~155_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~155_q ),
	.datad(\memory1_inst|RAM_inst|RW~171_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2161_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2161 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2162 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2162_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2161_combout  & ((\memory1_inst|RAM_inst|RW~683_q ))) # (!\memory1_inst|RAM_inst|RW~2161_combout  & (\memory1_inst|RAM_inst|RW~667_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2161_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~667_q ),
	.datac(\memory1_inst|RAM_inst|RW~683_q ),
	.datad(\memory1_inst|RAM_inst|RW~2161_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2162_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2162 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3605 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3605_combout  = (\memory1_inst|RAM_inst|RW~3479_combout  & (\write~input_o  & (\memory1_inst|input_mux_inst|MUX1~0_combout  & \memory1_inst|RAM_inst|RW~3595_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3595_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3605_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3605 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N13
dffeas \memory1_inst|RAM_inst|RW~659 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~659 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~659 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3608 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3608_combout  = (\memory1_inst|input_mux_inst|MUX1~0_combout  & (\write~input_o  & (\memory1_inst|RAM_inst|RW~3474_combout  & \memory1_inst|RAM_inst|RW~3595_combout )))

	.dataa(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datab(\write~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3595_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3608_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3608 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N19
dffeas \memory1_inst|RAM_inst|RW~675 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~675 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~675 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3607 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3607_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3479_combout  & (\memory1_inst|RAM_inst|RW~3597_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3479_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3597_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3607_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3607 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N3
dffeas \memory1_inst|RAM_inst|RW~147 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~147 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~163feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~163feeder_combout  = \data_in[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~163feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~163feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~163feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3606 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3606_combout  = (\write~input_o  & (\memory1_inst|RAM_inst|RW~3597_combout  & (\memory1_inst|RAM_inst|RW~3474_combout  & \memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\write~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3597_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3474_combout ),
	.datad(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3606_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3606 .lut_mask = 16'h8000;
defparam \memory1_inst|RAM_inst|RW~3606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N23
dffeas \memory1_inst|RAM_inst|RW~163 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~163 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2163 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2163_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~163_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~147_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~147_q ),
	.datad(\memory1_inst|RAM_inst|RW~163_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2163_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2163 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2164 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2164_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2163_combout  & ((\memory1_inst|RAM_inst|RW~675_q ))) # (!\memory1_inst|RAM_inst|RW~2163_combout  & (\memory1_inst|RAM_inst|RW~659_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2163_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~659_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~675_q ),
	.datad(\memory1_inst|RAM_inst|RW~2163_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2164_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2164 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2165 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2165_combout  = (\address[3]~input_o  & (\address[0]~input_o )) # (!\address[3]~input_o  & ((\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2162_combout )) # (!\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2164_combout 
// )))))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2162_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2164_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2165_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2165 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2168 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2168_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2165_combout  & ((\memory1_inst|RAM_inst|RW~2167_combout ))) # (!\memory1_inst|RAM_inst|RW~2165_combout  & (\memory1_inst|RAM_inst|RW~2160_combout )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2165_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2160_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2167_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2165_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2168_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2168 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2179 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2179_combout  = (\address[2]~input_o  & (\address[4]~input_o )) # (!\address[2]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2168_combout ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2178_combout 
// ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2178_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2168_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2179_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2179 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2190 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2190_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2179_combout  & (\memory1_inst|RAM_inst|RW~2189_combout )) # (!\memory1_inst|RAM_inst|RW~2179_combout  & ((\memory1_inst|RAM_inst|RW~2158_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2179_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2189_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2158_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2179_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2190_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2190 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2191 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2191_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~2148_combout )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2190_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2148_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2190_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2191_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2191 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2234 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2234_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2191_combout  & (\memory1_inst|RAM_inst|RW~2233_combout )) # (!\memory1_inst|RAM_inst|RW~2191_combout  & ((\memory1_inst|RAM_inst|RW~2106_combout ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2191_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2233_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2106_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2191_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2234_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2234 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|data_out[0]~0 (
// Equation(s):
// \memory1_inst|RAM_inst|data_out[0]~0_combout  = (!\write~input_o  & (\address[7]~input_o  & ((!\address[6]~input_o ) # (!\address[5]~input_o ))))

	.dataa(\write~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\address[5]~input_o ),
	.datad(\address[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|data_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|data_out[0]~0 .lut_mask = 16'h0444;
defparam \memory1_inst|RAM_inst|data_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N17
dffeas \memory1_inst|RAM_inst|data_out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2234_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|data_out[2] .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N20
cycloneiii_lcell_comb \memory1_inst|ROM_inst|Mux5~0 (
// Equation(s):
// \memory1_inst|ROM_inst|Mux5~0_combout  = (!\address[3]~input_o  & !\address[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\address[3]~input_o ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|ROM_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|ROM_inst|Mux5~0 .lut_mask = 16'h000F;
defparam \memory1_inst|ROM_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N2
cycloneiii_lcell_comb \memory1_inst|ROM_inst|Mux5~1 (
// Equation(s):
// \memory1_inst|ROM_inst|Mux5~1_combout  = (!\address[6]~input_o  & (!\address[4]~input_o  & (!\address[5]~input_o  & \memory1_inst|ROM_inst|Mux5~0_combout )))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\address[5]~input_o ),
	.datad(\memory1_inst|ROM_inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|ROM_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|ROM_inst|Mux5~1 .lut_mask = 16'h0100;
defparam \memory1_inst|ROM_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N8
cycloneiii_lcell_comb \memory1_inst|ROM_inst|Mux5~2 (
// Equation(s):
// \memory1_inst|ROM_inst|Mux5~2_combout  = (!\address[0]~input_o  & \memory1_inst|ROM_inst|Mux5~1_combout )

	.dataa(\address[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory1_inst|ROM_inst|Mux5~1_combout ),
	.cin(gnd),
	.combout(\memory1_inst|ROM_inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|ROM_inst|Mux5~2 .lut_mask = 16'h5500;
defparam \memory1_inst|ROM_inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N9
dffeas \memory1_inst|ROM_inst|data_out[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|ROM_inst|Mux5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[7]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|ROM_inst|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|ROM_inst|data_out[2] .is_wysiwyg = "true";
defparam \memory1_inst|ROM_inst|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N12
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[4]~3 (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out[4]~3_combout  = ((\memory1_inst|input_mux_inst|data_out[4]~2_combout  & (\memory1_inst|input_mux_inst|Equal0~1_combout  & !\address[0]~input_o ))) # (!\address[7]~input_o )

	.dataa(\memory1_inst|input_mux_inst|data_out[4]~2_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|input_mux_inst|Equal0~1_combout ),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[4]~3 .lut_mask = 16'h33B3;
defparam \memory1_inst|input_mux_inst|data_out[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N18
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[2]~4 (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out[2]~4_combout  = (\memory1_inst|input_mux_inst|data_out[4]~2_combout  & (((\memory1_inst|input_mux_inst|data_out[4]~3_combout )))) # (!\memory1_inst|input_mux_inst|data_out[4]~2_combout  & 
// ((\memory1_inst|input_mux_inst|data_out[4]~3_combout  & ((\memory1_inst|ROM_inst|data_out [2]))) # (!\memory1_inst|input_mux_inst|data_out[4]~3_combout  & (\memory1_inst|RAM_inst|data_out [2]))))

	.dataa(\memory1_inst|input_mux_inst|data_out[4]~2_combout ),
	.datab(\memory1_inst|RAM_inst|data_out [2]),
	.datac(\memory1_inst|ROM_inst|data_out [2]),
	.datad(\memory1_inst|input_mux_inst|data_out[4]~3_combout ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[2]~4 .lut_mask = 16'hFA44;
defparam \memory1_inst|input_mux_inst|data_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
cycloneiii_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N30
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|Equal0~2 (
// Equation(s):
// \memory1_inst|input_mux_inst|Equal0~2_combout  = (\memory1_inst|input_mux_inst|Equal0~0_combout  & (\address[7]~input_o  & !\address[1]~input_o ))

	.dataa(\memory1_inst|input_mux_inst|Equal0~0_combout ),
	.datab(\address[7]~input_o ),
	.datac(gnd),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|Equal0~2 .lut_mask = 16'h0088;
defparam \memory1_inst|input_mux_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N22
cycloneiii_lcell_comb \memory1_inst|output_ports_inst|process_00~0 (
// Equation(s):
// \memory1_inst|output_ports_inst|process_00~0_combout  = (\memory1_inst|input_mux_inst|Equal0~2_combout  & (\write~input_o  & (!\address[4]~input_o  & !\address[0]~input_o )))

	.dataa(\memory1_inst|input_mux_inst|Equal0~2_combout ),
	.datab(\write~input_o ),
	.datac(\address[4]~input_o ),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|output_ports_inst|process_00~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|process_00~0 .lut_mask = 16'h0008;
defparam \memory1_inst|output_ports_inst|process_00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N23
dffeas \memory1_inst|output_ports_inst|port_out_00[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|output_ports_inst|process_00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_00 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_00[2] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_00[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N24
cycloneiii_lcell_comb \memory1_inst|output_ports_inst|process_01~0 (
// Equation(s):
// \memory1_inst|output_ports_inst|process_01~0_combout  = (\memory1_inst|input_mux_inst|Equal0~2_combout  & (\write~input_o  & (!\address[4]~input_o  & \address[0]~input_o )))

	.dataa(\memory1_inst|input_mux_inst|Equal0~2_combout ),
	.datab(\write~input_o ),
	.datac(\address[4]~input_o ),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|output_ports_inst|process_01~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|process_01~0 .lut_mask = 16'h0800;
defparam \memory1_inst|output_ports_inst|process_01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N25
dffeas \memory1_inst|output_ports_inst|port_out_01[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[2]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|output_ports_inst|process_01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_01 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_01[2] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_01[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N22
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[2] (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out [2] = (\memory1_inst|input_mux_inst|data_out[4]~13_combout  & ((\memory1_inst|input_mux_inst|data_out[2]~4_combout  & (\memory1_inst|output_ports_inst|port_out_00 [2])) # 
// (!\memory1_inst|input_mux_inst|data_out[2]~4_combout  & ((\memory1_inst|output_ports_inst|port_out_01 [2]))))) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout  & (\memory1_inst|input_mux_inst|data_out[2]~4_combout ))

	.dataa(\memory1_inst|input_mux_inst|data_out[4]~13_combout ),
	.datab(\memory1_inst|input_mux_inst|data_out[2]~4_combout ),
	.datac(\memory1_inst|output_ports_inst|port_out_00 [2]),
	.datad(\memory1_inst|output_ports_inst|port_out_01 [2]),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out [2]),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[2] .lut_mask = 16'hE6C4;
defparam \memory1_inst|input_mux_inst|data_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N0
cycloneiii_lcell_comb \memory1_inst|ROM_inst|Mux6~0 (
// Equation(s):
// \memory1_inst|ROM_inst|Mux6~0_combout  = (\address[2]~input_o ) # ((\address[3]~input_o ) # ((\address[1]~input_o  & \address[0]~input_o )))

	.dataa(\address[1]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\address[3]~input_o ),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|ROM_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|ROM_inst|Mux6~0 .lut_mask = 16'hFEFC;
defparam \memory1_inst|ROM_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N26
cycloneiii_lcell_comb \memory1_inst|ROM_inst|Mux6~1 (
// Equation(s):
// \memory1_inst|ROM_inst|Mux6~1_combout  = (!\address[6]~input_o  & (!\address[4]~input_o  & (!\address[5]~input_o  & !\memory1_inst|ROM_inst|Mux6~0_combout )))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\address[5]~input_o ),
	.datad(\memory1_inst|ROM_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|ROM_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|ROM_inst|Mux6~1 .lut_mask = 16'h0001;
defparam \memory1_inst|ROM_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N27
dffeas \memory1_inst|ROM_inst|data_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|ROM_inst|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[7]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|ROM_inst|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|ROM_inst|data_out[1] .is_wysiwyg = "true";
defparam \memory1_inst|ROM_inst|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N29
cycloneiii_io_ibuf \data_in[1]~input (
	.i(data_in[1]),
	.ibar(gnd),
	.o(\data_in[1]~input_o ));
// synopsys translate_off
defparam \data_in[1]~input .bus_hold = "false";
defparam \data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y9_N7
dffeas \memory1_inst|RAM_inst|RW~1154 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1154 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1154 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~1410 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1410 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1410 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2422 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2422_combout  = (\address[5]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1410_q )))) # (!\address[5]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1154_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1154_q ),
	.datad(\memory1_inst|RAM_inst|RW~1410_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2422_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2422 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~1538 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1538 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1538 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~1282 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1282 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2423 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2423_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2422_combout  & (\memory1_inst|RAM_inst|RW~1538_q )) # (!\memory1_inst|RAM_inst|RW~2422_combout  & ((\memory1_inst|RAM_inst|RW~1282_q ))))) # 
// (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2422_combout ))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2422_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1538_q ),
	.datad(\memory1_inst|RAM_inst|RW~1282_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2423_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2423 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1394feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1394feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1394feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1394feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1394feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N17
dffeas \memory1_inst|RAM_inst|RW~1394 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1394feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1394 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y5_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1522feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1522feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1522feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1522feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1522feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y5_N31
dffeas \memory1_inst|RAM_inst|RW~1522 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1522feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1522 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1522 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N29
dffeas \memory1_inst|RAM_inst|RW~1138 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1138 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1138 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N3
dffeas \memory1_inst|RAM_inst|RW~1266 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1266 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1266 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2415 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2415_combout  = (\address[5]~input_o  & (\address[4]~input_o )) # (!\address[5]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1266_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1138_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1138_q ),
	.datad(\memory1_inst|RAM_inst|RW~1266_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2415_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2415 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2416 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2416_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2415_combout  & ((\memory1_inst|RAM_inst|RW~1522_q ))) # (!\memory1_inst|RAM_inst|RW~2415_combout  & (\memory1_inst|RAM_inst|RW~1394_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2415_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1394_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1522_q ),
	.datad(\memory1_inst|RAM_inst|RW~2415_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2416_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2416 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N23
dffeas \memory1_inst|RAM_inst|RW~1234 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1234 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1234 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N17
dffeas \memory1_inst|RAM_inst|RW~1490 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1490 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1490 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N17
dffeas \memory1_inst|RAM_inst|RW~1106 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1106 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1106 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N21
dffeas \memory1_inst|RAM_inst|RW~1362 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1362 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2419 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2419_combout  = (\address[5]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1362_q )))) # (!\address[5]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1106_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1106_q ),
	.datad(\memory1_inst|RAM_inst|RW~1362_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2419_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2419 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2420 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2420_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2419_combout  & ((\memory1_inst|RAM_inst|RW~1490_q ))) # (!\memory1_inst|RAM_inst|RW~2419_combout  & (\memory1_inst|RAM_inst|RW~1234_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2419_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1234_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1490_q ),
	.datad(\memory1_inst|RAM_inst|RW~2419_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2420_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2420 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y9_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1250feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1250feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1250feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1250feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1250feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y9_N5
dffeas \memory1_inst|RAM_inst|RW~1250 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1250 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1250 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y8_N15
dffeas \memory1_inst|RAM_inst|RW~1506 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1506 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1506 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~1122 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1122 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1122 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y11_N17
dffeas \memory1_inst|RAM_inst|RW~1378 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1378 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1378 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2417 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2417_combout  = (\address[4]~input_o  & (\address[5]~input_o )) # (!\address[4]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~1378_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~1122_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1122_q ),
	.datad(\memory1_inst|RAM_inst|RW~1378_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2417_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2417 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y8_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2418 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2418_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2417_combout  & ((\memory1_inst|RAM_inst|RW~1506_q ))) # (!\memory1_inst|RAM_inst|RW~2417_combout  & (\memory1_inst|RAM_inst|RW~1250_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2417_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1250_q ),
	.datac(\memory1_inst|RAM_inst|RW~1506_q ),
	.datad(\memory1_inst|RAM_inst|RW~2417_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2418_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2418 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2421 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2421_combout  = (\address[2]~input_o  & (((\address[1]~input_o )))) # (!\address[2]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2418_combout ))) # (!\address[1]~input_o  & 
// (\memory1_inst|RAM_inst|RW~2420_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2420_combout ),
	.datab(\address[2]~input_o ),
	.datac(\address[1]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2418_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2421_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2421 .lut_mask = 16'hF2C2;
defparam \memory1_inst|RAM_inst|RW~2421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2424 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2424_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2421_combout  & (\memory1_inst|RAM_inst|RW~2423_combout )) # (!\memory1_inst|RAM_inst|RW~2421_combout  & ((\memory1_inst|RAM_inst|RW~2416_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2421_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2423_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2416_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2421_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2424_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2424 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1458feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1458feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1458feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1458feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1458feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \memory1_inst|RAM_inst|RW~1458 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1458 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1458 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N27
dffeas \memory1_inst|RAM_inst|RW~1426 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1426 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1426 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \memory1_inst|RAM_inst|RW~1298 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1298 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1298 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \memory1_inst|RAM_inst|RW~1330 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1330 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2425 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2425_combout  = (\address[4]~input_o  & (\address[2]~input_o )) # (!\address[4]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~1330_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1298_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1298_q ),
	.datad(\memory1_inst|RAM_inst|RW~1330_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2425_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2425 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2426 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2426_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2425_combout  & (\memory1_inst|RAM_inst|RW~1458_q )) # (!\memory1_inst|RAM_inst|RW~2425_combout  & ((\memory1_inst|RAM_inst|RW~1426_q ))))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2425_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1458_q ),
	.datac(\memory1_inst|RAM_inst|RW~1426_q ),
	.datad(\memory1_inst|RAM_inst|RW~2425_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2426_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2426 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1442feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1442feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1442feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1442feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1442feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \memory1_inst|RAM_inst|RW~1442 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1442 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1442 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \memory1_inst|RAM_inst|RW~1474 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1474 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1474 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~1314 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1314 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1346feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1346feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1346feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1346feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1346feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N3
dffeas \memory1_inst|RAM_inst|RW~1346 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1346 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1346 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2432 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2432_combout  = (\address[2]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1346_q )))) # (!\address[2]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1314_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1314_q ),
	.datad(\memory1_inst|RAM_inst|RW~1346_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2432_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2432 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2433 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2433_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2432_combout  & ((\memory1_inst|RAM_inst|RW~1474_q ))) # (!\memory1_inst|RAM_inst|RW~2432_combout  & (\memory1_inst|RAM_inst|RW~1442_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2432_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1442_q ),
	.datac(\memory1_inst|RAM_inst|RW~1474_q ),
	.datad(\memory1_inst|RAM_inst|RW~2432_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2433_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2433 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1170feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1170feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1170feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N21
dffeas \memory1_inst|RAM_inst|RW~1170 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1170 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1202feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1202feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1202feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1202feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1202feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N3
dffeas \memory1_inst|RAM_inst|RW~1202 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1202feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1202 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1202 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N17
dffeas \memory1_inst|RAM_inst|RW~1042 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1042 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1042 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N21
dffeas \memory1_inst|RAM_inst|RW~1074 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1074_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1074 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1074 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2429 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2429_combout  = (\address[2]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1074_q )))) # (!\address[2]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1042_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1042_q ),
	.datad(\memory1_inst|RAM_inst|RW~1074_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2429_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2429 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2430 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2430_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2429_combout  & ((\memory1_inst|RAM_inst|RW~1202_q ))) # (!\memory1_inst|RAM_inst|RW~2429_combout  & (\memory1_inst|RAM_inst|RW~1170_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2429_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1170_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1202_q ),
	.datad(\memory1_inst|RAM_inst|RW~2429_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2430_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2430 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N13
dffeas \memory1_inst|RAM_inst|RW~1090 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1090_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1090 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1090 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N7
dffeas \memory1_inst|RAM_inst|RW~1218 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1218 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1218 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N25
dffeas \memory1_inst|RAM_inst|RW~1058 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1058 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1058 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1186feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1186feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1186feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1186feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1186feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~1186 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1186 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2427 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2427_combout  = (\address[2]~input_o  & (\address[4]~input_o )) # (!\address[2]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1186_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1058_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1058_q ),
	.datad(\memory1_inst|RAM_inst|RW~1186_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2427_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2427 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2428 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2428_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2427_combout  & ((\memory1_inst|RAM_inst|RW~1218_q ))) # (!\memory1_inst|RAM_inst|RW~2427_combout  & (\memory1_inst|RAM_inst|RW~1090_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2427_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1090_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1218_q ),
	.datad(\memory1_inst|RAM_inst|RW~2427_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2428_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2428 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2431 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2431_combout  = (\address[5]~input_o  & (\address[1]~input_o )) # (!\address[5]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2428_combout ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~2430_combout 
// ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2430_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2428_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2431_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2431 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2434 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2434_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2431_combout  & ((\memory1_inst|RAM_inst|RW~2433_combout ))) # (!\memory1_inst|RAM_inst|RW~2431_combout  & (\memory1_inst|RAM_inst|RW~2426_combout )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2431_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2426_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2433_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2431_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2434_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2434 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2435 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2435_combout  = (\address[0]~input_o  & (\address[3]~input_o )) # (!\address[0]~input_o  & ((\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~2424_combout )) # (!\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2434_combout 
// )))))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2424_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2434_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2435_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2435 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1418feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1418feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1418feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1418feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1418feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N9
dffeas \memory1_inst|RAM_inst|RW~1418 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1418feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1418 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1418 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N13
dffeas \memory1_inst|RAM_inst|RW~1546 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1546 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1546 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N15
dffeas \memory1_inst|RAM_inst|RW~1402 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1402 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1402 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N1
dffeas \memory1_inst|RAM_inst|RW~1530 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1530 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1530 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2443 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2443_combout  = (\address[4]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1530_q )))) # (!\address[4]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1402_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1402_q ),
	.datad(\memory1_inst|RAM_inst|RW~1530_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2443_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2443 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2444 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2444_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2443_combout  & ((\memory1_inst|RAM_inst|RW~1546_q ))) # (!\memory1_inst|RAM_inst|RW~2443_combout  & (\memory1_inst|RAM_inst|RW~1418_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2443_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1418_q ),
	.datac(\memory1_inst|RAM_inst|RW~1546_q ),
	.datad(\memory1_inst|RAM_inst|RW~2443_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2444_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2444 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N7
dffeas \memory1_inst|RAM_inst|RW~1290 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1290 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1290 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y12_N19
dffeas \memory1_inst|RAM_inst|RW~1162 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1162 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1162 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y4_N19
dffeas \memory1_inst|RAM_inst|RW~1146 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1146 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1146 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y4_N13
dffeas \memory1_inst|RAM_inst|RW~1274 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1274 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1274 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y4_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2436 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2436_combout  = (\address[1]~input_o  & (\address[4]~input_o )) # (!\address[1]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1274_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1146_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1146_q ),
	.datad(\memory1_inst|RAM_inst|RW~1274_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2436_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2436 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2437 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2437_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2436_combout  & (\memory1_inst|RAM_inst|RW~1290_q )) # (!\memory1_inst|RAM_inst|RW~2436_combout  & ((\memory1_inst|RAM_inst|RW~1162_q ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2436_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1290_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1162_q ),
	.datad(\memory1_inst|RAM_inst|RW~2436_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2437_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2437 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N29
dffeas \memory1_inst|RAM_inst|RW~1514 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1514 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1514 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~1386 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1386 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1386 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N1
dffeas \memory1_inst|RAM_inst|RW~1370 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1370 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1370 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N29
dffeas \memory1_inst|RAM_inst|RW~1498 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1498 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1498 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2438 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2438_combout  = (\address[1]~input_o  & (\address[4]~input_o )) # (!\address[1]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1498_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1370_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1370_q ),
	.datad(\memory1_inst|RAM_inst|RW~1498_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2438_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2438 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2439 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2439_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2438_combout  & (\memory1_inst|RAM_inst|RW~1514_q )) # (!\memory1_inst|RAM_inst|RW~2438_combout  & ((\memory1_inst|RAM_inst|RW~1386_q ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2438_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1514_q ),
	.datac(\memory1_inst|RAM_inst|RW~1386_q ),
	.datad(\memory1_inst|RAM_inst|RW~2438_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2439_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2439 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N15
dffeas \memory1_inst|RAM_inst|RW~1130 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1130 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1130 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N11
dffeas \memory1_inst|RAM_inst|RW~1258 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1258 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1258 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N15
dffeas \memory1_inst|RAM_inst|RW~1114 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1114 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1242feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1242feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1242feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1242feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1242feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \memory1_inst|RAM_inst|RW~1242 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1242feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1242 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2440 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2440_combout  = (\address[1]~input_o  & (\address[4]~input_o )) # (!\address[1]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1242_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1114_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1114_q ),
	.datad(\memory1_inst|RAM_inst|RW~1242_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2440_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2440 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2441 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2441_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2440_combout  & ((\memory1_inst|RAM_inst|RW~1258_q ))) # (!\memory1_inst|RAM_inst|RW~2440_combout  & (\memory1_inst|RAM_inst|RW~1130_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2440_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1130_q ),
	.datac(\memory1_inst|RAM_inst|RW~1258_q ),
	.datad(\memory1_inst|RAM_inst|RW~2440_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2441_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2441 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2442 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2442_combout  = (\address[5]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2439_combout )))) # (!\address[5]~input_o  & (!\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2441_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2439_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2441_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2442_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2442 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2445 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2445_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2442_combout  & (\memory1_inst|RAM_inst|RW~2444_combout )) # (!\memory1_inst|RAM_inst|RW~2442_combout  & ((\memory1_inst|RAM_inst|RW~2437_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2442_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2444_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2437_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2442_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2445_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2445 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1226feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1226feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1226feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1226feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1226feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \memory1_inst|RAM_inst|RW~1226 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1226 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1226 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N23
dffeas \memory1_inst|RAM_inst|RW~1098 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1098_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1098 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1098 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N17
dffeas \memory1_inst|RAM_inst|RW~1066 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1066_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1066 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1066 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1194feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1194feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1194feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1194feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1194feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N3
dffeas \memory1_inst|RAM_inst|RW~1194 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1194 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2405 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2405_combout  = (\address[2]~input_o  & (\address[4]~input_o )) # (!\address[2]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1194_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1066_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1066_q ),
	.datad(\memory1_inst|RAM_inst|RW~1194_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2405_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2405 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2406 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2406_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2405_combout  & (\memory1_inst|RAM_inst|RW~1226_q )) # (!\memory1_inst|RAM_inst|RW~2405_combout  & ((\memory1_inst|RAM_inst|RW~1098_q ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2405_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1226_q ),
	.datac(\memory1_inst|RAM_inst|RW~1098_q ),
	.datad(\memory1_inst|RAM_inst|RW~2405_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2406_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2406 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1482feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1482feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1482feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1482feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1482feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \memory1_inst|RAM_inst|RW~1482 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1482feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1482 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1482 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \memory1_inst|RAM_inst|RW~1450 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1450 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1450 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \memory1_inst|RAM_inst|RW~1322 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1322 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1322 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \memory1_inst|RAM_inst|RW~1354 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1354 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1354 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2412 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2412_combout  = (\address[2]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1354_q )))) # (!\address[2]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1322_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1322_q ),
	.datad(\memory1_inst|RAM_inst|RW~1354_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2412_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2412 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2413 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2413_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2412_combout  & (\memory1_inst|RAM_inst|RW~1482_q )) # (!\memory1_inst|RAM_inst|RW~2412_combout  & ((\memory1_inst|RAM_inst|RW~1450_q ))))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2412_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1482_q ),
	.datac(\memory1_inst|RAM_inst|RW~1450_q ),
	.datad(\memory1_inst|RAM_inst|RW~2412_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2413_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2413 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1082feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1082feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1082feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1082feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1082feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N29
dffeas \memory1_inst|RAM_inst|RW~1082 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1082feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1082_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1082 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1082 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \memory1_inst|RAM_inst|RW~1210 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1210 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1210 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N27
dffeas \memory1_inst|RAM_inst|RW~1050 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1050 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1050 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N7
dffeas \memory1_inst|RAM_inst|RW~1178 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1178 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2409 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2409_combout  = (\address[2]~input_o  & (\address[4]~input_o )) # (!\address[2]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1178_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1050_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1050_q ),
	.datad(\memory1_inst|RAM_inst|RW~1178_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2409_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2409 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2410 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2410_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2409_combout  & ((\memory1_inst|RAM_inst|RW~1210_q ))) # (!\memory1_inst|RAM_inst|RW~2409_combout  & (\memory1_inst|RAM_inst|RW~1082_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2409_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1082_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1210_q ),
	.datad(\memory1_inst|RAM_inst|RW~2409_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2410_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2410 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \memory1_inst|RAM_inst|RW~1306 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1306 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1338feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1338feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1338feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1338feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1338feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N1
dffeas \memory1_inst|RAM_inst|RW~1338 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1338feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1338 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1338 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2407 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2407_combout  = (\address[2]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1338_q )))) # (!\address[2]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1306_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1306_q ),
	.datad(\memory1_inst|RAM_inst|RW~1338_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2407_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2407 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N5
dffeas \memory1_inst|RAM_inst|RW~1466 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1466 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1466 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \memory1_inst|RAM_inst|RW~1434 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1434 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2408 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2408_combout  = (\memory1_inst|RAM_inst|RW~2407_combout  & (((\memory1_inst|RAM_inst|RW~1466_q )) # (!\address[4]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2407_combout  & (\address[4]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~1434_q ))))

	.dataa(\memory1_inst|RAM_inst|RW~2407_combout ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1466_q ),
	.datad(\memory1_inst|RAM_inst|RW~1434_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2408_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2408 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2411 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2411_combout  = (\address[5]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~2408_combout )))) # (!\address[5]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~2410_combout )))

	.dataa(\address[5]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2410_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2408_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2411_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2411 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2414 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2414_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2411_combout  & ((\memory1_inst|RAM_inst|RW~2413_combout ))) # (!\memory1_inst|RAM_inst|RW~2411_combout  & (\memory1_inst|RAM_inst|RW~2406_combout )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2411_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2406_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2413_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2411_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2414_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2414 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2446 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2446_combout  = (\memory1_inst|RAM_inst|RW~2435_combout  & (((\memory1_inst|RAM_inst|RW~2445_combout )) # (!\address[0]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2435_combout  & (\address[0]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~2414_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2435_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2445_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2414_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2446_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2446 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N27
dffeas \memory1_inst|RAM_inst|RW~1978 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1978 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1978 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N21
dffeas \memory1_inst|RAM_inst|RW~2042 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2042_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2042 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2042 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y19_N19
dffeas \memory1_inst|RAM_inst|RW~1946 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1946 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2010feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2010feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2010feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2010feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~2010feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y19_N1
dffeas \memory1_inst|RAM_inst|RW~2010 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2010feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2010 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y19_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2539 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2539_combout  = (\address[3]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2010_q )))) # (!\address[3]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1946_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1946_q ),
	.datad(\memory1_inst|RAM_inst|RW~2010_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2539_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2539 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2540 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2540_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2539_combout  & ((\memory1_inst|RAM_inst|RW~2042_q ))) # (!\memory1_inst|RAM_inst|RW~2539_combout  & (\memory1_inst|RAM_inst|RW~1978_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2539_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1978_q ),
	.datac(\memory1_inst|RAM_inst|RW~2042_q ),
	.datad(\memory1_inst|RAM_inst|RW~2539_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2540_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2540 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1914feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1914feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1914feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1914feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1914feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N25
dffeas \memory1_inst|RAM_inst|RW~1914 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1914feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1914 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1914 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N9
dffeas \memory1_inst|RAM_inst|RW~1850 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1850 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1850 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N19
dffeas \memory1_inst|RAM_inst|RW~1818 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1818 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1818 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1882feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1882feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1882feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1882feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1882feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~1882 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1882feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1882 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1882 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2532 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2532_combout  = (\address[3]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1882_q )))) # (!\address[3]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1818_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1818_q ),
	.datad(\memory1_inst|RAM_inst|RW~1882_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2532_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2532 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2533 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2533_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2532_combout  & (\memory1_inst|RAM_inst|RW~1914_q )) # (!\memory1_inst|RAM_inst|RW~2532_combout  & ((\memory1_inst|RAM_inst|RW~1850_q ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2532_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1914_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1850_q ),
	.datad(\memory1_inst|RAM_inst|RW~2532_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2533_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2533 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~1938 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1938 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1938 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2002feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2002feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2002feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2002feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~2002feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y13_N5
dffeas \memory1_inst|RAM_inst|RW~2002 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2002feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2002 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2002 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2534 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2534_combout  = (\address[2]~input_o  & (\address[3]~input_o )) # (!\address[2]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2002_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1938_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1938_q ),
	.datad(\memory1_inst|RAM_inst|RW~2002_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2534_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2534 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~2034 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2034 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2034 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~1970 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1970 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1970 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2535 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2535_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2534_combout  & (\memory1_inst|RAM_inst|RW~2034_q )) # (!\memory1_inst|RAM_inst|RW~2534_combout  & ((\memory1_inst|RAM_inst|RW~1970_q ))))) # 
// (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2534_combout ))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2534_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2034_q ),
	.datad(\memory1_inst|RAM_inst|RW~1970_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2535_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2535 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1842feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1842feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1842feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1842feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1842feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N19
dffeas \memory1_inst|RAM_inst|RW~1842 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1842feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1842 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1842 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N5
dffeas \memory1_inst|RAM_inst|RW~1906 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1906 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1906 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N17
dffeas \memory1_inst|RAM_inst|RW~1810 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1810 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1810 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1874feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1874feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1874feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1874feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1874feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y13_N19
dffeas \memory1_inst|RAM_inst|RW~1874 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1874feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1874 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1874 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2536 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2536_combout  = (\address[3]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1874_q )))) # (!\address[3]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1810_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1810_q ),
	.datad(\memory1_inst|RAM_inst|RW~1874_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2536_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2536 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2537 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2537_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2536_combout  & ((\memory1_inst|RAM_inst|RW~1906_q ))) # (!\memory1_inst|RAM_inst|RW~2536_combout  & (\memory1_inst|RAM_inst|RW~1842_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2536_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1842_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1906_q ),
	.datad(\memory1_inst|RAM_inst|RW~2536_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2537_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2537 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2538 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2538_combout  = (\address[0]~input_o  & (\address[4]~input_o )) # (!\address[0]~input_o  & ((\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2535_combout )) # (!\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2537_combout 
// )))))

	.dataa(\address[0]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2535_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2537_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2538_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2538 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2541 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2541_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2538_combout  & (\memory1_inst|RAM_inst|RW~2540_combout )) # (!\memory1_inst|RAM_inst|RW~2538_combout  & ((\memory1_inst|RAM_inst|RW~2533_combout ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2538_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2540_combout ),
	.datab(\memory1_inst|RAM_inst|RW~2533_combout ),
	.datac(\address[0]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2538_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2541_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2541 .lut_mask = 16'hAFC0;
defparam \memory1_inst|RAM_inst|RW~2541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1786feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1786feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1786feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1786feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1786feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \memory1_inst|RAM_inst|RW~1786 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1786feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1786 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1786 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1778feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1778feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1778feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1778feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1778feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N11
dffeas \memory1_inst|RAM_inst|RW~1778 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1778feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1778 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1778 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N25
dffeas \memory1_inst|RAM_inst|RW~1722 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1722 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1722 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~1714 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1714 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1714 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2559 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2559_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~1722_q ) # ((\address[3]~input_o )))) # (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~1714_q  & !\address[3]~input_o ))))

	.dataa(\memory1_inst|RAM_inst|RW~1722_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1714_q ),
	.datad(\address[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2559_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2559 .lut_mask = 16'hCCB8;
defparam \memory1_inst|RAM_inst|RW~2559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2560 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2560_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2559_combout  & (\memory1_inst|RAM_inst|RW~1786_q )) # (!\memory1_inst|RAM_inst|RW~2559_combout  & ((\memory1_inst|RAM_inst|RW~1778_q ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2559_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1786_q ),
	.datac(\memory1_inst|RAM_inst|RW~1778_q ),
	.datad(\memory1_inst|RAM_inst|RW~2559_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2560_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2560 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1650feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1650feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1650feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1650feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1650feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N9
dffeas \memory1_inst|RAM_inst|RW~1650 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1650feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1650 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1650 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N27
dffeas \memory1_inst|RAM_inst|RW~1658 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1658 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1658 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y9_N21
dffeas \memory1_inst|RAM_inst|RW~1586 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1586 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1586 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y9_N11
dffeas \memory1_inst|RAM_inst|RW~1594 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1594 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1594 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2552 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2552_combout  = (\address[3]~input_o  & (\address[0]~input_o )) # (!\address[3]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~1594_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1586_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1586_q ),
	.datad(\memory1_inst|RAM_inst|RW~1594_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2552_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2552 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2553 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2553_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2552_combout  & ((\memory1_inst|RAM_inst|RW~1658_q ))) # (!\memory1_inst|RAM_inst|RW~2552_combout  & (\memory1_inst|RAM_inst|RW~1650_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2552_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1650_q ),
	.datac(\memory1_inst|RAM_inst|RW~1658_q ),
	.datad(\memory1_inst|RAM_inst|RW~2552_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2553_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2553 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1562feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1562feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1562feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1562feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1562feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N17
dffeas \memory1_inst|RAM_inst|RW~1562 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1562feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1562 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1562 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~1626 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1626 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1626 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N17
dffeas \memory1_inst|RAM_inst|RW~1554 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1554 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1554 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N5
dffeas \memory1_inst|RAM_inst|RW~1618 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1618 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2556 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2556_combout  = (\address[3]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1618_q )))) # (!\address[3]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1554_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1554_q ),
	.datad(\memory1_inst|RAM_inst|RW~1618_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2556_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2556 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2557 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2557_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2556_combout  & ((\memory1_inst|RAM_inst|RW~1626_q ))) # (!\memory1_inst|RAM_inst|RW~2556_combout  & (\memory1_inst|RAM_inst|RW~1562_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2556_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1562_q ),
	.datac(\memory1_inst|RAM_inst|RW~1626_q ),
	.datad(\memory1_inst|RAM_inst|RW~2556_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2557_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2557 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N27
dffeas \memory1_inst|RAM_inst|RW~1690 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1690 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1690 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N5
dffeas \memory1_inst|RAM_inst|RW~1754 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1754 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1754 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N7
dffeas \memory1_inst|RAM_inst|RW~1682 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1682 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1682 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1746feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1746feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1746feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1746feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1746feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N3
dffeas \memory1_inst|RAM_inst|RW~1746 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1746 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1746 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2554 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2554_combout  = (\address[0]~input_o  & (\address[3]~input_o )) # (!\address[0]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1746_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1682_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1682_q ),
	.datad(\memory1_inst|RAM_inst|RW~1746_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2554_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2554 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2555 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2555_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2554_combout  & ((\memory1_inst|RAM_inst|RW~1754_q ))) # (!\memory1_inst|RAM_inst|RW~2554_combout  & (\memory1_inst|RAM_inst|RW~1690_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2554_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1690_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1754_q ),
	.datad(\memory1_inst|RAM_inst|RW~2554_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2555_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2555 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2558 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2558_combout  = (\address[4]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2555_combout )))) # (!\address[4]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2557_combout )))

	.dataa(\address[4]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2557_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2555_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2558_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2558 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2561 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2561_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2558_combout  & (\memory1_inst|RAM_inst|RW~2560_combout )) # (!\memory1_inst|RAM_inst|RW~2558_combout  & ((\memory1_inst|RAM_inst|RW~2553_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2558_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2560_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2553_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2558_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2561_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2561 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N27
dffeas \memory1_inst|RAM_inst|RW~1794 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1794 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1794 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N17
dffeas \memory1_inst|RAM_inst|RW~1802 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1802 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1802 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N13
dffeas \memory1_inst|RAM_inst|RW~1730 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1730 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1730 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1738feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1738feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1738feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1738feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1738feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N23
dffeas \memory1_inst|RAM_inst|RW~1738 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1738feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1738 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1738 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2549 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2549_combout  = (\address[0]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~1738_q )))) # (!\address[0]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1730_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1730_q ),
	.datad(\memory1_inst|RAM_inst|RW~1738_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2549_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2549 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2550 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2550_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2549_combout  & ((\memory1_inst|RAM_inst|RW~1802_q ))) # (!\memory1_inst|RAM_inst|RW~2549_combout  & (\memory1_inst|RAM_inst|RW~1794_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2549_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1794_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1802_q ),
	.datad(\memory1_inst|RAM_inst|RW~2549_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2550_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2550 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N1
dffeas \memory1_inst|RAM_inst|RW~1570 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1570 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1570 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1634feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1634feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1634feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1634feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1634feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~1634 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1634feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1634 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1634 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2546 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2546_combout  = (\address[3]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1634_q )))) # (!\address[3]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1570_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1570_q ),
	.datad(\memory1_inst|RAM_inst|RW~1634_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2546_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2546 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \memory1_inst|RAM_inst|RW~1642 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1642 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1642 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1578feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1578feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1578feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1578feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1578feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \memory1_inst|RAM_inst|RW~1578 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1578feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1578 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1578 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2547 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2547_combout  = (\memory1_inst|RAM_inst|RW~2546_combout  & (((\memory1_inst|RAM_inst|RW~1642_q )) # (!\address[0]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2546_combout  & (\address[0]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~1578_q ))))

	.dataa(\memory1_inst|RAM_inst|RW~2546_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1642_q ),
	.datad(\memory1_inst|RAM_inst|RW~1578_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2547_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2547 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1706feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1706feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1706feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1706feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1706feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N17
dffeas \memory1_inst|RAM_inst|RW~1706 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1706feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1706 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1706 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \memory1_inst|RAM_inst|RW~1770 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1770 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1770 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N25
dffeas \memory1_inst|RAM_inst|RW~1698 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1698 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1698 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1762feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1762feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1762feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1762feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1762feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N25
dffeas \memory1_inst|RAM_inst|RW~1762 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1762 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1762 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2544 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2544_combout  = (\address[0]~input_o  & (\address[3]~input_o )) # (!\address[0]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1762_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1698_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1698_q ),
	.datad(\memory1_inst|RAM_inst|RW~1762_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2544_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2544 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2545 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2545_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2544_combout  & ((\memory1_inst|RAM_inst|RW~1770_q ))) # (!\memory1_inst|RAM_inst|RW~2544_combout  & (\memory1_inst|RAM_inst|RW~1706_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2544_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1706_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1770_q ),
	.datad(\memory1_inst|RAM_inst|RW~2544_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2545_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2545 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2548 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2548_combout  = (\address[4]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2545_combout )))) # (!\address[4]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2547_combout )))

	.dataa(\address[4]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2547_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2545_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2548_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2548 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N23
dffeas \memory1_inst|RAM_inst|RW~1666 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1666 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1666 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \memory1_inst|RAM_inst|RW~1674 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1674 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1674 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N23
dffeas \memory1_inst|RAM_inst|RW~1602 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1602 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1602 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N25
dffeas \memory1_inst|RAM_inst|RW~1610 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1610 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2542 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2542_combout  = (\address[3]~input_o  & (\address[0]~input_o )) # (!\address[3]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~1610_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1602_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1602_q ),
	.datad(\memory1_inst|RAM_inst|RW~1610_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2542_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2542 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2543 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2543_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2542_combout  & ((\memory1_inst|RAM_inst|RW~1674_q ))) # (!\memory1_inst|RAM_inst|RW~2542_combout  & (\memory1_inst|RAM_inst|RW~1666_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2542_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1666_q ),
	.datac(\memory1_inst|RAM_inst|RW~1674_q ),
	.datad(\memory1_inst|RAM_inst|RW~2542_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2543_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2543 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2551 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2551_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2548_combout  & (\memory1_inst|RAM_inst|RW~2550_combout )) # (!\memory1_inst|RAM_inst|RW~2548_combout  & ((\memory1_inst|RAM_inst|RW~2543_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2548_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2550_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2548_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2543_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2551_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2551 .lut_mask = 16'hBCB0;
defparam \memory1_inst|RAM_inst|RW~2551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2562 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2562_combout  = (\address[5]~input_o  & (\address[1]~input_o )) # (!\address[5]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2551_combout ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~2561_combout 
// ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2561_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2551_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2562_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2562 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~2050 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2050_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2050 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2050 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y5_N27
dffeas \memory1_inst|RAM_inst|RW~2058 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2058_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2058 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2058 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y13_N15
dffeas \memory1_inst|RAM_inst|RW~2018 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2018 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2018 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N15
dffeas \memory1_inst|RAM_inst|RW~2026 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2026 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2026 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2570 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2570_combout  = (\address[2]~input_o  & (\address[0]~input_o )) # (!\address[2]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2026_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2018_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2018_q ),
	.datad(\memory1_inst|RAM_inst|RW~2026_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2570_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2570 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2571 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2571_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2570_combout  & ((\memory1_inst|RAM_inst|RW~2058_q ))) # (!\memory1_inst|RAM_inst|RW~2570_combout  & (\memory1_inst|RAM_inst|RW~2050_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2570_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2050_q ),
	.datac(\memory1_inst|RAM_inst|RW~2058_q ),
	.datad(\memory1_inst|RAM_inst|RW~2570_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2571_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2571 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N21
dffeas \memory1_inst|RAM_inst|RW~1962 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1962 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1962 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N31
dffeas \memory1_inst|RAM_inst|RW~1994 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1994 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1994 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N11
dffeas \memory1_inst|RAM_inst|RW~1954 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1954 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1954 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N21
dffeas \memory1_inst|RAM_inst|RW~1986 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1986 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1986 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2563 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2563_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1986_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1954_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1954_q ),
	.datad(\memory1_inst|RAM_inst|RW~1986_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2563_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2563 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2564 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2564_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2563_combout  & ((\memory1_inst|RAM_inst|RW~1994_q ))) # (!\memory1_inst|RAM_inst|RW~2563_combout  & (\memory1_inst|RAM_inst|RW~1962_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2563_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1962_q ),
	.datac(\memory1_inst|RAM_inst|RW~1994_q ),
	.datad(\memory1_inst|RAM_inst|RW~2563_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2564_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2564 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1834feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1834feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1834feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1834feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1834feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N27
dffeas \memory1_inst|RAM_inst|RW~1834 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1834feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1834 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1834 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \memory1_inst|RAM_inst|RW~1866 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1866 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1866 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~1826 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1826 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1826 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1858feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1858feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1858feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1858feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1858feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~1858 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1858feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1858 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1858 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2567 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2567_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1858_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1826_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1826_q ),
	.datad(\memory1_inst|RAM_inst|RW~1858_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2567_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2567 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2568 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2568_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2567_combout  & ((\memory1_inst|RAM_inst|RW~1866_q ))) # (!\memory1_inst|RAM_inst|RW~2567_combout  & (\memory1_inst|RAM_inst|RW~1834_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2567_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1834_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1866_q ),
	.datad(\memory1_inst|RAM_inst|RW~2567_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2568_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2568 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N9
dffeas \memory1_inst|RAM_inst|RW~1898 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1898 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1898 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N19
dffeas \memory1_inst|RAM_inst|RW~1930 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1930 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1930 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~1890 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3652_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1890 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1890 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N13
dffeas \memory1_inst|RAM_inst|RW~1922 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1922 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1922 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2565 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2565_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1922_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1890_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1890_q ),
	.datad(\memory1_inst|RAM_inst|RW~1922_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2565_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2565 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2566 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2566_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2565_combout  & ((\memory1_inst|RAM_inst|RW~1930_q ))) # (!\memory1_inst|RAM_inst|RW~2565_combout  & (\memory1_inst|RAM_inst|RW~1898_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2565_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1898_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1930_q ),
	.datad(\memory1_inst|RAM_inst|RW~2565_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2566_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2566 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2569 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2569_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2566_combout ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~2568_combout 
// ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2568_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2566_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2569_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2569 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2572 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2572_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2569_combout  & (\memory1_inst|RAM_inst|RW~2571_combout )) # (!\memory1_inst|RAM_inst|RW~2569_combout  & ((\memory1_inst|RAM_inst|RW~2564_combout ))))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2569_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2571_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2564_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2569_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2572_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2572 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2573 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2573_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2562_combout  & ((\memory1_inst|RAM_inst|RW~2572_combout ))) # (!\memory1_inst|RAM_inst|RW~2562_combout  & (\memory1_inst|RAM_inst|RW~2541_combout )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2562_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2541_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2562_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2572_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2573_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2573 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~2573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~746feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~746feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~746feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~746feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~746feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N1
dffeas \memory1_inst|RAM_inst|RW~746 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~746 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N3
dffeas \memory1_inst|RAM_inst|RW~1002 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1002 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1002 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \memory1_inst|RAM_inst|RW~730 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~730 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~730 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~986feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~986feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~986feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~986feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~986feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N23
dffeas \memory1_inst|RAM_inst|RW~986 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~986feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~986 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~986 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2464 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2464_combout  = (\address[1]~input_o  & (\address[5]~input_o )) # (!\address[1]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~986_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~730_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~730_q ),
	.datad(\memory1_inst|RAM_inst|RW~986_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2464_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2464 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2465 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2465_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2464_combout  & ((\memory1_inst|RAM_inst|RW~1002_q ))) # (!\memory1_inst|RAM_inst|RW~2464_combout  & (\memory1_inst|RAM_inst|RW~746_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2464_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~746_q ),
	.datac(\memory1_inst|RAM_inst|RW~1002_q ),
	.datad(\memory1_inst|RAM_inst|RW~2464_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2465_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2465 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y11_N3
dffeas \memory1_inst|RAM_inst|RW~738 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~738 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y12_N25
dffeas \memory1_inst|RAM_inst|RW~994 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3541_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~994 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y12_N25
dffeas \memory1_inst|RAM_inst|RW~978 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~978 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~978 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~722feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~722feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~722feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~722feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~722feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N1
dffeas \memory1_inst|RAM_inst|RW~722 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~722feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~722 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~722 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2457 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2457_combout  = (\address[5]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~978_q )))) # (!\address[5]~input_o  & (!\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~722_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~978_q ),
	.datad(\memory1_inst|RAM_inst|RW~722_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2457_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2457 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2458 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2458_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2457_combout  & ((\memory1_inst|RAM_inst|RW~994_q ))) # (!\memory1_inst|RAM_inst|RW~2457_combout  & (\memory1_inst|RAM_inst|RW~738_q )))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2457_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~738_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~994_q ),
	.datad(\memory1_inst|RAM_inst|RW~2457_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2458_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2458 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N13
dffeas \memory1_inst|RAM_inst|RW~922 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~922 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~922 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~938 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3542_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~938 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~938 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N3
dffeas \memory1_inst|RAM_inst|RW~666 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3601_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~666 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~666 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~682feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~682feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~682feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~682feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~682feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N9
dffeas \memory1_inst|RAM_inst|RW~682 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~682 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~682 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2459 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2459_combout  = (\address[5]~input_o  & (\address[1]~input_o )) # (!\address[5]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~682_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~666_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~666_q ),
	.datad(\memory1_inst|RAM_inst|RW~682_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2459_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2459 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2460 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2460_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2459_combout  & ((\memory1_inst|RAM_inst|RW~938_q ))) # (!\memory1_inst|RAM_inst|RW~2459_combout  & (\memory1_inst|RAM_inst|RW~922_q )))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2459_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~922_q ),
	.datac(\memory1_inst|RAM_inst|RW~938_q ),
	.datad(\memory1_inst|RAM_inst|RW~2459_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2460_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2460 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N15
dffeas \memory1_inst|RAM_inst|RW~914 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~914 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~914 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \memory1_inst|RAM_inst|RW~930 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3543_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~930 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~930 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N21
dffeas \memory1_inst|RAM_inst|RW~658 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~658 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~658 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N7
dffeas \memory1_inst|RAM_inst|RW~674 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~674 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~674 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2461 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2461_combout  = (\address[5]~input_o  & (\address[1]~input_o )) # (!\address[5]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~674_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~658_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~658_q ),
	.datad(\memory1_inst|RAM_inst|RW~674_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2461_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2461 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2462 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2462_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2461_combout  & ((\memory1_inst|RAM_inst|RW~930_q ))) # (!\memory1_inst|RAM_inst|RW~2461_combout  & (\memory1_inst|RAM_inst|RW~914_q )))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2461_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~914_q ),
	.datac(\memory1_inst|RAM_inst|RW~930_q ),
	.datad(\memory1_inst|RAM_inst|RW~2461_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2462_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2462 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2463 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2463_combout  = (\address[3]~input_o  & (\address[0]~input_o )) # (!\address[3]~input_o  & ((\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2460_combout )) # (!\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2462_combout 
// )))))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2460_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2462_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2463_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2463 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2466 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2466_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2463_combout  & (\memory1_inst|RAM_inst|RW~2465_combout )) # (!\memory1_inst|RAM_inst|RW~2463_combout  & ((\memory1_inst|RAM_inst|RW~2458_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2463_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2465_combout ),
	.datab(\memory1_inst|RAM_inst|RW~2458_combout ),
	.datac(\address[3]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2463_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2466_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2466 .lut_mask = 16'hAFC0;
defparam \memory1_inst|RAM_inst|RW~2466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N19
dffeas \memory1_inst|RAM_inst|RW~594 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~594 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~594 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y12_N1
dffeas \memory1_inst|RAM_inst|RW~610 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~610 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~610 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2467 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2467_combout  = (\address[5]~input_o  & (\address[1]~input_o )) # (!\address[5]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~610_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~594_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~594_q ),
	.datad(\memory1_inst|RAM_inst|RW~610_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2467_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2467 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \memory1_inst|RAM_inst|RW~866 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~866 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N23
dffeas \memory1_inst|RAM_inst|RW~850 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~850 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~850 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2468 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2468_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2467_combout  & (\memory1_inst|RAM_inst|RW~866_q )) # (!\memory1_inst|RAM_inst|RW~2467_combout  & ((\memory1_inst|RAM_inst|RW~850_q ))))) # (!\address[5]~input_o 
//  & (\memory1_inst|RAM_inst|RW~2467_combout ))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2467_combout ),
	.datac(\memory1_inst|RAM_inst|RW~866_q ),
	.datad(\memory1_inst|RAM_inst|RW~850_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2468_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2468 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~618feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~618feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~618feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~618feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~618feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \memory1_inst|RAM_inst|RW~618 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~618feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~618 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~618 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \memory1_inst|RAM_inst|RW~874 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3536_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~874 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~874 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N17
dffeas \memory1_inst|RAM_inst|RW~602 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~602 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~602 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N7
dffeas \memory1_inst|RAM_inst|RW~858 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~858 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~858 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2474 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2474_combout  = (\address[1]~input_o  & (\address[5]~input_o )) # (!\address[1]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~858_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~602_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~602_q ),
	.datad(\memory1_inst|RAM_inst|RW~858_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2474_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2474 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2475 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2475_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2474_combout  & ((\memory1_inst|RAM_inst|RW~874_q ))) # (!\memory1_inst|RAM_inst|RW~2474_combout  & (\memory1_inst|RAM_inst|RW~618_q )))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2474_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~618_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~874_q ),
	.datad(\memory1_inst|RAM_inst|RW~2474_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2475_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2475 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~786 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~786 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~786 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N27
dffeas \memory1_inst|RAM_inst|RW~802 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~802 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~802 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N13
dffeas \memory1_inst|RAM_inst|RW~530 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~530 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~530 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N5
dffeas \memory1_inst|RAM_inst|RW~546 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~546 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~546 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2471 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2471_combout  = (\address[1]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~546_q )))) # (!\address[1]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~530_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~530_q ),
	.datad(\memory1_inst|RAM_inst|RW~546_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2471_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2471 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2472 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2472_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2471_combout  & ((\memory1_inst|RAM_inst|RW~802_q ))) # (!\memory1_inst|RAM_inst|RW~2471_combout  & (\memory1_inst|RAM_inst|RW~786_q )))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2471_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~786_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~802_q ),
	.datad(\memory1_inst|RAM_inst|RW~2471_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2472_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2472 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N3
dffeas \memory1_inst|RAM_inst|RW~794 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~794 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~794 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N25
dffeas \memory1_inst|RAM_inst|RW~810 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~810 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~810 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N13
dffeas \memory1_inst|RAM_inst|RW~538 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~538 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~538 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N27
dffeas \memory1_inst|RAM_inst|RW~554 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~554 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~554 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2469 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2469_combout  = (\address[5]~input_o  & (\address[1]~input_o )) # (!\address[5]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~554_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~538_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~538_q ),
	.datad(\memory1_inst|RAM_inst|RW~554_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2469_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2469 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2470 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2470_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2469_combout  & ((\memory1_inst|RAM_inst|RW~810_q ))) # (!\memory1_inst|RAM_inst|RW~2469_combout  & (\memory1_inst|RAM_inst|RW~794_q )))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2469_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~794_q ),
	.datac(\memory1_inst|RAM_inst|RW~810_q ),
	.datad(\memory1_inst|RAM_inst|RW~2469_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2470_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2470 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2473 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2473_combout  = (\address[3]~input_o  & (\address[0]~input_o )) # (!\address[3]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2470_combout ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2472_combout 
// ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2472_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2470_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2473_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2473 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2476 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2476_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2473_combout  & ((\memory1_inst|RAM_inst|RW~2475_combout ))) # (!\memory1_inst|RAM_inst|RW~2473_combout  & (\memory1_inst|RAM_inst|RW~2468_combout )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2473_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2468_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2475_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2473_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2476_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2476 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2477 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2477_combout  = (\address[2]~input_o  & (\address[4]~input_o )) # (!\address[2]~input_o  & ((\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2466_combout )) # (!\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2476_combout 
// )))))

	.dataa(\address[2]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2466_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2476_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2477_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2477 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N25
dffeas \memory1_inst|RAM_inst|RW~586 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~586 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~586 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \memory1_inst|RAM_inst|RW~650 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~650 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~650 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2454 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2454_combout  = (\address[3]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~650_q )))) # (!\address[3]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~586_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~586_q ),
	.datad(\memory1_inst|RAM_inst|RW~650_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2454_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2454 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \memory1_inst|RAM_inst|RW~906 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~906 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~906 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N13
dffeas \memory1_inst|RAM_inst|RW~842 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3565_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~842 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~842 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2455 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2455_combout  = (\memory1_inst|RAM_inst|RW~2454_combout  & (((\memory1_inst|RAM_inst|RW~906_q )) # (!\address[5]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2454_combout  & (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~842_q 
// ))))

	.dataa(\memory1_inst|RAM_inst|RW~2454_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~906_q ),
	.datad(\memory1_inst|RAM_inst|RW~842_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2455_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2455 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N3
dffeas \memory1_inst|RAM_inst|RW~890 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~890 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N5
dffeas \memory1_inst|RAM_inst|RW~634 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~634 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~634 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N27
dffeas \memory1_inst|RAM_inst|RW~570 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~570 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~570 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N9
dffeas \memory1_inst|RAM_inst|RW~826 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~826 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~826 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2447 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2447_combout  = (\address[3]~input_o  & (\address[5]~input_o )) # (!\address[3]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~826_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~570_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~570_q ),
	.datad(\memory1_inst|RAM_inst|RW~826_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2447_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2447 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2448 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2448_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2447_combout  & (\memory1_inst|RAM_inst|RW~890_q )) # (!\memory1_inst|RAM_inst|RW~2447_combout  & ((\memory1_inst|RAM_inst|RW~634_q ))))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2447_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~890_q ),
	.datac(\memory1_inst|RAM_inst|RW~634_q ),
	.datad(\memory1_inst|RAM_inst|RW~2447_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2448_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2448 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~642 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~642 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~642 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \memory1_inst|RAM_inst|RW~898 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~898 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~898 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N17
dffeas \memory1_inst|RAM_inst|RW~834 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~834 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~834 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \memory1_inst|RAM_inst|RW~578 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~578 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~578 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2449 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2449_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~834_q ) # ((\address[3]~input_o )))) # (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~578_q  & !\address[3]~input_o ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~834_q ),
	.datac(\memory1_inst|RAM_inst|RW~578_q ),
	.datad(\address[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2449_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2449 .lut_mask = 16'hAAD8;
defparam \memory1_inst|RAM_inst|RW~2449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2450 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2450_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2449_combout  & ((\memory1_inst|RAM_inst|RW~898_q ))) # (!\memory1_inst|RAM_inst|RW~2449_combout  & (\memory1_inst|RAM_inst|RW~642_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2449_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~642_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~898_q ),
	.datad(\memory1_inst|RAM_inst|RW~2449_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2450_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2450 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N27
dffeas \memory1_inst|RAM_inst|RW~626 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~626 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~626 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~882 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~882 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y11_N25
dffeas \memory1_inst|RAM_inst|RW~562 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~562 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~562 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~818feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~818feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~818feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~818feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~818feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N9
dffeas \memory1_inst|RAM_inst|RW~818 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~818feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~818 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~818 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2451 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2451_combout  = (\address[3]~input_o  & (\address[5]~input_o )) # (!\address[3]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~818_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~562_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~562_q ),
	.datad(\memory1_inst|RAM_inst|RW~818_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2451_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2451 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2452 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2452_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2451_combout  & ((\memory1_inst|RAM_inst|RW~882_q ))) # (!\memory1_inst|RAM_inst|RW~2451_combout  & (\memory1_inst|RAM_inst|RW~626_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2451_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~626_q ),
	.datac(\memory1_inst|RAM_inst|RW~882_q ),
	.datad(\memory1_inst|RAM_inst|RW~2451_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2452_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2452 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2453 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2453_combout  = (\address[0]~input_o  & (((\address[1]~input_o )))) # (!\address[0]~input_o  & ((\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~2450_combout )) # (!\address[1]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~2452_combout )))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2450_combout ),
	.datac(\address[1]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2452_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2453_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2453 .lut_mask = 16'hE5E0;
defparam \memory1_inst|RAM_inst|RW~2453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2456 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2456_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2453_combout  & (\memory1_inst|RAM_inst|RW~2455_combout )) # (!\memory1_inst|RAM_inst|RW~2453_combout  & ((\memory1_inst|RAM_inst|RW~2448_combout ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2453_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2455_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2448_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2453_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2456_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2456 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N29
dffeas \memory1_inst|RAM_inst|RW~1026 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3564_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1026_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1026 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1026 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \memory1_inst|RAM_inst|RW~1034 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1034_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1034 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1034 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N31
dffeas \memory1_inst|RAM_inst|RW~1010 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1010 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N21
dffeas \memory1_inst|RAM_inst|RW~1018 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1018 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1018 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2485 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2485_combout  = (\address[1]~input_o  & (\address[0]~input_o )) # (!\address[1]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~1018_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1010_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1010_q ),
	.datad(\memory1_inst|RAM_inst|RW~1018_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2485_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2485 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2486 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2486_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2485_combout  & ((\memory1_inst|RAM_inst|RW~1034_q ))) # (!\memory1_inst|RAM_inst|RW~2485_combout  & (\memory1_inst|RAM_inst|RW~1026_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2485_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1026_q ),
	.datac(\memory1_inst|RAM_inst|RW~1034_q ),
	.datad(\memory1_inst|RAM_inst|RW~2485_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2486_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2486 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N29
dffeas \memory1_inst|RAM_inst|RW~762 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~762 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N11
dffeas \memory1_inst|RAM_inst|RW~778 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~778 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~778 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N31
dffeas \memory1_inst|RAM_inst|RW~754 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~754 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~754 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~770feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~770feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~770feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~770feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~770feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N23
dffeas \memory1_inst|RAM_inst|RW~770 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~770 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~770 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2478 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2478_combout  = (\address[1]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~770_q )))) # (!\address[1]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~754_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~754_q ),
	.datad(\memory1_inst|RAM_inst|RW~770_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2478_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2478 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2479 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2479_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2478_combout  & ((\memory1_inst|RAM_inst|RW~778_q ))) # (!\memory1_inst|RAM_inst|RW~2478_combout  & (\memory1_inst|RAM_inst|RW~762_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2478_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~762_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~778_q ),
	.datad(\memory1_inst|RAM_inst|RW~2478_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2479_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2479 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N15
dffeas \memory1_inst|RAM_inst|RW~690 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~690 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~690 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~706feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~706feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~706feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~706feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~706feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N19
dffeas \memory1_inst|RAM_inst|RW~706 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~706feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~706 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~706 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2482 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2482_combout  = (\address[0]~input_o  & (\address[1]~input_o )) # (!\address[0]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~706_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~690_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~690_q ),
	.datad(\memory1_inst|RAM_inst|RW~706_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2482_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2482 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N21
dffeas \memory1_inst|RAM_inst|RW~714 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~714 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N27
dffeas \memory1_inst|RAM_inst|RW~698 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~698 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~698 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2483 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2483_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2482_combout  & (\memory1_inst|RAM_inst|RW~714_q )) # (!\memory1_inst|RAM_inst|RW~2482_combout  & ((\memory1_inst|RAM_inst|RW~698_q ))))) # (!\address[0]~input_o 
//  & (\memory1_inst|RAM_inst|RW~2482_combout ))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2482_combout ),
	.datac(\memory1_inst|RAM_inst|RW~714_q ),
	.datad(\memory1_inst|RAM_inst|RW~698_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2483_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2483 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N13
dffeas \memory1_inst|RAM_inst|RW~946 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~946 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~962feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~962feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~962feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~962feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~962feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~962 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~962feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~962 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~962 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2480 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2480_combout  = (\address[0]~input_o  & (\address[1]~input_o )) # (!\address[0]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~962_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~946_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~946_q ),
	.datad(\memory1_inst|RAM_inst|RW~962_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2480_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2480 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N3
dffeas \memory1_inst|RAM_inst|RW~970 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~970 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~970 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N21
dffeas \memory1_inst|RAM_inst|RW~954 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~954 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~954 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2481 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2481_combout  = (\memory1_inst|RAM_inst|RW~2480_combout  & (((\memory1_inst|RAM_inst|RW~970_q )) # (!\address[0]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2480_combout  & (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~954_q 
// ))))

	.dataa(\memory1_inst|RAM_inst|RW~2480_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~970_q ),
	.datad(\memory1_inst|RAM_inst|RW~954_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2481_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2481 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2484 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2484_combout  = (\address[5]~input_o  & (((\address[3]~input_o ) # (\memory1_inst|RAM_inst|RW~2481_combout )))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~2483_combout  & (!\address[3]~input_o )))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2483_combout ),
	.datac(\address[3]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2481_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2484_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2484 .lut_mask = 16'hAEA4;
defparam \memory1_inst|RAM_inst|RW~2484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2487 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2487_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2484_combout  & (\memory1_inst|RAM_inst|RW~2486_combout )) # (!\memory1_inst|RAM_inst|RW~2484_combout  & ((\memory1_inst|RAM_inst|RW~2479_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2484_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2486_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2479_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2484_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2487_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2487 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2488 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2488_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2477_combout  & ((\memory1_inst|RAM_inst|RW~2487_combout ))) # (!\memory1_inst|RAM_inst|RW~2477_combout  & (\memory1_inst|RAM_inst|RW~2456_combout )))) # 
// (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2477_combout ))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2477_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2456_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2487_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2488_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2488 .lut_mask = 16'hEC64;
defparam \memory1_inst|RAM_inst|RW~2488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~154feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~154feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~154feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~154feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~154feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N31
dffeas \memory1_inst|RAM_inst|RW~154 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~154 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~186 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~186 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \memory1_inst|RAM_inst|RW~146 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~146 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N5
dffeas \memory1_inst|RAM_inst|RW~178 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~178 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~178 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2509 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2509_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~178_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~146_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~146_q ),
	.datad(\memory1_inst|RAM_inst|RW~178_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2509_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2509 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2510 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2510_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2509_combout  & ((\memory1_inst|RAM_inst|RW~186_q ))) # (!\memory1_inst|RAM_inst|RW~2509_combout  & (\memory1_inst|RAM_inst|RW~154_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2509_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~154_q ),
	.datac(\memory1_inst|RAM_inst|RW~186_q ),
	.datad(\memory1_inst|RAM_inst|RW~2509_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2510_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2510 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N7
dffeas \memory1_inst|RAM_inst|RW~218 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~218 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N1
dffeas \memory1_inst|RAM_inst|RW~250 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~250 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \memory1_inst|RAM_inst|RW~210 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~210 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N5
dffeas \memory1_inst|RAM_inst|RW~242 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~242 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2516 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2516_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~242_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~210_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~210_q ),
	.datad(\memory1_inst|RAM_inst|RW~242_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2516_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2516 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2517 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2517_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2516_combout  & ((\memory1_inst|RAM_inst|RW~250_q ))) # (!\memory1_inst|RAM_inst|RW~2516_combout  & (\memory1_inst|RAM_inst|RW~218_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2516_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~218_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~250_q ),
	.datad(\memory1_inst|RAM_inst|RW~2516_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2517_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2517 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N21
dffeas \memory1_inst|RAM_inst|RW~26 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~26 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N23
dffeas \memory1_inst|RAM_inst|RW~58 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~58 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N1
dffeas \memory1_inst|RAM_inst|RW~18 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~18 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~50feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~50feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~50feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~50feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~50feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y17_N31
dffeas \memory1_inst|RAM_inst|RW~50 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~50 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2513 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2513_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~50_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~18_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~18_q ),
	.datad(\memory1_inst|RAM_inst|RW~50_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2513_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2513 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2514 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2514_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2513_combout  & ((\memory1_inst|RAM_inst|RW~58_q ))) # (!\memory1_inst|RAM_inst|RW~2513_combout  & (\memory1_inst|RAM_inst|RW~26_q )))) # (!\address[0]~input_o  
// & (((\memory1_inst|RAM_inst|RW~2513_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~26_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~58_q ),
	.datad(\memory1_inst|RAM_inst|RW~2513_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2514_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2514 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~90feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~90feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~90feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \memory1_inst|RAM_inst|RW~90 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~90 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N9
dffeas \memory1_inst|RAM_inst|RW~122 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~122 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N3
dffeas \memory1_inst|RAM_inst|RW~82 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~82 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~114feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~114feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~114feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N3
dffeas \memory1_inst|RAM_inst|RW~114 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~114 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~114 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2511 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2511_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~114_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~82_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~82_q ),
	.datad(\memory1_inst|RAM_inst|RW~114_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2511_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2511 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2512 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2512_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2511_combout  & ((\memory1_inst|RAM_inst|RW~122_q ))) # (!\memory1_inst|RAM_inst|RW~2511_combout  & (\memory1_inst|RAM_inst|RW~90_q )))) # (!\address[0]~input_o  
// & (((\memory1_inst|RAM_inst|RW~2511_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~90_q ),
	.datac(\memory1_inst|RAM_inst|RW~122_q ),
	.datad(\memory1_inst|RAM_inst|RW~2511_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2512_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2512 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2515 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2515_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2512_combout ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~2514_combout 
// ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2514_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2512_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2515_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2515 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2518 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2518_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2515_combout  & ((\memory1_inst|RAM_inst|RW~2517_combout ))) # (!\memory1_inst|RAM_inst|RW~2515_combout  & (\memory1_inst|RAM_inst|RW~2510_combout )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2515_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2510_combout ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2517_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2515_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2518_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2518 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~42feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~42feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~42feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N29
dffeas \memory1_inst|RAM_inst|RW~42 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3618_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~42 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N3
dffeas \memory1_inst|RAM_inst|RW~74 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~74 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~34 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~34 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \memory1_inst|RAM_inst|RW~66 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~66 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2503 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2503_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~66_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~34_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~34_q ),
	.datad(\memory1_inst|RAM_inst|RW~66_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2503_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2503 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2504 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2504_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2503_combout  & ((\memory1_inst|RAM_inst|RW~74_q ))) # (!\memory1_inst|RAM_inst|RW~2503_combout  & (\memory1_inst|RAM_inst|RW~42_q )))) # (!\address[0]~input_o  
// & (((\memory1_inst|RAM_inst|RW~2503_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~42_q ),
	.datac(\memory1_inst|RAM_inst|RW~74_q ),
	.datad(\memory1_inst|RAM_inst|RW~2503_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2504_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2504 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~106feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~106feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~106feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~106feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~106feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \memory1_inst|RAM_inst|RW~106 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~106 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \memory1_inst|RAM_inst|RW~138 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~138 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N13
dffeas \memory1_inst|RAM_inst|RW~98 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~98 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \memory1_inst|RAM_inst|RW~130 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~130 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2501 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2501_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~130_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~98_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~98_q ),
	.datad(\memory1_inst|RAM_inst|RW~130_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2501_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2501 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2502 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2502_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2501_combout  & ((\memory1_inst|RAM_inst|RW~138_q ))) # (!\memory1_inst|RAM_inst|RW~2501_combout  & (\memory1_inst|RAM_inst|RW~106_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2501_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~106_q ),
	.datac(\memory1_inst|RAM_inst|RW~138_q ),
	.datad(\memory1_inst|RAM_inst|RW~2501_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2502_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2502 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2505 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2505_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2502_combout ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~2504_combout 
// ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2504_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2502_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2505_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2505 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~258feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~258feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~258feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~258 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~258 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N1
dffeas \memory1_inst|RAM_inst|RW~266 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~266 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \memory1_inst|RAM_inst|RW~226 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~226 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~234feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~234feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~234feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~234feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~234feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \memory1_inst|RAM_inst|RW~234 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~234 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~234 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2506 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2506_combout  = (\address[0]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~234_q )))) # (!\address[0]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~226_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~226_q ),
	.datad(\memory1_inst|RAM_inst|RW~234_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2506_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2506 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2507 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2507_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2506_combout  & ((\memory1_inst|RAM_inst|RW~266_q ))) # (!\memory1_inst|RAM_inst|RW~2506_combout  & (\memory1_inst|RAM_inst|RW~258_q )))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2506_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~258_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~266_q ),
	.datad(\memory1_inst|RAM_inst|RW~2506_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2507_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2507 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N3
dffeas \memory1_inst|RAM_inst|RW~162 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~162 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~194feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~194feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~194feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~194feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~194feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N7
dffeas \memory1_inst|RAM_inst|RW~194 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~194 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2499 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2499_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~194_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~162_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~162_q ),
	.datad(\memory1_inst|RAM_inst|RW~194_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2499_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2499 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \memory1_inst|RAM_inst|RW~202 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~202 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y5_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~170feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~170feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~170feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \memory1_inst|RAM_inst|RW~170 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~170 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~170 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2500 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2500_combout  = (\memory1_inst|RAM_inst|RW~2499_combout  & (((\memory1_inst|RAM_inst|RW~202_q )) # (!\address[0]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2499_combout  & (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~170_q 
// ))))

	.dataa(\memory1_inst|RAM_inst|RW~2499_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~202_q ),
	.datad(\memory1_inst|RAM_inst|RW~170_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2500_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2500 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2508 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2508_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2505_combout  & (\memory1_inst|RAM_inst|RW~2507_combout )) # (!\memory1_inst|RAM_inst|RW~2505_combout  & ((\memory1_inst|RAM_inst|RW~2500_combout ))))) # 
// (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2505_combout ))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2505_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2507_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2500_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2508_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2508 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2519 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2519_combout  = (\address[5]~input_o  & (\address[1]~input_o )) # (!\address[5]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2508_combout ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~2518_combout 
// ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2518_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2508_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2519_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2519 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N11
dffeas \memory1_inst|RAM_inst|RW~466 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~466 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N19
dffeas \memory1_inst|RAM_inst|RW~474 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~474 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~474 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2496 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2496_combout  = (\address[2]~input_o  & (\address[0]~input_o )) # (!\address[2]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~474_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~466_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~466_q ),
	.datad(\memory1_inst|RAM_inst|RW~474_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2496_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2496 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N9
dffeas \memory1_inst|RAM_inst|RW~506 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~506 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~506 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~498feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~498feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~498feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~498feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~498feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N29
dffeas \memory1_inst|RAM_inst|RW~498 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~498feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~498 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~498 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2497 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2497_combout  = (\memory1_inst|RAM_inst|RW~2496_combout  & (((\memory1_inst|RAM_inst|RW~506_q )) # (!\address[2]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2496_combout  & (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~498_q 
// ))))

	.dataa(\memory1_inst|RAM_inst|RW~2496_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~506_q ),
	.datad(\memory1_inst|RAM_inst|RW~498_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2497_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2497 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N27
dffeas \memory1_inst|RAM_inst|RW~378 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~378 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N21
dffeas \memory1_inst|RAM_inst|RW~370 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~370 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \memory1_inst|RAM_inst|RW~338 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~338 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~338 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~346feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~346feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~346feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~346feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~346feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N9
dffeas \memory1_inst|RAM_inst|RW~346 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~346feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~346 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~346 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2489 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2489_combout  = (\address[2]~input_o  & (\address[0]~input_o )) # (!\address[2]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~346_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~338_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~338_q ),
	.datad(\memory1_inst|RAM_inst|RW~346_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2489_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2489 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2490 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2490_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2489_combout  & (\memory1_inst|RAM_inst|RW~378_q )) # (!\memory1_inst|RAM_inst|RW~2489_combout  & ((\memory1_inst|RAM_inst|RW~370_q ))))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2489_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~378_q ),
	.datac(\memory1_inst|RAM_inst|RW~370_q ),
	.datad(\memory1_inst|RAM_inst|RW~2489_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2490_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2490 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N29
dffeas \memory1_inst|RAM_inst|RW~410 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~410 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~410 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N11
dffeas \memory1_inst|RAM_inst|RW~442 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~442 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \memory1_inst|RAM_inst|RW~402 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~402 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~402 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~434feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~434feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~434feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~434feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~434feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \memory1_inst|RAM_inst|RW~434 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~434feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~434 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2491 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2491_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~434_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~402_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~402_q ),
	.datad(\memory1_inst|RAM_inst|RW~434_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2491_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2491 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2492 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2492_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2491_combout  & ((\memory1_inst|RAM_inst|RW~442_q ))) # (!\memory1_inst|RAM_inst|RW~2491_combout  & (\memory1_inst|RAM_inst|RW~410_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2491_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~410_q ),
	.datac(\memory1_inst|RAM_inst|RW~442_q ),
	.datad(\memory1_inst|RAM_inst|RW~2491_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2492_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2492 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~282feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~282feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~282feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~282feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~282feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \memory1_inst|RAM_inst|RW~282 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~282feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~282 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~282 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N5
dffeas \memory1_inst|RAM_inst|RW~314 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~314 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N27
dffeas \memory1_inst|RAM_inst|RW~274 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~274 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~274 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N3
dffeas \memory1_inst|RAM_inst|RW~306 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~306 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~306 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2493 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2493_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~306_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~274_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~274_q ),
	.datad(\memory1_inst|RAM_inst|RW~306_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2493_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2493 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2494 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2494_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2493_combout  & ((\memory1_inst|RAM_inst|RW~314_q ))) # (!\memory1_inst|RAM_inst|RW~2493_combout  & (\memory1_inst|RAM_inst|RW~282_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2493_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~282_q ),
	.datac(\memory1_inst|RAM_inst|RW~314_q ),
	.datad(\memory1_inst|RAM_inst|RW~2493_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2494_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2494 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2495 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2495_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2492_combout )) # (!\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2494_combout 
// )))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2492_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2494_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2495_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2495 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2498 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2498_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2495_combout  & (\memory1_inst|RAM_inst|RW~2497_combout )) # (!\memory1_inst|RAM_inst|RW~2495_combout  & ((\memory1_inst|RAM_inst|RW~2490_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2495_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2497_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2490_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2495_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2498_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2498 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \memory1_inst|RAM_inst|RW~418 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~418 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~418 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~450feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~450feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~450feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~450feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~450feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \memory1_inst|RAM_inst|RW~450 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~450feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3563_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~450 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~450 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2520 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2520_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~450_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~418_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~418_q ),
	.datad(\memory1_inst|RAM_inst|RW~450_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2520_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2520 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y15_N17
dffeas \memory1_inst|RAM_inst|RW~458 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~458 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \memory1_inst|RAM_inst|RW~426 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~426 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~426 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2521 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2521_combout  = (\memory1_inst|RAM_inst|RW~2520_combout  & (((\memory1_inst|RAM_inst|RW~458_q )) # (!\address[0]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2520_combout  & (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~426_q 
// ))))

	.dataa(\memory1_inst|RAM_inst|RW~2520_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~458_q ),
	.datad(\memory1_inst|RAM_inst|RW~426_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2521_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2521 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~298feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~298feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~298feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~298feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~298feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \memory1_inst|RAM_inst|RW~298 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~298feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3538_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~298 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N27
dffeas \memory1_inst|RAM_inst|RW~330 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~330 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \memory1_inst|RAM_inst|RW~290 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3539_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~290 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~290 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~322feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~322feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~322feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~322feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~322feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N11
dffeas \memory1_inst|RAM_inst|RW~322 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~322feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~322 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~322 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2524 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2524_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~322_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~290_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~290_q ),
	.datad(\memory1_inst|RAM_inst|RW~322_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2524_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2524 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2525 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2525_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2524_combout  & ((\memory1_inst|RAM_inst|RW~330_q ))) # (!\memory1_inst|RAM_inst|RW~2524_combout  & (\memory1_inst|RAM_inst|RW~298_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2524_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~298_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~330_q ),
	.datad(\memory1_inst|RAM_inst|RW~2524_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2525_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2525 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y15_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~386feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~386feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~386feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~386feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~386feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y15_N9
dffeas \memory1_inst|RAM_inst|RW~386 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~386feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~386 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~386 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \memory1_inst|RAM_inst|RW~394 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3566_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~394 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~394 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \memory1_inst|RAM_inst|RW~354 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3537_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~354 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \memory1_inst|RAM_inst|RW~362 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3540_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~362 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2522 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2522_combout  = (\address[0]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~362_q )))) # (!\address[0]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~354_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~354_q ),
	.datad(\memory1_inst|RAM_inst|RW~362_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2522_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2522 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2523 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2523_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2522_combout  & ((\memory1_inst|RAM_inst|RW~394_q ))) # (!\memory1_inst|RAM_inst|RW~2522_combout  & (\memory1_inst|RAM_inst|RW~386_q )))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2522_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~386_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~394_q ),
	.datad(\memory1_inst|RAM_inst|RW~2522_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2523_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2523 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2526 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2526_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~2523_combout )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2525_combout )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2525_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2523_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2526_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2526 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \memory1_inst|RAM_inst|RW~514 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~514 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~514 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \memory1_inst|RAM_inst|RW~522 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~522 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~522 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \memory1_inst|RAM_inst|RW~482 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~482 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \memory1_inst|RAM_inst|RW~490 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~490 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~490 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2527 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2527_combout  = (\address[0]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~490_q )))) # (!\address[0]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~482_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~482_q ),
	.datad(\memory1_inst|RAM_inst|RW~490_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2527_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2527 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2528 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2528_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2527_combout  & ((\memory1_inst|RAM_inst|RW~522_q ))) # (!\memory1_inst|RAM_inst|RW~2527_combout  & (\memory1_inst|RAM_inst|RW~514_q )))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2527_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~514_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~522_q ),
	.datad(\memory1_inst|RAM_inst|RW~2527_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2528_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2528 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y15_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2529 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2529_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2526_combout  & ((\memory1_inst|RAM_inst|RW~2528_combout ))) # (!\memory1_inst|RAM_inst|RW~2526_combout  & (\memory1_inst|RAM_inst|RW~2521_combout )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2526_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2521_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2526_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2528_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2529_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2529 .lut_mask = 16'hF858;
defparam \memory1_inst|RAM_inst|RW~2529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2530 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2530_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2519_combout  & ((\memory1_inst|RAM_inst|RW~2529_combout ))) # (!\memory1_inst|RAM_inst|RW~2519_combout  & (\memory1_inst|RAM_inst|RW~2498_combout )))) # 
// (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~2519_combout ))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2519_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2498_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2529_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2530_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2530 .lut_mask = 16'hEC64;
defparam \memory1_inst|RAM_inst|RW~2530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2531 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2531_combout  = (\address[6]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~2488_combout )))) # (!\address[6]~input_o  & (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2530_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2488_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2530_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2531_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2531 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2574 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2574_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2531_combout  & ((\memory1_inst|RAM_inst|RW~2573_combout ))) # (!\memory1_inst|RAM_inst|RW~2531_combout  & (\memory1_inst|RAM_inst|RW~2446_combout )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2531_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2446_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2573_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2531_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2574_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2574 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \memory1_inst|RAM_inst|data_out[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2574_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|data_out[1] .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N10
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[1]~7 (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out[1]~7_combout  = (\memory1_inst|input_mux_inst|data_out[4]~2_combout  & (((\memory1_inst|input_mux_inst|data_out[4]~3_combout )))) # (!\memory1_inst|input_mux_inst|data_out[4]~2_combout  & 
// ((\memory1_inst|input_mux_inst|data_out[4]~3_combout  & (\memory1_inst|ROM_inst|data_out [1])) # (!\memory1_inst|input_mux_inst|data_out[4]~3_combout  & ((\memory1_inst|RAM_inst|data_out [1])))))

	.dataa(\memory1_inst|ROM_inst|data_out [1]),
	.datab(\memory1_inst|RAM_inst|data_out [1]),
	.datac(\memory1_inst|input_mux_inst|data_out[4]~2_combout ),
	.datad(\memory1_inst|input_mux_inst|data_out[4]~3_combout ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[1]~7 .lut_mask = 16'hFA0C;
defparam \memory1_inst|input_mux_inst|data_out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneiii_lcell_comb \memory1_inst|output_ports_inst|port_out_01[1]~feeder (
// Equation(s):
// \memory1_inst|output_ports_inst|port_out_01[1]~feeder_combout  = \data_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|output_ports_inst|port_out_01[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_01[1]~feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|output_ports_inst|port_out_01[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N21
dffeas \memory1_inst|output_ports_inst|port_out_01[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|output_ports_inst|port_out_01[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|output_ports_inst|process_01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_01 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_01[1] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_01[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N19
dffeas \memory1_inst|output_ports_inst|port_out_00[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[1]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|output_ports_inst|process_00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_00 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_00[1] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_00[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[1] (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out [1] = (\memory1_inst|input_mux_inst|data_out[1]~7_combout  & (((\memory1_inst|output_ports_inst|port_out_00 [1]) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout )))) # 
// (!\memory1_inst|input_mux_inst|data_out[1]~7_combout  & (\memory1_inst|output_ports_inst|port_out_01 [1] & ((\memory1_inst|input_mux_inst|data_out[4]~13_combout ))))

	.dataa(\memory1_inst|input_mux_inst|data_out[1]~7_combout ),
	.datab(\memory1_inst|output_ports_inst|port_out_01 [1]),
	.datac(\memory1_inst|output_ports_inst|port_out_00 [1]),
	.datad(\memory1_inst|input_mux_inst|data_out[4]~13_combout ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out [1]),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[1] .lut_mask = 16'hE4AA;
defparam \memory1_inst|input_mux_inst|data_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneiii_io_ibuf \data_in[3]~input (
	.i(data_in[3]),
	.ibar(gnd),
	.o(\data_in[3]~input_o ));
// synopsys translate_off
defparam \data_in[3]~input .bus_hold = "false";
defparam \data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \memory1_inst|RAM_inst|RW~1100 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1100 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1100 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \memory1_inst|RAM_inst|RW~1356 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1356 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1356 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \memory1_inst|RAM_inst|RW~76 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~76 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N7
dffeas \memory1_inst|RAM_inst|RW~332 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~332 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2690 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2690_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~332_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~76_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~76_q ),
	.datad(\memory1_inst|RAM_inst|RW~332_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2690_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2690 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2691 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2691_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2690_combout  & ((\memory1_inst|RAM_inst|RW~1356_q ))) # (!\memory1_inst|RAM_inst|RW~2690_combout  & (\memory1_inst|RAM_inst|RW~1100_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2690_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1100_q ),
	.datac(\memory1_inst|RAM_inst|RW~1356_q ),
	.datad(\memory1_inst|RAM_inst|RW~2690_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2691_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2691 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \memory1_inst|RAM_inst|RW~1612 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1612 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1612 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \memory1_inst|RAM_inst|RW~1868 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1868 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1868 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N21
dffeas \memory1_inst|RAM_inst|RW~588 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~588 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~588 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N5
dffeas \memory1_inst|RAM_inst|RW~844 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3565_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~844 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~844 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2697 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2697_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~844_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~588_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~588_q ),
	.datad(\memory1_inst|RAM_inst|RW~844_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2697_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2697 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2698 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2698_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2697_combout  & ((\memory1_inst|RAM_inst|RW~1868_q ))) # (!\memory1_inst|RAM_inst|RW~2697_combout  & (\memory1_inst|RAM_inst|RW~1612_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2697_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1612_q ),
	.datac(\memory1_inst|RAM_inst|RW~1868_q ),
	.datad(\memory1_inst|RAM_inst|RW~2697_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2698_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2698 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1068feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1068feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1068feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1068feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1068feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N5
dffeas \memory1_inst|RAM_inst|RW~1068 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1068feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1068_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1068 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1068 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N9
dffeas \memory1_inst|RAM_inst|RW~1324 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1324 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1324 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N3
dffeas \memory1_inst|RAM_inst|RW~44 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3618_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~44 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \memory1_inst|RAM_inst|RW~300 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3538_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~300 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~300 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2694 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2694_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~300_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~44_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~44_q ),
	.datad(\memory1_inst|RAM_inst|RW~300_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2694_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2694 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2695 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2695_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2694_combout  & ((\memory1_inst|RAM_inst|RW~1324_q ))) # (!\memory1_inst|RAM_inst|RW~2694_combout  & (\memory1_inst|RAM_inst|RW~1068_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2694_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1068_q ),
	.datac(\memory1_inst|RAM_inst|RW~1324_q ),
	.datad(\memory1_inst|RAM_inst|RW~2694_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2695_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2695 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N17
dffeas \memory1_inst|RAM_inst|RW~1580 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1580 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1580 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \memory1_inst|RAM_inst|RW~1836 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1836 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1836 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \memory1_inst|RAM_inst|RW~556 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~556 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~556 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~812feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~812feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~812feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~812feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~812feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N21
dffeas \memory1_inst|RAM_inst|RW~812 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~812feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~812 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~812 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2692 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2692_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~812_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~556_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~556_q ),
	.datad(\memory1_inst|RAM_inst|RW~812_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2692_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2692 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2693 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2693_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2692_combout  & ((\memory1_inst|RAM_inst|RW~1836_q ))) # (!\memory1_inst|RAM_inst|RW~2692_combout  & (\memory1_inst|RAM_inst|RW~1580_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2692_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1580_q ),
	.datac(\memory1_inst|RAM_inst|RW~1836_q ),
	.datad(\memory1_inst|RAM_inst|RW~2692_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2693_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2693 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2696 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2696_combout  = (\address[2]~input_o  & (\address[6]~input_o )) # (!\address[2]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2693_combout ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2695_combout 
// ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2695_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2693_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2696_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2696 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2699 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2699_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2696_combout  & ((\memory1_inst|RAM_inst|RW~2698_combout ))) # (!\memory1_inst|RAM_inst|RW~2696_combout  & (\memory1_inst|RAM_inst|RW~2691_combout )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2696_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2691_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2698_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2696_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2699_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2699 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N17
dffeas \memory1_inst|RAM_inst|RW~1820 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1820 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1820 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N11
dffeas \memory1_inst|RAM_inst|RW~1564 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1564 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1564 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N7
dffeas \memory1_inst|RAM_inst|RW~540 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~540 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~796feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~796feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~796feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~796feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~796feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N31
dffeas \memory1_inst|RAM_inst|RW~796 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~796feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~796 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~796 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2659 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2659_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~796_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~540_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~540_q ),
	.datad(\memory1_inst|RAM_inst|RW~796_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2659_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2659 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2660 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2660_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2659_combout  & (\memory1_inst|RAM_inst|RW~1820_q )) # (!\memory1_inst|RAM_inst|RW~2659_combout  & ((\memory1_inst|RAM_inst|RW~1564_q ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2659_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1820_q ),
	.datac(\memory1_inst|RAM_inst|RW~1564_q ),
	.datad(\memory1_inst|RAM_inst|RW~2659_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2660_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2660 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y18_N13
dffeas \memory1_inst|RAM_inst|RW~1052 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1052 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1052 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N3
dffeas \memory1_inst|RAM_inst|RW~1308 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1308 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1308 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N19
dffeas \memory1_inst|RAM_inst|RW~28 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~28 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \memory1_inst|RAM_inst|RW~284 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~284 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2663 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2663_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~284_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~28_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~28_q ),
	.datad(\memory1_inst|RAM_inst|RW~284_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2663_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2663 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2664 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2664_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2663_combout  & ((\memory1_inst|RAM_inst|RW~1308_q ))) # (!\memory1_inst|RAM_inst|RW~2663_combout  & (\memory1_inst|RAM_inst|RW~1052_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2663_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1052_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1308_q ),
	.datad(\memory1_inst|RAM_inst|RW~2663_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2664_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2664 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N9
dffeas \memory1_inst|RAM_inst|RW~1084 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1084_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1084 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1084 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~1340 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1340 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1340 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N31
dffeas \memory1_inst|RAM_inst|RW~60 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~60 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~316feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~316feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~316feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~316feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~316feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N9
dffeas \memory1_inst|RAM_inst|RW~316 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~316 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~316 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2661 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2661_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~316_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~60_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~60_q ),
	.datad(\memory1_inst|RAM_inst|RW~316_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2661_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2661 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2662 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2662_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2661_combout  & ((\memory1_inst|RAM_inst|RW~1340_q ))) # (!\memory1_inst|RAM_inst|RW~2661_combout  & (\memory1_inst|RAM_inst|RW~1084_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2661_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1084_q ),
	.datac(\memory1_inst|RAM_inst|RW~1340_q ),
	.datad(\memory1_inst|RAM_inst|RW~2661_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2662_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2662 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2665 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2665_combout  = (\address[2]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~2662_combout )))) # (!\address[2]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2664_combout )))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2664_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2662_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2665_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2665 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N23
dffeas \memory1_inst|RAM_inst|RW~1596 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1596 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1596 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N7
dffeas \memory1_inst|RAM_inst|RW~1852 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1852 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1852 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N1
dffeas \memory1_inst|RAM_inst|RW~572 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~572 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~572 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N25
dffeas \memory1_inst|RAM_inst|RW~828 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~828 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~828 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2666 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2666_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~828_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~572_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~572_q ),
	.datad(\memory1_inst|RAM_inst|RW~828_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2666_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2666 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2667 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2667_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2666_combout  & ((\memory1_inst|RAM_inst|RW~1852_q ))) # (!\memory1_inst|RAM_inst|RW~2666_combout  & (\memory1_inst|RAM_inst|RW~1596_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2666_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1596_q ),
	.datac(\memory1_inst|RAM_inst|RW~1852_q ),
	.datad(\memory1_inst|RAM_inst|RW~2666_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2667_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2667 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2668 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2668_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2665_combout  & ((\memory1_inst|RAM_inst|RW~2667_combout ))) # (!\memory1_inst|RAM_inst|RW~2665_combout  & (\memory1_inst|RAM_inst|RW~2660_combout )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2665_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2660_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2665_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2667_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2668_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2668 .lut_mask = 16'hF858;
defparam \memory1_inst|RAM_inst|RW~2668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~1588 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1588 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1588 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N15
dffeas \memory1_inst|RAM_inst|RW~1844 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1844 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1844 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y11_N7
dffeas \memory1_inst|RAM_inst|RW~564 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~564 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~564 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~820 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~820 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~820 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2686 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2686_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~820_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~564_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~564_q ),
	.datad(\memory1_inst|RAM_inst|RW~820_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2686_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2686 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2687 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2687_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2686_combout  & ((\memory1_inst|RAM_inst|RW~1844_q ))) # (!\memory1_inst|RAM_inst|RW~2686_combout  & (\memory1_inst|RAM_inst|RW~1588_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2686_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1588_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1844_q ),
	.datad(\memory1_inst|RAM_inst|RW~2686_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2687_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2687 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1556feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1556feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1556feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1556feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1556feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N19
dffeas \memory1_inst|RAM_inst|RW~1556 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1556feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1556 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1556 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N9
dffeas \memory1_inst|RAM_inst|RW~1812 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1812 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1812 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N1
dffeas \memory1_inst|RAM_inst|RW~532 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~532 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~532 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N11
dffeas \memory1_inst|RAM_inst|RW~788 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~788 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~788 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2679 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2679_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~788_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~532_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~532_q ),
	.datad(\memory1_inst|RAM_inst|RW~788_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2679_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2679 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2680 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2680_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2679_combout  & ((\memory1_inst|RAM_inst|RW~1812_q ))) # (!\memory1_inst|RAM_inst|RW~2679_combout  & (\memory1_inst|RAM_inst|RW~1556_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2679_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1556_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1812_q ),
	.datad(\memory1_inst|RAM_inst|RW~2679_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2680_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2680 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N3
dffeas \memory1_inst|RAM_inst|RW~1044 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1044 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1044 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N15
dffeas \memory1_inst|RAM_inst|RW~1300 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1300 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1300 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N21
dffeas \memory1_inst|RAM_inst|RW~20 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~20 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~276feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~276feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~276feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~276feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~276feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N21
dffeas \memory1_inst|RAM_inst|RW~276 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~276 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2683 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2683_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~276_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~20_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~20_q ),
	.datad(\memory1_inst|RAM_inst|RW~276_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2683_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2683 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2684 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2684_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2683_combout  & ((\memory1_inst|RAM_inst|RW~1300_q ))) # (!\memory1_inst|RAM_inst|RW~2683_combout  & (\memory1_inst|RAM_inst|RW~1044_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2683_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1044_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1300_q ),
	.datad(\memory1_inst|RAM_inst|RW~2683_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2684_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2684 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \memory1_inst|RAM_inst|RW~1076 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1076_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1076 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1076 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \memory1_inst|RAM_inst|RW~1332 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1332 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1332 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N29
dffeas \memory1_inst|RAM_inst|RW~52 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~52 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N23
dffeas \memory1_inst|RAM_inst|RW~308 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~308 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~308 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2681 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2681_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~308_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~52_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~52_q ),
	.datad(\memory1_inst|RAM_inst|RW~308_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2681_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2681 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2682 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2682_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2681_combout  & ((\memory1_inst|RAM_inst|RW~1332_q ))) # (!\memory1_inst|RAM_inst|RW~2681_combout  & (\memory1_inst|RAM_inst|RW~1076_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2681_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1076_q ),
	.datac(\memory1_inst|RAM_inst|RW~1332_q ),
	.datad(\memory1_inst|RAM_inst|RW~2681_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2682_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2682 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2685 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2685_combout  = (\address[2]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~2682_combout )))) # (!\address[2]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2684_combout )))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2684_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2682_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2685_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2685 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2688 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2688_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2685_combout  & (\memory1_inst|RAM_inst|RW~2687_combout )) # (!\memory1_inst|RAM_inst|RW~2685_combout  & ((\memory1_inst|RAM_inst|RW~2680_combout ))))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2685_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2687_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2680_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2685_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2688_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2688 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~1092 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1092_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1092 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1092 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~1348 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1348 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1348 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~68 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~68 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \memory1_inst|RAM_inst|RW~324 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~324 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2669 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2669_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~324_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~68_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~68_q ),
	.datad(\memory1_inst|RAM_inst|RW~324_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2669_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2669 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2670 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2670_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2669_combout  & ((\memory1_inst|RAM_inst|RW~1348_q ))) # (!\memory1_inst|RAM_inst|RW~2669_combout  & (\memory1_inst|RAM_inst|RW~1092_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2669_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1092_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1348_q ),
	.datad(\memory1_inst|RAM_inst|RW~2669_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2670_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2670 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N5
dffeas \memory1_inst|RAM_inst|RW~1604 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1604 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1604 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N7
dffeas \memory1_inst|RAM_inst|RW~580 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~580 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~580 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~836feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~836feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~836feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~836feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~836feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~836 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~836feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~836 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~836 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2676 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2676_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~836_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~580_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~580_q ),
	.datad(\memory1_inst|RAM_inst|RW~836_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2676_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2676 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \memory1_inst|RAM_inst|RW~1860 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1860 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1860 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2677 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2677_combout  = (\memory1_inst|RAM_inst|RW~2676_combout  & (((\memory1_inst|RAM_inst|RW~1860_q ) # (!\address[7]~input_o )))) # (!\memory1_inst|RAM_inst|RW~2676_combout  & (\memory1_inst|RAM_inst|RW~1604_q  & 
// ((\address[7]~input_o ))))

	.dataa(\memory1_inst|RAM_inst|RW~1604_q ),
	.datab(\memory1_inst|RAM_inst|RW~2676_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1860_q ),
	.datad(\address[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2677_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2677 .lut_mask = 16'hE2CC;
defparam \memory1_inst|RAM_inst|RW~2677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1060feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1060feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1060feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1060feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1060feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N21
dffeas \memory1_inst|RAM_inst|RW~1060 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1060feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1060 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1060 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N11
dffeas \memory1_inst|RAM_inst|RW~1316 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1316 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1316 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \memory1_inst|RAM_inst|RW~36 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~36 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \memory1_inst|RAM_inst|RW~292 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3539_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~292 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2673 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2673_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~292_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~36_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~36_q ),
	.datad(\memory1_inst|RAM_inst|RW~292_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2673_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2673 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2674 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2674_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2673_combout  & ((\memory1_inst|RAM_inst|RW~1316_q ))) # (!\memory1_inst|RAM_inst|RW~2673_combout  & (\memory1_inst|RAM_inst|RW~1060_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2673_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1060_q ),
	.datac(\memory1_inst|RAM_inst|RW~1316_q ),
	.datad(\memory1_inst|RAM_inst|RW~2673_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2674_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2674 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y13_N9
dffeas \memory1_inst|RAM_inst|RW~1572 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1572 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1572 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N7
dffeas \memory1_inst|RAM_inst|RW~1828 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1828 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1828 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N7
dffeas \memory1_inst|RAM_inst|RW~548 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~548 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~548 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N5
dffeas \memory1_inst|RAM_inst|RW~804 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~804 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~804 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2671 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2671_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~804_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~548_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~548_q ),
	.datad(\memory1_inst|RAM_inst|RW~804_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2671_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2671 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2672 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2672_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2671_combout  & ((\memory1_inst|RAM_inst|RW~1828_q ))) # (!\memory1_inst|RAM_inst|RW~2671_combout  & (\memory1_inst|RAM_inst|RW~1572_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2671_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1572_q ),
	.datac(\memory1_inst|RAM_inst|RW~1828_q ),
	.datad(\memory1_inst|RAM_inst|RW~2671_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2672_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2672 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2675 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2675_combout  = (\address[2]~input_o  & (\address[6]~input_o )) # (!\address[2]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2672_combout ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2674_combout 
// ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2674_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2672_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2675_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2675 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2678 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2678_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2675_combout  & ((\memory1_inst|RAM_inst|RW~2677_combout ))) # (!\memory1_inst|RAM_inst|RW~2675_combout  & (\memory1_inst|RAM_inst|RW~2670_combout )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2675_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2670_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2677_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2675_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2678_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2678 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2689 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2689_combout  = (\address[1]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~2678_combout )))) # (!\address[1]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2688_combout )))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2688_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2678_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2689_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2689 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2700 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2700_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2689_combout  & (\memory1_inst|RAM_inst|RW~2699_combout )) # (!\memory1_inst|RAM_inst|RW~2689_combout  & ((\memory1_inst|RAM_inst|RW~2668_combout ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2689_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2699_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2668_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2689_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2700_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2700 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \memory1_inst|RAM_inst|RW~1484 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1484 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1484 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~460 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~460 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \memory1_inst|RAM_inst|RW~204 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~204 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N21
dffeas \memory1_inst|RAM_inst|RW~1228 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1228 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2648 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2648_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1228_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~204_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~204_q ),
	.datad(\memory1_inst|RAM_inst|RW~1228_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2648_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2648 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2649 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2649_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2648_combout  & (\memory1_inst|RAM_inst|RW~1484_q )) # (!\memory1_inst|RAM_inst|RW~2648_combout  & ((\memory1_inst|RAM_inst|RW~460_q ))))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2648_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1484_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~460_q ),
	.datad(\memory1_inst|RAM_inst|RW~2648_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2649_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2649 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N19
dffeas \memory1_inst|RAM_inst|RW~972 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~972 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \memory1_inst|RAM_inst|RW~1996 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1996 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1996 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N9
dffeas \memory1_inst|RAM_inst|RW~716 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~716 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~716 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N15
dffeas \memory1_inst|RAM_inst|RW~1740 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1740 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1740 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2655 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2655_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1740_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~716_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~716_q ),
	.datad(\memory1_inst|RAM_inst|RW~1740_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2655_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2655 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2656 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2656_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2655_combout  & ((\memory1_inst|RAM_inst|RW~1996_q ))) # (!\memory1_inst|RAM_inst|RW~2655_combout  & (\memory1_inst|RAM_inst|RW~972_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2655_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~972_q ),
	.datac(\memory1_inst|RAM_inst|RW~1996_q ),
	.datad(\memory1_inst|RAM_inst|RW~2655_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2656_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2656 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \memory1_inst|RAM_inst|RW~452 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3563_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~452 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~452 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \memory1_inst|RAM_inst|RW~1476 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1476 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1476 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N27
dffeas \memory1_inst|RAM_inst|RW~196 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~196 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1220feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1220feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1220feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1220feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1220feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \memory1_inst|RAM_inst|RW~1220 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1220 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2652 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2652_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1220_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~196_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~196_q ),
	.datad(\memory1_inst|RAM_inst|RW~1220_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2652_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2652 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2653 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2653_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2652_combout  & ((\memory1_inst|RAM_inst|RW~1476_q ))) # (!\memory1_inst|RAM_inst|RW~2652_combout  & (\memory1_inst|RAM_inst|RW~452_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2652_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~452_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1476_q ),
	.datad(\memory1_inst|RAM_inst|RW~2652_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2653_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2653 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~964feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~964feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~964feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~964feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~964feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N13
dffeas \memory1_inst|RAM_inst|RW~964 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~964feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~964 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~964 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N11
dffeas \memory1_inst|RAM_inst|RW~1988 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1988 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1988 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y11_N29
dffeas \memory1_inst|RAM_inst|RW~708 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~708 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~708 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N19
dffeas \memory1_inst|RAM_inst|RW~1732 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1732 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1732 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2650 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2650_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1732_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~708_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~708_q ),
	.datad(\memory1_inst|RAM_inst|RW~1732_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2650_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2650 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2651 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2651_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2650_combout  & ((\memory1_inst|RAM_inst|RW~1988_q ))) # (!\memory1_inst|RAM_inst|RW~2650_combout  & (\memory1_inst|RAM_inst|RW~964_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2650_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~964_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1988_q ),
	.datad(\memory1_inst|RAM_inst|RW~2650_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2651_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2651 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2654 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2654_combout  = (\address[6]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~2651_combout )))) # (!\address[6]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2653_combout )))

	.dataa(\address[6]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2653_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2651_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2654_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2654 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2657 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2657_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2654_combout  & ((\memory1_inst|RAM_inst|RW~2656_combout ))) # (!\memory1_inst|RAM_inst|RW~2654_combout  & (\memory1_inst|RAM_inst|RW~2649_combout )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2654_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2649_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2656_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2654_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2657_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2657 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N17
dffeas \memory1_inst|RAM_inst|RW~700 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~700 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~700 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N7
dffeas \memory1_inst|RAM_inst|RW~956 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~956 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~956 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2624 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2624_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~956_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~700_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~700_q ),
	.datad(\memory1_inst|RAM_inst|RW~956_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2624_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2624 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N5
dffeas \memory1_inst|RAM_inst|RW~1980 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1980 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1980 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N23
dffeas \memory1_inst|RAM_inst|RW~1724 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1724 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1724 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2625 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2625_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2624_combout  & (\memory1_inst|RAM_inst|RW~1980_q )) # (!\memory1_inst|RAM_inst|RW~2624_combout  & ((\memory1_inst|RAM_inst|RW~1724_q ))))) # 
// (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2624_combout ))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2624_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1980_q ),
	.datad(\memory1_inst|RAM_inst|RW~1724_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2625_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2625 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N27
dffeas \memory1_inst|RAM_inst|RW~1468 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1468 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1468 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N23
dffeas \memory1_inst|RAM_inst|RW~444 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~444 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \memory1_inst|RAM_inst|RW~188 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~188 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \memory1_inst|RAM_inst|RW~1212 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1212 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2617 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2617_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1212_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~188_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~188_q ),
	.datad(\memory1_inst|RAM_inst|RW~1212_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2617_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2617 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2618 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2618_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2617_combout  & (\memory1_inst|RAM_inst|RW~1468_q )) # (!\memory1_inst|RAM_inst|RW~2617_combout  & ((\memory1_inst|RAM_inst|RW~444_q ))))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2617_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1468_q ),
	.datac(\memory1_inst|RAM_inst|RW~444_q ),
	.datad(\memory1_inst|RAM_inst|RW~2617_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2618_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2618 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y14_N21
dffeas \memory1_inst|RAM_inst|RW~948 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~948 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~948 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N7
dffeas \memory1_inst|RAM_inst|RW~1972 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1972 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1972 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~692 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~692 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \memory1_inst|RAM_inst|RW~1716 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1716 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2619 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2619_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1716_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~692_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~692_q ),
	.datad(\memory1_inst|RAM_inst|RW~1716_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2619_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2619 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2620 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2620_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2619_combout  & ((\memory1_inst|RAM_inst|RW~1972_q ))) # (!\memory1_inst|RAM_inst|RW~2619_combout  & (\memory1_inst|RAM_inst|RW~948_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2619_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~948_q ),
	.datac(\memory1_inst|RAM_inst|RW~1972_q ),
	.datad(\memory1_inst|RAM_inst|RW~2619_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2620_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2620 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \memory1_inst|RAM_inst|RW~436 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~436 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~436 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \memory1_inst|RAM_inst|RW~1460 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1460 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1460 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N23
dffeas \memory1_inst|RAM_inst|RW~180 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~180 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1204feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1204feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1204feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N11
dffeas \memory1_inst|RAM_inst|RW~1204 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1204 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1204 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2621 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2621_combout  = (\address[7]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1204_q )))) # (!\address[7]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~180_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~180_q ),
	.datad(\memory1_inst|RAM_inst|RW~1204_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2621_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2621 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2622 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2622_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2621_combout  & ((\memory1_inst|RAM_inst|RW~1460_q ))) # (!\memory1_inst|RAM_inst|RW~2621_combout  & (\memory1_inst|RAM_inst|RW~436_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2621_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~436_q ),
	.datac(\memory1_inst|RAM_inst|RW~1460_q ),
	.datad(\memory1_inst|RAM_inst|RW~2621_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2622_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2622 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2623 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2623_combout  = (\address[0]~input_o  & (\address[6]~input_o )) # (!\address[0]~input_o  & ((\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2620_combout )) # (!\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2622_combout 
// )))))

	.dataa(\address[0]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2620_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2622_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2623_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2623 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2626 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2626_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2623_combout  & (\memory1_inst|RAM_inst|RW~2625_combout )) # (!\memory1_inst|RAM_inst|RW~2623_combout  & ((\memory1_inst|RAM_inst|RW~2618_combout ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2623_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2625_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2618_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2623_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2626_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2626 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \memory1_inst|RAM_inst|RW~1428 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1428 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1428 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \memory1_inst|RAM_inst|RW~1436 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1436 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1436 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N11
dffeas \memory1_inst|RAM_inst|RW~404 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~404 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~404 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~412feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~412feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~412feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~412feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~412feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N25
dffeas \memory1_inst|RAM_inst|RW~412 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~412feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~412 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~412 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2637 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2637_combout  = (\address[7]~input_o  & (\address[0]~input_o )) # (!\address[7]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~412_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~404_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~404_q ),
	.datad(\memory1_inst|RAM_inst|RW~412_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2637_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2637 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2638 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2638_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2637_combout  & ((\memory1_inst|RAM_inst|RW~1436_q ))) # (!\memory1_inst|RAM_inst|RW~2637_combout  & (\memory1_inst|RAM_inst|RW~1428_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2637_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1428_q ),
	.datac(\memory1_inst|RAM_inst|RW~1436_q ),
	.datad(\memory1_inst|RAM_inst|RW~2637_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2638_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2638 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N23
dffeas \memory1_inst|RAM_inst|RW~1940 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1940 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1940 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N17
dffeas \memory1_inst|RAM_inst|RW~1948 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1948 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1948 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \memory1_inst|RAM_inst|RW~916 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~916 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~916 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~924feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~924feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~924feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~924feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~924feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y18_N19
dffeas \memory1_inst|RAM_inst|RW~924 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~924feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~924 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~924 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2644 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2644_combout  = (\address[0]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~924_q )))) # (!\address[0]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~916_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~916_q ),
	.datad(\memory1_inst|RAM_inst|RW~924_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2644_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2644 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2645 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2645_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2644_combout  & ((\memory1_inst|RAM_inst|RW~1948_q ))) # (!\memory1_inst|RAM_inst|RW~2644_combout  & (\memory1_inst|RAM_inst|RW~1940_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2644_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1940_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1948_q ),
	.datad(\memory1_inst|RAM_inst|RW~2644_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2645_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2645 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N9
dffeas \memory1_inst|RAM_inst|RW~660 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~660 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~660 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~668feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~668feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~668feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~668feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~668feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N25
dffeas \memory1_inst|RAM_inst|RW~668 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3601_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~668 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~668 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2639 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2639_combout  = (\address[7]~input_o  & (\address[0]~input_o )) # (!\address[7]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~668_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~660_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~660_q ),
	.datad(\memory1_inst|RAM_inst|RW~668_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2639_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2639 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y17_N27
dffeas \memory1_inst|RAM_inst|RW~1692 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1692 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1692 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N13
dffeas \memory1_inst|RAM_inst|RW~1684 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1684 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2640 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2640_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2639_combout  & (\memory1_inst|RAM_inst|RW~1692_q )) # (!\memory1_inst|RAM_inst|RW~2639_combout  & ((\memory1_inst|RAM_inst|RW~1684_q ))))) # 
// (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2639_combout ))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2639_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1692_q ),
	.datad(\memory1_inst|RAM_inst|RW~1684_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2640_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2640 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \memory1_inst|RAM_inst|RW~1172 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1172 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1172 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y17_N21
dffeas \memory1_inst|RAM_inst|RW~1180 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1180 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1180 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \memory1_inst|RAM_inst|RW~148 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~148 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N3
dffeas \memory1_inst|RAM_inst|RW~156 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~156 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2641 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2641_combout  = (\address[0]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~156_q )))) # (!\address[0]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~148_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~148_q ),
	.datad(\memory1_inst|RAM_inst|RW~156_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2641_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2641 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2642 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2642_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2641_combout  & ((\memory1_inst|RAM_inst|RW~1180_q ))) # (!\memory1_inst|RAM_inst|RW~2641_combout  & (\memory1_inst|RAM_inst|RW~1172_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2641_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1172_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1180_q ),
	.datad(\memory1_inst|RAM_inst|RW~2641_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2642_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2642 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2643 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2643_combout  = (\address[6]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~2640_combout )))) # (!\address[6]~input_o  & (!\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2642_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2640_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2642_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2643_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2643 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2646 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2646_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2643_combout  & ((\memory1_inst|RAM_inst|RW~2645_combout ))) # (!\memory1_inst|RAM_inst|RW~2643_combout  & (\memory1_inst|RAM_inst|RW~2638_combout )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2643_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2638_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2645_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2643_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2646_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2646 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N3
dffeas \memory1_inst|RAM_inst|RW~1444 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1444 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1444 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \memory1_inst|RAM_inst|RW~1452 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1452 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1452 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \memory1_inst|RAM_inst|RW~420 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~420 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~420 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~428feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~428feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~428feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~428feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~428feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \memory1_inst|RAM_inst|RW~428 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~428feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~428 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~428 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2627 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2627_combout  = (\address[7]~input_o  & (\address[0]~input_o )) # (!\address[7]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~428_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~420_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~420_q ),
	.datad(\memory1_inst|RAM_inst|RW~428_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2627_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2627 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2628 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2628_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2627_combout  & ((\memory1_inst|RAM_inst|RW~1452_q ))) # (!\memory1_inst|RAM_inst|RW~2627_combout  & (\memory1_inst|RAM_inst|RW~1444_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2627_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1444_q ),
	.datac(\memory1_inst|RAM_inst|RW~1452_q ),
	.datad(\memory1_inst|RAM_inst|RW~2627_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2628_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2628 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1956feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1956feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1956feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1956feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1956feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N29
dffeas \memory1_inst|RAM_inst|RW~1956 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1956feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1956 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1956 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N1
dffeas \memory1_inst|RAM_inst|RW~1964 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1964 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1964 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N31
dffeas \memory1_inst|RAM_inst|RW~932 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3543_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~932 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~940feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~940feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~940feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~940feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~940feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~940 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~940feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3542_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~940 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~940 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2634 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2634_combout  = (\address[0]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~940_q )))) # (!\address[0]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~932_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~932_q ),
	.datad(\memory1_inst|RAM_inst|RW~940_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2634_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2634 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2635 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2635_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2634_combout  & ((\memory1_inst|RAM_inst|RW~1964_q ))) # (!\memory1_inst|RAM_inst|RW~2634_combout  & (\memory1_inst|RAM_inst|RW~1956_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2634_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1956_q ),
	.datac(\memory1_inst|RAM_inst|RW~1964_q ),
	.datad(\memory1_inst|RAM_inst|RW~2634_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2635_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2635 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1188feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1188feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1188feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1188feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1188feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N9
dffeas \memory1_inst|RAM_inst|RW~1188 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1188 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1188 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N21
dffeas \memory1_inst|RAM_inst|RW~1196 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1196 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1196 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N5
dffeas \memory1_inst|RAM_inst|RW~164 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~164 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \memory1_inst|RAM_inst|RW~172 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~172 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~172 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2631 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2631_combout  = (\address[0]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~172_q )))) # (!\address[0]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~164_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~164_q ),
	.datad(\memory1_inst|RAM_inst|RW~172_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2631_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2631 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2632 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2632_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2631_combout  & ((\memory1_inst|RAM_inst|RW~1196_q ))) # (!\memory1_inst|RAM_inst|RW~2631_combout  & (\memory1_inst|RAM_inst|RW~1188_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2631_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1188_q ),
	.datac(\memory1_inst|RAM_inst|RW~1196_q ),
	.datad(\memory1_inst|RAM_inst|RW~2631_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2632_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2632 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1700feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1700feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1700feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1700feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1700feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N15
dffeas \memory1_inst|RAM_inst|RW~1700 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1700feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1700 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1700 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N7
dffeas \memory1_inst|RAM_inst|RW~1708 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1708 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1708 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N23
dffeas \memory1_inst|RAM_inst|RW~676 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~676 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~676 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~684feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~684feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~684feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~684feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~684feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \memory1_inst|RAM_inst|RW~684 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~684feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~684 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~684 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2629 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2629_combout  = (\address[7]~input_o  & (\address[0]~input_o )) # (!\address[7]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~684_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~676_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~676_q ),
	.datad(\memory1_inst|RAM_inst|RW~684_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2629_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2629 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2630 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2630_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2629_combout  & ((\memory1_inst|RAM_inst|RW~1708_q ))) # (!\memory1_inst|RAM_inst|RW~2629_combout  & (\memory1_inst|RAM_inst|RW~1700_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2629_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1700_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1708_q ),
	.datad(\memory1_inst|RAM_inst|RW~2629_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2630_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2630 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2633 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2633_combout  = (\address[6]~input_o  & (((\address[5]~input_o ) # (\memory1_inst|RAM_inst|RW~2630_combout )))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2632_combout  & (!\address[5]~input_o )))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2632_combout ),
	.datac(\address[5]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2630_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2633_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2633 .lut_mask = 16'hAEA4;
defparam \memory1_inst|RAM_inst|RW~2633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2636 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2636_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2633_combout  & ((\memory1_inst|RAM_inst|RW~2635_combout ))) # (!\memory1_inst|RAM_inst|RW~2633_combout  & (\memory1_inst|RAM_inst|RW~2628_combout )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2633_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2628_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2635_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2633_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2636_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2636 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2647 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2647_combout  = (\address[1]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2636_combout )))) # (!\address[1]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2646_combout )))

	.dataa(\address[1]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2646_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2636_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2647_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2647 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2658 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2658_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2647_combout  & (\memory1_inst|RAM_inst|RW~2657_combout )) # (!\memory1_inst|RAM_inst|RW~2647_combout  & ((\memory1_inst|RAM_inst|RW~2626_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2647_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2657_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2626_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2647_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2658_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2658 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2701 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2701_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2658_combout ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2700_combout 
// ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2700_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2658_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2701_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2701 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1900feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1900feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1900feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1900feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1900feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~1900 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1900feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1900 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1900 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N3
dffeas \memory1_inst|RAM_inst|RW~1644 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1644 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1644 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N3
dffeas \memory1_inst|RAM_inst|RW~620 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~620 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N29
dffeas \memory1_inst|RAM_inst|RW~876 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3536_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~876 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~876 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2582 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2582_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~876_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~620_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~620_q ),
	.datad(\memory1_inst|RAM_inst|RW~876_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2582_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2582 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2583 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2583_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2582_combout  & (\memory1_inst|RAM_inst|RW~1900_q )) # (!\memory1_inst|RAM_inst|RW~2582_combout  & ((\memory1_inst|RAM_inst|RW~1644_q ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2582_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1900_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1644_q ),
	.datad(\memory1_inst|RAM_inst|RW~2582_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2583_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2583 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1388feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1388feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1388feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1388feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1388feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~1388 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1388feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1388 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1388 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N5
dffeas \memory1_inst|RAM_inst|RW~1132 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1132 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1132 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \memory1_inst|RAM_inst|RW~108 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~108 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~364 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3540_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~364 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2575 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2575_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~364_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~108_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~108_q ),
	.datad(\memory1_inst|RAM_inst|RW~364_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2575_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2575 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2576 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2576_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2575_combout  & (\memory1_inst|RAM_inst|RW~1388_q )) # (!\memory1_inst|RAM_inst|RW~2575_combout  & ((\memory1_inst|RAM_inst|RW~1132_q ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2575_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1388_q ),
	.datac(\memory1_inst|RAM_inst|RW~1132_q ),
	.datad(\memory1_inst|RAM_inst|RW~2575_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2576_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2576 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1116feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1116feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1116feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1116feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1116feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N25
dffeas \memory1_inst|RAM_inst|RW~1116 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1116feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1116 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1116 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N13
dffeas \memory1_inst|RAM_inst|RW~1372 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1372 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1372 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N5
dffeas \memory1_inst|RAM_inst|RW~92 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~92 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~348 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~348 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~348 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2579 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2579_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~348_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~92_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~92_q ),
	.datad(\memory1_inst|RAM_inst|RW~348_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2579_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2579 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2580 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2580_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2579_combout  & ((\memory1_inst|RAM_inst|RW~1372_q ))) # (!\memory1_inst|RAM_inst|RW~2579_combout  & (\memory1_inst|RAM_inst|RW~1116_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2579_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1116_q ),
	.datac(\memory1_inst|RAM_inst|RW~1372_q ),
	.datad(\memory1_inst|RAM_inst|RW~2579_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2580_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2580 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1628feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1628feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1628feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1628feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1628feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N9
dffeas \memory1_inst|RAM_inst|RW~1628 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1628feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1628 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1628 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y14_N3
dffeas \memory1_inst|RAM_inst|RW~1884 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1884 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1884 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~604 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~604 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~604 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N19
dffeas \memory1_inst|RAM_inst|RW~860 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~860 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~860 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2577 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2577_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~860_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~604_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~604_q ),
	.datad(\memory1_inst|RAM_inst|RW~860_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2577_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2577 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2578 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2578_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2577_combout  & ((\memory1_inst|RAM_inst|RW~1884_q ))) # (!\memory1_inst|RAM_inst|RW~2577_combout  & (\memory1_inst|RAM_inst|RW~1628_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2577_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1628_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1884_q ),
	.datad(\memory1_inst|RAM_inst|RW~2577_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2578_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2578 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2581 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2581_combout  = (\address[1]~input_o  & (\address[6]~input_o )) # (!\address[1]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2578_combout ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2580_combout 
// ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2580_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2578_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2581_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2581 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2584 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2584_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2581_combout  & (\memory1_inst|RAM_inst|RW~2583_combout )) # (!\memory1_inst|RAM_inst|RW~2581_combout  & ((\memory1_inst|RAM_inst|RW~2576_combout ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2581_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2583_combout ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2576_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2581_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2584_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2584 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y13_N29
dffeas \memory1_inst|RAM_inst|RW~1636 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1636 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1636 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y13_N21
dffeas \memory1_inst|RAM_inst|RW~1892 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3652_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1892 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1892 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y12_N9
dffeas \memory1_inst|RAM_inst|RW~612 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~612 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N11
dffeas \memory1_inst|RAM_inst|RW~868 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~868 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~868 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2602 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2602_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~868_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~612_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~612_q ),
	.datad(\memory1_inst|RAM_inst|RW~868_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2602_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2602 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2603 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2603_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2602_combout  & ((\memory1_inst|RAM_inst|RW~1892_q ))) # (!\memory1_inst|RAM_inst|RW~2602_combout  & (\memory1_inst|RAM_inst|RW~1636_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2602_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1636_q ),
	.datac(\memory1_inst|RAM_inst|RW~1892_q ),
	.datad(\memory1_inst|RAM_inst|RW~2602_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2603_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2603 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1620feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1620feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1620feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1620feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1620feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N31
dffeas \memory1_inst|RAM_inst|RW~1620 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1620feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1620 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1620 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N27
dffeas \memory1_inst|RAM_inst|RW~1876 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1876 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1876 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N7
dffeas \memory1_inst|RAM_inst|RW~596 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~596 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~852feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~852feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~852feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~852feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~852feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N21
dffeas \memory1_inst|RAM_inst|RW~852 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~852feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~852 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~852 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2597 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2597_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~852_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~596_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~596_q ),
	.datad(\memory1_inst|RAM_inst|RW~852_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2597_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2597 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2598 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2598_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2597_combout  & ((\memory1_inst|RAM_inst|RW~1876_q ))) # (!\memory1_inst|RAM_inst|RW~2597_combout  & (\memory1_inst|RAM_inst|RW~1620_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2597_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1620_q ),
	.datac(\memory1_inst|RAM_inst|RW~1876_q ),
	.datad(\memory1_inst|RAM_inst|RW~2597_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2598_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2598 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N5
dffeas \memory1_inst|RAM_inst|RW~1108 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1108 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1108 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N29
dffeas \memory1_inst|RAM_inst|RW~1364 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1364 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1364 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N7
dffeas \memory1_inst|RAM_inst|RW~84 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~84 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~340feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~340feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~340feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~340feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~340feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \memory1_inst|RAM_inst|RW~340 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~340feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~340 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~340 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2599 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2599_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~340_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~84_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~84_q ),
	.datad(\memory1_inst|RAM_inst|RW~340_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2599_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2599 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2600 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2600_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2599_combout  & ((\memory1_inst|RAM_inst|RW~1364_q ))) # (!\memory1_inst|RAM_inst|RW~2599_combout  & (\memory1_inst|RAM_inst|RW~1108_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2599_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1108_q ),
	.datac(\memory1_inst|RAM_inst|RW~1364_q ),
	.datad(\memory1_inst|RAM_inst|RW~2599_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2600_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2600 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2601 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2601_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~2598_combout )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2600_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2598_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2600_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2601_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2601 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N3
dffeas \memory1_inst|RAM_inst|RW~1380 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1380 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1380 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y13_N7
dffeas \memory1_inst|RAM_inst|RW~1124 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1124 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1124 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N25
dffeas \memory1_inst|RAM_inst|RW~100 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~100 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \memory1_inst|RAM_inst|RW~356 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3537_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~356 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~356 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2595 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2595_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~356_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~100_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~100_q ),
	.datad(\memory1_inst|RAM_inst|RW~356_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2595_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2595 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2596 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2596_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2595_combout  & (\memory1_inst|RAM_inst|RW~1380_q )) # (!\memory1_inst|RAM_inst|RW~2595_combout  & ((\memory1_inst|RAM_inst|RW~1124_q ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2595_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1380_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1124_q ),
	.datad(\memory1_inst|RAM_inst|RW~2595_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2596_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2596 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2604 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2604_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2601_combout  & (\memory1_inst|RAM_inst|RW~2603_combout )) # (!\memory1_inst|RAM_inst|RW~2601_combout  & ((\memory1_inst|RAM_inst|RW~2596_combout ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2601_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2603_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2601_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2596_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2604_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2604 .lut_mask = 16'hDAD0;
defparam \memory1_inst|RAM_inst|RW~2604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1668feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1668feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1668feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1668feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1668feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N11
dffeas \memory1_inst|RAM_inst|RW~1668 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1668 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1668 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N9
dffeas \memory1_inst|RAM_inst|RW~1924 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1924 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1924 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \memory1_inst|RAM_inst|RW~644 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~644 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~644 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N29
dffeas \memory1_inst|RAM_inst|RW~900 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~900 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~900 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2592 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2592_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~900_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~644_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~644_q ),
	.datad(\memory1_inst|RAM_inst|RW~900_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2592_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2592 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2593 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2593_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2592_combout  & ((\memory1_inst|RAM_inst|RW~1924_q ))) # (!\memory1_inst|RAM_inst|RW~2592_combout  & (\memory1_inst|RAM_inst|RW~1668_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2592_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1668_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1924_q ),
	.datad(\memory1_inst|RAM_inst|RW~2592_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2593_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2593 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N15
dffeas \memory1_inst|RAM_inst|RW~1412 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1412 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1412 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~1156 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1156 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1156 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \memory1_inst|RAM_inst|RW~132 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~132 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N23
dffeas \memory1_inst|RAM_inst|RW~388 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~388 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2585 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2585_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~388_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~132_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~132_q ),
	.datad(\memory1_inst|RAM_inst|RW~388_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2585_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2585 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2586 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2586_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2585_combout  & (\memory1_inst|RAM_inst|RW~1412_q )) # (!\memory1_inst|RAM_inst|RW~2585_combout  & ((\memory1_inst|RAM_inst|RW~1156_q ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2585_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1412_q ),
	.datac(\memory1_inst|RAM_inst|RW~1156_q ),
	.datad(\memory1_inst|RAM_inst|RW~2585_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2586_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2586 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1652feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1652feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1652feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1652feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1652feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N3
dffeas \memory1_inst|RAM_inst|RW~1652 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1652feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1652 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1652 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~1908 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1908 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1908 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N1
dffeas \memory1_inst|RAM_inst|RW~628 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~628 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~628 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y14_N13
dffeas \memory1_inst|RAM_inst|RW~884 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~884 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~884 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2587 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2587_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~884_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~628_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~628_q ),
	.datad(\memory1_inst|RAM_inst|RW~884_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2587_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2587 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2588 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2588_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2587_combout  & ((\memory1_inst|RAM_inst|RW~1908_q ))) # (!\memory1_inst|RAM_inst|RW~2587_combout  & (\memory1_inst|RAM_inst|RW~1652_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2587_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1652_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1908_q ),
	.datad(\memory1_inst|RAM_inst|RW~2587_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2588_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2588 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~1140 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1140 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1140 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N31
dffeas \memory1_inst|RAM_inst|RW~1396 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1396 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1396 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N13
dffeas \memory1_inst|RAM_inst|RW~116 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~116 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N11
dffeas \memory1_inst|RAM_inst|RW~372 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~372 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~372 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2589 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2589_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~372_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~116_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~116_q ),
	.datad(\memory1_inst|RAM_inst|RW~372_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2589_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2589 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2590 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2590_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2589_combout  & ((\memory1_inst|RAM_inst|RW~1396_q ))) # (!\memory1_inst|RAM_inst|RW~2589_combout  & (\memory1_inst|RAM_inst|RW~1140_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2589_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1140_q ),
	.datac(\memory1_inst|RAM_inst|RW~1396_q ),
	.datad(\memory1_inst|RAM_inst|RW~2589_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2590_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2590 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2591 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2591_combout  = (\address[1]~input_o  & (\address[6]~input_o )) # (!\address[1]~input_o  & ((\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2588_combout )) # (!\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2590_combout 
// )))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2588_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2590_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2591_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2591 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2594 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2594_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2591_combout  & (\memory1_inst|RAM_inst|RW~2593_combout )) # (!\memory1_inst|RAM_inst|RW~2591_combout  & ((\memory1_inst|RAM_inst|RW~2586_combout ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2591_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2593_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2586_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2591_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2594_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2594 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2605 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2605_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2594_combout ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2604_combout 
// ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2604_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2594_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2605_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2605 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \memory1_inst|RAM_inst|RW~1676 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1676 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1676 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N1
dffeas \memory1_inst|RAM_inst|RW~1932 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1932 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1932 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \memory1_inst|RAM_inst|RW~652 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~652 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~652 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~908feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~908feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~908feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~908feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~908feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \memory1_inst|RAM_inst|RW~908 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~908feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~908 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~908 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2613 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2613_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~908_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~652_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~652_q ),
	.datad(\memory1_inst|RAM_inst|RW~908_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2613_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2613 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2614 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2614_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2613_combout  & ((\memory1_inst|RAM_inst|RW~1932_q ))) # (!\memory1_inst|RAM_inst|RW~2613_combout  & (\memory1_inst|RAM_inst|RW~1676_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2613_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1676_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1932_q ),
	.datad(\memory1_inst|RAM_inst|RW~2613_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2614_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2614 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N13
dffeas \memory1_inst|RAM_inst|RW~1420 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1420 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1420 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y12_N23
dffeas \memory1_inst|RAM_inst|RW~1164 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1164 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1164 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N27
dffeas \memory1_inst|RAM_inst|RW~140 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~140 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N1
dffeas \memory1_inst|RAM_inst|RW~396 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3566_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~396 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~396 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2606 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2606_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~396_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~140_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~140_q ),
	.datad(\memory1_inst|RAM_inst|RW~396_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2606_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2606 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2607 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2607_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2606_combout  & (\memory1_inst|RAM_inst|RW~1420_q )) # (!\memory1_inst|RAM_inst|RW~2606_combout  & ((\memory1_inst|RAM_inst|RW~1164_q ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2606_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1420_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1164_q ),
	.datad(\memory1_inst|RAM_inst|RW~2606_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2607_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2607 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1660feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1660feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1660feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1660feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1660feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N29
dffeas \memory1_inst|RAM_inst|RW~1660 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1660feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1660 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1660 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N31
dffeas \memory1_inst|RAM_inst|RW~1916 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1916 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1916 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N1
dffeas \memory1_inst|RAM_inst|RW~636 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~636 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N7
dffeas \memory1_inst|RAM_inst|RW~892 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~892 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~892 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2608 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2608_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~892_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~636_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~636_q ),
	.datad(\memory1_inst|RAM_inst|RW~892_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2608_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2608 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2609 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2609_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2608_combout  & ((\memory1_inst|RAM_inst|RW~1916_q ))) # (!\memory1_inst|RAM_inst|RW~2608_combout  & (\memory1_inst|RAM_inst|RW~1660_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2608_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1660_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1916_q ),
	.datad(\memory1_inst|RAM_inst|RW~2608_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2609_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2609 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1148feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1148feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1148feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1148feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1148feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N27
dffeas \memory1_inst|RAM_inst|RW~1148 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1148 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1148 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N9
dffeas \memory1_inst|RAM_inst|RW~1404 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1404 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1404 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N1
dffeas \memory1_inst|RAM_inst|RW~124 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~124 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~380feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~380feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~380feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~380feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~380feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \memory1_inst|RAM_inst|RW~380 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~380 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~380 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2610 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2610_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~380_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~124_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~124_q ),
	.datad(\memory1_inst|RAM_inst|RW~380_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2610_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2610 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2611 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2611_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2610_combout  & ((\memory1_inst|RAM_inst|RW~1404_q ))) # (!\memory1_inst|RAM_inst|RW~2610_combout  & (\memory1_inst|RAM_inst|RW~1148_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2610_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1148_q ),
	.datac(\memory1_inst|RAM_inst|RW~1404_q ),
	.datad(\memory1_inst|RAM_inst|RW~2610_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2611_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2611 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2612 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2612_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~2609_combout )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2611_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2609_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2611_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2612_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2612 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2615 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2615_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2612_combout  & (\memory1_inst|RAM_inst|RW~2614_combout )) # (!\memory1_inst|RAM_inst|RW~2612_combout  & ((\memory1_inst|RAM_inst|RW~2607_combout ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2612_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2614_combout ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2607_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2612_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2615_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2615 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2616 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2616_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2605_combout  & ((\memory1_inst|RAM_inst|RW~2615_combout ))) # (!\memory1_inst|RAM_inst|RW~2605_combout  & (\memory1_inst|RAM_inst|RW~2584_combout )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2605_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2584_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2605_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2615_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2616_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2616 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~2616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \memory1_inst|RAM_inst|RW~524 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~524 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~524 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~1548 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1548 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1548 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~492 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~492 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~492 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1516feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1516feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1516feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1516feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1516feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \memory1_inst|RAM_inst|RW~1516 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1516feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1516 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1516 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2733 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2733_combout  = (\address[2]~input_o  & (\address[7]~input_o )) # (!\address[2]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1516_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~492_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~492_q ),
	.datad(\memory1_inst|RAM_inst|RW~1516_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2733_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2733 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2734 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2734_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2733_combout  & ((\memory1_inst|RAM_inst|RW~1548_q ))) # (!\memory1_inst|RAM_inst|RW~2733_combout  & (\memory1_inst|RAM_inst|RW~524_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2733_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~524_q ),
	.datac(\memory1_inst|RAM_inst|RW~1548_q ),
	.datad(\memory1_inst|RAM_inst|RW~2733_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2734_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2734 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2028feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2028feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2028feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2028feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~2028feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~2028 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2028feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2028 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2028 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N17
dffeas \memory1_inst|RAM_inst|RW~2060 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2060_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2060 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2060 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \memory1_inst|RAM_inst|RW~1004 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1004 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1004 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1036feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1036feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1036feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1036feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1036feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N31
dffeas \memory1_inst|RAM_inst|RW~1036 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1036feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1036 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1036 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2740 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2740_combout  = (\address[7]~input_o  & (\address[2]~input_o )) # (!\address[7]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~1036_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1004_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1004_q ),
	.datad(\memory1_inst|RAM_inst|RW~1036_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2740_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2740 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2741 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2741_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2740_combout  & ((\memory1_inst|RAM_inst|RW~2060_q ))) # (!\memory1_inst|RAM_inst|RW~2740_combout  & (\memory1_inst|RAM_inst|RW~2028_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2740_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2028_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2060_q ),
	.datad(\memory1_inst|RAM_inst|RW~2740_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2741_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2741 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1292feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1292feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1292feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1292feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1292feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N25
dffeas \memory1_inst|RAM_inst|RW~1292 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1292feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1292 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1292 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~268feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~268feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~268feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~268feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~268feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N11
dffeas \memory1_inst|RAM_inst|RW~268 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~268 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~268 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N23
dffeas \memory1_inst|RAM_inst|RW~236 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~236 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~236 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1260feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1260feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1260feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1260feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1260feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N19
dffeas \memory1_inst|RAM_inst|RW~1260 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1260 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2737 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2737_combout  = (\address[2]~input_o  & (\address[7]~input_o )) # (!\address[2]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1260_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~236_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~236_q ),
	.datad(\memory1_inst|RAM_inst|RW~1260_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2737_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2737 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2738 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2738_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2737_combout  & (\memory1_inst|RAM_inst|RW~1292_q )) # (!\memory1_inst|RAM_inst|RW~2737_combout  & ((\memory1_inst|RAM_inst|RW~268_q ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2737_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1292_q ),
	.datac(\memory1_inst|RAM_inst|RW~268_q ),
	.datad(\memory1_inst|RAM_inst|RW~2737_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2738_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2738 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~780feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~780feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~780feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~780feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~780feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N25
dffeas \memory1_inst|RAM_inst|RW~780 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~780feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~780 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~780 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N3
dffeas \memory1_inst|RAM_inst|RW~1804 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1804 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1804 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N9
dffeas \memory1_inst|RAM_inst|RW~748 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~748 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N5
dffeas \memory1_inst|RAM_inst|RW~1772 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1772 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1772 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2735 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2735_combout  = (\address[7]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1772_q )))) # (!\address[7]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~748_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~748_q ),
	.datad(\memory1_inst|RAM_inst|RW~1772_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2735_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2735 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2736 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2736_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2735_combout  & ((\memory1_inst|RAM_inst|RW~1804_q ))) # (!\memory1_inst|RAM_inst|RW~2735_combout  & (\memory1_inst|RAM_inst|RW~780_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2735_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~780_q ),
	.datac(\memory1_inst|RAM_inst|RW~1804_q ),
	.datad(\memory1_inst|RAM_inst|RW~2735_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2736_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2736 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2739 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2739_combout  = (\address[6]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~2736_combout )))) # (!\address[6]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~2738_combout )))

	.dataa(\address[6]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2738_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2736_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2739_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2739 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2742 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2742_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2739_combout  & ((\memory1_inst|RAM_inst|RW~2741_combout ))) # (!\memory1_inst|RAM_inst|RW~2739_combout  & (\memory1_inst|RAM_inst|RW~2734_combout )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2739_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2734_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2741_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2739_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2742_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2742 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1748feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1748feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1748feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1748feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1748feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \memory1_inst|RAM_inst|RW~1748 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1748feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1748 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1748 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N23
dffeas \memory1_inst|RAM_inst|RW~1780 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1780 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1780 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~756feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~756feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~756feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~756feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~756feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N15
dffeas \memory1_inst|RAM_inst|RW~756 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~756feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~756 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N5
dffeas \memory1_inst|RAM_inst|RW~724 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~724 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~724 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2724 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2724_combout  = (\address[7]~input_o  & (((\address[2]~input_o )))) # (!\address[7]~input_o  & ((\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~756_q )) # (!\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~724_q )))))

	.dataa(\memory1_inst|RAM_inst|RW~756_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~724_q ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2724_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2724 .lut_mask = 16'hEE30;
defparam \memory1_inst|RAM_inst|RW~2724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2725 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2725_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2724_combout  & ((\memory1_inst|RAM_inst|RW~1780_q ))) # (!\memory1_inst|RAM_inst|RW~2724_combout  & (\memory1_inst|RAM_inst|RW~1748_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2724_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1748_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1780_q ),
	.datad(\memory1_inst|RAM_inst|RW~2724_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2725_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2725 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~212 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~212 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~212 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~244feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~244feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~244feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~244feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~244feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N19
dffeas \memory1_inst|RAM_inst|RW~244 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~244 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2726 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2726_combout  = (\address[7]~input_o  & (\address[2]~input_o )) # (!\address[7]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~244_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~212_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~212_q ),
	.datad(\memory1_inst|RAM_inst|RW~244_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2726_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2726 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \memory1_inst|RAM_inst|RW~1268 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1268 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1268 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~1236 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1236 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1236 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2727 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2727_combout  = (\memory1_inst|RAM_inst|RW~2726_combout  & (((\memory1_inst|RAM_inst|RW~1268_q )) # (!\address[7]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2726_combout  & (\address[7]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~1236_q ))))

	.dataa(\memory1_inst|RAM_inst|RW~2726_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1268_q ),
	.datad(\memory1_inst|RAM_inst|RW~1236_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2727_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2727 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2728 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2728_combout  = (\address[6]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~2725_combout )))) # (!\address[6]~input_o  & (!\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2727_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2725_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2727_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2728_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2728 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1012feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1012feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1012feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1012feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1012feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N15
dffeas \memory1_inst|RAM_inst|RW~1012 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1012feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1012 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N19
dffeas \memory1_inst|RAM_inst|RW~2036 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2036_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2036 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2036 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y12_N3
dffeas \memory1_inst|RAM_inst|RW~980 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~980 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N9
dffeas \memory1_inst|RAM_inst|RW~2004 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2004 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2004 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2729 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2729_combout  = (\address[7]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2004_q )))) # (!\address[7]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~980_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~980_q ),
	.datad(\memory1_inst|RAM_inst|RW~2004_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2729_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2729 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2730 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2730_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2729_combout  & ((\memory1_inst|RAM_inst|RW~2036_q ))) # (!\memory1_inst|RAM_inst|RW~2729_combout  & (\memory1_inst|RAM_inst|RW~1012_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2729_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1012_q ),
	.datac(\memory1_inst|RAM_inst|RW~2036_q ),
	.datad(\memory1_inst|RAM_inst|RW~2729_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2730_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2730 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N31
dffeas \memory1_inst|RAM_inst|RW~1492 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1492 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1492 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N27
dffeas \memory1_inst|RAM_inst|RW~1524 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1524 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1524 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N21
dffeas \memory1_inst|RAM_inst|RW~468 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~468 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N19
dffeas \memory1_inst|RAM_inst|RW~500 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~500 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~500 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2722 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2722_combout  = (\address[7]~input_o  & (\address[2]~input_o )) # (!\address[7]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~500_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~468_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~468_q ),
	.datad(\memory1_inst|RAM_inst|RW~500_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2722_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2722 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2723 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2723_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2722_combout  & ((\memory1_inst|RAM_inst|RW~1524_q ))) # (!\memory1_inst|RAM_inst|RW~2722_combout  & (\memory1_inst|RAM_inst|RW~1492_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2722_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1492_q ),
	.datac(\memory1_inst|RAM_inst|RW~1524_q ),
	.datad(\memory1_inst|RAM_inst|RW~2722_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2723_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2723 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2731 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2731_combout  = (\memory1_inst|RAM_inst|RW~2728_combout  & (((\memory1_inst|RAM_inst|RW~2730_combout )) # (!\address[5]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2728_combout  & (\address[5]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~2723_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2728_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2730_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2723_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2731_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2731 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1764feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1764feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1764feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1764feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1764feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N31
dffeas \memory1_inst|RAM_inst|RW~1764 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1764feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1764 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1764 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~1796 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1796 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1796 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N31
dffeas \memory1_inst|RAM_inst|RW~740 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~740 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~740 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~772feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~772feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~772feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~772feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~772feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N21
dffeas \memory1_inst|RAM_inst|RW~772 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~772feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~772 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~772 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2714 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2714_combout  = (\address[7]~input_o  & (\address[2]~input_o )) # (!\address[7]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~772_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~740_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~740_q ),
	.datad(\memory1_inst|RAM_inst|RW~772_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2714_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2714 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2715 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2715_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2714_combout  & ((\memory1_inst|RAM_inst|RW~1796_q ))) # (!\memory1_inst|RAM_inst|RW~2714_combout  & (\memory1_inst|RAM_inst|RW~1764_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2714_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1764_q ),
	.datac(\memory1_inst|RAM_inst|RW~1796_q ),
	.datad(\memory1_inst|RAM_inst|RW~2714_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2715_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2715 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1252feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1252feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1252feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1252feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1252feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N15
dffeas \memory1_inst|RAM_inst|RW~1252 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1252feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1252 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1252 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N21
dffeas \memory1_inst|RAM_inst|RW~1284 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1284 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1284 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N17
dffeas \memory1_inst|RAM_inst|RW~228 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~228 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~260feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~260feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~260feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~260feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~260feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N5
dffeas \memory1_inst|RAM_inst|RW~260 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~260feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~260 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2716 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2716_combout  = (\address[7]~input_o  & (\address[2]~input_o )) # (!\address[7]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~260_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~228_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~228_q ),
	.datad(\memory1_inst|RAM_inst|RW~260_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2716_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2716 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2717 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2717_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2716_combout  & ((\memory1_inst|RAM_inst|RW~1284_q ))) # (!\memory1_inst|RAM_inst|RW~2716_combout  & (\memory1_inst|RAM_inst|RW~1252_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2716_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1252_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1284_q ),
	.datad(\memory1_inst|RAM_inst|RW~2716_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2717_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2717 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2718 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2718_combout  = (\address[6]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~2715_combout )))) # (!\address[6]~input_o  & (!\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2717_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2715_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2717_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2718_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2718 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~516feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~516feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~516feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~516feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~516feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \memory1_inst|RAM_inst|RW~516 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~516feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~516 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~516 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N31
dffeas \memory1_inst|RAM_inst|RW~1540 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1540 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1540 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \memory1_inst|RAM_inst|RW~484 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~484 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N23
dffeas \memory1_inst|RAM_inst|RW~1508 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1508 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1508 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2712 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2712_combout  = (\address[2]~input_o  & (\address[7]~input_o )) # (!\address[2]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1508_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~484_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~484_q ),
	.datad(\memory1_inst|RAM_inst|RW~1508_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2712_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2712 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2713 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2713_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2712_combout  & ((\memory1_inst|RAM_inst|RW~1540_q ))) # (!\memory1_inst|RAM_inst|RW~2712_combout  & (\memory1_inst|RAM_inst|RW~516_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2712_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~516_q ),
	.datac(\memory1_inst|RAM_inst|RW~1540_q ),
	.datad(\memory1_inst|RAM_inst|RW~2712_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2713_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2713 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N27
dffeas \memory1_inst|RAM_inst|RW~2052 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2052_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2052 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2052 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \memory1_inst|RAM_inst|RW~1028 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3564_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1028_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1028 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1028 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N3
dffeas \memory1_inst|RAM_inst|RW~996 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3541_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~996 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~2020 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2020 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2020 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2719 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2719_combout  = (\address[7]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2020_q )))) # (!\address[7]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~996_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~996_q ),
	.datad(\memory1_inst|RAM_inst|RW~2020_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2719_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2719 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2720 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2720_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2719_combout  & (\memory1_inst|RAM_inst|RW~2052_q )) # (!\memory1_inst|RAM_inst|RW~2719_combout  & ((\memory1_inst|RAM_inst|RW~1028_q ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2719_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2052_q ),
	.datac(\memory1_inst|RAM_inst|RW~1028_q ),
	.datad(\memory1_inst|RAM_inst|RW~2719_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2720_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2720 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2721 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2721_combout  = (\memory1_inst|RAM_inst|RW~2718_combout  & (((\memory1_inst|RAM_inst|RW~2720_combout )) # (!\address[5]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2718_combout  & (\address[5]~input_o  & 
// (\memory1_inst|RAM_inst|RW~2713_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~2718_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2713_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2720_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2721_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2721 .lut_mask = 16'hEA62;
defparam \memory1_inst|RAM_inst|RW~2721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2732 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2732_combout  = (\address[1]~input_o  & (((\address[0]~input_o ) # (\memory1_inst|RAM_inst|RW~2721_combout )))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~2731_combout  & (!\address[0]~input_o )))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2731_combout ),
	.datac(\address[0]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2721_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2732_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2732 .lut_mask = 16'hAEA4;
defparam \memory1_inst|RAM_inst|RW~2732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2012feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2012feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2012feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2012feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~2012feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N15
dffeas \memory1_inst|RAM_inst|RW~2012 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2012feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2012 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2012 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~988 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~988 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \memory1_inst|RAM_inst|RW~732 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~732 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~732 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1756feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1756feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1756feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1756feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1756feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \memory1_inst|RAM_inst|RW~1756 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1756feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1756 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1756 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2702 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2702_combout  = (\address[7]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1756_q )))) # (!\address[7]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~732_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~732_q ),
	.datad(\memory1_inst|RAM_inst|RW~1756_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2702_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2702 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2703 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2703_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2702_combout  & (\memory1_inst|RAM_inst|RW~2012_q )) # (!\memory1_inst|RAM_inst|RW~2702_combout  & ((\memory1_inst|RAM_inst|RW~988_q ))))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2702_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2012_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~988_q ),
	.datad(\memory1_inst|RAM_inst|RW~2702_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2703_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2703 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1020feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1020feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1020feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1020feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1020feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N29
dffeas \memory1_inst|RAM_inst|RW~1020 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1020feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1020 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N11
dffeas \memory1_inst|RAM_inst|RW~2044 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2044_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2044 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2044 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N9
dffeas \memory1_inst|RAM_inst|RW~764 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~764 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~764 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1788feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1788feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1788feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1788feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1788feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N27
dffeas \memory1_inst|RAM_inst|RW~1788 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1788feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1788 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1788 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2709 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2709_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1788_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~764_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~764_q ),
	.datad(\memory1_inst|RAM_inst|RW~1788_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2709_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2709 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2710 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2710_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2709_combout  & ((\memory1_inst|RAM_inst|RW~2044_q ))) # (!\memory1_inst|RAM_inst|RW~2709_combout  & (\memory1_inst|RAM_inst|RW~1020_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2709_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1020_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2044_q ),
	.datad(\memory1_inst|RAM_inst|RW~2709_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2710_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2710 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N25
dffeas \memory1_inst|RAM_inst|RW~220 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~220 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \memory1_inst|RAM_inst|RW~1244 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1244 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1244 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2706 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2706_combout  = (\address[7]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1244_q )))) # (!\address[7]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~220_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~220_q ),
	.datad(\memory1_inst|RAM_inst|RW~1244_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2706_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2706 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N11
dffeas \memory1_inst|RAM_inst|RW~1500 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1500 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1500 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~476feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~476feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~476feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~476feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~476feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \memory1_inst|RAM_inst|RW~476 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~476feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~476 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2707 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2707_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2706_combout  & (\memory1_inst|RAM_inst|RW~1500_q )) # (!\memory1_inst|RAM_inst|RW~2706_combout  & ((\memory1_inst|RAM_inst|RW~476_q ))))) # 
// (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~2706_combout ))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2706_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1500_q ),
	.datad(\memory1_inst|RAM_inst|RW~476_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2707_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2707 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~508feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~508feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~508feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~508feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~508feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N19
dffeas \memory1_inst|RAM_inst|RW~508 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~508feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~508 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N23
dffeas \memory1_inst|RAM_inst|RW~1532 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1532 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1532 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N3
dffeas \memory1_inst|RAM_inst|RW~252 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~252 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1276feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1276feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1276feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1276feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1276feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \memory1_inst|RAM_inst|RW~1276 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1276feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1276 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2704 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2704_combout  = (\address[7]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1276_q )))) # (!\address[7]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~252_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~252_q ),
	.datad(\memory1_inst|RAM_inst|RW~1276_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2704_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2704 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2705 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2705_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2704_combout  & ((\memory1_inst|RAM_inst|RW~1532_q ))) # (!\memory1_inst|RAM_inst|RW~2704_combout  & (\memory1_inst|RAM_inst|RW~508_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2704_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~508_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1532_q ),
	.datad(\memory1_inst|RAM_inst|RW~2704_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2705_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2705 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2708 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2708_combout  = (\address[6]~input_o  & (\address[2]~input_o )) # (!\address[6]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2705_combout ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2707_combout 
// ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2707_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2705_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2708_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2708 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2711 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2711_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2708_combout  & ((\memory1_inst|RAM_inst|RW~2710_combout ))) # (!\memory1_inst|RAM_inst|RW~2708_combout  & (\memory1_inst|RAM_inst|RW~2703_combout )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2708_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2703_combout ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2710_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2708_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2711_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2711 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2743 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2743_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2732_combout  & (\memory1_inst|RAM_inst|RW~2742_combout )) # (!\memory1_inst|RAM_inst|RW~2732_combout  & ((\memory1_inst|RAM_inst|RW~2711_combout ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2732_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2742_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2732_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2711_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2743_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2743 .lut_mask = 16'hBCB0;
defparam \memory1_inst|RAM_inst|RW~2743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y7_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2744 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2744_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2701_combout  & ((\memory1_inst|RAM_inst|RW~2743_combout ))) # (!\memory1_inst|RAM_inst|RW~2701_combout  & (\memory1_inst|RAM_inst|RW~2616_combout )))) # 
// (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~2701_combout ))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2701_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2616_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2743_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2744_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2744 .lut_mask = 16'hEC64;
defparam \memory1_inst|RAM_inst|RW~2744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y7_N13
dffeas \memory1_inst|RAM_inst|data_out[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2744_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|data_out[3] .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N12
cycloneiii_lcell_comb \memory1_inst|ROM_inst|Mux4~0 (
// Equation(s):
// \memory1_inst|ROM_inst|Mux4~0_combout  = (!\address[1]~input_o  & (\memory1_inst|ROM_inst|Mux5~1_combout  & \address[0]~input_o ))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|ROM_inst|Mux5~1_combout ),
	.datac(gnd),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|ROM_inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|ROM_inst|Mux4~0 .lut_mask = 16'h4400;
defparam \memory1_inst|ROM_inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N13
dffeas \memory1_inst|ROM_inst|data_out[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|ROM_inst|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[7]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|ROM_inst|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|ROM_inst|data_out[3] .is_wysiwyg = "true";
defparam \memory1_inst|ROM_inst|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N0
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[3]~8 (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out[3]~8_combout  = (\memory1_inst|input_mux_inst|data_out[4]~2_combout  & (((\memory1_inst|input_mux_inst|data_out[4]~3_combout )))) # (!\memory1_inst|input_mux_inst|data_out[4]~2_combout  & 
// ((\memory1_inst|input_mux_inst|data_out[4]~3_combout  & ((\memory1_inst|ROM_inst|data_out [3]))) # (!\memory1_inst|input_mux_inst|data_out[4]~3_combout  & (\memory1_inst|RAM_inst|data_out [3]))))

	.dataa(\memory1_inst|input_mux_inst|data_out[4]~2_combout ),
	.datab(\memory1_inst|RAM_inst|data_out [3]),
	.datac(\memory1_inst|ROM_inst|data_out [3]),
	.datad(\memory1_inst|input_mux_inst|data_out[4]~3_combout ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[3]~8 .lut_mask = 16'hFA44;
defparam \memory1_inst|input_mux_inst|data_out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N3
dffeas \memory1_inst|output_ports_inst|port_out_00[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[3]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|output_ports_inst|process_00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_00 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_00[3] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_00[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneiii_lcell_comb \memory1_inst|output_ports_inst|port_out_01[3]~feeder (
// Equation(s):
// \memory1_inst|output_ports_inst|port_out_01[3]~feeder_combout  = \data_in[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|output_ports_inst|port_out_01[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_01[3]~feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|output_ports_inst|port_out_01[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N17
dffeas \memory1_inst|output_ports_inst|port_out_01[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|output_ports_inst|port_out_01[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|output_ports_inst|process_01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_01 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_01[3] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_01[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N2
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[3] (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out [3] = (\memory1_inst|input_mux_inst|data_out[4]~13_combout  & ((\memory1_inst|input_mux_inst|data_out[3]~8_combout  & (\memory1_inst|output_ports_inst|port_out_00 [3])) # 
// (!\memory1_inst|input_mux_inst|data_out[3]~8_combout  & ((\memory1_inst|output_ports_inst|port_out_01 [3]))))) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout  & (\memory1_inst|input_mux_inst|data_out[3]~8_combout ))

	.dataa(\memory1_inst|input_mux_inst|data_out[4]~13_combout ),
	.datab(\memory1_inst|input_mux_inst|data_out[3]~8_combout ),
	.datac(\memory1_inst|output_ports_inst|port_out_00 [3]),
	.datad(\memory1_inst|output_ports_inst|port_out_01 [3]),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out [3]),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[3] .lut_mask = 16'hE6C4;
defparam \memory1_inst|input_mux_inst|data_out[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneiii_io_ibuf \data_in[0]~input (
	.i(data_in[0]),
	.ibar(gnd),
	.o(\data_in[0]~input_o ));
// synopsys translate_off
defparam \data_in[0]~input .bus_hold = "false";
defparam \data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y18_N31
dffeas \memory1_inst|output_ports_inst|port_out_00[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|output_ports_inst|process_00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_00 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_00[0] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_00[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N29
dffeas \memory1_inst|output_ports_inst|port_out_01[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|output_ports_inst|process_01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_01 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_01[0] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_01[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[0]~5 (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out[0]~5_combout  = (\memory1_inst|input_mux_inst|Equal0~1_combout  & ((\address[0]~input_o  & ((\memory1_inst|output_ports_inst|port_out_01 [0]))) # (!\address[0]~input_o  & (\memory1_inst|output_ports_inst|port_out_00 
// [0]))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|input_mux_inst|Equal0~1_combout ),
	.datac(\memory1_inst|output_ports_inst|port_out_00 [0]),
	.datad(\memory1_inst|output_ports_inst|port_out_01 [0]),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[0]~5 .lut_mask = 16'hC840;
defparam \memory1_inst|input_mux_inst|data_out[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \memory1_inst|RAM_inst|RW~905 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~905 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~905 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1033feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1033feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1033feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1033feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1033feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \memory1_inst|RAM_inst|RW~1033 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1033feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1033 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1033 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2400 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2400_combout  = (\address[4]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~1033_q )))) # (!\address[4]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~905_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~905_q ),
	.datad(\memory1_inst|RAM_inst|RW~1033_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2400_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2400 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N23
dffeas \memory1_inst|RAM_inst|RW~2057 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2057 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2057 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N15
dffeas \memory1_inst|RAM_inst|RW~1929 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1929 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1929 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2401 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2401_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2400_combout  & (\memory1_inst|RAM_inst|RW~2057_q )) # (!\memory1_inst|RAM_inst|RW~2400_combout  & ((\memory1_inst|RAM_inst|RW~1929_q ))))) # 
// (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2400_combout ))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2400_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2057_q ),
	.datad(\memory1_inst|RAM_inst|RW~1929_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2401_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2401 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N1
dffeas \memory1_inst|RAM_inst|RW~777 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~777 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~777 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \memory1_inst|RAM_inst|RW~1801 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1801 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1801 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \memory1_inst|RAM_inst|RW~1673 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1673 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1673 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \memory1_inst|RAM_inst|RW~649 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~649 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~649 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2393 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2393_combout  = (\address[4]~input_o  & (((\address[7]~input_o )))) # (!\address[4]~input_o  & ((\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~1673_q )) # (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~649_q )))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1673_q ),
	.datac(\memory1_inst|RAM_inst|RW~649_q ),
	.datad(\address[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2393_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2393 .lut_mask = 16'hEE50;
defparam \memory1_inst|RAM_inst|RW~2393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2394 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2394_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2393_combout  & ((\memory1_inst|RAM_inst|RW~1801_q ))) # (!\memory1_inst|RAM_inst|RW~2393_combout  & (\memory1_inst|RAM_inst|RW~777_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2393_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~777_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1801_q ),
	.datad(\memory1_inst|RAM_inst|RW~2393_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2394_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2394 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~713feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~713feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~713feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~713feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~713feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N5
dffeas \memory1_inst|RAM_inst|RW~713 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~713 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N3
dffeas \memory1_inst|RAM_inst|RW~1737 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1737 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1737 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N27
dffeas \memory1_inst|RAM_inst|RW~585 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~585 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1609feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1609feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1609feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1609feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1609feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N3
dffeas \memory1_inst|RAM_inst|RW~1609 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1609 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2397 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2397_combout  = (\address[4]~input_o  & (\address[7]~input_o )) # (!\address[4]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1609_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~585_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~585_q ),
	.datad(\memory1_inst|RAM_inst|RW~1609_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2397_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2397 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2398 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2398_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2397_combout  & ((\memory1_inst|RAM_inst|RW~1737_q ))) # (!\memory1_inst|RAM_inst|RW~2397_combout  & (\memory1_inst|RAM_inst|RW~713_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2397_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~713_q ),
	.datac(\memory1_inst|RAM_inst|RW~1737_q ),
	.datad(\memory1_inst|RAM_inst|RW~2397_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2398_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2398 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1865feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1865feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1865feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1865feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1865feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \memory1_inst|RAM_inst|RW~1865 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1865 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1865 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N15
dffeas \memory1_inst|RAM_inst|RW~1993 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1993 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1993 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N15
dffeas \memory1_inst|RAM_inst|RW~841 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3565_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~841 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~841 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~969 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~969 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2395 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2395_combout  = (\address[7]~input_o  & (\address[4]~input_o )) # (!\address[7]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~969_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~841_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~841_q ),
	.datad(\memory1_inst|RAM_inst|RW~969_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2395_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2395 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2396 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2396_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2395_combout  & ((\memory1_inst|RAM_inst|RW~1993_q ))) # (!\memory1_inst|RAM_inst|RW~2395_combout  & (\memory1_inst|RAM_inst|RW~1865_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2395_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1865_q ),
	.datac(\memory1_inst|RAM_inst|RW~1993_q ),
	.datad(\memory1_inst|RAM_inst|RW~2395_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2396_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2396 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2399 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2399_combout  = (\address[3]~input_o  & (\address[5]~input_o )) # (!\address[3]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2396_combout ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~2398_combout 
// ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2398_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2396_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2399_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2399 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2402 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2402_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2399_combout  & (\memory1_inst|RAM_inst|RW~2401_combout )) # (!\memory1_inst|RAM_inst|RW~2399_combout  & ((\memory1_inst|RAM_inst|RW~2394_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2399_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2401_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2394_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2399_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2402_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2402 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1289feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1289feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1289feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1289feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1289feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N13
dffeas \memory1_inst|RAM_inst|RW~1289 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1289 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1289 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \memory1_inst|RAM_inst|RW~1225 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1225 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2379 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2379_combout  = (\address[3]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1289_q )))) # (!\address[3]~input_o  & (!\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~1225_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1289_q ),
	.datad(\memory1_inst|RAM_inst|RW~1225_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2379_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2379 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N5
dffeas \memory1_inst|RAM_inst|RW~1545 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1545 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1481feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1481feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1481feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1481feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1481feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N11
dffeas \memory1_inst|RAM_inst|RW~1481 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1481feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1481 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1481 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2380 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2380_combout  = (\memory1_inst|RAM_inst|RW~2379_combout  & (((\memory1_inst|RAM_inst|RW~1545_q )) # (!\address[5]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2379_combout  & (\address[5]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~1481_q ))))

	.dataa(\memory1_inst|RAM_inst|RW~2379_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1545_q ),
	.datad(\memory1_inst|RAM_inst|RW~1481_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2380_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2380 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~265feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~265feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~265feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~265feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~265feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N31
dffeas \memory1_inst|RAM_inst|RW~265 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~265feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~265 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~201feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~201feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~201feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~201feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~201feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \memory1_inst|RAM_inst|RW~201 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~201 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2374 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2374_combout  = (\address[5]~input_o  & (\address[3]~input_o )) # (!\address[5]~input_o  & ((\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~265_q )) # (!\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~201_q )))))

	.dataa(\address[5]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~265_q ),
	.datad(\memory1_inst|RAM_inst|RW~201_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2374_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2374 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \memory1_inst|RAM_inst|RW~521 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~521 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~521 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \memory1_inst|RAM_inst|RW~457 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~457 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2375 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2375_combout  = (\memory1_inst|RAM_inst|RW~2374_combout  & (((\memory1_inst|RAM_inst|RW~521_q )) # (!\address[5]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2374_combout  & (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~457_q 
// ))))

	.dataa(\memory1_inst|RAM_inst|RW~2374_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~521_q ),
	.datad(\memory1_inst|RAM_inst|RW~457_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2375_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2375 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~137feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~137feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~137feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~137feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~137feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \memory1_inst|RAM_inst|RW~137 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~137 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N13
dffeas \memory1_inst|RAM_inst|RW~393 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3566_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~393 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~393 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~73 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~73 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N7
dffeas \memory1_inst|RAM_inst|RW~329 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~329 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2376 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2376_combout  = (\address[3]~input_o  & (\address[5]~input_o )) # (!\address[3]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~329_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~73_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~73_q ),
	.datad(\memory1_inst|RAM_inst|RW~329_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2376_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2376 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2377 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2377_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2376_combout  & ((\memory1_inst|RAM_inst|RW~393_q ))) # (!\memory1_inst|RAM_inst|RW~2376_combout  & (\memory1_inst|RAM_inst|RW~137_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2376_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~137_q ),
	.datac(\memory1_inst|RAM_inst|RW~393_q ),
	.datad(\memory1_inst|RAM_inst|RW~2376_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2377_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2377 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2378 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2378_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2375_combout ) # ((\address[7]~input_o )))) # (!\address[4]~input_o  & (((!\address[7]~input_o  & \memory1_inst|RAM_inst|RW~2377_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2375_combout ),
	.datab(\address[4]~input_o ),
	.datac(\address[7]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2377_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2378_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2378 .lut_mask = 16'hCBC8;
defparam \memory1_inst|RAM_inst|RW~2378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N3
dffeas \memory1_inst|RAM_inst|RW~1161 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1161 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1161 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y12_N17
dffeas \memory1_inst|RAM_inst|RW~1417 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1417 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1417 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \memory1_inst|RAM_inst|RW~1097 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1097_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1097 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1097 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1353feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1353feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1353feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1353feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1353feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \memory1_inst|RAM_inst|RW~1353 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1353 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1353 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2372 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2372_combout  = (\address[5]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~1353_q )))) # (!\address[5]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1097_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1097_q ),
	.datad(\memory1_inst|RAM_inst|RW~1353_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2372_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2372 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2373 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2373_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2372_combout  & ((\memory1_inst|RAM_inst|RW~1417_q ))) # (!\memory1_inst|RAM_inst|RW~2372_combout  & (\memory1_inst|RAM_inst|RW~1161_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2372_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1161_q ),
	.datac(\memory1_inst|RAM_inst|RW~1417_q ),
	.datad(\memory1_inst|RAM_inst|RW~2372_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2373_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2373 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2381 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2381_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2378_combout  & (\memory1_inst|RAM_inst|RW~2380_combout )) # (!\memory1_inst|RAM_inst|RW~2378_combout  & ((\memory1_inst|RAM_inst|RW~2373_combout ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2378_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2380_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2378_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2373_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2381_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2381 .lut_mask = 16'hBCB0;
defparam \memory1_inst|RAM_inst|RW~2381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y11_N1
dffeas \memory1_inst|RAM_inst|RW~57 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~57 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N21
dffeas \memory1_inst|RAM_inst|RW~185 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~185 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2386 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2386_combout  = (\address[4]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~185_q )))) # (!\address[4]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~57_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~57_q ),
	.datad(\memory1_inst|RAM_inst|RW~185_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2386_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2386 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y12_N9
dffeas \memory1_inst|RAM_inst|RW~441 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~441 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N17
dffeas \memory1_inst|RAM_inst|RW~313 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~313 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2387 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2387_combout  = (\memory1_inst|RAM_inst|RW~2386_combout  & (((\memory1_inst|RAM_inst|RW~441_q )) # (!\address[5]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2386_combout  & (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~313_q 
// ))))

	.dataa(\memory1_inst|RAM_inst|RW~2386_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~441_q ),
	.datad(\memory1_inst|RAM_inst|RW~313_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2387_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2387 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N23
dffeas \memory1_inst|RAM_inst|RW~1337 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1337 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1337 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y12_N19
dffeas \memory1_inst|RAM_inst|RW~1465 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1465 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1465 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \memory1_inst|RAM_inst|RW~1081 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1081_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1081 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1081 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N27
dffeas \memory1_inst|RAM_inst|RW~1209 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1209 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2384 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2384_combout  = (\address[5]~input_o  & (\address[4]~input_o )) # (!\address[5]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1209_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1081_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1081_q ),
	.datad(\memory1_inst|RAM_inst|RW~1209_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2384_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2384 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2385 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2385_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2384_combout  & ((\memory1_inst|RAM_inst|RW~1465_q ))) # (!\memory1_inst|RAM_inst|RW~2384_combout  & (\memory1_inst|RAM_inst|RW~1337_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2384_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1337_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1465_q ),
	.datad(\memory1_inst|RAM_inst|RW~2384_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2385_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2385 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2388 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2388_combout  = (\address[3]~input_o  & (\address[7]~input_o )) # (!\address[3]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2385_combout ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2387_combout 
// ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2387_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2385_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2388_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2388 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N13
dffeas \memory1_inst|RAM_inst|RW~1401 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1401 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1401 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N11
dffeas \memory1_inst|RAM_inst|RW~1529 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1529 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1529 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N13
dffeas \memory1_inst|RAM_inst|RW~1145 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1145 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1145 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N3
dffeas \memory1_inst|RAM_inst|RW~1273 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1273 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2389 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2389_combout  = (\address[5]~input_o  & (\address[4]~input_o )) # (!\address[5]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1273_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1145_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1145_q ),
	.datad(\memory1_inst|RAM_inst|RW~1273_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2389_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2389 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2390 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2390_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2389_combout  & ((\memory1_inst|RAM_inst|RW~1529_q ))) # (!\memory1_inst|RAM_inst|RW~2389_combout  & (\memory1_inst|RAM_inst|RW~1401_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2389_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1401_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1529_q ),
	.datad(\memory1_inst|RAM_inst|RW~2389_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2390_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2390 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~377feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~377feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~377feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~377feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~377feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N3
dffeas \memory1_inst|RAM_inst|RW~377 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~377feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~377 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y18_N7
dffeas \memory1_inst|RAM_inst|RW~505 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~505 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N17
dffeas \memory1_inst|RAM_inst|RW~121 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~121 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~249feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~249feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~249feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~249feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~249feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N5
dffeas \memory1_inst|RAM_inst|RW~249 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~249 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2382 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2382_combout  = (\address[5]~input_o  & (\address[4]~input_o )) # (!\address[5]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~249_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~121_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~121_q ),
	.datad(\memory1_inst|RAM_inst|RW~249_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2382_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2382 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2383 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2383_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2382_combout  & ((\memory1_inst|RAM_inst|RW~505_q ))) # (!\memory1_inst|RAM_inst|RW~2382_combout  & (\memory1_inst|RAM_inst|RW~377_q )))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2382_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~377_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~505_q ),
	.datad(\memory1_inst|RAM_inst|RW~2382_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2383_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2383 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2391 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2391_combout  = (\memory1_inst|RAM_inst|RW~2388_combout  & (((\memory1_inst|RAM_inst|RW~2390_combout )) # (!\address[3]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2388_combout  & (\address[3]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~2383_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2388_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2390_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2383_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2391_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2391 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2392 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2392_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~2381_combout )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2391_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2381_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2391_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2392_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2392 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N13
dffeas \memory1_inst|RAM_inst|RW~1913 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1913 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1913 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N11
dffeas \memory1_inst|RAM_inst|RW~889 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~889 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~889 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \memory1_inst|RAM_inst|RW~633 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~633 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~633 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1657feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1657feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1657feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1657feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1657feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~1657 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1657 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1657 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2362 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2362_combout  = (\address[7]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1657_q )))) # (!\address[7]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~633_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~633_q ),
	.datad(\memory1_inst|RAM_inst|RW~1657_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2362_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2362 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2363 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2363_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2362_combout  & (\memory1_inst|RAM_inst|RW~1913_q )) # (!\memory1_inst|RAM_inst|RW~2362_combout  & ((\memory1_inst|RAM_inst|RW~889_q ))))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2362_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1913_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~889_q ),
	.datad(\memory1_inst|RAM_inst|RW~2362_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2363_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2363 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1017feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1017feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1017feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1017feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1017feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N3
dffeas \memory1_inst|RAM_inst|RW~1017 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1017feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1017 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \memory1_inst|RAM_inst|RW~2041 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2041 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2041 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N27
dffeas \memory1_inst|RAM_inst|RW~761 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~761 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~761 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1785feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1785feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1785feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1785feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1785feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N7
dffeas \memory1_inst|RAM_inst|RW~1785 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1785feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1785 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1785 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2369 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2369_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1785_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~761_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~761_q ),
	.datad(\memory1_inst|RAM_inst|RW~1785_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2369_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2369 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2370 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2370_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2369_combout  & ((\memory1_inst|RAM_inst|RW~2041_q ))) # (!\memory1_inst|RAM_inst|RW~2369_combout  & (\memory1_inst|RAM_inst|RW~1017_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2369_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1017_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2041_q ),
	.datad(\memory1_inst|RAM_inst|RW~2369_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2370_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2370 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N13
dffeas \memory1_inst|RAM_inst|RW~953 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~953 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~953 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N3
dffeas \memory1_inst|RAM_inst|RW~1977 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1977 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1977 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N29
dffeas \memory1_inst|RAM_inst|RW~697 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~697 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~697 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1721feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1721feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1721feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1721feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1721feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N7
dffeas \memory1_inst|RAM_inst|RW~1721 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1721feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1721 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1721 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2364 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2364_combout  = (\address[7]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1721_q )))) # (!\address[7]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~697_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~697_q ),
	.datad(\memory1_inst|RAM_inst|RW~1721_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2364_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2364 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2365 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2365_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2364_combout  & ((\memory1_inst|RAM_inst|RW~1977_q ))) # (!\memory1_inst|RAM_inst|RW~2364_combout  & (\memory1_inst|RAM_inst|RW~953_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2364_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~953_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1977_q ),
	.datad(\memory1_inst|RAM_inst|RW~2364_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2365_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2365 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~825feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~825feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~825feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~825feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~825feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N31
dffeas \memory1_inst|RAM_inst|RW~825 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~825feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~825 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~825 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N13
dffeas \memory1_inst|RAM_inst|RW~1849 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1849 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1849 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N29
dffeas \memory1_inst|RAM_inst|RW~569 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~569 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~569 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~1593 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1593 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2366 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2366_combout  = (\address[7]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1593_q )))) # (!\address[7]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~569_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~569_q ),
	.datad(\memory1_inst|RAM_inst|RW~1593_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2366_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2366 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2367 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2367_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2366_combout  & ((\memory1_inst|RAM_inst|RW~1849_q ))) # (!\memory1_inst|RAM_inst|RW~2366_combout  & (\memory1_inst|RAM_inst|RW~825_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2366_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~825_q ),
	.datac(\memory1_inst|RAM_inst|RW~1849_q ),
	.datad(\memory1_inst|RAM_inst|RW~2366_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2367_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2367 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2368 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2368_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2365_combout )) # (!\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2367_combout 
// )))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2365_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2367_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2368_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2368 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2371 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2371_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2368_combout  & ((\memory1_inst|RAM_inst|RW~2370_combout ))) # (!\memory1_inst|RAM_inst|RW~2368_combout  & (\memory1_inst|RAM_inst|RW~2363_combout )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2368_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2363_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2370_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2368_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2371_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2371 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2403 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2403_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2392_combout  & (\memory1_inst|RAM_inst|RW~2402_combout )) # (!\memory1_inst|RAM_inst|RW~2392_combout  & ((\memory1_inst|RAM_inst|RW~2371_combout ))))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2392_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2402_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2392_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2371_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2403_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2403 .lut_mask = 16'hDAD0;
defparam \memory1_inst|RAM_inst|RW~2403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~985 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~985 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~985 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \memory1_inst|RAM_inst|RW~857 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~857 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~857 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N19
dffeas \memory1_inst|RAM_inst|RW~793 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~793 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~793 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y18_N1
dffeas \memory1_inst|RAM_inst|RW~921 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~921 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~921 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y18_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2235 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2235_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~921_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~793_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~793_q ),
	.datad(\memory1_inst|RAM_inst|RW~921_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2235_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2235 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2236 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2236_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2235_combout  & (\memory1_inst|RAM_inst|RW~985_q )) # (!\memory1_inst|RAM_inst|RW~2235_combout  & ((\memory1_inst|RAM_inst|RW~857_q ))))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2235_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~985_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~857_q ),
	.datad(\memory1_inst|RAM_inst|RW~2235_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2236_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2236 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2009feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2009feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2009feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2009feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~2009feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N29
dffeas \memory1_inst|RAM_inst|RW~2009 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2009feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2009 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2009 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N27
dffeas \memory1_inst|RAM_inst|RW~1945 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1945 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1945 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1881feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1881feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1881feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1881feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1881feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N23
dffeas \memory1_inst|RAM_inst|RW~1881 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1881feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1881 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1881 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N15
dffeas \memory1_inst|RAM_inst|RW~1817 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1817 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1817 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2242 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2242_combout  = (\address[4]~input_o  & (((\address[3]~input_o )))) # (!\address[4]~input_o  & ((\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1881_q )) # (!\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1817_q )))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1881_q ),
	.datac(\memory1_inst|RAM_inst|RW~1817_q ),
	.datad(\address[3]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2242_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2242 .lut_mask = 16'hEE50;
defparam \memory1_inst|RAM_inst|RW~2242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2243 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2243_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2242_combout  & (\memory1_inst|RAM_inst|RW~2009_q )) # (!\memory1_inst|RAM_inst|RW~2242_combout  & ((\memory1_inst|RAM_inst|RW~1945_q ))))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2242_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2009_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1945_q ),
	.datad(\memory1_inst|RAM_inst|RW~2242_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2243_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2243 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1689feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1689feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1689feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1689feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1689feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N11
dffeas \memory1_inst|RAM_inst|RW~1689 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1689feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1689 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1689 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N29
dffeas \memory1_inst|RAM_inst|RW~1753 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1753 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1753 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N15
dffeas \memory1_inst|RAM_inst|RW~1561 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1561 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1561 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \memory1_inst|RAM_inst|RW~1625 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1625 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2237 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2237_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1625_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1561_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1561_q ),
	.datad(\memory1_inst|RAM_inst|RW~1625_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2237_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2237 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2238 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2238_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2237_combout  & ((\memory1_inst|RAM_inst|RW~1753_q ))) # (!\memory1_inst|RAM_inst|RW~2237_combout  & (\memory1_inst|RAM_inst|RW~1689_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2237_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1689_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1753_q ),
	.datad(\memory1_inst|RAM_inst|RW~2237_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2238_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2238 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N29
dffeas \memory1_inst|RAM_inst|RW~601 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~601 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~601 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \memory1_inst|RAM_inst|RW~729 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~729 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N15
dffeas \memory1_inst|RAM_inst|RW~537 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~537 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~537 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~665feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~665feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~665feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~665feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~665feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N19
dffeas \memory1_inst|RAM_inst|RW~665 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~665feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3601_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~665 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~665 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2239 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2239_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~665_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~537_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~537_q ),
	.datad(\memory1_inst|RAM_inst|RW~665_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2239_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2239 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2240 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2240_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2239_combout  & ((\memory1_inst|RAM_inst|RW~729_q ))) # (!\memory1_inst|RAM_inst|RW~2239_combout  & (\memory1_inst|RAM_inst|RW~601_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2239_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~601_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~729_q ),
	.datad(\memory1_inst|RAM_inst|RW~2239_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2240_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2240 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2241 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2241_combout  = (\address[5]~input_o  & (((\address[7]~input_o )))) # (!\address[5]~input_o  & ((\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2238_combout )) # (!\address[7]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~2240_combout )))))

	.dataa(\memory1_inst|RAM_inst|RW~2238_combout ),
	.datab(\address[5]~input_o ),
	.datac(\address[7]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2240_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2241_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2241 .lut_mask = 16'hE3E0;
defparam \memory1_inst|RAM_inst|RW~2241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2244 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2244_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2241_combout  & ((\memory1_inst|RAM_inst|RW~2243_combout ))) # (!\memory1_inst|RAM_inst|RW~2241_combout  & (\memory1_inst|RAM_inst|RW~2236_combout )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2241_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2236_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2243_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2241_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2244_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2244 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \memory1_inst|RAM_inst|RW~1961 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1961 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1961 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N31
dffeas \memory1_inst|RAM_inst|RW~1833 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1833 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1833 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N17
dffeas \memory1_inst|RAM_inst|RW~809 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~809 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~809 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~937feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~937feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~937feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~937feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~937feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N25
dffeas \memory1_inst|RAM_inst|RW~937 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~937feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3542_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~937 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~937 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2266 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2266_combout  = (\address[7]~input_o  & (\address[4]~input_o )) # (!\address[7]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~937_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~809_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~809_q ),
	.datad(\memory1_inst|RAM_inst|RW~937_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2266_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2266 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2267 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2267_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2266_combout  & (\memory1_inst|RAM_inst|RW~1961_q )) # (!\memory1_inst|RAM_inst|RW~2266_combout  & ((\memory1_inst|RAM_inst|RW~1833_q ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2266_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1961_q ),
	.datac(\memory1_inst|RAM_inst|RW~1833_q ),
	.datad(\memory1_inst|RAM_inst|RW~2266_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2267_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2267 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \memory1_inst|RAM_inst|RW~745 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~745 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~745 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \memory1_inst|RAM_inst|RW~1769 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1769 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1769 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \memory1_inst|RAM_inst|RW~617 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~617 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1641feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1641feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1641feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1641feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1641feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N29
dffeas \memory1_inst|RAM_inst|RW~1641 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1641feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1641 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1641 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2268 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2268_combout  = (\address[7]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1641_q )))) # (!\address[7]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~617_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~617_q ),
	.datad(\memory1_inst|RAM_inst|RW~1641_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2268_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2268 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2269 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2269_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2268_combout  & ((\memory1_inst|RAM_inst|RW~1769_q ))) # (!\memory1_inst|RAM_inst|RW~2268_combout  & (\memory1_inst|RAM_inst|RW~745_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2268_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~745_q ),
	.datac(\memory1_inst|RAM_inst|RW~1769_q ),
	.datad(\memory1_inst|RAM_inst|RW~2268_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2269_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2269 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N15
dffeas \memory1_inst|RAM_inst|RW~681 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~681 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~681 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~1705 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1705 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1705 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~553 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~553 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~553 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N21
dffeas \memory1_inst|RAM_inst|RW~1577 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1577 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2270 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2270_combout  = (\address[7]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1577_q )))) # (!\address[7]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~553_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~553_q ),
	.datad(\memory1_inst|RAM_inst|RW~1577_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2270_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2270 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2271 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2271_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2270_combout  & ((\memory1_inst|RAM_inst|RW~1705_q ))) # (!\memory1_inst|RAM_inst|RW~2270_combout  & (\memory1_inst|RAM_inst|RW~681_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2270_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~681_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1705_q ),
	.datad(\memory1_inst|RAM_inst|RW~2270_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2271_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2271 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2272 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2272_combout  = (\address[5]~input_o  & (\address[3]~input_o )) # (!\address[5]~input_o  & ((\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~2269_combout )) # (!\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2271_combout 
// )))))

	.dataa(\address[5]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2269_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2271_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2272_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2272 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1001feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1001feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1001feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1001feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1001feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \memory1_inst|RAM_inst|RW~1001 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1001feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1001 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1001 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N27
dffeas \memory1_inst|RAM_inst|RW~2025 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2025 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2025 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N21
dffeas \memory1_inst|RAM_inst|RW~873 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3536_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~873 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~873 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N17
dffeas \memory1_inst|RAM_inst|RW~1897 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1897 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1897 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2273 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2273_combout  = (\address[7]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1897_q )))) # (!\address[7]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~873_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~873_q ),
	.datad(\memory1_inst|RAM_inst|RW~1897_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2273_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2273 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2274 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2274_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2273_combout  & ((\memory1_inst|RAM_inst|RW~2025_q ))) # (!\memory1_inst|RAM_inst|RW~2273_combout  & (\memory1_inst|RAM_inst|RW~1001_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2273_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1001_q ),
	.datac(\memory1_inst|RAM_inst|RW~2025_q ),
	.datad(\memory1_inst|RAM_inst|RW~2273_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2274_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2274 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2275 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2275_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2272_combout  & ((\memory1_inst|RAM_inst|RW~2274_combout ))) # (!\memory1_inst|RAM_inst|RW~2272_combout  & (\memory1_inst|RAM_inst|RW~2267_combout )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2272_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2267_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2272_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2274_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2275_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2275 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~2275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \memory1_inst|RAM_inst|RW~489 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~489 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \memory1_inst|RAM_inst|RW~361 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3540_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~361 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \memory1_inst|RAM_inst|RW~297 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3538_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~297 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~297 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N5
dffeas \memory1_inst|RAM_inst|RW~425 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~425 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~425 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2245 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2245_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~425_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~297_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~297_q ),
	.datad(\memory1_inst|RAM_inst|RW~425_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2245_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2245 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2246 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2246_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2245_combout  & (\memory1_inst|RAM_inst|RW~489_q )) # (!\memory1_inst|RAM_inst|RW~2245_combout  & ((\memory1_inst|RAM_inst|RW~361_q ))))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2245_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~489_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~361_q ),
	.datad(\memory1_inst|RAM_inst|RW~2245_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2246_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2246 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1449feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1449feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1449feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1449feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1449feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \memory1_inst|RAM_inst|RW~1449 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1449feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1449 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1449 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N15
dffeas \memory1_inst|RAM_inst|RW~1513 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1513 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1513 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \memory1_inst|RAM_inst|RW~1321 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1321 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1321 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1385feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1385feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1385feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1385feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1385feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N11
dffeas \memory1_inst|RAM_inst|RW~1385 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1385feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1385 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2252 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2252_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1385_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1321_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1321_q ),
	.datad(\memory1_inst|RAM_inst|RW~1385_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2252_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2252 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2253 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2253_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2252_combout  & ((\memory1_inst|RAM_inst|RW~1513_q ))) # (!\memory1_inst|RAM_inst|RW~2252_combout  & (\memory1_inst|RAM_inst|RW~1449_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2252_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1449_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1513_q ),
	.datad(\memory1_inst|RAM_inst|RW~2252_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2253_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2253 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~105feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~105feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~105feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~105feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~105feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N15
dffeas \memory1_inst|RAM_inst|RW~105 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~105 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \memory1_inst|RAM_inst|RW~233 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~233 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N11
dffeas \memory1_inst|RAM_inst|RW~41 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3618_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~41 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \memory1_inst|RAM_inst|RW~169 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~169 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2249 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2249_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~169_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~41_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~41_q ),
	.datad(\memory1_inst|RAM_inst|RW~169_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2249_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2249 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2250 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2250_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2249_combout  & ((\memory1_inst|RAM_inst|RW~233_q ))) # (!\memory1_inst|RAM_inst|RW~2249_combout  & (\memory1_inst|RAM_inst|RW~105_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2249_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~105_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~233_q ),
	.datad(\memory1_inst|RAM_inst|RW~2249_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2250_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2250 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N25
dffeas \memory1_inst|RAM_inst|RW~1193 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1193 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1193 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N3
dffeas \memory1_inst|RAM_inst|RW~1257 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1257 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1257 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N25
dffeas \memory1_inst|RAM_inst|RW~1065 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1065_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1065 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1065 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1129feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1129feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1129feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1129feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1129feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N17
dffeas \memory1_inst|RAM_inst|RW~1129 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1129 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2247 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2247_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1129_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1065_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1065_q ),
	.datad(\memory1_inst|RAM_inst|RW~1129_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2247_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2247 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2248 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2248_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2247_combout  & ((\memory1_inst|RAM_inst|RW~1257_q ))) # (!\memory1_inst|RAM_inst|RW~2247_combout  & (\memory1_inst|RAM_inst|RW~1193_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2247_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1193_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1257_q ),
	.datad(\memory1_inst|RAM_inst|RW~2247_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2248_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2248 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2251 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2251_combout  = (\address[7]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~2248_combout )))) # (!\address[7]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~2250_combout )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2250_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2248_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2251_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2251 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2254 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2254_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2251_combout  & ((\memory1_inst|RAM_inst|RW~2253_combout ))) # (!\memory1_inst|RAM_inst|RW~2251_combout  & (\memory1_inst|RAM_inst|RW~2246_combout )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2251_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2246_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2253_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2251_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2254_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2254 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~473feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~473feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~473feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~473feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~473feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N31
dffeas \memory1_inst|RAM_inst|RW~473 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~473feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~473 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N13
dffeas \memory1_inst|RAM_inst|RW~345 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~345 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \memory1_inst|RAM_inst|RW~281 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~281 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~409feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~409feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~409feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~409feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~409feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N21
dffeas \memory1_inst|RAM_inst|RW~409 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~409feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~409 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2255 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2255_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~409_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~281_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~281_q ),
	.datad(\memory1_inst|RAM_inst|RW~409_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2255_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2255 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2256 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2256_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2255_combout  & (\memory1_inst|RAM_inst|RW~473_q )) # (!\memory1_inst|RAM_inst|RW~2255_combout  & ((\memory1_inst|RAM_inst|RW~345_q ))))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2255_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~473_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~345_q ),
	.datad(\memory1_inst|RAM_inst|RW~2255_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2256_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2256 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \memory1_inst|RAM_inst|RW~1433 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1433 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1433 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N1
dffeas \memory1_inst|RAM_inst|RW~1497 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1497 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1497 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \memory1_inst|RAM_inst|RW~1305 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1305 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1305 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N19
dffeas \memory1_inst|RAM_inst|RW~1369 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1369 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1369 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2262 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2262_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1369_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1305_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1305_q ),
	.datad(\memory1_inst|RAM_inst|RW~1369_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2262_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2262 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2263 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2263_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2262_combout  & ((\memory1_inst|RAM_inst|RW~1497_q ))) # (!\memory1_inst|RAM_inst|RW~2262_combout  & (\memory1_inst|RAM_inst|RW~1433_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2262_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1433_q ),
	.datac(\memory1_inst|RAM_inst|RW~1497_q ),
	.datad(\memory1_inst|RAM_inst|RW~2262_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2263_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2263 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1177feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1177feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1177feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~1177 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1177 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1177 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~1241 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1241 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1241 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N25
dffeas \memory1_inst|RAM_inst|RW~1049 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1049 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1049 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N7
dffeas \memory1_inst|RAM_inst|RW~1113 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1113 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2257 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2257_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1113_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1049_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1049_q ),
	.datad(\memory1_inst|RAM_inst|RW~1113_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2257_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2257 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2258 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2258_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2257_combout  & ((\memory1_inst|RAM_inst|RW~1241_q ))) # (!\memory1_inst|RAM_inst|RW~2257_combout  & (\memory1_inst|RAM_inst|RW~1177_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2257_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1177_q ),
	.datac(\memory1_inst|RAM_inst|RW~1241_q ),
	.datad(\memory1_inst|RAM_inst|RW~2257_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2258_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2258 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \memory1_inst|RAM_inst|RW~89 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~89 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N21
dffeas \memory1_inst|RAM_inst|RW~217 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~217 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~217 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N1
dffeas \memory1_inst|RAM_inst|RW~25 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~25 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N21
dffeas \memory1_inst|RAM_inst|RW~153 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~153 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2259 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2259_combout  = (\address[4]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~153_q )))) # (!\address[4]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~25_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~25_q ),
	.datad(\memory1_inst|RAM_inst|RW~153_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2259_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2259 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2260 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2260_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2259_combout  & ((\memory1_inst|RAM_inst|RW~217_q ))) # (!\memory1_inst|RAM_inst|RW~2259_combout  & (\memory1_inst|RAM_inst|RW~89_q )))) # (!\address[3]~input_o  
// & (((\memory1_inst|RAM_inst|RW~2259_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~89_q ),
	.datac(\memory1_inst|RAM_inst|RW~217_q ),
	.datad(\memory1_inst|RAM_inst|RW~2259_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2260_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2260 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2261 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2261_combout  = (\address[5]~input_o  & (((\address[7]~input_o )))) # (!\address[5]~input_o  & ((\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2258_combout )) # (!\address[7]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~2260_combout )))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2258_combout ),
	.datac(\address[7]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2260_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2261_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2261 .lut_mask = 16'hE5E0;
defparam \memory1_inst|RAM_inst|RW~2261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2264 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2264_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2261_combout  & ((\memory1_inst|RAM_inst|RW~2263_combout ))) # (!\memory1_inst|RAM_inst|RW~2261_combout  & (\memory1_inst|RAM_inst|RW~2256_combout )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2261_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2256_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2263_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2261_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2264_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2264 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2265 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2265_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~2254_combout )) # (!\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2264_combout 
// )))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2254_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2264_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2265_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2265 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2276 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2276_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2265_combout  & ((\memory1_inst|RAM_inst|RW~2275_combout ))) # (!\memory1_inst|RAM_inst|RW~2265_combout  & (\memory1_inst|RAM_inst|RW~2244_combout )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2265_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2244_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2275_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2265_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2276_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2276 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N21
dffeas \memory1_inst|RAM_inst|RW~1809 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1809 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1809 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N29
dffeas \memory1_inst|RAM_inst|RW~1873 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1873 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1873 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2326 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2326_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1873_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1809_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1809_q ),
	.datad(\memory1_inst|RAM_inst|RW~1873_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2326_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2326 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y13_N7
dffeas \memory1_inst|RAM_inst|RW~2001 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2001 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2001 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N13
dffeas \memory1_inst|RAM_inst|RW~1937 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1937 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1937 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2327 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2327_combout  = (\memory1_inst|RAM_inst|RW~2326_combout  & (((\memory1_inst|RAM_inst|RW~2001_q )) # (!\address[4]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2326_combout  & (\address[4]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~1937_q ))))

	.dataa(\memory1_inst|RAM_inst|RW~2326_combout ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2001_q ),
	.datad(\memory1_inst|RAM_inst|RW~1937_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2327_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2327 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N31
dffeas \memory1_inst|RAM_inst|RW~977 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~977 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~977 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N31
dffeas \memory1_inst|RAM_inst|RW~849 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~849 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N19
dffeas \memory1_inst|RAM_inst|RW~785 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~785 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~785 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \memory1_inst|RAM_inst|RW~913 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~913 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~913 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2319 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2319_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~913_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~785_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~785_q ),
	.datad(\memory1_inst|RAM_inst|RW~913_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2319_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2319 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2320 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2320_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2319_combout  & (\memory1_inst|RAM_inst|RW~977_q )) # (!\memory1_inst|RAM_inst|RW~2319_combout  & ((\memory1_inst|RAM_inst|RW~849_q ))))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2319_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~977_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~849_q ),
	.datad(\memory1_inst|RAM_inst|RW~2319_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2320_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2320 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1681feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1681feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1681feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1681feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1681feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~1681 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1681feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1681 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1681 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N9
dffeas \memory1_inst|RAM_inst|RW~1745 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1745 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1745 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N27
dffeas \memory1_inst|RAM_inst|RW~1553 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1553 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1553 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1617feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1617feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1617feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1617feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1617feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N21
dffeas \memory1_inst|RAM_inst|RW~1617 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1617feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1617 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2321 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2321_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1617_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1553_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1553_q ),
	.datad(\memory1_inst|RAM_inst|RW~1617_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2321_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2321 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2322 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2322_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2321_combout  & ((\memory1_inst|RAM_inst|RW~1745_q ))) # (!\memory1_inst|RAM_inst|RW~2321_combout  & (\memory1_inst|RAM_inst|RW~1681_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2321_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1681_q ),
	.datac(\memory1_inst|RAM_inst|RW~1745_q ),
	.datad(\memory1_inst|RAM_inst|RW~2321_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2322_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2322 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N13
dffeas \memory1_inst|RAM_inst|RW~593 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~593 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~593 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N19
dffeas \memory1_inst|RAM_inst|RW~721 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~721 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~721 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N7
dffeas \memory1_inst|RAM_inst|RW~529 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~529 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~657feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~657feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~657feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~657feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~657feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N31
dffeas \memory1_inst|RAM_inst|RW~657 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~657 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~657 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2323 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2323_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~657_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~529_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~529_q ),
	.datad(\memory1_inst|RAM_inst|RW~657_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2323_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2323 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2324 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2324_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2323_combout  & ((\memory1_inst|RAM_inst|RW~721_q ))) # (!\memory1_inst|RAM_inst|RW~2323_combout  & (\memory1_inst|RAM_inst|RW~593_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2323_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~593_q ),
	.datac(\memory1_inst|RAM_inst|RW~721_q ),
	.datad(\memory1_inst|RAM_inst|RW~2323_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2324_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2324 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2325 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2325_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2322_combout )) # (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2324_combout 
// )))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2322_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2324_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2325_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2325 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2328 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2328_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2325_combout  & (\memory1_inst|RAM_inst|RW~2327_combout )) # (!\memory1_inst|RAM_inst|RW~2325_combout  & ((\memory1_inst|RAM_inst|RW~2320_combout ))))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2325_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2327_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2320_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2325_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2328_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2328 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \memory1_inst|RAM_inst|RW~1185 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1185 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1185 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N3
dffeas \memory1_inst|RAM_inst|RW~1249 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1249 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1249 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \memory1_inst|RAM_inst|RW~1057 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1057_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1057 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1057 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y13_N17
dffeas \memory1_inst|RAM_inst|RW~1121 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1121 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2331 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2331_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1121_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1057_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1057_q ),
	.datad(\memory1_inst|RAM_inst|RW~1121_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2331_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2331 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2332 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2332_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2331_combout  & ((\memory1_inst|RAM_inst|RW~1249_q ))) # (!\memory1_inst|RAM_inst|RW~2331_combout  & (\memory1_inst|RAM_inst|RW~1185_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2331_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1185_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1249_q ),
	.datad(\memory1_inst|RAM_inst|RW~2331_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2332_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2332 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N9
dffeas \memory1_inst|RAM_inst|RW~161 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~161 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N19
dffeas \memory1_inst|RAM_inst|RW~225 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~225 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~33 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~33 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~97feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~97feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~97feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~97feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~97feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \memory1_inst|RAM_inst|RW~97 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~97 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2333 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2333_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~97_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~33_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~33_q ),
	.datad(\memory1_inst|RAM_inst|RW~97_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2333_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2333 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2334 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2334_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2333_combout  & ((\memory1_inst|RAM_inst|RW~225_q ))) # (!\memory1_inst|RAM_inst|RW~2333_combout  & (\memory1_inst|RAM_inst|RW~161_q )))) # (!\address[4]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2333_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~161_q ),
	.datac(\memory1_inst|RAM_inst|RW~225_q ),
	.datad(\memory1_inst|RAM_inst|RW~2333_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2334_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2334 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2335 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2335_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2332_combout )) # (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2334_combout 
// )))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2332_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2334_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2335_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2335 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \memory1_inst|RAM_inst|RW~353 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3537_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~353 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \memory1_inst|RAM_inst|RW~481 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~481 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \memory1_inst|RAM_inst|RW~289 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3539_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~289 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N25
dffeas \memory1_inst|RAM_inst|RW~417 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~417 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2329 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2329_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~417_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~289_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~289_q ),
	.datad(\memory1_inst|RAM_inst|RW~417_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2329_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2329 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2330 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2330_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2329_combout  & ((\memory1_inst|RAM_inst|RW~481_q ))) # (!\memory1_inst|RAM_inst|RW~2329_combout  & (\memory1_inst|RAM_inst|RW~353_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2329_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~353_q ),
	.datac(\memory1_inst|RAM_inst|RW~481_q ),
	.datad(\memory1_inst|RAM_inst|RW~2329_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2330_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2330 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1441feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1441feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1441feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1441feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1441feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \memory1_inst|RAM_inst|RW~1441 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1441feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1441 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1441 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \memory1_inst|RAM_inst|RW~1505 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1505 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1505 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N3
dffeas \memory1_inst|RAM_inst|RW~1313 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1313 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1313 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N23
dffeas \memory1_inst|RAM_inst|RW~1377 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1377 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2336 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2336_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1377_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1313_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1313_q ),
	.datad(\memory1_inst|RAM_inst|RW~1377_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2336_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2336 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2337 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2337_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2336_combout  & ((\memory1_inst|RAM_inst|RW~1505_q ))) # (!\memory1_inst|RAM_inst|RW~2336_combout  & (\memory1_inst|RAM_inst|RW~1441_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2336_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1441_q ),
	.datac(\memory1_inst|RAM_inst|RW~1505_q ),
	.datad(\memory1_inst|RAM_inst|RW~2336_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2337_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2337 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2338 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2338_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2335_combout  & ((\memory1_inst|RAM_inst|RW~2337_combout ))) # (!\memory1_inst|RAM_inst|RW~2335_combout  & (\memory1_inst|RAM_inst|RW~2330_combout )))) # 
// (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~2335_combout ))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2335_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2330_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2337_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2338_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2338 .lut_mask = 16'hEC64;
defparam \memory1_inst|RAM_inst|RW~2338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1425feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1425feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1425feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1425feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1425feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \memory1_inst|RAM_inst|RW~1425 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1425feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1425 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1425 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \memory1_inst|RAM_inst|RW~1489 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1489 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1489 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \memory1_inst|RAM_inst|RW~1297 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1297 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1297 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N19
dffeas \memory1_inst|RAM_inst|RW~1361 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1361 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1361 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2346 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2346_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1361_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1297_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1297_q ),
	.datad(\memory1_inst|RAM_inst|RW~1361_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2346_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2346 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2347 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2347_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2346_combout  & ((\memory1_inst|RAM_inst|RW~1489_q ))) # (!\memory1_inst|RAM_inst|RW~2346_combout  & (\memory1_inst|RAM_inst|RW~1425_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2346_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1425_q ),
	.datac(\memory1_inst|RAM_inst|RW~1489_q ),
	.datad(\memory1_inst|RAM_inst|RW~2346_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2347_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2347 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \memory1_inst|RAM_inst|RW~401 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~401 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~401 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N17
dffeas \memory1_inst|RAM_inst|RW~465 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~465 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N3
dffeas \memory1_inst|RAM_inst|RW~273 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~273 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~337feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~337feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~337feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~337feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~337feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N11
dffeas \memory1_inst|RAM_inst|RW~337 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~337 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~337 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2339 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2339_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~337_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~273_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~273_q ),
	.datad(\memory1_inst|RAM_inst|RW~337_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2339_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2339 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2340 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2340_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2339_combout  & ((\memory1_inst|RAM_inst|RW~465_q ))) # (!\memory1_inst|RAM_inst|RW~2339_combout  & (\memory1_inst|RAM_inst|RW~401_q )))) # (!\address[4]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2339_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~401_q ),
	.datac(\memory1_inst|RAM_inst|RW~465_q ),
	.datad(\memory1_inst|RAM_inst|RW~2339_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2340_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2340 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1169feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1169feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1169feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1169feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1169feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N15
dffeas \memory1_inst|RAM_inst|RW~1169 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1169 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1169 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N11
dffeas \memory1_inst|RAM_inst|RW~1233 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1233 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1233 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N13
dffeas \memory1_inst|RAM_inst|RW~1041 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1041_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1041 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1041 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N15
dffeas \memory1_inst|RAM_inst|RW~1105 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1105 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2341 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2341_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1105_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1041_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1041_q ),
	.datad(\memory1_inst|RAM_inst|RW~1105_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2341_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2341 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2342 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2342_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2341_combout  & ((\memory1_inst|RAM_inst|RW~1233_q ))) # (!\memory1_inst|RAM_inst|RW~2341_combout  & (\memory1_inst|RAM_inst|RW~1169_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2341_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1169_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1233_q ),
	.datad(\memory1_inst|RAM_inst|RW~2341_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2342_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2342 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \memory1_inst|RAM_inst|RW~145 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~145 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \memory1_inst|RAM_inst|RW~209 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~209 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N25
dffeas \memory1_inst|RAM_inst|RW~17 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~17 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~17 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N27
dffeas \memory1_inst|RAM_inst|RW~81 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~81 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2343 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2343_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~81_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~17_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~17_q ),
	.datad(\memory1_inst|RAM_inst|RW~81_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2343_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2343 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2344 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2344_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2343_combout  & ((\memory1_inst|RAM_inst|RW~209_q ))) # (!\memory1_inst|RAM_inst|RW~2343_combout  & (\memory1_inst|RAM_inst|RW~145_q )))) # (!\address[4]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2343_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~145_q ),
	.datac(\memory1_inst|RAM_inst|RW~209_q ),
	.datad(\memory1_inst|RAM_inst|RW~2343_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2344_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2344 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2345 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2345_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2342_combout )) # (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2344_combout 
// )))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2342_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2344_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2345_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2345 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2348 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2348_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2345_combout  & (\memory1_inst|RAM_inst|RW~2347_combout )) # (!\memory1_inst|RAM_inst|RW~2345_combout  & ((\memory1_inst|RAM_inst|RW~2340_combout ))))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2345_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2347_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2340_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2345_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2348_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2348 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2349 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2349_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~2338_combout )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2348_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2338_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2348_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2349_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2349 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N13
dffeas \memory1_inst|RAM_inst|RW~1953 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1953 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1953 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y13_N23
dffeas \memory1_inst|RAM_inst|RW~2017 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2017 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2017 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N3
dffeas \memory1_inst|RAM_inst|RW~1825 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1825 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1825 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y13_N9
dffeas \memory1_inst|RAM_inst|RW~1889 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3652_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1889 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1889 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2357 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2357_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1889_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1825_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1825_q ),
	.datad(\memory1_inst|RAM_inst|RW~1889_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2357_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2357 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2358 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2358_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2357_combout  & ((\memory1_inst|RAM_inst|RW~2017_q ))) # (!\memory1_inst|RAM_inst|RW~2357_combout  & (\memory1_inst|RAM_inst|RW~1953_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2357_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1953_q ),
	.datac(\memory1_inst|RAM_inst|RW~2017_q ),
	.datad(\memory1_inst|RAM_inst|RW~2357_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2358_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2358 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N3
dffeas \memory1_inst|RAM_inst|RW~865 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~865 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~865 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N31
dffeas \memory1_inst|RAM_inst|RW~993 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3541_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~993 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~993 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N21
dffeas \memory1_inst|RAM_inst|RW~801 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~801 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~801 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas \memory1_inst|RAM_inst|RW~929 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3543_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~929 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~929 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2350 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2350_combout  = (\address[4]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~929_q )))) # (!\address[4]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~801_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~801_q ),
	.datad(\memory1_inst|RAM_inst|RW~929_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2350_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2350 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2351 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2351_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2350_combout  & ((\memory1_inst|RAM_inst|RW~993_q ))) # (!\memory1_inst|RAM_inst|RW~2350_combout  & (\memory1_inst|RAM_inst|RW~865_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2350_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~865_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~993_q ),
	.datad(\memory1_inst|RAM_inst|RW~2350_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2351_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2351 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1697feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1697feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1697feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1697feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1697feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N27
dffeas \memory1_inst|RAM_inst|RW~1697 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1697feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1697 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1697 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N19
dffeas \memory1_inst|RAM_inst|RW~1761 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1761 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1761 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~1569 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1569 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1569 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y13_N19
dffeas \memory1_inst|RAM_inst|RW~1633 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1633 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1633 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2352 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2352_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1633_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1569_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1569_q ),
	.datad(\memory1_inst|RAM_inst|RW~1633_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2352_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2352 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2353 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2353_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2352_combout  & ((\memory1_inst|RAM_inst|RW~1761_q ))) # (!\memory1_inst|RAM_inst|RW~2352_combout  & (\memory1_inst|RAM_inst|RW~1697_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2352_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1697_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1761_q ),
	.datad(\memory1_inst|RAM_inst|RW~2352_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2353_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2353 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~609feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~609feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~609feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~609feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~609feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y10_N9
dffeas \memory1_inst|RAM_inst|RW~609 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~609feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~609 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~609 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \memory1_inst|RAM_inst|RW~737 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~737 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~737 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~545 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~545 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~545 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N1
dffeas \memory1_inst|RAM_inst|RW~673 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~673 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~673 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2354 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2354_combout  = (\address[4]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~673_q )))) # (!\address[4]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~545_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~545_q ),
	.datad(\memory1_inst|RAM_inst|RW~673_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2354_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2354 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2355 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2355_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2354_combout  & ((\memory1_inst|RAM_inst|RW~737_q ))) # (!\memory1_inst|RAM_inst|RW~2354_combout  & (\memory1_inst|RAM_inst|RW~609_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2354_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~609_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~737_q ),
	.datad(\memory1_inst|RAM_inst|RW~2354_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2355_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2355 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2356 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2356_combout  = (\address[7]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~2353_combout )))) # (!\address[7]~input_o  & (!\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2355_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2353_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2355_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2356_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2356 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2359 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2359_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2356_combout  & (\memory1_inst|RAM_inst|RW~2358_combout )) # (!\memory1_inst|RAM_inst|RW~2356_combout  & ((\memory1_inst|RAM_inst|RW~2351_combout ))))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2356_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2358_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2351_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2356_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2359_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2359 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2360 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2360_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2349_combout  & ((\memory1_inst|RAM_inst|RW~2359_combout ))) # (!\memory1_inst|RAM_inst|RW~2349_combout  & (\memory1_inst|RAM_inst|RW~2328_combout )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2349_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2328_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2349_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2359_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2360_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2360 .lut_mask = 16'hF858;
defparam \memory1_inst|RAM_inst|RW~2360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \memory1_inst|RAM_inst|RW~1665 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1665 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1665 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N3
dffeas \memory1_inst|RAM_inst|RW~1793 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1793 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1793 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N31
dffeas \memory1_inst|RAM_inst|RW~1649 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1649 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1649 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1777feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1777feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1777feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1777feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1777feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N31
dffeas \memory1_inst|RAM_inst|RW~1777 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1777feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1777 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1777 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2294 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2294_combout  = (\address[4]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1777_q )))) # (!\address[4]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1649_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1649_q ),
	.datad(\memory1_inst|RAM_inst|RW~1777_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2294_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2294 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2295 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2295_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2294_combout  & ((\memory1_inst|RAM_inst|RW~1793_q ))) # (!\memory1_inst|RAM_inst|RW~2294_combout  & (\memory1_inst|RAM_inst|RW~1665_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2294_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1665_q ),
	.datac(\memory1_inst|RAM_inst|RW~1793_q ),
	.datad(\memory1_inst|RAM_inst|RW~2294_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2295_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2295 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N1
dffeas \memory1_inst|RAM_inst|RW~561 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~561 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~561 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~689feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~689feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~689feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~689feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~689feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N23
dffeas \memory1_inst|RAM_inst|RW~689 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~689feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~689 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2291 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2291_combout  = (\address[4]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~689_q )))) # (!\address[4]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~561_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~561_q ),
	.datad(\memory1_inst|RAM_inst|RW~689_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2291_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2291 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N15
dffeas \memory1_inst|RAM_inst|RW~705 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~705 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~705 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~577 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~577 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2292 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2292_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2291_combout  & (\memory1_inst|RAM_inst|RW~705_q )) # (!\memory1_inst|RAM_inst|RW~2291_combout  & ((\memory1_inst|RAM_inst|RW~577_q ))))) # (!\address[1]~input_o 
//  & (\memory1_inst|RAM_inst|RW~2291_combout ))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2291_combout ),
	.datac(\memory1_inst|RAM_inst|RW~705_q ),
	.datad(\memory1_inst|RAM_inst|RW~577_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2292_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2292 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N25
dffeas \memory1_inst|RAM_inst|RW~1601 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1601 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1601 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N23
dffeas \memory1_inst|RAM_inst|RW~1729 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1729 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1729 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N21
dffeas \memory1_inst|RAM_inst|RW~1585 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1585 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1585 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \memory1_inst|RAM_inst|RW~1713 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1713 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1713 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2289 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2289_combout  = (\address[1]~input_o  & (\address[4]~input_o )) # (!\address[1]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1713_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1585_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1585_q ),
	.datad(\memory1_inst|RAM_inst|RW~1713_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2289_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2289 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2290 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2290_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2289_combout  & ((\memory1_inst|RAM_inst|RW~1729_q ))) # (!\memory1_inst|RAM_inst|RW~2289_combout  & (\memory1_inst|RAM_inst|RW~1601_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2289_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1601_q ),
	.datac(\memory1_inst|RAM_inst|RW~1729_q ),
	.datad(\memory1_inst|RAM_inst|RW~2289_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2290_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2290 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2293 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2293_combout  = (\address[7]~input_o  & (((\address[3]~input_o ) # (\memory1_inst|RAM_inst|RW~2290_combout )))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2292_combout  & (!\address[3]~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~2292_combout ),
	.datab(\address[7]~input_o ),
	.datac(\address[3]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2290_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2293_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2293 .lut_mask = 16'hCEC2;
defparam \memory1_inst|RAM_inst|RW~2293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~641 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~641 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~641 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N13
dffeas \memory1_inst|RAM_inst|RW~769 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~769 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~769 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N25
dffeas \memory1_inst|RAM_inst|RW~625 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~625 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~625 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N25
dffeas \memory1_inst|RAM_inst|RW~753 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~753 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~753 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2287 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2287_combout  = (\address[4]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~753_q )))) # (!\address[4]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~625_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~625_q ),
	.datad(\memory1_inst|RAM_inst|RW~753_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2287_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2287 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2288 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2288_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2287_combout  & ((\memory1_inst|RAM_inst|RW~769_q ))) # (!\memory1_inst|RAM_inst|RW~2287_combout  & (\memory1_inst|RAM_inst|RW~641_q )))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2287_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~641_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~769_q ),
	.datad(\memory1_inst|RAM_inst|RW~2287_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2288_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2288 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2296 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2296_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2293_combout  & (\memory1_inst|RAM_inst|RW~2295_combout )) # (!\memory1_inst|RAM_inst|RW~2293_combout  & ((\memory1_inst|RAM_inst|RW~2288_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2293_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2295_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2293_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2288_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2296_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2296 .lut_mask = 16'hBCB0;
defparam \memory1_inst|RAM_inst|RW~2296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N19
dffeas \memory1_inst|RAM_inst|RW~1089 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1089_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1089 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1089 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~1153 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1153 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1153 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N5
dffeas \memory1_inst|RAM_inst|RW~1073 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1073_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1073 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1073 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1137feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1137feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1137feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1137feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1137feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N11
dffeas \memory1_inst|RAM_inst|RW~1137 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1137 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1137 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2297 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2297_combout  = (\address[3]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1137_q )))) # (!\address[3]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1073_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1073_q ),
	.datad(\memory1_inst|RAM_inst|RW~1137_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2297_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2297 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2298 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2298_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2297_combout  & ((\memory1_inst|RAM_inst|RW~1153_q ))) # (!\memory1_inst|RAM_inst|RW~2297_combout  & (\memory1_inst|RAM_inst|RW~1089_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2297_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1089_q ),
	.datac(\memory1_inst|RAM_inst|RW~1153_q ),
	.datad(\memory1_inst|RAM_inst|RW~2297_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2298_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2298 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N13
dffeas \memory1_inst|RAM_inst|RW~1201 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1201 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1265feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1265feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1265feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1265feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1265feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \memory1_inst|RAM_inst|RW~1265 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1265feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1265 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2304 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2304_combout  = (\address[3]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1265_q )))) # (!\address[3]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1201_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1201_q ),
	.datad(\memory1_inst|RAM_inst|RW~1265_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2304_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2304 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~1281 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1281 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1281 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N25
dffeas \memory1_inst|RAM_inst|RW~1217 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1217 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2305 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2305_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2304_combout  & (\memory1_inst|RAM_inst|RW~1281_q )) # (!\memory1_inst|RAM_inst|RW~2304_combout  & ((\memory1_inst|RAM_inst|RW~1217_q ))))) # 
// (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~2304_combout ))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2304_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1281_q ),
	.datad(\memory1_inst|RAM_inst|RW~1217_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2305_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2305 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N21
dffeas \memory1_inst|RAM_inst|RW~193 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~193 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N15
dffeas \memory1_inst|RAM_inst|RW~257 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~257 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N25
dffeas \memory1_inst|RAM_inst|RW~177 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~177 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~177 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~241feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~241feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~241feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~241feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~241feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y6_N29
dffeas \memory1_inst|RAM_inst|RW~241 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~241 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2299 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2299_combout  = (\address[3]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~241_q )))) # (!\address[3]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~177_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~177_q ),
	.datad(\memory1_inst|RAM_inst|RW~241_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2299_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2299 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2300 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2300_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2299_combout  & ((\memory1_inst|RAM_inst|RW~257_q ))) # (!\memory1_inst|RAM_inst|RW~2299_combout  & (\memory1_inst|RAM_inst|RW~193_q )))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2299_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~193_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~257_q ),
	.datad(\memory1_inst|RAM_inst|RW~2299_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2300_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2300 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~65 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~65 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~129 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~129 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N17
dffeas \memory1_inst|RAM_inst|RW~49 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~49 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N7
dffeas \memory1_inst|RAM_inst|RW~113 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~113 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2301 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2301_combout  = (\address[1]~input_o  & (\address[3]~input_o )) # (!\address[1]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~113_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~49_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~49_q ),
	.datad(\memory1_inst|RAM_inst|RW~113_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2301_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2301 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2302 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2302_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2301_combout  & ((\memory1_inst|RAM_inst|RW~129_q ))) # (!\memory1_inst|RAM_inst|RW~2301_combout  & (\memory1_inst|RAM_inst|RW~65_q )))) # (!\address[1]~input_o  
// & (((\memory1_inst|RAM_inst|RW~2301_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~65_q ),
	.datac(\memory1_inst|RAM_inst|RW~129_q ),
	.datad(\memory1_inst|RAM_inst|RW~2301_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2302_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2302 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2303 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2303_combout  = (\address[4]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~2300_combout )))) # (!\address[4]~input_o  & (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2302_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2300_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2302_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2303_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2303 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2306 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2306_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2303_combout  & ((\memory1_inst|RAM_inst|RW~2305_combout ))) # (!\memory1_inst|RAM_inst|RW~2303_combout  & (\memory1_inst|RAM_inst|RW~2298_combout )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2303_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2298_combout ),
	.datab(\memory1_inst|RAM_inst|RW~2305_combout ),
	.datac(\address[7]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2303_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2306_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2306 .lut_mask = 16'hCFA0;
defparam \memory1_inst|RAM_inst|RW~2306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2307 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2307_combout  = (\address[5]~input_o  & (((\address[6]~input_o )))) # (!\address[5]~input_o  & ((\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2296_combout )) # (!\address[6]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~2306_combout )))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2296_combout ),
	.datac(\address[6]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2306_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2307_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2307 .lut_mask = 16'hE5E0;
defparam \memory1_inst|RAM_inst|RW~2307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N3
dffeas \memory1_inst|RAM_inst|RW~1985 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1985 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1985 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N5
dffeas \memory1_inst|RAM_inst|RW~2049 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2049_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2049 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2049 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \memory1_inst|RAM_inst|RW~1969 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1969 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1969 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~2033 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2033_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2033 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2033 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2315 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2315_combout  = (\address[1]~input_o  & (\address[3]~input_o )) # (!\address[1]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2033_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1969_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1969_q ),
	.datad(\memory1_inst|RAM_inst|RW~2033_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2315_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2315 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2316 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2316_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2315_combout  & ((\memory1_inst|RAM_inst|RW~2049_q ))) # (!\memory1_inst|RAM_inst|RW~2315_combout  & (\memory1_inst|RAM_inst|RW~1985_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2315_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1985_q ),
	.datac(\memory1_inst|RAM_inst|RW~2049_q ),
	.datad(\memory1_inst|RAM_inst|RW~2315_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2316_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2316 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~961 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~961 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~961 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \memory1_inst|RAM_inst|RW~1025 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3564_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1025_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1025 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1025 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N9
dffeas \memory1_inst|RAM_inst|RW~945 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~945 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~945 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1009feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1009feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1009feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1009feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1009feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N5
dffeas \memory1_inst|RAM_inst|RW~1009 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1009feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1009 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1009 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2308 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2308_combout  = (\address[3]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1009_q )))) # (!\address[3]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~945_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~945_q ),
	.datad(\memory1_inst|RAM_inst|RW~1009_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2308_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2308 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2309 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2309_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2308_combout  & ((\memory1_inst|RAM_inst|RW~1025_q ))) # (!\memory1_inst|RAM_inst|RW~2308_combout  & (\memory1_inst|RAM_inst|RW~961_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2308_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~961_q ),
	.datac(\memory1_inst|RAM_inst|RW~1025_q ),
	.datad(\memory1_inst|RAM_inst|RW~2308_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2309_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2309 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \memory1_inst|RAM_inst|RW~1857 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1857 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1857 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N27
dffeas \memory1_inst|RAM_inst|RW~1921 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1921 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1921 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N25
dffeas \memory1_inst|RAM_inst|RW~1841 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1841 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1841 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N19
dffeas \memory1_inst|RAM_inst|RW~1905 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1905 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1905 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2310 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2310_combout  = (\address[3]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1905_q )))) # (!\address[3]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1841_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1841_q ),
	.datad(\memory1_inst|RAM_inst|RW~1905_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2310_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2310 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2311 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2311_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2310_combout  & ((\memory1_inst|RAM_inst|RW~1921_q ))) # (!\memory1_inst|RAM_inst|RW~2310_combout  & (\memory1_inst|RAM_inst|RW~1857_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2310_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1857_q ),
	.datac(\memory1_inst|RAM_inst|RW~1921_q ),
	.datad(\memory1_inst|RAM_inst|RW~2310_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2311_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2311 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~833feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~833feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~833feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~833feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~833feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N3
dffeas \memory1_inst|RAM_inst|RW~833 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~833feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~833 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~833 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N21
dffeas \memory1_inst|RAM_inst|RW~897 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~897 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~897 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N23
dffeas \memory1_inst|RAM_inst|RW~817 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~817 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~817 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N29
dffeas \memory1_inst|RAM_inst|RW~881 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~881 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~881 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2312 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2312_combout  = (\address[3]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~881_q )))) # (!\address[3]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~817_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~817_q ),
	.datad(\memory1_inst|RAM_inst|RW~881_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2312_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2312 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2313 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2313_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2312_combout  & ((\memory1_inst|RAM_inst|RW~897_q ))) # (!\memory1_inst|RAM_inst|RW~2312_combout  & (\memory1_inst|RAM_inst|RW~833_q )))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2312_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~833_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~897_q ),
	.datad(\memory1_inst|RAM_inst|RW~2312_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2313_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2313 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2314 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2314_combout  = (\address[4]~input_o  & (\address[7]~input_o )) # (!\address[4]~input_o  & ((\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2311_combout )) # (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2313_combout 
// )))))

	.dataa(\address[4]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2311_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2313_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2314_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2314 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2317 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2317_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2314_combout  & (\memory1_inst|RAM_inst|RW~2316_combout )) # (!\memory1_inst|RAM_inst|RW~2314_combout  & ((\memory1_inst|RAM_inst|RW~2309_combout ))))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2314_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2316_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2309_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2314_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2317_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2317 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N21
dffeas \memory1_inst|RAM_inst|RW~1409 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1409 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1409 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N15
dffeas \memory1_inst|RAM_inst|RW~385 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~385 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~385 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N1
dffeas \memory1_inst|RAM_inst|RW~369 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~369 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N25
dffeas \memory1_inst|RAM_inst|RW~1393 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1393 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2277 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2277_combout  = (\address[1]~input_o  & (\address[7]~input_o )) # (!\address[1]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1393_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~369_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~369_q ),
	.datad(\memory1_inst|RAM_inst|RW~1393_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2277_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2277 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2278 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2278_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2277_combout  & (\memory1_inst|RAM_inst|RW~1409_q )) # (!\memory1_inst|RAM_inst|RW~2277_combout  & ((\memory1_inst|RAM_inst|RW~385_q ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2277_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1409_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~385_q ),
	.datad(\memory1_inst|RAM_inst|RW~2277_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2278_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2278 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~513feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~513feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~513feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~513feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~513feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N7
dffeas \memory1_inst|RAM_inst|RW~513 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~513feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~513 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~513 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \memory1_inst|RAM_inst|RW~1537 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1537 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1537 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N17
dffeas \memory1_inst|RAM_inst|RW~497 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~497 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~497 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1521feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1521feeder_combout  = \data_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1521feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1521feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1521feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N25
dffeas \memory1_inst|RAM_inst|RW~1521 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1521feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1521 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1521 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2284 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2284_combout  = (\address[1]~input_o  & (\address[7]~input_o )) # (!\address[1]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1521_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~497_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~497_q ),
	.datad(\memory1_inst|RAM_inst|RW~1521_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2284_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2284 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2285 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2285_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2284_combout  & ((\memory1_inst|RAM_inst|RW~1537_q ))) # (!\memory1_inst|RAM_inst|RW~2284_combout  & (\memory1_inst|RAM_inst|RW~513_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2284_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~513_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1537_q ),
	.datad(\memory1_inst|RAM_inst|RW~2284_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2285_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2285 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N11
dffeas \memory1_inst|RAM_inst|RW~433 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~433 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~433 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \memory1_inst|RAM_inst|RW~1457 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1457 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1457 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2279 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2279_combout  = (\address[7]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1457_q )))) # (!\address[7]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~433_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~433_q ),
	.datad(\memory1_inst|RAM_inst|RW~1457_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2279_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2279 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \memory1_inst|RAM_inst|RW~1473 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1473 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1473 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \memory1_inst|RAM_inst|RW~449 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3563_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~449 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~449 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2280 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2280_combout  = (\memory1_inst|RAM_inst|RW~2279_combout  & (((\memory1_inst|RAM_inst|RW~1473_q )) # (!\address[1]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2279_combout  & (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~449_q 
// ))))

	.dataa(\memory1_inst|RAM_inst|RW~2279_combout ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1473_q ),
	.datad(\memory1_inst|RAM_inst|RW~449_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2280_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2280 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N19
dffeas \memory1_inst|RAM_inst|RW~321 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~321 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \memory1_inst|RAM_inst|RW~1345 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1345 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1345 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N5
dffeas \memory1_inst|RAM_inst|RW~305 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~305 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~305 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N11
dffeas \memory1_inst|RAM_inst|RW~1329 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1329 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2281 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2281_combout  = (\address[7]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1329_q )))) # (!\address[7]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~305_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~305_q ),
	.datad(\memory1_inst|RAM_inst|RW~1329_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2281_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2281 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2282 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2282_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2281_combout  & ((\memory1_inst|RAM_inst|RW~1345_q ))) # (!\memory1_inst|RAM_inst|RW~2281_combout  & (\memory1_inst|RAM_inst|RW~321_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2281_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~321_q ),
	.datac(\memory1_inst|RAM_inst|RW~1345_q ),
	.datad(\memory1_inst|RAM_inst|RW~2281_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2282_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2282 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2283 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2283_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2280_combout )) # (!\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2282_combout 
// )))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2280_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2282_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2283_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2283 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2286 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2286_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2283_combout  & ((\memory1_inst|RAM_inst|RW~2285_combout ))) # (!\memory1_inst|RAM_inst|RW~2283_combout  & (\memory1_inst|RAM_inst|RW~2278_combout )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2283_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2278_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2285_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2283_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2286_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2286 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2318 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2318_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2307_combout  & (\memory1_inst|RAM_inst|RW~2317_combout )) # (!\memory1_inst|RAM_inst|RW~2307_combout  & ((\memory1_inst|RAM_inst|RW~2286_combout ))))) # 
// (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~2307_combout ))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2307_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2317_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2286_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2318_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2318 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2361 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2361_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2318_combout ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2360_combout 
// ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2360_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2318_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2361_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2361 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2404 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2404_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2361_combout  & (\memory1_inst|RAM_inst|RW~2403_combout )) # (!\memory1_inst|RAM_inst|RW~2361_combout  & ((\memory1_inst|RAM_inst|RW~2276_combout ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2361_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2403_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2276_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2361_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2404_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2404 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y8_N13
dffeas \memory1_inst|RAM_inst|data_out[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2404_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|data_out[0] .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[0]~6 (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out[0]~6_combout  = (\memory1_inst|input_mux_inst|data_out[0]~5_combout  & ((\memory1_inst|input_mux_inst|data_out[4]~2_combout ) # ((\memory1_inst|RAM_inst|data_out [0] & \memory1_inst|input_mux_inst|MUX1~0_combout )))) 
// # (!\memory1_inst|input_mux_inst|data_out[0]~5_combout  & (\memory1_inst|RAM_inst|data_out [0] & (\memory1_inst|input_mux_inst|MUX1~0_combout )))

	.dataa(\memory1_inst|input_mux_inst|data_out[0]~5_combout ),
	.datab(\memory1_inst|RAM_inst|data_out [0]),
	.datac(\memory1_inst|input_mux_inst|MUX1~0_combout ),
	.datad(\memory1_inst|input_mux_inst|data_out[4]~2_combout ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[0]~6 .lut_mask = 16'hEAC0;
defparam \memory1_inst|input_mux_inst|data_out[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N4
cycloneiii_lcell_comb \Dec_BCD_0_inst|segmentos[0]~0 (
// Equation(s):
// \Dec_BCD_0_inst|segmentos[0]~0_combout  = (\memory1_inst|input_mux_inst|data_out[0]~6_combout  & (!\memory1_inst|input_mux_inst|data_out [3] & (\memory1_inst|input_mux_inst|data_out [2] $ (!\memory1_inst|input_mux_inst|data_out [1])))) # 
// (!\memory1_inst|input_mux_inst|data_out[0]~6_combout  & (!\memory1_inst|input_mux_inst|data_out [1] & (\memory1_inst|input_mux_inst|data_out [2] $ (!\memory1_inst|input_mux_inst|data_out [3]))))

	.dataa(\memory1_inst|input_mux_inst|data_out [2]),
	.datab(\memory1_inst|input_mux_inst|data_out [1]),
	.datac(\memory1_inst|input_mux_inst|data_out [3]),
	.datad(\memory1_inst|input_mux_inst|data_out[0]~6_combout ),
	.cin(gnd),
	.combout(\Dec_BCD_0_inst|segmentos[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_0_inst|segmentos[0]~0 .lut_mask = 16'h0921;
defparam \Dec_BCD_0_inst|segmentos[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N6
cycloneiii_lcell_comb \Dec_BCD_0_inst|segmentos[1]~1 (
// Equation(s):
// \Dec_BCD_0_inst|segmentos[1]~1_combout  = (\memory1_inst|input_mux_inst|data_out [2] & (\memory1_inst|input_mux_inst|data_out[0]~6_combout  & (\memory1_inst|input_mux_inst|data_out [1] $ (\memory1_inst|input_mux_inst|data_out [3])))) # 
// (!\memory1_inst|input_mux_inst|data_out [2] & (!\memory1_inst|input_mux_inst|data_out [3] & ((\memory1_inst|input_mux_inst|data_out [1]) # (\memory1_inst|input_mux_inst|data_out[0]~6_combout ))))

	.dataa(\memory1_inst|input_mux_inst|data_out [2]),
	.datab(\memory1_inst|input_mux_inst|data_out [1]),
	.datac(\memory1_inst|input_mux_inst|data_out [3]),
	.datad(\memory1_inst|input_mux_inst|data_out[0]~6_combout ),
	.cin(gnd),
	.combout(\Dec_BCD_0_inst|segmentos[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_0_inst|segmentos[1]~1 .lut_mask = 16'h2D04;
defparam \Dec_BCD_0_inst|segmentos[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N12
cycloneiii_lcell_comb \Dec_BCD_0_inst|segmentos[2]~2 (
// Equation(s):
// \Dec_BCD_0_inst|segmentos[2]~2_combout  = (\memory1_inst|input_mux_inst|data_out [1] & (((!\memory1_inst|input_mux_inst|data_out [3] & \memory1_inst|input_mux_inst|data_out[0]~6_combout )))) # (!\memory1_inst|input_mux_inst|data_out [1] & 
// ((\memory1_inst|input_mux_inst|data_out [2] & (!\memory1_inst|input_mux_inst|data_out [3])) # (!\memory1_inst|input_mux_inst|data_out [2] & ((\memory1_inst|input_mux_inst|data_out[0]~6_combout )))))

	.dataa(\memory1_inst|input_mux_inst|data_out [2]),
	.datab(\memory1_inst|input_mux_inst|data_out [1]),
	.datac(\memory1_inst|input_mux_inst|data_out [3]),
	.datad(\memory1_inst|input_mux_inst|data_out[0]~6_combout ),
	.cin(gnd),
	.combout(\Dec_BCD_0_inst|segmentos[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_0_inst|segmentos[2]~2 .lut_mask = 16'h1F02;
defparam \Dec_BCD_0_inst|segmentos[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N30
cycloneiii_lcell_comb \Dec_BCD_0_inst|segmentos[3]~3 (
// Equation(s):
// \Dec_BCD_0_inst|segmentos[3]~3_combout  = (\memory1_inst|input_mux_inst|data_out[0]~6_combout  & (\memory1_inst|input_mux_inst|data_out [2] $ ((!\memory1_inst|input_mux_inst|data_out [1])))) # (!\memory1_inst|input_mux_inst|data_out[0]~6_combout  & 
// ((\memory1_inst|input_mux_inst|data_out [2] & (!\memory1_inst|input_mux_inst|data_out [1] & !\memory1_inst|input_mux_inst|data_out [3])) # (!\memory1_inst|input_mux_inst|data_out [2] & (\memory1_inst|input_mux_inst|data_out [1] & 
// \memory1_inst|input_mux_inst|data_out [3]))))

	.dataa(\memory1_inst|input_mux_inst|data_out [2]),
	.datab(\memory1_inst|input_mux_inst|data_out [1]),
	.datac(\memory1_inst|input_mux_inst|data_out [3]),
	.datad(\memory1_inst|input_mux_inst|data_out[0]~6_combout ),
	.cin(gnd),
	.combout(\Dec_BCD_0_inst|segmentos[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_0_inst|segmentos[3]~3 .lut_mask = 16'h9942;
defparam \Dec_BCD_0_inst|segmentos[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N24
cycloneiii_lcell_comb \Dec_BCD_0_inst|segmentos[4]~4 (
// Equation(s):
// \Dec_BCD_0_inst|segmentos[4]~4_combout  = (\memory1_inst|input_mux_inst|data_out [2] & (\memory1_inst|input_mux_inst|data_out [3] & ((\memory1_inst|input_mux_inst|data_out [1]) # (!\memory1_inst|input_mux_inst|data_out[0]~6_combout )))) # 
// (!\memory1_inst|input_mux_inst|data_out [2] & (\memory1_inst|input_mux_inst|data_out [1] & (!\memory1_inst|input_mux_inst|data_out [3] & !\memory1_inst|input_mux_inst|data_out[0]~6_combout )))

	.dataa(\memory1_inst|input_mux_inst|data_out [2]),
	.datab(\memory1_inst|input_mux_inst|data_out [1]),
	.datac(\memory1_inst|input_mux_inst|data_out [3]),
	.datad(\memory1_inst|input_mux_inst|data_out[0]~6_combout ),
	.cin(gnd),
	.combout(\Dec_BCD_0_inst|segmentos[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_0_inst|segmentos[4]~4 .lut_mask = 16'h80A4;
defparam \Dec_BCD_0_inst|segmentos[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N10
cycloneiii_lcell_comb \Dec_BCD_0_inst|segmentos[5]~5 (
// Equation(s):
// \Dec_BCD_0_inst|segmentos[5]~5_combout  = (\memory1_inst|input_mux_inst|data_out [1] & ((\memory1_inst|input_mux_inst|data_out[0]~6_combout  & ((\memory1_inst|input_mux_inst|data_out [3]))) # (!\memory1_inst|input_mux_inst|data_out[0]~6_combout  & 
// (\memory1_inst|input_mux_inst|data_out [2])))) # (!\memory1_inst|input_mux_inst|data_out [1] & (\memory1_inst|input_mux_inst|data_out [2] & (\memory1_inst|input_mux_inst|data_out [3] $ (\memory1_inst|input_mux_inst|data_out[0]~6_combout ))))

	.dataa(\memory1_inst|input_mux_inst|data_out [2]),
	.datab(\memory1_inst|input_mux_inst|data_out [1]),
	.datac(\memory1_inst|input_mux_inst|data_out [3]),
	.datad(\memory1_inst|input_mux_inst|data_out[0]~6_combout ),
	.cin(gnd),
	.combout(\Dec_BCD_0_inst|segmentos[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_0_inst|segmentos[5]~5 .lut_mask = 16'hC2A8;
defparam \Dec_BCD_0_inst|segmentos[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N16
cycloneiii_lcell_comb \Dec_BCD_0_inst|segmentos[6]~6 (
// Equation(s):
// \Dec_BCD_0_inst|segmentos[6]~6_combout  = (\memory1_inst|input_mux_inst|data_out [2] & (!\memory1_inst|input_mux_inst|data_out [1] & (\memory1_inst|input_mux_inst|data_out [3] $ (!\memory1_inst|input_mux_inst|data_out[0]~6_combout )))) # 
// (!\memory1_inst|input_mux_inst|data_out [2] & (\memory1_inst|input_mux_inst|data_out[0]~6_combout  & (\memory1_inst|input_mux_inst|data_out [1] $ (!\memory1_inst|input_mux_inst|data_out [3]))))

	.dataa(\memory1_inst|input_mux_inst|data_out [2]),
	.datab(\memory1_inst|input_mux_inst|data_out [1]),
	.datac(\memory1_inst|input_mux_inst|data_out [3]),
	.datad(\memory1_inst|input_mux_inst|data_out[0]~6_combout ),
	.cin(gnd),
	.combout(\Dec_BCD_0_inst|segmentos[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_0_inst|segmentos[6]~6 .lut_mask = 16'h6102;
defparam \Dec_BCD_0_inst|segmentos[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N6
cycloneiii_lcell_comb \memory1_inst|ROM_inst|Mux2~0 (
// Equation(s):
// \memory1_inst|ROM_inst|Mux2~0_combout  = (!\address[3]~input_o  & ((\address[2]~input_o  & (!\address[1]~input_o  & !\address[0]~input_o )) # (!\address[2]~input_o  & ((\address[0]~input_o )))))

	.dataa(\address[1]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\address[3]~input_o ),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|ROM_inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|ROM_inst|Mux2~0 .lut_mask = 16'h0304;
defparam \memory1_inst|ROM_inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N18
cycloneiii_lcell_comb \memory1_inst|ROM_inst|Mux2~1 (
// Equation(s):
// \memory1_inst|ROM_inst|Mux2~1_combout  = (!\address[6]~input_o  & (!\address[4]~input_o  & (!\address[5]~input_o  & \memory1_inst|ROM_inst|Mux2~0_combout )))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\address[5]~input_o ),
	.datad(\memory1_inst|ROM_inst|Mux2~0_combout ),
	.cin(gnd),
	.combout(\memory1_inst|ROM_inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|ROM_inst|Mux2~1 .lut_mask = 16'h0100;
defparam \memory1_inst|ROM_inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N19
dffeas \memory1_inst|ROM_inst|data_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|ROM_inst|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[7]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|ROM_inst|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|ROM_inst|data_out[5] .is_wysiwyg = "true";
defparam \memory1_inst|ROM_inst|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneiii_io_ibuf \data_in[5]~input (
	.i(data_in[5]),
	.ibar(gnd),
	.o(\data_in[5]~input_o ));
// synopsys translate_off
defparam \data_in[5]~input .bus_hold = "false";
defparam \data_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \memory1_inst|RAM_inst|RW~1998 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1998 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1998 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N1
dffeas \memory1_inst|RAM_inst|RW~2062 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2062_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2062 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2062 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \memory1_inst|RAM_inst|RW~974 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~974 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~974 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N3
dffeas \memory1_inst|RAM_inst|RW~1038 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1038 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1038 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3250 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3250_combout  = (\address[7]~input_o  & (\address[3]~input_o )) # (!\address[7]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1038_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~974_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~974_q ),
	.datad(\memory1_inst|RAM_inst|RW~1038_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3250_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3250 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3251 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3251_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3250_combout  & ((\memory1_inst|RAM_inst|RW~2062_q ))) # (!\memory1_inst|RAM_inst|RW~3250_combout  & (\memory1_inst|RAM_inst|RW~1998_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3250_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1998_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2062_q ),
	.datad(\memory1_inst|RAM_inst|RW~3250_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3251_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3251 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \memory1_inst|RAM_inst|RW~910 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~910 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~910 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N31
dffeas \memory1_inst|RAM_inst|RW~1934 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1934 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1934 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N23
dffeas \memory1_inst|RAM_inst|RW~846 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3565_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~846 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~846 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1870feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1870feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1870feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1870feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1870feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \memory1_inst|RAM_inst|RW~1870 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1870feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1870 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1870 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3243 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3243_combout  = (\address[7]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~1870_q )))) # (!\address[7]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~846_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~846_q ),
	.datad(\memory1_inst|RAM_inst|RW~1870_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3243_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3243 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3244 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3244_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3243_combout  & ((\memory1_inst|RAM_inst|RW~1934_q ))) # (!\memory1_inst|RAM_inst|RW~3243_combout  & (\memory1_inst|RAM_inst|RW~910_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3243_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~910_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1934_q ),
	.datad(\memory1_inst|RAM_inst|RW~3243_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3244_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3244 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N13
dffeas \memory1_inst|RAM_inst|RW~902 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~902 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~902 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \memory1_inst|RAM_inst|RW~1926 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1926 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1926 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N23
dffeas \memory1_inst|RAM_inst|RW~838 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~838 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~838 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N25
dffeas \memory1_inst|RAM_inst|RW~1862 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1862 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1862 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3247 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3247_combout  = (\address[7]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~1862_q )))) # (!\address[7]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~838_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~838_q ),
	.datad(\memory1_inst|RAM_inst|RW~1862_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3247_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3247 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3248 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3248_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3247_combout  & ((\memory1_inst|RAM_inst|RW~1926_q ))) # (!\memory1_inst|RAM_inst|RW~3247_combout  & (\memory1_inst|RAM_inst|RW~902_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3247_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~902_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1926_q ),
	.datad(\memory1_inst|RAM_inst|RW~3247_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3248_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3248 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N1
dffeas \memory1_inst|RAM_inst|RW~2054 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2054 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2054 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N31
dffeas \memory1_inst|RAM_inst|RW~966 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~966 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~966 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \memory1_inst|RAM_inst|RW~1030 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3564_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1030 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1030 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3245 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3245_combout  = (\address[7]~input_o  & (\address[3]~input_o )) # (!\address[7]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1030_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~966_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~966_q ),
	.datad(\memory1_inst|RAM_inst|RW~1030_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3245_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3245 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N19
dffeas \memory1_inst|RAM_inst|RW~1990 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1990 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1990 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3246 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3246_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3245_combout  & (\memory1_inst|RAM_inst|RW~2054_q )) # (!\memory1_inst|RAM_inst|RW~3245_combout  & ((\memory1_inst|RAM_inst|RW~1990_q ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3245_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2054_q ),
	.datac(\memory1_inst|RAM_inst|RW~3245_combout ),
	.datad(\memory1_inst|RAM_inst|RW~1990_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3246_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3246 .lut_mask = 16'hDAD0;
defparam \memory1_inst|RAM_inst|RW~3246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3249 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3249_combout  = (\address[0]~input_o  & (\address[4]~input_o )) # (!\address[0]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3246_combout ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~3248_combout 
// ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3248_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3246_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3249_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3249 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3252 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3252_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3249_combout  & (\memory1_inst|RAM_inst|RW~3251_combout )) # (!\memory1_inst|RAM_inst|RW~3249_combout  & ((\memory1_inst|RAM_inst|RW~3244_combout ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3249_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3251_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3244_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3249_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3252_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3252 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1638feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1638feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1638feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1638feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1638feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y13_N13
dffeas \memory1_inst|RAM_inst|RW~1638 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1638feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1638 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1638 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N23
dffeas \memory1_inst|RAM_inst|RW~1766 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1766 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1766 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N23
dffeas \memory1_inst|RAM_inst|RW~1574 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1574 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1574 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N13
dffeas \memory1_inst|RAM_inst|RW~1702 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1702 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1702 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3232 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3232_combout  = (\address[4]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~1702_q )))) # (!\address[4]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1574_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1574_q ),
	.datad(\memory1_inst|RAM_inst|RW~1702_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3232_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3232 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3233 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3233_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3232_combout  & ((\memory1_inst|RAM_inst|RW~1766_q ))) # (!\memory1_inst|RAM_inst|RW~3232_combout  & (\memory1_inst|RAM_inst|RW~1638_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3232_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1638_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1766_q ),
	.datad(\memory1_inst|RAM_inst|RW~3232_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3233_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3233 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~1710 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1710 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1710 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \memory1_inst|RAM_inst|RW~1774 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1774 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1774 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \memory1_inst|RAM_inst|RW~1582 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1582 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1646feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1646feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1646feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1646feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1646feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \memory1_inst|RAM_inst|RW~1646 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1646feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1646 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1646 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3239 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3239_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1646_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1582_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1582_q ),
	.datad(\memory1_inst|RAM_inst|RW~1646_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3239_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3239 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3240 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3240_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3239_combout  & ((\memory1_inst|RAM_inst|RW~1774_q ))) # (!\memory1_inst|RAM_inst|RW~3239_combout  & (\memory1_inst|RAM_inst|RW~1710_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3239_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1710_q ),
	.datac(\memory1_inst|RAM_inst|RW~1774_q ),
	.datad(\memory1_inst|RAM_inst|RW~3239_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3240_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3240 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~678feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~678feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~678feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~678feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~678feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N21
dffeas \memory1_inst|RAM_inst|RW~678 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~678feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~678 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~678 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N17
dffeas \memory1_inst|RAM_inst|RW~742 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~742 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~742 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y11_N15
dffeas \memory1_inst|RAM_inst|RW~550 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~550 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~550 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~614feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~614feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~614feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~614feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~614feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N5
dffeas \memory1_inst|RAM_inst|RW~614 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~614feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~614 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3236 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3236_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~614_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~550_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~550_q ),
	.datad(\memory1_inst|RAM_inst|RW~614_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3236_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3236 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3237 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3237_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3236_combout  & ((\memory1_inst|RAM_inst|RW~742_q ))) # (!\memory1_inst|RAM_inst|RW~3236_combout  & (\memory1_inst|RAM_inst|RW~678_q )))) # (!\address[4]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3236_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~678_q ),
	.datac(\memory1_inst|RAM_inst|RW~742_q ),
	.datad(\memory1_inst|RAM_inst|RW~3236_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3237_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3237 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N15
dffeas \memory1_inst|RAM_inst|RW~558 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~558 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~558 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N21
dffeas \memory1_inst|RAM_inst|RW~622 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~622 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3234 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3234_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~622_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~558_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~558_q ),
	.datad(\memory1_inst|RAM_inst|RW~622_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3234_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3234 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N3
dffeas \memory1_inst|RAM_inst|RW~750 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~750 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~750 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~686feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~686feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~686feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~686feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~686feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N3
dffeas \memory1_inst|RAM_inst|RW~686 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~686 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~686 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3235 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3235_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3234_combout  & (\memory1_inst|RAM_inst|RW~750_q )) # (!\memory1_inst|RAM_inst|RW~3234_combout  & ((\memory1_inst|RAM_inst|RW~686_q ))))) # (!\address[4]~input_o 
//  & (\memory1_inst|RAM_inst|RW~3234_combout ))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3234_combout ),
	.datac(\memory1_inst|RAM_inst|RW~750_q ),
	.datad(\memory1_inst|RAM_inst|RW~686_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3235_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3235 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~3235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3238 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3238_combout  = (\address[0]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~3235_combout )))) # (!\address[0]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~3237_combout )))

	.dataa(\address[0]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3237_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3235_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3238_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3238 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3241 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3241_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3238_combout  & ((\memory1_inst|RAM_inst|RW~3240_combout ))) # (!\memory1_inst|RAM_inst|RW~3238_combout  & (\memory1_inst|RAM_inst|RW~3233_combout )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3238_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3233_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3240_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3238_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3241_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3241 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y13_N1
dffeas \memory1_inst|RAM_inst|RW~2022 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2022 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2022 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N23
dffeas \memory1_inst|RAM_inst|RW~2030 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2030_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2030 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2030 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y13_N19
dffeas \memory1_inst|RAM_inst|RW~1894 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3652_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1894 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1894 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N29
dffeas \memory1_inst|RAM_inst|RW~1902 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1902 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1902 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3229 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3229_combout  = (\address[4]~input_o  & (\address[0]~input_o )) # (!\address[4]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~1902_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1894_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1894_q ),
	.datad(\memory1_inst|RAM_inst|RW~1902_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3229_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3229 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3230 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3230_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3229_combout  & ((\memory1_inst|RAM_inst|RW~2030_q ))) # (!\memory1_inst|RAM_inst|RW~3229_combout  & (\memory1_inst|RAM_inst|RW~2022_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3229_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2022_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2030_q ),
	.datad(\memory1_inst|RAM_inst|RW~3229_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3230_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3230 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N13
dffeas \memory1_inst|RAM_inst|RW~998 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3541_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~998 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N7
dffeas \memory1_inst|RAM_inst|RW~1006 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1006 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1006 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \memory1_inst|RAM_inst|RW~870 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~870 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~870 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N11
dffeas \memory1_inst|RAM_inst|RW~878 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3536_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~878 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~878 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3222 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3222_combout  = (\address[0]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~878_q )))) # (!\address[0]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~870_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~870_q ),
	.datad(\memory1_inst|RAM_inst|RW~878_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3222_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3222 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3223 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3223_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3222_combout  & ((\memory1_inst|RAM_inst|RW~1006_q ))) # (!\memory1_inst|RAM_inst|RW~3222_combout  & (\memory1_inst|RAM_inst|RW~998_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3222_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~998_q ),
	.datac(\memory1_inst|RAM_inst|RW~1006_q ),
	.datad(\memory1_inst|RAM_inst|RW~3222_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3223_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3223 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~934feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~934feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~934feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~934feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~934feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N21
dffeas \memory1_inst|RAM_inst|RW~934 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~934feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3543_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~934 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~934 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N13
dffeas \memory1_inst|RAM_inst|RW~942 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3542_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~942 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~942 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N23
dffeas \memory1_inst|RAM_inst|RW~806 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~806 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~806 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~814feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~814feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~814feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~814feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~814feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N1
dffeas \memory1_inst|RAM_inst|RW~814 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~814feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~814 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~814 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3226 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3226_combout  = (\address[4]~input_o  & (\address[0]~input_o )) # (!\address[4]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~814_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~806_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~806_q ),
	.datad(\memory1_inst|RAM_inst|RW~814_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3226_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3226 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3227 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3227_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3226_combout  & ((\memory1_inst|RAM_inst|RW~942_q ))) # (!\memory1_inst|RAM_inst|RW~3226_combout  & (\memory1_inst|RAM_inst|RW~934_q )))) # (!\address[4]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3226_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~934_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~942_q ),
	.datad(\memory1_inst|RAM_inst|RW~3226_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3227_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3227 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N15
dffeas \memory1_inst|RAM_inst|RW~1958 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1958 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1958 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~1966 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1966 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1966 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N13
dffeas \memory1_inst|RAM_inst|RW~1830 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1830 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1830 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N11
dffeas \memory1_inst|RAM_inst|RW~1838 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1838 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1838 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3224 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3224_combout  = (\address[0]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1838_q )))) # (!\address[0]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1830_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1830_q ),
	.datad(\memory1_inst|RAM_inst|RW~1838_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3224_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3224 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3225 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3225_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3224_combout  & ((\memory1_inst|RAM_inst|RW~1966_q ))) # (!\memory1_inst|RAM_inst|RW~3224_combout  & (\memory1_inst|RAM_inst|RW~1958_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3224_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1958_q ),
	.datac(\memory1_inst|RAM_inst|RW~1966_q ),
	.datad(\memory1_inst|RAM_inst|RW~3224_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3225_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3225 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3228 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3228_combout  = (\address[3]~input_o  & (((\address[7]~input_o )))) # (!\address[3]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3225_combout ))) # (!\address[7]~input_o  & 
// (\memory1_inst|RAM_inst|RW~3227_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3227_combout ),
	.datab(\address[3]~input_o ),
	.datac(\address[7]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3225_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3228_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3228 .lut_mask = 16'hF2C2;
defparam \memory1_inst|RAM_inst|RW~3228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3231 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3231_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3228_combout  & (\memory1_inst|RAM_inst|RW~3230_combout )) # (!\memory1_inst|RAM_inst|RW~3228_combout  & ((\memory1_inst|RAM_inst|RW~3223_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3228_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3230_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3223_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3228_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3231_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3231 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3242 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3242_combout  = (\address[2]~input_o  & (\address[5]~input_o )) # (!\address[2]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3231_combout ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~3241_combout 
// ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3241_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3231_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3242_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3242 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N25
dffeas \memory1_inst|RAM_inst|RW~1614 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1614 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1678feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1678feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1678feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1678feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1678feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N3
dffeas \memory1_inst|RAM_inst|RW~1678 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1678feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1678 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1678 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3219 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3219_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1678_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1614_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1614_q ),
	.datad(\memory1_inst|RAM_inst|RW~1678_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3219_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3219 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N31
dffeas \memory1_inst|RAM_inst|RW~1806 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1806 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1806 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N25
dffeas \memory1_inst|RAM_inst|RW~1742 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1742 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1742 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3220 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3220_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3219_combout  & (\memory1_inst|RAM_inst|RW~1806_q )) # (!\memory1_inst|RAM_inst|RW~3219_combout  & ((\memory1_inst|RAM_inst|RW~1742_q ))))) # 
// (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~3219_combout ))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3219_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1806_q ),
	.datad(\memory1_inst|RAM_inst|RW~1742_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3220_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3220 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~3220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N29
dffeas \memory1_inst|RAM_inst|RW~718 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~718 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N31
dffeas \memory1_inst|RAM_inst|RW~782 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~782 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~782 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N23
dffeas \memory1_inst|RAM_inst|RW~590 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~590 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~654feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~654feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~654feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~654feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~654feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \memory1_inst|RAM_inst|RW~654 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~654feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~654 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~654 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3214 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3214_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~654_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~590_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~590_q ),
	.datad(\memory1_inst|RAM_inst|RW~654_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3214_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3214 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3215 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3215_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3214_combout  & ((\memory1_inst|RAM_inst|RW~782_q ))) # (!\memory1_inst|RAM_inst|RW~3214_combout  & (\memory1_inst|RAM_inst|RW~718_q )))) # (!\address[4]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3214_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~718_q ),
	.datac(\memory1_inst|RAM_inst|RW~782_q ),
	.datad(\memory1_inst|RAM_inst|RW~3214_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3215_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3215 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~646feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~646feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~646feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~646feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~646feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N11
dffeas \memory1_inst|RAM_inst|RW~646 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~646feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~646 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~646 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N29
dffeas \memory1_inst|RAM_inst|RW~774 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~774 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~774 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N9
dffeas \memory1_inst|RAM_inst|RW~582 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~582 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~582 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N3
dffeas \memory1_inst|RAM_inst|RW~710 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~710 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~710 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3216 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3216_combout  = (\address[4]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~710_q )))) # (!\address[4]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~582_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~582_q ),
	.datad(\memory1_inst|RAM_inst|RW~710_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3216_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3216 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3217 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3217_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3216_combout  & ((\memory1_inst|RAM_inst|RW~774_q ))) # (!\memory1_inst|RAM_inst|RW~3216_combout  & (\memory1_inst|RAM_inst|RW~646_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3216_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~646_q ),
	.datac(\memory1_inst|RAM_inst|RW~774_q ),
	.datad(\memory1_inst|RAM_inst|RW~3216_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3217_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3217 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3218 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3218_combout  = (\address[7]~input_o  & (\address[0]~input_o )) # (!\address[7]~input_o  & ((\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~3215_combout )) # (!\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3217_combout 
// )))))

	.dataa(\address[7]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3215_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3217_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3218_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3218 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~3218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1798feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1798feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1798feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1798feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1798feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \memory1_inst|RAM_inst|RW~1798 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1798feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1798 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1798 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N27
dffeas \memory1_inst|RAM_inst|RW~1670 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1670 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1670 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N21
dffeas \memory1_inst|RAM_inst|RW~1606 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1606 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1734feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1734feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1734feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1734feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1734feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N7
dffeas \memory1_inst|RAM_inst|RW~1734 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1734feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1734 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1734 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3212 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3212_combout  = (\address[4]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~1734_q )))) # (!\address[4]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1606_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1606_q ),
	.datad(\memory1_inst|RAM_inst|RW~1734_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3212_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3212 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3213 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3213_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3212_combout  & (\memory1_inst|RAM_inst|RW~1798_q )) # (!\memory1_inst|RAM_inst|RW~3212_combout  & ((\memory1_inst|RAM_inst|RW~1670_q ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3212_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1798_q ),
	.datac(\memory1_inst|RAM_inst|RW~1670_q ),
	.datad(\memory1_inst|RAM_inst|RW~3212_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3213_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3213 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3221 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3221_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3218_combout  & (\memory1_inst|RAM_inst|RW~3220_combout )) # (!\memory1_inst|RAM_inst|RW~3218_combout  & ((\memory1_inst|RAM_inst|RW~3213_combout ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3218_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3220_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3218_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3213_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3221_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3221 .lut_mask = 16'hDAD0;
defparam \memory1_inst|RAM_inst|RW~3221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3253 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3253_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3242_combout  & (\memory1_inst|RAM_inst|RW~3252_combout )) # (!\memory1_inst|RAM_inst|RW~3242_combout  & ((\memory1_inst|RAM_inst|RW~3221_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3242_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3252_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3242_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3221_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3253_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3253 .lut_mask = 16'hDAD0;
defparam \memory1_inst|RAM_inst|RW~3253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N3
dffeas \memory1_inst|RAM_inst|RW~1158 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1158 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1166feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1166feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1166feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N29
dffeas \memory1_inst|RAM_inst|RW~1166 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1166 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3092 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3092_combout  = (\address[5]~input_o  & (\address[0]~input_o )) # (!\address[5]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~1166_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1158_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1158_q ),
	.datad(\memory1_inst|RAM_inst|RW~1166_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3092_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3092 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N25
dffeas \memory1_inst|RAM_inst|RW~1414 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1414 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1414 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1422feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1422feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1422feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1422feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1422feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N7
dffeas \memory1_inst|RAM_inst|RW~1422 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1422feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1422 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3093 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3093_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3092_combout  & ((\memory1_inst|RAM_inst|RW~1422_q ))) # (!\memory1_inst|RAM_inst|RW~3092_combout  & (\memory1_inst|RAM_inst|RW~1414_q )))) # 
// (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~3092_combout ))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3092_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1414_q ),
	.datad(\memory1_inst|RAM_inst|RW~1422_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3093_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3093 .lut_mask = 16'hEC64;
defparam \memory1_inst|RAM_inst|RW~3093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N15
dffeas \memory1_inst|RAM_inst|RW~398 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3566_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~398 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~398 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~390 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~390 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~390 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \memory1_inst|RAM_inst|RW~134 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~134 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N15
dffeas \memory1_inst|RAM_inst|RW~142 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~142 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3085 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3085_combout  = (\address[0]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~142_q )))) # (!\address[0]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~134_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~134_q ),
	.datad(\memory1_inst|RAM_inst|RW~142_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3085_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3085 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3086 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3086_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3085_combout  & (\memory1_inst|RAM_inst|RW~398_q )) # (!\memory1_inst|RAM_inst|RW~3085_combout  & ((\memory1_inst|RAM_inst|RW~390_q ))))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3085_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~398_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~390_q ),
	.datad(\memory1_inst|RAM_inst|RW~3085_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3086_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3086 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \memory1_inst|RAM_inst|RW~102 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~102 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \memory1_inst|RAM_inst|RW~110 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~110 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3089 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3089_combout  = (\address[5]~input_o  & (\address[0]~input_o )) # (!\address[5]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~110_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~102_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~102_q ),
	.datad(\memory1_inst|RAM_inst|RW~110_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3089_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3089 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N15
dffeas \memory1_inst|RAM_inst|RW~366 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3540_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~366 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \memory1_inst|RAM_inst|RW~358 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3537_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~358 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~358 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3090 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3090_combout  = (\memory1_inst|RAM_inst|RW~3089_combout  & (((\memory1_inst|RAM_inst|RW~366_q )) # (!\address[5]~input_o ))) # (!\memory1_inst|RAM_inst|RW~3089_combout  & (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~358_q 
// ))))

	.dataa(\memory1_inst|RAM_inst|RW~3089_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~366_q ),
	.datad(\memory1_inst|RAM_inst|RW~358_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3090_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3090 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~3090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1382feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1382feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1382feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1382feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1382feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N19
dffeas \memory1_inst|RAM_inst|RW~1382 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1382feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1382 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1382 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N17
dffeas \memory1_inst|RAM_inst|RW~1390 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1390 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1390 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y13_N15
dffeas \memory1_inst|RAM_inst|RW~1126 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1126 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1126 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N23
dffeas \memory1_inst|RAM_inst|RW~1134 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1134 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3087 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3087_combout  = (\address[5]~input_o  & (\address[0]~input_o )) # (!\address[5]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~1134_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1126_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1126_q ),
	.datad(\memory1_inst|RAM_inst|RW~1134_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3087_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3087 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3088 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3088_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3087_combout  & ((\memory1_inst|RAM_inst|RW~1390_q ))) # (!\memory1_inst|RAM_inst|RW~3087_combout  & (\memory1_inst|RAM_inst|RW~1382_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3087_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1382_q ),
	.datac(\memory1_inst|RAM_inst|RW~1390_q ),
	.datad(\memory1_inst|RAM_inst|RW~3087_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3088_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3088 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3091 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3091_combout  = (\address[7]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~3088_combout )))) # (!\address[7]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~3090_combout )))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3090_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3088_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3091_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3091 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3094 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3094_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3091_combout  & (\memory1_inst|RAM_inst|RW~3093_combout )) # (!\memory1_inst|RAM_inst|RW~3091_combout  & ((\memory1_inst|RAM_inst|RW~3086_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3091_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3093_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3086_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3091_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3094_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3094 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N25
dffeas \memory1_inst|RAM_inst|RW~334 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~334 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \memory1_inst|RAM_inst|RW~326 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~326 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \memory1_inst|RAM_inst|RW~70 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~70 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~78feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~78feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~78feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~78 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~78 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3105 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3105_combout  = (\address[0]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~78_q )))) # (!\address[0]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~70_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~70_q ),
	.datad(\memory1_inst|RAM_inst|RW~78_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3105_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3105 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3106 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3106_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3105_combout  & (\memory1_inst|RAM_inst|RW~334_q )) # (!\memory1_inst|RAM_inst|RW~3105_combout  & ((\memory1_inst|RAM_inst|RW~326_q ))))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3105_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~334_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~326_q ),
	.datad(\memory1_inst|RAM_inst|RW~3105_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3106_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3106 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1350feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1350feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1350feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1350feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1350feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N23
dffeas \memory1_inst|RAM_inst|RW~1350 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1350 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1350 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \memory1_inst|RAM_inst|RW~1358 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1358 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1358 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N3
dffeas \memory1_inst|RAM_inst|RW~1094 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1094_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1094 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1094 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \memory1_inst|RAM_inst|RW~1102 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1102 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3112 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3112_combout  = (\address[5]~input_o  & (\address[0]~input_o )) # (!\address[5]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~1102_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1094_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1094_q ),
	.datad(\memory1_inst|RAM_inst|RW~1102_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3112_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3112 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3113 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3113_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3112_combout  & ((\memory1_inst|RAM_inst|RW~1358_q ))) # (!\memory1_inst|RAM_inst|RW~3112_combout  & (\memory1_inst|RAM_inst|RW~1350_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3112_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1350_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1358_q ),
	.datad(\memory1_inst|RAM_inst|RW~3112_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3113_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3113 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~294feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~294feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~294feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \memory1_inst|RAM_inst|RW~294 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3539_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~294 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \memory1_inst|RAM_inst|RW~302 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3538_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~302 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N1
dffeas \memory1_inst|RAM_inst|RW~38 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~38 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~46feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~46feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~46feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \memory1_inst|RAM_inst|RW~46 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3618_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~46 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3109 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3109_combout  = (\address[0]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~46_q )))) # (!\address[0]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~38_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~38_q ),
	.datad(\memory1_inst|RAM_inst|RW~46_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3109_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3109 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3110 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3110_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3109_combout  & ((\memory1_inst|RAM_inst|RW~302_q ))) # (!\memory1_inst|RAM_inst|RW~3109_combout  & (\memory1_inst|RAM_inst|RW~294_q )))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3109_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~294_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~302_q ),
	.datad(\memory1_inst|RAM_inst|RW~3109_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3110_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3110 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~1318 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1318 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1318 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~1326 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1326 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1326 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~1062 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1062_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1062 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1062 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N9
dffeas \memory1_inst|RAM_inst|RW~1070 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1070_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1070 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1070 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3107 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3107_combout  = (\address[0]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1070_q )))) # (!\address[0]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~1062_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1062_q ),
	.datad(\memory1_inst|RAM_inst|RW~1070_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3107_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3107 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3108 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3108_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3107_combout  & ((\memory1_inst|RAM_inst|RW~1326_q ))) # (!\memory1_inst|RAM_inst|RW~3107_combout  & (\memory1_inst|RAM_inst|RW~1318_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3107_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1318_q ),
	.datac(\memory1_inst|RAM_inst|RW~1326_q ),
	.datad(\memory1_inst|RAM_inst|RW~3107_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3108_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3108 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3111 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3111_combout  = (\address[7]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~3108_combout )))) # (!\address[7]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~3110_combout )))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3110_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3108_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3111_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3111 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3114 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3114_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3111_combout  & ((\memory1_inst|RAM_inst|RW~3113_combout ))) # (!\memory1_inst|RAM_inst|RW~3111_combout  & (\memory1_inst|RAM_inst|RW~3106_combout )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3111_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3106_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3113_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3111_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3114_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3114 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~1230 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1230 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1230 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N15
dffeas \memory1_inst|RAM_inst|RW~1486 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1486 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1486 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N5
dffeas \memory1_inst|RAM_inst|RW~1222 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1222 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1222 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N1
dffeas \memory1_inst|RAM_inst|RW~1478 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1478 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3102 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3102_combout  = (\address[5]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1478_q )))) # (!\address[5]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1222_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1222_q ),
	.datad(\memory1_inst|RAM_inst|RW~1478_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3102_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3102 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3103 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3103_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3102_combout  & ((\memory1_inst|RAM_inst|RW~1486_q ))) # (!\memory1_inst|RAM_inst|RW~3102_combout  & (\memory1_inst|RAM_inst|RW~1230_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3102_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1230_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1486_q ),
	.datad(\memory1_inst|RAM_inst|RW~3102_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3103_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3103 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \memory1_inst|RAM_inst|RW~462 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~462 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \memory1_inst|RAM_inst|RW~454 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3563_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~454 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \memory1_inst|RAM_inst|RW~198 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~198 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \memory1_inst|RAM_inst|RW~206 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~206 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3095 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3095_combout  = (\address[5]~input_o  & (\address[0]~input_o )) # (!\address[5]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~206_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~198_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~198_q ),
	.datad(\memory1_inst|RAM_inst|RW~206_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3095_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3095 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3096 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3096_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3095_combout  & (\memory1_inst|RAM_inst|RW~462_q )) # (!\memory1_inst|RAM_inst|RW~3095_combout  & ((\memory1_inst|RAM_inst|RW~454_q ))))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3095_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~462_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~454_q ),
	.datad(\memory1_inst|RAM_inst|RW~3095_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3096_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3096 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1446feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1446feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1446feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1446feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1446feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \memory1_inst|RAM_inst|RW~1446 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1446feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1446 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1446 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \memory1_inst|RAM_inst|RW~1454 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1454 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1454 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N21
dffeas \memory1_inst|RAM_inst|RW~1190 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1190 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1190 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N9
dffeas \memory1_inst|RAM_inst|RW~1198 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1198 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1198 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3097 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3097_combout  = (\address[0]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1198_q )))) # (!\address[0]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~1190_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1190_q ),
	.datad(\memory1_inst|RAM_inst|RW~1198_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3097_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3097 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3098 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3098_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3097_combout  & ((\memory1_inst|RAM_inst|RW~1454_q ))) # (!\memory1_inst|RAM_inst|RW~3097_combout  & (\memory1_inst|RAM_inst|RW~1446_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3097_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1446_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1454_q ),
	.datad(\memory1_inst|RAM_inst|RW~3097_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3098_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3098 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N13
dffeas \memory1_inst|RAM_inst|RW~422 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~422 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N13
dffeas \memory1_inst|RAM_inst|RW~430 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~430 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N3
dffeas \memory1_inst|RAM_inst|RW~166 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~166 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N15
dffeas \memory1_inst|RAM_inst|RW~174 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~174 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3099 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3099_combout  = (\address[0]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~174_q )))) # (!\address[0]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~166_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~166_q ),
	.datad(\memory1_inst|RAM_inst|RW~174_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3099_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3099 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y5_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3100 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3100_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3099_combout  & ((\memory1_inst|RAM_inst|RW~430_q ))) # (!\memory1_inst|RAM_inst|RW~3099_combout  & (\memory1_inst|RAM_inst|RW~422_q )))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3099_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~422_q ),
	.datac(\memory1_inst|RAM_inst|RW~430_q ),
	.datad(\memory1_inst|RAM_inst|RW~3099_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3100_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3100 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3101 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3101_combout  = (\address[7]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~3098_combout )))) # (!\address[7]~input_o  & (!\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3100_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3098_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3100_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3101_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3101 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3104 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3104_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3101_combout  & (\memory1_inst|RAM_inst|RW~3103_combout )) # (!\memory1_inst|RAM_inst|RW~3101_combout  & ((\memory1_inst|RAM_inst|RW~3096_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3101_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3103_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3096_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3101_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3104_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3104 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3115 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3115_combout  = (\address[4]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~3104_combout )))) # (!\address[4]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~3114_combout )))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3114_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3104_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3115_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3115 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N15
dffeas \memory1_inst|RAM_inst|RW~1542 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1542 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1542 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~1254 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1254 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1254 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1510feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1510feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1510feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1510feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1510feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N25
dffeas \memory1_inst|RAM_inst|RW~1510 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1510feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1510 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1510 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3116 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3116_combout  = (\address[2]~input_o  & (\address[5]~input_o )) # (!\address[2]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~1510_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~1254_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1254_q ),
	.datad(\memory1_inst|RAM_inst|RW~1510_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3116_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3116 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \memory1_inst|RAM_inst|RW~1286 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1286 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3117 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3117_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3116_combout  & (\memory1_inst|RAM_inst|RW~1542_q )) # (!\memory1_inst|RAM_inst|RW~3116_combout  & ((\memory1_inst|RAM_inst|RW~1286_q ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3116_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1542_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3116_combout ),
	.datad(\memory1_inst|RAM_inst|RW~1286_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3117_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3117 .lut_mask = 16'hBCB0;
defparam \memory1_inst|RAM_inst|RW~3117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~262feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~262feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~262feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~262feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~262feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~262 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~262feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~262 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \memory1_inst|RAM_inst|RW~518 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~518 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~518 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \memory1_inst|RAM_inst|RW~230 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~230 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \memory1_inst|RAM_inst|RW~486 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~486 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~486 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3120 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3120_combout  = (\address[5]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~486_q )))) # (!\address[5]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~230_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~230_q ),
	.datad(\memory1_inst|RAM_inst|RW~486_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3120_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3120 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3121 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3121_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3120_combout  & ((\memory1_inst|RAM_inst|RW~518_q ))) # (!\memory1_inst|RAM_inst|RW~3120_combout  & (\memory1_inst|RAM_inst|RW~262_q )))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3120_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~262_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~518_q ),
	.datad(\memory1_inst|RAM_inst|RW~3120_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3121_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3121 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~270feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~270feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~270feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~270feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~270feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N27
dffeas \memory1_inst|RAM_inst|RW~270 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~270feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~270 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~270 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~526 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~526 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~526 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N15
dffeas \memory1_inst|RAM_inst|RW~238 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~238 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~494feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~494feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~494feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~494feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~494feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~494 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~494feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~494 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~494 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3118 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3118_combout  = (\address[5]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~494_q )))) # (!\address[5]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~238_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~238_q ),
	.datad(\memory1_inst|RAM_inst|RW~494_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3118_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3118 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3119 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3119_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3118_combout  & ((\memory1_inst|RAM_inst|RW~526_q ))) # (!\memory1_inst|RAM_inst|RW~3118_combout  & (\memory1_inst|RAM_inst|RW~270_q )))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3118_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~270_q ),
	.datac(\memory1_inst|RAM_inst|RW~526_q ),
	.datad(\memory1_inst|RAM_inst|RW~3118_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3119_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3119 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3122 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3122_combout  = (\address[0]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~3119_combout )))) # (!\address[0]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~3121_combout )))

	.dataa(\address[0]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3121_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3119_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3122_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3122 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1294feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1294feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1294feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N5
dffeas \memory1_inst|RAM_inst|RW~1294 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1294 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1294 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N21
dffeas \memory1_inst|RAM_inst|RW~1550 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1550 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1550 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N7
dffeas \memory1_inst|RAM_inst|RW~1262 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1262 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1262 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N25
dffeas \memory1_inst|RAM_inst|RW~1518 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1518 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1518 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3123 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3123_combout  = (\address[2]~input_o  & (\address[5]~input_o )) # (!\address[2]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~1518_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~1262_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1262_q ),
	.datad(\memory1_inst|RAM_inst|RW~1518_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3123_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3123 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3124 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3124_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3123_combout  & ((\memory1_inst|RAM_inst|RW~1550_q ))) # (!\memory1_inst|RAM_inst|RW~3123_combout  & (\memory1_inst|RAM_inst|RW~1294_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3123_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1294_q ),
	.datac(\memory1_inst|RAM_inst|RW~1550_q ),
	.datad(\memory1_inst|RAM_inst|RW~3123_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3124_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3124 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3125 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3125_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3122_combout  & ((\memory1_inst|RAM_inst|RW~3124_combout ))) # (!\memory1_inst|RAM_inst|RW~3122_combout  & (\memory1_inst|RAM_inst|RW~3117_combout )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3122_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3117_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3122_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3124_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3125_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3125 .lut_mask = 16'hF858;
defparam \memory1_inst|RAM_inst|RW~3125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3126 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3126_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3115_combout  & ((\memory1_inst|RAM_inst|RW~3125_combout ))) # (!\memory1_inst|RAM_inst|RW~3115_combout  & (\memory1_inst|RAM_inst|RW~3094_combout )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3115_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3094_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3115_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3125_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3126_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3126 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~3126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N3
dffeas \memory1_inst|RAM_inst|RW~1118 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1118 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1118 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N29
dffeas \memory1_inst|RAM_inst|RW~1150 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1150 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1150 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N13
dffeas \memory1_inst|RAM_inst|RW~1142 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1142 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1142 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N7
dffeas \memory1_inst|RAM_inst|RW~1110 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1110 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3179 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3179_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1142_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~1110_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1142_q ),
	.datad(\memory1_inst|RAM_inst|RW~1110_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3179_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3179 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3180 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3180_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3179_combout  & ((\memory1_inst|RAM_inst|RW~1150_q ))) # (!\memory1_inst|RAM_inst|RW~3179_combout  & (\memory1_inst|RAM_inst|RW~1118_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3179_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1118_q ),
	.datac(\memory1_inst|RAM_inst|RW~1150_q ),
	.datad(\memory1_inst|RAM_inst|RW~3179_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3180_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3180 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \memory1_inst|RAM_inst|RW~1246 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1246 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1246 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N15
dffeas \memory1_inst|RAM_inst|RW~1278 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1278 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1278 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas \memory1_inst|RAM_inst|RW~1238 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1238 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1238 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N3
dffeas \memory1_inst|RAM_inst|RW~1270 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1270 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3186 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3186_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1270_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1238_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1238_q ),
	.datad(\memory1_inst|RAM_inst|RW~1270_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3186_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3186 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3187 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3187_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3186_combout  & ((\memory1_inst|RAM_inst|RW~1278_q ))) # (!\memory1_inst|RAM_inst|RW~3186_combout  & (\memory1_inst|RAM_inst|RW~1246_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3186_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1246_q ),
	.datac(\memory1_inst|RAM_inst|RW~1278_q ),
	.datad(\memory1_inst|RAM_inst|RW~3186_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3187_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3187 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~94feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~94feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~94feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \memory1_inst|RAM_inst|RW~94 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~94 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N5
dffeas \memory1_inst|RAM_inst|RW~126 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~126 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N11
dffeas \memory1_inst|RAM_inst|RW~86 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~86 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N1
dffeas \memory1_inst|RAM_inst|RW~118 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~118 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3183 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3183_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~118_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~86_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~86_q ),
	.datad(\memory1_inst|RAM_inst|RW~118_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3183_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3183 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3184 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3184_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3183_combout  & ((\memory1_inst|RAM_inst|RW~126_q ))) # (!\memory1_inst|RAM_inst|RW~3183_combout  & (\memory1_inst|RAM_inst|RW~94_q )))) # (!\address[0]~input_o  
// & (((\memory1_inst|RAM_inst|RW~3183_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~94_q ),
	.datac(\memory1_inst|RAM_inst|RW~126_q ),
	.datad(\memory1_inst|RAM_inst|RW~3183_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3184_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3184 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N11
dffeas \memory1_inst|RAM_inst|RW~222 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~222 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N9
dffeas \memory1_inst|RAM_inst|RW~254 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~254 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \memory1_inst|RAM_inst|RW~214 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~214 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N31
dffeas \memory1_inst|RAM_inst|RW~246 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~246 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3181 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3181_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~246_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~214_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~214_q ),
	.datad(\memory1_inst|RAM_inst|RW~246_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3181_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3181 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3182 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3182_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3181_combout  & ((\memory1_inst|RAM_inst|RW~254_q ))) # (!\memory1_inst|RAM_inst|RW~3181_combout  & (\memory1_inst|RAM_inst|RW~222_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3181_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~222_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~254_q ),
	.datad(\memory1_inst|RAM_inst|RW~3181_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3182_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3182 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3185 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3185_combout  = (\address[4]~input_o  & (((\address[7]~input_o ) # (\memory1_inst|RAM_inst|RW~3182_combout )))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~3184_combout  & (!\address[7]~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3184_combout ),
	.datab(\address[4]~input_o ),
	.datac(\address[7]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3182_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3185_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3185 .lut_mask = 16'hCEC2;
defparam \memory1_inst|RAM_inst|RW~3185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3188 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3188_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3185_combout  & ((\memory1_inst|RAM_inst|RW~3187_combout ))) # (!\memory1_inst|RAM_inst|RW~3185_combout  & (\memory1_inst|RAM_inst|RW~3180_combout )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3185_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3180_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3187_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3185_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3188_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3188 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1182feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1182feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1182feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1182feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1182feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N23
dffeas \memory1_inst|RAM_inst|RW~1182 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1182 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1182 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N21
dffeas \memory1_inst|RAM_inst|RW~1214 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1214 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1214 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \memory1_inst|RAM_inst|RW~1174 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1174 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1174 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N17
dffeas \memory1_inst|RAM_inst|RW~1206 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1206 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1206 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3196 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3196_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~1206_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1174_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1174_q ),
	.datad(\memory1_inst|RAM_inst|RW~1206_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3196_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3196 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3197 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3197_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3196_combout  & ((\memory1_inst|RAM_inst|RW~1214_q ))) # (!\memory1_inst|RAM_inst|RW~3196_combout  & (\memory1_inst|RAM_inst|RW~1182_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3196_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1182_q ),
	.datac(\memory1_inst|RAM_inst|RW~1214_q ),
	.datad(\memory1_inst|RAM_inst|RW~3196_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3197_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3197 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \memory1_inst|RAM_inst|RW~150 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~150 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \memory1_inst|RAM_inst|RW~182 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~182 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3189 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3189_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~182_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~150_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~150_q ),
	.datad(\memory1_inst|RAM_inst|RW~182_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3189_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3189 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~190 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~190 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~158feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~158feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~158feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~158feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~158feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N15
dffeas \memory1_inst|RAM_inst|RW~158 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~158 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3190 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3190_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3189_combout  & (\memory1_inst|RAM_inst|RW~190_q )) # (!\memory1_inst|RAM_inst|RW~3189_combout  & ((\memory1_inst|RAM_inst|RW~158_q ))))) # (!\address[0]~input_o 
//  & (\memory1_inst|RAM_inst|RW~3189_combout ))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3189_combout ),
	.datac(\memory1_inst|RAM_inst|RW~190_q ),
	.datad(\memory1_inst|RAM_inst|RW~158_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3190_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3190 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~3190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \memory1_inst|RAM_inst|RW~1054 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1054_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1054 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1054 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~1086 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1086_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1086 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1086 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y6_N19
dffeas \memory1_inst|RAM_inst|RW~1046 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1046 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1046 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~1078 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1078_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1078 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1078 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y6_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3191 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3191_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~1078_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1046_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1046_q ),
	.datad(\memory1_inst|RAM_inst|RW~1078_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3191_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3191 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3192 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3192_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3191_combout  & ((\memory1_inst|RAM_inst|RW~1086_q ))) # (!\memory1_inst|RAM_inst|RW~3191_combout  & (\memory1_inst|RAM_inst|RW~1054_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3191_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1054_q ),
	.datac(\memory1_inst|RAM_inst|RW~1086_q ),
	.datad(\memory1_inst|RAM_inst|RW~3191_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3192_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3192 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~22 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~22 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N9
dffeas \memory1_inst|RAM_inst|RW~54 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~54 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3193 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3193_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~54_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~22_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~22_q ),
	.datad(\memory1_inst|RAM_inst|RW~54_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3193_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3193 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N25
dffeas \memory1_inst|RAM_inst|RW~62 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~62 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~30feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~30feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~30feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~30feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~30feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N23
dffeas \memory1_inst|RAM_inst|RW~30 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~30 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3194 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3194_combout  = (\memory1_inst|RAM_inst|RW~3193_combout  & (((\memory1_inst|RAM_inst|RW~62_q )) # (!\address[0]~input_o ))) # (!\memory1_inst|RAM_inst|RW~3193_combout  & (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~30_q 
// ))))

	.dataa(\memory1_inst|RAM_inst|RW~3193_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~62_q ),
	.datad(\memory1_inst|RAM_inst|RW~30_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3194_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3194 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~3194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3195 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3195_combout  = (\address[4]~input_o  & (((\address[7]~input_o )))) # (!\address[4]~input_o  & ((\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~3192_combout )) # (!\address[7]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~3194_combout )))))

	.dataa(\memory1_inst|RAM_inst|RW~3192_combout ),
	.datab(\address[4]~input_o ),
	.datac(\address[7]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3194_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3195_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3195 .lut_mask = 16'hE3E0;
defparam \memory1_inst|RAM_inst|RW~3195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3198 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3198_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3195_combout  & (\memory1_inst|RAM_inst|RW~3197_combout )) # (!\memory1_inst|RAM_inst|RW~3195_combout  & ((\memory1_inst|RAM_inst|RW~3190_combout ))))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3195_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3197_combout ),
	.datab(\memory1_inst|RAM_inst|RW~3190_combout ),
	.datac(\address[4]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3195_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3198_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3198 .lut_mask = 16'hAFC0;
defparam \memory1_inst|RAM_inst|RW~3198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3199 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3199_combout  = (\address[3]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~3188_combout )))) # (!\address[3]~input_o  & (!\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3198_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3188_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3198_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3199_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3199 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~446feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~446feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~446feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~446feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~446feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \memory1_inst|RAM_inst|RW~446 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~446feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~446 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~446 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \memory1_inst|RAM_inst|RW~414 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~414 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~414 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \memory1_inst|RAM_inst|RW~406 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~406 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~406 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \memory1_inst|RAM_inst|RW~438 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~438 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~438 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3169 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3169_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~438_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~406_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~406_q ),
	.datad(\memory1_inst|RAM_inst|RW~438_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3169_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3169 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3170 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3170_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3169_combout  & (\memory1_inst|RAM_inst|RW~446_q )) # (!\memory1_inst|RAM_inst|RW~3169_combout  & ((\memory1_inst|RAM_inst|RW~414_q ))))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3169_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~446_q ),
	.datac(\memory1_inst|RAM_inst|RW~414_q ),
	.datad(\memory1_inst|RAM_inst|RW~3169_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3170_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3170 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1438feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1438feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1438feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1438feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1438feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \memory1_inst|RAM_inst|RW~1438 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1438feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1438 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1438 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \memory1_inst|RAM_inst|RW~1470 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1470 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1470 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \memory1_inst|RAM_inst|RW~1430 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1430 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1430 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \memory1_inst|RAM_inst|RW~1462 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1462 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1462 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3176 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3176_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~1462_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1430_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1430_q ),
	.datad(\memory1_inst|RAM_inst|RW~1462_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3176_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3176 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3177 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3177_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3176_combout  & ((\memory1_inst|RAM_inst|RW~1470_q ))) # (!\memory1_inst|RAM_inst|RW~3176_combout  & (\memory1_inst|RAM_inst|RW~1438_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3176_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1438_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1470_q ),
	.datad(\memory1_inst|RAM_inst|RW~3176_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3177_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3177 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \memory1_inst|RAM_inst|RW~1310 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1310 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1310 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N31
dffeas \memory1_inst|RAM_inst|RW~1342 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1342 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1342 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \memory1_inst|RAM_inst|RW~1302 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1302 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1302 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1334feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1334feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1334feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1334feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1334feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \memory1_inst|RAM_inst|RW~1334 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1334feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1334 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3171 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3171_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1334_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1302_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1302_q ),
	.datad(\memory1_inst|RAM_inst|RW~1334_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3171_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3171 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3172 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3172_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3171_combout  & ((\memory1_inst|RAM_inst|RW~1342_q ))) # (!\memory1_inst|RAM_inst|RW~3171_combout  & (\memory1_inst|RAM_inst|RW~1310_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3171_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1310_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1342_q ),
	.datad(\memory1_inst|RAM_inst|RW~3171_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3172_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3172 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \memory1_inst|RAM_inst|RW~286 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~286 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~286 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N15
dffeas \memory1_inst|RAM_inst|RW~318 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~318 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N25
dffeas \memory1_inst|RAM_inst|RW~278 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~278 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~310feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~310feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~310feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~310feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~310feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N11
dffeas \memory1_inst|RAM_inst|RW~310 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~310 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~310 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3173 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3173_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~310_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~278_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~278_q ),
	.datad(\memory1_inst|RAM_inst|RW~310_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3173_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3173 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3174 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3174_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3173_combout  & ((\memory1_inst|RAM_inst|RW~318_q ))) # (!\memory1_inst|RAM_inst|RW~3173_combout  & (\memory1_inst|RAM_inst|RW~286_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3173_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~286_q ),
	.datac(\memory1_inst|RAM_inst|RW~318_q ),
	.datad(\memory1_inst|RAM_inst|RW~3173_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3174_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3174 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3175 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3175_combout  = (\address[7]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~3172_combout )))) # (!\address[7]~input_o  & (!\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3174_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3172_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3174_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3175_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3175 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3178 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3178_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3175_combout  & ((\memory1_inst|RAM_inst|RW~3177_combout ))) # (!\memory1_inst|RAM_inst|RW~3175_combout  & (\memory1_inst|RAM_inst|RW~3170_combout )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3175_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3170_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3177_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3175_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3178_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3178 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~350feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~350feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~350feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~350feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~350feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N15
dffeas \memory1_inst|RAM_inst|RW~350 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~350feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~350 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~350 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \memory1_inst|RAM_inst|RW~382 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~382 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N29
dffeas \memory1_inst|RAM_inst|RW~342 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~342 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~342 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~374feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~374feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~374feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~374feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~374feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N23
dffeas \memory1_inst|RAM_inst|RW~374 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~374feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~374 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~374 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3204 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3204_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~374_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~342_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~342_q ),
	.datad(\memory1_inst|RAM_inst|RW~374_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3204_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3204 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3205 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3205_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3204_combout  & ((\memory1_inst|RAM_inst|RW~382_q ))) # (!\memory1_inst|RAM_inst|RW~3204_combout  & (\memory1_inst|RAM_inst|RW~350_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3204_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~350_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~382_q ),
	.datad(\memory1_inst|RAM_inst|RW~3204_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3205_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3205 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \memory1_inst|RAM_inst|RW~478 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~478 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \memory1_inst|RAM_inst|RW~510 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~510 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N31
dffeas \memory1_inst|RAM_inst|RW~502 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~502 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N29
dffeas \memory1_inst|RAM_inst|RW~470 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~470 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~470 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3202 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3202_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~502_q ) # ((\address[0]~input_o )))) # (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~470_q  & !\address[0]~input_o ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~502_q ),
	.datac(\memory1_inst|RAM_inst|RW~470_q ),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3202_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3202 .lut_mask = 16'hAAD8;
defparam \memory1_inst|RAM_inst|RW~3202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3203 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3203_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3202_combout  & ((\memory1_inst|RAM_inst|RW~510_q ))) # (!\memory1_inst|RAM_inst|RW~3202_combout  & (\memory1_inst|RAM_inst|RW~478_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3202_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~478_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~510_q ),
	.datad(\memory1_inst|RAM_inst|RW~3202_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3203_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3203 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3206 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3206_combout  = (\address[7]~input_o  & (\address[4]~input_o )) # (!\address[7]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3203_combout ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~3205_combout 
// ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3205_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3203_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3206_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3206 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1374feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1374feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1374feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1374feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1374feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N21
dffeas \memory1_inst|RAM_inst|RW~1374 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1374feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1374 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1374 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N3
dffeas \memory1_inst|RAM_inst|RW~1406 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1406 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1406 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y7_N11
dffeas \memory1_inst|RAM_inst|RW~1366 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1366 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1366 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N13
dffeas \memory1_inst|RAM_inst|RW~1398 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1398 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3200 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3200_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~1398_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1366_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1366_q ),
	.datad(\memory1_inst|RAM_inst|RW~1398_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3200_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3200 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3201 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3201_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3200_combout  & ((\memory1_inst|RAM_inst|RW~1406_q ))) # (!\memory1_inst|RAM_inst|RW~3200_combout  & (\memory1_inst|RAM_inst|RW~1374_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3200_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1374_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1406_q ),
	.datad(\memory1_inst|RAM_inst|RW~3200_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3201_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3201 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y18_N5
dffeas \memory1_inst|RAM_inst|RW~1502 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1502 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1502 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N5
dffeas \memory1_inst|RAM_inst|RW~1534 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1534 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1534 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \memory1_inst|RAM_inst|RW~1494 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1494 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1494 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N7
dffeas \memory1_inst|RAM_inst|RW~1526 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1526 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3207 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3207_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1526_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1494_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1494_q ),
	.datad(\memory1_inst|RAM_inst|RW~1526_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3207_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3207 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3208 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3208_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3207_combout  & ((\memory1_inst|RAM_inst|RW~1534_q ))) # (!\memory1_inst|RAM_inst|RW~3207_combout  & (\memory1_inst|RAM_inst|RW~1502_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3207_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1502_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1534_q ),
	.datad(\memory1_inst|RAM_inst|RW~3207_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3208_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3208 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3209 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3209_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3206_combout  & ((\memory1_inst|RAM_inst|RW~3208_combout ))) # (!\memory1_inst|RAM_inst|RW~3206_combout  & (\memory1_inst|RAM_inst|RW~3201_combout )))) # 
// (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~3206_combout ))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3206_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3201_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3208_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3209_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3209 .lut_mask = 16'hEC64;
defparam \memory1_inst|RAM_inst|RW~3209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3210 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3210_combout  = (\memory1_inst|RAM_inst|RW~3199_combout  & (((\memory1_inst|RAM_inst|RW~3209_combout )) # (!\address[5]~input_o ))) # (!\memory1_inst|RAM_inst|RW~3199_combout  & (\address[5]~input_o  & 
// (\memory1_inst|RAM_inst|RW~3178_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3199_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3178_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3209_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3210_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3210 .lut_mask = 16'hEA62;
defparam \memory1_inst|RAM_inst|RW~3210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1950feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1950feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1950feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1950feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1950feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N7
dffeas \memory1_inst|RAM_inst|RW~1950 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1950feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1950 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1950 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N23
dffeas \memory1_inst|RAM_inst|RW~1942 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1942 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1942 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N17
dffeas \memory1_inst|RAM_inst|RW~2006 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2006 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2006 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3160 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3160_combout  = (\address[3]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~2006_q )))) # (!\address[3]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1942_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1942_q ),
	.datad(\memory1_inst|RAM_inst|RW~2006_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3160_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3160 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y18_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2014feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2014feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2014feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2014feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~2014feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y18_N11
dffeas \memory1_inst|RAM_inst|RW~2014 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2014feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2014 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2014 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3161 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3161_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3160_combout  & ((\memory1_inst|RAM_inst|RW~2014_q ))) # (!\memory1_inst|RAM_inst|RW~3160_combout  & (\memory1_inst|RAM_inst|RW~1950_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3160_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1950_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3160_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2014_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3161_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3161 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~3161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~926feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~926feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~926feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~926feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~926feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N17
dffeas \memory1_inst|RAM_inst|RW~926 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~926feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~926 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~926 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N3
dffeas \memory1_inst|RAM_inst|RW~990 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~990 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N25
dffeas \memory1_inst|RAM_inst|RW~918 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~918 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~918 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~982feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~982feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~982feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~982feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~982feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N7
dffeas \memory1_inst|RAM_inst|RW~982 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~982feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~982 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~982 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3162 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3162_combout  = (\address[0]~input_o  & (\address[3]~input_o )) # (!\address[0]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~982_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~918_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~918_q ),
	.datad(\memory1_inst|RAM_inst|RW~982_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3162_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3162 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3163 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3163_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3162_combout  & ((\memory1_inst|RAM_inst|RW~990_q ))) # (!\memory1_inst|RAM_inst|RW~3162_combout  & (\memory1_inst|RAM_inst|RW~926_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3162_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~926_q ),
	.datac(\memory1_inst|RAM_inst|RW~990_q ),
	.datad(\memory1_inst|RAM_inst|RW~3162_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3163_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3163 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3164 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3164_combout  = (\address[7]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~3161_combout )))) # (!\address[7]~input_o  & (!\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3163_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3161_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3163_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3164_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3164 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1022feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1022feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1022feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1022feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1022feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N7
dffeas \memory1_inst|RAM_inst|RW~1022 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1022feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1022 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1022 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N23
dffeas \memory1_inst|RAM_inst|RW~958 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~958 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~958 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~950 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~950 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~950 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N25
dffeas \memory1_inst|RAM_inst|RW~1014 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1014 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1014 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3158 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3158_combout  = (\address[3]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1014_q )))) # (!\address[3]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~950_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~950_q ),
	.datad(\memory1_inst|RAM_inst|RW~1014_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3158_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3158 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3159 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3159_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3158_combout  & (\memory1_inst|RAM_inst|RW~1022_q )) # (!\memory1_inst|RAM_inst|RW~3158_combout  & ((\memory1_inst|RAM_inst|RW~958_q ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3158_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1022_q ),
	.datac(\memory1_inst|RAM_inst|RW~958_q ),
	.datad(\memory1_inst|RAM_inst|RW~3158_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3159_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3159 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1982feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1982feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1982feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1982feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1982feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \memory1_inst|RAM_inst|RW~1982 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1982feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1982 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1982 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N3
dffeas \memory1_inst|RAM_inst|RW~2046 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2046_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2046 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2046 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N23
dffeas \memory1_inst|RAM_inst|RW~2038 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2038_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2038 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2038 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N17
dffeas \memory1_inst|RAM_inst|RW~1974 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1974 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1974 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3165 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3165_combout  = (\address[3]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~2038_q )))) # (!\address[3]~input_o  & (!\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~1974_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2038_q ),
	.datad(\memory1_inst|RAM_inst|RW~1974_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3165_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3165 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3166 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3166_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3165_combout  & ((\memory1_inst|RAM_inst|RW~2046_q ))) # (!\memory1_inst|RAM_inst|RW~3165_combout  & (\memory1_inst|RAM_inst|RW~1982_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3165_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1982_q ),
	.datac(\memory1_inst|RAM_inst|RW~2046_q ),
	.datad(\memory1_inst|RAM_inst|RW~3165_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3166_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3166 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3167 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3167_combout  = (\memory1_inst|RAM_inst|RW~3164_combout  & (((\memory1_inst|RAM_inst|RW~3166_combout )) # (!\address[2]~input_o ))) # (!\memory1_inst|RAM_inst|RW~3164_combout  & (\address[2]~input_o  & 
// (\memory1_inst|RAM_inst|RW~3159_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~3164_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3159_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3166_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3167_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3167 .lut_mask = 16'hEA62;
defparam \memory1_inst|RAM_inst|RW~3167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y14_N21
dffeas \memory1_inst|RAM_inst|RW~854 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~854 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y14_N3
dffeas \memory1_inst|RAM_inst|RW~862 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~862 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~862 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y14_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3127 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3127_combout  = (\address[0]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~862_q )))) # (!\address[0]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~854_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~854_q ),
	.datad(\memory1_inst|RAM_inst|RW~862_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3127_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3127 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y14_N3
dffeas \memory1_inst|RAM_inst|RW~886 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~886 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N15
dffeas \memory1_inst|RAM_inst|RW~894 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~894 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~894 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y14_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3128 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3128_combout  = (\memory1_inst|RAM_inst|RW~3127_combout  & (((\memory1_inst|RAM_inst|RW~894_q )) # (!\address[2]~input_o ))) # (!\memory1_inst|RAM_inst|RW~3127_combout  & (\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~886_q 
// )))

	.dataa(\memory1_inst|RAM_inst|RW~3127_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~886_q ),
	.datad(\memory1_inst|RAM_inst|RW~894_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3128_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3128 .lut_mask = 16'hEA62;
defparam \memory1_inst|RAM_inst|RW~3128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y13_N23
dffeas \memory1_inst|RAM_inst|RW~1878 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1878 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1878 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1886feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1886feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1886feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1886feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1886feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N31
dffeas \memory1_inst|RAM_inst|RW~1886 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1886feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1886 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1886 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3134 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3134_combout  = (\address[2]~input_o  & (\address[0]~input_o )) # (!\address[2]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~1886_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1878_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1878_q ),
	.datad(\memory1_inst|RAM_inst|RW~1886_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3134_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3134 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~1918 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1918 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1918 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1910feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1910feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1910feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1910feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1910feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~1910 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1910feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1910 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1910 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3135 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3135_combout  = (\memory1_inst|RAM_inst|RW~3134_combout  & (((\memory1_inst|RAM_inst|RW~1918_q )) # (!\address[2]~input_o ))) # (!\memory1_inst|RAM_inst|RW~3134_combout  & (\address[2]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~1910_q ))))

	.dataa(\memory1_inst|RAM_inst|RW~3134_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1918_q ),
	.datad(\memory1_inst|RAM_inst|RW~1910_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3135_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3135 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~3135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y17_N13
dffeas \memory1_inst|RAM_inst|RW~790 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~790 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~790 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y17_N11
dffeas \memory1_inst|RAM_inst|RW~822 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~822 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~822 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3131 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3131_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~822_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~790_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~790_q ),
	.datad(\memory1_inst|RAM_inst|RW~822_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3131_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3131 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~798feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~798feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~798feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~798feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~798feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N19
dffeas \memory1_inst|RAM_inst|RW~798 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~798feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~798 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~798 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~830feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~830feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~830feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~830feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~830feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N21
dffeas \memory1_inst|RAM_inst|RW~830 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~830feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~830 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~830 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3132 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3132_combout  = (\memory1_inst|RAM_inst|RW~3131_combout  & (((\memory1_inst|RAM_inst|RW~830_q )) # (!\address[0]~input_o ))) # (!\memory1_inst|RAM_inst|RW~3131_combout  & (\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~798_q 
// )))

	.dataa(\memory1_inst|RAM_inst|RW~3131_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~798_q ),
	.datad(\memory1_inst|RAM_inst|RW~830_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3132_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3132 .lut_mask = 16'hEA62;
defparam \memory1_inst|RAM_inst|RW~3132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N1
dffeas \memory1_inst|RAM_inst|RW~1822 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1822 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1822 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N23
dffeas \memory1_inst|RAM_inst|RW~1854 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1854 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1854 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N27
dffeas \memory1_inst|RAM_inst|RW~1814 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1814 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1814 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1846feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1846feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1846feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1846feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1846feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~1846 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1846feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1846 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1846 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3129 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3129_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1846_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1814_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1814_q ),
	.datad(\memory1_inst|RAM_inst|RW~1846_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3129_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3129 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3130 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3130_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3129_combout  & ((\memory1_inst|RAM_inst|RW~1854_q ))) # (!\memory1_inst|RAM_inst|RW~3129_combout  & (\memory1_inst|RAM_inst|RW~1822_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3129_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1822_q ),
	.datac(\memory1_inst|RAM_inst|RW~1854_q ),
	.datad(\memory1_inst|RAM_inst|RW~3129_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3130_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3130 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3133 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3133_combout  = (\address[7]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~3130_combout )))) # (!\address[7]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~3132_combout )))

	.dataa(\address[7]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3132_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3130_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3133_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3133 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3136 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3136_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3133_combout  & ((\memory1_inst|RAM_inst|RW~3135_combout ))) # (!\memory1_inst|RAM_inst|RW~3133_combout  & (\memory1_inst|RAM_inst|RW~3128_combout )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3133_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3128_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3135_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3133_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3136_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3136 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \memory1_inst|RAM_inst|RW~1782 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1782 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1782 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N17
dffeas \memory1_inst|RAM_inst|RW~1790 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1790 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1790 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N3
dffeas \memory1_inst|RAM_inst|RW~1750 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1750 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1750 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1758feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1758feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1758feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1758feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1758feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N31
dffeas \memory1_inst|RAM_inst|RW~1758 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1758feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1758 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1758 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3144 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3144_combout  = (\address[2]~input_o  & (\address[0]~input_o )) # (!\address[2]~input_o  & ((\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~1758_q ))) # (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1750_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1750_q ),
	.datad(\memory1_inst|RAM_inst|RW~1758_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3144_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3144 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3145 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3145_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3144_combout  & ((\memory1_inst|RAM_inst|RW~1790_q ))) # (!\memory1_inst|RAM_inst|RW~3144_combout  & (\memory1_inst|RAM_inst|RW~1782_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3144_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1782_q ),
	.datac(\memory1_inst|RAM_inst|RW~1790_q ),
	.datad(\memory1_inst|RAM_inst|RW~3144_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3145_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3145 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N13
dffeas \memory1_inst|RAM_inst|RW~758 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~758 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~758 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N23
dffeas \memory1_inst|RAM_inst|RW~766 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~766 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N27
dffeas \memory1_inst|RAM_inst|RW~726 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~726 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~726 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y14_N5
dffeas \memory1_inst|RAM_inst|RW~734 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~734 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~734 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3137 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3137_combout  = (\address[0]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~734_q )))) # (!\address[0]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~726_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~726_q ),
	.datad(\memory1_inst|RAM_inst|RW~734_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3137_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3137 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3138 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3138_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3137_combout  & ((\memory1_inst|RAM_inst|RW~766_q ))) # (!\memory1_inst|RAM_inst|RW~3137_combout  & (\memory1_inst|RAM_inst|RW~758_q )))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3137_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~758_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~766_q ),
	.datad(\memory1_inst|RAM_inst|RW~3137_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3138_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3138 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y11_N17
dffeas \memory1_inst|RAM_inst|RW~1694 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1694 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1694 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~1726 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1726 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1726 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~1686 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1686 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1686 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1718feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1718feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1718feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1718feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1718feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N9
dffeas \memory1_inst|RAM_inst|RW~1718 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1718feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1718 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1718 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3139 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3139_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1718_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1686_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1686_q ),
	.datad(\memory1_inst|RAM_inst|RW~1718_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3139_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3139 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y9_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3140 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3140_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3139_combout  & ((\memory1_inst|RAM_inst|RW~1726_q ))) # (!\memory1_inst|RAM_inst|RW~3139_combout  & (\memory1_inst|RAM_inst|RW~1694_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3139_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1694_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1726_q ),
	.datad(\memory1_inst|RAM_inst|RW~3139_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3140_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3140 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~670feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~670feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~670feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~670feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~670feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N27
dffeas \memory1_inst|RAM_inst|RW~670 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~670feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3601_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~670 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~670 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N13
dffeas \memory1_inst|RAM_inst|RW~702 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~702 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N3
dffeas \memory1_inst|RAM_inst|RW~662 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~662 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~662 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~694feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~694feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~694feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~694feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~694feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~694 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~694 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~694 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3141 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3141_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~694_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~662_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~662_q ),
	.datad(\memory1_inst|RAM_inst|RW~694_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3141_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3141 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3142 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3142_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3141_combout  & ((\memory1_inst|RAM_inst|RW~702_q ))) # (!\memory1_inst|RAM_inst|RW~3141_combout  & (\memory1_inst|RAM_inst|RW~670_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3141_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~670_q ),
	.datac(\memory1_inst|RAM_inst|RW~702_q ),
	.datad(\memory1_inst|RAM_inst|RW~3141_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3142_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3142 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3143 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3143_combout  = (\address[7]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~3140_combout )))) # (!\address[7]~input_o  & (!\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3142_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3140_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3142_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3143_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3143 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3146 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3146_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3143_combout  & (\memory1_inst|RAM_inst|RW~3145_combout )) # (!\memory1_inst|RAM_inst|RW~3143_combout  & ((\memory1_inst|RAM_inst|RW~3138_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3143_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3145_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3138_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3143_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3146_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3146 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N13
dffeas \memory1_inst|RAM_inst|RW~1654 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1654 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1654 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N11
dffeas \memory1_inst|RAM_inst|RW~1662 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1662 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1662 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~1622 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1622 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1630feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1630feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1630feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1630feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1630feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N7
dffeas \memory1_inst|RAM_inst|RW~1630 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1630feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1630 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3154 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3154_combout  = (\address[0]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1630_q )))) # (!\address[0]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1622_q )))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1622_q ),
	.datad(\memory1_inst|RAM_inst|RW~1630_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3154_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3154 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3155 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3155_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3154_combout  & ((\memory1_inst|RAM_inst|RW~1662_q ))) # (!\memory1_inst|RAM_inst|RW~3154_combout  & (\memory1_inst|RAM_inst|RW~1654_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3154_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1654_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1662_q ),
	.datad(\memory1_inst|RAM_inst|RW~3154_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3155_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3155 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~606feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~606feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~606feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~606feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~606feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N9
dffeas \memory1_inst|RAM_inst|RW~606 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~606feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~606 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~606 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N9
dffeas \memory1_inst|RAM_inst|RW~638 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~638 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~638 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y12_N7
dffeas \memory1_inst|RAM_inst|RW~598 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~598 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~598 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~630 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~630 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3147 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3147_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~630_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~598_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~598_q ),
	.datad(\memory1_inst|RAM_inst|RW~630_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3147_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3147 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3148 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3148_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3147_combout  & ((\memory1_inst|RAM_inst|RW~638_q ))) # (!\memory1_inst|RAM_inst|RW~3147_combout  & (\memory1_inst|RAM_inst|RW~606_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3147_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~606_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~638_q ),
	.datad(\memory1_inst|RAM_inst|RW~3147_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3148_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3148 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1566feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1566feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1566feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1566feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1566feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N13
dffeas \memory1_inst|RAM_inst|RW~1566 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1566feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1566 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1566 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N3
dffeas \memory1_inst|RAM_inst|RW~1598 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1598 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1598 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N21
dffeas \memory1_inst|RAM_inst|RW~1558 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1558 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1590feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1590feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1590feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1590feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1590feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N17
dffeas \memory1_inst|RAM_inst|RW~1590 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1590feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1590 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3149 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3149_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1590_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1558_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1558_q ),
	.datad(\memory1_inst|RAM_inst|RW~1590_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3149_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3149 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3150 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3150_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3149_combout  & ((\memory1_inst|RAM_inst|RW~1598_q ))) # (!\memory1_inst|RAM_inst|RW~3149_combout  & (\memory1_inst|RAM_inst|RW~1566_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3149_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1566_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1598_q ),
	.datad(\memory1_inst|RAM_inst|RW~3149_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3150_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3150 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N3
dffeas \memory1_inst|RAM_inst|RW~542 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~542 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~542 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N25
dffeas \memory1_inst|RAM_inst|RW~574 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~574 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~574 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N29
dffeas \memory1_inst|RAM_inst|RW~534 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~534 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~534 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~566feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~566feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~566feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~566feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~566feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N31
dffeas \memory1_inst|RAM_inst|RW~566 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~566feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~566 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~566 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3151 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3151_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~566_q )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~534_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~534_q ),
	.datad(\memory1_inst|RAM_inst|RW~566_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3151_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3151 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3152 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3152_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3151_combout  & ((\memory1_inst|RAM_inst|RW~574_q ))) # (!\memory1_inst|RAM_inst|RW~3151_combout  & (\memory1_inst|RAM_inst|RW~542_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3151_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~542_q ),
	.datac(\memory1_inst|RAM_inst|RW~574_q ),
	.datad(\memory1_inst|RAM_inst|RW~3151_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3152_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3152 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3153 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3153_combout  = (\address[3]~input_o  & (\address[7]~input_o )) # (!\address[3]~input_o  & ((\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~3150_combout )) # (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3152_combout 
// )))))

	.dataa(\address[3]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3150_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3152_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3153_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3153 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~3153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3156 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3156_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3153_combout  & (\memory1_inst|RAM_inst|RW~3155_combout )) # (!\memory1_inst|RAM_inst|RW~3153_combout  & ((\memory1_inst|RAM_inst|RW~3148_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3153_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3155_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3148_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3153_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3156_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3156 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3157 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3157_combout  = (\address[5]~input_o  & (\address[4]~input_o )) # (!\address[5]~input_o  & ((\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~3146_combout )) # (!\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3156_combout 
// )))))

	.dataa(\address[5]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3146_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3156_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3157_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3157 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~3157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3168 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3168_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3157_combout  & (\memory1_inst|RAM_inst|RW~3167_combout )) # (!\memory1_inst|RAM_inst|RW~3157_combout  & ((\memory1_inst|RAM_inst|RW~3136_combout ))))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3157_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3167_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3136_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3157_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3168_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3168 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3211 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3211_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~3168_combout )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~3210_combout )))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3210_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3168_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3211_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3211 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3254 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3254_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~3211_combout  & (\memory1_inst|RAM_inst|RW~3253_combout )) # (!\memory1_inst|RAM_inst|RW~3211_combout  & ((\memory1_inst|RAM_inst|RW~3126_combout ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~3211_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3253_combout ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3126_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3211_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3254_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3254 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y10_N5
dffeas \memory1_inst|RAM_inst|data_out[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~3254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|data_out[5] .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N30
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[5]~11 (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out[5]~11_combout  = (\memory1_inst|input_mux_inst|data_out[4]~3_combout  & ((\memory1_inst|ROM_inst|data_out [5]) # ((\memory1_inst|input_mux_inst|data_out[4]~2_combout )))) # 
// (!\memory1_inst|input_mux_inst|data_out[4]~3_combout  & (((!\memory1_inst|input_mux_inst|data_out[4]~2_combout  & \memory1_inst|RAM_inst|data_out [5]))))

	.dataa(\memory1_inst|input_mux_inst|data_out[4]~3_combout ),
	.datab(\memory1_inst|ROM_inst|data_out [5]),
	.datac(\memory1_inst|input_mux_inst|data_out[4]~2_combout ),
	.datad(\memory1_inst|RAM_inst|data_out [5]),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[5]~11 .lut_mask = 16'hADA8;
defparam \memory1_inst|input_mux_inst|data_out[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneiii_lcell_comb \memory1_inst|output_ports_inst|port_out_01[5]~feeder (
// Equation(s):
// \memory1_inst|output_ports_inst|port_out_01[5]~feeder_combout  = \data_in[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[5]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|output_ports_inst|port_out_01[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_01[5]~feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|output_ports_inst|port_out_01[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N9
dffeas \memory1_inst|output_ports_inst|port_out_01[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|output_ports_inst|port_out_01[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|output_ports_inst|process_01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_01 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_01[5] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_01[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N11
dffeas \memory1_inst|output_ports_inst|port_out_00[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[5]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|output_ports_inst|process_00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_00 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_00[5] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_00[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N10
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[5] (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out [5] = (\memory1_inst|input_mux_inst|data_out[5]~11_combout  & (((\memory1_inst|output_ports_inst|port_out_00 [5]) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout )))) # 
// (!\memory1_inst|input_mux_inst|data_out[5]~11_combout  & (\memory1_inst|output_ports_inst|port_out_01 [5] & ((\memory1_inst|input_mux_inst|data_out[4]~13_combout ))))

	.dataa(\memory1_inst|input_mux_inst|data_out[5]~11_combout ),
	.datab(\memory1_inst|output_ports_inst|port_out_01 [5]),
	.datac(\memory1_inst|output_ports_inst|port_out_00 [5]),
	.datad(\memory1_inst|input_mux_inst|data_out[4]~13_combout ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out [5]),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[5] .lut_mask = 16'hE4AA;
defparam \memory1_inst|input_mux_inst|data_out[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
cycloneiii_io_ibuf \data_in[4]~input (
	.i(data_in[4]),
	.ibar(gnd),
	.o(\data_in[4]~input_o ));
// synopsys translate_off
defparam \data_in[4]~input .bus_hold = "false";
defparam \data_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1261feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1261feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1261feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1261feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1261feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N1
dffeas \memory1_inst|RAM_inst|RW~1261 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1261feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1261 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1261 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~1133 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1133 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1133 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N23
dffeas \memory1_inst|RAM_inst|RW~1117 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1117 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1245feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1245feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1245feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1245feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1245feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N9
dffeas \memory1_inst|RAM_inst|RW~1245 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1245 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2915 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2915_combout  = (\address[1]~input_o  & (\address[4]~input_o )) # (!\address[1]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1245_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1117_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1117_q ),
	.datad(\memory1_inst|RAM_inst|RW~1245_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2915_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2915 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2915 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2916 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2916_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2915_combout  & (\memory1_inst|RAM_inst|RW~1261_q )) # (!\memory1_inst|RAM_inst|RW~2915_combout  & ((\memory1_inst|RAM_inst|RW~1133_q ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2915_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1261_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1133_q ),
	.datad(\memory1_inst|RAM_inst|RW~2915_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2916_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2916 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2916 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1581feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1581feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1581feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1581feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1581feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N3
dffeas \memory1_inst|RAM_inst|RW~1581 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1581feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1581 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1581 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N29
dffeas \memory1_inst|RAM_inst|RW~1709 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1709 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1709 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N21
dffeas \memory1_inst|RAM_inst|RW~1565 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1565 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1565 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N7
dffeas \memory1_inst|RAM_inst|RW~1693 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1693 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2917 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2917_combout  = (\address[1]~input_o  & (\address[4]~input_o )) # (!\address[1]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1693_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1565_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1565_q ),
	.datad(\memory1_inst|RAM_inst|RW~1693_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2917_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2917 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2917 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2918 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2918_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2917_combout  & ((\memory1_inst|RAM_inst|RW~1709_q ))) # (!\memory1_inst|RAM_inst|RW~2917_combout  & (\memory1_inst|RAM_inst|RW~1581_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2917_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1581_q ),
	.datac(\memory1_inst|RAM_inst|RW~1709_q ),
	.datad(\memory1_inst|RAM_inst|RW~2917_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2918_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2918 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2918 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1069feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1069feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1069feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1069feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1069feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N27
dffeas \memory1_inst|RAM_inst|RW~1069 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1069feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1069_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1069 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1069 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N19
dffeas \memory1_inst|RAM_inst|RW~1197 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1197 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1197 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N31
dffeas \memory1_inst|RAM_inst|RW~1053 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1053 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1053 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N5
dffeas \memory1_inst|RAM_inst|RW~1181 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1181 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2919 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2919_combout  = (\address[1]~input_o  & (\address[4]~input_o )) # (!\address[1]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1181_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1053_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1053_q ),
	.datad(\memory1_inst|RAM_inst|RW~1181_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2919_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2919 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2919 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2920 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2920_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2919_combout  & ((\memory1_inst|RAM_inst|RW~1197_q ))) # (!\memory1_inst|RAM_inst|RW~2919_combout  & (\memory1_inst|RAM_inst|RW~1069_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2919_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1069_q ),
	.datac(\memory1_inst|RAM_inst|RW~1197_q ),
	.datad(\memory1_inst|RAM_inst|RW~2919_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2920_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2920 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2920 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2921 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2921_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2918_combout ) # ((\address[3]~input_o )))) # (!\address[6]~input_o  & (((!\address[3]~input_o  & \memory1_inst|RAM_inst|RW~2920_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2918_combout ),
	.datac(\address[3]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2920_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2921_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2921 .lut_mask = 16'hADA8;
defparam \memory1_inst|RAM_inst|RW~2921 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1773feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1773feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1773feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1773feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1773feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N27
dffeas \memory1_inst|RAM_inst|RW~1773 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1773feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1773 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1773 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N25
dffeas \memory1_inst|RAM_inst|RW~1645 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1645 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1645 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N11
dffeas \memory1_inst|RAM_inst|RW~1629 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1629 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1629 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N17
dffeas \memory1_inst|RAM_inst|RW~1757 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1757 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1757 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2922 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2922_combout  = (\address[1]~input_o  & (\address[4]~input_o )) # (!\address[1]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1757_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1629_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1629_q ),
	.datad(\memory1_inst|RAM_inst|RW~1757_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2922_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2922 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2922 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2923 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2923_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2922_combout  & (\memory1_inst|RAM_inst|RW~1773_q )) # (!\memory1_inst|RAM_inst|RW~2922_combout  & ((\memory1_inst|RAM_inst|RW~1645_q ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2922_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1773_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1645_q ),
	.datad(\memory1_inst|RAM_inst|RW~2922_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2923_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2923 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2923 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2924 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2924_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2921_combout  & ((\memory1_inst|RAM_inst|RW~2923_combout ))) # (!\memory1_inst|RAM_inst|RW~2921_combout  & (\memory1_inst|RAM_inst|RW~2916_combout )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2921_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2916_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2921_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2923_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2924_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2924 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~2924 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N5
dffeas \memory1_inst|RAM_inst|RW~1901 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1901 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1901 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N29
dffeas \memory1_inst|RAM_inst|RW~1837 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1837 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1837 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~1821 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1821 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1821 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y14_N5
dffeas \memory1_inst|RAM_inst|RW~1885 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1885 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1885 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2946 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2946_combout  = (\address[3]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1885_q )))) # (!\address[3]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1821_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1821_q ),
	.datad(\memory1_inst|RAM_inst|RW~1885_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2946_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2946 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2946 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2947 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2947_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2946_combout  & (\memory1_inst|RAM_inst|RW~1901_q )) # (!\memory1_inst|RAM_inst|RW~2946_combout  & ((\memory1_inst|RAM_inst|RW~1837_q ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2946_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1901_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1837_q ),
	.datad(\memory1_inst|RAM_inst|RW~2946_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2947_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2947 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2947 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N13
dffeas \memory1_inst|RAM_inst|RW~1965 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1965 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1965 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N11
dffeas \memory1_inst|RAM_inst|RW~2029 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2029 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2029 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N3
dffeas \memory1_inst|RAM_inst|RW~1949 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1949 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1949 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y18_N17
dffeas \memory1_inst|RAM_inst|RW~2013 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2013 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2013 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2953 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2953_combout  = (\address[1]~input_o  & (\address[3]~input_o )) # (!\address[1]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2013_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1949_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1949_q ),
	.datad(\memory1_inst|RAM_inst|RW~2013_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2953_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2953 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2953 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2954 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2954_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2953_combout  & ((\memory1_inst|RAM_inst|RW~2029_q ))) # (!\memory1_inst|RAM_inst|RW~2953_combout  & (\memory1_inst|RAM_inst|RW~1965_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2953_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1965_q ),
	.datac(\memory1_inst|RAM_inst|RW~2029_q ),
	.datad(\memory1_inst|RAM_inst|RW~2953_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2954_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2954 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2954 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1373feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1373feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1373feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1373feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1373feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y14_N7
dffeas \memory1_inst|RAM_inst|RW~1373 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1373 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1373 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N3
dffeas \memory1_inst|RAM_inst|RW~1389 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1389 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1389 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \memory1_inst|RAM_inst|RW~1309 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1309 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1309 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \memory1_inst|RAM_inst|RW~1325 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1325 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2950 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2950_combout  = (\address[3]~input_o  & (\address[1]~input_o )) # (!\address[3]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1325_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1309_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1309_q ),
	.datad(\memory1_inst|RAM_inst|RW~1325_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2950_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2950 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2950 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2951 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2951_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2950_combout  & ((\memory1_inst|RAM_inst|RW~1389_q ))) # (!\memory1_inst|RAM_inst|RW~2950_combout  & (\memory1_inst|RAM_inst|RW~1373_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2950_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1373_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1389_q ),
	.datad(\memory1_inst|RAM_inst|RW~2950_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2951_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2951 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2951 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1501feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1501feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1501feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1501feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1501feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N15
dffeas \memory1_inst|RAM_inst|RW~1501 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1501 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1501 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N23
dffeas \memory1_inst|RAM_inst|RW~1517 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1517 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1517 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \memory1_inst|RAM_inst|RW~1437 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1437 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1437 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1453feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1453feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1453feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1453feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1453feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \memory1_inst|RAM_inst|RW~1453 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1453feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1453 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2948 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2948_combout  = (\address[1]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~1453_q )))) # (!\address[1]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1437_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1437_q ),
	.datad(\memory1_inst|RAM_inst|RW~1453_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2948_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2948 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2948 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2949 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2949_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2948_combout  & ((\memory1_inst|RAM_inst|RW~1517_q ))) # (!\memory1_inst|RAM_inst|RW~2948_combout  & (\memory1_inst|RAM_inst|RW~1501_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2948_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1501_q ),
	.datac(\memory1_inst|RAM_inst|RW~1517_q ),
	.datad(\memory1_inst|RAM_inst|RW~2948_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2949_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2949 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2949 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2952 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2952_combout  = (\address[6]~input_o  & (\address[4]~input_o )) # (!\address[6]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2949_combout ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2951_combout 
// ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2951_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2949_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2952_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2952 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2952 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2955 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2955_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2952_combout  & ((\memory1_inst|RAM_inst|RW~2954_combout ))) # (!\memory1_inst|RAM_inst|RW~2952_combout  & (\memory1_inst|RAM_inst|RW~2947_combout )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2952_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2947_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2954_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2952_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2955_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2955 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2955 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \memory1_inst|RAM_inst|RW~237 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~237 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \memory1_inst|RAM_inst|RW~109 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~109 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \memory1_inst|RAM_inst|RW~93 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~93 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N5
dffeas \memory1_inst|RAM_inst|RW~221 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~221 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2935 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2935_combout  = (\address[4]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~221_q )))) # (!\address[4]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~93_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~93_q ),
	.datad(\memory1_inst|RAM_inst|RW~221_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2935_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2935 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2935 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2936 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2936_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2935_combout  & (\memory1_inst|RAM_inst|RW~237_q )) # (!\memory1_inst|RAM_inst|RW~2935_combout  & ((\memory1_inst|RAM_inst|RW~109_q ))))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2935_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~237_q ),
	.datac(\memory1_inst|RAM_inst|RW~109_q ),
	.datad(\memory1_inst|RAM_inst|RW~2935_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2936_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2936 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2936 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N3
dffeas \memory1_inst|RAM_inst|RW~557 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~557 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~557 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N23
dffeas \memory1_inst|RAM_inst|RW~685 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~685 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~685 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N31
dffeas \memory1_inst|RAM_inst|RW~669 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3601_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~669 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N31
dffeas \memory1_inst|RAM_inst|RW~541 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~541 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2937 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2937_combout  = (\address[1]~input_o  & (((\address[4]~input_o )))) # (!\address[1]~input_o  & ((\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~669_q )) # (!\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~541_q )))))

	.dataa(\memory1_inst|RAM_inst|RW~669_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~541_q ),
	.datad(\address[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2937_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2937 .lut_mask = 16'hEE30;
defparam \memory1_inst|RAM_inst|RW~2937 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2938 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2938_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2937_combout  & ((\memory1_inst|RAM_inst|RW~685_q ))) # (!\memory1_inst|RAM_inst|RW~2937_combout  & (\memory1_inst|RAM_inst|RW~557_q )))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2937_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~557_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~685_q ),
	.datad(\memory1_inst|RAM_inst|RW~2937_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2938_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2938 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2938 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N21
dffeas \memory1_inst|RAM_inst|RW~45 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3618_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~45 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N9
dffeas \memory1_inst|RAM_inst|RW~173 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~173 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N25
dffeas \memory1_inst|RAM_inst|RW~29 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~29 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N1
dffeas \memory1_inst|RAM_inst|RW~157 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~157 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2939 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2939_combout  = (\address[4]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~157_q )))) # (!\address[4]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~29_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~29_q ),
	.datad(\memory1_inst|RAM_inst|RW~157_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2939_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2939 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2939 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2940 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2940_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2939_combout  & ((\memory1_inst|RAM_inst|RW~173_q ))) # (!\memory1_inst|RAM_inst|RW~2939_combout  & (\memory1_inst|RAM_inst|RW~45_q )))) # (!\address[1]~input_o  
// & (((\memory1_inst|RAM_inst|RW~2939_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~45_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~173_q ),
	.datad(\memory1_inst|RAM_inst|RW~2939_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2940_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2940 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2940 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2941 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2941_combout  = (\address[6]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~2938_combout )))) # (!\address[6]~input_o  & (!\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2940_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2938_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2940_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2941_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2941 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2941 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N7
dffeas \memory1_inst|RAM_inst|RW~621 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~621 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~621 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N13
dffeas \memory1_inst|RAM_inst|RW~749 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~749 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~749 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \memory1_inst|RAM_inst|RW~605 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~605 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~605 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \memory1_inst|RAM_inst|RW~733 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~733 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2942 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2942_combout  = (\address[1]~input_o  & (\address[4]~input_o )) # (!\address[1]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~733_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~605_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~605_q ),
	.datad(\memory1_inst|RAM_inst|RW~733_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2942_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2942 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2942 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2943 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2943_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2942_combout  & ((\memory1_inst|RAM_inst|RW~749_q ))) # (!\memory1_inst|RAM_inst|RW~2942_combout  & (\memory1_inst|RAM_inst|RW~621_q )))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2942_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~621_q ),
	.datac(\memory1_inst|RAM_inst|RW~749_q ),
	.datad(\memory1_inst|RAM_inst|RW~2942_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2943_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2943 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2943 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2944 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2944_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2941_combout  & ((\memory1_inst|RAM_inst|RW~2943_combout ))) # (!\memory1_inst|RAM_inst|RW~2941_combout  & (\memory1_inst|RAM_inst|RW~2936_combout )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2941_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2936_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2941_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2943_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2944_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2944 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~2944 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N21
dffeas \memory1_inst|RAM_inst|RW~493 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~493 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N21
dffeas \memory1_inst|RAM_inst|RW~365 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3540_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~365 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \memory1_inst|RAM_inst|RW~301 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3538_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~301 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~429feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~429feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~429feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~429feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~429feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \memory1_inst|RAM_inst|RW~429 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~429feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~429 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2925 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2925_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~429_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~301_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~301_q ),
	.datad(\memory1_inst|RAM_inst|RW~429_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2925_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2925 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2925 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2926 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2926_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2925_combout  & (\memory1_inst|RAM_inst|RW~493_q )) # (!\memory1_inst|RAM_inst|RW~2925_combout  & ((\memory1_inst|RAM_inst|RW~365_q ))))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2925_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~493_q ),
	.datac(\memory1_inst|RAM_inst|RW~365_q ),
	.datad(\memory1_inst|RAM_inst|RW~2925_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2926_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2926 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2926 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~925 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~925 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~925 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \memory1_inst|RAM_inst|RW~989 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~989 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~989 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N7
dffeas \memory1_inst|RAM_inst|RW~797 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~797 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~861feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~861feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~861feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~861feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~861feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N19
dffeas \memory1_inst|RAM_inst|RW~861 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~861feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~861 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~861 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2927 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2927_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~861_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~797_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~797_q ),
	.datad(\memory1_inst|RAM_inst|RW~861_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2927_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2927 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2927 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2928 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2928_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2927_combout  & ((\memory1_inst|RAM_inst|RW~989_q ))) # (!\memory1_inst|RAM_inst|RW~2927_combout  & (\memory1_inst|RAM_inst|RW~925_q )))) # (!\address[4]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2927_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~925_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~989_q ),
	.datad(\memory1_inst|RAM_inst|RW~2927_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2928_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2928 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2928 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N1
dffeas \memory1_inst|RAM_inst|RW~349 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~349 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~349 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N27
dffeas \memory1_inst|RAM_inst|RW~477 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~477 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \memory1_inst|RAM_inst|RW~285 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~285 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~413feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~413feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~413feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~413feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~413feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \memory1_inst|RAM_inst|RW~413 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~413feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~413 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2929 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2929_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~413_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~285_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~285_q ),
	.datad(\memory1_inst|RAM_inst|RW~413_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2929_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2929 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2929 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2930 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2930_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2929_combout  & ((\memory1_inst|RAM_inst|RW~477_q ))) # (!\memory1_inst|RAM_inst|RW~2929_combout  & (\memory1_inst|RAM_inst|RW~349_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2929_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~349_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~477_q ),
	.datad(\memory1_inst|RAM_inst|RW~2929_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2930_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2930 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2930 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2931 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2931_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~2928_combout )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2930_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2928_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2930_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2931_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2931 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2931 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~877 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3536_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~877 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~877 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \memory1_inst|RAM_inst|RW~1005 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1005 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1005 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N9
dffeas \memory1_inst|RAM_inst|RW~813 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~813 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~813 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N23
dffeas \memory1_inst|RAM_inst|RW~941 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3542_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~941 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2932 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2932_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~941_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~813_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~813_q ),
	.datad(\memory1_inst|RAM_inst|RW~941_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2932_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2932 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2932 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2933 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2933_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2932_combout  & ((\memory1_inst|RAM_inst|RW~1005_q ))) # (!\memory1_inst|RAM_inst|RW~2932_combout  & (\memory1_inst|RAM_inst|RW~877_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2932_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~877_q ),
	.datac(\memory1_inst|RAM_inst|RW~1005_q ),
	.datad(\memory1_inst|RAM_inst|RW~2932_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2933_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2933 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2933 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2934 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2934_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2931_combout  & ((\memory1_inst|RAM_inst|RW~2933_combout ))) # (!\memory1_inst|RAM_inst|RW~2931_combout  & (\memory1_inst|RAM_inst|RW~2926_combout )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2931_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2926_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2931_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2933_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2934_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2934 .lut_mask = 16'hF858;
defparam \memory1_inst|RAM_inst|RW~2934 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2945 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2945_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~2934_combout )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2944_combout )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2944_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2934_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2945_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2945 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2945 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2956 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2956_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2945_combout  & ((\memory1_inst|RAM_inst|RW~2955_combout ))) # (!\memory1_inst|RAM_inst|RW~2945_combout  & (\memory1_inst|RAM_inst|RW~2924_combout )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2945_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2924_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2955_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2945_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2956_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2956 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2956 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N9
dffeas \memory1_inst|RAM_inst|RW~701 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~701 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~701 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N19
dffeas \memory1_inst|RAM_inst|RW~717 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~717 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \memory1_inst|RAM_inst|RW~189 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~189 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \memory1_inst|RAM_inst|RW~205 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~205 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3062 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3062_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~205_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~189_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~189_q ),
	.datad(\memory1_inst|RAM_inst|RW~205_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3062_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3062 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3063 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3063_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3062_combout  & ((\memory1_inst|RAM_inst|RW~717_q ))) # (!\memory1_inst|RAM_inst|RW~3062_combout  & (\memory1_inst|RAM_inst|RW~701_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3062_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~701_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~717_q ),
	.datad(\memory1_inst|RAM_inst|RW~3062_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3063_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3063 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N7
dffeas \memory1_inst|RAM_inst|RW~765 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~765 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N3
dffeas \memory1_inst|RAM_inst|RW~781 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~781 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~781 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N29
dffeas \memory1_inst|RAM_inst|RW~253 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~253 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~253 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~269feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~269feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~269feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~269feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~269feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N27
dffeas \memory1_inst|RAM_inst|RW~269 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~269feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~269 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3069 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3069_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~269_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~253_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~253_q ),
	.datad(\memory1_inst|RAM_inst|RW~269_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3069_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3069 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3070 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3070_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3069_combout  & ((\memory1_inst|RAM_inst|RW~781_q ))) # (!\memory1_inst|RAM_inst|RW~3069_combout  & (\memory1_inst|RAM_inst|RW~765_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3069_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~765_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~781_q ),
	.datad(\memory1_inst|RAM_inst|RW~3069_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3070_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3070 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N29
dffeas \memory1_inst|RAM_inst|RW~637 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~637 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~637 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \memory1_inst|RAM_inst|RW~653 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~653 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~653 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N29
dffeas \memory1_inst|RAM_inst|RW~125 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~125 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~141feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~141feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~141feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~141feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~141feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \memory1_inst|RAM_inst|RW~141 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~141 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3064 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3064_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~141_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~125_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~125_q ),
	.datad(\memory1_inst|RAM_inst|RW~141_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3064_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3064 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3065 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3065_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3064_combout  & ((\memory1_inst|RAM_inst|RW~653_q ))) # (!\memory1_inst|RAM_inst|RW~3064_combout  & (\memory1_inst|RAM_inst|RW~637_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3064_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~637_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~653_q ),
	.datad(\memory1_inst|RAM_inst|RW~3064_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3065_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3065 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N21
dffeas \memory1_inst|RAM_inst|RW~573 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~573 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~573 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \memory1_inst|RAM_inst|RW~589 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~589 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~589 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \memory1_inst|RAM_inst|RW~61 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~61 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N9
dffeas \memory1_inst|RAM_inst|RW~77 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~77 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3066 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3066_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~77_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~61_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~61_q ),
	.datad(\memory1_inst|RAM_inst|RW~77_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3066_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3066 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3067 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3067_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3066_combout  & ((\memory1_inst|RAM_inst|RW~589_q ))) # (!\memory1_inst|RAM_inst|RW~3066_combout  & (\memory1_inst|RAM_inst|RW~573_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3066_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~573_q ),
	.datac(\memory1_inst|RAM_inst|RW~589_q ),
	.datad(\memory1_inst|RAM_inst|RW~3066_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3067_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3067 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3068 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3068_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~3065_combout )) # (!\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3067_combout 
// )))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3065_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3067_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3068_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3068 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~3068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3071 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3071_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3068_combout  & ((\memory1_inst|RAM_inst|RW~3070_combout ))) # (!\memory1_inst|RAM_inst|RW~3068_combout  & (\memory1_inst|RAM_inst|RW~3063_combout )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3068_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3063_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3070_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3068_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3071_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3071 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y15_N25
dffeas \memory1_inst|RAM_inst|RW~317 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~317 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y15_N21
dffeas \memory1_inst|RAM_inst|RW~333 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~333 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3056 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3056_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~333_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~317_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~317_q ),
	.datad(\memory1_inst|RAM_inst|RW~333_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3056_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3056 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N31
dffeas \memory1_inst|RAM_inst|RW~845 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3565_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~845 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~845 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~829feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~829feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~829feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~829feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~829feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N15
dffeas \memory1_inst|RAM_inst|RW~829 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~829feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~829 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~829 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3057 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3057_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3056_combout  & (\memory1_inst|RAM_inst|RW~845_q )) # (!\memory1_inst|RAM_inst|RW~3056_combout  & ((\memory1_inst|RAM_inst|RW~829_q ))))) # (!\address[6]~input_o 
//  & (\memory1_inst|RAM_inst|RW~3056_combout ))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3056_combout ),
	.datac(\memory1_inst|RAM_inst|RW~845_q ),
	.datad(\memory1_inst|RAM_inst|RW~829_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3057_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3057 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~3057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~893feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~893feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~893feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~893feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~893feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N25
dffeas \memory1_inst|RAM_inst|RW~893 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~893feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~893 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~893 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N15
dffeas \memory1_inst|RAM_inst|RW~909 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~909 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~909 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N29
dffeas \memory1_inst|RAM_inst|RW~381 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~381 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N11
dffeas \memory1_inst|RAM_inst|RW~397 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3566_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~397 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3054 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3054_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~397_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~381_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~381_q ),
	.datad(\memory1_inst|RAM_inst|RW~397_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3054_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3054 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3055 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3055_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3054_combout  & ((\memory1_inst|RAM_inst|RW~909_q ))) # (!\memory1_inst|RAM_inst|RW~3054_combout  & (\memory1_inst|RAM_inst|RW~893_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3054_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~893_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~909_q ),
	.datad(\memory1_inst|RAM_inst|RW~3054_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3055_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3055 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3058 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3058_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3055_combout ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~3057_combout 
// ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3057_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3055_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3058_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3058 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \memory1_inst|RAM_inst|RW~461 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~461 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \memory1_inst|RAM_inst|RW~973 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~973 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~973 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N31
dffeas \memory1_inst|RAM_inst|RW~445 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~445 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N1
dffeas \memory1_inst|RAM_inst|RW~957 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~957 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~957 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3052 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3052_combout  = (\address[1]~input_o  & (\address[6]~input_o )) # (!\address[1]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~957_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~445_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~445_q ),
	.datad(\memory1_inst|RAM_inst|RW~957_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3052_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3052 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3053 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3053_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~3052_combout  & ((\memory1_inst|RAM_inst|RW~973_q ))) # (!\memory1_inst|RAM_inst|RW~3052_combout  & (\memory1_inst|RAM_inst|RW~461_q )))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3052_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~461_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~973_q ),
	.datad(\memory1_inst|RAM_inst|RW~3052_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3053_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3053 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1021feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1021feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1021feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1021feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1021feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N27
dffeas \memory1_inst|RAM_inst|RW~1021 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1021feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1021 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N23
dffeas \memory1_inst|RAM_inst|RW~1037 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1037 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1037 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N1
dffeas \memory1_inst|RAM_inst|RW~509 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~509 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \memory1_inst|RAM_inst|RW~525 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~525 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~525 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3059 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3059_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~525_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~509_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~509_q ),
	.datad(\memory1_inst|RAM_inst|RW~525_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3059_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3059 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3060 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3060_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3059_combout  & ((\memory1_inst|RAM_inst|RW~1037_q ))) # (!\memory1_inst|RAM_inst|RW~3059_combout  & (\memory1_inst|RAM_inst|RW~1021_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~3059_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1021_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1037_q ),
	.datad(\memory1_inst|RAM_inst|RW~3059_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3060_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3060 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3061 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3061_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3058_combout  & ((\memory1_inst|RAM_inst|RW~3060_combout ))) # (!\memory1_inst|RAM_inst|RW~3058_combout  & (\memory1_inst|RAM_inst|RW~3053_combout )))) # 
// (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~3058_combout ))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3058_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3053_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3060_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3061_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3061 .lut_mask = 16'hEC64;
defparam \memory1_inst|RAM_inst|RW~3061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3072 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3072_combout  = (\address[7]~input_o  & (((\address[5]~input_o )))) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3061_combout ))) # (!\address[5]~input_o  & 
// (\memory1_inst|RAM_inst|RW~3071_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3071_combout ),
	.datab(\address[7]~input_o ),
	.datac(\address[5]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3061_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3072_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3072 .lut_mask = 16'hF2C2;
defparam \memory1_inst|RAM_inst|RW~3072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \memory1_inst|RAM_inst|RW~1485 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1485 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1485 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N7
dffeas \memory1_inst|RAM_inst|RW~1997 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1997 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1997 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N11
dffeas \memory1_inst|RAM_inst|RW~1357 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1357 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1357 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y11_N1
dffeas \memory1_inst|RAM_inst|RW~1869 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1869 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1869 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3073 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3073_combout  = (\address[4]~input_o  & (\address[6]~input_o )) # (!\address[4]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1869_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1357_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1357_q ),
	.datad(\memory1_inst|RAM_inst|RW~1869_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3073_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3073 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3074 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3074_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3073_combout  & ((\memory1_inst|RAM_inst|RW~1997_q ))) # (!\memory1_inst|RAM_inst|RW~3073_combout  & (\memory1_inst|RAM_inst|RW~1485_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3073_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1485_q ),
	.datac(\memory1_inst|RAM_inst|RW~1997_q ),
	.datad(\memory1_inst|RAM_inst|RW~3073_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3074_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3074 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~1933 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1933 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1933 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N29
dffeas \memory1_inst|RAM_inst|RW~2061 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2061 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2061 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N21
dffeas \memory1_inst|RAM_inst|RW~1421 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1421 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1549feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1549feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1549feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1549feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1549feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y8_N19
dffeas \memory1_inst|RAM_inst|RW~1549 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1549feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1549 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1549 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3080 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3080_combout  = (\address[4]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1549_q )))) # (!\address[4]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1421_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1421_q ),
	.datad(\memory1_inst|RAM_inst|RW~1549_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3080_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3080 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3081 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3081_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3080_combout  & ((\memory1_inst|RAM_inst|RW~2061_q ))) # (!\memory1_inst|RAM_inst|RW~3080_combout  & (\memory1_inst|RAM_inst|RW~1933_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~3080_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1933_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2061_q ),
	.datad(\memory1_inst|RAM_inst|RW~3080_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3081_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3081 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \memory1_inst|RAM_inst|RW~1469 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1469 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1469 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N15
dffeas \memory1_inst|RAM_inst|RW~1981 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1981 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1981 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N25
dffeas \memory1_inst|RAM_inst|RW~1341 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1341 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1853feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1853feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1853feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1853feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1853feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y14_N7
dffeas \memory1_inst|RAM_inst|RW~1853 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1853feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1853 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1853 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3077 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3077_combout  = (\address[4]~input_o  & (\address[6]~input_o )) # (!\address[4]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1853_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1341_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1341_q ),
	.datad(\memory1_inst|RAM_inst|RW~1853_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3077_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3077 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3078 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3078_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3077_combout  & ((\memory1_inst|RAM_inst|RW~1981_q ))) # (!\memory1_inst|RAM_inst|RW~3077_combout  & (\memory1_inst|RAM_inst|RW~1469_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3077_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1469_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1981_q ),
	.datad(\memory1_inst|RAM_inst|RW~3077_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3078_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3078 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N31
dffeas \memory1_inst|RAM_inst|RW~1533 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1533 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1533 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N21
dffeas \memory1_inst|RAM_inst|RW~2045 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2045 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2045 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y16_N25
dffeas \memory1_inst|RAM_inst|RW~1405 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1405 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1405 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N11
dffeas \memory1_inst|RAM_inst|RW~1917 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1917 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1917 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3075 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3075_combout  = (\address[4]~input_o  & (\address[6]~input_o )) # (!\address[4]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1917_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1405_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1405_q ),
	.datad(\memory1_inst|RAM_inst|RW~1917_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3075_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3075 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3076 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3076_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3075_combout  & ((\memory1_inst|RAM_inst|RW~2045_q ))) # (!\memory1_inst|RAM_inst|RW~3075_combout  & (\memory1_inst|RAM_inst|RW~1533_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3075_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1533_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2045_q ),
	.datad(\memory1_inst|RAM_inst|RW~3075_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3076_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3076 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3079 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3079_combout  = (\address[1]~input_o  & (\address[3]~input_o )) # (!\address[1]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3076_combout ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~3078_combout 
// ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3078_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3076_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3079_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3079 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3082 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3082_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~3079_combout  & ((\memory1_inst|RAM_inst|RW~3081_combout ))) # (!\memory1_inst|RAM_inst|RW~3079_combout  & (\memory1_inst|RAM_inst|RW~3074_combout )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~3079_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3074_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3081_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3079_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3082_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3082 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N13
dffeas \memory1_inst|RAM_inst|RW~1213 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1213 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1213 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y3_N15
dffeas \memory1_inst|RAM_inst|RW~1725 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1725 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1725 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3042 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3042_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1725_q )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1213_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1213_q ),
	.datad(\memory1_inst|RAM_inst|RW~1725_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3042_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3042 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y3_N11
dffeas \memory1_inst|RAM_inst|RW~1229 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1229 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1229 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1741feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1741feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1741feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1741feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1741feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~1741 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1741feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1741 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1741 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3043 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3043_combout  = (\memory1_inst|RAM_inst|RW~3042_combout  & (((\memory1_inst|RAM_inst|RW~1741_q )) # (!\address[1]~input_o ))) # (!\memory1_inst|RAM_inst|RW~3042_combout  & (\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1229_q 
// )))

	.dataa(\memory1_inst|RAM_inst|RW~3042_combout ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1229_q ),
	.datad(\memory1_inst|RAM_inst|RW~1741_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3043_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3043 .lut_mask = 16'hEA62;
defparam \memory1_inst|RAM_inst|RW~3043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1661feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1661feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1661feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1661feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1661feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \memory1_inst|RAM_inst|RW~1661 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1661 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1661 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \memory1_inst|RAM_inst|RW~1677 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1677 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1677 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~1149 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1149 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1149 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y12_N15
dffeas \memory1_inst|RAM_inst|RW~1165 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1165 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1165 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3044 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3044_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1165_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1149_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1149_q ),
	.datad(\memory1_inst|RAM_inst|RW~1165_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3044_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3044 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3045 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3045_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3044_combout  & ((\memory1_inst|RAM_inst|RW~1677_q ))) # (!\memory1_inst|RAM_inst|RW~3044_combout  & (\memory1_inst|RAM_inst|RW~1661_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~3044_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1661_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1677_q ),
	.datad(\memory1_inst|RAM_inst|RW~3044_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3045_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3045 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1101feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1101feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1101feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1101feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1101feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N29
dffeas \memory1_inst|RAM_inst|RW~1101 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1101 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1101 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N1
dffeas \memory1_inst|RAM_inst|RW~1613 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1613 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1613 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N21
dffeas \memory1_inst|RAM_inst|RW~1085 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1085_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1085 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1085 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1597feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1597feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1597feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1597feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1597feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N9
dffeas \memory1_inst|RAM_inst|RW~1597 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1597feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1597 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3046 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3046_combout  = (\address[1]~input_o  & (\address[6]~input_o )) # (!\address[1]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1597_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1085_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1085_q ),
	.datad(\memory1_inst|RAM_inst|RW~1597_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3046_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3046 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3047 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3047_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~3046_combout  & ((\memory1_inst|RAM_inst|RW~1613_q ))) # (!\memory1_inst|RAM_inst|RW~3046_combout  & (\memory1_inst|RAM_inst|RW~1101_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~3046_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1101_q ),
	.datac(\memory1_inst|RAM_inst|RW~1613_q ),
	.datad(\memory1_inst|RAM_inst|RW~3046_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3047_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3047 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3048 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3048_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~3045_combout )) # (!\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3047_combout 
// )))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3045_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3047_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3048_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3048 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~3048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1789feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1789feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1789feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1789feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1789feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N1
dffeas \memory1_inst|RAM_inst|RW~1789 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1789feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1789 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1789 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N19
dffeas \memory1_inst|RAM_inst|RW~1805 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1805 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1805 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \memory1_inst|RAM_inst|RW~1277 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1277 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1293feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1293feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1293feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1293feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1293feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N29
dffeas \memory1_inst|RAM_inst|RW~1293 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1293 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3049 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3049_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1293_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1277_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1277_q ),
	.datad(\memory1_inst|RAM_inst|RW~1293_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3049_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3049 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3050 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3050_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3049_combout  & ((\memory1_inst|RAM_inst|RW~1805_q ))) # (!\memory1_inst|RAM_inst|RW~3049_combout  & (\memory1_inst|RAM_inst|RW~1789_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~3049_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1789_q ),
	.datac(\memory1_inst|RAM_inst|RW~1805_q ),
	.datad(\memory1_inst|RAM_inst|RW~3049_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3050_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3050 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3051 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3051_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3048_combout  & ((\memory1_inst|RAM_inst|RW~3050_combout ))) # (!\memory1_inst|RAM_inst|RW~3048_combout  & (\memory1_inst|RAM_inst|RW~3043_combout )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3048_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3043_combout ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3048_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3050_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3051_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3051 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~3051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3083 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3083_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3072_combout  & (\memory1_inst|RAM_inst|RW~3082_combout )) # (!\memory1_inst|RAM_inst|RW~3072_combout  & ((\memory1_inst|RAM_inst|RW~3051_combout ))))) # 
// (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~3072_combout ))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3072_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3082_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3051_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3083_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3083 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~3083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~981feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~981feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~981feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~981feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~981feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N5
dffeas \memory1_inst|RAM_inst|RW~981 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~981feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~981 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N3
dffeas \memory1_inst|RAM_inst|RW~853 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~853 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~853 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N23
dffeas \memory1_inst|RAM_inst|RW~789 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~789 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~789 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~917feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~917feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~917feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~917feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~917feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N17
dffeas \memory1_inst|RAM_inst|RW~917 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~917feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~917 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~917 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2999 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2999_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~917_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~789_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~789_q ),
	.datad(\memory1_inst|RAM_inst|RW~917_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2999_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2999 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2999 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3000 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3000_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2999_combout  & (\memory1_inst|RAM_inst|RW~981_q )) # (!\memory1_inst|RAM_inst|RW~2999_combout  & ((\memory1_inst|RAM_inst|RW~853_q ))))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2999_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~981_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~853_q ),
	.datad(\memory1_inst|RAM_inst|RW~2999_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3000_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3000 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3000 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N21
dffeas \memory1_inst|RAM_inst|RW~661 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~661 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~661 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N19
dffeas \memory1_inst|RAM_inst|RW~533 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~533 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~533 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y12_N27
dffeas \memory1_inst|RAM_inst|RW~597 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~597 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3003 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3003_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~597_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~533_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~533_q ),
	.datad(\memory1_inst|RAM_inst|RW~597_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3003_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3003 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3003 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N25
dffeas \memory1_inst|RAM_inst|RW~725 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~725 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~725 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3004 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3004_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3003_combout  & ((\memory1_inst|RAM_inst|RW~725_q ))) # (!\memory1_inst|RAM_inst|RW~3003_combout  & (\memory1_inst|RAM_inst|RW~661_q )))) # (!\address[4]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3003_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~661_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3003_combout ),
	.datad(\memory1_inst|RAM_inst|RW~725_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3004_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3004 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~3004 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y9_N3
dffeas \memory1_inst|RAM_inst|RW~1685 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1685 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1685 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N11
dffeas \memory1_inst|RAM_inst|RW~1749 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1749 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1749 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N11
dffeas \memory1_inst|RAM_inst|RW~1557 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1557 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1557 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1621feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1621feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1621feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1621feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1621feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N15
dffeas \memory1_inst|RAM_inst|RW~1621 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1621feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1621 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3001 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3001_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1621_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1557_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1557_q ),
	.datad(\memory1_inst|RAM_inst|RW~1621_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3001_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3001 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3001 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3002 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3002_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3001_combout  & ((\memory1_inst|RAM_inst|RW~1749_q ))) # (!\memory1_inst|RAM_inst|RW~3001_combout  & (\memory1_inst|RAM_inst|RW~1685_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3001_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1685_q ),
	.datac(\memory1_inst|RAM_inst|RW~1749_q ),
	.datad(\memory1_inst|RAM_inst|RW~3001_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3002_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3002 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3002 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3005 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3005_combout  = (\address[7]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~3002_combout )))) # (!\address[7]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~3004_combout )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3004_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3002_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3005_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3005 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3005 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~1877 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1877 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1877 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N1
dffeas \memory1_inst|RAM_inst|RW~2005 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2005 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2005 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~1813 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1813 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1813 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N21
dffeas \memory1_inst|RAM_inst|RW~1941 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1941 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1941 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3006 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3006_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1941_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1813_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1813_q ),
	.datad(\memory1_inst|RAM_inst|RW~1941_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3006_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3006 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3006 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3007 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3007_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3006_combout  & ((\memory1_inst|RAM_inst|RW~2005_q ))) # (!\memory1_inst|RAM_inst|RW~3006_combout  & (\memory1_inst|RAM_inst|RW~1877_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3006_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1877_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2005_q ),
	.datad(\memory1_inst|RAM_inst|RW~3006_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3007_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3007 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3007 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3008 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3008_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3005_combout  & ((\memory1_inst|RAM_inst|RW~3007_combout ))) # (!\memory1_inst|RAM_inst|RW~3005_combout  & (\memory1_inst|RAM_inst|RW~3000_combout )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3005_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3000_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3005_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3007_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3008_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3008 .lut_mask = 16'hF858;
defparam \memory1_inst|RAM_inst|RW~3008 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y10_N7
dffeas \memory1_inst|RAM_inst|RW~869 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~869 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~869 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N19
dffeas \memory1_inst|RAM_inst|RW~997 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3541_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~997 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~997 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N29
dffeas \memory1_inst|RAM_inst|RW~805 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~805 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~805 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~933feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~933feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~933feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~933feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~933feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas \memory1_inst|RAM_inst|RW~933 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~933feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3543_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~933 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~933 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3030 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3030_combout  = (\address[4]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~933_q )))) # (!\address[4]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~805_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~805_q ),
	.datad(\memory1_inst|RAM_inst|RW~933_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3030_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3030 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3031 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3031_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3030_combout  & ((\memory1_inst|RAM_inst|RW~997_q ))) # (!\memory1_inst|RAM_inst|RW~3030_combout  & (\memory1_inst|RAM_inst|RW~869_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3030_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~869_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~997_q ),
	.datad(\memory1_inst|RAM_inst|RW~3030_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3031_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3031 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y13_N13
dffeas \memory1_inst|RAM_inst|RW~1893 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3652_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1893 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1893 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y13_N7
dffeas \memory1_inst|RAM_inst|RW~2021 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2021 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2021 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N23
dffeas \memory1_inst|RAM_inst|RW~1829 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1829 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1829 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N17
dffeas \memory1_inst|RAM_inst|RW~1957 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1957 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1957 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3037 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3037_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1957_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1829_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1829_q ),
	.datad(\memory1_inst|RAM_inst|RW~1957_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3037_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3037 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3038 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3038_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3037_combout  & ((\memory1_inst|RAM_inst|RW~2021_q ))) # (!\memory1_inst|RAM_inst|RW~3037_combout  & (\memory1_inst|RAM_inst|RW~1893_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3037_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1893_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2021_q ),
	.datad(\memory1_inst|RAM_inst|RW~3037_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3038_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3038 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1701feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1701feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1701feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1701feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1701feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N11
dffeas \memory1_inst|RAM_inst|RW~1701 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1701feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1701 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1701 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N27
dffeas \memory1_inst|RAM_inst|RW~1765 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1765 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1765 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N5
dffeas \memory1_inst|RAM_inst|RW~1573 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1573 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1573 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y13_N9
dffeas \memory1_inst|RAM_inst|RW~1637 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1637 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3032 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3032_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1637_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1573_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1573_q ),
	.datad(\memory1_inst|RAM_inst|RW~1637_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3032_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3032 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3033 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3033_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3032_combout  & ((\memory1_inst|RAM_inst|RW~1765_q ))) # (!\memory1_inst|RAM_inst|RW~3032_combout  & (\memory1_inst|RAM_inst|RW~1701_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3032_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1701_q ),
	.datac(\memory1_inst|RAM_inst|RW~1765_q ),
	.datad(\memory1_inst|RAM_inst|RW~3032_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3033_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3033 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~677feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~677feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~677feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~677feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~677feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N31
dffeas \memory1_inst|RAM_inst|RW~677 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~677 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~677 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N29
dffeas \memory1_inst|RAM_inst|RW~741 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~741 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N15
dffeas \memory1_inst|RAM_inst|RW~549 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~549 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~549 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y12_N29
dffeas \memory1_inst|RAM_inst|RW~613 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~613 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3034 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3034_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~613_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~549_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~549_q ),
	.datad(\memory1_inst|RAM_inst|RW~613_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3034_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3034 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3035 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3035_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3034_combout  & ((\memory1_inst|RAM_inst|RW~741_q ))) # (!\memory1_inst|RAM_inst|RW~3034_combout  & (\memory1_inst|RAM_inst|RW~677_q )))) # (!\address[4]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3034_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~677_q ),
	.datac(\memory1_inst|RAM_inst|RW~741_q ),
	.datad(\memory1_inst|RAM_inst|RW~3034_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3035_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3035 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3036 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3036_combout  = (\address[7]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~3033_combout )))) # (!\address[7]~input_o  & (!\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3035_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3033_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3035_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3036_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3036 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3039 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3039_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3036_combout  & ((\memory1_inst|RAM_inst|RW~3038_combout ))) # (!\memory1_inst|RAM_inst|RW~3036_combout  & (\memory1_inst|RAM_inst|RW~3031_combout )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3036_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3031_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3038_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3036_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3039_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3039 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~21 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~21 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~21 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N31
dffeas \memory1_inst|RAM_inst|RW~85 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~85 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3023 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3023_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~85_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~21_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~21_q ),
	.datad(\memory1_inst|RAM_inst|RW~85_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3023_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3023 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3023 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N3
dffeas \memory1_inst|RAM_inst|RW~213 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~213 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \memory1_inst|RAM_inst|RW~149 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~149 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3024 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3024_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3023_combout  & (\memory1_inst|RAM_inst|RW~213_q )) # (!\memory1_inst|RAM_inst|RW~3023_combout  & ((\memory1_inst|RAM_inst|RW~149_q ))))) # (!\address[4]~input_o 
//  & (\memory1_inst|RAM_inst|RW~3023_combout ))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3023_combout ),
	.datac(\memory1_inst|RAM_inst|RW~213_q ),
	.datad(\memory1_inst|RAM_inst|RW~149_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3024_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3024 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~3024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1173feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1173feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1173feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N1
dffeas \memory1_inst|RAM_inst|RW~1173 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1173 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1173 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N27
dffeas \memory1_inst|RAM_inst|RW~1237 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1237 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1237 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N25
dffeas \memory1_inst|RAM_inst|RW~1045 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1045_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1045 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1045 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N29
dffeas \memory1_inst|RAM_inst|RW~1109 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1109 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3021 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3021_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1109_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1045_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1045_q ),
	.datad(\memory1_inst|RAM_inst|RW~1109_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3021_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3021 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3021 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3022 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3022_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3021_combout  & ((\memory1_inst|RAM_inst|RW~1237_q ))) # (!\memory1_inst|RAM_inst|RW~3021_combout  & (\memory1_inst|RAM_inst|RW~1173_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3021_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1173_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1237_q ),
	.datad(\memory1_inst|RAM_inst|RW~3021_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3022_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3022 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3022 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3025 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3025_combout  = (\address[5]~input_o  & (((\address[7]~input_o )))) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3022_combout ))) # (!\address[7]~input_o  & 
// (\memory1_inst|RAM_inst|RW~3024_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3024_combout ),
	.datac(\address[7]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3022_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3025_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3025 .lut_mask = 16'hF4A4;
defparam \memory1_inst|RAM_inst|RW~3025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \memory1_inst|RAM_inst|RW~341 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~341 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N23
dffeas \memory1_inst|RAM_inst|RW~469 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~469 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~469 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N11
dffeas \memory1_inst|RAM_inst|RW~277 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~277 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~405feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~405feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~405feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~405feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~405feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N27
dffeas \memory1_inst|RAM_inst|RW~405 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~405feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~405 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3019 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3019_combout  = (\address[4]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~405_q )))) # (!\address[4]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~277_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~277_q ),
	.datad(\memory1_inst|RAM_inst|RW~405_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3019_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3019 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3019 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3020 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3020_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3019_combout  & ((\memory1_inst|RAM_inst|RW~469_q ))) # (!\memory1_inst|RAM_inst|RW~3019_combout  & (\memory1_inst|RAM_inst|RW~341_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3019_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~341_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~469_q ),
	.datad(\memory1_inst|RAM_inst|RW~3019_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3020_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3020 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3020 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1365feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1365feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1365feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1365feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1365feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N17
dffeas \memory1_inst|RAM_inst|RW~1365 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1365feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1365 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1365 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \memory1_inst|RAM_inst|RW~1493 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1493 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1493 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \memory1_inst|RAM_inst|RW~1301 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1301 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1301 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N11
dffeas \memory1_inst|RAM_inst|RW~1429 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1429 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1429 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3026 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3026_combout  = (\address[4]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~1429_q )))) # (!\address[4]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1301_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1301_q ),
	.datad(\memory1_inst|RAM_inst|RW~1429_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3026_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3026 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3027 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3027_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3026_combout  & ((\memory1_inst|RAM_inst|RW~1493_q ))) # (!\memory1_inst|RAM_inst|RW~3026_combout  & (\memory1_inst|RAM_inst|RW~1365_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3026_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1365_q ),
	.datac(\memory1_inst|RAM_inst|RW~1493_q ),
	.datad(\memory1_inst|RAM_inst|RW~3026_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3027_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3027 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3028 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3028_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3025_combout  & ((\memory1_inst|RAM_inst|RW~3027_combout ))) # (!\memory1_inst|RAM_inst|RW~3025_combout  & (\memory1_inst|RAM_inst|RW~3020_combout )))) # 
// (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~3025_combout ))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3025_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3020_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3027_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3028_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3028 .lut_mask = 16'hEC64;
defparam \memory1_inst|RAM_inst|RW~3028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~357feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~357feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~357feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~357feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~357feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \memory1_inst|RAM_inst|RW~357 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3537_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~357 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \memory1_inst|RAM_inst|RW~485 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~485 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \memory1_inst|RAM_inst|RW~293 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3539_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~293 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~421feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~421feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~421feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~421feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~421feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \memory1_inst|RAM_inst|RW~421 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~421feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~421 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~421 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3009 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3009_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~421_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~293_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~293_q ),
	.datad(\memory1_inst|RAM_inst|RW~421_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3009_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3009 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3009 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3010 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3010_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3009_combout  & ((\memory1_inst|RAM_inst|RW~485_q ))) # (!\memory1_inst|RAM_inst|RW~3009_combout  & (\memory1_inst|RAM_inst|RW~357_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3009_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~357_q ),
	.datac(\memory1_inst|RAM_inst|RW~485_q ),
	.datad(\memory1_inst|RAM_inst|RW~3009_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3010_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3010 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3010 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \memory1_inst|RAM_inst|RW~1381 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1381 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1381 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~1509 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1509 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1509 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N31
dffeas \memory1_inst|RAM_inst|RW~1317 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1317 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1317 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \memory1_inst|RAM_inst|RW~1445 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1445 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1445 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3016 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3016_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1445_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1317_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1317_q ),
	.datad(\memory1_inst|RAM_inst|RW~1445_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3016_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3016 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3016 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3017 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3017_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3016_combout  & ((\memory1_inst|RAM_inst|RW~1509_q ))) # (!\memory1_inst|RAM_inst|RW~3016_combout  & (\memory1_inst|RAM_inst|RW~1381_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3016_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1381_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1509_q ),
	.datad(\memory1_inst|RAM_inst|RW~3016_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3017_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3017 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3017 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y5_N11
dffeas \memory1_inst|RAM_inst|RW~165 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~165 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N25
dffeas \memory1_inst|RAM_inst|RW~229 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~229 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \memory1_inst|RAM_inst|RW~37 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~37 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~101 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~101 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3013 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3013_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~101_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~37_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~37_q ),
	.datad(\memory1_inst|RAM_inst|RW~101_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3013_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3013 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3013 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3014 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3014_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3013_combout  & ((\memory1_inst|RAM_inst|RW~229_q ))) # (!\memory1_inst|RAM_inst|RW~3013_combout  & (\memory1_inst|RAM_inst|RW~165_q )))) # (!\address[4]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3013_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~165_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~229_q ),
	.datad(\memory1_inst|RAM_inst|RW~3013_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3014_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3014 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3014 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N29
dffeas \memory1_inst|RAM_inst|RW~1189 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1189 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1189 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \memory1_inst|RAM_inst|RW~1253 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1253 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1253 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \memory1_inst|RAM_inst|RW~1061 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1061_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1061 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1061 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y13_N27
dffeas \memory1_inst|RAM_inst|RW~1125 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1125 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3011 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3011_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1125_q )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1061_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1061_q ),
	.datad(\memory1_inst|RAM_inst|RW~1125_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3011_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3011 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3011 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3012 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3012_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~3011_combout  & ((\memory1_inst|RAM_inst|RW~1253_q ))) # (!\memory1_inst|RAM_inst|RW~3011_combout  & (\memory1_inst|RAM_inst|RW~1189_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~3011_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1189_q ),
	.datac(\memory1_inst|RAM_inst|RW~1253_q ),
	.datad(\memory1_inst|RAM_inst|RW~3011_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3012_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3012 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3012 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3015 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3015_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3012_combout ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~3014_combout 
// ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3014_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3012_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3015_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3015 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3015 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3018 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3018_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3015_combout  & ((\memory1_inst|RAM_inst|RW~3017_combout ))) # (!\memory1_inst|RAM_inst|RW~3015_combout  & (\memory1_inst|RAM_inst|RW~3010_combout )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3015_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3010_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3017_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3015_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3018_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3018 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3018 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3029 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3029_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~3018_combout )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~3028_combout )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3028_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3018_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3029_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3029 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3040 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3040_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3029_combout  & ((\memory1_inst|RAM_inst|RW~3039_combout ))) # (!\memory1_inst|RAM_inst|RW~3029_combout  & (\memory1_inst|RAM_inst|RW~3008_combout )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~3029_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3008_combout ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3039_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3029_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3040_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3040 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1477feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1477feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1477feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1477feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1477feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \memory1_inst|RAM_inst|RW~1477 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1477feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1477 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1477 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N13
dffeas \memory1_inst|RAM_inst|RW~1541 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1541 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1541 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N15
dffeas \memory1_inst|RAM_inst|RW~1221 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1221 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1285feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1285feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1285feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1285feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1285feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \memory1_inst|RAM_inst|RW~1285 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1285feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1285 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2974 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2974_combout  = (\address[5]~input_o  & (\address[3]~input_o )) # (!\address[5]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1285_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1221_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1221_q ),
	.datad(\memory1_inst|RAM_inst|RW~1285_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2974_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2974 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2974 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2975 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2975_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2974_combout  & ((\memory1_inst|RAM_inst|RW~1541_q ))) # (!\memory1_inst|RAM_inst|RW~2974_combout  & (\memory1_inst|RAM_inst|RW~1477_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2974_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1477_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1541_q ),
	.datad(\memory1_inst|RAM_inst|RW~2974_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2975_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2975 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2975 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N15
dffeas \memory1_inst|RAM_inst|RW~1349 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1349 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1349 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~1413 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1413 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1413 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N27
dffeas \memory1_inst|RAM_inst|RW~1093 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1093_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1093 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1093 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N17
dffeas \memory1_inst|RAM_inst|RW~1157 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1157 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2967 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2967_combout  = (\address[5]~input_o  & (\address[3]~input_o )) # (!\address[5]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1157_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1093_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1093_q ),
	.datad(\memory1_inst|RAM_inst|RW~1157_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2967_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2967 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2967 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2968 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2968_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2967_combout  & ((\memory1_inst|RAM_inst|RW~1413_q ))) # (!\memory1_inst|RAM_inst|RW~2967_combout  & (\memory1_inst|RAM_inst|RW~1349_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2967_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1349_q ),
	.datac(\memory1_inst|RAM_inst|RW~1413_q ),
	.datad(\memory1_inst|RAM_inst|RW~2967_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2968_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2968 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2968 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~261feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~261feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~261feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~261feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~261feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N19
dffeas \memory1_inst|RAM_inst|RW~261 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~261feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~261 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~261 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N9
dffeas \memory1_inst|RAM_inst|RW~517 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~517 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~517 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \memory1_inst|RAM_inst|RW~197 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~197 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N3
dffeas \memory1_inst|RAM_inst|RW~453 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3563_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~453 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~453 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2969 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2969_combout  = (\address[5]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~453_q )))) # (!\address[5]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~197_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~197_q ),
	.datad(\memory1_inst|RAM_inst|RW~453_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2969_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2969 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2969 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2970 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2970_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2969_combout  & ((\memory1_inst|RAM_inst|RW~517_q ))) # (!\memory1_inst|RAM_inst|RW~2969_combout  & (\memory1_inst|RAM_inst|RW~261_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2969_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~261_q ),
	.datac(\memory1_inst|RAM_inst|RW~517_q ),
	.datad(\memory1_inst|RAM_inst|RW~2969_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2970_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2970 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2970 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \memory1_inst|RAM_inst|RW~133 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~133 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~389 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~389 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~389 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N21
dffeas \memory1_inst|RAM_inst|RW~69 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~69 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \memory1_inst|RAM_inst|RW~325 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~325 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~325 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2971 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2971_combout  = (\address[3]~input_o  & (\address[5]~input_o )) # (!\address[3]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~325_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~69_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~69_q ),
	.datad(\memory1_inst|RAM_inst|RW~325_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2971_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2971 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2971 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2972 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2972_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2971_combout  & ((\memory1_inst|RAM_inst|RW~389_q ))) # (!\memory1_inst|RAM_inst|RW~2971_combout  & (\memory1_inst|RAM_inst|RW~133_q )))) # (!\address[3]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2971_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~133_q ),
	.datac(\memory1_inst|RAM_inst|RW~389_q ),
	.datad(\memory1_inst|RAM_inst|RW~2971_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2972_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2972 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2972 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2973 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2973_combout  = (\address[4]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~2970_combout )))) # (!\address[4]~input_o  & (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2972_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2970_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2972_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2973_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2973 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2973 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2976 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2976_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2973_combout  & (\memory1_inst|RAM_inst|RW~2975_combout )) # (!\memory1_inst|RAM_inst|RW~2973_combout  & ((\memory1_inst|RAM_inst|RW~2968_combout ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2973_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2975_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2968_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2973_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2976_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2976 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2976 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1269feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1269feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1269feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1269feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1269feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \memory1_inst|RAM_inst|RW~1269 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1269feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1269 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1269 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N3
dffeas \memory1_inst|RAM_inst|RW~1525 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1525 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1525 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N21
dffeas \memory1_inst|RAM_inst|RW~1141 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1141 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1397feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1397feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1397feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1397feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1397feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N15
dffeas \memory1_inst|RAM_inst|RW~1397 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1397feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1397 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2984 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2984_combout  = (\address[5]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1397_q )))) # (!\address[5]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1141_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1141_q ),
	.datad(\memory1_inst|RAM_inst|RW~1397_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2984_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2984 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2984 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2985 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2985_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2984_combout  & ((\memory1_inst|RAM_inst|RW~1525_q ))) # (!\memory1_inst|RAM_inst|RW~2984_combout  & (\memory1_inst|RAM_inst|RW~1269_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2984_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1269_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1525_q ),
	.datad(\memory1_inst|RAM_inst|RW~2984_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2985_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2985 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2985 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y13_N5
dffeas \memory1_inst|RAM_inst|RW~373 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~373 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N15
dffeas \memory1_inst|RAM_inst|RW~501 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~501 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N25
dffeas \memory1_inst|RAM_inst|RW~117 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~117 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N7
dffeas \memory1_inst|RAM_inst|RW~245 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~245 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2979 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2979_combout  = (\address[5]~input_o  & (\address[4]~input_o )) # (!\address[5]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~245_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~117_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~117_q ),
	.datad(\memory1_inst|RAM_inst|RW~245_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2979_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2979 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2979 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2980 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2980_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2979_combout  & ((\memory1_inst|RAM_inst|RW~501_q ))) # (!\memory1_inst|RAM_inst|RW~2979_combout  & (\memory1_inst|RAM_inst|RW~373_q )))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2979_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~373_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~501_q ),
	.datad(\memory1_inst|RAM_inst|RW~2979_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2980_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2980 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2980 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~309feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~309feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~309feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~309feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~309feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N17
dffeas \memory1_inst|RAM_inst|RW~309 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~309 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N7
dffeas \memory1_inst|RAM_inst|RW~437 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~437 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~437 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N1
dffeas \memory1_inst|RAM_inst|RW~53 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~53 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N9
dffeas \memory1_inst|RAM_inst|RW~181 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~181 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2981 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2981_combout  = (\address[4]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~181_q )))) # (!\address[4]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~53_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~53_q ),
	.datad(\memory1_inst|RAM_inst|RW~181_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2981_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2981 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2981 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2982 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2982_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2981_combout  & ((\memory1_inst|RAM_inst|RW~437_q ))) # (!\memory1_inst|RAM_inst|RW~2981_combout  & (\memory1_inst|RAM_inst|RW~309_q )))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2981_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~309_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~437_q ),
	.datad(\memory1_inst|RAM_inst|RW~2981_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2982_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2982 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2982 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2983 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2983_combout  = (\address[3]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~2980_combout )))) # (!\address[3]~input_o  & (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2982_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2980_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2982_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2983_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2983 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2983 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1333feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1333feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1333feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1333feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1333feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N7
dffeas \memory1_inst|RAM_inst|RW~1333 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1333 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1333 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas \memory1_inst|RAM_inst|RW~1461 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1461 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1461 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N29
dffeas \memory1_inst|RAM_inst|RW~1077 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1077_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1077 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1077 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1205feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1205feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1205feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1205feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1205feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y6_N7
dffeas \memory1_inst|RAM_inst|RW~1205 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1205feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1205 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2977 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2977_combout  = (\address[4]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1205_q )))) # (!\address[4]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~1077_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1077_q ),
	.datad(\memory1_inst|RAM_inst|RW~1205_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2977_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2977 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2977 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2978 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2978_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2977_combout  & ((\memory1_inst|RAM_inst|RW~1461_q ))) # (!\memory1_inst|RAM_inst|RW~2977_combout  & (\memory1_inst|RAM_inst|RW~1333_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2977_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1333_q ),
	.datac(\memory1_inst|RAM_inst|RW~1461_q ),
	.datad(\memory1_inst|RAM_inst|RW~2977_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2978_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2978 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2978 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2986 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2986_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2983_combout  & (\memory1_inst|RAM_inst|RW~2985_combout )) # (!\memory1_inst|RAM_inst|RW~2983_combout  & ((\memory1_inst|RAM_inst|RW~2978_combout ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2983_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2985_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2983_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2978_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2986_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2986 .lut_mask = 16'hBCB0;
defparam \memory1_inst|RAM_inst|RW~2986 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2987 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2987_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~2976_combout )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2986_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2976_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2986_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2987_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2987 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2987 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1589feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1589feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1589feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1589feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1589feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N19
dffeas \memory1_inst|RAM_inst|RW~1589 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1589feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1589 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1589 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \memory1_inst|RAM_inst|RW~1717 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1717 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1717 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y11_N21
dffeas \memory1_inst|RAM_inst|RW~565 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~565 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~565 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N13
dffeas \memory1_inst|RAM_inst|RW~693 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~693 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2961 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2961_combout  = (\address[4]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~693_q )))) # (!\address[4]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~565_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~565_q ),
	.datad(\memory1_inst|RAM_inst|RW~693_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2961_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2961 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2961 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2962 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2962_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2961_combout  & ((\memory1_inst|RAM_inst|RW~1717_q ))) # (!\memory1_inst|RAM_inst|RW~2961_combout  & (\memory1_inst|RAM_inst|RW~1589_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2961_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1589_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1717_q ),
	.datad(\memory1_inst|RAM_inst|RW~2961_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2962_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2962 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2962 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N13
dffeas \memory1_inst|RAM_inst|RW~1845 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1845 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1845 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~1973 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1973 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1973 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N3
dffeas \memory1_inst|RAM_inst|RW~821 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~821 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~821 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N5
dffeas \memory1_inst|RAM_inst|RW~949 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~949 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~949 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2959 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2959_combout  = (\address[7]~input_o  & (\address[4]~input_o )) # (!\address[7]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~949_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~821_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~821_q ),
	.datad(\memory1_inst|RAM_inst|RW~949_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2959_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2959 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2959 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2960 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2960_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2959_combout  & ((\memory1_inst|RAM_inst|RW~1973_q ))) # (!\memory1_inst|RAM_inst|RW~2959_combout  & (\memory1_inst|RAM_inst|RW~1845_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2959_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1845_q ),
	.datac(\memory1_inst|RAM_inst|RW~1973_q ),
	.datad(\memory1_inst|RAM_inst|RW~2959_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2960_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2960 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2960 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2963 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2963_combout  = (\address[5]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~2960_combout )))) # (!\address[5]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~2962_combout )))

	.dataa(\address[5]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2962_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2960_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2963_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2963 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2963 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1013feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1013feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1013feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1013feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1013feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y16_N13
dffeas \memory1_inst|RAM_inst|RW~1013 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1013feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1013 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N3
dffeas \memory1_inst|RAM_inst|RW~2037 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2037_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2037 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2037 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N21
dffeas \memory1_inst|RAM_inst|RW~885 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~885 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~885 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1909feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1909feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1909feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1909feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1909feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N17
dffeas \memory1_inst|RAM_inst|RW~1909 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1909feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1909 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1909 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2964 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2964_combout  = (\address[7]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1909_q )))) # (!\address[7]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~885_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~885_q ),
	.datad(\memory1_inst|RAM_inst|RW~1909_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2964_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2964 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2964 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2965 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2965_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2964_combout  & ((\memory1_inst|RAM_inst|RW~2037_q ))) # (!\memory1_inst|RAM_inst|RW~2964_combout  & (\memory1_inst|RAM_inst|RW~1013_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2964_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1013_q ),
	.datac(\memory1_inst|RAM_inst|RW~2037_q ),
	.datad(\memory1_inst|RAM_inst|RW~2964_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2965_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2965 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2965 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1781feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1781feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1781feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1781feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1781feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N1
dffeas \memory1_inst|RAM_inst|RW~1781 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1781feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1781 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1781 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N29
dffeas \memory1_inst|RAM_inst|RW~1653 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1653 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1653 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N23
dffeas \memory1_inst|RAM_inst|RW~629 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~629 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N5
dffeas \memory1_inst|RAM_inst|RW~757 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~757 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~757 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2957 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2957_combout  = (\address[4]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~757_q )))) # (!\address[4]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~629_q )))

	.dataa(\address[4]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~629_q ),
	.datad(\memory1_inst|RAM_inst|RW~757_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2957_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2957 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2957 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2958 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2958_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2957_combout  & (\memory1_inst|RAM_inst|RW~1781_q )) # (!\memory1_inst|RAM_inst|RW~2957_combout  & ((\memory1_inst|RAM_inst|RW~1653_q ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2957_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1781_q ),
	.datac(\memory1_inst|RAM_inst|RW~1653_q ),
	.datad(\memory1_inst|RAM_inst|RW~2957_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2958_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2958 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2958 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2966 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2966_combout  = (\memory1_inst|RAM_inst|RW~2963_combout  & (((\memory1_inst|RAM_inst|RW~2965_combout )) # (!\address[3]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2963_combout  & (\address[3]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~2958_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2963_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2965_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2958_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2966_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2966 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2966 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N7
dffeas \memory1_inst|RAM_inst|RW~837 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~837 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~837 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N23
dffeas \memory1_inst|RAM_inst|RW~901 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~901 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~901 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \memory1_inst|RAM_inst|RW~581 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~581 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~581 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \memory1_inst|RAM_inst|RW~645 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~645 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~645 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2992 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2992_combout  = (\address[5]~input_o  & (\address[3]~input_o )) # (!\address[5]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~645_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~581_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~581_q ),
	.datad(\memory1_inst|RAM_inst|RW~645_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2992_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2992 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2992 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2993 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2993_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2992_combout  & ((\memory1_inst|RAM_inst|RW~901_q ))) # (!\memory1_inst|RAM_inst|RW~2992_combout  & (\memory1_inst|RAM_inst|RW~837_q )))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2992_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~837_q ),
	.datac(\memory1_inst|RAM_inst|RW~901_q ),
	.datad(\memory1_inst|RAM_inst|RW~2992_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2993_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2993 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2993 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \memory1_inst|RAM_inst|RW~965 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~965 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~965 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \memory1_inst|RAM_inst|RW~1029 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3564_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1029_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1029 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1029 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N11
dffeas \memory1_inst|RAM_inst|RW~709 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~709 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~709 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N9
dffeas \memory1_inst|RAM_inst|RW~773 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~773 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~773 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2990 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2990_combout  = (\address[3]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~773_q )))) # (!\address[3]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~709_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~709_q ),
	.datad(\memory1_inst|RAM_inst|RW~773_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2990_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2990 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2990 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2991 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2991_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~2990_combout  & ((\memory1_inst|RAM_inst|RW~1029_q ))) # (!\memory1_inst|RAM_inst|RW~2990_combout  & (\memory1_inst|RAM_inst|RW~965_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~2990_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~965_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1029_q ),
	.datad(\memory1_inst|RAM_inst|RW~2990_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2991_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2991 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2991 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2994 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2994_combout  = (\address[4]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~2991_combout )))) # (!\address[4]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2993_combout )))

	.dataa(\address[4]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2993_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2991_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2994_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2994 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2994 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N15
dffeas \memory1_inst|RAM_inst|RW~1669 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1669 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1669 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N5
dffeas \memory1_inst|RAM_inst|RW~1925 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1925 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1925 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N29
dffeas \memory1_inst|RAM_inst|RW~1605 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1605 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1605 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N5
dffeas \memory1_inst|RAM_inst|RW~1861 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1861 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1861 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2988 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2988_combout  = (\address[5]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~1861_q )))) # (!\address[5]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1605_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1605_q ),
	.datad(\memory1_inst|RAM_inst|RW~1861_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2988_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2988 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2988 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2989 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2989_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2988_combout  & ((\memory1_inst|RAM_inst|RW~1925_q ))) # (!\memory1_inst|RAM_inst|RW~2988_combout  & (\memory1_inst|RAM_inst|RW~1669_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2988_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1669_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1925_q ),
	.datad(\memory1_inst|RAM_inst|RW~2988_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2989_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2989 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2989 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N11
dffeas \memory1_inst|RAM_inst|RW~1797 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1797 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1797 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N9
dffeas \memory1_inst|RAM_inst|RW~2053 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2053_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2053 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2053 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~1733 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1733 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1733 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1989feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1989feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1989feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1989feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1989feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y16_N7
dffeas \memory1_inst|RAM_inst|RW~1989 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1989feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1989 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2995 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2995_combout  = (\address[5]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~1989_q )))) # (!\address[5]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1733_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1733_q ),
	.datad(\memory1_inst|RAM_inst|RW~1989_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2995_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2995 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2995 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2996 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2996_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2995_combout  & ((\memory1_inst|RAM_inst|RW~2053_q ))) # (!\memory1_inst|RAM_inst|RW~2995_combout  & (\memory1_inst|RAM_inst|RW~1797_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2995_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1797_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2053_q ),
	.datad(\memory1_inst|RAM_inst|RW~2995_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2996_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2996 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2996 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2997 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2997_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2994_combout  & ((\memory1_inst|RAM_inst|RW~2996_combout ))) # (!\memory1_inst|RAM_inst|RW~2994_combout  & (\memory1_inst|RAM_inst|RW~2989_combout )))) # 
// (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~2994_combout ))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2994_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2989_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2996_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2997_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2997 .lut_mask = 16'hEC64;
defparam \memory1_inst|RAM_inst|RW~2997 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2998 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2998_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2987_combout  & ((\memory1_inst|RAM_inst|RW~2997_combout ))) # (!\memory1_inst|RAM_inst|RW~2987_combout  & (\memory1_inst|RAM_inst|RW~2966_combout )))) # 
// (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2987_combout ))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2987_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2966_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2997_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2998_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2998 .lut_mask = 16'hEC64;
defparam \memory1_inst|RAM_inst|RW~2998 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3041 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3041_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2998_combout ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~3040_combout 
// ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3040_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2998_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3041_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3041 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3084 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3084_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3041_combout  & ((\memory1_inst|RAM_inst|RW~3083_combout ))) # (!\memory1_inst|RAM_inst|RW~3041_combout  & (\memory1_inst|RAM_inst|RW~2956_combout )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3041_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2956_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3083_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3041_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3084_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3084 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N29
dffeas \memory1_inst|RAM_inst|data_out[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~3084_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|data_out[4] .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N28
cycloneiii_lcell_comb \memory1_inst|ROM_inst|Mux3~0 (
// Equation(s):
// \memory1_inst|ROM_inst|Mux3~0_combout  = (\address[1]~input_o  & (\memory1_inst|ROM_inst|Mux5~1_combout  & !\address[0]~input_o ))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|ROM_inst|Mux5~1_combout ),
	.datac(gnd),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|ROM_inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|ROM_inst|Mux3~0 .lut_mask = 16'h0088;
defparam \memory1_inst|ROM_inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N29
dffeas \memory1_inst|ROM_inst|data_out[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|ROM_inst|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[7]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|ROM_inst|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|ROM_inst|data_out[4] .is_wysiwyg = "true";
defparam \memory1_inst|ROM_inst|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N4
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[4]~10 (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out[4]~10_combout  = (\memory1_inst|input_mux_inst|data_out[4]~3_combout  & (((\memory1_inst|input_mux_inst|data_out[4]~2_combout ) # (\memory1_inst|ROM_inst|data_out [4])))) # 
// (!\memory1_inst|input_mux_inst|data_out[4]~3_combout  & (\memory1_inst|RAM_inst|data_out [4] & (!\memory1_inst|input_mux_inst|data_out[4]~2_combout )))

	.dataa(\memory1_inst|input_mux_inst|data_out[4]~3_combout ),
	.datab(\memory1_inst|RAM_inst|data_out [4]),
	.datac(\memory1_inst|input_mux_inst|data_out[4]~2_combout ),
	.datad(\memory1_inst|ROM_inst|data_out [4]),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[4]~10 .lut_mask = 16'hAEA4;
defparam \memory1_inst|input_mux_inst|data_out[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N0
cycloneiii_lcell_comb \memory1_inst|output_ports_inst|port_out_01[4]~feeder (
// Equation(s):
// \memory1_inst|output_ports_inst|port_out_01[4]~feeder_combout  = \data_in[4]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[4]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|output_ports_inst|port_out_01[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_01[4]~feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|output_ports_inst|port_out_01[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N1
dffeas \memory1_inst|output_ports_inst|port_out_01[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|output_ports_inst|port_out_01[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|output_ports_inst|process_01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_01 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_01[4] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_01[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N27
dffeas \memory1_inst|output_ports_inst|port_out_00[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[4]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|output_ports_inst|process_00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_00 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_00[4] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_00[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[4] (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out [4] = (\memory1_inst|input_mux_inst|data_out[4]~10_combout  & (((\memory1_inst|output_ports_inst|port_out_00 [4]) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout )))) # 
// (!\memory1_inst|input_mux_inst|data_out[4]~10_combout  & (\memory1_inst|output_ports_inst|port_out_01 [4] & ((\memory1_inst|input_mux_inst|data_out[4]~13_combout ))))

	.dataa(\memory1_inst|input_mux_inst|data_out[4]~10_combout ),
	.datab(\memory1_inst|output_ports_inst|port_out_01 [4]),
	.datac(\memory1_inst|output_ports_inst|port_out_00 [4]),
	.datad(\memory1_inst|input_mux_inst|data_out[4]~13_combout ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out [4]),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[4] .lut_mask = 16'hE4AA;
defparam \memory1_inst|input_mux_inst|data_out[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N16
cycloneiii_lcell_comb \memory1_inst|ROM_inst|data_out[7]~feeder (
// Equation(s):
// \memory1_inst|ROM_inst|data_out[7]~feeder_combout  = \memory1_inst|ROM_inst|Mux5~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory1_inst|ROM_inst|Mux5~1_combout ),
	.cin(gnd),
	.combout(\memory1_inst|ROM_inst|data_out[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|ROM_inst|data_out[7]~feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|ROM_inst|data_out[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N17
dffeas \memory1_inst|ROM_inst|data_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|ROM_inst|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[7]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|ROM_inst|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|ROM_inst|data_out[7] .is_wysiwyg = "true";
defparam \memory1_inst|ROM_inst|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneiii_io_ibuf \data_in[7]~input (
	.i(data_in[7]),
	.ibar(gnd),
	.o(\data_in[7]~input_o ));
// synopsys translate_off
defparam \data_in[7]~input .bus_hold = "false";
defparam \data_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y13_N3
dffeas \memory1_inst|RAM_inst|RW~2032 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2032 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2032 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N27
dffeas \memory1_inst|RAM_inst|RW~2064 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2064_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2064 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2064 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \memory1_inst|RAM_inst|RW~1008 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1008 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1008 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1040feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1040feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1040feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1040feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1040feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N27
dffeas \memory1_inst|RAM_inst|RW~1040 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1040feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1040 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1040 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3420 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3420_combout  = (\address[7]~input_o  & (\address[2]~input_o )) # (!\address[7]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~1040_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1008_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1008_q ),
	.datad(\memory1_inst|RAM_inst|RW~1040_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3420_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3420 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y8_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3421 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3421_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3420_combout  & ((\memory1_inst|RAM_inst|RW~2064_q ))) # (!\memory1_inst|RAM_inst|RW~3420_combout  & (\memory1_inst|RAM_inst|RW~2032_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3420_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2032_q ),
	.datac(\memory1_inst|RAM_inst|RW~2064_q ),
	.datad(\memory1_inst|RAM_inst|RW~3420_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3421_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3421 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y10_N31
dffeas \memory1_inst|RAM_inst|RW~1264 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1264 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1264 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N31
dffeas \memory1_inst|RAM_inst|RW~1296 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1296 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1296 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N1
dffeas \memory1_inst|RAM_inst|RW~240 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~240 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~272feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~272feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~272feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~272feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~272feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N17
dffeas \memory1_inst|RAM_inst|RW~272 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~272 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3417 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3417_combout  = (\address[2]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~272_q )))) # (!\address[2]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~240_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~240_q ),
	.datad(\memory1_inst|RAM_inst|RW~272_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3417_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3417 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3418 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3418_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3417_combout  & ((\memory1_inst|RAM_inst|RW~1296_q ))) # (!\memory1_inst|RAM_inst|RW~3417_combout  & (\memory1_inst|RAM_inst|RW~1264_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3417_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1264_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1296_q ),
	.datad(\memory1_inst|RAM_inst|RW~3417_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3418_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3418 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1776feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1776feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1776feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1776feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1776feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \memory1_inst|RAM_inst|RW~1776 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1776feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1776 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1776 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~1808 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1808 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1808 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N21
dffeas \memory1_inst|RAM_inst|RW~752 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~752 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~752 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~784feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~784feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~784feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~784feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~784feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N23
dffeas \memory1_inst|RAM_inst|RW~784 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~784feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~784 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~784 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3415 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3415_combout  = (\address[7]~input_o  & (\address[2]~input_o )) # (!\address[7]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~784_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~752_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~752_q ),
	.datad(\memory1_inst|RAM_inst|RW~784_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3415_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3415 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3416 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3416_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3415_combout  & ((\memory1_inst|RAM_inst|RW~1808_q ))) # (!\memory1_inst|RAM_inst|RW~3415_combout  & (\memory1_inst|RAM_inst|RW~1776_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3415_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1776_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1808_q ),
	.datad(\memory1_inst|RAM_inst|RW~3415_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3416_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3416 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3419 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3419_combout  = (\address[5]~input_o  & (((\address[6]~input_o )))) # (!\address[5]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3416_combout ))) # (!\address[6]~input_o  & 
// (\memory1_inst|RAM_inst|RW~3418_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3418_combout ),
	.datac(\address[6]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3416_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3419_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3419 .lut_mask = 16'hF4A4;
defparam \memory1_inst|RAM_inst|RW~3419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1520feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1520feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1520feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1520feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1520feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \memory1_inst|RAM_inst|RW~1520 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1520feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1520 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1520 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \memory1_inst|RAM_inst|RW~1552 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1552 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1552 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N19
dffeas \memory1_inst|RAM_inst|RW~496 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~496 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \memory1_inst|RAM_inst|RW~528 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~528 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3413 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3413_combout  = (\address[7]~input_o  & (\address[2]~input_o )) # (!\address[7]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~528_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~496_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~496_q ),
	.datad(\memory1_inst|RAM_inst|RW~528_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3413_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3413 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3414 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3414_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3413_combout  & ((\memory1_inst|RAM_inst|RW~1552_q ))) # (!\memory1_inst|RAM_inst|RW~3413_combout  & (\memory1_inst|RAM_inst|RW~1520_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3413_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1520_q ),
	.datac(\memory1_inst|RAM_inst|RW~1552_q ),
	.datad(\memory1_inst|RAM_inst|RW~3413_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3414_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3414 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3422 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3422_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3419_combout  & (\memory1_inst|RAM_inst|RW~3421_combout )) # (!\memory1_inst|RAM_inst|RW~3419_combout  & ((\memory1_inst|RAM_inst|RW~3414_combout ))))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3419_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3421_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3419_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3414_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3422_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3422 .lut_mask = 16'hDAD0;
defparam \memory1_inst|RAM_inst|RW~3422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N9
dffeas \memory1_inst|RAM_inst|RW~1240 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1240 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1240 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N11
dffeas \memory1_inst|RAM_inst|RW~1272 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1272 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3402 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3402_combout  = (\address[2]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1272_q )))) # (!\address[2]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1240_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1240_q ),
	.datad(\memory1_inst|RAM_inst|RW~1272_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3402_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3402 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N27
dffeas \memory1_inst|RAM_inst|RW~1784 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1784 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1784 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1752feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1752feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1752feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1752feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1752feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N5
dffeas \memory1_inst|RAM_inst|RW~1752 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1752feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1752 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1752 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3403 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3403_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3402_combout  & (\memory1_inst|RAM_inst|RW~1784_q )) # (!\memory1_inst|RAM_inst|RW~3402_combout  & ((\memory1_inst|RAM_inst|RW~1752_q ))))) # 
// (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~3402_combout ))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3402_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1784_q ),
	.datad(\memory1_inst|RAM_inst|RW~1752_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3403_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3403 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~3403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~984feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~984feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~984feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~984feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~984feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N23
dffeas \memory1_inst|RAM_inst|RW~984 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~984feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~984 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~984 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N27
dffeas \memory1_inst|RAM_inst|RW~1016 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1016 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N27
dffeas \memory1_inst|RAM_inst|RW~472 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~472 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~472 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~504feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~504feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~504feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~504feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~504feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N11
dffeas \memory1_inst|RAM_inst|RW~504 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~504feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~504 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~504 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3404 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3404_combout  = (\address[6]~input_o  & (\address[2]~input_o )) # (!\address[6]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~504_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~472_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~472_q ),
	.datad(\memory1_inst|RAM_inst|RW~504_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3404_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3404 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3405 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3405_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3404_combout  & ((\memory1_inst|RAM_inst|RW~1016_q ))) # (!\memory1_inst|RAM_inst|RW~3404_combout  & (\memory1_inst|RAM_inst|RW~984_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~3404_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~984_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1016_q ),
	.datad(\memory1_inst|RAM_inst|RW~3404_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3405_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3405 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y10_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~728feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~728feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~728feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~728feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~728feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N21
dffeas \memory1_inst|RAM_inst|RW~728 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~728feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~728 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N1
dffeas \memory1_inst|RAM_inst|RW~760 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~760 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~760 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N21
dffeas \memory1_inst|RAM_inst|RW~216 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~216 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N3
dffeas \memory1_inst|RAM_inst|RW~248 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~248 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y6_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3406 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3406_combout  = (\address[2]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~248_q )))) # (!\address[2]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~216_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~216_q ),
	.datad(\memory1_inst|RAM_inst|RW~248_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3406_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3406 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3407 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3407_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3406_combout  & ((\memory1_inst|RAM_inst|RW~760_q ))) # (!\memory1_inst|RAM_inst|RW~3406_combout  & (\memory1_inst|RAM_inst|RW~728_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3406_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~728_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~760_q ),
	.datad(\memory1_inst|RAM_inst|RW~3406_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3407_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3407 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3408 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3408_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~3405_combout )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3407_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3405_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3407_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3408_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3408 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2008feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2008feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2008feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2008feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~2008feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y13_N21
dffeas \memory1_inst|RAM_inst|RW~2008 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2008feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2008 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2008 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N29
dffeas \memory1_inst|RAM_inst|RW~2040 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2040_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2040 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2040 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y13_N11
dffeas \memory1_inst|RAM_inst|RW~1496 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1496 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1496 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y13_N1
dffeas \memory1_inst|RAM_inst|RW~1528 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1528 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y13_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3409 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3409_combout  = (\address[2]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1528_q )))) # (!\address[2]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1496_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1496_q ),
	.datad(\memory1_inst|RAM_inst|RW~1528_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3409_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3409 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3410 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3410_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3409_combout  & ((\memory1_inst|RAM_inst|RW~2040_q ))) # (!\memory1_inst|RAM_inst|RW~3409_combout  & (\memory1_inst|RAM_inst|RW~2008_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~3409_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2008_q ),
	.datac(\memory1_inst|RAM_inst|RW~2040_q ),
	.datad(\memory1_inst|RAM_inst|RW~3409_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3410_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3410 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3411 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3411_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3408_combout  & ((\memory1_inst|RAM_inst|RW~3410_combout ))) # (!\memory1_inst|RAM_inst|RW~3408_combout  & (\memory1_inst|RAM_inst|RW~3403_combout )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3408_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3403_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3408_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3410_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3411_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3411 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~3411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \memory1_inst|RAM_inst|RW~488 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~488 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \memory1_inst|RAM_inst|RW~520 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~520 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~520 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3394 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3394_combout  = (\address[2]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~520_q )))) # (!\address[2]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~488_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~488_q ),
	.datad(\memory1_inst|RAM_inst|RW~520_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3394_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3394 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N23
dffeas \memory1_inst|RAM_inst|RW~1032 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3564_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1032_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1032 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1032 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1000feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1000feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1000feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1000feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1000feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N17
dffeas \memory1_inst|RAM_inst|RW~1000 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1000feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3541_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1000 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3395 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3395_combout  = (\memory1_inst|RAM_inst|RW~3394_combout  & (((\memory1_inst|RAM_inst|RW~1032_q )) # (!\address[6]~input_o ))) # (!\memory1_inst|RAM_inst|RW~3394_combout  & (\address[6]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~1000_q ))))

	.dataa(\memory1_inst|RAM_inst|RW~3394_combout ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1032_q ),
	.datad(\memory1_inst|RAM_inst|RW~1000_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3395_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3395 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~3395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \memory1_inst|RAM_inst|RW~776 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~776 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~776 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N15
dffeas \memory1_inst|RAM_inst|RW~264 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~264 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~264 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~232 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~232 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N15
dffeas \memory1_inst|RAM_inst|RW~744 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~744 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~744 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3396 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3396_combout  = (\address[6]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~744_q )))) # (!\address[6]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~232_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~232_q ),
	.datad(\memory1_inst|RAM_inst|RW~744_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3396_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3396 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3397 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3397_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3396_combout  & (\memory1_inst|RAM_inst|RW~776_q )) # (!\memory1_inst|RAM_inst|RW~3396_combout  & ((\memory1_inst|RAM_inst|RW~264_q ))))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3396_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~776_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~264_q ),
	.datad(\memory1_inst|RAM_inst|RW~3396_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3397_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3397 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3398 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3398_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~3395_combout )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3397_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3395_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3397_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3398_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3398 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2024feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2024feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2024feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2024feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~2024feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y13_N27
dffeas \memory1_inst|RAM_inst|RW~2024 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2024feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2024 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2024 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N15
dffeas \memory1_inst|RAM_inst|RW~2056 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2056 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2056 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y16_N15
dffeas \memory1_inst|RAM_inst|RW~1512 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1512 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1512 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \memory1_inst|RAM_inst|RW~1544 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1544 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3399 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3399_combout  = (\address[2]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1544_q )))) # (!\address[2]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1512_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1512_q ),
	.datad(\memory1_inst|RAM_inst|RW~1544_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3399_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3399 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3400 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3400_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3399_combout  & ((\memory1_inst|RAM_inst|RW~2056_q ))) # (!\memory1_inst|RAM_inst|RW~3399_combout  & (\memory1_inst|RAM_inst|RW~2024_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~3399_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2024_q ),
	.datac(\memory1_inst|RAM_inst|RW~2056_q ),
	.datad(\memory1_inst|RAM_inst|RW~3399_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3400_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3400 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1288feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1288feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1288feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1288feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1288feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \memory1_inst|RAM_inst|RW~1288 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1288 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1288 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N19
dffeas \memory1_inst|RAM_inst|RW~1800 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1800 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1800 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \memory1_inst|RAM_inst|RW~1256 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1256 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1768feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1768feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1768feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1768feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1768feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y11_N11
dffeas \memory1_inst|RAM_inst|RW~1768 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1768feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1768 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1768 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3392 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3392_combout  = (\address[2]~input_o  & (\address[6]~input_o )) # (!\address[2]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1768_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1256_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1256_q ),
	.datad(\memory1_inst|RAM_inst|RW~1768_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3392_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3392 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3393 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3393_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3392_combout  & ((\memory1_inst|RAM_inst|RW~1800_q ))) # (!\memory1_inst|RAM_inst|RW~3392_combout  & (\memory1_inst|RAM_inst|RW~1288_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3392_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1288_q ),
	.datac(\memory1_inst|RAM_inst|RW~1800_q ),
	.datad(\memory1_inst|RAM_inst|RW~3392_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3393_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3393 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3401 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3401_combout  = (\memory1_inst|RAM_inst|RW~3398_combout  & (((\memory1_inst|RAM_inst|RW~3400_combout )) # (!\address[7]~input_o ))) # (!\memory1_inst|RAM_inst|RW~3398_combout  & (\address[7]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~3393_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3398_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3400_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3393_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3401_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3401 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~3401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3412 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3412_combout  = (\address[0]~input_o  & (((\address[1]~input_o )))) # (!\address[0]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~3401_combout ))) # (!\address[1]~input_o  & 
// (\memory1_inst|RAM_inst|RW~3411_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3411_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3401_combout ),
	.datad(\address[1]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3412_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3412 .lut_mask = 16'hFA44;
defparam \memory1_inst|RAM_inst|RW~3412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1792feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1792feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1792feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1792feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1792feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N11
dffeas \memory1_inst|RAM_inst|RW~1792 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1792 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1792 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \memory1_inst|RAM_inst|RW~1280 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1280 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1280 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \memory1_inst|RAM_inst|RW~1248 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1248 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1248 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N13
dffeas \memory1_inst|RAM_inst|RW~1760 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1760 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1760 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3382 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3382_combout  = (\address[6]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1760_q )))) # (!\address[6]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1248_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1248_q ),
	.datad(\memory1_inst|RAM_inst|RW~1760_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3382_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3382 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3383 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3383_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3382_combout  & (\memory1_inst|RAM_inst|RW~1792_q )) # (!\memory1_inst|RAM_inst|RW~3382_combout  & ((\memory1_inst|RAM_inst|RW~1280_q ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3382_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1792_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1280_q ),
	.datad(\memory1_inst|RAM_inst|RW~3382_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3383_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3383 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \memory1_inst|RAM_inst|RW~480 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~480 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~512feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~512feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~512feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~512feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~512feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \memory1_inst|RAM_inst|RW~512 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~512feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~512 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3384 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3384_combout  = (\address[2]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~512_q )))) # (!\address[2]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~480_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~480_q ),
	.datad(\memory1_inst|RAM_inst|RW~512_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3384_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3384 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y16_N9
dffeas \memory1_inst|RAM_inst|RW~1024 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1024_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1024 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1024 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~992feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~992feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~992feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~992feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~992feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \memory1_inst|RAM_inst|RW~992 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~992feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~992 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~992 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y16_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3385 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3385_combout  = (\memory1_inst|RAM_inst|RW~3384_combout  & (((\memory1_inst|RAM_inst|RW~1024_q )) # (!\address[6]~input_o ))) # (!\memory1_inst|RAM_inst|RW~3384_combout  & (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~992_q 
// ))))

	.dataa(\memory1_inst|RAM_inst|RW~3384_combout ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1024_q ),
	.datad(\memory1_inst|RAM_inst|RW~992_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3385_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3385 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~3385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~256feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~256feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~256feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~256feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~256feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y7_N15
dffeas \memory1_inst|RAM_inst|RW~256 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~256feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~256 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y7_N17
dffeas \memory1_inst|RAM_inst|RW~768 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~768 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~768 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N7
dffeas \memory1_inst|RAM_inst|RW~224 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~224 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~224 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \memory1_inst|RAM_inst|RW~736 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~736 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~736 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3386 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3386_combout  = (\address[6]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~736_q )))) # (!\address[6]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~224_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~224_q ),
	.datad(\memory1_inst|RAM_inst|RW~736_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3386_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3386 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3387 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3387_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3386_combout  & ((\memory1_inst|RAM_inst|RW~768_q ))) # (!\memory1_inst|RAM_inst|RW~3386_combout  & (\memory1_inst|RAM_inst|RW~256_q )))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3386_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~256_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~768_q ),
	.datad(\memory1_inst|RAM_inst|RW~3386_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3387_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3387 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3388 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3388_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~3385_combout )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3387_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3385_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3387_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3388_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3388 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N11
dffeas \memory1_inst|RAM_inst|RW~1504 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1504 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1504 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1536feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1536feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1536feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1536feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1536feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N17
dffeas \memory1_inst|RAM_inst|RW~1536 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1536feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1536 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1536 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3389 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3389_combout  = (\address[2]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1536_q )))) # (!\address[2]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1504_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1504_q ),
	.datad(\memory1_inst|RAM_inst|RW~1536_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3389_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3389 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N29
dffeas \memory1_inst|RAM_inst|RW~2048 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2048 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2048 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y18_N21
dffeas \memory1_inst|RAM_inst|RW~2016 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2016 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2016 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3390 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3390_combout  = (\memory1_inst|RAM_inst|RW~3389_combout  & (((\memory1_inst|RAM_inst|RW~2048_q )) # (!\address[6]~input_o ))) # (!\memory1_inst|RAM_inst|RW~3389_combout  & (\address[6]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~2016_q ))))

	.dataa(\memory1_inst|RAM_inst|RW~3389_combout ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2048_q ),
	.datad(\memory1_inst|RAM_inst|RW~2016_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3390_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3390 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~3390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3391 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3391_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3388_combout  & ((\memory1_inst|RAM_inst|RW~3390_combout ))) # (!\memory1_inst|RAM_inst|RW~3388_combout  & (\memory1_inst|RAM_inst|RW~3383_combout )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3388_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3383_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3388_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3390_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3391_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3391 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~3391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3423 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3423_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3412_combout  & (\memory1_inst|RAM_inst|RW~3422_combout )) # (!\memory1_inst|RAM_inst|RW~3412_combout  & ((\memory1_inst|RAM_inst|RW~3391_combout ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3412_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3422_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3412_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3391_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3423_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3423 .lut_mask = 16'hDAD0;
defparam \memory1_inst|RAM_inst|RW~3423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1920feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1920feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1920feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1920feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1920feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y14_N5
dffeas \memory1_inst|RAM_inst|RW~1920 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1920feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1920 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1920 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y14_N7
dffeas \memory1_inst|RAM_inst|RW~1888 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1888 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1888 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y12_N21
dffeas \memory1_inst|RAM_inst|RW~864 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~864 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y12_N15
dffeas \memory1_inst|RAM_inst|RW~896 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~896 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~896 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3262 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3262_combout  = (\address[7]~input_o  & (\address[2]~input_o )) # (!\address[7]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~896_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~864_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~864_q ),
	.datad(\memory1_inst|RAM_inst|RW~896_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3262_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3262 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3263 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3263_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3262_combout  & (\memory1_inst|RAM_inst|RW~1920_q )) # (!\memory1_inst|RAM_inst|RW~3262_combout  & ((\memory1_inst|RAM_inst|RW~1888_q ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3262_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1920_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1888_q ),
	.datad(\memory1_inst|RAM_inst|RW~3262_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3263_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3263 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1408feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1408feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1408feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1408feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1408feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N19
dffeas \memory1_inst|RAM_inst|RW~1408 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1408feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1408 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1408 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~1376 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1376 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1376 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N3
dffeas \memory1_inst|RAM_inst|RW~352 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~352 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~352 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N5
dffeas \memory1_inst|RAM_inst|RW~384 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~384 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3255 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3255_combout  = (\address[7]~input_o  & (\address[2]~input_o )) # (!\address[7]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~384_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~352_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~352_q ),
	.datad(\memory1_inst|RAM_inst|RW~384_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3255_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3255 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3256 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3256_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3255_combout  & (\memory1_inst|RAM_inst|RW~1408_q )) # (!\memory1_inst|RAM_inst|RW~3255_combout  & ((\memory1_inst|RAM_inst|RW~1376_q ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3255_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1408_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1376_q ),
	.datad(\memory1_inst|RAM_inst|RW~3255_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3256_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3256 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N19
dffeas \memory1_inst|RAM_inst|RW~1120 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1120 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1120 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N17
dffeas \memory1_inst|RAM_inst|RW~1152 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1152 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1152 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N15
dffeas \memory1_inst|RAM_inst|RW~96 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~96 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~128 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~128 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3259 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3259_combout  = (\address[2]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~128_q )))) # (!\address[2]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~96_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~96_q ),
	.datad(\memory1_inst|RAM_inst|RW~128_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3259_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3259 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3260 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3260_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3259_combout  & ((\memory1_inst|RAM_inst|RW~1152_q ))) # (!\memory1_inst|RAM_inst|RW~3259_combout  & (\memory1_inst|RAM_inst|RW~1120_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3259_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1120_q ),
	.datac(\memory1_inst|RAM_inst|RW~1152_q ),
	.datad(\memory1_inst|RAM_inst|RW~3259_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3260_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3260 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \memory1_inst|RAM_inst|RW~608 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~608 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1632feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1632feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1632feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1632feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1632feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N1
dffeas \memory1_inst|RAM_inst|RW~1632 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1632feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1632 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1632 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3257 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3257_combout  = (\address[2]~input_o  & (\address[7]~input_o )) # (!\address[2]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1632_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~608_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~608_q ),
	.datad(\memory1_inst|RAM_inst|RW~1632_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3257_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3257 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~640feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~640feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~640feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~640feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~640feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N15
dffeas \memory1_inst|RAM_inst|RW~640 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~640feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~640 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~640 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N19
dffeas \memory1_inst|RAM_inst|RW~1664 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1664 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1664 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3258 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3258_combout  = (\memory1_inst|RAM_inst|RW~3257_combout  & (((\memory1_inst|RAM_inst|RW~1664_q )) # (!\address[2]~input_o ))) # (!\memory1_inst|RAM_inst|RW~3257_combout  & (\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~640_q 
// )))

	.dataa(\memory1_inst|RAM_inst|RW~3257_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~640_q ),
	.datad(\memory1_inst|RAM_inst|RW~1664_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3258_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3258 .lut_mask = 16'hEA62;
defparam \memory1_inst|RAM_inst|RW~3258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3261 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3261_combout  = (\address[6]~input_o  & (((\address[5]~input_o ) # (\memory1_inst|RAM_inst|RW~3258_combout )))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~3260_combout  & (!\address[5]~input_o )))

	.dataa(\memory1_inst|RAM_inst|RW~3260_combout ),
	.datab(\address[6]~input_o ),
	.datac(\address[5]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~3258_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3261_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3261 .lut_mask = 16'hCEC2;
defparam \memory1_inst|RAM_inst|RW~3261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3264 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3264_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3261_combout  & (\memory1_inst|RAM_inst|RW~3263_combout )) # (!\memory1_inst|RAM_inst|RW~3261_combout  & ((\memory1_inst|RAM_inst|RW~3256_combout ))))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3261_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3263_combout ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3256_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3261_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3264_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3264 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~912feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~912feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~912feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~912feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~912feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \memory1_inst|RAM_inst|RW~912 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~912feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~912 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~912 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~880 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3536_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~880 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \memory1_inst|RAM_inst|RW~624 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~624 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~624 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~656feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~656feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~656feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~656feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~656feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \memory1_inst|RAM_inst|RW~656 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~656feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~656 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~656 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3286 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3286_combout  = (\address[5]~input_o  & (\address[2]~input_o )) # (!\address[5]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~656_q ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~624_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~624_q ),
	.datad(\memory1_inst|RAM_inst|RW~656_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3286_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3286 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3287 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3287_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3286_combout  & (\memory1_inst|RAM_inst|RW~912_q )) # (!\memory1_inst|RAM_inst|RW~3286_combout  & ((\memory1_inst|RAM_inst|RW~880_q ))))) # (!\address[5]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3286_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~912_q ),
	.datac(\memory1_inst|RAM_inst|RW~880_q ),
	.datad(\memory1_inst|RAM_inst|RW~3286_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3287_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3287 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N13
dffeas \memory1_inst|RAM_inst|RW~1904 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1904 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1904 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y11_N11
dffeas \memory1_inst|RAM_inst|RW~1936 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1936 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1936 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \memory1_inst|RAM_inst|RW~1648 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1648 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1648 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1680feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1680feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1680feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1680feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1680feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y18_N29
dffeas \memory1_inst|RAM_inst|RW~1680 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1680 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1680 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3293 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3293_combout  = (\address[2]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1680_q )))) # (!\address[2]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~1648_q )))

	.dataa(\address[2]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1648_q ),
	.datad(\memory1_inst|RAM_inst|RW~1680_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3293_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3293 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3294 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3294_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3293_combout  & ((\memory1_inst|RAM_inst|RW~1936_q ))) # (!\memory1_inst|RAM_inst|RW~3293_combout  & (\memory1_inst|RAM_inst|RW~1904_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3293_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1904_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1936_q ),
	.datad(\memory1_inst|RAM_inst|RW~3293_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3294_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3294 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~144feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~144feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~144feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~144feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~144feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N21
dffeas \memory1_inst|RAM_inst|RW~144 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~144feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~144 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~144 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N27
dffeas \memory1_inst|RAM_inst|RW~400 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3566_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~400 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~400 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \memory1_inst|RAM_inst|RW~112 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~112 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~368feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~368feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~368feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~368feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~368feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \memory1_inst|RAM_inst|RW~368 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3540_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~368 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~368 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3290 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3290_combout  = (\address[2]~input_o  & (\address[5]~input_o )) # (!\address[2]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~368_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~112_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~112_q ),
	.datad(\memory1_inst|RAM_inst|RW~368_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3290_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3290 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3291 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3291_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3290_combout  & ((\memory1_inst|RAM_inst|RW~400_q ))) # (!\memory1_inst|RAM_inst|RW~3290_combout  & (\memory1_inst|RAM_inst|RW~144_q )))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3290_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~144_q ),
	.datac(\memory1_inst|RAM_inst|RW~400_q ),
	.datad(\memory1_inst|RAM_inst|RW~3290_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3291_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3291 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N1
dffeas \memory1_inst|RAM_inst|RW~1168 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1168 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1168 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y12_N31
dffeas \memory1_inst|RAM_inst|RW~1424 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1424 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1424 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \memory1_inst|RAM_inst|RW~1136 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1136 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1136 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y13_N9
dffeas \memory1_inst|RAM_inst|RW~1392 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1392 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3288 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3288_combout  = (\address[5]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1392_q )))) # (!\address[5]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1136_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1136_q ),
	.datad(\memory1_inst|RAM_inst|RW~1392_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3288_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3288 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3289 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3289_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3288_combout  & ((\memory1_inst|RAM_inst|RW~1424_q ))) # (!\memory1_inst|RAM_inst|RW~3288_combout  & (\memory1_inst|RAM_inst|RW~1168_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3288_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1168_q ),
	.datac(\memory1_inst|RAM_inst|RW~1424_q ),
	.datad(\memory1_inst|RAM_inst|RW~3288_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3289_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3289 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3292 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3292_combout  = (\address[6]~input_o  & (\address[7]~input_o )) # (!\address[6]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3289_combout ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~3291_combout 
// ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3291_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3289_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3292_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3292 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3295 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3295_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3292_combout  & ((\memory1_inst|RAM_inst|RW~3294_combout ))) # (!\memory1_inst|RAM_inst|RW~3292_combout  & (\memory1_inst|RAM_inst|RW~3287_combout )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~3292_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3287_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3294_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3292_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3295_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3295 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \memory1_inst|RAM_inst|RW~136 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~136 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~392 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~392 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~392 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N7
dffeas \memory1_inst|RAM_inst|RW~104 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~104 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \memory1_inst|RAM_inst|RW~360 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3537_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~360 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~360 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3269 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3269_combout  = (\address[5]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~360_q )))) # (!\address[5]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~104_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~104_q ),
	.datad(\memory1_inst|RAM_inst|RW~360_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3269_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3269 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3270 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3270_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3269_combout  & ((\memory1_inst|RAM_inst|RW~392_q ))) # (!\memory1_inst|RAM_inst|RW~3269_combout  & (\memory1_inst|RAM_inst|RW~136_q )))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3269_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~136_q ),
	.datac(\memory1_inst|RAM_inst|RW~392_q ),
	.datad(\memory1_inst|RAM_inst|RW~3269_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3270_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3270 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y12_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~904feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~904feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~904feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~904feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~904feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N9
dffeas \memory1_inst|RAM_inst|RW~904 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~904feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~904 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~904 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y10_N5
dffeas \memory1_inst|RAM_inst|RW~616 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~616 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y10_N3
dffeas \memory1_inst|RAM_inst|RW~872 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~872 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~872 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y10_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3267 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3267_combout  = (\address[2]~input_o  & (\address[5]~input_o )) # (!\address[2]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~872_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~616_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~616_q ),
	.datad(\memory1_inst|RAM_inst|RW~872_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3267_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3267 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~648feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~648feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~648feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~648feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~648feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~648 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~648feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~648 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~648 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3268 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3268_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3267_combout  & (\memory1_inst|RAM_inst|RW~904_q )) # (!\memory1_inst|RAM_inst|RW~3267_combout  & ((\memory1_inst|RAM_inst|RW~648_q ))))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3267_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~904_q ),
	.datac(\memory1_inst|RAM_inst|RW~3267_combout ),
	.datad(\memory1_inst|RAM_inst|RW~648_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3268_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3268 .lut_mask = 16'hDAD0;
defparam \memory1_inst|RAM_inst|RW~3268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3271 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3271_combout  = (\address[7]~input_o  & (\address[6]~input_o )) # (!\address[7]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3268_combout ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~3270_combout 
// ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3270_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3268_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3271_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3271 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1416feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1416feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1416feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1416feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1416feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N11
dffeas \memory1_inst|RAM_inst|RW~1416 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1416feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1416 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1416 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y9_N13
dffeas \memory1_inst|RAM_inst|RW~1160 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1160 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1160 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~1128 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1128 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1128 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N13
dffeas \memory1_inst|RAM_inst|RW~1384 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1384 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3265 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3265_combout  = (\address[5]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1384_q )))) # (!\address[5]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1128_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1128_q ),
	.datad(\memory1_inst|RAM_inst|RW~1384_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3265_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3265 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3266 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3266_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3265_combout  & (\memory1_inst|RAM_inst|RW~1416_q )) # (!\memory1_inst|RAM_inst|RW~3265_combout  & ((\memory1_inst|RAM_inst|RW~1160_q ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3265_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1416_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1160_q ),
	.datad(\memory1_inst|RAM_inst|RW~3265_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3266_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3266 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1672feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1672feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1672feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1672feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1672feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y5_N25
dffeas \memory1_inst|RAM_inst|RW~1672 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1672feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1672 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1672 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N19
dffeas \memory1_inst|RAM_inst|RW~1928 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1928 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1928 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y13_N5
dffeas \memory1_inst|RAM_inst|RW~1640 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1640 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1640 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1896feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1896feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1896feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1896feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1896feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y13_N29
dffeas \memory1_inst|RAM_inst|RW~1896 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1896feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3652_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1896 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1896 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3272 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3272_combout  = (\address[5]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1896_q )))) # (!\address[5]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1640_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1640_q ),
	.datad(\memory1_inst|RAM_inst|RW~1896_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3272_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3272 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3273 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3273_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3272_combout  & ((\memory1_inst|RAM_inst|RW~1928_q ))) # (!\memory1_inst|RAM_inst|RW~3272_combout  & (\memory1_inst|RAM_inst|RW~1672_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3272_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1672_q ),
	.datac(\memory1_inst|RAM_inst|RW~1928_q ),
	.datad(\memory1_inst|RAM_inst|RW~3272_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3273_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3273 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3274 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3274_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3271_combout  & ((\memory1_inst|RAM_inst|RW~3273_combout ))) # (!\memory1_inst|RAM_inst|RW~3271_combout  & (\memory1_inst|RAM_inst|RW~3266_combout )))) # 
// (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~3271_combout ))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3271_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3266_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3273_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3274_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3274 .lut_mask = 16'hEC64;
defparam \memory1_inst|RAM_inst|RW~3274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y5_N25
dffeas \memory1_inst|RAM_inst|RW~1400 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1400 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1400 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N17
dffeas \memory1_inst|RAM_inst|RW~1144 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1144 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1144 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N23
dffeas \memory1_inst|RAM_inst|RW~1112 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1112 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1368feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1368feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1368feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1368feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1368feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N13
dffeas \memory1_inst|RAM_inst|RW~1368 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1368feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1368 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1368 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3275 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3275_combout  = (\address[5]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1368_q )))) # (!\address[5]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1112_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1112_q ),
	.datad(\memory1_inst|RAM_inst|RW~1368_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3275_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3275 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3276 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3276_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3275_combout  & (\memory1_inst|RAM_inst|RW~1400_q )) # (!\memory1_inst|RAM_inst|RW~3275_combout  & ((\memory1_inst|RAM_inst|RW~1144_q ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3275_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1400_q ),
	.datac(\memory1_inst|RAM_inst|RW~1144_q ),
	.datad(\memory1_inst|RAM_inst|RW~3275_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3276_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3276 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~632feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~632feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~632feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~632feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~632feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N17
dffeas \memory1_inst|RAM_inst|RW~632 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~632feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~632 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~632 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N9
dffeas \memory1_inst|RAM_inst|RW~888 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~888 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N5
dffeas \memory1_inst|RAM_inst|RW~600 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~600 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~600 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y10_N19
dffeas \memory1_inst|RAM_inst|RW~856 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~856 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~856 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3277 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3277_combout  = (\address[5]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~856_q )))) # (!\address[5]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~600_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~600_q ),
	.datad(\memory1_inst|RAM_inst|RW~856_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3277_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3277 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3278 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3278_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3277_combout  & ((\memory1_inst|RAM_inst|RW~888_q ))) # (!\memory1_inst|RAM_inst|RW~3277_combout  & (\memory1_inst|RAM_inst|RW~632_q )))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3277_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~632_q ),
	.datac(\memory1_inst|RAM_inst|RW~888_q ),
	.datad(\memory1_inst|RAM_inst|RW~3277_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3278_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3278 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~120feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~120feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~120feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~120feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~120feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N9
dffeas \memory1_inst|RAM_inst|RW~120 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~120 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N7
dffeas \memory1_inst|RAM_inst|RW~376 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~376 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~376 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~344feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~344feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~344feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~344feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~344feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~344 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~344feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~344 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~344 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N15
dffeas \memory1_inst|RAM_inst|RW~88 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~88 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3279 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3279_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~344_q ) # ((\address[2]~input_o )))) # (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~88_q  & !\address[2]~input_o ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~344_q ),
	.datac(\memory1_inst|RAM_inst|RW~88_q ),
	.datad(\address[2]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3279_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3279 .lut_mask = 16'hAAD8;
defparam \memory1_inst|RAM_inst|RW~3279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3280 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3280_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3279_combout  & ((\memory1_inst|RAM_inst|RW~376_q ))) # (!\memory1_inst|RAM_inst|RW~3279_combout  & (\memory1_inst|RAM_inst|RW~120_q )))) # (!\address[2]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3279_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~120_q ),
	.datac(\memory1_inst|RAM_inst|RW~376_q ),
	.datad(\memory1_inst|RAM_inst|RW~3279_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3280_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3280 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3281 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3281_combout  = (\address[6]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~3278_combout )))) # (!\address[6]~input_o  & (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3280_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3278_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3280_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3281_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3281 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~1656 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1656 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1656 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~1912 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1912 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1912 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N13
dffeas \memory1_inst|RAM_inst|RW~1624 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1624 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1624 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1880feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1880feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1880feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1880feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1880feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y13_N27
dffeas \memory1_inst|RAM_inst|RW~1880 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1880feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1880 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1880 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3282 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3282_combout  = (\address[5]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~1880_q )))) # (!\address[5]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~1624_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1624_q ),
	.datad(\memory1_inst|RAM_inst|RW~1880_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3282_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3282 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3283 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3283_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3282_combout  & ((\memory1_inst|RAM_inst|RW~1912_q ))) # (!\memory1_inst|RAM_inst|RW~3282_combout  & (\memory1_inst|RAM_inst|RW~1656_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~3282_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1656_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1912_q ),
	.datad(\memory1_inst|RAM_inst|RW~3282_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3283_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3283 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3284 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3284_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3281_combout  & ((\memory1_inst|RAM_inst|RW~3283_combout ))) # (!\memory1_inst|RAM_inst|RW~3281_combout  & (\memory1_inst|RAM_inst|RW~3276_combout )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3281_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3276_combout ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3281_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3283_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3284_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3284 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~3284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3285 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3285_combout  = (\address[1]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~3274_combout )))) # (!\address[1]~input_o  & (!\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3284_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3274_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3284_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3285_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3285 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3296 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3296_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3285_combout  & ((\memory1_inst|RAM_inst|RW~3295_combout ))) # (!\memory1_inst|RAM_inst|RW~3285_combout  & (\memory1_inst|RAM_inst|RW~3264_combout )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3285_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3264_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3295_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3285_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3296_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3296 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1104feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1104feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1104feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \memory1_inst|RAM_inst|RW~1104 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1104 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1104 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \memory1_inst|RAM_inst|RW~1360 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1360 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1360 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \memory1_inst|RAM_inst|RW~80 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~80 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~336feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~336feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~336feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~336feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~336feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~336 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~336feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~336 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~336 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3370 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3370_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~336_q )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~80_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~80_q ),
	.datad(\memory1_inst|RAM_inst|RW~336_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3370_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3370 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3371 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3371_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3370_combout  & ((\memory1_inst|RAM_inst|RW~1360_q ))) # (!\memory1_inst|RAM_inst|RW~3370_combout  & (\memory1_inst|RAM_inst|RW~1104_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3370_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1104_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1360_q ),
	.datad(\memory1_inst|RAM_inst|RW~3370_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3371_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3371 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~848feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~848feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~848feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~848feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~848feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N11
dffeas \memory1_inst|RAM_inst|RW~848 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~848feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3565_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~848 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \memory1_inst|RAM_inst|RW~1872 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1872 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1872 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y13_N3
dffeas \memory1_inst|RAM_inst|RW~592 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~592 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~592 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \memory1_inst|RAM_inst|RW~1616 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1616 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1616 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3377 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3377_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1616_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~592_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~592_q ),
	.datad(\memory1_inst|RAM_inst|RW~1616_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3377_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3377 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3378 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3378_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3377_combout  & ((\memory1_inst|RAM_inst|RW~1872_q ))) # (!\memory1_inst|RAM_inst|RW~3377_combout  & (\memory1_inst|RAM_inst|RW~848_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3377_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~848_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1872_q ),
	.datad(\memory1_inst|RAM_inst|RW~3377_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3378_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3378 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \memory1_inst|RAM_inst|RW~1088 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1088_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1088 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1088 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~1344 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1344 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1344 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \memory1_inst|RAM_inst|RW~64 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~64 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N21
dffeas \memory1_inst|RAM_inst|RW~320 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~320 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3374 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3374_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~320_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~64_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~64_q ),
	.datad(\memory1_inst|RAM_inst|RW~320_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3374_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3374 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3375 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3375_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3374_combout  & ((\memory1_inst|RAM_inst|RW~1344_q ))) # (!\memory1_inst|RAM_inst|RW~3374_combout  & (\memory1_inst|RAM_inst|RW~1088_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3374_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1088_q ),
	.datac(\memory1_inst|RAM_inst|RW~1344_q ),
	.datad(\memory1_inst|RAM_inst|RW~3374_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3375_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3375 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~832feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~832feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~832feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~832feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~832feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N29
dffeas \memory1_inst|RAM_inst|RW~832 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~832feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~832 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~832 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N1
dffeas \memory1_inst|RAM_inst|RW~1856 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1856 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1856 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y15_N23
dffeas \memory1_inst|RAM_inst|RW~576 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~576 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1600feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1600feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1600feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1600feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1600feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N13
dffeas \memory1_inst|RAM_inst|RW~1600 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1600feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1600 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1600 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y15_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3372 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3372_combout  = (\address[7]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1600_q )))) # (!\address[7]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~576_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~576_q ),
	.datad(\memory1_inst|RAM_inst|RW~1600_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3372_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3372 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3373 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3373_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3372_combout  & ((\memory1_inst|RAM_inst|RW~1856_q ))) # (!\memory1_inst|RAM_inst|RW~3372_combout  & (\memory1_inst|RAM_inst|RW~832_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3372_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~832_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1856_q ),
	.datad(\memory1_inst|RAM_inst|RW~3372_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3373_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3373 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3376 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3376_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~3373_combout )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~3375_combout )))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3375_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3373_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3376_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3376 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3379 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3379_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~3376_combout  & ((\memory1_inst|RAM_inst|RW~3378_combout ))) # (!\memory1_inst|RAM_inst|RW~3376_combout  & (\memory1_inst|RAM_inst|RW~3371_combout )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~3376_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3371_combout ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3378_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3376_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3379_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3379 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~816feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~816feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~816feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~816feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~816feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N11
dffeas \memory1_inst|RAM_inst|RW~816 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~816feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~816 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \memory1_inst|RAM_inst|RW~1840 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1840 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1840 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N9
dffeas \memory1_inst|RAM_inst|RW~560 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~560 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1584feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1584feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1584feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1584feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1584feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \memory1_inst|RAM_inst|RW~1584 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1584feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1584 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3346 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3346_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1584_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~560_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~560_q ),
	.datad(\memory1_inst|RAM_inst|RW~1584_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3346_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3346 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3347 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3347_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3346_combout  & ((\memory1_inst|RAM_inst|RW~1840_q ))) # (!\memory1_inst|RAM_inst|RW~3346_combout  & (\memory1_inst|RAM_inst|RW~816_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3346_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~816_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1840_q ),
	.datad(\memory1_inst|RAM_inst|RW~3346_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3347_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3347 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1824feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1824feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1824feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1824feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1824feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y14_N25
dffeas \memory1_inst|RAM_inst|RW~1824 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1824feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1824 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1824 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N9
dffeas \memory1_inst|RAM_inst|RW~800 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~800 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~800 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N3
dffeas \memory1_inst|RAM_inst|RW~544 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~544 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1568feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1568feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1568feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1568feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1568feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N31
dffeas \memory1_inst|RAM_inst|RW~1568 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1568feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1568 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1568 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3339 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3339_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1568_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~544_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~544_q ),
	.datad(\memory1_inst|RAM_inst|RW~1568_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3339_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3339 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y7_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3340 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3340_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3339_combout  & (\memory1_inst|RAM_inst|RW~1824_q )) # (!\memory1_inst|RAM_inst|RW~3339_combout  & ((\memory1_inst|RAM_inst|RW~800_q ))))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3339_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1824_q ),
	.datac(\memory1_inst|RAM_inst|RW~800_q ),
	.datad(\memory1_inst|RAM_inst|RW~3339_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3340_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3340 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \memory1_inst|RAM_inst|RW~48 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3618_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~48 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \memory1_inst|RAM_inst|RW~304 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3538_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~304 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~304 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3341 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3341_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~304_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~48_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~48_q ),
	.datad(\memory1_inst|RAM_inst|RW~304_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3341_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3341 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N15
dffeas \memory1_inst|RAM_inst|RW~1328 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1328 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1328 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N13
dffeas \memory1_inst|RAM_inst|RW~1072 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1072_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1072 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1072 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3342 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3342_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3341_combout  & (\memory1_inst|RAM_inst|RW~1328_q )) # (!\memory1_inst|RAM_inst|RW~3341_combout  & ((\memory1_inst|RAM_inst|RW~1072_q ))))) # 
// (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~3341_combout ))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3341_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1328_q ),
	.datad(\memory1_inst|RAM_inst|RW~1072_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3342_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3342 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~3342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N11
dffeas \memory1_inst|RAM_inst|RW~1056 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1056_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1056 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1056 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \memory1_inst|RAM_inst|RW~1312 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1312 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1312 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N5
dffeas \memory1_inst|RAM_inst|RW~32 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~32 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \memory1_inst|RAM_inst|RW~288 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~288 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3343 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3343_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~288_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~32_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~32_q ),
	.datad(\memory1_inst|RAM_inst|RW~288_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3343_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3343 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3344 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3344_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3343_combout  & ((\memory1_inst|RAM_inst|RW~1312_q ))) # (!\memory1_inst|RAM_inst|RW~3343_combout  & (\memory1_inst|RAM_inst|RW~1056_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3343_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1056_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1312_q ),
	.datad(\memory1_inst|RAM_inst|RW~3343_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3344_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3344 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3345 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3345_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~3342_combout )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3344_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3342_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3344_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3345_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3345 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3348 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3348_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3345_combout  & (\memory1_inst|RAM_inst|RW~3347_combout )) # (!\memory1_inst|RAM_inst|RW~3345_combout  & ((\memory1_inst|RAM_inst|RW~3340_combout ))))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~3345_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3347_combout ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3340_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3345_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3348_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3348 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1096feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1096feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1096feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1096feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1096feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N7
dffeas \memory1_inst|RAM_inst|RW~1096 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1096feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1096_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1096 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1096 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~1352 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1352 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1352 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \memory1_inst|RAM_inst|RW~72 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~72 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N27
dffeas \memory1_inst|RAM_inst|RW~328 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~328 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~328 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3349 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3349_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~328_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~72_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~72_q ),
	.datad(\memory1_inst|RAM_inst|RW~328_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3349_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3349 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3350 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3350_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3349_combout  & ((\memory1_inst|RAM_inst|RW~1352_q ))) # (!\memory1_inst|RAM_inst|RW~3349_combout  & (\memory1_inst|RAM_inst|RW~1096_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3349_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1096_q ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1352_q ),
	.datad(\memory1_inst|RAM_inst|RW~3349_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3350_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3350 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~840 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~840 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N19
dffeas \memory1_inst|RAM_inst|RW~1864 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1864 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1864 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N21
dffeas \memory1_inst|RAM_inst|RW~584 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~584 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1608feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1608feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1608feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1608feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1608feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~1608 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1608feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1608 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3356 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3356_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1608_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~584_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~584_q ),
	.datad(\memory1_inst|RAM_inst|RW~1608_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3356_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3356 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3357 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3357_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3356_combout  & ((\memory1_inst|RAM_inst|RW~1864_q ))) # (!\memory1_inst|RAM_inst|RW~3356_combout  & (\memory1_inst|RAM_inst|RW~840_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3356_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~840_q ),
	.datac(\memory1_inst|RAM_inst|RW~1864_q ),
	.datad(\memory1_inst|RAM_inst|RW~3356_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3357_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3357 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~824 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~824 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~824 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~1848 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1848 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1848 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y11_N17
dffeas \memory1_inst|RAM_inst|RW~568 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~568 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~568 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1592feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1592feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1592feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1592feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1592feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N15
dffeas \memory1_inst|RAM_inst|RW~1592 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1592feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1592 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3351 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3351_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1592_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~568_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~568_q ),
	.datad(\memory1_inst|RAM_inst|RW~1592_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3351_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3351 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3352 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3352_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3351_combout  & ((\memory1_inst|RAM_inst|RW~1848_q ))) # (!\memory1_inst|RAM_inst|RW~3351_combout  & (\memory1_inst|RAM_inst|RW~824_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3351_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~824_q ),
	.datac(\memory1_inst|RAM_inst|RW~1848_q ),
	.datad(\memory1_inst|RAM_inst|RW~3351_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3352_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3352 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y6_N19
dffeas \memory1_inst|RAM_inst|RW~1080 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1080_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1080 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1080 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N9
dffeas \memory1_inst|RAM_inst|RW~1336 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1336 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1336 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N27
dffeas \memory1_inst|RAM_inst|RW~56 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~56 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~312feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~312feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~312feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~312feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~312feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y17_N13
dffeas \memory1_inst|RAM_inst|RW~312 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~312 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3353 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3353_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~312_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~56_q ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~56_q ),
	.datad(\memory1_inst|RAM_inst|RW~312_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3353_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3353 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3354 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3354_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3353_combout  & ((\memory1_inst|RAM_inst|RW~1336_q ))) # (!\memory1_inst|RAM_inst|RW~3353_combout  & (\memory1_inst|RAM_inst|RW~1080_q )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3353_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1080_q ),
	.datac(\memory1_inst|RAM_inst|RW~1336_q ),
	.datad(\memory1_inst|RAM_inst|RW~3353_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3354_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3354 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3355 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3355_combout  = (\address[1]~input_o  & (\address[6]~input_o )) # (!\address[1]~input_o  & ((\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~3352_combout )) # (!\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3354_combout 
// )))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3352_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3354_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3355_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3355 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~3355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3358 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3358_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~3355_combout  & ((\memory1_inst|RAM_inst|RW~3357_combout ))) # (!\memory1_inst|RAM_inst|RW~3355_combout  & (\memory1_inst|RAM_inst|RW~3350_combout )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~3355_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3350_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3357_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3355_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3358_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3358 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~296feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~296feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~296feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~296feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~296feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \memory1_inst|RAM_inst|RW~296 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3539_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~296 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N19
dffeas \memory1_inst|RAM_inst|RW~1320 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1320 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1320 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \memory1_inst|RAM_inst|RW~40 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~40 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N3
dffeas \memory1_inst|RAM_inst|RW~1064 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1064_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1064 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1064 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3359 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3359_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1064_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~40_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~40_q ),
	.datad(\memory1_inst|RAM_inst|RW~1064_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3359_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3359 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3360 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3360_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3359_combout  & ((\memory1_inst|RAM_inst|RW~1320_q ))) # (!\memory1_inst|RAM_inst|RW~3359_combout  & (\memory1_inst|RAM_inst|RW~296_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3359_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~296_q ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1320_q ),
	.datad(\memory1_inst|RAM_inst|RW~3359_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3360_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3360 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~808feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~808feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~808feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~808feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~808feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y12_N1
dffeas \memory1_inst|RAM_inst|RW~808 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~808feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~808 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~808 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N21
dffeas \memory1_inst|RAM_inst|RW~1832 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1832 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1832 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N9
dffeas \memory1_inst|RAM_inst|RW~552 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~552 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~552 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N11
dffeas \memory1_inst|RAM_inst|RW~1576 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1576 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3366 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3366_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1576_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~552_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~552_q ),
	.datad(\memory1_inst|RAM_inst|RW~1576_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3366_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3366 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3367 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3367_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3366_combout  & ((\memory1_inst|RAM_inst|RW~1832_q ))) # (!\memory1_inst|RAM_inst|RW~3366_combout  & (\memory1_inst|RAM_inst|RW~808_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3366_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~808_q ),
	.datac(\memory1_inst|RAM_inst|RW~1832_q ),
	.datad(\memory1_inst|RAM_inst|RW~3366_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3367_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3367 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~280feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~280feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~280feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~280feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~280feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y15_N31
dffeas \memory1_inst|RAM_inst|RW~280 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~280feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~280 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~280 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N3
dffeas \memory1_inst|RAM_inst|RW~1304 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1304 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1304 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N31
dffeas \memory1_inst|RAM_inst|RW~24 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~24 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1048feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1048feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1048feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1048feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1048feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N9
dffeas \memory1_inst|RAM_inst|RW~1048 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1048feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1048_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1048 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1048 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3363 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3363_combout  = (\address[5]~input_o  & (\address[7]~input_o )) # (!\address[5]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1048_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~24_q ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~24_q ),
	.datad(\memory1_inst|RAM_inst|RW~1048_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3363_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3363 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3364 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3364_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3363_combout  & ((\memory1_inst|RAM_inst|RW~1304_q ))) # (!\memory1_inst|RAM_inst|RW~3363_combout  & (\memory1_inst|RAM_inst|RW~280_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3363_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~280_q ),
	.datac(\memory1_inst|RAM_inst|RW~1304_q ),
	.datad(\memory1_inst|RAM_inst|RW~3363_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3364_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3364 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N29
dffeas \memory1_inst|RAM_inst|RW~792 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~792 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~792 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y13_N3
dffeas \memory1_inst|RAM_inst|RW~1816 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1816 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1816 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N3
dffeas \memory1_inst|RAM_inst|RW~536 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~536 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~536 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y10_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1560feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1560feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1560feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1560feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1560feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N29
dffeas \memory1_inst|RAM_inst|RW~1560 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1560feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1560 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3361 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3361_combout  = (\address[7]~input_o  & ((\address[5]~input_o ) # ((\memory1_inst|RAM_inst|RW~1560_q )))) # (!\address[7]~input_o  & (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~536_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~536_q ),
	.datad(\memory1_inst|RAM_inst|RW~1560_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3361_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3361 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3362 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3362_combout  = (\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3361_combout  & ((\memory1_inst|RAM_inst|RW~1816_q ))) # (!\memory1_inst|RAM_inst|RW~3361_combout  & (\memory1_inst|RAM_inst|RW~792_q )))) # 
// (!\address[5]~input_o  & (((\memory1_inst|RAM_inst|RW~3361_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~792_q ),
	.datac(\memory1_inst|RAM_inst|RW~1816_q ),
	.datad(\memory1_inst|RAM_inst|RW~3361_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3362_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3362 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3365 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3365_combout  = (\address[1]~input_o  & (\address[6]~input_o )) # (!\address[1]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3362_combout ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~3364_combout 
// ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3364_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3362_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3365_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3365 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3368 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3368_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~3365_combout  & ((\memory1_inst|RAM_inst|RW~3367_combout ))) # (!\memory1_inst|RAM_inst|RW~3365_combout  & (\memory1_inst|RAM_inst|RW~3360_combout )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~3365_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3360_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3367_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3365_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3368_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3368 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3369 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3369_combout  = (\address[2]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~3358_combout )))) # (!\address[2]~input_o  & (!\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3368_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3358_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3368_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3369_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3369 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3380 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3380_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3369_combout  & (\memory1_inst|RAM_inst|RW~3379_combout )) # (!\memory1_inst|RAM_inst|RW~3369_combout  & ((\memory1_inst|RAM_inst|RW~3348_combout ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3369_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3379_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3348_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3369_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3380_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3380 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~3380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1952feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1952feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1952feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1952feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1952feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y15_N5
dffeas \memory1_inst|RAM_inst|RW~1952 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1952feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1952 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1952 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N5
dffeas \memory1_inst|RAM_inst|RW~1968 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1968 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1968 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N19
dffeas \memory1_inst|RAM_inst|RW~1944 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1944 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1944 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y16_N21
dffeas \memory1_inst|RAM_inst|RW~1960 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1960 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1960 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3314 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3314_combout  = (\address[0]~input_o  & (\address[1]~input_o )) # (!\address[0]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1960_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1944_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1944_q ),
	.datad(\memory1_inst|RAM_inst|RW~1960_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3314_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3314 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3315 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3315_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3314_combout  & ((\memory1_inst|RAM_inst|RW~1968_q ))) # (!\memory1_inst|RAM_inst|RW~3314_combout  & (\memory1_inst|RAM_inst|RW~1952_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3314_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1952_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1968_q ),
	.datad(\memory1_inst|RAM_inst|RW~3314_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3315_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3315 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1696feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1696feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1696feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1696feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1696feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~1696 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1696feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1696 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1696 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y8_N19
dffeas \memory1_inst|RAM_inst|RW~1712 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1712 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1712 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N21
dffeas \memory1_inst|RAM_inst|RW~1688 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1688 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1688 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y7_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1704feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1704feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1704feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1704feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1704feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y7_N23
dffeas \memory1_inst|RAM_inst|RW~1704 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1704feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1704 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1704 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y8_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3307 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3307_combout  = (\address[0]~input_o  & (\address[1]~input_o )) # (!\address[0]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1704_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1688_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1688_q ),
	.datad(\memory1_inst|RAM_inst|RW~1704_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3307_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3307 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y8_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3308 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3308_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3307_combout  & ((\memory1_inst|RAM_inst|RW~1712_q ))) # (!\memory1_inst|RAM_inst|RW~3307_combout  & (\memory1_inst|RAM_inst|RW~1696_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3307_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1696_q ),
	.datac(\memory1_inst|RAM_inst|RW~1712_q ),
	.datad(\memory1_inst|RAM_inst|RW~3307_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3308_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3308 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y16_N3
dffeas \memory1_inst|RAM_inst|RW~672 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3601_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~672 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~672 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~688 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~688 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N11
dffeas \memory1_inst|RAM_inst|RW~664 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~664 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~664 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N29
dffeas \memory1_inst|RAM_inst|RW~680 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~680 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~680 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3311 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3311_combout  = (\address[0]~input_o  & (\address[1]~input_o )) # (!\address[0]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~680_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~664_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~664_q ),
	.datad(\memory1_inst|RAM_inst|RW~680_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3311_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3311 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3312 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3312_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3311_combout  & ((\memory1_inst|RAM_inst|RW~688_q ))) # (!\memory1_inst|RAM_inst|RW~3311_combout  & (\memory1_inst|RAM_inst|RW~672_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3311_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~672_q ),
	.datac(\memory1_inst|RAM_inst|RW~688_q ),
	.datad(\memory1_inst|RAM_inst|RW~3311_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3312_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3312 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~928feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~928feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~928feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~928feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~928feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N25
dffeas \memory1_inst|RAM_inst|RW~928 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~928 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~928 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~944 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3542_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~944 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~944 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N29
dffeas \memory1_inst|RAM_inst|RW~920 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~920 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~920 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas \memory1_inst|RAM_inst|RW~936 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3543_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~936 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~936 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3309 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3309_combout  = (\address[0]~input_o  & (\address[1]~input_o )) # (!\address[0]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~936_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~920_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~920_q ),
	.datad(\memory1_inst|RAM_inst|RW~936_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3309_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3309 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3310 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3310_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3309_combout  & ((\memory1_inst|RAM_inst|RW~944_q ))) # (!\memory1_inst|RAM_inst|RW~3309_combout  & (\memory1_inst|RAM_inst|RW~928_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3309_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~928_q ),
	.datac(\memory1_inst|RAM_inst|RW~944_q ),
	.datad(\memory1_inst|RAM_inst|RW~3309_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3310_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3310 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3313 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3313_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~3310_combout )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~3312_combout )))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3312_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3310_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3313_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3313 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3316 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3316_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3313_combout  & (\memory1_inst|RAM_inst|RW~3315_combout )) # (!\memory1_inst|RAM_inst|RW~3313_combout  & ((\memory1_inst|RAM_inst|RW~3308_combout ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3313_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3315_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3308_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3313_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3316_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3316 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1440feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1440feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1440feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1440feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1440feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N13
dffeas \memory1_inst|RAM_inst|RW~1440 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1440feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1440 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1440 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \memory1_inst|RAM_inst|RW~1456 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1456 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1456 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N1
dffeas \memory1_inst|RAM_inst|RW~1432 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1432 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1432 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \memory1_inst|RAM_inst|RW~1448 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1448 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1448 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3324 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3324_combout  = (\address[0]~input_o  & (\address[1]~input_o )) # (!\address[0]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1448_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1432_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1432_q ),
	.datad(\memory1_inst|RAM_inst|RW~1448_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3324_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3324 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3325 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3325_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3324_combout  & ((\memory1_inst|RAM_inst|RW~1456_q ))) # (!\memory1_inst|RAM_inst|RW~3324_combout  & (\memory1_inst|RAM_inst|RW~1440_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3324_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1440_q ),
	.datac(\memory1_inst|RAM_inst|RW~1456_q ),
	.datad(\memory1_inst|RAM_inst|RW~3324_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3325_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3325 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1184feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1184feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1184feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1184feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1184feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N9
dffeas \memory1_inst|RAM_inst|RW~1184 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1184 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1184 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N27
dffeas \memory1_inst|RAM_inst|RW~1200 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1200 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1200 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N27
dffeas \memory1_inst|RAM_inst|RW~1176 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1176 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y4_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1192feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1192feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1192feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1192feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1192feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y4_N29
dffeas \memory1_inst|RAM_inst|RW~1192 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1192 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3317 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3317_combout  = (\address[0]~input_o  & (\address[1]~input_o )) # (!\address[0]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1192_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1176_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1176_q ),
	.datad(\memory1_inst|RAM_inst|RW~1192_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3317_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3317 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3318 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3318_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3317_combout  & ((\memory1_inst|RAM_inst|RW~1200_q ))) # (!\memory1_inst|RAM_inst|RW~3317_combout  & (\memory1_inst|RAM_inst|RW~1184_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3317_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1184_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1200_q ),
	.datad(\memory1_inst|RAM_inst|RW~3317_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3318_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3318 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \memory1_inst|RAM_inst|RW~408 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~408 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~424feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~424feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~424feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~424feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~424feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \memory1_inst|RAM_inst|RW~424 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~424 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~424 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3319 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3319_combout  = (\address[1]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~424_q )))) # (!\address[1]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~408_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~408_q ),
	.datad(\memory1_inst|RAM_inst|RW~424_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3319_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3319 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \memory1_inst|RAM_inst|RW~432 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~432 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~432 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \memory1_inst|RAM_inst|RW~416 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~416 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3320 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3320_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3319_combout  & (\memory1_inst|RAM_inst|RW~432_q )) # (!\memory1_inst|RAM_inst|RW~3319_combout  & ((\memory1_inst|RAM_inst|RW~416_q ))))) # (!\address[0]~input_o 
//  & (\memory1_inst|RAM_inst|RW~3319_combout ))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3319_combout ),
	.datac(\memory1_inst|RAM_inst|RW~432_q ),
	.datad(\memory1_inst|RAM_inst|RW~416_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3320_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3320 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~3320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~160feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~160feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~160feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~160feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~160feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N29
dffeas \memory1_inst|RAM_inst|RW~160 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~160 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y17_N13
dffeas \memory1_inst|RAM_inst|RW~176 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~176 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \memory1_inst|RAM_inst|RW~152 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~152 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N7
dffeas \memory1_inst|RAM_inst|RW~168 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~168 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~168 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3321 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3321_combout  = (\address[1]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~168_q )))) # (!\address[1]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~152_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~152_q ),
	.datad(\memory1_inst|RAM_inst|RW~168_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3321_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3321 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3322 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3322_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3321_combout  & ((\memory1_inst|RAM_inst|RW~176_q ))) # (!\memory1_inst|RAM_inst|RW~3321_combout  & (\memory1_inst|RAM_inst|RW~160_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3321_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~160_q ),
	.datac(\memory1_inst|RAM_inst|RW~176_q ),
	.datad(\memory1_inst|RAM_inst|RW~3321_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3322_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3322 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3323 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3323_combout  = (\address[7]~input_o  & (\address[5]~input_o )) # (!\address[7]~input_o  & ((\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~3320_combout )) # (!\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~3322_combout 
// )))))

	.dataa(\address[7]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3320_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3322_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3323_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3323 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~3323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3326 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3326_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~3323_combout  & (\memory1_inst|RAM_inst|RW~3325_combout )) # (!\memory1_inst|RAM_inst|RW~3323_combout  & ((\memory1_inst|RAM_inst|RW~3318_combout ))))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~3323_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3325_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3318_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3323_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3326_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3326 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3327 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3327_combout  = (\address[2]~input_o  & (\address[6]~input_o )) # (!\address[2]~input_o  & ((\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~3316_combout )) # (!\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~3326_combout 
// )))))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3316_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3326_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3327_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3327 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~3327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N15
dffeas \memory1_inst|RAM_inst|RW~464 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~464 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \memory1_inst|RAM_inst|RW~1488 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1488 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1488 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N31
dffeas \memory1_inst|RAM_inst|RW~456 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3563_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~456 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \memory1_inst|RAM_inst|RW~1480 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1480 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1480 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3304 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3304_combout  = (\address[7]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1480_q )))) # (!\address[7]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~456_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~456_q ),
	.datad(\memory1_inst|RAM_inst|RW~1480_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3304_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3304 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3305 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3305_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3304_combout  & ((\memory1_inst|RAM_inst|RW~1488_q ))) # (!\memory1_inst|RAM_inst|RW~3304_combout  & (\memory1_inst|RAM_inst|RW~464_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3304_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~464_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1488_q ),
	.datad(\memory1_inst|RAM_inst|RW~3304_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3305_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3305 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1232feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1232feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1232feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1232feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1232feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N11
dffeas \memory1_inst|RAM_inst|RW~1232 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1232 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1232 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N15
dffeas \memory1_inst|RAM_inst|RW~208 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~208 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N27
dffeas \memory1_inst|RAM_inst|RW~200 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~200 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N21
dffeas \memory1_inst|RAM_inst|RW~1224 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1224 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3297 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3297_combout  = (\address[7]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1224_q )))) # (!\address[7]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~200_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~200_q ),
	.datad(\memory1_inst|RAM_inst|RW~1224_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3297_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3297 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3298 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3298_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3297_combout  & (\memory1_inst|RAM_inst|RW~1232_q )) # (!\memory1_inst|RAM_inst|RW~3297_combout  & ((\memory1_inst|RAM_inst|RW~208_q ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3297_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1232_q ),
	.datac(\memory1_inst|RAM_inst|RW~208_q ),
	.datad(\memory1_inst|RAM_inst|RW~3297_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3298_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3298 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N29
dffeas \memory1_inst|RAM_inst|RW~184 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~184 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N3
dffeas \memory1_inst|RAM_inst|RW~1208 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1208 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1208 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3301 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3301_combout  = (\address[0]~input_o  & (\address[7]~input_o )) # (!\address[0]~input_o  & ((\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~1208_q ))) # (!\address[7]~input_o  & (\memory1_inst|RAM_inst|RW~184_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~184_q ),
	.datad(\memory1_inst|RAM_inst|RW~1208_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3301_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3301 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y4_N23
dffeas \memory1_inst|RAM_inst|RW~1216 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1216 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~192feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~192feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~192feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~192feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~192feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \memory1_inst|RAM_inst|RW~192 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~192 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~192 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3302 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3302_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3301_combout  & (\memory1_inst|RAM_inst|RW~1216_q )) # (!\memory1_inst|RAM_inst|RW~3301_combout  & ((\memory1_inst|RAM_inst|RW~192_q ))))) # 
// (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~3301_combout ))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3301_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1216_q ),
	.datad(\memory1_inst|RAM_inst|RW~192_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3302_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3302 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~3302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N5
dffeas \memory1_inst|RAM_inst|RW~448 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~448 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~448 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \memory1_inst|RAM_inst|RW~1472 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1472 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1472 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~440 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~440 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~440 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1464feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1464feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1464feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1464feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1464feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \memory1_inst|RAM_inst|RW~1464 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1464feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1464 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1464 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3299 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3299_combout  = (\address[7]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1464_q )))) # (!\address[7]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~440_q )))

	.dataa(\address[7]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~440_q ),
	.datad(\memory1_inst|RAM_inst|RW~1464_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3299_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3299 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3300 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3300_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3299_combout  & ((\memory1_inst|RAM_inst|RW~1472_q ))) # (!\memory1_inst|RAM_inst|RW~3299_combout  & (\memory1_inst|RAM_inst|RW~448_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3299_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~448_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1472_q ),
	.datad(\memory1_inst|RAM_inst|RW~3299_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3300_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3300 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3303 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3303_combout  = (\address[5]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~3300_combout )))) # (!\address[5]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~3302_combout )))

	.dataa(\address[5]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3302_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3300_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3303_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3303 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3306 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3306_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~3303_combout  & (\memory1_inst|RAM_inst|RW~3305_combout )) # (!\memory1_inst|RAM_inst|RW~3303_combout  & ((\memory1_inst|RAM_inst|RW~3298_combout ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~3303_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3305_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3298_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3303_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3306_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3306 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~720feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~720feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~720feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~720feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~720feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N9
dffeas \memory1_inst|RAM_inst|RW~720 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~720feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~720 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N17
dffeas \memory1_inst|RAM_inst|RW~976 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~976 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N1
dffeas \memory1_inst|RAM_inst|RW~712 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~712 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~712 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \memory1_inst|RAM_inst|RW~968 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~968 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~968 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3328 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3328_combout  = (\address[0]~input_o  & (\address[5]~input_o )) # (!\address[0]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~968_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~712_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~712_q ),
	.datad(\memory1_inst|RAM_inst|RW~968_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3328_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3328 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3329 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3329_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3328_combout  & ((\memory1_inst|RAM_inst|RW~976_q ))) # (!\memory1_inst|RAM_inst|RW~3328_combout  & (\memory1_inst|RAM_inst|RW~720_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3328_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~720_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~976_q ),
	.datad(\memory1_inst|RAM_inst|RW~3328_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3329_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3329 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1744feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1744feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1744feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1744feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1744feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N5
dffeas \memory1_inst|RAM_inst|RW~1744 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1744feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1744 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1744 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N23
dffeas \memory1_inst|RAM_inst|RW~2000 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2000 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2000 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N31
dffeas \memory1_inst|RAM_inst|RW~1736 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1736 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1736 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1992feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1992feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1992feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1992feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1992feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \memory1_inst|RAM_inst|RW~1992 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1992feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1992 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1992 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y6_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3335 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3335_combout  = (\address[5]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1992_q )))) # (!\address[5]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1736_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1736_q ),
	.datad(\memory1_inst|RAM_inst|RW~1992_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3335_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3335 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3336 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3336_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3335_combout  & ((\memory1_inst|RAM_inst|RW~2000_q ))) # (!\memory1_inst|RAM_inst|RW~3335_combout  & (\memory1_inst|RAM_inst|RW~1744_q )))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~3335_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1744_q ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2000_q ),
	.datad(\memory1_inst|RAM_inst|RW~3335_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3336_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3336 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \memory1_inst|RAM_inst|RW~1720 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1720 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1720 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \memory1_inst|RAM_inst|RW~1976 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1976 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1976 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3330 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3330_combout  = (\address[5]~input_o  & ((\address[0]~input_o ) # ((\memory1_inst|RAM_inst|RW~1976_q )))) # (!\address[5]~input_o  & (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~1720_q )))

	.dataa(\address[5]~input_o ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1720_q ),
	.datad(\memory1_inst|RAM_inst|RW~1976_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3330_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3330 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y16_N9
dffeas \memory1_inst|RAM_inst|RW~1984 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1984 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1984 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1728feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1728feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1728feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1728feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1728feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~1728 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1728feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1728 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1728 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3331 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3331_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3330_combout  & (\memory1_inst|RAM_inst|RW~1984_q )) # (!\memory1_inst|RAM_inst|RW~3330_combout  & ((\memory1_inst|RAM_inst|RW~1728_q ))))) # 
// (!\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~3330_combout ))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3330_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1984_q ),
	.datad(\memory1_inst|RAM_inst|RW~1728_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3331_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3331 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~3331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y16_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~704feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~704feeder_combout  = \data_in[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[7]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~704feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~704feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~704feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y16_N15
dffeas \memory1_inst|RAM_inst|RW~704 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~704feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~704 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~704 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N7
dffeas \memory1_inst|RAM_inst|RW~960 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~960 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~960 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N27
dffeas \memory1_inst|RAM_inst|RW~696 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~696 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~696 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N11
dffeas \memory1_inst|RAM_inst|RW~952 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~952 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~952 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3332 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3332_combout  = (\address[0]~input_o  & (\address[5]~input_o )) # (!\address[0]~input_o  & ((\address[5]~input_o  & ((\memory1_inst|RAM_inst|RW~952_q ))) # (!\address[5]~input_o  & (\memory1_inst|RAM_inst|RW~696_q ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~696_q ),
	.datad(\memory1_inst|RAM_inst|RW~952_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3332_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3332 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~3332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3333 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3333_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~3332_combout  & ((\memory1_inst|RAM_inst|RW~960_q ))) # (!\memory1_inst|RAM_inst|RW~3332_combout  & (\memory1_inst|RAM_inst|RW~704_q )))) # (!\address[0]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~3332_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~704_q ),
	.datac(\memory1_inst|RAM_inst|RW~960_q ),
	.datad(\memory1_inst|RAM_inst|RW~3332_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3333_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3333 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~3333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3334 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3334_combout  = (\address[7]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~3331_combout )))) # (!\address[7]~input_o  & (!\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~3333_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3331_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3333_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3334_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3334 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~3334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y16_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3337 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3337_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~3334_combout  & ((\memory1_inst|RAM_inst|RW~3336_combout ))) # (!\memory1_inst|RAM_inst|RW~3334_combout  & (\memory1_inst|RAM_inst|RW~3329_combout )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~3334_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~3329_combout ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3336_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3334_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3337_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3337 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~3337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3338 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3338_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~3327_combout  & ((\memory1_inst|RAM_inst|RW~3337_combout ))) # (!\memory1_inst|RAM_inst|RW~3327_combout  & (\memory1_inst|RAM_inst|RW~3306_combout )))) # 
// (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~3327_combout ))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3327_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3306_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3337_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3338_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3338 .lut_mask = 16'hEC64;
defparam \memory1_inst|RAM_inst|RW~3338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3381 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3381_combout  = (\address[4]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~3338_combout )))) # (!\address[4]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~3380_combout )))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~3380_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3338_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3381_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3381 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~3381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y10_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~3424 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~3424_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~3381_combout  & (\memory1_inst|RAM_inst|RW~3423_combout )) # (!\memory1_inst|RAM_inst|RW~3381_combout  & ((\memory1_inst|RAM_inst|RW~3296_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~3381_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~3423_combout ),
	.datac(\memory1_inst|RAM_inst|RW~3296_combout ),
	.datad(\memory1_inst|RAM_inst|RW~3381_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~3424_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~3424 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~3424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y10_N5
dffeas \memory1_inst|RAM_inst|data_out[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~3424_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|data_out[7] .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N8
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[7]~12 (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out[7]~12_combout  = (\memory1_inst|input_mux_inst|data_out[4]~2_combout  & (((\memory1_inst|input_mux_inst|data_out[4]~3_combout )))) # (!\memory1_inst|input_mux_inst|data_out[4]~2_combout  & 
// ((\memory1_inst|input_mux_inst|data_out[4]~3_combout  & (\memory1_inst|ROM_inst|data_out [7])) # (!\memory1_inst|input_mux_inst|data_out[4]~3_combout  & ((\memory1_inst|RAM_inst|data_out [7])))))

	.dataa(\memory1_inst|ROM_inst|data_out [7]),
	.datab(\memory1_inst|RAM_inst|data_out [7]),
	.datac(\memory1_inst|input_mux_inst|data_out[4]~2_combout ),
	.datad(\memory1_inst|input_mux_inst|data_out[4]~3_combout ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[7]~12 .lut_mask = 16'hFA0C;
defparam \memory1_inst|input_mux_inst|data_out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N5
dffeas \memory1_inst|output_ports_inst|port_out_01[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|output_ports_inst|process_01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_01 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_01[7] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_01[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y18_N7
dffeas \memory1_inst|output_ports_inst|port_out_00[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[7]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|output_ports_inst|process_00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_00 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_00[7] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_00[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N6
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[7] (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out [7] = (\memory1_inst|input_mux_inst|data_out[7]~12_combout  & (((\memory1_inst|output_ports_inst|port_out_00 [7]) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout )))) # 
// (!\memory1_inst|input_mux_inst|data_out[7]~12_combout  & (\memory1_inst|output_ports_inst|port_out_01 [7] & ((\memory1_inst|input_mux_inst|data_out[4]~13_combout ))))

	.dataa(\memory1_inst|input_mux_inst|data_out[7]~12_combout ),
	.datab(\memory1_inst|output_ports_inst|port_out_01 [7]),
	.datac(\memory1_inst|output_ports_inst|port_out_00 [7]),
	.datad(\memory1_inst|input_mux_inst|data_out[4]~13_combout ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out [7]),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[7] .lut_mask = 16'hE4AA;
defparam \memory1_inst|input_mux_inst|data_out[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N8
cycloneiii_io_ibuf \data_in[6]~input (
	.i(data_in[6]),
	.ibar(gnd),
	.o(\data_in[6]~input_o ));
// synopsys translate_off
defparam \data_in[6]~input .bus_hold = "false";
defparam \data_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X14_Y18_N13
dffeas \memory1_inst|output_ports_inst|port_out_01[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|output_ports_inst|process_01~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_01 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_01[6] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_01[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N19
dffeas \memory1_inst|RAM_inst|RW~1671 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1671 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1671 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N21
dffeas \memory1_inst|RAM_inst|RW~1655 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1655 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1655 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1159feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1159feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1159feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1159feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1159feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N5
dffeas \memory1_inst|RAM_inst|RW~1159 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1159feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1159 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1159 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N5
dffeas \memory1_inst|RAM_inst|RW~1143 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3461_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1143 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2755 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2755_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1159_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1143_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1159_q ),
	.datad(\memory1_inst|RAM_inst|RW~1143_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2755_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2755 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2755 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2756 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2756_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2755_combout  & (\memory1_inst|RAM_inst|RW~1671_q )) # (!\memory1_inst|RAM_inst|RW~2755_combout  & ((\memory1_inst|RAM_inst|RW~1655_q ))))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2755_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1671_q ),
	.datac(\memory1_inst|RAM_inst|RW~1655_q ),
	.datad(\memory1_inst|RAM_inst|RW~2755_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2756_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2756 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2756 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1287feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1287feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1287feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1287feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1287feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \memory1_inst|RAM_inst|RW~1287 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1287feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1287 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1287 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N21
dffeas \memory1_inst|RAM_inst|RW~1799 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1799 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1799 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N7
dffeas \memory1_inst|RAM_inst|RW~1271 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1271 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1271 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N21
dffeas \memory1_inst|RAM_inst|RW~1783 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1783 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1783 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2762 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2762_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1783_q )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1271_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1271_q ),
	.datad(\memory1_inst|RAM_inst|RW~1783_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2762_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2762 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2762 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2763 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2763_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2762_combout  & ((\memory1_inst|RAM_inst|RW~1799_q ))) # (!\memory1_inst|RAM_inst|RW~2762_combout  & (\memory1_inst|RAM_inst|RW~1287_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2762_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1287_q ),
	.datac(\memory1_inst|RAM_inst|RW~1799_q ),
	.datad(\memory1_inst|RAM_inst|RW~2762_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2763_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2763 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2763 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N29
dffeas \memory1_inst|RAM_inst|RW~1591 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3470_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1591 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1591 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N17
dffeas \memory1_inst|RAM_inst|RW~1607 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3485_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1607 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1607 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N23
dffeas \memory1_inst|RAM_inst|RW~1079 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3472_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1079_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1079 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1079 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~1095 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3487_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1095_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1095 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1095 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y6_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2759 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2759_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1095_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1079_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1079_q ),
	.datad(\memory1_inst|RAM_inst|RW~1095_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2759_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2759 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2759 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y8_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2760 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2760_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2759_combout  & ((\memory1_inst|RAM_inst|RW~1607_q ))) # (!\memory1_inst|RAM_inst|RW~2759_combout  & (\memory1_inst|RAM_inst|RW~1591_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2759_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1591_q ),
	.datac(\memory1_inst|RAM_inst|RW~1607_q ),
	.datad(\memory1_inst|RAM_inst|RW~2759_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2760_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2760 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2760 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y6_N3
dffeas \memory1_inst|RAM_inst|RW~1223 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3486_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1223 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1223 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N15
dffeas \memory1_inst|RAM_inst|RW~1735 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3488_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1735 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1735 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N3
dffeas \memory1_inst|RAM_inst|RW~1207 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3471_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1207 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1719feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1719feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1719feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1719feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1719feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \memory1_inst|RAM_inst|RW~1719 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3473_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1719 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1719 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y6_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2757 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2757_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1719_q )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1207_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1207_q ),
	.datad(\memory1_inst|RAM_inst|RW~1719_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2757_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2757 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2757 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2758 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2758_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2757_combout  & ((\memory1_inst|RAM_inst|RW~1735_q ))) # (!\memory1_inst|RAM_inst|RW~2757_combout  & (\memory1_inst|RAM_inst|RW~1223_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2757_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1223_q ),
	.datac(\memory1_inst|RAM_inst|RW~1735_q ),
	.datad(\memory1_inst|RAM_inst|RW~2757_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2758_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2758 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2758 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2761 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2761_combout  = (\address[3]~input_o  & (((\address[4]~input_o )))) # (!\address[3]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2758_combout ))) # (!\address[4]~input_o  & 
// (\memory1_inst|RAM_inst|RW~2760_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2760_combout ),
	.datab(\address[3]~input_o ),
	.datac(\address[4]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2758_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2761_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2761 .lut_mask = 16'hF2C2;
defparam \memory1_inst|RAM_inst|RW~2761 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2764 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2764_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2761_combout  & ((\memory1_inst|RAM_inst|RW~2763_combout ))) # (!\memory1_inst|RAM_inst|RW~2761_combout  & (\memory1_inst|RAM_inst|RW~2756_combout )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2761_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2756_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2763_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2761_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2764_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2764 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2764 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1255feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1255feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1255feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1255feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1255feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N23
dffeas \memory1_inst|RAM_inst|RW~1255 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3467_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1255 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1255 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y11_N1
dffeas \memory1_inst|RAM_inst|RW~1767 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3465_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1767 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1767 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~1239 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3453_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1239 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1239 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y10_N15
dffeas \memory1_inst|RAM_inst|RW~1751 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1751 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1751 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2772 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2772_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1751_q )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1239_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1239_q ),
	.datad(\memory1_inst|RAM_inst|RW~1751_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2772_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2772 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2772 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2773 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2773_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2772_combout  & ((\memory1_inst|RAM_inst|RW~1767_q ))) # (!\memory1_inst|RAM_inst|RW~2772_combout  & (\memory1_inst|RAM_inst|RW~1255_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2772_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1255_q ),
	.datac(\memory1_inst|RAM_inst|RW~1767_q ),
	.datad(\memory1_inst|RAM_inst|RW~2772_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2773_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2773 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2773 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1639feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1639feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1639feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1639feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1639feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y13_N21
dffeas \memory1_inst|RAM_inst|RW~1639 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1639feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1639 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1639 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y6_N3
dffeas \memory1_inst|RAM_inst|RW~1623 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1623 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1623 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y5_N19
dffeas \memory1_inst|RAM_inst|RW~1111 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3463_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1111 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y13_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1127feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1127feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1127feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1127feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1127feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y13_N11
dffeas \memory1_inst|RAM_inst|RW~1127 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3459_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1127 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y5_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2765 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2765_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1127_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1111_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1111_q ),
	.datad(\memory1_inst|RAM_inst|RW~1127_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2765_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2765 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2765 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y6_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2766 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2766_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2765_combout  & (\memory1_inst|RAM_inst|RW~1639_q )) # (!\memory1_inst|RAM_inst|RW~2765_combout  & ((\memory1_inst|RAM_inst|RW~1623_q ))))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2765_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1639_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1623_q ),
	.datad(\memory1_inst|RAM_inst|RW~2765_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2766_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2766 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2766 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~1175 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3481_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1175 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1175 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N1
dffeas \memory1_inst|RAM_inst|RW~1687 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3483_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1687 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1687 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y8_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2767 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2767_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1687_q )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1175_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1175_q ),
	.datad(\memory1_inst|RAM_inst|RW~1687_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2767_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2767 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2767 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y7_N29
dffeas \memory1_inst|RAM_inst|RW~1703 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3478_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1703 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1703 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1191feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1191feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1191feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1191feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1191feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \memory1_inst|RAM_inst|RW~1191 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3475_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1191 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y7_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2768 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2768_combout  = (\memory1_inst|RAM_inst|RW~2767_combout  & (((\memory1_inst|RAM_inst|RW~1703_q )) # (!\address[1]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2767_combout  & (\address[1]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~1191_q ))))

	.dataa(\memory1_inst|RAM_inst|RW~2767_combout ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1703_q ),
	.datad(\memory1_inst|RAM_inst|RW~1191_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2768_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2768 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2768 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y10_N1
dffeas \memory1_inst|RAM_inst|RW~1559 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3480_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1559 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1559 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N29
dffeas \memory1_inst|RAM_inst|RW~1575 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3476_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1575 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1575 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N15
dffeas \memory1_inst|RAM_inst|RW~1047 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3482_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1047 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1047 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \memory1_inst|RAM_inst|RW~1063 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3477_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1063_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1063 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1063 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2769 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2769_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1063_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1047_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1047_q ),
	.datad(\memory1_inst|RAM_inst|RW~1063_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2769_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2769 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2769 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y13_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2770 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2770_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2769_combout  & ((\memory1_inst|RAM_inst|RW~1575_q ))) # (!\memory1_inst|RAM_inst|RW~2769_combout  & (\memory1_inst|RAM_inst|RW~1559_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2769_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1559_q ),
	.datac(\memory1_inst|RAM_inst|RW~1575_q ),
	.datad(\memory1_inst|RAM_inst|RW~2769_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2770_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2770 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2770 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2771 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2771_combout  = (\address[3]~input_o  & (\address[4]~input_o )) # (!\address[3]~input_o  & ((\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2768_combout )) # (!\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2770_combout 
// )))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2768_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2770_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2771_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2771 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2771 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2774 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2774_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2771_combout  & (\memory1_inst|RAM_inst|RW~2773_combout )) # (!\memory1_inst|RAM_inst|RW~2771_combout  & ((\memory1_inst|RAM_inst|RW~2766_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2771_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2773_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2766_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2771_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2774_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2774 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2774 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2775 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2775_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2764_combout )) # (!\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2774_combout 
// )))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2764_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2774_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2775_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2775 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2775 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \memory1_inst|RAM_inst|RW~1775 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3493_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1775 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1775 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N23
dffeas \memory1_inst|RAM_inst|RW~1263 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3490_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1263 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1263 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N27
dffeas \memory1_inst|RAM_inst|RW~1247 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3500_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1247 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1247 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1759feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1759feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1759feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1759feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1759feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y4_N21
dffeas \memory1_inst|RAM_inst|RW~1759 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3503_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1759 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1759 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2752 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2752_combout  = (\address[1]~input_o  & (\address[6]~input_o )) # (!\address[1]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1759_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1247_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1247_q ),
	.datad(\memory1_inst|RAM_inst|RW~1759_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2752_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2752 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2752 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y10_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2753 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2753_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2752_combout  & (\memory1_inst|RAM_inst|RW~1775_q )) # (!\memory1_inst|RAM_inst|RW~2752_combout  & ((\memory1_inst|RAM_inst|RW~1263_q ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2752_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1775_q ),
	.datac(\memory1_inst|RAM_inst|RW~1263_q ),
	.datad(\memory1_inst|RAM_inst|RW~2752_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2753_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2753 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2753 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y7_N15
dffeas \memory1_inst|RAM_inst|RW~1711 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1711 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1711 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N13
dffeas \memory1_inst|RAM_inst|RW~1199 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3435_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1199 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1199 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N11
dffeas \memory1_inst|RAM_inst|RW~1183 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1183 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1183 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N13
dffeas \memory1_inst|RAM_inst|RW~1695 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3443_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1695 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1695 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2745 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2745_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1695_q )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1183_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1183_q ),
	.datad(\memory1_inst|RAM_inst|RW~1695_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2745_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2745 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y7_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2746 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2746_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2745_combout  & (\memory1_inst|RAM_inst|RW~1711_q )) # (!\memory1_inst|RAM_inst|RW~2745_combout  & ((\memory1_inst|RAM_inst|RW~1199_q ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2745_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1711_q ),
	.datac(\memory1_inst|RAM_inst|RW~1199_q ),
	.datad(\memory1_inst|RAM_inst|RW~2745_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2746_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2746 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2746 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y10_N1
dffeas \memory1_inst|RAM_inst|RW~1119 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3502_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1119 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1119 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N19
dffeas \memory1_inst|RAM_inst|RW~1135 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3492_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1135 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2747 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2747_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1135_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1119_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1119_q ),
	.datad(\memory1_inst|RAM_inst|RW~1135_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2747_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2747 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2747 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N5
dffeas \memory1_inst|RAM_inst|RW~1647 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3491_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1647 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1647 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N19
dffeas \memory1_inst|RAM_inst|RW~1631 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3501_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1631 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1631 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2748 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2748_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2747_combout  & (\memory1_inst|RAM_inst|RW~1647_q )) # (!\memory1_inst|RAM_inst|RW~2747_combout  & ((\memory1_inst|RAM_inst|RW~1631_q ))))) # 
// (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~2747_combout ))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2747_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1647_q ),
	.datad(\memory1_inst|RAM_inst|RW~1631_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2748_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2748 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2748 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N3
dffeas \memory1_inst|RAM_inst|RW~1567 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3441_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1567 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1567 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \memory1_inst|RAM_inst|RW~1583 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3436_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1583 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1583 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N23
dffeas \memory1_inst|RAM_inst|RW~1055 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1055 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1055 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y10_N21
dffeas \memory1_inst|RAM_inst|RW~1071 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3437_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1071_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1071 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1071 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2749 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2749_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1071_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1055_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1055_q ),
	.datad(\memory1_inst|RAM_inst|RW~1071_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2749_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2749 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2749 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2750 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2750_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2749_combout  & ((\memory1_inst|RAM_inst|RW~1583_q ))) # (!\memory1_inst|RAM_inst|RW~2749_combout  & (\memory1_inst|RAM_inst|RW~1567_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2749_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1567_q ),
	.datac(\memory1_inst|RAM_inst|RW~1583_q ),
	.datad(\memory1_inst|RAM_inst|RW~2749_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2750_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2750 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2750 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2751 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2751_combout  = (\address[3]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~2748_combout )))) # (!\address[3]~input_o  & (!\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2750_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2748_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2750_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2751_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2751 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2751 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2754 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2754_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2751_combout  & (\memory1_inst|RAM_inst|RW~2753_combout )) # (!\memory1_inst|RAM_inst|RW~2751_combout  & ((\memory1_inst|RAM_inst|RW~2746_combout ))))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2751_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2753_combout ),
	.datab(\memory1_inst|RAM_inst|RW~2746_combout ),
	.datac(\address[4]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2751_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2754_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2754 .lut_mask = 16'hAFC0;
defparam \memory1_inst|RAM_inst|RW~2754 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y7_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1295feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1295feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1295feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1295feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1295feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y7_N23
dffeas \memory1_inst|RAM_inst|RW~1295 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3505_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1295 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1295 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N13
dffeas \memory1_inst|RAM_inst|RW~1807 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3508_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1807 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1807 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \memory1_inst|RAM_inst|RW~1279 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3495_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1279 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1279 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N31
dffeas \memory1_inst|RAM_inst|RW~1791 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3498_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1791 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1791 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y4_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2783 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2783_combout  = (\address[1]~input_o  & (\address[6]~input_o )) # (!\address[1]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1791_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1279_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1279_q ),
	.datad(\memory1_inst|RAM_inst|RW~1791_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2783_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2783 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2783 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2784 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2784_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2783_combout  & ((\memory1_inst|RAM_inst|RW~1807_q ))) # (!\memory1_inst|RAM_inst|RW~2783_combout  & (\memory1_inst|RAM_inst|RW~1295_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2783_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1295_q ),
	.datac(\memory1_inst|RAM_inst|RW~1807_q ),
	.datad(\memory1_inst|RAM_inst|RW~2783_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2784_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2784 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2784 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \memory1_inst|RAM_inst|RW~1679 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3506_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1679 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1679 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y6_N21
dffeas \memory1_inst|RAM_inst|RW~1151 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3497_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1151 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1167feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1167feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1167feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N27
dffeas \memory1_inst|RAM_inst|RW~1167 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3507_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1167 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2776 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2776_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1167_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1151_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1151_q ),
	.datad(\memory1_inst|RAM_inst|RW~1167_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2776_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2776 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2776 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y6_N9
dffeas \memory1_inst|RAM_inst|RW~1663 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3496_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1663 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1663 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2777 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2777_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2776_combout  & (\memory1_inst|RAM_inst|RW~1679_q )) # (!\memory1_inst|RAM_inst|RW~2776_combout  & ((\memory1_inst|RAM_inst|RW~1663_q ))))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2776_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1679_q ),
	.datac(\memory1_inst|RAM_inst|RW~2776_combout ),
	.datad(\memory1_inst|RAM_inst|RW~1663_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2777_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2777 .lut_mask = 16'hDAD0;
defparam \memory1_inst|RAM_inst|RW~2777 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1599feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1599feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1599feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1599feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1599feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~1599 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1599feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3427_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1599 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1599 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \memory1_inst|RAM_inst|RW~1615 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3445_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1615 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1615 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \memory1_inst|RAM_inst|RW~1087 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3431_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1087_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1087 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1087 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1103feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1103feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1103feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \memory1_inst|RAM_inst|RW~1103 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3447_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1103 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2780 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2780_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1103_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1087_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1087_q ),
	.datad(\memory1_inst|RAM_inst|RW~1103_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2780_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2780 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2780 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2781 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2781_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2780_combout  & ((\memory1_inst|RAM_inst|RW~1615_q ))) # (!\memory1_inst|RAM_inst|RW~2780_combout  & (\memory1_inst|RAM_inst|RW~1599_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2780_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1599_q ),
	.datac(\memory1_inst|RAM_inst|RW~1615_q ),
	.datad(\memory1_inst|RAM_inst|RW~2780_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2781_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2781 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2781 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N13
dffeas \memory1_inst|RAM_inst|RW~1231 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1231 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1231 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N27
dffeas \memory1_inst|RAM_inst|RW~1743 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1743 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1743 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N1
dffeas \memory1_inst|RAM_inst|RW~1215 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3429_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1215 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1727feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1727feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1727feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1727feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1727feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y3_N25
dffeas \memory1_inst|RAM_inst|RW~1727 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3433_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1727 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1727 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2778 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2778_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~1727_q )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1215_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1215_q ),
	.datad(\memory1_inst|RAM_inst|RW~1727_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2778_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2778 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2778 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2779 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2779_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2778_combout  & ((\memory1_inst|RAM_inst|RW~1743_q ))) # (!\memory1_inst|RAM_inst|RW~2778_combout  & (\memory1_inst|RAM_inst|RW~1231_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2778_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1231_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1743_q ),
	.datad(\memory1_inst|RAM_inst|RW~2778_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2779_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2779 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2779 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2782 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2782_combout  = (\address[4]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~2779_combout )))) # (!\address[4]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~2781_combout )))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2781_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2779_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2782_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2782 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2782 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2785 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2785_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2782_combout  & (\memory1_inst|RAM_inst|RW~2784_combout )) # (!\memory1_inst|RAM_inst|RW~2782_combout  & ((\memory1_inst|RAM_inst|RW~2777_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2782_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2784_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2777_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2782_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2785_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2785 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2785 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2786 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2786_combout  = (\memory1_inst|RAM_inst|RW~2775_combout  & (((\memory1_inst|RAM_inst|RW~2785_combout )) # (!\address[0]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2775_combout  & (\address[0]~input_o  & 
// (\memory1_inst|RAM_inst|RW~2754_combout )))

	.dataa(\memory1_inst|RAM_inst|RW~2775_combout ),
	.datab(\address[0]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2754_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2785_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2786_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2786 .lut_mask = 16'hEA62;
defparam \memory1_inst|RAM_inst|RW~2786 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y18_N13
dffeas \memory1_inst|RAM_inst|RW~1983 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3677_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1983 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1983 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N19
dffeas \memory1_inst|RAM_inst|RW~2047 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2047_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2047 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2047 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \memory1_inst|RAM_inst|RW~1471 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3665_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1471 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1535feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1535feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1535feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1535feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1535feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \memory1_inst|RAM_inst|RW~1535 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1535feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3701_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1535 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2903 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2903_combout  = (\address[6]~input_o  & (\address[3]~input_o )) # (!\address[6]~input_o  & ((\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~1535_q ))) # (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1471_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1471_q ),
	.datad(\memory1_inst|RAM_inst|RW~1535_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2903_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2903 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2903 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2904 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2904_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2903_combout  & ((\memory1_inst|RAM_inst|RW~2047_q ))) # (!\memory1_inst|RAM_inst|RW~2903_combout  & (\memory1_inst|RAM_inst|RW~1983_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2903_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1983_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2047_q ),
	.datad(\memory1_inst|RAM_inst|RW~2903_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2904_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2904 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2904 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y16_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1407feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1407feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1407feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1407feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1407feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y16_N21
dffeas \memory1_inst|RAM_inst|RW~1407 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1407feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3647_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1407 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1407 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N17
dffeas \memory1_inst|RAM_inst|RW~1919 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3659_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1919 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1919 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N5
dffeas \memory1_inst|RAM_inst|RW~1343 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3682_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1343 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1343 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N19
dffeas \memory1_inst|RAM_inst|RW~1855 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3693_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1855 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1855 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2907 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2907_combout  = (\address[3]~input_o  & (\address[6]~input_o )) # (!\address[3]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1855_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1343_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1343_q ),
	.datad(\memory1_inst|RAM_inst|RW~1855_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2907_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2907 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2907 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2908 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2908_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2907_combout  & ((\memory1_inst|RAM_inst|RW~1919_q ))) # (!\memory1_inst|RAM_inst|RW~2907_combout  & (\memory1_inst|RAM_inst|RW~1407_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2907_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1407_q ),
	.datac(\memory1_inst|RAM_inst|RW~1919_q ),
	.datad(\memory1_inst|RAM_inst|RW~2907_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2908_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2908 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2908 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1423feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1423feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1423feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1423feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1423feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y12_N21
dffeas \memory1_inst|RAM_inst|RW~1423 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3649_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1423 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1423 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y14_N23
dffeas \memory1_inst|RAM_inst|RW~1935 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3662_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1935 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1935 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \memory1_inst|RAM_inst|RW~1359 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3684_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1359 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1359 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \memory1_inst|RAM_inst|RW~1871 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3696_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1871 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1871 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2905 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2905_combout  = (\address[3]~input_o  & (\address[6]~input_o )) # (!\address[3]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1871_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1359_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1359_q ),
	.datad(\memory1_inst|RAM_inst|RW~1871_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2905_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2905 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2905 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y14_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2906 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2906_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2905_combout  & ((\memory1_inst|RAM_inst|RW~1935_q ))) # (!\memory1_inst|RAM_inst|RW~2905_combout  & (\memory1_inst|RAM_inst|RW~1423_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2905_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1423_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1935_q ),
	.datad(\memory1_inst|RAM_inst|RW~2905_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2906_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2906 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2906 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2909 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2909_combout  = (\address[4]~input_o  & (\address[1]~input_o )) # (!\address[4]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2906_combout ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~2908_combout 
// ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2908_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2906_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2909_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2909 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2909 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N3
dffeas \memory1_inst|RAM_inst|RW~1999 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3680_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1999 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1999 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N5
dffeas \memory1_inst|RAM_inst|RW~2063 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2063_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2063 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2063 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N23
dffeas \memory1_inst|RAM_inst|RW~1487 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3667_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1487 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1487 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \memory1_inst|RAM_inst|RW~1551 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3709_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1551 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2910 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2910_combout  = (\address[3]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~1551_q )))) # (!\address[3]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1487_q )))

	.dataa(\address[3]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1487_q ),
	.datad(\memory1_inst|RAM_inst|RW~1551_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2910_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2910 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2910 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y16_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2911 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2911_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2910_combout  & ((\memory1_inst|RAM_inst|RW~2063_q ))) # (!\memory1_inst|RAM_inst|RW~2910_combout  & (\memory1_inst|RAM_inst|RW~1999_q )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2910_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1999_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2063_q ),
	.datad(\memory1_inst|RAM_inst|RW~2910_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2911_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2911 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2911 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2912 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2912_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2909_combout  & ((\memory1_inst|RAM_inst|RW~2911_combout ))) # (!\memory1_inst|RAM_inst|RW~2909_combout  & (\memory1_inst|RAM_inst|RW~2904_combout )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2909_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2904_combout ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2909_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2911_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2912_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2912 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~2912 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \memory1_inst|RAM_inst|RW~1967 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3678_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1967 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1967 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N15
dffeas \memory1_inst|RAM_inst|RW~1951 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3679_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1951 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1951 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y14_N21
dffeas \memory1_inst|RAM_inst|RW~1823 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3695_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1823 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1823 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y10_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1839feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1839feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1839feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1839feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1839feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \memory1_inst|RAM_inst|RW~1839 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1839feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3694_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1839 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1839 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y14_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2872 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2872_combout  = (\address[4]~input_o  & (\address[1]~input_o )) # (!\address[4]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1839_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1823_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1823_q ),
	.datad(\memory1_inst|RAM_inst|RW~1839_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2872_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2872 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2872 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2873 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2873_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2872_combout  & (\memory1_inst|RAM_inst|RW~1967_q )) # (!\memory1_inst|RAM_inst|RW~2872_combout  & ((\memory1_inst|RAM_inst|RW~1951_q ))))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2872_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1967_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1951_q ),
	.datad(\memory1_inst|RAM_inst|RW~2872_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2873_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2873 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2873 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y13_N21
dffeas \memory1_inst|RAM_inst|RW~1903 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3660_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1903 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1903 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y13_N19
dffeas \memory1_inst|RAM_inst|RW~2031 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2031 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2031 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N7
dffeas \memory1_inst|RAM_inst|RW~1887 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3661_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1887 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1887 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y17_N1
dffeas \memory1_inst|RAM_inst|RW~2015 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2015 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2015 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y17_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2879 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2879_combout  = (\address[1]~input_o  & (\address[4]~input_o )) # (!\address[1]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2015_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1887_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1887_q ),
	.datad(\memory1_inst|RAM_inst|RW~2015_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2879_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2879 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2879 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y13_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2880 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2880_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2879_combout  & ((\memory1_inst|RAM_inst|RW~2031_q ))) # (!\memory1_inst|RAM_inst|RW~2879_combout  & (\memory1_inst|RAM_inst|RW~1903_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2879_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1903_q ),
	.datac(\memory1_inst|RAM_inst|RW~2031_q ),
	.datad(\memory1_inst|RAM_inst|RW~2879_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2880_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2880 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2880 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1391feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1391feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1391feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1391feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1391feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N27
dffeas \memory1_inst|RAM_inst|RW~1391 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1391feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3646_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1391 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1391 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y17_N25
dffeas \memory1_inst|RAM_inst|RW~1519 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3711_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1519 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1519 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N25
dffeas \memory1_inst|RAM_inst|RW~1375 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3648_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1375 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1375 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1503feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1503feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1503feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1503feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1503feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y18_N7
dffeas \memory1_inst|RAM_inst|RW~1503 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3703_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1503 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1503 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2874 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2874_combout  = (\address[1]~input_o  & (\address[4]~input_o )) # (!\address[1]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~1503_q ))) # (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1375_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1375_q ),
	.datad(\memory1_inst|RAM_inst|RW~1503_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2874_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2874 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2874 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2875 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2875_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2874_combout  & ((\memory1_inst|RAM_inst|RW~1519_q ))) # (!\memory1_inst|RAM_inst|RW~2874_combout  & (\memory1_inst|RAM_inst|RW~1391_q )))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2874_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1391_q ),
	.datac(\memory1_inst|RAM_inst|RW~1519_q ),
	.datad(\memory1_inst|RAM_inst|RW~2874_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2875_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2875 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2875 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N3
dffeas \memory1_inst|RAM_inst|RW~1439 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3666_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1439 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1439 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \memory1_inst|RAM_inst|RW~1455 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3664_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1455 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1455 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \memory1_inst|RAM_inst|RW~1311 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3683_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1311 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1311 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y13_N31
dffeas \memory1_inst|RAM_inst|RW~1327 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3681_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1327 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2876 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2876_combout  = (\address[4]~input_o  & (\address[1]~input_o )) # (!\address[4]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1327_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1311_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1311_q ),
	.datad(\memory1_inst|RAM_inst|RW~1327_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2876_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2876 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2876 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2877 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2877_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2876_combout  & ((\memory1_inst|RAM_inst|RW~1455_q ))) # (!\memory1_inst|RAM_inst|RW~2876_combout  & (\memory1_inst|RAM_inst|RW~1439_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2876_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1439_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1455_q ),
	.datad(\memory1_inst|RAM_inst|RW~2876_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2877_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2877 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2877 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2878 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2878_combout  = (\address[6]~input_o  & (((\address[3]~input_o )))) # (!\address[6]~input_o  & ((\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~2875_combout )) # (!\address[3]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~2877_combout )))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2875_combout ),
	.datac(\address[3]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2877_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2878_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2878 .lut_mask = 16'hE5E0;
defparam \memory1_inst|RAM_inst|RW~2878 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y15_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2881 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2881_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2878_combout  & ((\memory1_inst|RAM_inst|RW~2880_combout ))) # (!\memory1_inst|RAM_inst|RW~2878_combout  & (\memory1_inst|RAM_inst|RW~2873_combout )))) # 
// (!\address[6]~input_o  & (((\memory1_inst|RAM_inst|RW~2878_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2873_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2880_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2878_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2881_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2881 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2881 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y13_N3
dffeas \memory1_inst|RAM_inst|RW~2007 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2007 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2007 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y13_N11
dffeas \memory1_inst|RAM_inst|RW~2023 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3697_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2023 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2023 .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~1879 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3653_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1879 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1879 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y13_N17
dffeas \memory1_inst|RAM_inst|RW~1895 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3652_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1895 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1895 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2899 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2899_combout  = (\address[1]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1895_q )))) # (!\address[1]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1879_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1879_q ),
	.datad(\memory1_inst|RAM_inst|RW~1895_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2899_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2899 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2899 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y13_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2900 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2900_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2899_combout  & ((\memory1_inst|RAM_inst|RW~2023_q ))) # (!\memory1_inst|RAM_inst|RW~2899_combout  & (\memory1_inst|RAM_inst|RW~2007_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2899_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2007_q ),
	.datac(\memory1_inst|RAM_inst|RW~2023_q ),
	.datad(\memory1_inst|RAM_inst|RW~2899_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2900_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2900 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2900 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y7_N31
dffeas \memory1_inst|RAM_inst|RW~1367 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3657_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1367 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1367 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~1383 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3655_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1383 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y7_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2892 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2892_combout  = (\address[4]~input_o  & (\address[1]~input_o )) # (!\address[4]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1383_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1367_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1367_q ),
	.datad(\memory1_inst|RAM_inst|RW~1383_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2892_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2892 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2892 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y6_N5
dffeas \memory1_inst|RAM_inst|RW~1511 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3699_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1511 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1511 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \memory1_inst|RAM_inst|RW~1495 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3707_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1495 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1495 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y6_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2893 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2893_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2892_combout  & (\memory1_inst|RAM_inst|RW~1511_q )) # (!\memory1_inst|RAM_inst|RW~2892_combout  & ((\memory1_inst|RAM_inst|RW~1495_q ))))) # 
// (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~2892_combout ))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2892_combout ),
	.datac(\memory1_inst|RAM_inst|RW~1511_q ),
	.datad(\memory1_inst|RAM_inst|RW~1495_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2893_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2893 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2893 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N17
dffeas \memory1_inst|RAM_inst|RW~1431 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3675_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1431 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1431 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y12_N15
dffeas \memory1_inst|RAM_inst|RW~1447 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3673_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1447 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1447 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \memory1_inst|RAM_inst|RW~1303 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3691_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1303 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1303 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \memory1_inst|RAM_inst|RW~1319 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3689_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1319 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2896 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2896_combout  = (\address[4]~input_o  & (\address[1]~input_o )) # (!\address[4]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~1319_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~1303_q ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1303_q ),
	.datad(\memory1_inst|RAM_inst|RW~1319_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2896_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2896 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2896 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2897 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2897_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2896_combout  & ((\memory1_inst|RAM_inst|RW~1447_q ))) # (!\memory1_inst|RAM_inst|RW~2896_combout  & (\memory1_inst|RAM_inst|RW~1431_q )))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2896_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1431_q ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1447_q ),
	.datad(\memory1_inst|RAM_inst|RW~2896_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2897_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2897 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2897 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N5
dffeas \memory1_inst|RAM_inst|RW~1815 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3687_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1815 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1815 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y13_N27
dffeas \memory1_inst|RAM_inst|RW~1831 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3685_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1831 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1831 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y13_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2894 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2894_combout  = (\address[1]~input_o  & ((\address[4]~input_o ) # ((\memory1_inst|RAM_inst|RW~1831_q )))) # (!\address[1]~input_o  & (!\address[4]~input_o  & (\memory1_inst|RAM_inst|RW~1815_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1815_q ),
	.datad(\memory1_inst|RAM_inst|RW~1831_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2894_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2894 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2894 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y16_N31
dffeas \memory1_inst|RAM_inst|RW~1959 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3670_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1959 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1959 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y15_N1
dffeas \memory1_inst|RAM_inst|RW~1943 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3671_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1943 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1943 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y16_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2895 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2895_combout  = (\memory1_inst|RAM_inst|RW~2894_combout  & (((\memory1_inst|RAM_inst|RW~1959_q )) # (!\address[4]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2894_combout  & (\address[4]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~1943_q ))))

	.dataa(\memory1_inst|RAM_inst|RW~2894_combout ),
	.datab(\address[4]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1959_q ),
	.datad(\memory1_inst|RAM_inst|RW~1943_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2895_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2895 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2895 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2898 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2898_combout  = (\address[6]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~2895_combout )))) # (!\address[6]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~2897_combout )))

	.dataa(\address[6]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2897_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2895_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2898_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2898 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2898 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2901 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2901_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2898_combout  & (\memory1_inst|RAM_inst|RW~2900_combout )) # (!\memory1_inst|RAM_inst|RW~2898_combout  & ((\memory1_inst|RAM_inst|RW~2893_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2898_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2900_combout ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2893_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2898_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2901_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2901 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2901 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1543feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1543feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1543feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1543feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1543feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y9_N27
dffeas \memory1_inst|RAM_inst|RW~1543 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1543feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1543 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1543 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y16_N25
dffeas \memory1_inst|RAM_inst|RW~2055 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2055_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2055 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2055 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \memory1_inst|RAM_inst|RW~1479 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3676_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1479 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1479 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N3
dffeas \memory1_inst|RAM_inst|RW~1991 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3672_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1991 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2889 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2889_combout  = (\address[6]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~1991_q )))) # (!\address[6]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1479_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1479_q ),
	.datad(\memory1_inst|RAM_inst|RW~1991_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2889_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2889 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2889 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y16_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2890 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2890_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2889_combout  & ((\memory1_inst|RAM_inst|RW~2055_q ))) # (!\memory1_inst|RAM_inst|RW~2889_combout  & (\memory1_inst|RAM_inst|RW~1543_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2889_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~1543_q ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2055_q ),
	.datad(\memory1_inst|RAM_inst|RW~2889_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2890_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2890 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2890 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1415feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1415feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1415feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1415feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1415feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y9_N19
dffeas \memory1_inst|RAM_inst|RW~1415 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1415feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3658_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1415 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1415 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N3
dffeas \memory1_inst|RAM_inst|RW~1927 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3654_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1927 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1927 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N21
dffeas \memory1_inst|RAM_inst|RW~1351 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3692_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1351 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1351 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N19
dffeas \memory1_inst|RAM_inst|RW~1863 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3688_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1863 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1863 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2882 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2882_combout  = (\address[3]~input_o  & (\address[6]~input_o )) # (!\address[3]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1863_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1351_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1351_q ),
	.datad(\memory1_inst|RAM_inst|RW~1863_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2882_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2882 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2882 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y5_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2883 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2883_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2882_combout  & ((\memory1_inst|RAM_inst|RW~1927_q ))) # (!\memory1_inst|RAM_inst|RW~2882_combout  & (\memory1_inst|RAM_inst|RW~1415_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2882_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1415_q ),
	.datac(\memory1_inst|RAM_inst|RW~1927_q ),
	.datad(\memory1_inst|RAM_inst|RW~2882_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2883_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2883 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2883 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y9_N9
dffeas \memory1_inst|RAM_inst|RW~1399 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3656_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1399 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1399 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N23
dffeas \memory1_inst|RAM_inst|RW~1911 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3651_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1911 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1911 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N25
dffeas \memory1_inst|RAM_inst|RW~1335 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3690_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1335 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1335 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1847feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1847feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1847feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1847feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1847feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N11
dffeas \memory1_inst|RAM_inst|RW~1847 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1847feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3686_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1847 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1847 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2886 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2886_combout  = (\address[3]~input_o  & (\address[6]~input_o )) # (!\address[3]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1847_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~1335_q ))))

	.dataa(\address[3]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1335_q ),
	.datad(\memory1_inst|RAM_inst|RW~1847_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2886_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2886 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2886 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y9_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2887 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2887_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2886_combout  & ((\memory1_inst|RAM_inst|RW~1911_q ))) # (!\memory1_inst|RAM_inst|RW~2886_combout  & (\memory1_inst|RAM_inst|RW~1399_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2886_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1399_q ),
	.datac(\memory1_inst|RAM_inst|RW~1911_q ),
	.datad(\memory1_inst|RAM_inst|RW~2886_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2887_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2887 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2887 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \memory1_inst|RAM_inst|RW~1527 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3705_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1527 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1527 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y13_N13
dffeas \memory1_inst|RAM_inst|RW~2039 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~2039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2039 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~2039 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \memory1_inst|RAM_inst|RW~1463 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3674_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1463 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1463 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~1975feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~1975feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~1975feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1975feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~1975feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N3
dffeas \memory1_inst|RAM_inst|RW~1975 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~1975feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3669_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1975 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1975 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2884 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2884_combout  = (\address[6]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~1975_q )))) # (!\address[6]~input_o  & (!\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~1463_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1463_q ),
	.datad(\memory1_inst|RAM_inst|RW~1975_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2884_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2884 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2884 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2885 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2885_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2884_combout  & ((\memory1_inst|RAM_inst|RW~2039_q ))) # (!\memory1_inst|RAM_inst|RW~2884_combout  & (\memory1_inst|RAM_inst|RW~1527_q )))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2884_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~1527_q ),
	.datac(\memory1_inst|RAM_inst|RW~2039_q ),
	.datad(\memory1_inst|RAM_inst|RW~2884_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2885_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2885 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2885 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2888 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2888_combout  = (\address[1]~input_o  & (((\address[4]~input_o )))) # (!\address[1]~input_o  & ((\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2885_combout ))) # (!\address[4]~input_o  & 
// (\memory1_inst|RAM_inst|RW~2887_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2887_combout ),
	.datab(\address[1]~input_o ),
	.datac(\address[4]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2885_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2888_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2888 .lut_mask = 16'hF2C2;
defparam \memory1_inst|RAM_inst|RW~2888 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2891 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2891_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2888_combout  & (\memory1_inst|RAM_inst|RW~2890_combout )) # (!\memory1_inst|RAM_inst|RW~2888_combout  & ((\memory1_inst|RAM_inst|RW~2883_combout ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2888_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2890_combout ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2883_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2888_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2891_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2891 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2891 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2902 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2902_combout  = (\address[0]~input_o  & (\address[2]~input_o )) # (!\address[0]~input_o  & ((\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2891_combout ))) # (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2901_combout 
// ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2901_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2891_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2902_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2902 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2902 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2913 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2913_combout  = (\address[0]~input_o  & ((\memory1_inst|RAM_inst|RW~2902_combout  & (\memory1_inst|RAM_inst|RW~2912_combout )) # (!\memory1_inst|RAM_inst|RW~2902_combout  & ((\memory1_inst|RAM_inst|RW~2881_combout ))))) # 
// (!\address[0]~input_o  & (((\memory1_inst|RAM_inst|RW~2902_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2912_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2881_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2902_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2913_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2913 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2913 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N15
dffeas \memory1_inst|RAM_inst|RW~495 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3532_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~495 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \memory1_inst|RAM_inst|RW~1007 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3544_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1007 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1007 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2825 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2825_combout  = (\address[2]~input_o  & (\address[6]~input_o )) # (!\address[2]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~1007_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~495_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~495_q ),
	.datad(\memory1_inst|RAM_inst|RW~1007_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2825_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2825 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2825 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \memory1_inst|RAM_inst|RW~1039 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3576_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1039_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1039 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1039 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~527feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~527feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~527feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~527feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~527feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \memory1_inst|RAM_inst|RW~527 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~527feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3573_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~527 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~527 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2826 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2826_combout  = (\memory1_inst|RAM_inst|RW~2825_combout  & (((\memory1_inst|RAM_inst|RW~1039_q )) # (!\address[2]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2825_combout  & (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~527_q 
// ))))

	.dataa(\memory1_inst|RAM_inst|RW~2825_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1039_q ),
	.datad(\memory1_inst|RAM_inst|RW~527_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2826_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2826 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2826 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~519feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~519feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~519feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~519feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~519feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \memory1_inst|RAM_inst|RW~519 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~519feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3561_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~519 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~519 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \memory1_inst|RAM_inst|RW~1031 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3564_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1031_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1031 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1031 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \memory1_inst|RAM_inst|RW~487 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3529_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~487 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N27
dffeas \memory1_inst|RAM_inst|RW~999 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3541_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~999 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~999 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2818 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2818_combout  = (\address[6]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~999_q )))) # (!\address[6]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~487_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~487_q ),
	.datad(\memory1_inst|RAM_inst|RW~999_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2818_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2818 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2818 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2819 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2819_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2818_combout  & ((\memory1_inst|RAM_inst|RW~1031_q ))) # (!\memory1_inst|RAM_inst|RW~2818_combout  & (\memory1_inst|RAM_inst|RW~519_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2818_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~519_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1031_q ),
	.datad(\memory1_inst|RAM_inst|RW~2818_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2819_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2819 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2819 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y16_N3
dffeas \memory1_inst|RAM_inst|RW~511 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3525_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~511 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N9
dffeas \memory1_inst|RAM_inst|RW~1023 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3528_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1023 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1023 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \memory1_inst|RAM_inst|RW~479 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3552_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~479 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \memory1_inst|RAM_inst|RW~991 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3560_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~991 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~991 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2820 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2820_combout  = (\address[2]~input_o  & (\address[6]~input_o )) # (!\address[2]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~991_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~479_q ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~479_q ),
	.datad(\memory1_inst|RAM_inst|RW~991_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2820_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2820 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2820 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2821 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2821_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2820_combout  & ((\memory1_inst|RAM_inst|RW~1023_q ))) # (!\memory1_inst|RAM_inst|RW~2820_combout  & (\memory1_inst|RAM_inst|RW~511_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2820_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~511_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1023_q ),
	.datad(\memory1_inst|RAM_inst|RW~2820_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2821_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2821 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2821 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y17_N5
dffeas \memory1_inst|RAM_inst|RW~503 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3527_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~503 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y16_N19
dffeas \memory1_inst|RAM_inst|RW~1015 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3526_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~1015 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y16_N5
dffeas \memory1_inst|RAM_inst|RW~471 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3550_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~471 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~983feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~983feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~983feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~983feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~983feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y12_N1
dffeas \memory1_inst|RAM_inst|RW~983 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~983feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3557_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~983 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~983 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y16_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2822 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2822_combout  = (\address[6]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~983_q )))) # (!\address[6]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~471_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~471_q ),
	.datad(\memory1_inst|RAM_inst|RW~983_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2822_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2822 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2822 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2823 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2823_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2822_combout  & ((\memory1_inst|RAM_inst|RW~1015_q ))) # (!\memory1_inst|RAM_inst|RW~2822_combout  & (\memory1_inst|RAM_inst|RW~503_q )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2822_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~503_q ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~1015_q ),
	.datad(\memory1_inst|RAM_inst|RW~2822_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2823_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2823 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2823 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2824 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2824_combout  = (\address[1]~input_o  & (((\address[0]~input_o )))) # (!\address[1]~input_o  & ((\address[0]~input_o  & (\memory1_inst|RAM_inst|RW~2821_combout )) # (!\address[0]~input_o  & 
// ((\memory1_inst|RAM_inst|RW~2823_combout )))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2821_combout ),
	.datac(\address[0]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2823_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2824_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2824 .lut_mask = 16'hE5E0;
defparam \memory1_inst|RAM_inst|RW~2824 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y16_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2827 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2827_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2824_combout  & (\memory1_inst|RAM_inst|RW~2826_combout )) # (!\memory1_inst|RAM_inst|RW~2824_combout  & ((\memory1_inst|RAM_inst|RW~2819_combout ))))) # 
// (!\address[1]~input_o  & (((\memory1_inst|RAM_inst|RW~2824_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2826_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2819_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2824_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2827_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2827 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2827 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y12_N15
dffeas \memory1_inst|RAM_inst|RW~903 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3572_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~903 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~903 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N5
dffeas \memory1_inst|RAM_inst|RW~391 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3569_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~391 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~391 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N15
dffeas \memory1_inst|RAM_inst|RW~375 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3513_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~375 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y13_N29
dffeas \memory1_inst|RAM_inst|RW~887 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3512_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~887 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~887 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y13_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2787 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2787_combout  = (\address[1]~input_o  & (\address[6]~input_o )) # (!\address[1]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~887_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~375_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~375_q ),
	.datad(\memory1_inst|RAM_inst|RW~887_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2787_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2787 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2787 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2788 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2788_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2787_combout  & (\memory1_inst|RAM_inst|RW~903_q )) # (!\memory1_inst|RAM_inst|RW~2787_combout  & ((\memory1_inst|RAM_inst|RW~391_q ))))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2787_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~903_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~391_q ),
	.datad(\memory1_inst|RAM_inst|RW~2787_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2788_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2788 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2788 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y11_N19
dffeas \memory1_inst|RAM_inst|RW~399 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3566_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~399 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~399 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N5
dffeas \memory1_inst|RAM_inst|RW~911 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3568_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~911 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~911 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N25
dffeas \memory1_inst|RAM_inst|RW~383 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3510_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~383 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y12_N31
dffeas \memory1_inst|RAM_inst|RW~895 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3514_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~895 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~895 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2794 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2794_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~895_q )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~383_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~383_q ),
	.datad(\memory1_inst|RAM_inst|RW~895_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2794_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2794 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2794 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2795 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2795_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2794_combout  & ((\memory1_inst|RAM_inst|RW~911_q ))) # (!\memory1_inst|RAM_inst|RW~2794_combout  & (\memory1_inst|RAM_inst|RW~399_q )))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2794_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~399_q ),
	.datac(\memory1_inst|RAM_inst|RW~911_q ),
	.datad(\memory1_inst|RAM_inst|RW~2794_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2795_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2795 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2795 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~863feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~863feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~863feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~863feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~863feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N27
dffeas \memory1_inst|RAM_inst|RW~863 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~863feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3548_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~863 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~863 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N27
dffeas \memory1_inst|RAM_inst|RW~879 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3536_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~879 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y14_N31
dffeas \memory1_inst|RAM_inst|RW~351 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3556_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~351 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~351 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~367feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~367feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~367feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~367feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~367feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y13_N1
dffeas \memory1_inst|RAM_inst|RW~367 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~367feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3540_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~367 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~367 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y14_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2789 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2789_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~367_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~351_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~351_q ),
	.datad(\memory1_inst|RAM_inst|RW~367_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2789_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2789 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2789 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2790 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2790_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2789_combout  & ((\memory1_inst|RAM_inst|RW~879_q ))) # (!\memory1_inst|RAM_inst|RW~2789_combout  & (\memory1_inst|RAM_inst|RW~863_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2789_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~863_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~879_q ),
	.datad(\memory1_inst|RAM_inst|RW~2789_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2790_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2790 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2790 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y10_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~855feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~855feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~855feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~855feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~855feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y10_N25
dffeas \memory1_inst|RAM_inst|RW~855 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~855feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3545_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~855 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~855 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N13
dffeas \memory1_inst|RAM_inst|RW~871 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3533_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~871 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~343 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3554_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~343 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~343 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~359feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~359feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~359feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~359feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~359feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \memory1_inst|RAM_inst|RW~359 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~359feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3537_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~359 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~359 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2791 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2791_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~359_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~343_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~343_q ),
	.datad(\memory1_inst|RAM_inst|RW~359_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2791_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2791 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2791 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2792 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2792_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2791_combout  & ((\memory1_inst|RAM_inst|RW~871_q ))) # (!\memory1_inst|RAM_inst|RW~2791_combout  & (\memory1_inst|RAM_inst|RW~855_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2791_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~855_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~871_q ),
	.datad(\memory1_inst|RAM_inst|RW~2791_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2792_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2792 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2792 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2793 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2793_combout  = (\address[0]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2790_combout )))) # (!\address[0]~input_o  & (!\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2792_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2790_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2792_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2793_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2793 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2793 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2796 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2796_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2793_combout  & ((\memory1_inst|RAM_inst|RW~2795_combout ))) # (!\memory1_inst|RAM_inst|RW~2793_combout  & (\memory1_inst|RAM_inst|RW~2788_combout )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2793_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2788_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2795_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2793_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2796_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2796 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2796 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~463feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~463feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~463feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~463feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~463feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N23
dffeas \memory1_inst|RAM_inst|RW~463 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~463feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3575_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~463 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N23
dffeas \memory1_inst|RAM_inst|RW~975 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3574_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~975 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~975 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N27
dffeas \memory1_inst|RAM_inst|RW~447 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3516_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~447 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~447 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y16_N31
dffeas \memory1_inst|RAM_inst|RW~959 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3520_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~959 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~959 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2804 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2804_combout  = (\address[1]~input_o  & (\address[6]~input_o )) # (!\address[1]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~959_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~447_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~447_q ),
	.datad(\memory1_inst|RAM_inst|RW~959_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2804_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2804 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2804 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2805 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2805_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2804_combout  & ((\memory1_inst|RAM_inst|RW~975_q ))) # (!\memory1_inst|RAM_inst|RW~2804_combout  & (\memory1_inst|RAM_inst|RW~463_q )))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2804_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~463_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~975_q ),
	.datad(\memory1_inst|RAM_inst|RW~2804_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2805_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2805 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2805 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~455feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~455feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~455feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~455feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~455feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N11
dffeas \memory1_inst|RAM_inst|RW~455 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~455feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3563_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~455 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~455 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \memory1_inst|RAM_inst|RW~967 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3562_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~967 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~967 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N13
dffeas \memory1_inst|RAM_inst|RW~439 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3519_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~439 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N25
dffeas \memory1_inst|RAM_inst|RW~951 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3518_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~951 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~951 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2797 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2797_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~951_q )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~439_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~439_q ),
	.datad(\memory1_inst|RAM_inst|RW~951_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2797_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2797 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2797 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2798 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2798_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2797_combout  & ((\memory1_inst|RAM_inst|RW~967_q ))) # (!\memory1_inst|RAM_inst|RW~2797_combout  & (\memory1_inst|RAM_inst|RW~455_q )))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2797_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~455_q ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~967_q ),
	.datad(\memory1_inst|RAM_inst|RW~2797_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2798_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2798 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2798 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y14_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~927feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~927feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~927feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~927feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~927feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y14_N21
dffeas \memory1_inst|RAM_inst|RW~927 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~927feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3558_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~927 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~927 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N21
dffeas \memory1_inst|RAM_inst|RW~943 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3542_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~943 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~943 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \memory1_inst|RAM_inst|RW~415 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3549_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~415 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~415 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~431feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~431feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~431feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~431feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~431feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \memory1_inst|RAM_inst|RW~431 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~431feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3530_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~431 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~431 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2799 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2799_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~431_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~415_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~415_q ),
	.datad(\memory1_inst|RAM_inst|RW~431_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2799_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2799 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2799 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2800 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2800_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2799_combout  & ((\memory1_inst|RAM_inst|RW~943_q ))) # (!\memory1_inst|RAM_inst|RW~2799_combout  & (\memory1_inst|RAM_inst|RW~927_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2799_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~927_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~943_q ),
	.datad(\memory1_inst|RAM_inst|RW~2799_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2800_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2800 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2800 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N11
dffeas \memory1_inst|RAM_inst|RW~919 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3559_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~919 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~919 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas \memory1_inst|RAM_inst|RW~935 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3543_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~935 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~935 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \memory1_inst|RAM_inst|RW~407 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3551_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~407 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~407 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N13
dffeas \memory1_inst|RAM_inst|RW~423 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3531_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~423 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~423 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2801 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2801_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~423_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~407_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~407_q ),
	.datad(\memory1_inst|RAM_inst|RW~423_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2801_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2801 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2801 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2802 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2802_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2801_combout  & ((\memory1_inst|RAM_inst|RW~935_q ))) # (!\memory1_inst|RAM_inst|RW~2801_combout  & (\memory1_inst|RAM_inst|RW~919_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2801_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~919_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~935_q ),
	.datad(\memory1_inst|RAM_inst|RW~2801_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2802_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2802 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2802 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2803 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2803_combout  = (\address[0]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2800_combout )))) # (!\address[0]~input_o  & (!\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2802_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2800_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2802_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2803_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2803 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2803 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2806 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2806_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2803_combout  & (\memory1_inst|RAM_inst|RW~2805_combout )) # (!\memory1_inst|RAM_inst|RW~2803_combout  & ((\memory1_inst|RAM_inst|RW~2798_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2803_combout ))))

	.dataa(\address[2]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2805_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2798_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2803_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2806_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2806 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2806 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y14_N19
dffeas \memory1_inst|RAM_inst|RW~335 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3567_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~335 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y14_N17
dffeas \memory1_inst|RAM_inst|RW~847 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3565_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~847 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y15_N13
dffeas \memory1_inst|RAM_inst|RW~319 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3521_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~319 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N19
dffeas \memory1_inst|RAM_inst|RW~831 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3524_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~831 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~831 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2814 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2814_combout  = (\address[1]~input_o  & (\address[6]~input_o )) # (!\address[1]~input_o  & ((\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~831_q ))) # (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~319_q ))))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~319_q ),
	.datad(\memory1_inst|RAM_inst|RW~831_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2814_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2814 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2814 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y14_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2815 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2815_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2814_combout  & ((\memory1_inst|RAM_inst|RW~847_q ))) # (!\memory1_inst|RAM_inst|RW~2814_combout  & (\memory1_inst|RAM_inst|RW~335_q )))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2814_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~335_q ),
	.datac(\memory1_inst|RAM_inst|RW~847_q ),
	.datad(\memory1_inst|RAM_inst|RW~2814_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2815_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2815 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2815 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \memory1_inst|RAM_inst|RW~327 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3571_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~327 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~327 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N21
dffeas \memory1_inst|RAM_inst|RW~839 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3570_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~839 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~839 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y17_N29
dffeas \memory1_inst|RAM_inst|RW~311 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3523_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~311 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~311 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~823feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~823feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~823feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~823feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~823feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N17
dffeas \memory1_inst|RAM_inst|RW~823 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~823feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3522_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~823 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~823 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2807 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2807_combout  = (\address[6]~input_o  & ((\address[1]~input_o ) # ((\memory1_inst|RAM_inst|RW~823_q )))) # (!\address[6]~input_o  & (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~311_q )))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~311_q ),
	.datad(\memory1_inst|RAM_inst|RW~823_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2807_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2807 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2807 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y9_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2808 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2808_combout  = (\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~2807_combout  & ((\memory1_inst|RAM_inst|RW~839_q ))) # (!\memory1_inst|RAM_inst|RW~2807_combout  & (\memory1_inst|RAM_inst|RW~327_q )))) # (!\address[1]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2807_combout ))))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~327_q ),
	.datac(\memory1_inst|RAM_inst|RW~839_q ),
	.datad(\memory1_inst|RAM_inst|RW~2807_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2808_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2808 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2808 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y15_N23
dffeas \memory1_inst|RAM_inst|RW~799 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3546_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~799 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~799 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y15_N5
dffeas \memory1_inst|RAM_inst|RW~815 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3534_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~815 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~815 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \memory1_inst|RAM_inst|RW~287 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3553_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~287 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~287 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \memory1_inst|RAM_inst|RW~303 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3538_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~303 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~303 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2809 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2809_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~303_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~287_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~287_q ),
	.datad(\memory1_inst|RAM_inst|RW~303_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2809_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2809 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2809 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y15_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2810 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2810_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2809_combout  & ((\memory1_inst|RAM_inst|RW~815_q ))) # (!\memory1_inst|RAM_inst|RW~2809_combout  & (\memory1_inst|RAM_inst|RW~799_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2809_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~799_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~815_q ),
	.datad(\memory1_inst|RAM_inst|RW~2809_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2810_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2810 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2810 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y13_N15
dffeas \memory1_inst|RAM_inst|RW~791 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3547_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~791 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~791 .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y12_N15
dffeas \memory1_inst|RAM_inst|RW~807 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3535_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~807 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~807 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y15_N23
dffeas \memory1_inst|RAM_inst|RW~279 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3555_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~279 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~279 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \memory1_inst|RAM_inst|RW~295 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3539_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~295 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~295 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y15_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2811 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2811_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~295_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~279_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~279_q ),
	.datad(\memory1_inst|RAM_inst|RW~295_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2811_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2811 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2811 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2812 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2812_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2811_combout  & ((\memory1_inst|RAM_inst|RW~807_q ))) # (!\memory1_inst|RAM_inst|RW~2811_combout  & (\memory1_inst|RAM_inst|RW~791_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2811_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~791_q ),
	.datac(\memory1_inst|RAM_inst|RW~807_q ),
	.datad(\memory1_inst|RAM_inst|RW~2811_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2812_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2812 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2812 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2813 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2813_combout  = (\address[0]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2810_combout )))) # (!\address[0]~input_o  & (!\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2812_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2810_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2812_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2813_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2813 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2813 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2816 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2816_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2813_combout  & (\memory1_inst|RAM_inst|RW~2815_combout )) # (!\memory1_inst|RAM_inst|RW~2813_combout  & ((\memory1_inst|RAM_inst|RW~2808_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2813_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2815_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2808_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2813_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2816_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2816 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2816 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2817 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2817_combout  = (\address[4]~input_o  & ((\address[3]~input_o ) # ((\memory1_inst|RAM_inst|RW~2806_combout )))) # (!\address[4]~input_o  & (!\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2816_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2806_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2816_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2817_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2817 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2817 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2828 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2828_combout  = (\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2817_combout  & (\memory1_inst|RAM_inst|RW~2827_combout )) # (!\memory1_inst|RAM_inst|RW~2817_combout  & ((\memory1_inst|RAM_inst|RW~2796_combout ))))) # 
// (!\address[3]~input_o  & (((\memory1_inst|RAM_inst|RW~2817_combout ))))

	.dataa(\address[3]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2827_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2796_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2817_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2828_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2828 .lut_mask = 16'hDDA0;
defparam \memory1_inst|RAM_inst|RW~2828 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N27
dffeas \memory1_inst|RAM_inst|RW~247 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3635_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~247 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N21
dffeas \memory1_inst|RAM_inst|RW~263 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3634_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~263 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2860 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2860_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~263_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~247_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~247_q ),
	.datad(\memory1_inst|RAM_inst|RW~263_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2860_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2860 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2860 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N1
dffeas \memory1_inst|RAM_inst|RW~775 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3636_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~775 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~775 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~759feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~759feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~759feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~759feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~759feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N21
dffeas \memory1_inst|RAM_inst|RW~759 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3633_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~759 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~759 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2861 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2861_combout  = (\memory1_inst|RAM_inst|RW~2860_combout  & (((\memory1_inst|RAM_inst|RW~775_q )) # (!\address[6]~input_o ))) # (!\memory1_inst|RAM_inst|RW~2860_combout  & (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~759_q 
// ))))

	.dataa(\memory1_inst|RAM_inst|RW~2860_combout ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~775_q ),
	.datad(\memory1_inst|RAM_inst|RW~759_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2861_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2861 .lut_mask = 16'hE6A2;
defparam \memory1_inst|RAM_inst|RW~2861 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~767feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~767feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~767feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~767feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~767feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N11
dffeas \memory1_inst|RAM_inst|RW~767 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~767feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3641_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~767 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~767 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y7_N5
dffeas \memory1_inst|RAM_inst|RW~783 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3644_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~783 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~783 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N31
dffeas \memory1_inst|RAM_inst|RW~255 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3643_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~255 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~271feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~271feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~271feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~271feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~271feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N7
dffeas \memory1_inst|RAM_inst|RW~271 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~271feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3642_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~271 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y7_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2867 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2867_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~271_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~255_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~255_q ),
	.datad(\memory1_inst|RAM_inst|RW~271_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2867_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2867 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2867 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2868 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2868_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2867_combout  & ((\memory1_inst|RAM_inst|RW~783_q ))) # (!\memory1_inst|RAM_inst|RW~2867_combout  & (\memory1_inst|RAM_inst|RW~767_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2867_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~767_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~783_q ),
	.datad(\memory1_inst|RAM_inst|RW~2867_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2868_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2868 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2868 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y10_N13
dffeas \memory1_inst|RAM_inst|RW~727 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3596_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~727 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~727 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N5
dffeas \memory1_inst|RAM_inst|RW~743 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3600_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~743 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~743 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \memory1_inst|RAM_inst|RW~215 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3599_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~215 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N5
dffeas \memory1_inst|RAM_inst|RW~231 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3598_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~231 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2864 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2864_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~231_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~215_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~215_q ),
	.datad(\memory1_inst|RAM_inst|RW~231_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2864_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2864 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2864 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2865 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2865_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2864_combout  & ((\memory1_inst|RAM_inst|RW~743_q ))) # (!\memory1_inst|RAM_inst|RW~2864_combout  & (\memory1_inst|RAM_inst|RW~727_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2864_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~727_q ),
	.datac(\memory1_inst|RAM_inst|RW~743_q ),
	.datad(\memory1_inst|RAM_inst|RW~2864_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2865_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2865 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2865 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~735feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~735feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~735feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~735feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~735feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \memory1_inst|RAM_inst|RW~735 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~735feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3609_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~735 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~735 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N3
dffeas \memory1_inst|RAM_inst|RW~751 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3612_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~751 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N11
dffeas \memory1_inst|RAM_inst|RW~223 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3611_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~223 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~223 .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y11_N1
dffeas \memory1_inst|RAM_inst|RW~239 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3610_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~239 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~239 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y11_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2862 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2862_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~239_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~223_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~223_q ),
	.datad(\memory1_inst|RAM_inst|RW~239_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2862_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2862 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2862 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2863 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2863_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2862_combout  & ((\memory1_inst|RAM_inst|RW~751_q ))) # (!\memory1_inst|RAM_inst|RW~2862_combout  & (\memory1_inst|RAM_inst|RW~735_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2862_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~735_q ),
	.datac(\memory1_inst|RAM_inst|RW~751_q ),
	.datad(\memory1_inst|RAM_inst|RW~2862_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2863_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2863 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2863 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2866 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2866_combout  = (\address[0]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2863_combout )))) # (!\address[0]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2865_combout )))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2865_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2863_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2866_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2866 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2866 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2869 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2869_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2866_combout  & ((\memory1_inst|RAM_inst|RW~2868_combout ))) # (!\memory1_inst|RAM_inst|RW~2866_combout  & (\memory1_inst|RAM_inst|RW~2861_combout )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2866_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2861_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2868_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2866_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2869_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2869 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2869 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~639feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~639feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~639feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~639feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~639feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N13
dffeas \memory1_inst|RAM_inst|RW~639 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~639feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3586_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~639 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~639 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \memory1_inst|RAM_inst|RW~655 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3594_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~655 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~655 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N25
dffeas \memory1_inst|RAM_inst|RW~127 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3584_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~127 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~143feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~143feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~143feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~143feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~143feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N19
dffeas \memory1_inst|RAM_inst|RW~143 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3592_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~143 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2846 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2846_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~143_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~127_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~127_q ),
	.datad(\memory1_inst|RAM_inst|RW~143_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2846_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2846 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2846 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2847 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2847_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2846_combout  & ((\memory1_inst|RAM_inst|RW~655_q ))) # (!\memory1_inst|RAM_inst|RW~2846_combout  & (\memory1_inst|RAM_inst|RW~639_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2846_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~639_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~655_q ),
	.datad(\memory1_inst|RAM_inst|RW~2846_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2847_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2847 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2847 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~607feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~607feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~607feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~607feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~607feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \memory1_inst|RAM_inst|RW~607 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~607feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3625_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~607 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~607 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \memory1_inst|RAM_inst|RW~623 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3628_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~623 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~623 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \memory1_inst|RAM_inst|RW~95 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3627_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~95 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~111feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~111feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~111feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~111feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~111feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N13
dffeas \memory1_inst|RAM_inst|RW~111 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3626_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~111 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2841 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2841_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~111_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~95_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~95_q ),
	.datad(\memory1_inst|RAM_inst|RW~111_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2841_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2841 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2841 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2842 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2842_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2841_combout  & ((\memory1_inst|RAM_inst|RW~623_q ))) # (!\memory1_inst|RAM_inst|RW~2841_combout  & (\memory1_inst|RAM_inst|RW~607_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2841_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~607_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~623_q ),
	.datad(\memory1_inst|RAM_inst|RW~2841_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2842_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2842 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2842 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y12_N23
dffeas \memory1_inst|RAM_inst|RW~599 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3613_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~599 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~599 .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y12_N21
dffeas \memory1_inst|RAM_inst|RW~615 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3616_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~615 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~615 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N19
dffeas \memory1_inst|RAM_inst|RW~87 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3615_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~87 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~103feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~103feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~103feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N29
dffeas \memory1_inst|RAM_inst|RW~103 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3614_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~103 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2843 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2843_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~103_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~87_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~87_q ),
	.datad(\memory1_inst|RAM_inst|RW~103_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2843_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2843 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2843 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N20
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2844 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2844_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2843_combout  & ((\memory1_inst|RAM_inst|RW~615_q ))) # (!\memory1_inst|RAM_inst|RW~2843_combout  & (\memory1_inst|RAM_inst|RW~599_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2843_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~599_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~615_q ),
	.datad(\memory1_inst|RAM_inst|RW~2843_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2844_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2844 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2844 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2845 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2845_combout  = (\address[0]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2842_combout )))) # (!\address[0]~input_o  & (!\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2844_combout ))))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2842_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2844_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2845_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2845 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2845 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~631feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~631feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~631feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~631feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~631feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N7
dffeas \memory1_inst|RAM_inst|RW~631 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~631feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3590_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~631 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~631 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \memory1_inst|RAM_inst|RW~647 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3582_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~647 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~647 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N23
dffeas \memory1_inst|RAM_inst|RW~119 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3588_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~119 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \memory1_inst|RAM_inst|RW~135 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3580_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~135 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2839 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2839_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~135_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~119_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~119_q ),
	.datad(\memory1_inst|RAM_inst|RW~135_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2839_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2839 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2839 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2840 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2840_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2839_combout  & ((\memory1_inst|RAM_inst|RW~647_q ))) # (!\memory1_inst|RAM_inst|RW~2839_combout  & (\memory1_inst|RAM_inst|RW~631_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2839_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~631_q ),
	.datac(\memory1_inst|RAM_inst|RW~647_q ),
	.datad(\memory1_inst|RAM_inst|RW~2839_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2840_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2840 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2840 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2848 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2848_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2845_combout  & (\memory1_inst|RAM_inst|RW~2847_combout )) # (!\memory1_inst|RAM_inst|RW~2845_combout  & ((\memory1_inst|RAM_inst|RW~2840_combout ))))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2845_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2847_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2845_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2840_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2848_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2848 .lut_mask = 16'hBCB0;
defparam \memory1_inst|RAM_inst|RW~2848 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N5
dffeas \memory1_inst|RAM_inst|RW~575 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3583_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~575 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~575 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N17
dffeas \memory1_inst|RAM_inst|RW~591 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3591_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~591 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~591 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N3
dffeas \memory1_inst|RAM_inst|RW~63 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3585_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~63 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~79feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~79feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~79feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N15
dffeas \memory1_inst|RAM_inst|RW~79 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3593_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~79 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2856 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2856_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~79_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~63_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~63_q ),
	.datad(\memory1_inst|RAM_inst|RW~79_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2856_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2856 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2856 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y11_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2857 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2857_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2856_combout  & ((\memory1_inst|RAM_inst|RW~591_q ))) # (!\memory1_inst|RAM_inst|RW~2856_combout  & (\memory1_inst|RAM_inst|RW~575_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2856_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~575_q ),
	.datac(\memory1_inst|RAM_inst|RW~591_q ),
	.datad(\memory1_inst|RAM_inst|RW~2856_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2857_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2857 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2857 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y12_N5
dffeas \memory1_inst|RAM_inst|RW~535 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3621_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~535 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~535 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N27
dffeas \memory1_inst|RAM_inst|RW~551 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3624_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~551 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~551 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N13
dffeas \memory1_inst|RAM_inst|RW~23 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3623_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~23 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~39feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~39feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~39feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \memory1_inst|RAM_inst|RW~39 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3622_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~39 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N12
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2853 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2853_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~39_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~23_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~23_q ),
	.datad(\memory1_inst|RAM_inst|RW~39_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2853_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2853 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2853 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2854 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2854_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2853_combout  & ((\memory1_inst|RAM_inst|RW~551_q ))) # (!\memory1_inst|RAM_inst|RW~2853_combout  & (\memory1_inst|RAM_inst|RW~535_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2853_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~535_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~551_q ),
	.datad(\memory1_inst|RAM_inst|RW~2853_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2854_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2854 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2854 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y15_N19
dffeas \memory1_inst|RAM_inst|RW~543 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3617_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~543 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~543 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N29
dffeas \memory1_inst|RAM_inst|RW~559 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3620_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~559 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~559 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y15_N7
dffeas \memory1_inst|RAM_inst|RW~31 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3619_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~31 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~47feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~47feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~47feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N27
dffeas \memory1_inst|RAM_inst|RW~47 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3618_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~47 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N6
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2851 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2851_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~47_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~31_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~31_q ),
	.datad(\memory1_inst|RAM_inst|RW~47_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2851_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2851 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2851 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2852 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2852_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2851_combout  & ((\memory1_inst|RAM_inst|RW~559_q ))) # (!\memory1_inst|RAM_inst|RW~2851_combout  & (\memory1_inst|RAM_inst|RW~543_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2851_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~543_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~559_q ),
	.datad(\memory1_inst|RAM_inst|RW~2851_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2852_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2852 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2852 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N16
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2855 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2855_combout  = (\address[0]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2852_combout )))) # (!\address[0]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2854_combout )))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2854_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2852_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2855_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2855 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2855 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~567feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~567feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~567feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~567feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~567feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N3
dffeas \memory1_inst|RAM_inst|RW~567 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~567feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3587_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~567 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~567 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \memory1_inst|RAM_inst|RW~583 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3578_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~583 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~583 .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N3
dffeas \memory1_inst|RAM_inst|RW~55 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3589_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~55 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~71feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~71feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~71feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N1
dffeas \memory1_inst|RAM_inst|RW~71 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3581_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~71 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2849 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2849_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~71_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~55_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~55_q ),
	.datad(\memory1_inst|RAM_inst|RW~71_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2849_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2849 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2849 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2850 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2850_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2849_combout  & ((\memory1_inst|RAM_inst|RW~583_q ))) # (!\memory1_inst|RAM_inst|RW~2849_combout  & (\memory1_inst|RAM_inst|RW~567_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2849_combout ))))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~567_q ),
	.datac(\memory1_inst|RAM_inst|RW~583_q ),
	.datad(\memory1_inst|RAM_inst|RW~2849_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2850_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2850 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2850 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N10
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2858 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2858_combout  = (\memory1_inst|RAM_inst|RW~2855_combout  & ((\memory1_inst|RAM_inst|RW~2857_combout ) # ((!\address[2]~input_o )))) # (!\memory1_inst|RAM_inst|RW~2855_combout  & (((\address[2]~input_o  & 
// \memory1_inst|RAM_inst|RW~2850_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2857_combout ),
	.datab(\memory1_inst|RAM_inst|RW~2855_combout ),
	.datac(\address[2]~input_o ),
	.datad(\memory1_inst|RAM_inst|RW~2850_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2858_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2858 .lut_mask = 16'hBC8C;
defparam \memory1_inst|RAM_inst|RW~2858 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2859 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2859_combout  = (\address[4]~input_o  & (\address[3]~input_o )) # (!\address[4]~input_o  & ((\address[3]~input_o  & (\memory1_inst|RAM_inst|RW~2848_combout )) # (!\address[3]~input_o  & ((\memory1_inst|RAM_inst|RW~2858_combout 
// )))))

	.dataa(\address[4]~input_o ),
	.datab(\address[3]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2848_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2858_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2859_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2859 .lut_mask = 16'hD9C8;
defparam \memory1_inst|RAM_inst|RW~2859 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~711feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~711feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~711feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~711feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~711feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N9
dffeas \memory1_inst|RAM_inst|RW~711 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~711feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3640_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~711 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~711 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N3
dffeas \memory1_inst|RAM_inst|RW~695 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3637_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~695 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~695 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N3
dffeas \memory1_inst|RAM_inst|RW~183 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3639_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~183 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \memory1_inst|RAM_inst|RW~199 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3638_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~199 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2829 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2829_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~199_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~183_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~183_q ),
	.datad(\memory1_inst|RAM_inst|RW~199_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2829_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2829 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2829 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N2
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2830 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2830_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2829_combout  & (\memory1_inst|RAM_inst|RW~711_q )) # (!\memory1_inst|RAM_inst|RW~2829_combout  & ((\memory1_inst|RAM_inst|RW~695_q ))))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2829_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~711_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~695_q ),
	.datad(\memory1_inst|RAM_inst|RW~2829_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2830_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2830 .lut_mask = 16'hBBC0;
defparam \memory1_inst|RAM_inst|RW~2830 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y15_N27
dffeas \memory1_inst|RAM_inst|RW~663 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3605_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~663 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~663 .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y15_N5
dffeas \memory1_inst|RAM_inst|RW~679 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3608_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~679 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~679 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N27
dffeas \memory1_inst|RAM_inst|RW~151 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3607_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~151 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N27
dffeas \memory1_inst|RAM_inst|RW~167 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3606_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~167 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2833 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2833_combout  = (\address[1]~input_o  & ((\address[6]~input_o ) # ((\memory1_inst|RAM_inst|RW~167_q )))) # (!\address[1]~input_o  & (!\address[6]~input_o  & (\memory1_inst|RAM_inst|RW~151_q )))

	.dataa(\address[1]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~151_q ),
	.datad(\memory1_inst|RAM_inst|RW~167_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2833_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2833 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2833 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N4
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2834 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2834_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2833_combout  & ((\memory1_inst|RAM_inst|RW~679_q ))) # (!\memory1_inst|RAM_inst|RW~2833_combout  & (\memory1_inst|RAM_inst|RW~663_q )))) # (!\address[6]~input_o 
//  & (((\memory1_inst|RAM_inst|RW~2833_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~663_q ),
	.datab(\address[6]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~679_q ),
	.datad(\memory1_inst|RAM_inst|RW~2833_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2834_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2834 .lut_mask = 16'hF388;
defparam \memory1_inst|RAM_inst|RW~2834 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N19
dffeas \memory1_inst|RAM_inst|RW~159 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3603_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~159 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~175feeder (
// Equation(s):
// \memory1_inst|RAM_inst|RW~175feeder_combout  = \data_in[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\data_in[6]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~175feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~175feeder .lut_mask = 16'hFF00;
defparam \memory1_inst|RAM_inst|RW~175feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \memory1_inst|RAM_inst|RW~175 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|RW~3602_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~175 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~175 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2831 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2831_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~175_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~159_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~159_q ),
	.datad(\memory1_inst|RAM_inst|RW~175_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2831_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2831 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2831 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y17_N25
dffeas \memory1_inst|RAM_inst|RW~687 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3604_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~687 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~687 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y16_N11
dffeas \memory1_inst|RAM_inst|RW~671 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3601_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~671 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~671 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y17_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2832 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2832_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2831_combout  & (\memory1_inst|RAM_inst|RW~687_q )) # (!\memory1_inst|RAM_inst|RW~2831_combout  & ((\memory1_inst|RAM_inst|RW~671_q ))))) # (!\address[6]~input_o 
//  & (\memory1_inst|RAM_inst|RW~2831_combout ))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2831_combout ),
	.datac(\memory1_inst|RAM_inst|RW~687_q ),
	.datad(\memory1_inst|RAM_inst|RW~671_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2832_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2832 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2832 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N14
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2835 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2835_combout  = (\address[0]~input_o  & ((\address[2]~input_o ) # ((\memory1_inst|RAM_inst|RW~2832_combout )))) # (!\address[0]~input_o  & (!\address[2]~input_o  & (\memory1_inst|RAM_inst|RW~2834_combout )))

	.dataa(\address[0]~input_o ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2834_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2832_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2835_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2835 .lut_mask = 16'hBA98;
defparam \memory1_inst|RAM_inst|RW~2835 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \memory1_inst|RAM_inst|RW~191 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3631_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~191 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \memory1_inst|RAM_inst|RW~207 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3630_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~207 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2836 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2836_combout  = (\address[6]~input_o  & (\address[1]~input_o )) # (!\address[6]~input_o  & ((\address[1]~input_o  & ((\memory1_inst|RAM_inst|RW~207_q ))) # (!\address[1]~input_o  & (\memory1_inst|RAM_inst|RW~191_q ))))

	.dataa(\address[6]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~191_q ),
	.datad(\memory1_inst|RAM_inst|RW~207_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2836_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2836 .lut_mask = 16'hDC98;
defparam \memory1_inst|RAM_inst|RW~2836 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N27
dffeas \memory1_inst|RAM_inst|RW~719 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3632_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~719 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y16_N23
dffeas \memory1_inst|RAM_inst|RW~703 (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|RAM_inst|RW~3629_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|RW~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~703 .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|RW~703 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N26
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2837 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2837_combout  = (\address[6]~input_o  & ((\memory1_inst|RAM_inst|RW~2836_combout  & (\memory1_inst|RAM_inst|RW~719_q )) # (!\memory1_inst|RAM_inst|RW~2836_combout  & ((\memory1_inst|RAM_inst|RW~703_q ))))) # (!\address[6]~input_o 
//  & (\memory1_inst|RAM_inst|RW~2836_combout ))

	.dataa(\address[6]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2836_combout ),
	.datac(\memory1_inst|RAM_inst|RW~719_q ),
	.datad(\memory1_inst|RAM_inst|RW~703_q ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2837_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2837 .lut_mask = 16'hE6C4;
defparam \memory1_inst|RAM_inst|RW~2837 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y15_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2838 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2838_combout  = (\address[2]~input_o  & ((\memory1_inst|RAM_inst|RW~2835_combout  & ((\memory1_inst|RAM_inst|RW~2837_combout ))) # (!\memory1_inst|RAM_inst|RW~2835_combout  & (\memory1_inst|RAM_inst|RW~2830_combout )))) # 
// (!\address[2]~input_o  & (((\memory1_inst|RAM_inst|RW~2835_combout ))))

	.dataa(\memory1_inst|RAM_inst|RW~2830_combout ),
	.datab(\address[2]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2835_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2837_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2838_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2838 .lut_mask = 16'hF838;
defparam \memory1_inst|RAM_inst|RW~2838 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N18
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2870 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2870_combout  = (\address[4]~input_o  & ((\memory1_inst|RAM_inst|RW~2859_combout  & (\memory1_inst|RAM_inst|RW~2869_combout )) # (!\memory1_inst|RAM_inst|RW~2859_combout  & ((\memory1_inst|RAM_inst|RW~2838_combout ))))) # 
// (!\address[4]~input_o  & (((\memory1_inst|RAM_inst|RW~2859_combout ))))

	.dataa(\address[4]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2869_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2859_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2838_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2870_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2870 .lut_mask = 16'hDAD0;
defparam \memory1_inst|RAM_inst|RW~2870 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y12_N28
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2871 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2871_combout  = (\address[5]~input_o  & ((\address[7]~input_o ) # ((\memory1_inst|RAM_inst|RW~2828_combout )))) # (!\address[5]~input_o  & (!\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2870_combout ))))

	.dataa(\address[5]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(\memory1_inst|RAM_inst|RW~2828_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2870_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2871_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2871 .lut_mask = 16'hB9A8;
defparam \memory1_inst|RAM_inst|RW~2871 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N24
cycloneiii_lcell_comb \memory1_inst|RAM_inst|RW~2914 (
// Equation(s):
// \memory1_inst|RAM_inst|RW~2914_combout  = (\address[7]~input_o  & ((\memory1_inst|RAM_inst|RW~2871_combout  & ((\memory1_inst|RAM_inst|RW~2913_combout ))) # (!\memory1_inst|RAM_inst|RW~2871_combout  & (\memory1_inst|RAM_inst|RW~2786_combout )))) # 
// (!\address[7]~input_o  & (((\memory1_inst|RAM_inst|RW~2871_combout ))))

	.dataa(\address[7]~input_o ),
	.datab(\memory1_inst|RAM_inst|RW~2786_combout ),
	.datac(\memory1_inst|RAM_inst|RW~2913_combout ),
	.datad(\memory1_inst|RAM_inst|RW~2871_combout ),
	.cin(gnd),
	.combout(\memory1_inst|RAM_inst|RW~2914_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|RAM_inst|RW~2914 .lut_mask = 16'hF588;
defparam \memory1_inst|RAM_inst|RW~2914 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N25
dffeas \memory1_inst|RAM_inst|data_out[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|RAM_inst|RW~2914_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory1_inst|RAM_inst|data_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|RAM_inst|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|RAM_inst|data_out[6] .is_wysiwyg = "true";
defparam \memory1_inst|RAM_inst|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y17_N14
cycloneiii_lcell_comb \memory1_inst|ROM_inst|Mux1~0 (
// Equation(s):
// \memory1_inst|ROM_inst|Mux1~0_combout  = (\address[1]~input_o  & (\memory1_inst|ROM_inst|Mux5~1_combout  & \address[0]~input_o ))

	.dataa(\address[1]~input_o ),
	.datab(\memory1_inst|ROM_inst|Mux5~1_combout ),
	.datac(gnd),
	.datad(\address[0]~input_o ),
	.cin(gnd),
	.combout(\memory1_inst|ROM_inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|ROM_inst|Mux1~0 .lut_mask = 16'h8800;
defparam \memory1_inst|ROM_inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y17_N15
dffeas \memory1_inst|ROM_inst|data_out[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\memory1_inst|ROM_inst|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[7]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|ROM_inst|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|ROM_inst|data_out[6] .is_wysiwyg = "true";
defparam \memory1_inst|ROM_inst|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y17_N6
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[6]~9 (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out[6]~9_combout  = (\memory1_inst|input_mux_inst|data_out[4]~3_combout  & (((\memory1_inst|input_mux_inst|data_out[4]~2_combout ) # (\memory1_inst|ROM_inst|data_out [6])))) # 
// (!\memory1_inst|input_mux_inst|data_out[4]~3_combout  & (\memory1_inst|RAM_inst|data_out [6] & (!\memory1_inst|input_mux_inst|data_out[4]~2_combout )))

	.dataa(\memory1_inst|input_mux_inst|data_out[4]~3_combout ),
	.datab(\memory1_inst|RAM_inst|data_out [6]),
	.datac(\memory1_inst|input_mux_inst|data_out[4]~2_combout ),
	.datad(\memory1_inst|ROM_inst|data_out [6]),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[6]~9 .lut_mask = 16'hAEA4;
defparam \memory1_inst|input_mux_inst|data_out[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y18_N15
dffeas \memory1_inst|output_ports_inst|port_out_00[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_in[6]~input_o ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\memory1_inst|output_ports_inst|process_00~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1_inst|output_ports_inst|port_out_00 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1_inst|output_ports_inst|port_out_00[6] .is_wysiwyg = "true";
defparam \memory1_inst|output_ports_inst|port_out_00[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneiii_lcell_comb \memory1_inst|input_mux_inst|data_out[6] (
// Equation(s):
// \memory1_inst|input_mux_inst|data_out [6] = (\memory1_inst|input_mux_inst|data_out[6]~9_combout  & (((\memory1_inst|output_ports_inst|port_out_00 [6]) # (!\memory1_inst|input_mux_inst|data_out[4]~13_combout )))) # 
// (!\memory1_inst|input_mux_inst|data_out[6]~9_combout  & (\memory1_inst|output_ports_inst|port_out_01 [6] & ((\memory1_inst|input_mux_inst|data_out[4]~13_combout ))))

	.dataa(\memory1_inst|output_ports_inst|port_out_01 [6]),
	.datab(\memory1_inst|input_mux_inst|data_out[6]~9_combout ),
	.datac(\memory1_inst|output_ports_inst|port_out_00 [6]),
	.datad(\memory1_inst|input_mux_inst|data_out[4]~13_combout ),
	.cin(gnd),
	.combout(\memory1_inst|input_mux_inst|data_out [6]),
	.cout());
// synopsys translate_off
defparam \memory1_inst|input_mux_inst|data_out[6] .lut_mask = 16'hE2CC;
defparam \memory1_inst|input_mux_inst|data_out[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N4
cycloneiii_lcell_comb \Dec_BCD_1_inst|segmentos[0]~0 (
// Equation(s):
// \Dec_BCD_1_inst|segmentos[0]~0_combout  = (\memory1_inst|input_mux_inst|data_out [4] & (!\memory1_inst|input_mux_inst|data_out [7] & (\memory1_inst|input_mux_inst|data_out [5] $ (!\memory1_inst|input_mux_inst|data_out [6])))) # 
// (!\memory1_inst|input_mux_inst|data_out [4] & (!\memory1_inst|input_mux_inst|data_out [5] & (\memory1_inst|input_mux_inst|data_out [7] $ (!\memory1_inst|input_mux_inst|data_out [6]))))

	.dataa(\memory1_inst|input_mux_inst|data_out [5]),
	.datab(\memory1_inst|input_mux_inst|data_out [4]),
	.datac(\memory1_inst|input_mux_inst|data_out [7]),
	.datad(\memory1_inst|input_mux_inst|data_out [6]),
	.cin(gnd),
	.combout(\Dec_BCD_1_inst|segmentos[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_1_inst|segmentos[0]~0 .lut_mask = 16'h1805;
defparam \Dec_BCD_1_inst|segmentos[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N6
cycloneiii_lcell_comb \Dec_BCD_1_inst|segmentos[1]~1 (
// Equation(s):
// \Dec_BCD_1_inst|segmentos[1]~1_combout  = (\memory1_inst|input_mux_inst|data_out [5] & (!\memory1_inst|input_mux_inst|data_out [7] & ((\memory1_inst|input_mux_inst|data_out [4]) # (!\memory1_inst|input_mux_inst|data_out [6])))) # 
// (!\memory1_inst|input_mux_inst|data_out [5] & (\memory1_inst|input_mux_inst|data_out [4] & (\memory1_inst|input_mux_inst|data_out [7] $ (!\memory1_inst|input_mux_inst|data_out [6]))))

	.dataa(\memory1_inst|input_mux_inst|data_out [5]),
	.datab(\memory1_inst|input_mux_inst|data_out [4]),
	.datac(\memory1_inst|input_mux_inst|data_out [7]),
	.datad(\memory1_inst|input_mux_inst|data_out [6]),
	.cin(gnd),
	.combout(\Dec_BCD_1_inst|segmentos[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_1_inst|segmentos[1]~1 .lut_mask = 16'h480E;
defparam \Dec_BCD_1_inst|segmentos[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N0
cycloneiii_lcell_comb \Dec_BCD_1_inst|segmentos[2]~2 (
// Equation(s):
// \Dec_BCD_1_inst|segmentos[2]~2_combout  = (\memory1_inst|input_mux_inst|data_out [5] & (\memory1_inst|input_mux_inst|data_out [4] & (!\memory1_inst|input_mux_inst|data_out [7]))) # (!\memory1_inst|input_mux_inst|data_out [5] & 
// ((\memory1_inst|input_mux_inst|data_out [6] & ((!\memory1_inst|input_mux_inst|data_out [7]))) # (!\memory1_inst|input_mux_inst|data_out [6] & (\memory1_inst|input_mux_inst|data_out [4]))))

	.dataa(\memory1_inst|input_mux_inst|data_out [5]),
	.datab(\memory1_inst|input_mux_inst|data_out [4]),
	.datac(\memory1_inst|input_mux_inst|data_out [7]),
	.datad(\memory1_inst|input_mux_inst|data_out [6]),
	.cin(gnd),
	.combout(\Dec_BCD_1_inst|segmentos[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_1_inst|segmentos[2]~2 .lut_mask = 16'h0D4C;
defparam \Dec_BCD_1_inst|segmentos[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N2
cycloneiii_lcell_comb \Dec_BCD_1_inst|segmentos[3]~3 (
// Equation(s):
// \Dec_BCD_1_inst|segmentos[3]~3_combout  = (\memory1_inst|input_mux_inst|data_out [4] & (\memory1_inst|input_mux_inst|data_out [5] $ (((!\memory1_inst|input_mux_inst|data_out [6]))))) # (!\memory1_inst|input_mux_inst|data_out [4] & 
// ((\memory1_inst|input_mux_inst|data_out [5] & (\memory1_inst|input_mux_inst|data_out [7] & !\memory1_inst|input_mux_inst|data_out [6])) # (!\memory1_inst|input_mux_inst|data_out [5] & (!\memory1_inst|input_mux_inst|data_out [7] & 
// \memory1_inst|input_mux_inst|data_out [6]))))

	.dataa(\memory1_inst|input_mux_inst|data_out [5]),
	.datab(\memory1_inst|input_mux_inst|data_out [4]),
	.datac(\memory1_inst|input_mux_inst|data_out [7]),
	.datad(\memory1_inst|input_mux_inst|data_out [6]),
	.cin(gnd),
	.combout(\Dec_BCD_1_inst|segmentos[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_1_inst|segmentos[3]~3 .lut_mask = 16'h8964;
defparam \Dec_BCD_1_inst|segmentos[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N12
cycloneiii_lcell_comb \Dec_BCD_1_inst|segmentos[4]~4 (
// Equation(s):
// \Dec_BCD_1_inst|segmentos[4]~4_combout  = (\memory1_inst|input_mux_inst|data_out [7] & (\memory1_inst|input_mux_inst|data_out [6] & ((\memory1_inst|input_mux_inst|data_out [5]) # (!\memory1_inst|input_mux_inst|data_out [4])))) # 
// (!\memory1_inst|input_mux_inst|data_out [7] & (\memory1_inst|input_mux_inst|data_out [5] & (!\memory1_inst|input_mux_inst|data_out [4] & !\memory1_inst|input_mux_inst|data_out [6])))

	.dataa(\memory1_inst|input_mux_inst|data_out [5]),
	.datab(\memory1_inst|input_mux_inst|data_out [4]),
	.datac(\memory1_inst|input_mux_inst|data_out [7]),
	.datad(\memory1_inst|input_mux_inst|data_out [6]),
	.cin(gnd),
	.combout(\Dec_BCD_1_inst|segmentos[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_1_inst|segmentos[4]~4 .lut_mask = 16'hB002;
defparam \Dec_BCD_1_inst|segmentos[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N10
cycloneiii_lcell_comb \Dec_BCD_1_inst|segmentos[5]~5 (
// Equation(s):
// \Dec_BCD_1_inst|segmentos[5]~5_combout  = (\memory1_inst|input_mux_inst|data_out [5] & ((\memory1_inst|input_mux_inst|data_out [4] & (\memory1_inst|input_mux_inst|data_out [7])) # (!\memory1_inst|input_mux_inst|data_out [4] & 
// ((\memory1_inst|input_mux_inst|data_out [6]))))) # (!\memory1_inst|input_mux_inst|data_out [5] & (\memory1_inst|input_mux_inst|data_out [6] & (\memory1_inst|input_mux_inst|data_out [4] $ (\memory1_inst|input_mux_inst|data_out [7]))))

	.dataa(\memory1_inst|input_mux_inst|data_out [5]),
	.datab(\memory1_inst|input_mux_inst|data_out [4]),
	.datac(\memory1_inst|input_mux_inst|data_out [7]),
	.datad(\memory1_inst|input_mux_inst|data_out [6]),
	.cin(gnd),
	.combout(\Dec_BCD_1_inst|segmentos[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_1_inst|segmentos[5]~5 .lut_mask = 16'hB680;
defparam \Dec_BCD_1_inst|segmentos[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N24
cycloneiii_lcell_comb \Dec_BCD_1_inst|segmentos[6]~6 (
// Equation(s):
// \Dec_BCD_1_inst|segmentos[6]~6_combout  = (\memory1_inst|input_mux_inst|data_out [7] & (\memory1_inst|input_mux_inst|data_out [4] & (\memory1_inst|input_mux_inst|data_out [5] $ (\memory1_inst|input_mux_inst|data_out [6])))) # 
// (!\memory1_inst|input_mux_inst|data_out [7] & (!\memory1_inst|input_mux_inst|data_out [5] & (\memory1_inst|input_mux_inst|data_out [4] $ (\memory1_inst|input_mux_inst|data_out [6]))))

	.dataa(\memory1_inst|input_mux_inst|data_out [5]),
	.datab(\memory1_inst|input_mux_inst|data_out [4]),
	.datac(\memory1_inst|input_mux_inst|data_out [7]),
	.datad(\memory1_inst|input_mux_inst|data_out [6]),
	.cin(gnd),
	.combout(\Dec_BCD_1_inst|segmentos[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Dec_BCD_1_inst|segmentos[6]~6 .lut_mask = 16'h4184;
defparam \Dec_BCD_1_inst|segmentos[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

assign data_out[0] = \data_out[0]~output_o ;

assign data_out[1] = \data_out[1]~output_o ;

assign data_out[2] = \data_out[2]~output_o ;

assign data_out[3] = \data_out[3]~output_o ;

assign data_out[4] = \data_out[4]~output_o ;

assign data_out[5] = \data_out[5]~output_o ;

assign data_out[6] = \data_out[6]~output_o ;

assign data_out[7] = \data_out[7]~output_o ;

assign segmentos_0[0] = \segmentos_0[0]~output_o ;

assign segmentos_0[1] = \segmentos_0[1]~output_o ;

assign segmentos_0[2] = \segmentos_0[2]~output_o ;

assign segmentos_0[3] = \segmentos_0[3]~output_o ;

assign segmentos_0[4] = \segmentos_0[4]~output_o ;

assign segmentos_0[5] = \segmentos_0[5]~output_o ;

assign segmentos_0[6] = \segmentos_0[6]~output_o ;

assign segmentos_1[0] = \segmentos_1[0]~output_o ;

assign segmentos_1[1] = \segmentos_1[1]~output_o ;

assign segmentos_1[2] = \segmentos_1[2]~output_o ;

assign segmentos_1[3] = \segmentos_1[3]~output_o ;

assign segmentos_1[4] = \segmentos_1[4]~output_o ;

assign segmentos_1[5] = \segmentos_1[5]~output_o ;

assign segmentos_1[6] = \segmentos_1[6]~output_o ;

assign segmentos_2[0] = \segmentos_2[0]~output_o ;

assign segmentos_2[1] = \segmentos_2[1]~output_o ;

assign segmentos_2[2] = \segmentos_2[2]~output_o ;

assign segmentos_2[3] = \segmentos_2[3]~output_o ;

assign segmentos_2[4] = \segmentos_2[4]~output_o ;

assign segmentos_2[5] = \segmentos_2[5]~output_o ;

assign segmentos_2[6] = \segmentos_2[6]~output_o ;

assign segmentos_3[0] = \segmentos_3[0]~output_o ;

assign segmentos_3[1] = \segmentos_3[1]~output_o ;

assign segmentos_3[2] = \segmentos_3[2]~output_o ;

assign segmentos_3[3] = \segmentos_3[3]~output_o ;

assign segmentos_3[4] = \segmentos_3[4]~output_o ;

assign segmentos_3[5] = \segmentos_3[5]~output_o ;

assign segmentos_3[6] = \segmentos_3[6]~output_o ;

endmodule
