Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec 14 15:53:08 2024
| Host         : stephencao running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_usb_hdmi_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-17  Critical Warning  Non-clocked sequential cell                         256         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           2           
DPIR-1     Warning           Asynchronous driver check                           20          
LUTAR-1    Warning           LUT drives async reset alert                        4           
SYNTH-10   Warning           Wide multiplier                                     6           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-16  Warning           Large setup violation                               4           
TIMING-18  Warning           Missing input or output delay                       33          
TIMING-20  Warning           Non-clocked latch                                   21          
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (430)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (576)
5. checking no_input_delay (4)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (430)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: player1/start_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vga/hc_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga/hc_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga/hc_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga/hc_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga/hc_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga/hc_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga/vc_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga/vc_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga/vc_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga/vc_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga/vc_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga/vc_reg[9]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: vga/vs_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (576)
--------------------------------------------------
 There are 576 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.114      -74.785                    221                 8703        0.027        0.000                      0                 8703        3.000        0.000                       0                  3406  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                     ------------         ----------      --------------
clk_100                                                   {0.000 5.000}        10.000          100.000         
clk_wiz/inst/clk_in1                                      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                      {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                      {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                      {0.000 5.000}        10.000          100.000         
mb_usb_i/clk_wiz_1/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_mb_usb_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
  clkfbout_mb_usb_clk_wiz_1_0                             {0.000 5.000}        10.000          100.000         
mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                         4.999        0.000                      0                   61        0.228        0.000                      0                   61        4.500        0.000                       0                    56  
clk_wiz/inst/clk_in1                                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                           -1.114      -74.785                    221                 1551        0.179        0.000                      0                 1551       19.020        0.000                       0                   553  
  clk_out2_clk_wiz_0                                                                                                                                                                                        5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                                                        7.845        0.000                       0                     3  
mb_usb_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_mb_usb_clk_wiz_1_0                                   1.660        0.000                      0                 6822        0.027        0.000                      0                 6822        3.750        0.000                       0                  2504  
  clkfbout_mb_usb_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.463        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   234  
mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.659        0.000                      0                   47        0.264        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                From Clock                                                To Clock                                                
----------                                                ----------                                                --------                                                
(none)                                                                                                              clk_out1_mb_usb_clk_wiz_1_0                               
(none)                                                    clk_out1_mb_usb_clk_wiz_1_0                               clk_out1_mb_usb_clk_wiz_1_0                               
(none)                                                    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_mb_usb_clk_wiz_1_0                               
(none)                                                    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_mb_usb_clk_wiz_1_0                               
(none)                                                                                                              mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                    clk_out1_mb_usb_clk_wiz_1_0                               mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                              mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                    clk_out1_mb_usb_clk_wiz_1_0                               mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       clk_100                                                   
(none)                       clk_out1_clk_wiz_0                                        
(none)                       clk_out1_mb_usb_clk_wiz_1_0                               
(none)                       clk_out2_clk_wiz_0                                        
(none)                       clkfbout_clk_wiz_0                                        
(none)                       clkfbout_mb_usb_clk_wiz_1_0                               
(none)                                                    clk_100                      
(none)                                                    clk_out1_clk_wiz_0           
(none)                                                    clk_out1_mb_usb_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :            0  Failing Endpoints,  Worst Slack        4.999ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 one_min/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/second_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.076ns (23.109%)  route 3.580ns (76.891%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.143    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.599 r  one_min/counter_reg[14]/Q
                         net (fo=2, routed)           0.860     6.459    one_min/counter[14]
    SLICE_X5Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.583 f  one_min/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.986    one_min/counter[31]_i_9_n_0
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  one_min/counter[31]_i_7/O
                         net (fo=1, routed)           0.551     7.661    one_min/counter[31]_i_7_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.785 f  one_min/counter[31]_i_3/O
                         net (fo=1, routed)           0.547     8.332    one_min/counter[31]_i_3_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.456 f  one_min/counter[31]_i_2/O
                         net (fo=33, routed)          0.350     8.806    one_min/counter[31]_i_2_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     8.930 r  one_min/second[5]_i_1/O
                         net (fo=6, routed)           0.870     9.799    one_min/second[5]_i_1_n_0
    SLICE_X11Y5          FDSE                                         r  one_min/second_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.451    14.781    one_min/Clk
    SLICE_X11Y5          FDSE                                         r  one_min/second_reg[2]/C
                         clock pessimism              0.259    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X11Y5          FDSE (Setup_fdse_C_CE)      -0.205    14.799    one_min/second_reg[2]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 one_min/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/second_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.076ns (23.109%)  route 3.580ns (76.891%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.143    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.599 r  one_min/counter_reg[14]/Q
                         net (fo=2, routed)           0.860     6.459    one_min/counter[14]
    SLICE_X5Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.583 f  one_min/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.986    one_min/counter[31]_i_9_n_0
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  one_min/counter[31]_i_7/O
                         net (fo=1, routed)           0.551     7.661    one_min/counter[31]_i_7_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.785 f  one_min/counter[31]_i_3/O
                         net (fo=1, routed)           0.547     8.332    one_min/counter[31]_i_3_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.456 f  one_min/counter[31]_i_2/O
                         net (fo=33, routed)          0.350     8.806    one_min/counter[31]_i_2_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     8.930 r  one_min/second[5]_i_1/O
                         net (fo=6, routed)           0.870     9.799    one_min/second[5]_i_1_n_0
    SLICE_X11Y5          FDSE                                         r  one_min/second_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.451    14.781    one_min/Clk
    SLICE_X11Y5          FDSE                                         r  one_min/second_reg[3]/C
                         clock pessimism              0.259    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X11Y5          FDSE (Setup_fdse_C_CE)      -0.205    14.799    one_min/second_reg[3]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.799    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 one_min/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.076ns (22.079%)  route 3.797ns (77.921%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.143    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.599 f  one_min/counter_reg[14]/Q
                         net (fo=2, routed)           0.860     6.459    one_min/counter[14]
    SLICE_X5Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.583 r  one_min/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.986    one_min/counter[31]_i_9_n_0
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  one_min/counter[31]_i_7/O
                         net (fo=1, routed)           0.551     7.661    one_min/counter[31]_i_7_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  one_min/counter[31]_i_3/O
                         net (fo=1, routed)           0.547     8.332    one_min/counter[31]_i_3_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  one_min/counter[31]_i_2/O
                         net (fo=33, routed)          1.437     9.893    one_min/counter[31]_i_2_n_0
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.124    10.017 r  one_min/counter[14]_i_1/O
                         net (fo=1, routed)           0.000    10.017    one_min/counter_0[14]
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.517    14.847    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X5Y3           FDRE (Setup_fdre_C_D)        0.029    15.137    one_min/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 one_min/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/second_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.076ns (23.830%)  route 3.439ns (76.170%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.143    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.599 r  one_min/counter_reg[14]/Q
                         net (fo=2, routed)           0.860     6.459    one_min/counter[14]
    SLICE_X5Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.583 f  one_min/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.986    one_min/counter[31]_i_9_n_0
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  one_min/counter[31]_i_7/O
                         net (fo=1, routed)           0.551     7.661    one_min/counter[31]_i_7_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.785 f  one_min/counter[31]_i_3/O
                         net (fo=1, routed)           0.547     8.332    one_min/counter[31]_i_3_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.456 f  one_min/counter[31]_i_2/O
                         net (fo=33, routed)          0.350     8.806    one_min/counter[31]_i_2_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     8.930 r  one_min/second[5]_i_1/O
                         net (fo=6, routed)           0.729     9.659    one_min/second[5]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  one_min/second_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.451    14.781    one_min/Clk
    SLICE_X11Y4          FDRE                                         r  one_min/second_reg[0]/C
                         clock pessimism              0.259    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X11Y4          FDRE (Setup_fdre_C_CE)      -0.205    14.799    one_min/second_reg[0]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 one_min/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/second_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.076ns (23.830%)  route 3.439ns (76.170%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.143    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.599 r  one_min/counter_reg[14]/Q
                         net (fo=2, routed)           0.860     6.459    one_min/counter[14]
    SLICE_X5Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.583 f  one_min/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.986    one_min/counter[31]_i_9_n_0
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  one_min/counter[31]_i_7/O
                         net (fo=1, routed)           0.551     7.661    one_min/counter[31]_i_7_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.785 f  one_min/counter[31]_i_3/O
                         net (fo=1, routed)           0.547     8.332    one_min/counter[31]_i_3_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.456 f  one_min/counter[31]_i_2/O
                         net (fo=33, routed)          0.350     8.806    one_min/counter[31]_i_2_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     8.930 r  one_min/second[5]_i_1/O
                         net (fo=6, routed)           0.729     9.659    one_min/second[5]_i_1_n_0
    SLICE_X11Y4          FDRE                                         r  one_min/second_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.451    14.781    one_min/Clk
    SLICE_X11Y4          FDRE                                         r  one_min/second_reg[1]/C
                         clock pessimism              0.259    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X11Y4          FDRE (Setup_fdre_C_CE)      -0.205    14.799    one_min/second_reg[1]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 one_min/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/second_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.076ns (23.830%)  route 3.439ns (76.170%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.143    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.599 r  one_min/counter_reg[14]/Q
                         net (fo=2, routed)           0.860     6.459    one_min/counter[14]
    SLICE_X5Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.583 f  one_min/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.986    one_min/counter[31]_i_9_n_0
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  one_min/counter[31]_i_7/O
                         net (fo=1, routed)           0.551     7.661    one_min/counter[31]_i_7_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.785 f  one_min/counter[31]_i_3/O
                         net (fo=1, routed)           0.547     8.332    one_min/counter[31]_i_3_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.456 f  one_min/counter[31]_i_2/O
                         net (fo=33, routed)          0.350     8.806    one_min/counter[31]_i_2_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     8.930 r  one_min/second[5]_i_1/O
                         net (fo=6, routed)           0.729     9.659    one_min/second[5]_i_1_n_0
    SLICE_X11Y4          FDSE                                         r  one_min/second_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.451    14.781    one_min/Clk
    SLICE_X11Y4          FDSE                                         r  one_min/second_reg[4]/C
                         clock pessimism              0.259    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X11Y4          FDSE (Setup_fdse_C_CE)      -0.205    14.799    one_min/second_reg[4]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 one_min/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/second_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 1.076ns (23.830%)  route 3.439ns (76.170%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.143    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.599 r  one_min/counter_reg[14]/Q
                         net (fo=2, routed)           0.860     6.459    one_min/counter[14]
    SLICE_X5Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.583 f  one_min/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.986    one_min/counter[31]_i_9_n_0
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.124     7.110 f  one_min/counter[31]_i_7/O
                         net (fo=1, routed)           0.551     7.661    one_min/counter[31]_i_7_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.785 f  one_min/counter[31]_i_3/O
                         net (fo=1, routed)           0.547     8.332    one_min/counter[31]_i_3_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.456 f  one_min/counter[31]_i_2/O
                         net (fo=33, routed)          0.350     8.806    one_min/counter[31]_i_2_n_0
    SLICE_X7Y4           LUT3 (Prop_lut3_I0_O)        0.124     8.930 r  one_min/second[5]_i_1/O
                         net (fo=6, routed)           0.729     9.659    one_min/second[5]_i_1_n_0
    SLICE_X11Y4          FDSE                                         r  one_min/second_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.451    14.781    one_min/Clk
    SLICE_X11Y4          FDSE                                         r  one_min/second_reg[5]/C
                         clock pessimism              0.259    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X11Y4          FDSE (Setup_fdse_C_CE)      -0.205    14.799    one_min/second_reg[5]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 one_min/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.102ns (22.493%)  route 3.797ns (77.507%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.143    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.599 f  one_min/counter_reg[14]/Q
                         net (fo=2, routed)           0.860     6.459    one_min/counter[14]
    SLICE_X5Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.583 r  one_min/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.986    one_min/counter[31]_i_9_n_0
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  one_min/counter[31]_i_7/O
                         net (fo=1, routed)           0.551     7.661    one_min/counter[31]_i_7_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  one_min/counter[31]_i_3/O
                         net (fo=1, routed)           0.547     8.332    one_min/counter[31]_i_3_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  one_min/counter[31]_i_2/O
                         net (fo=33, routed)          1.437     9.893    one_min/counter[31]_i_2_n_0
    SLICE_X5Y3           LUT3 (Prop_lut3_I0_O)        0.150    10.043 r  one_min/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    10.043    one_min/counter_0[17]
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.517    14.847    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[17]/C
                         clock pessimism              0.297    15.143    
                         clock uncertainty           -0.035    15.108    
    SLICE_X5Y3           FDRE (Setup_fdre_C_D)        0.075    15.183    one_min/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.233ns  (required time - arrival time)
  Source:                 one_min/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 1.076ns (22.706%)  route 3.663ns (77.294%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.143    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.599 f  one_min/counter_reg[14]/Q
                         net (fo=2, routed)           0.860     6.459    one_min/counter[14]
    SLICE_X5Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.583 r  one_min/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.986    one_min/counter[31]_i_9_n_0
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  one_min/counter[31]_i_7/O
                         net (fo=1, routed)           0.551     7.661    one_min/counter[31]_i_7_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  one_min/counter[31]_i_3/O
                         net (fo=1, routed)           0.547     8.332    one_min/counter[31]_i_3_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  one_min/counter[31]_i_2/O
                         net (fo=33, routed)          1.302     9.758    one_min/counter[31]_i_2_n_0
    SLICE_X7Y0           LUT3 (Prop_lut3_I0_O)        0.124     9.882 r  one_min/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.882    one_min/counter_0[2]
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518    14.848    one_min/Clk
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[2]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y0           FDRE (Setup_fdre_C_D)        0.031    15.115    one_min/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  5.233    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 one_min/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100 rise@10.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        4.767ns  (logic 1.104ns (23.160%)  route 3.663ns (76.840%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.635     5.143    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.456     5.599 f  one_min/counter_reg[14]/Q
                         net (fo=2, routed)           0.860     6.459    one_min/counter[14]
    SLICE_X5Y3           LUT4 (Prop_lut4_I1_O)        0.124     6.583 r  one_min/counter[31]_i_9/O
                         net (fo=1, routed)           0.403     6.986    one_min/counter[31]_i_9_n_0
    SLICE_X5Y2           LUT5 (Prop_lut5_I4_O)        0.124     7.110 r  one_min/counter[31]_i_7/O
                         net (fo=1, routed)           0.551     7.661    one_min/counter[31]_i_7_n_0
    SLICE_X7Y0           LUT6 (Prop_lut6_I5_O)        0.124     7.785 r  one_min/counter[31]_i_3/O
                         net (fo=1, routed)           0.547     8.332    one_min/counter[31]_i_3_n_0
    SLICE_X7Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.456 r  one_min/counter[31]_i_2/O
                         net (fo=33, routed)          1.302     9.758    one_min/counter[31]_i_2_n_0
    SLICE_X7Y0           LUT3 (Prop_lut3_I0_O)        0.152     9.910 r  one_min/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.910    one_min/counter_0[3]
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518    14.848    one_min/Clk
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[3]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y0           FDRE (Setup_fdre_C_D)        0.075    15.159    one_min/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  5.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 one_min/second_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/second_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.348%)  route 0.150ns (44.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.434    one_min/Clk
    SLICE_X11Y4          FDSE                                         r  one_min/second_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDSE (Prop_fdse_C_Q)         0.141     1.575 r  one_min/second_reg[5]/Q
                         net (fo=12, routed)          0.150     1.725    one_min/second[5]
    SLICE_X11Y5          LUT6 (Prop_lut6_I0_O)        0.045     1.770 r  one_min/second[3]_i_1/O
                         net (fo=1, routed)           0.000     1.770    one_min/second_1[3]
    SLICE_X11Y5          FDSE                                         r  one_min/second_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.836     1.949    one_min/Clk
    SLICE_X11Y5          FDSE                                         r  one_min/second_reg[3]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X11Y5          FDSE (Hold_fdse_C_D)         0.092     1.542    one_min/second_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 one_min/second_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/second_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.859%)  route 0.153ns (45.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.434    one_min/Clk
    SLICE_X11Y4          FDSE                                         r  one_min/second_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDSE (Prop_fdse_C_Q)         0.141     1.575 r  one_min/second_reg[5]/Q
                         net (fo=12, routed)          0.153     1.728    one_min/second[5]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.773 r  one_min/second[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    one_min/second_1[2]
    SLICE_X11Y5          FDSE                                         r  one_min/second_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.836     1.949    one_min/Clk
    SLICE_X11Y5          FDSE                                         r  one_min/second_reg[2]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X11Y5          FDSE (Hold_fdse_C_D)         0.092     1.542    one_min/second_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 one_min/second_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/second_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.393%)  route 0.156ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.434    one_min/Clk
    SLICE_X11Y4          FDSE                                         r  one_min/second_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDSE (Prop_fdse_C_Q)         0.141     1.575 r  one_min/second_reg[5]/Q
                         net (fo=12, routed)          0.156     1.731    one_min/second[5]
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  one_min/second[5]_i_2/O
                         net (fo=1, routed)           0.000     1.776    one_min/second_1[5]
    SLICE_X11Y4          FDSE                                         r  one_min/second_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.836     1.949    one_min/Clk
    SLICE_X11Y4          FDSE                                         r  one_min/second_reg[5]/C
                         clock pessimism             -0.515     1.434    
    SLICE_X11Y4          FDSE (Hold_fdse_C_D)         0.092     1.526    one_min/second_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 HexA/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.552     1.420    HexA/Clk
    SLICE_X39Y70         FDRE                                         r  HexA/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y70         FDRE (Prop_fdre_C_Q)         0.141     1.561 r  HexA/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.670    HexA/counter_reg_n_0_[11]
    SLICE_X39Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.778 r  HexA/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.778    HexA/counter_reg[8]_i_1_n_4
    SLICE_X39Y70         FDRE                                         r  HexA/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.818     1.932    HexA/Clk
    SLICE_X39Y70         FDRE                                         r  HexA/counter_reg[11]/C
                         clock pessimism             -0.512     1.420    
    SLICE_X39Y70         FDRE (Hold_fdre_C_D)         0.105     1.525    HexA/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 HexA/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554     1.422    HexA/Clk
    SLICE_X39Y68         FDRE                                         r  HexA/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y68         FDRE (Prop_fdre_C_Q)         0.141     1.563 r  HexA/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.672    HexA/counter_reg_n_0_[3]
    SLICE_X39Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.780 r  HexA/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.780    HexA/counter_reg[0]_i_1_n_4
    SLICE_X39Y68         FDRE                                         r  HexA/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.934    HexA/Clk
    SLICE_X39Y68         FDRE                                         r  HexA/counter_reg[3]/C
                         clock pessimism             -0.512     1.422    
    SLICE_X39Y68         FDRE (Hold_fdre_C_D)         0.105     1.527    HexA/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 HexA/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.421    HexA/Clk
    SLICE_X39Y69         FDRE                                         r  HexA/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y69         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  HexA/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.671    HexA/counter_reg_n_0_[7]
    SLICE_X39Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.779 r  HexA/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.779    HexA/counter_reg[4]_i_1_n_4
    SLICE_X39Y69         FDRE                                         r  HexA/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.819     1.933    HexA/Clk
    SLICE_X39Y69         FDRE                                         r  HexA/counter_reg[7]/C
                         clock pessimism             -0.512     1.421    
    SLICE_X39Y69         FDRE (Hold_fdre_C_D)         0.105     1.526    HexA/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 one_min/second_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/second_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.919%)  route 0.159ns (46.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.434    one_min/Clk
    SLICE_X11Y4          FDSE                                         r  one_min/second_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDSE (Prop_fdse_C_Q)         0.141     1.575 r  one_min/second_reg[5]/Q
                         net (fo=12, routed)          0.159     1.734    one_min/second[5]
    SLICE_X11Y4          LUT6 (Prop_lut6_I2_O)        0.045     1.779 r  one_min/second[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    one_min/second_1[0]
    SLICE_X11Y4          FDRE                                         r  one_min/second_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.836     1.949    one_min/Clk
    SLICE_X11Y4          FDRE                                         r  one_min/second_reg[0]/C
                         clock pessimism             -0.515     1.434    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.092     1.526    one_min/second_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 one_min/second_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/second_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.453%)  route 0.175ns (48.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.434    one_min/Clk
    SLICE_X11Y5          FDSE                                         r  one_min/second_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDSE (Prop_fdse_C_Q)         0.141     1.575 r  one_min/second_reg[3]/Q
                         net (fo=12, routed)          0.175     1.751    one_min/second[3]
    SLICE_X11Y4          LUT6 (Prop_lut6_I1_O)        0.045     1.796 r  one_min/second[4]_i_1/O
                         net (fo=1, routed)           0.000     1.796    one_min/second_1[4]
    SLICE_X11Y4          FDSE                                         r  one_min/second_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.836     1.949    one_min/Clk
    SLICE_X11Y4          FDSE                                         r  one_min/second_reg[4]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X11Y4          FDSE (Hold_fdse_C_D)         0.092     1.542    one_min/second_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 one_min/second_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            one_min/second_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.311%)  route 0.176ns (48.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.434    one_min/Clk
    SLICE_X11Y5          FDSE                                         r  one_min/second_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDSE (Prop_fdse_C_Q)         0.141     1.575 r  one_min/second_reg[3]/Q
                         net (fo=12, routed)          0.176     1.752    one_min/second[3]
    SLICE_X11Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.797 r  one_min/second[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    one_min/second_1[1]
    SLICE_X11Y4          FDRE                                         r  one_min/second_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.836     1.949    one_min/Clk
    SLICE_X11Y4          FDRE                                         r  one_min/second_reg[1]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X11Y4          FDRE (Hold_fdre_C_D)         0.091     1.541    one_min/second_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 HexA/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HexA/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100 rise@0.000ns - clk_100 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.551     1.419    HexA/Clk
    SLICE_X39Y71         FDRE                                         r  HexA/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  HexA/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.666    HexA/counter_reg_n_0_[12]
    SLICE_X39Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.781 r  HexA/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.781    HexA/counter_reg[12]_i_1_n_7
    SLICE_X39Y71         FDRE                                         r  HexA/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     1.931    HexA/Clk
    SLICE_X39Y71         FDRE                                         r  HexA/counter_reg[12]/C
                         clock pessimism             -0.512     1.419    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.105     1.524    HexA/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y68   HexA/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y70   HexA/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y70   HexA/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y71   HexA/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y71   HexA/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y71   HexA/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y71   HexA/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y72   HexA/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y68   HexA/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y68   HexA/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y68   HexA/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y70   HexA/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y70   HexA/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y70   HexA/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y70   HexA/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y71   HexA/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y71   HexA/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y71   HexA/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y71   HexA/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y68   HexA/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y68   HexA/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y70   HexA/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y70   HexA/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y70   HexA/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y70   HexA/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y71   HexA/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y71   HexA/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y71   HexA/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y71   HexA/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          221  Failing Endpoints,  Worst Slack       -1.114ns,  Total Violation      -74.785ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.114ns  (required time - arrival time)
  Source:                 vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.481ns  (logic 10.841ns (52.933%)  route 9.640ns (47.067%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 21.480 - 20.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.570     1.570    vga/CLK
    SLICE_X56Y7          FDCE                                         r  vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.588     2.676    color_instance/bg_i/Q[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     6.517 r  color_instance/bg_i/rom_address1/P[5]
                         net (fo=20, routed)          0.879     7.396    color_instance/bg_i/rom_address1_n_100
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  color_instance/bg_i/rom_address_i_267/O
                         net (fo=1, routed)           0.630     8.150    color_instance/bg_i/rom_address_i_267_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  color_instance/bg_i/rom_address_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.554    color_instance/bg_i/rom_address_i_233_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.773 r  color_instance/bg_i/rom_address_i_168/O[0]
                         net (fo=4, routed)           0.539     9.312    color_instance/bg_i/rom_address_i_168_n_7
    SLICE_X51Y3          LUT3 (Prop_lut3_I2_O)        0.295     9.607 r  color_instance/bg_i/rom_address_i_234/O
                         net (fo=1, routed)           0.444    10.051    color_instance/bg_i/rom_address_i_234_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.175 r  color_instance/bg_i/rom_address_i_160/O
                         net (fo=2, routed)           0.530    10.704    color_instance/bg_i/rom_address_i_160_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.828 r  color_instance/bg_i/rom_address_i_164/O
                         net (fo=1, routed)           0.000    10.828    color_instance/bg_i/rom_address_i_164_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.361 r  color_instance/bg_i/rom_address_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.361    color_instance/bg_i/rom_address_i_96_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.478 r  color_instance/bg_i/rom_address_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.478    color_instance/bg_i/rom_address_i_40_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.595 r  color_instance/bg_i/rom_address_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.595    color_instance/bg_i/rom_address_i_38_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.918 r  color_instance/bg_i/rom_address_i_34/O[1]
                         net (fo=5, routed)           0.482    12.400    color_instance/bg_i/rom_address_i_34_n_6
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.706 r  color_instance/bg_i/rom_address_i_146/O
                         net (fo=1, routed)           0.000    12.706    color_instance/bg_i/rom_address_i_146_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.256 r  color_instance/bg_i/rom_address_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.256    color_instance/bg_i/rom_address_i_85_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.478 r  color_instance/bg_i/rom_address_i_36/O[0]
                         net (fo=3, routed)           0.743    14.221    color_instance/bg_i/rom_address_i_36_n_7
    SLICE_X50Y7          LUT4 (Prop_lut4_I1_O)        0.299    14.520 r  color_instance/bg_i/rom_address_i_83/O
                         net (fo=1, routed)           0.000    14.520    color_instance/bg_i/rom_address_i_83_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.053 r  color_instance/bg_i/rom_address_i_35/CO[3]
                         net (fo=7, routed)           0.848    15.901    color_instance/bg_i/rom_address_i_35_n_0
    SLICE_X50Y4          LUT3 (Prop_lut3_I2_O)        0.124    16.025 r  color_instance/bg_i/rom_address_i_39/O
                         net (fo=2, routed)           0.326    16.351    color_instance/bg_i/rom_address_i_39_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.475 r  color_instance/bg_i/rom_address_i_18/O
                         net (fo=1, routed)           0.747    17.222    color_instance/bg_i/C[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[16])
                                                      1.820    19.042 f  color_instance/bg_i/rom_address/P[16]
                         net (fo=21, routed)          1.747    20.790    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt_1
    SLICE_X56Y37         LUT5 (Prop_lut5_I0_O)        0.124    20.914 r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_6_LOPT_REMAP/O
                         net (fo=1, routed)           1.138    22.051    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y12         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y5        BUFG                         0.000    20.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455    21.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.322 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.480    21.480    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005    21.475    
                         clock uncertainty           -0.095    21.381    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.938    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.938    
                         arrival time                         -22.051    
  -------------------------------------------------------------------
                         slack                                 -1.114    

Slack (VIOLATED) :        -1.088ns  (required time - arrival time)
  Source:                 vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.475ns  (logic 10.841ns (52.946%)  route 9.634ns (47.054%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 21.493 - 20.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.570     1.570    vga/CLK
    SLICE_X56Y7          FDCE                                         r  vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.588     2.676    color_instance/bg_i/Q[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     6.517 r  color_instance/bg_i/rom_address1/P[5]
                         net (fo=20, routed)          0.879     7.396    color_instance/bg_i/rom_address1_n_100
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  color_instance/bg_i/rom_address_i_267/O
                         net (fo=1, routed)           0.630     8.150    color_instance/bg_i/rom_address_i_267_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  color_instance/bg_i/rom_address_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.554    color_instance/bg_i/rom_address_i_233_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.773 r  color_instance/bg_i/rom_address_i_168/O[0]
                         net (fo=4, routed)           0.539     9.312    color_instance/bg_i/rom_address_i_168_n_7
    SLICE_X51Y3          LUT3 (Prop_lut3_I2_O)        0.295     9.607 r  color_instance/bg_i/rom_address_i_234/O
                         net (fo=1, routed)           0.444    10.051    color_instance/bg_i/rom_address_i_234_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.175 r  color_instance/bg_i/rom_address_i_160/O
                         net (fo=2, routed)           0.530    10.704    color_instance/bg_i/rom_address_i_160_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.828 r  color_instance/bg_i/rom_address_i_164/O
                         net (fo=1, routed)           0.000    10.828    color_instance/bg_i/rom_address_i_164_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.361 r  color_instance/bg_i/rom_address_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.361    color_instance/bg_i/rom_address_i_96_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.478 r  color_instance/bg_i/rom_address_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.478    color_instance/bg_i/rom_address_i_40_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.595 r  color_instance/bg_i/rom_address_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.595    color_instance/bg_i/rom_address_i_38_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.918 r  color_instance/bg_i/rom_address_i_34/O[1]
                         net (fo=5, routed)           0.482    12.400    color_instance/bg_i/rom_address_i_34_n_6
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.706 r  color_instance/bg_i/rom_address_i_146/O
                         net (fo=1, routed)           0.000    12.706    color_instance/bg_i/rom_address_i_146_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.256 r  color_instance/bg_i/rom_address_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.256    color_instance/bg_i/rom_address_i_85_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.478 r  color_instance/bg_i/rom_address_i_36/O[0]
                         net (fo=3, routed)           0.743    14.221    color_instance/bg_i/rom_address_i_36_n_7
    SLICE_X50Y7          LUT4 (Prop_lut4_I1_O)        0.299    14.520 r  color_instance/bg_i/rom_address_i_83/O
                         net (fo=1, routed)           0.000    14.520    color_instance/bg_i/rom_address_i_83_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.053 r  color_instance/bg_i/rom_address_i_35/CO[3]
                         net (fo=7, routed)           0.848    15.901    color_instance/bg_i/rom_address_i_35_n_0
    SLICE_X50Y4          LUT3 (Prop_lut3_I2_O)        0.124    16.025 r  color_instance/bg_i/rom_address_i_39/O
                         net (fo=2, routed)           0.326    16.351    color_instance/bg_i/rom_address_i_39_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.475 r  color_instance/bg_i/rom_address_i_18/O
                         net (fo=1, routed)           0.747    17.222    color_instance/bg_i/C[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[16])
                                                      1.820    19.042 f  color_instance/bg_i/rom_address/P[16]
                         net (fo=21, routed)          1.346    20.389    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X56Y8          LUT5 (Prop_lut5_I1_O)        0.124    20.513 r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1/O
                         net (fo=2, routed)           1.533    22.046    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y5        BUFG                         0.000    20.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455    21.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.322 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.493    21.493    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.003    21.496    
                         clock uncertainty           -0.095    21.401    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.958    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.958    
                         arrival time                         -22.046    
  -------------------------------------------------------------------
                         slack                                 -1.088    

Slack (VIOLATED) :        -1.030ns  (required time - arrival time)
  Source:                 vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.401ns  (logic 10.841ns (53.139%)  route 9.560ns (46.861%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 21.484 - 20.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.570     1.570    vga/CLK
    SLICE_X56Y7          FDCE                                         r  vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.588     2.676    color_instance/bg_i/Q[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     6.517 r  color_instance/bg_i/rom_address1/P[5]
                         net (fo=20, routed)          0.879     7.396    color_instance/bg_i/rom_address1_n_100
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  color_instance/bg_i/rom_address_i_267/O
                         net (fo=1, routed)           0.630     8.150    color_instance/bg_i/rom_address_i_267_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  color_instance/bg_i/rom_address_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.554    color_instance/bg_i/rom_address_i_233_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.773 r  color_instance/bg_i/rom_address_i_168/O[0]
                         net (fo=4, routed)           0.539     9.312    color_instance/bg_i/rom_address_i_168_n_7
    SLICE_X51Y3          LUT3 (Prop_lut3_I2_O)        0.295     9.607 r  color_instance/bg_i/rom_address_i_234/O
                         net (fo=1, routed)           0.444    10.051    color_instance/bg_i/rom_address_i_234_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.175 r  color_instance/bg_i/rom_address_i_160/O
                         net (fo=2, routed)           0.530    10.704    color_instance/bg_i/rom_address_i_160_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.828 r  color_instance/bg_i/rom_address_i_164/O
                         net (fo=1, routed)           0.000    10.828    color_instance/bg_i/rom_address_i_164_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.361 r  color_instance/bg_i/rom_address_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.361    color_instance/bg_i/rom_address_i_96_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.478 r  color_instance/bg_i/rom_address_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.478    color_instance/bg_i/rom_address_i_40_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.595 r  color_instance/bg_i/rom_address_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.595    color_instance/bg_i/rom_address_i_38_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.918 r  color_instance/bg_i/rom_address_i_34/O[1]
                         net (fo=5, routed)           0.482    12.400    color_instance/bg_i/rom_address_i_34_n_6
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.706 r  color_instance/bg_i/rom_address_i_146/O
                         net (fo=1, routed)           0.000    12.706    color_instance/bg_i/rom_address_i_146_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.256 r  color_instance/bg_i/rom_address_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.256    color_instance/bg_i/rom_address_i_85_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.478 r  color_instance/bg_i/rom_address_i_36/O[0]
                         net (fo=3, routed)           0.743    14.221    color_instance/bg_i/rom_address_i_36_n_7
    SLICE_X50Y7          LUT4 (Prop_lut4_I1_O)        0.299    14.520 r  color_instance/bg_i/rom_address_i_83/O
                         net (fo=1, routed)           0.000    14.520    color_instance/bg_i/rom_address_i_83_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.053 r  color_instance/bg_i/rom_address_i_35/CO[3]
                         net (fo=7, routed)           0.848    15.901    color_instance/bg_i/rom_address_i_35_n_0
    SLICE_X50Y4          LUT3 (Prop_lut3_I2_O)        0.124    16.025 r  color_instance/bg_i/rom_address_i_39/O
                         net (fo=2, routed)           0.326    16.351    color_instance/bg_i/rom_address_i_39_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.475 r  color_instance/bg_i/rom_address_i_18/O
                         net (fo=1, routed)           0.747    17.222    color_instance/bg_i/C[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    19.042 f  color_instance/bg_i/rom_address/P[18]
                         net (fo=21, routed)          1.642    20.684    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[18]
    SLICE_X57Y32         LUT3 (Prop_lut3_I1_O)        0.124    20.808 r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__0/O
                         net (fo=4, routed)           1.164    21.972    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ENA
    RAMB36_X2Y11         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y5        BUFG                         0.000    20.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455    21.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.322 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.484    21.484    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005    21.479    
                         clock uncertainty           -0.095    21.385    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.942    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.942    
                         arrival time                         -21.972    
  -------------------------------------------------------------------
                         slack                                 -1.030    

Slack (VIOLATED) :        -1.016ns  (required time - arrival time)
  Source:                 vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.378ns  (logic 10.841ns (53.199%)  route 9.537ns (46.801%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 21.475 - 20.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.570     1.570    vga/CLK
    SLICE_X56Y7          FDCE                                         r  vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.588     2.676    color_instance/bg_i/Q[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     6.517 r  color_instance/bg_i/rom_address1/P[5]
                         net (fo=20, routed)          0.879     7.396    color_instance/bg_i/rom_address1_n_100
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  color_instance/bg_i/rom_address_i_267/O
                         net (fo=1, routed)           0.630     8.150    color_instance/bg_i/rom_address_i_267_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  color_instance/bg_i/rom_address_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.554    color_instance/bg_i/rom_address_i_233_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.773 r  color_instance/bg_i/rom_address_i_168/O[0]
                         net (fo=4, routed)           0.539     9.312    color_instance/bg_i/rom_address_i_168_n_7
    SLICE_X51Y3          LUT3 (Prop_lut3_I2_O)        0.295     9.607 r  color_instance/bg_i/rom_address_i_234/O
                         net (fo=1, routed)           0.444    10.051    color_instance/bg_i/rom_address_i_234_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.175 r  color_instance/bg_i/rom_address_i_160/O
                         net (fo=2, routed)           0.530    10.704    color_instance/bg_i/rom_address_i_160_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.828 r  color_instance/bg_i/rom_address_i_164/O
                         net (fo=1, routed)           0.000    10.828    color_instance/bg_i/rom_address_i_164_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.361 r  color_instance/bg_i/rom_address_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.361    color_instance/bg_i/rom_address_i_96_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.478 r  color_instance/bg_i/rom_address_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.478    color_instance/bg_i/rom_address_i_40_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.595 r  color_instance/bg_i/rom_address_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.595    color_instance/bg_i/rom_address_i_38_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.918 r  color_instance/bg_i/rom_address_i_34/O[1]
                         net (fo=5, routed)           0.482    12.400    color_instance/bg_i/rom_address_i_34_n_6
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.706 r  color_instance/bg_i/rom_address_i_146/O
                         net (fo=1, routed)           0.000    12.706    color_instance/bg_i/rom_address_i_146_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.256 r  color_instance/bg_i/rom_address_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.256    color_instance/bg_i/rom_address_i_85_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.478 r  color_instance/bg_i/rom_address_i_36/O[0]
                         net (fo=3, routed)           0.743    14.221    color_instance/bg_i/rom_address_i_36_n_7
    SLICE_X50Y7          LUT4 (Prop_lut4_I1_O)        0.299    14.520 r  color_instance/bg_i/rom_address_i_83/O
                         net (fo=1, routed)           0.000    14.520    color_instance/bg_i/rom_address_i_83_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.053 r  color_instance/bg_i/rom_address_i_35/CO[3]
                         net (fo=7, routed)           0.848    15.901    color_instance/bg_i/rom_address_i_35_n_0
    SLICE_X50Y4          LUT3 (Prop_lut3_I2_O)        0.124    16.025 r  color_instance/bg_i/rom_address_i_39/O
                         net (fo=2, routed)           0.326    16.351    color_instance/bg_i/rom_address_i_39_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.475 r  color_instance/bg_i/rom_address_i_18/O
                         net (fo=1, routed)           0.747    17.222    color_instance/bg_i/C[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    19.042 f  color_instance/bg_i/rom_address/P[18]
                         net (fo=21, routed)          0.866    19.908    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[18]
    SLICE_X55Y14         LUT3 (Prop_lut3_I1_O)        0.124    20.032 r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1/O
                         net (fo=2, routed)           1.917    21.948    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ENA
    RAMB36_X2Y13         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y5        BUFG                         0.000    20.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455    21.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.322 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.475    21.475    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005    21.470    
                         clock uncertainty           -0.095    21.376    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.933    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.933    
                         arrival time                         -21.948    
  -------------------------------------------------------------------
                         slack                                 -1.016    

Slack (VIOLATED) :        -0.986ns  (required time - arrival time)
  Source:                 vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.373ns  (logic 10.841ns (53.212%)  route 9.532ns (46.788%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 21.492 - 20.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.570     1.570    vga/CLK
    SLICE_X56Y7          FDCE                                         r  vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.588     2.676    color_instance/bg_i/Q[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     6.517 r  color_instance/bg_i/rom_address1/P[5]
                         net (fo=20, routed)          0.879     7.396    color_instance/bg_i/rom_address1_n_100
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  color_instance/bg_i/rom_address_i_267/O
                         net (fo=1, routed)           0.630     8.150    color_instance/bg_i/rom_address_i_267_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  color_instance/bg_i/rom_address_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.554    color_instance/bg_i/rom_address_i_233_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.773 r  color_instance/bg_i/rom_address_i_168/O[0]
                         net (fo=4, routed)           0.539     9.312    color_instance/bg_i/rom_address_i_168_n_7
    SLICE_X51Y3          LUT3 (Prop_lut3_I2_O)        0.295     9.607 r  color_instance/bg_i/rom_address_i_234/O
                         net (fo=1, routed)           0.444    10.051    color_instance/bg_i/rom_address_i_234_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.175 r  color_instance/bg_i/rom_address_i_160/O
                         net (fo=2, routed)           0.530    10.704    color_instance/bg_i/rom_address_i_160_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.828 r  color_instance/bg_i/rom_address_i_164/O
                         net (fo=1, routed)           0.000    10.828    color_instance/bg_i/rom_address_i_164_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.361 r  color_instance/bg_i/rom_address_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.361    color_instance/bg_i/rom_address_i_96_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.478 r  color_instance/bg_i/rom_address_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.478    color_instance/bg_i/rom_address_i_40_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.595 r  color_instance/bg_i/rom_address_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.595    color_instance/bg_i/rom_address_i_38_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.918 r  color_instance/bg_i/rom_address_i_34/O[1]
                         net (fo=5, routed)           0.482    12.400    color_instance/bg_i/rom_address_i_34_n_6
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.706 r  color_instance/bg_i/rom_address_i_146/O
                         net (fo=1, routed)           0.000    12.706    color_instance/bg_i/rom_address_i_146_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.256 r  color_instance/bg_i/rom_address_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.256    color_instance/bg_i/rom_address_i_85_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.478 r  color_instance/bg_i/rom_address_i_36/O[0]
                         net (fo=3, routed)           0.743    14.221    color_instance/bg_i/rom_address_i_36_n_7
    SLICE_X50Y7          LUT4 (Prop_lut4_I1_O)        0.299    14.520 r  color_instance/bg_i/rom_address_i_83/O
                         net (fo=1, routed)           0.000    14.520    color_instance/bg_i/rom_address_i_83_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.053 r  color_instance/bg_i/rom_address_i_35/CO[3]
                         net (fo=7, routed)           0.848    15.901    color_instance/bg_i/rom_address_i_35_n_0
    SLICE_X50Y4          LUT3 (Prop_lut3_I2_O)        0.124    16.025 r  color_instance/bg_i/rom_address_i_39/O
                         net (fo=2, routed)           0.326    16.351    color_instance/bg_i/rom_address_i_39_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.475 r  color_instance/bg_i/rom_address_i_18/O
                         net (fo=1, routed)           0.747    17.222    color_instance/bg_i/C[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[15])
                                                      1.820    19.042 f  color_instance/bg_i/rom_address/P[15]
                         net (fo=39, routed)          1.553    20.595    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[15]
    SLICE_X39Y11         LUT5 (Prop_lut5_I3_O)        0.124    20.719 r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP/O
                         net (fo=1, routed)           1.224    21.944    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_11
    RAMB36_X0Y1          RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y5        BUFG                         0.000    20.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455    21.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.322 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.492    21.492    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.003    21.495    
                         clock uncertainty           -0.095    21.400    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.957    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.957    
                         arrival time                         -21.944    
  -------------------------------------------------------------------
                         slack                                 -0.986    

Slack (VIOLATED) :        -0.942ns  (required time - arrival time)
  Source:                 vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.312ns  (logic 10.841ns (53.373%)  route 9.471ns (46.627%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 21.483 - 20.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.570     1.570    vga/CLK
    SLICE_X56Y7          FDCE                                         r  vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.588     2.676    color_instance/bg_i/Q[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     6.517 r  color_instance/bg_i/rom_address1/P[5]
                         net (fo=20, routed)          0.879     7.396    color_instance/bg_i/rom_address1_n_100
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  color_instance/bg_i/rom_address_i_267/O
                         net (fo=1, routed)           0.630     8.150    color_instance/bg_i/rom_address_i_267_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  color_instance/bg_i/rom_address_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.554    color_instance/bg_i/rom_address_i_233_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.773 r  color_instance/bg_i/rom_address_i_168/O[0]
                         net (fo=4, routed)           0.539     9.312    color_instance/bg_i/rom_address_i_168_n_7
    SLICE_X51Y3          LUT3 (Prop_lut3_I2_O)        0.295     9.607 r  color_instance/bg_i/rom_address_i_234/O
                         net (fo=1, routed)           0.444    10.051    color_instance/bg_i/rom_address_i_234_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.175 r  color_instance/bg_i/rom_address_i_160/O
                         net (fo=2, routed)           0.530    10.704    color_instance/bg_i/rom_address_i_160_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.828 r  color_instance/bg_i/rom_address_i_164/O
                         net (fo=1, routed)           0.000    10.828    color_instance/bg_i/rom_address_i_164_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.361 r  color_instance/bg_i/rom_address_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.361    color_instance/bg_i/rom_address_i_96_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.478 r  color_instance/bg_i/rom_address_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.478    color_instance/bg_i/rom_address_i_40_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.595 r  color_instance/bg_i/rom_address_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.595    color_instance/bg_i/rom_address_i_38_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.918 r  color_instance/bg_i/rom_address_i_34/O[1]
                         net (fo=5, routed)           0.482    12.400    color_instance/bg_i/rom_address_i_34_n_6
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.706 r  color_instance/bg_i/rom_address_i_146/O
                         net (fo=1, routed)           0.000    12.706    color_instance/bg_i/rom_address_i_146_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.256 r  color_instance/bg_i/rom_address_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.256    color_instance/bg_i/rom_address_i_85_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.478 r  color_instance/bg_i/rom_address_i_36/O[0]
                         net (fo=3, routed)           0.743    14.221    color_instance/bg_i/rom_address_i_36_n_7
    SLICE_X50Y7          LUT4 (Prop_lut4_I1_O)        0.299    14.520 r  color_instance/bg_i/rom_address_i_83/O
                         net (fo=1, routed)           0.000    14.520    color_instance/bg_i/rom_address_i_83_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.053 r  color_instance/bg_i/rom_address_i_35/CO[3]
                         net (fo=7, routed)           0.848    15.901    color_instance/bg_i/rom_address_i_35_n_0
    SLICE_X50Y4          LUT3 (Prop_lut3_I2_O)        0.124    16.025 r  color_instance/bg_i/rom_address_i_39/O
                         net (fo=2, routed)           0.326    16.351    color_instance/bg_i/rom_address_i_39_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.475 r  color_instance/bg_i/rom_address_i_18/O
                         net (fo=1, routed)           0.747    17.222    color_instance/bg_i/C[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[16])
                                                      1.820    19.042 f  color_instance/bg_i/rom_address/P[16]
                         net (fo=21, routed)          1.674    20.717    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt
    SLICE_X53Y30         LUT5 (Prop_lut5_I0_O)        0.124    20.841 r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_16_LOPT_REMAP/O
                         net (fo=1, routed)           1.042    21.882    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_10
    RAMB36_X1Y10         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y5        BUFG                         0.000    20.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455    21.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.322 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.483    21.483    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005    21.478    
                         clock uncertainty           -0.095    21.384    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.941    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.941    
                         arrival time                         -21.882    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (VIOLATED) :        -0.897ns  (required time - arrival time)
  Source:                 vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.269ns  (logic 10.841ns (53.485%)  route 9.428ns (46.515%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 21.485 - 20.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.570     1.570    vga/CLK
    SLICE_X56Y7          FDCE                                         r  vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.588     2.676    color_instance/bg_i/Q[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     6.517 r  color_instance/bg_i/rom_address1/P[5]
                         net (fo=20, routed)          0.879     7.396    color_instance/bg_i/rom_address1_n_100
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  color_instance/bg_i/rom_address_i_267/O
                         net (fo=1, routed)           0.630     8.150    color_instance/bg_i/rom_address_i_267_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  color_instance/bg_i/rom_address_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.554    color_instance/bg_i/rom_address_i_233_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.773 r  color_instance/bg_i/rom_address_i_168/O[0]
                         net (fo=4, routed)           0.539     9.312    color_instance/bg_i/rom_address_i_168_n_7
    SLICE_X51Y3          LUT3 (Prop_lut3_I2_O)        0.295     9.607 r  color_instance/bg_i/rom_address_i_234/O
                         net (fo=1, routed)           0.444    10.051    color_instance/bg_i/rom_address_i_234_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.175 r  color_instance/bg_i/rom_address_i_160/O
                         net (fo=2, routed)           0.530    10.704    color_instance/bg_i/rom_address_i_160_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.828 r  color_instance/bg_i/rom_address_i_164/O
                         net (fo=1, routed)           0.000    10.828    color_instance/bg_i/rom_address_i_164_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.361 r  color_instance/bg_i/rom_address_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.361    color_instance/bg_i/rom_address_i_96_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.478 r  color_instance/bg_i/rom_address_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.478    color_instance/bg_i/rom_address_i_40_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.595 r  color_instance/bg_i/rom_address_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.595    color_instance/bg_i/rom_address_i_38_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.918 r  color_instance/bg_i/rom_address_i_34/O[1]
                         net (fo=5, routed)           0.482    12.400    color_instance/bg_i/rom_address_i_34_n_6
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.706 r  color_instance/bg_i/rom_address_i_146/O
                         net (fo=1, routed)           0.000    12.706    color_instance/bg_i/rom_address_i_146_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.256 r  color_instance/bg_i/rom_address_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.256    color_instance/bg_i/rom_address_i_85_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.478 r  color_instance/bg_i/rom_address_i_36/O[0]
                         net (fo=3, routed)           0.743    14.221    color_instance/bg_i/rom_address_i_36_n_7
    SLICE_X50Y7          LUT4 (Prop_lut4_I1_O)        0.299    14.520 r  color_instance/bg_i/rom_address_i_83/O
                         net (fo=1, routed)           0.000    14.520    color_instance/bg_i/rom_address_i_83_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.053 r  color_instance/bg_i/rom_address_i_35/CO[3]
                         net (fo=7, routed)           0.848    15.901    color_instance/bg_i/rom_address_i_35_n_0
    SLICE_X50Y4          LUT3 (Prop_lut3_I2_O)        0.124    16.025 r  color_instance/bg_i/rom_address_i_39/O
                         net (fo=2, routed)           0.326    16.351    color_instance/bg_i/rom_address_i_39_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.475 r  color_instance/bg_i/rom_address_i_18/O
                         net (fo=1, routed)           0.747    17.222    color_instance/bg_i/C[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    19.042 f  color_instance/bg_i/rom_address/P[18]
                         net (fo=21, routed)          1.732    20.774    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_2
    SLICE_X56Y33         LUT5 (Prop_lut5_I1_O)        0.124    20.898 r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_11_LOPT_REMAP/O
                         net (fo=1, routed)           0.942    21.840    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_7
    RAMB36_X2Y10         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y5        BUFG                         0.000    20.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455    21.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.322 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.485    21.485    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005    21.480    
                         clock uncertainty           -0.095    21.386    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.943    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.943    
                         arrival time                         -21.840    
  -------------------------------------------------------------------
                         slack                                 -0.897    

Slack (VIOLATED) :        -0.817ns  (required time - arrival time)
  Source:                 vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.186ns  (logic 10.841ns (53.704%)  route 9.345ns (46.296%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 21.482 - 20.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.570     1.570    vga/CLK
    SLICE_X56Y7          FDCE                                         r  vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.588     2.676    color_instance/bg_i/Q[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     6.517 r  color_instance/bg_i/rom_address1/P[5]
                         net (fo=20, routed)          0.879     7.396    color_instance/bg_i/rom_address1_n_100
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  color_instance/bg_i/rom_address_i_267/O
                         net (fo=1, routed)           0.630     8.150    color_instance/bg_i/rom_address_i_267_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  color_instance/bg_i/rom_address_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.554    color_instance/bg_i/rom_address_i_233_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.773 r  color_instance/bg_i/rom_address_i_168/O[0]
                         net (fo=4, routed)           0.539     9.312    color_instance/bg_i/rom_address_i_168_n_7
    SLICE_X51Y3          LUT3 (Prop_lut3_I2_O)        0.295     9.607 r  color_instance/bg_i/rom_address_i_234/O
                         net (fo=1, routed)           0.444    10.051    color_instance/bg_i/rom_address_i_234_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.175 r  color_instance/bg_i/rom_address_i_160/O
                         net (fo=2, routed)           0.530    10.704    color_instance/bg_i/rom_address_i_160_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.828 r  color_instance/bg_i/rom_address_i_164/O
                         net (fo=1, routed)           0.000    10.828    color_instance/bg_i/rom_address_i_164_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.361 r  color_instance/bg_i/rom_address_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.361    color_instance/bg_i/rom_address_i_96_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.478 r  color_instance/bg_i/rom_address_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.478    color_instance/bg_i/rom_address_i_40_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.595 r  color_instance/bg_i/rom_address_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.595    color_instance/bg_i/rom_address_i_38_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.918 r  color_instance/bg_i/rom_address_i_34/O[1]
                         net (fo=5, routed)           0.482    12.400    color_instance/bg_i/rom_address_i_34_n_6
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.706 r  color_instance/bg_i/rom_address_i_146/O
                         net (fo=1, routed)           0.000    12.706    color_instance/bg_i/rom_address_i_146_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.256 r  color_instance/bg_i/rom_address_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.256    color_instance/bg_i/rom_address_i_85_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.478 r  color_instance/bg_i/rom_address_i_36/O[0]
                         net (fo=3, routed)           0.743    14.221    color_instance/bg_i/rom_address_i_36_n_7
    SLICE_X50Y7          LUT4 (Prop_lut4_I1_O)        0.299    14.520 r  color_instance/bg_i/rom_address_i_83/O
                         net (fo=1, routed)           0.000    14.520    color_instance/bg_i/rom_address_i_83_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.053 r  color_instance/bg_i/rom_address_i_35/CO[3]
                         net (fo=7, routed)           0.848    15.901    color_instance/bg_i/rom_address_i_35_n_0
    SLICE_X50Y4          LUT3 (Prop_lut3_I2_O)        0.124    16.025 r  color_instance/bg_i/rom_address_i_39/O
                         net (fo=2, routed)           0.326    16.351    color_instance/bg_i/rom_address_i_39_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.475 r  color_instance/bg_i/rom_address_i_18/O
                         net (fo=1, routed)           0.747    17.222    color_instance/bg_i/C[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[16])
                                                      1.820    19.042 f  color_instance/bg_i/rom_address/P[16]
                         net (fo=21, routed)          0.921    19.963    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[16]
    SLICE_X53Y15         LUT3 (Prop_lut3_I0_O)        0.124    20.087 r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_i_1__1/O
                         net (fo=4, routed)           1.670    21.757    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/ENA
    RAMB36_X1Y11         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y5        BUFG                         0.000    20.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455    21.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.322 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.482    21.482    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005    21.477    
                         clock uncertainty           -0.095    21.383    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    20.940    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.940    
                         arrival time                         -21.757    
  -------------------------------------------------------------------
                         slack                                 -0.817    

Slack (VIOLATED) :        -0.744ns  (required time - arrival time)
  Source:                 vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.983ns  (logic 10.717ns (53.629%)  route 9.266ns (46.371%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 21.475 - 20.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.570     1.570    vga/CLK
    SLICE_X56Y7          FDCE                                         r  vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.588     2.676    color_instance/bg_i/Q[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     6.517 r  color_instance/bg_i/rom_address1/P[5]
                         net (fo=20, routed)          0.879     7.396    color_instance/bg_i/rom_address1_n_100
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  color_instance/bg_i/rom_address_i_267/O
                         net (fo=1, routed)           0.630     8.150    color_instance/bg_i/rom_address_i_267_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  color_instance/bg_i/rom_address_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.554    color_instance/bg_i/rom_address_i_233_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.773 r  color_instance/bg_i/rom_address_i_168/O[0]
                         net (fo=4, routed)           0.539     9.312    color_instance/bg_i/rom_address_i_168_n_7
    SLICE_X51Y3          LUT3 (Prop_lut3_I2_O)        0.295     9.607 r  color_instance/bg_i/rom_address_i_234/O
                         net (fo=1, routed)           0.444    10.051    color_instance/bg_i/rom_address_i_234_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.175 r  color_instance/bg_i/rom_address_i_160/O
                         net (fo=2, routed)           0.530    10.704    color_instance/bg_i/rom_address_i_160_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.828 r  color_instance/bg_i/rom_address_i_164/O
                         net (fo=1, routed)           0.000    10.828    color_instance/bg_i/rom_address_i_164_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.361 r  color_instance/bg_i/rom_address_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.361    color_instance/bg_i/rom_address_i_96_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.478 r  color_instance/bg_i/rom_address_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.478    color_instance/bg_i/rom_address_i_40_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.595 r  color_instance/bg_i/rom_address_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.595    color_instance/bg_i/rom_address_i_38_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.918 r  color_instance/bg_i/rom_address_i_34/O[1]
                         net (fo=5, routed)           0.482    12.400    color_instance/bg_i/rom_address_i_34_n_6
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.706 r  color_instance/bg_i/rom_address_i_146/O
                         net (fo=1, routed)           0.000    12.706    color_instance/bg_i/rom_address_i_146_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.256 r  color_instance/bg_i/rom_address_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.256    color_instance/bg_i/rom_address_i_85_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.478 r  color_instance/bg_i/rom_address_i_36/O[0]
                         net (fo=3, routed)           0.743    14.221    color_instance/bg_i/rom_address_i_36_n_7
    SLICE_X50Y7          LUT4 (Prop_lut4_I1_O)        0.299    14.520 r  color_instance/bg_i/rom_address_i_83/O
                         net (fo=1, routed)           0.000    14.520    color_instance/bg_i/rom_address_i_83_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.053 r  color_instance/bg_i/rom_address_i_35/CO[3]
                         net (fo=7, routed)           0.848    15.901    color_instance/bg_i/rom_address_i_35_n_0
    SLICE_X50Y4          LUT3 (Prop_lut3_I2_O)        0.124    16.025 r  color_instance/bg_i/rom_address_i_39/O
                         net (fo=2, routed)           0.326    16.351    color_instance/bg_i/rom_address_i_39_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.475 r  color_instance/bg_i/rom_address_i_18/O
                         net (fo=1, routed)           0.747    17.222    color_instance/bg_i/C[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[6])
                                                      1.820    19.042 r  color_instance/bg_i/rom_address/P[6]
                         net (fo=29, routed)          2.511    21.554    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X2Y13         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y5        BUFG                         0.000    20.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455    21.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.322 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.475    21.475    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.005    21.470    
                         clock uncertainty           -0.095    21.376    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    20.810    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.810    
                         arrival time                         -21.554    
  -------------------------------------------------------------------
                         slack                                 -0.744    

Slack (VIOLATED) :        -0.714ns  (required time - arrival time)
  Source:                 vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.177ns  (logic 10.841ns (53.729%)  route 9.336ns (46.271%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 21.496 - 20.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.570     1.570    vga/CLK
    SLICE_X56Y7          FDCE                                         r  vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.518     2.088 r  vga/hc_reg[9]/Q
                         net (fo=29, routed)          0.588     2.676    color_instance/bg_i/Q[9]
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_A[9]_P[5])
                                                      3.841     6.517 r  color_instance/bg_i/rom_address1/P[5]
                         net (fo=20, routed)          0.879     7.396    color_instance/bg_i/rom_address1_n_100
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.124     7.520 r  color_instance/bg_i/rom_address_i_267/O
                         net (fo=1, routed)           0.630     8.150    color_instance/bg_i/rom_address_i_267_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     8.554 r  color_instance/bg_i/rom_address_i_233/CO[3]
                         net (fo=1, routed)           0.000     8.554    color_instance/bg_i/rom_address_i_233_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.773 r  color_instance/bg_i/rom_address_i_168/O[0]
                         net (fo=4, routed)           0.539     9.312    color_instance/bg_i/rom_address_i_168_n_7
    SLICE_X51Y3          LUT3 (Prop_lut3_I2_O)        0.295     9.607 r  color_instance/bg_i/rom_address_i_234/O
                         net (fo=1, routed)           0.444    10.051    color_instance/bg_i/rom_address_i_234_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I3_O)        0.124    10.175 r  color_instance/bg_i/rom_address_i_160/O
                         net (fo=2, routed)           0.530    10.704    color_instance/bg_i/rom_address_i_160_n_0
    SLICE_X52Y5          LUT6 (Prop_lut6_I0_O)        0.124    10.828 r  color_instance/bg_i/rom_address_i_164/O
                         net (fo=1, routed)           0.000    10.828    color_instance/bg_i/rom_address_i_164_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.361 r  color_instance/bg_i/rom_address_i_96/CO[3]
                         net (fo=1, routed)           0.000    11.361    color_instance/bg_i/rom_address_i_96_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.478 r  color_instance/bg_i/rom_address_i_40/CO[3]
                         net (fo=1, routed)           0.000    11.478    color_instance/bg_i/rom_address_i_40_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.595 r  color_instance/bg_i/rom_address_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.595    color_instance/bg_i/rom_address_i_38_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.918 r  color_instance/bg_i/rom_address_i_34/O[1]
                         net (fo=5, routed)           0.482    12.400    color_instance/bg_i/rom_address_i_34_n_6
    SLICE_X51Y7          LUT2 (Prop_lut2_I0_O)        0.306    12.706 r  color_instance/bg_i/rom_address_i_146/O
                         net (fo=1, routed)           0.000    12.706    color_instance/bg_i/rom_address_i_146_n_0
    SLICE_X51Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.256 r  color_instance/bg_i/rom_address_i_85/CO[3]
                         net (fo=1, routed)           0.000    13.256    color_instance/bg_i/rom_address_i_85_n_0
    SLICE_X51Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.478 r  color_instance/bg_i/rom_address_i_36/O[0]
                         net (fo=3, routed)           0.743    14.221    color_instance/bg_i/rom_address_i_36_n_7
    SLICE_X50Y7          LUT4 (Prop_lut4_I1_O)        0.299    14.520 r  color_instance/bg_i/rom_address_i_83/O
                         net (fo=1, routed)           0.000    14.520    color_instance/bg_i/rom_address_i_83_n_0
    SLICE_X50Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.053 r  color_instance/bg_i/rom_address_i_35/CO[3]
                         net (fo=7, routed)           0.848    15.901    color_instance/bg_i/rom_address_i_35_n_0
    SLICE_X50Y4          LUT3 (Prop_lut3_I2_O)        0.124    16.025 r  color_instance/bg_i/rom_address_i_39/O
                         net (fo=2, routed)           0.326    16.351    color_instance/bg_i/rom_address_i_39_n_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    16.475 r  color_instance/bg_i/rom_address_i_18/O
                         net (fo=1, routed)           0.747    17.222    color_instance/bg_i/C[4]
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    19.042 f  color_instance/bg_i/rom_address/P[18]
                         net (fo=21, routed)          1.695    20.738    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt_1
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124    20.862 r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_9_LOPT_REMAP/O
                         net (fo=1, routed)           0.886    21.747    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_6
    RAMB36_X2Y8          RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    BUFGCTRL_X0Y5        BUFG                         0.000    20.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455    21.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    18.322 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.000 f  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.496    21.496    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.075    21.571    
                         clock uncertainty           -0.095    21.476    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    21.033    color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         21.033    
                         arrival time                         -21.747    
  -------------------------------------------------------------------
                         slack                                 -0.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.591     0.591    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y14          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  vga_to_hdmi/inst/encb/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.097     0.828    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[3]
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.045     0.873 r  vga_to_hdmi/inst/encb/dout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.873    vga_to_hdmi/inst/encb/dout[3]_i_1_n_0
    SLICE_X0Y14          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.861     0.861    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y14          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[3]/C
                         clock pessimism             -0.257     0.604    
    SLICE_X0Y14          FDCE (Hold_fdce_C_D)         0.091     0.695    vga_to_hdmi/inst/encb/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.592     0.592    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y12          FDRE                                         r  vga_to_hdmi/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  vga_to_hdmi/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.101     0.857    vga_to_hdmi/inst/encb/c1_q
    SLICE_X1Y12          FDRE                                         r  vga_to_hdmi/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.862     0.862    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y12          FDRE                                         r  vga_to_hdmi/inst/encb/c1_reg_reg/C
                         clock pessimism             -0.255     0.607    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.070     0.677    vga_to_hdmi/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.592     0.592    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y12          FDRE                                         r  vga_to_hdmi/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  vga_to_hdmi/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.100     0.856    vga_to_hdmi/inst/encb/c0_q
    SLICE_X1Y12          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.862     0.862    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y12          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/C
                         clock pessimism             -0.255     0.607    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.066     0.673    vga_to_hdmi/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.594     0.594    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y9           FDRE                                         r  vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  vga_to_hdmi/inst/encb/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.133     0.867    vga_to_hdmi/inst/encb/p_0_in1_in
    SLICE_X2Y9           LUT3 (Prop_lut3_I0_O)        0.045     0.912 r  vga_to_hdmi/inst/encb/q_m_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.912    vga_to_hdmi/inst/encb/q_m_6
    SLICE_X2Y9           FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.865     0.865    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y9           FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[6]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.120     0.727    vga_to_hdmi/inst/encb/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.594     0.594    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X3Y9           FDRE                                         r  vga_to_hdmi/inst/encb/vdin_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     0.735 r  vga_to_hdmi/inst/encb/vdin_q_reg[5]/Q
                         net (fo=6, routed)           0.137     0.871    vga_to_hdmi/inst/encb/p_0_in1_in
    SLICE_X2Y9           LUT3 (Prop_lut3_I2_O)        0.045     0.916 r  vga_to_hdmi/inst/encb/q_m_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.916    vga_to_hdmi/inst/encb/q_m_reg[5]_i_1_n_0
    SLICE_X2Y9           FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.865     0.865    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X2Y9           FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[5]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.121     0.728    vga_to_hdmi/inst/encb/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.166%)  route 0.093ns (30.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.586     0.586    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y20          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     0.750 r  vga_to_hdmi/inst/encr/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.093     0.843    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[7]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.045     0.888 r  vga_to_hdmi/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.888    vga_to_hdmi/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.855     0.855    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X1Y20          FDCE (Hold_fdce_C_D)         0.092     0.692    vga_to_hdmi/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.711%)  route 0.095ns (31.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.586     0.586    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X2Y20          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     0.750 r  vga_to_hdmi/inst/encr/q_m_reg_reg[3]/Q
                         net (fo=1, routed)           0.095     0.845    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[3]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.045     0.890 r  vga_to_hdmi/inst/encr/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.890    vga_to_hdmi/inst/encr/dout[3]_i_1__1_n_0
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.855     0.855    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[3]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X1Y20          FDCE (Hold_fdce_C_D)         0.092     0.692    vga_to_hdmi/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vc_reg[2]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.518%)  route 0.143ns (43.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    vga/CLK
    SLICE_X55Y0          FDCE                                         r  vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDCE (Prop_fdce_C_Q)         0.141     0.708 r  vga/vc_reg[0]/Q
                         net (fo=35, routed)          0.143     0.851    vga/Q[0]
    SLICE_X57Y0          LUT6 (Prop_lut6_I2_O)        0.045     0.896 r  vga/vc[2]_i_1/O
                         net (fo=2, routed)           0.000     0.896    vga/vc[2]_i_1_n_0
    SLICE_X57Y0          FDCE                                         r  vga/vc_reg[2]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.838     0.838    vga/CLK
    SLICE_X57Y0          FDCE                                         r  vga/vc_reg[2]_replica/C
                         clock pessimism             -0.234     0.604    
    SLICE_X57Y0          FDCE (Hold_fdce_C_D)         0.092     0.696    vga/vc_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.018%)  route 0.152ns (44.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.568     0.568    vga/CLK
    SLICE_X57Y6          FDCE                                         r  vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDCE (Prop_fdce_C_Q)         0.141     0.709 r  vga/hc_reg[5]/Q
                         net (fo=40, routed)          0.152     0.861    vga/hc_reg[9]_0[5]
    SLICE_X56Y6          LUT3 (Prop_lut3_I2_O)        0.045     0.906 r  vga/hc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.906    vga/hc[6]
    SLICE_X56Y6          FDCE                                         r  vga/hc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.837     0.837    vga/CLK
    SLICE_X56Y6          FDCE                                         r  vga/hc_reg[6]/C
                         clock pessimism             -0.256     0.581    
    SLICE_X56Y6          FDCE (Hold_fdce_C_D)         0.121     0.702    vga/hc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/vdin_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.593     0.593    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y10          FDRE                                         r  vga_to_hdmi/inst/encg/vdin_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.757 r  vga_to_hdmi/inst/encg/vdin_q_reg[6]/Q
                         net (fo=6, routed)           0.106     0.863    vga_to_hdmi/inst/encg/p_0_in0_in
    SLICE_X3Y10          LUT3 (Prop_lut3_I2_O)        0.045     0.908 r  vga_to_hdmi/inst/encg/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.908    vga_to_hdmi/inst/encg/q_m_6
    SLICE_X3Y10          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.864     0.864    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y10          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.092     0.698    vga_to_hdmi/inst/encg/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4      color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y8      color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y9      color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y10     color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11     color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y0      color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      color_instance/bg_i/background_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y13      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y13      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y12      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y12      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y11      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y11      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y11      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y11      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y11      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y11      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y13      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y13      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y12      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y12      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y11      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y11      vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y11      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y11      vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y11      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X6Y11      vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_usb_i/clk_wiz_1/inst/clk_in1
  To Clock:  mb_usb_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_usb_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_usb_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_usb_clk_wiz_1_0
  To Clock:  clk_out1_mb_usb_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.660ns  (required time - arrival time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 2.351ns (28.483%)  route 5.903ns (71.517%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 11.423 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.544     1.544    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X9Y70          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     2.000 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.479     3.479    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124     3.603 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.603    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           1.129     5.302    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.313     5.615 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.615    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[1][4]
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I1_O)      0.217     5.832 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0/O
                         net (fo=1, routed)           0.436     6.268    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.299     6.567 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__76/O
                         net (fo=1, routed)           0.636     7.203    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native_0
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.124     7.327 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.733     8.060    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X8Y69          LUT5 (Prop_lut5_I1_O)        0.124     8.184 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.490     9.674    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y75          LUT6 (Prop_lut6_I1_O)        0.124     9.798 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.798    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X9Y75          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    11.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.423    11.423    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X9Y75          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.078    11.501    
                         clock uncertainty           -0.074    11.427    
    SLICE_X9Y75          FDRE (Setup_fdre_C_D)        0.031    11.458    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.458    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 2.381ns (28.742%)  route 5.903ns (71.258%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 11.423 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.544     1.544    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X9Y70          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     2.000 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.479     3.479    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124     3.603 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.603    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           1.129     5.302    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.313     5.615 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.615    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[1][4]
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I1_O)      0.217     5.832 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0/O
                         net (fo=1, routed)           0.436     6.268    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.299     6.567 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__76/O
                         net (fo=1, routed)           0.636     7.203    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native_0
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.124     7.327 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.733     8.060    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X8Y69          LUT5 (Prop_lut5_I1_O)        0.124     8.184 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.490     9.674    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y75          LUT5 (Prop_lut5_I1_O)        0.154     9.828 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     9.828    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/op1_Reg
    SLICE_X9Y75          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    11.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.423    11.423    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X9Y75          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                         clock pessimism              0.078    11.501    
                         clock uncertainty           -0.074    11.427    
    SLICE_X9Y75          FDRE (Setup_fdre_C_D)        0.075    11.502    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[30].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.502    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.753ns  (required time - arrival time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 1.736ns (23.238%)  route 5.735ns (76.762%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.611     1.611    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X7Y69          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.419     2.030 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.607     3.637    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[6]
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.299     3.936 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     3.936    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.468 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.468    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.625 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=48, routed)          1.377     6.002    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I/NewPC_Mux/jump
    SLICE_X5Y68          LUT3 (Prop_lut3_I2_O)        0.329     6.331 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=9, routed)           2.751     9.082    mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y15         RAMB36E1                                     r  mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    11.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.468    11.468    mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.007    11.475    
                         clock uncertainty           -0.074    11.401    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    10.835    mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  1.753    

Slack (MET) :             1.797ns  (required time - arrival time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.948ns  (logic 1.200ns (15.098%)  route 6.748ns (84.902%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 11.425 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.612     1.612    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X7Y68          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     2.068 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=53, routed)          1.498     3.566    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Not_Using_Long.byte_selects_i_INST/Using_FPGA.Native/I0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.690 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Not_Using_Long.byte_selects_i_INST/Using_FPGA.Native/LUT6/O
                         net (fo=5, routed)           0.844     4.534    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/byte_selects_1
    SLICE_X15Y73         LUT3 (Prop_lut3_I0_O)        0.124     4.658 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native/O
                         net (fo=24, routed)          0.988     5.646    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/O
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.770 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_1__99/O
                         net (fo=2, routed)           0.978     6.748    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[17].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X12Y72         LUT6 (Prop_lut6_I3_O)        0.124     6.872 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[17].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.627     7.499    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[17].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X11Y70         LUT5 (Prop_lut5_I0_O)        0.124     7.623 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[17].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__29/O
                         net (fo=1, routed)           0.957     8.580    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Using_FPGA.Native_0
    SLICE_X8Y80          LUT3 (Prop_lut3_I2_O)        0.124     8.704 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[17].SRL16E_I/Using_FPGA.Native_i_1__43/O
                         net (fo=1, routed)           0.857     9.560    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF/D_14
    SLICE_X9Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    11.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.425    11.425    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X9Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.078    11.503    
                         clock uncertainty           -0.074    11.429    
    SLICE_X9Y76          FDRE (Setup_fdre_C_D)       -0.071    11.358    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[17].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.358    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  1.797    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 1.317ns (16.944%)  route 6.455ns (83.056%))
  Logic Levels:           7  (LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.612     1.612    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X7Y68          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.456     2.068 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[31].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=53, routed)          1.498     3.566    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Not_Using_Long.byte_selects_i_INST/Using_FPGA.Native/I0
    SLICE_X14Y73         LUT6 (Prop_lut6_I0_O)        0.124     3.690 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Not_Using_Long.byte_selects_i_INST/Using_FPGA.Native/LUT6/O
                         net (fo=5, routed)           0.844     4.534    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/byte_selects_1
    SLICE_X15Y73         LUT3 (Prop_lut3_I0_O)        0.124     4.658 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native/O
                         net (fo=24, routed)          0.988     5.646    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/O
    SLICE_X36Y73         LUT6 (Prop_lut6_I4_O)        0.124     5.770 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Using_FPGA.Native_i_1__99/O
                         net (fo=2, routed)           0.812     6.582    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_1[6]
    SLICE_X15Y70         LUT6 (Prop_lut6_I1_O)        0.124     6.706 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Byte_Doublet_Handle_I/Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I/Using_FPGA.Native_i_2__44/O
                         net (fo=1, routed)           0.456     7.162    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/extend_Data_Read[0]
    SLICE_X11Y70         LUT5 (Prop_lut5_I2_O)        0.124     7.286 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.503     7.789    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X9Y68          LUT5 (Prop_lut5_I0_O)        0.124     7.913 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[25].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__37/O
                         net (fo=1, routed)           0.918     8.831    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_0
    SLICE_X5Y77          LUT3 (Prop_lut3_I2_O)        0.117     8.948 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Using_FPGA.Native_i_1__51/O
                         net (fo=1, routed)           0.436     9.384    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/D_6
    SLICE_X5Y77          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    11.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.493    11.493    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X5Y77          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.078    11.571    
                         clock uncertainty           -0.074    11.497    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)       -0.311    11.186    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[25].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.186    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.207ns (27.167%)  route 5.917ns (72.833%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 11.425 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.544     1.544    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X9Y70          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     2.000 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.479     3.479    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124     3.603 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.603    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           0.595     4.768    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.313     5.081 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     5.514    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     5.638 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.350     5.988    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[2][3]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.112 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0/O
                         net (fo=1, routed)           0.280     6.391    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.515 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__75/O
                         net (fo=1, routed)           0.630     7.145    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_0/I0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.269 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_0/Using_FPGA.Native/O
                         net (fo=1, routed)           0.971     8.240    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X15Y69         LUT5 (Prop_lut5_I1_O)        0.124     8.364 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.180     9.544    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y73          LUT6 (Prop_lut6_I1_O)        0.124     9.668 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.000     9.668    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/op1_I
    SLICE_X9Y73          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    11.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.425    11.425    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X9Y73          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                         clock pessimism              0.092    11.517    
                         clock uncertainty           -0.074    11.443    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.032    11.475    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.475    
                         arrival time                          -9.668    
  -------------------------------------------------------------------
                         slack                                  1.807    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.150ns  (logic 2.233ns (27.400%)  route 5.917ns (72.600%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 11.425 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.544     1.544    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X9Y70          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     2.000 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.479     3.479    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124     3.603 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.603    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           0.595     4.768    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.313     5.081 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     5.514    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     5.638 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.350     5.988    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[2][3]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.112 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0/O
                         net (fo=1, routed)           0.280     6.391    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.515 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__75/O
                         net (fo=1, routed)           0.630     7.145    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_0/I0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.269 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_0/Using_FPGA.Native/O
                         net (fo=1, routed)           0.971     8.240    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X15Y69         LUT5 (Prop_lut5_I1_O)        0.124     8.364 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.180     9.544    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/I1
    SLICE_X9Y73          LUT5 (Prop_lut5_I1_O)        0.150     9.694 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Both_PC_and_MSR.Op1_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     9.694    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/op1_Reg
    SLICE_X9Y73          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    11.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.425    11.425    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X9Y73          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                         clock pessimism              0.092    11.517    
                         clock uncertainty           -0.074    11.443    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.075    11.518    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -9.694    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.858ns  (required time - arrival time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 2.331ns (28.913%)  route 5.731ns (71.087%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 11.429 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.544     1.544    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X9Y70          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     2.000 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.479     3.479    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124     3.603 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.603    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           0.595     4.768    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.313     5.081 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     5.514    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_4_n_0
    SLICE_X1Y77          LUT6 (Prop_lut6_I0_O)        0.124     5.638 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.350     5.988    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[2][3]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.112 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[3]_INST_0/O
                         net (fo=1, routed)           0.280     6.391    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X0Y77          LUT5 (Prop_lut5_I0_O)        0.124     6.515 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[29].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__75/O
                         net (fo=1, routed)           0.630     7.145    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_0/I0
    SLICE_X0Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.269 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_0/Using_FPGA.Native/O
                         net (fo=1, routed)           0.971     8.240    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X15Y69         LUT5 (Prop_lut5_I1_O)        0.124     8.364 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           0.544     8.908    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/ex_Result[0]
    SLICE_X15Y71         LUT5 (Prop_lut5_I0_O)        0.124     9.032 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[29].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native_i_2__41/O
                         net (fo=1, routed)           0.450     9.482    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Using_FPGA.Native_0
    SLICE_X11Y71         LUT3 (Prop_lut3_I2_O)        0.124     9.606 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Using_FPGA.Native_i_1__55/O
                         net (fo=1, routed)           0.000     9.606    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF/D_2
    SLICE_X11Y71         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    11.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.429    11.429    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X11Y71         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.078    11.507    
                         clock uncertainty           -0.074    11.433    
    SLICE_X11Y71         FDRE (Setup_fdre_C_D)        0.031    11.464    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[29].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  1.858    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 1.762ns (24.647%)  route 5.387ns (75.353%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.611     1.611    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X7Y69          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.419     2.030 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.607     3.637    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[6]
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.299     3.936 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     3.936    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.468 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.468    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.625 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=48, routed)          1.377     6.002    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/jump
    SLICE_X5Y68          LUT3 (Prop_lut3_I2_O)        0.355     6.357 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=9, routed)           2.403     8.760    mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y15         RAMB36E1                                     r  mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    11.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.468    11.468    mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.007    11.475    
                         clock uncertainty           -0.074    11.401    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.774    10.627    mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.943ns  (required time - arrival time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 2.227ns (28.940%)  route 5.468ns (71.060%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns = ( 11.428 - 10.000 ) 
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.544     1.544    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X9Y70          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.456     2.000 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=55, routed)          1.479     3.479    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I1_O)        0.124     3.603 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[27].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native_i_1__93/O
                         net (fo=1, routed)           0.000     3.603    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/lopt_3
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte/Using_FPGA.The_Compare[2].MUXCY_L_I1/Using_FPGA.Native_CARRY4/CO[2]
                         net (fo=6, routed)           1.129     5.302    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/Byte_Zeros[3]
    SLICE_X3Y78          LUT6 (Prop_lut6_I1_O)        0.313     5.615 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.615    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/mux_res[1][4]
    SLICE_X3Y78          MUXF7 (Prop_muxf7_I1_O)      0.217     5.832 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.count_leading_zeros_I/CLZ_Res[4]_INST_0/O
                         net (fo=1, routed)           0.436     6.268    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/CLZ_Res[0]
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.299     6.567 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Shift_Logic_Bits[30].Shift_Logic_Bit_I/Shift_Logic_Mux/Using_FPGA.Native_i_1__76/O
                         net (fo=1, routed)           0.636     7.203    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native_0
    SLICE_X2Y74          LUT2 (Prop_lut2_I0_O)        0.124     7.327 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.shift_logic_result_i_lut_1/Using_FPGA.Native/O
                         net (fo=1, routed)           0.733     8.060    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/shift_Logic_Result[0]
    SLICE_X8Y69          LUT5 (Prop_lut5_I1_O)        0.124     8.184 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Result_Mux_I/Result_Mux_Bits[30].Result_Mux_Bit_I/Data_Shift_Mux/Using_FPGA.Native/O
                         net (fo=8, routed)           1.055     9.239    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/D
    SLICE_X12Y71         RAMD32                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000    10.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457    11.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.428    11.428    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X12Y71         RAMD32                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.078    11.506    
                         clock uncertainty           -0.074    11.432    
    SLICE_X12Y71         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    11.183    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  1.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.722%)  route 0.196ns (51.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.552     0.552    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y69         FDRE                                         r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/Q
                         net (fo=1, routed)           0.196     0.888    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[21]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.045     0.933 r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=1, routed)           0.000     0.933    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X36Y69         FDRE                                         r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.819     0.819    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y69         FDRE                                         r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.092     0.906    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mb_usb_i/gpio_usb_keycode/U0/ip2bus_data_i_D1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.942%)  route 0.241ns (63.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.558     0.558    mb_usb_i/gpio_usb_keycode/U0/s_axi_aclk
    SLICE_X37Y62         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/ip2bus_data_i_D1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mb_usb_i/gpio_usb_keycode/U0/ip2bus_data_i_D1_reg[23]/Q
                         net (fo=1, routed)           0.241     0.939    mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[8]
    SLICE_X33Y64         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.824     0.824    mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y64         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.072     0.891    mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.527%)  route 0.241ns (56.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.552     0.552    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y69         FDRE                                         r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/Q
                         net (fo=1, routed)           0.241     0.934    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[19]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.045     0.979 r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=1, routed)           0.000     0.979    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X36Y69         FDRE                                         r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.819     0.819    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y69         FDRE                                         r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.091     0.905    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mb_usb_i/gpio_usb_keycode/U0/ip2bus_data_i_D1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.464%)  route 0.241ns (59.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.559     0.559    mb_usb_i/gpio_usb_keycode/U0/s_axi_aclk
    SLICE_X38Y61         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/ip2bus_data_i_D1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  mb_usb_i/gpio_usb_keycode/U0/ip2bus_data_i_D1_reg[6]/Q
                         net (fo=1, routed)           0.241     0.964    mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[25]
    SLICE_X33Y64         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.824     0.824    mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y64         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.066     0.885    mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mb_usb_i/gpio_usb_keycode/U0/ip2bus_data_i_D1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.506%)  route 0.280ns (66.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.557     0.557    mb_usb_i/gpio_usb_keycode/U0/s_axi_aclk
    SLICE_X40Y64         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/ip2bus_data_i_D1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  mb_usb_i/gpio_usb_keycode/U0/ip2bus_data_i_D1_reg[7]/Q
                         net (fo=1, routed)           0.280     0.978    mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[24]
    SLICE_X33Y64         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.824     0.824    mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y64         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X33Y64         FDRE (Hold_fdre_C_D)         0.070     0.889    mb_usb_i/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.752%)  route 0.270ns (59.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.594     0.594    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X0Y50          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/Q
                         net (fo=7, routed)           0.270     1.005    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]
    SLICE_X0Y49          LUT6 (Prop_lut6_I0_O)        0.045     1.050 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.050    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.867     0.867    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X0Y49          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                         clock pessimism              0.000     0.867    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.091     0.958    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].reg1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.783%)  route 0.289ns (67.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.560     0.560    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y57         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=16, routed)          0.289     0.990    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/gpio_io_o[3]
    SLICE_X35Y58         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].reg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.827     0.827    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y58         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].reg1_reg[28]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.070     0.893    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[28].reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.183ns (38.555%)  route 0.292ns (61.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.552     0.552    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y69         FDRE                                         r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[20]/Q
                         net (fo=1, routed)           0.292     0.984    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[20]
    SLICE_X36Y69         LUT3 (Prop_lut3_I2_O)        0.042     1.026 r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.026    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[20]
    SLICE_X36Y69         FDRE                                         r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.819     0.819    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y69         FDRE                                         r  mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.107     0.921    mb_usb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.767%)  route 0.303ns (68.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.556     0.556    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X32Y66         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[10]/Q
                         net (fo=9, routed)           0.303     1.000    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_wdata[10]
    SLICE_X37Y60         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.827     0.827    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y60         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X37Y60         FDRE (Hold_fdre_C_D)         0.071     0.894    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_8_8/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.558     0.558    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X15Y67         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/Q
                         net (fo=10, routed)          0.126     0.825    mb_usb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_8_8/D
    SLICE_X14Y68         RAMD32                                       r  mb_usb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_8_8/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.824     0.824    mb_usb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_8_8/WCLK
    SLICE_X14Y68         RAMD32                                       r  mb_usb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_8_8/SP/CLK
                         clock pessimism             -0.254     0.571    
    SLICE_X14Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.717    mb_usb_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_8_8/SP
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_usb_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13     mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16     mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y18     mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y15     mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15     mb_usb_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y73     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y73     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y79     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y73     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y73     mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_usb_clk_wiz_1_0
  To Clock:  clkfbout_mb_usb_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_usb_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    mb_usb_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.463ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.100ns  (logic 0.707ns (22.804%)  route 2.393ns (77.196%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 36.367 - 33.333 ) 
    Source Clock Delay      (SCD):    3.390ns = ( 20.056 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671    18.337    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.433 f  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.623    20.056    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.459    20.515 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.838    21.353    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    21.477 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.035    22.512    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X2Y89          LUT3 (Prop_lut3_I2_O)        0.124    22.636 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.521    23.157    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X2Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436    34.769    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.860 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507    36.367    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X2Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.318    36.685    
                         clock uncertainty           -0.035    36.650    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)       -0.030    36.620    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.620    
                         arrival time                         -23.157    
  -------------------------------------------------------------------
                         slack                                 13.463    

Slack (MET) :             13.683ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.939ns  (logic 0.707ns (24.059%)  route 2.232ns (75.941%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.364 - 33.333 ) 
    Source Clock Delay      (SCD):    3.390ns = ( 20.056 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671    18.337    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.433 f  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.623    20.056    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.459    20.515 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.838    21.353    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    21.477 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.394    22.871    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X0Y86          LUT6 (Prop_lut6_I4_O)        0.124    22.995 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.995    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X0Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436    34.769    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.860 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504    36.364    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.318    36.682    
                         clock uncertainty           -0.035    36.647    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.031    36.678    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -22.995    
  -------------------------------------------------------------------
                         slack                                 13.683    

Slack (MET) :             13.744ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.766ns (28.974%)  route 1.878ns (71.026%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 19.700 - 16.667 ) 
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626     3.393    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     3.911 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.003     4.914    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I4_O)        0.124     5.038 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.279     5.317    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.124     5.441 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.596     6.037    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X4Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436    18.102    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.193 f  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507    19.700    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.318    20.018    
                         clock uncertainty           -0.035    19.983    
    SLICE_X4Y94          FDRE (Setup_fdre_C_CE)      -0.202    19.781    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.781    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                 13.744    

Slack (MET) :             14.036ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.584ns  (logic 0.707ns (27.360%)  route 1.877ns (72.640%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.365 - 33.333 ) 
    Source Clock Delay      (SCD):    3.390ns = ( 20.056 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671    18.337    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.433 f  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.623    20.056    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.459    20.515 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.838    21.353    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    21.477 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.039    22.517    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X1Y87          LUT3 (Prop_lut3_I1_O)        0.124    22.641 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.641    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X1Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436    34.769    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.860 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505    36.365    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.318    36.683    
                         clock uncertainty           -0.035    36.648    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.029    36.677    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.677    
                         arrival time                         -22.641    
  -------------------------------------------------------------------
                         slack                                 14.036    

Slack (MET) :             14.054ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.612ns  (logic 0.735ns (28.139%)  route 1.877ns (71.861%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns = ( 36.365 - 33.333 ) 
    Source Clock Delay      (SCD):    3.390ns = ( 20.056 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671    18.337    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.433 f  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.623    20.056    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.459    20.515 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.838    21.353    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    21.477 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.039    22.517    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.152    22.669 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.669    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X1Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436    34.769    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.860 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505    36.365    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.318    36.683    
                         clock uncertainty           -0.035    36.648    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.075    36.723    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                         -22.669    
  -------------------------------------------------------------------
                         slack                                 14.054    

Slack (MET) :             14.072ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.549ns  (logic 0.707ns (27.740%)  route 1.842ns (72.260%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.364 - 33.333 ) 
    Source Clock Delay      (SCD):    3.390ns = ( 20.056 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671    18.337    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.433 f  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.623    20.056    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.459    20.515 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.838    21.353    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    21.477 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.004    22.481    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.124    22.605 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.605    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X0Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436    34.769    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.860 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504    36.364    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.318    36.682    
                         clock uncertainty           -0.035    36.647    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.031    36.678    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.678    
                         arrival time                         -22.605    
  -------------------------------------------------------------------
                         slack                                 14.072    

Slack (MET) :             14.121ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.544ns  (logic 0.702ns (27.598%)  route 1.842ns (72.402%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.364 - 33.333 ) 
    Source Clock Delay      (SCD):    3.390ns = ( 20.056 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671    18.337    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.433 f  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.623    20.056    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.459    20.515 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.838    21.353    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    21.477 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.004    22.481    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X0Y86          LUT5 (Prop_lut5_I3_O)        0.119    22.600 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.600    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X0Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436    34.769    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.860 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504    36.364    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.318    36.682    
                         clock uncertainty           -0.035    36.647    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.075    36.722    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.722    
                         arrival time                         -22.600    
  -------------------------------------------------------------------
                         slack                                 14.121    

Slack (MET) :             14.336ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.338ns  (logic 0.707ns (30.244%)  route 1.631ns (69.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns = ( 36.367 - 33.333 ) 
    Source Clock Delay      (SCD):    3.390ns = ( 20.056 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671    18.337    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.433 f  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.623    20.056    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.459    20.515 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.838    21.353    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    21.477 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.793    22.270    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X2Y89          LUT6 (Prop_lut6_I4_O)        0.124    22.394 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.394    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X2Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436    34.769    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.860 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507    36.367    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X2Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.318    36.685    
                         clock uncertainty           -0.035    36.650    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.081    36.731    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.731    
                         arrival time                         -22.394    
  -------------------------------------------------------------------
                         slack                                 14.336    

Slack (MET) :             14.390ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.229ns  (logic 0.707ns (31.713%)  route 1.522ns (68.287%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.031ns = ( 36.364 - 33.333 ) 
    Source Clock Delay      (SCD):    3.390ns = ( 20.056 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671    18.337    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.433 f  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.623    20.056    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.459    20.515 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.838    21.353    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.124    21.477 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.685    22.162    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X0Y86          LUT2 (Prop_lut2_I0_O)        0.124    22.286 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.286    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X0Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436    34.769    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.860 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504    36.364    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.318    36.682    
                         clock uncertainty           -0.035    36.647    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.029    36.676    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.676    
                         arrival time                         -22.286    
  -------------------------------------------------------------------
                         slack                                 14.390    

Slack (MET) :             14.817ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.857ns  (logic 0.707ns (38.066%)  route 1.150ns (61.934%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns = ( 36.369 - 33.333 ) 
    Source Clock Delay      (SCD):    3.390ns = ( 20.056 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671    18.337    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.433 f  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.623    20.056    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X4Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.459    20.515 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.526    21.041    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X4Y94          LUT6 (Prop_lut6_I4_O)        0.124    21.165 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.624    21.790    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X2Y94          LUT6 (Prop_lut6_I1_O)        0.124    21.914 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.914    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436    34.769    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.860 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509    36.369    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.318    36.687    
                         clock uncertainty           -0.035    36.652    
    SLICE_X2Y94          FDRE (Setup_fdre_C_D)        0.079    36.731    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.731    
                         arrival time                         -21.914    
  -------------------------------------------------------------------
                         slack                                 14.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.227    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y89         FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_fdce_C_Q)         0.141     1.368 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.424    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X11Y89         FDPE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.598    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y89         FDPE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.372     1.227    
    SLICE_X11Y89         FDPE (Hold_fdpe_C_D)         0.075     1.302    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.582%)  route 0.085ns (31.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.258    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.399 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/Q
                         net (fo=4, routed)           0.085     1.484    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I3_O)        0.045     1.529 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     1.529    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.630    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism             -0.360     1.271    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.121     1.392    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.258    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     1.399 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/Q
                         net (fo=4, routed)           0.087     1.486    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I3_O)        0.045     1.531 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     1.531    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.630    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism             -0.360     1.271    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.121     1.392    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.379%)  route 0.114ns (44.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.219    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y77         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.141     1.360 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.114     1.473    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[15]
    SLICE_X13Y78         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.588    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y78         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                         clock pessimism             -0.356     1.233    
    SLICE_X13Y78         FDRE (Hold_fdre_C_D)         0.070     1.303    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.227ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.562     1.227    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y89         FDPE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDPE (Prop_fdpe_C_Q)         0.128     1.355 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.116     1.470    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X10Y90         SRL16E                                       r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.599    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y90         SRL16E                                       r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.356     1.244    
    SLICE_X10Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.299    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.745%)  route 0.093ns (33.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.593     1.258    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y95          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.399 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.093     1.491    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]
    SLICE_X0Y95          LUT6 (Prop_lut6_I1_O)        0.045     1.536 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.536    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X0Y95          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.630    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y95          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.360     1.271    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.092     1.363    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.578     1.243    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y75          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     1.384 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.123     1.507    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[14]
    SLICE_X7Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.846     1.613    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                         clock pessimism             -0.357     1.257    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.072     1.329    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.578     1.243    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y75          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     1.384 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.122     1.506    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X7Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.846     1.613    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.357     1.257    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.070     1.327    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.613ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.578     1.243    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y75          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.141     1.384 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.123     1.507    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X7Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.846     1.613    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.357     1.257    
    SLICE_X7Y76          FDRE (Hold_fdre_C_D)         0.066     1.323    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.376%)  route 0.119ns (44.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.228ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.563     1.228    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y91         FDPE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDPE (Prop_fdpe_C_Q)         0.148     1.376 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.119     1.495    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X10Y90         SRL16E                                       r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.599    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y90         SRL16E                                       r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.356     1.244    
    SLICE_X10Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.307    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y4  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y91   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X11Y89   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X10Y91   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X10Y91   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X10Y91   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X10Y91   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X10Y92   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y91    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y91    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y91    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y91    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X10Y90   mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y91    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y91    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y91    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y91    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.555ns  (logic 0.857ns (18.814%)  route 3.698ns (81.186%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 36.294 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.124    22.492 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646    23.139    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150    23.289 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.246    24.535    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504    36.294    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.312    36.606    
                         clock uncertainty           -0.035    36.571    
    SLICE_X2Y86          FDRE (Setup_fdre_C_CE)      -0.377    36.194    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.194    
                         arrival time                         -24.535    
  -------------------------------------------------------------------
                         slack                                 11.659    

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.555ns  (logic 0.857ns (18.814%)  route 3.698ns (81.186%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 36.294 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.124    22.492 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646    23.139    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150    23.289 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.246    24.535    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504    36.294    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.312    36.606    
                         clock uncertainty           -0.035    36.571    
    SLICE_X2Y86          FDRE (Setup_fdre_C_CE)      -0.377    36.194    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.194    
                         arrival time                         -24.535    
  -------------------------------------------------------------------
                         slack                                 11.659    

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.555ns  (logic 0.857ns (18.814%)  route 3.698ns (81.186%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 36.294 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.124    22.492 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646    23.139    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150    23.289 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.246    24.535    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504    36.294    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.312    36.606    
                         clock uncertainty           -0.035    36.571    
    SLICE_X2Y86          FDRE (Setup_fdre_C_CE)      -0.377    36.194    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.194    
                         arrival time                         -24.535    
  -------------------------------------------------------------------
                         slack                                 11.659    

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.555ns  (logic 0.857ns (18.814%)  route 3.698ns (81.186%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 36.294 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.124    22.492 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646    23.139    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150    23.289 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.246    24.535    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504    36.294    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.312    36.606    
                         clock uncertainty           -0.035    36.571    
    SLICE_X2Y86          FDRE (Setup_fdre_C_CE)      -0.377    36.194    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.194    
                         arrival time                         -24.535    
  -------------------------------------------------------------------
                         slack                                 11.659    

Slack (MET) :             11.659ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.555ns  (logic 0.857ns (18.814%)  route 3.698ns (81.186%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns = ( 36.294 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.124    22.492 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646    23.139    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150    23.289 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.246    24.535    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504    36.294    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.312    36.606    
                         clock uncertainty           -0.035    36.571    
    SLICE_X2Y86          FDRE (Setup_fdre_C_CE)      -0.377    36.194    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.194    
                         arrival time                         -24.535    
  -------------------------------------------------------------------
                         slack                                 11.659    

Slack (MET) :             11.791ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.321ns  (logic 0.857ns (19.834%)  route 3.464ns (80.166%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 36.228 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.124    22.492 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646    23.139    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150    23.289 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.012    24.301    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X9Y89          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438    36.228    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y89          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.312    36.540    
                         clock uncertainty           -0.035    36.505    
    SLICE_X9Y89          FDCE (Setup_fdce_C_CE)      -0.413    36.092    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.092    
                         arrival time                         -24.301    
  -------------------------------------------------------------------
                         slack                                 11.791    

Slack (MET) :             11.922ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.258ns  (logic 0.857ns (20.126%)  route 3.401ns (79.874%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns = ( 36.296 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.124    22.492 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646    23.139    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150    23.289 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.949    24.238    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X1Y88          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.506    36.296    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y88          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.312    36.608    
                         clock uncertainty           -0.035    36.573    
    SLICE_X1Y88          FDCE (Setup_fdce_C_CE)      -0.413    36.160    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.160    
                         arrival time                         -24.238    
  -------------------------------------------------------------------
                         slack                                 11.922    

Slack (MET) :             11.935ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.178ns  (logic 0.857ns (20.513%)  route 3.321ns (79.487%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns = ( 36.229 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.124    22.492 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646    23.139    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150    23.289 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.869    24.158    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X9Y91          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439    36.229    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y91          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.312    36.541    
                         clock uncertainty           -0.035    36.506    
    SLICE_X9Y91          FDCE (Setup_fdce_C_CE)      -0.413    36.093    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.093    
                         arrival time                         -24.158    
  -------------------------------------------------------------------
                         slack                                 11.935    

Slack (MET) :             12.240ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.952ns  (logic 0.857ns (21.686%)  route 3.095ns (78.314%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 36.295 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.124    22.492 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646    23.139    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150    23.289 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.643    23.932    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X4Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505    36.295    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.325    36.620    
                         clock uncertainty           -0.035    36.585    
    SLICE_X4Y90          FDCE (Setup_fdce_C_CE)      -0.413    36.172    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.172    
                         arrival time                         -23.932    
  -------------------------------------------------------------------
                         slack                                 12.240    

Slack (MET) :             12.477ns  (required time - arrival time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.912ns  (logic 0.831ns (21.242%)  route 3.081ns (78.758%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns = ( 36.297 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.124    22.492 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646    23.139    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.124    23.263 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.629    23.892    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X3Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366    34.699    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    34.790 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507    36.297    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.312    36.609    
                         clock uncertainty           -0.035    36.574    
    SLICE_X3Y90          FDCE (Setup_fdce_C_CE)      -0.205    36.369    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.369    
                         arrival time                         -23.892    
  -------------------------------------------------------------------
                         slack                                 12.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.593ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.219    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y95          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.383 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.175     1.558    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X2Y95          LUT3 (Prop_lut3_I2_O)        0.045     1.603 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.603    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X2Y95          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.863     1.593    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y95          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.374     1.219    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120     1.339    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.216    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y91          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.357 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.186     1.543    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.588 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.588    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X4Y91          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.590    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y91          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.374     1.216    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.091     1.307    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.851%)  route 0.238ns (56.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.216    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y91          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.357 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.238     1.595    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.640 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.640    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X4Y91          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.590    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y91          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.374     1.216    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.092     1.308    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.551ns  (logic 0.212ns (38.500%)  route 0.339ns (61.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 18.256 - 16.667 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.105    18.154    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.045    18.199 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.233    18.432    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.256    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.899    
    SLICE_X6Y92          FDRE (Hold_fdre_C_CE)       -0.012    17.887    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.887    
                         arrival time                          18.432    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.551ns  (logic 0.212ns (38.500%)  route 0.339ns (61.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 18.256 - 16.667 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.105    18.154    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.045    18.199 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.233    18.432    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.256    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.899    
    SLICE_X6Y92          FDRE (Hold_fdre_C_CE)       -0.012    17.887    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.887    
                         arrival time                          18.432    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.551ns  (logic 0.212ns (38.500%)  route 0.339ns (61.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 18.256 - 16.667 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.105    18.154    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.045    18.199 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.233    18.432    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.256    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.899    
    SLICE_X6Y92          FDRE (Hold_fdre_C_CE)       -0.012    17.887    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.887    
                         arrival time                          18.432    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.551ns  (logic 0.212ns (38.500%)  route 0.339ns (61.500%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 18.256 - 16.667 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.105    18.154    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.045    18.199 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.233    18.432    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.256    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.899    
    SLICE_X6Y92          FDRE (Hold_fdre_C_CE)       -0.012    17.887    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.887    
                         arrival time                          18.432    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.595ns  (logic 0.212ns (35.649%)  route 0.383ns (64.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 18.257 - 16.667 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.105    18.154    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.045    18.199 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.277    18.476    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861    18.257    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.900    
    SLICE_X5Y93          FDRE (Hold_fdre_C_CE)       -0.032    17.868    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.868    
                         arrival time                          18.476    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.595ns  (logic 0.212ns (35.649%)  route 0.383ns (64.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 18.257 - 16.667 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.105    18.154    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.045    18.199 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.277    18.476    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861    18.257    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.900    
    SLICE_X5Y93          FDRE (Hold_fdre_C_CE)       -0.032    17.868    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.868    
                         arrival time                          18.476    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.595ns  (logic 0.212ns (35.649%)  route 0.383ns (64.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 18.257 - 16.667 ) 
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.105    18.154    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X7Y89          LUT5 (Prop_lut5_I1_O)        0.045    18.199 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.277    18.476    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861    18.257    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.358    17.900    
    SLICE_X5Y93          FDRE (Hold_fdre_C_CE)       -0.032    17.868    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.868    
                         arrival time                          18.476    
  -------------------------------------------------------------------
                         slack                                  0.609    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y6  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X6Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X4Y91    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X7Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X6Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X6Y89    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_usb_clk_wiz_1_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.077ns  (logic 1.440ns (35.336%)  route 2.636ns (64.664%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=336, routed)         2.636     3.953    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.124     4.077 r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.077    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y55         FDRE                                         r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.435     1.435    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y55         FDRE                                         r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            mb_usb_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.014ns  (logic 1.438ns (35.830%)  route 2.576ns (64.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.576     4.014    mb_usb_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X3Y67          FDRE                                         r  mb_usb_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.501     1.501    mb_usb_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y67          FDRE                                         r  mb_usb_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_usb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.217ns  (logic 1.494ns (46.426%)  route 1.724ns (53.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.724     3.217    mb_usb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y67          FDRE                                         r  mb_usb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.501     1.501    mb_usb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y67          FDRE                                         r  mb_usb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_usb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.976ns  (logic 0.261ns (26.779%)  route 0.715ns (73.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.976    mb_usb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X0Y67          FDRE                                         r  mb_usb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.855     0.855    mb_usb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X0Y67          FDRE                                         r  mb_usb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            mb_usb_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.225ns  (logic 0.206ns (16.845%)  route 1.019ns (83.155%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.019     1.225    mb_usb_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X3Y67          FDRE                                         r  mb_usb_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.855     0.855    mb_usb_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X3Y67          FDRE                                         r  mb_usb_i/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.439ns (27.029%)  route 1.184ns (72.971%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=336, routed)         1.184     1.578    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y55         LUT2 (Prop_lut2_I1_O)        0.045     1.623 r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.623    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y55         FDRE                                         r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.829     0.829    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y55         FDRE                                         r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_usb_clk_wiz_1_0
  To Clock:  clk_out1_mb_usb_clk_wiz_1_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.655ns  (logic 0.580ns (35.043%)  route 1.075ns (64.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.541     1.541    mb_usb_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X41Y70         FDRE                                         r  mb_usb_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.456     1.997 r  mb_usb_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           1.075     3.072    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X39Y83         LUT2 (Prop_lut2_I0_O)        0.124     3.196 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     3.196    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X39Y83         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.428     1.428    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X39Y83         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.622     1.622    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y58          RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     2.966 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     2.966    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.506     1.506    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.622     1.622    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y58          RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     2.965 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     2.965    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.506     1.506    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.408ns  (logic 0.518ns (36.789%)  route 0.890ns (63.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.554     1.554    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X8Y61          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.518     2.072 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.890     2.962    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X3Y59          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.507     1.507    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X3Y59          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.622     1.622    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y58          RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.958 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     2.958    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.506     1.506    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.621     1.621    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X6Y59          RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     2.957 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     2.957    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X6Y59          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.505     1.505    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y59          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.317ns  (logic 1.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.622     1.622    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y58          RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     2.939 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     2.939    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.506     1.506    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 1.314ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.622     1.622    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y58          RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     2.936 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     2.936    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.506     1.506    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 1.314ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.621     1.621    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X6Y59          RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     2.935 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     2.935    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X6Y59          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.505     1.505    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y59          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.309ns  (logic 1.309ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.622     1.622    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y58          RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     2.931 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000     2.931    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.506     1.506    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.413%)  route 0.176ns (55.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.592     0.592    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X1Y57          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.176     0.909    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X1Y54          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.863     0.863    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X1Y54          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.564     0.564    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y55         RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.950 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.950    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X10Y55         FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.833     0.833    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y55         FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.564     0.564    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X10Y54         RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.950 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     0.950    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X10Y54         FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.833     0.833    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y54         FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.564     0.564    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y55         RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     0.952 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     0.952    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X10Y55         FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.833     0.833    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y55         FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.564     0.564    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y55         RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.954 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     0.954    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X10Y55         FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.833     0.833    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y55         FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.564     0.564    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X10Y54         RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.954 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     0.954    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X10Y54         FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.833     0.833    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y54         FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.564     0.564    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X10Y55         RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     0.958 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     0.958    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X10Y55         FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.833     0.833    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X10Y55         FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.590     0.590    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y58          RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.976 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.976    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.860     0.860    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.590     0.590    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X6Y59          RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.976 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000     0.976    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X6Y59          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.860     0.860    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y59          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.388ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.590     0.590    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y58          RAMD32                                       r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     0.978 r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     0.978    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.860     0.860    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y58          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_mb_usb_clk_wiz_1_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.251ns  (logic 3.381ns (64.386%)  route 1.870ns (35.614%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.614     3.381    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X2Y69          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.998 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.548     5.546    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.406 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.406    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.520    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.813 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.757     7.570    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X4Y87          LUT6 (Prop_lut6_I2_O)        0.373     7.943 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.565     8.508    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.124     8.632 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.632    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X5Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.505     1.505    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X5Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.200ns  (logic 3.257ns (62.636%)  route 1.943ns (37.364%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.614     3.381    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X2Y69          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.998 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.548     5.546    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.406 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.406    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.520    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.813 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.757     7.570    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X4Y87          LUT6 (Prop_lut6_I2_O)        0.373     7.943 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.638     8.581    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X7Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.505     1.505    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X7Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.063ns  (logic 3.257ns (64.330%)  route 1.806ns (35.670%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.614     3.381    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X2Y69          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.998 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.548     5.546    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.406 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.406    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.520    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.813 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.757     7.570    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X4Y87          LUT6 (Prop_lut6_I2_O)        0.373     7.943 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.501     8.444    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X0Y88          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.506     1.506    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X0Y88          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.432ns  (logic 2.884ns (84.038%)  route 0.548ns (15.962%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -1.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    3.381ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.614     3.381    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X2Y69          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.998 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.548     5.546    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X3Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.860     6.406 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.406    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.520 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.520    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.813 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.813    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X3Y74          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.492     1.492    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X3Y74          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.793ns  (logic 0.610ns (21.839%)  route 2.183ns (78.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.605     3.372    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.456     3.828 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           1.077     4.905    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X7Y76          LUT5 (Prop_lut5_I1_O)        0.154     5.059 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           1.106     6.165    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Y[0]
    SLICE_X14Y75         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.423     1.423    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Clk
    SLICE_X14Y75         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.772ns  (logic 0.796ns (28.712%)  route 1.976ns (71.287%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.320    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.478     3.798 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           1.340     5.138    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X8Y87          LUT5 (Prop_lut5_I1_O)        0.318     5.456 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.637     6.092    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Y[0]
    SLICE_X10Y85         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.436     1.436    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Clk
    SLICE_X10Y85         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.751ns  (logic 0.610ns (22.170%)  route 2.141ns (77.830%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns
    Source Clock Delay      (SCD):    3.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.536     3.303    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y76         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.456     3.759 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/Q
                         net (fo=2, routed)           1.086     4.845    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X28Y76         LUT5 (Prop_lut5_I1_O)        0.154     4.999 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           1.055     6.054    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Y[0]
    SLICE_X10Y74         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.424     1.424    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Clk
    SLICE_X10Y74         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.651ns  (logic 0.580ns (21.875%)  route 2.071ns (78.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.883ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    3.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.539     3.306    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y76         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.456     3.762 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           1.048     4.810    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X28Y76         LUT6 (Prop_lut6_I3_O)        0.124     4.934 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           1.023     5.957    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Y[0]
    SLICE_X14Y75         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.423     1.423    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Clk
    SLICE_X14Y75         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.579ns  (logic 0.608ns (23.571%)  route 1.971ns (76.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.875ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.605     3.372    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.456     3.828 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           1.482     5.310    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X7Y76          LUT5 (Prop_lut5_I1_O)        0.152     5.462 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.489     5.951    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Y[0]
    SLICE_X2Y78          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.497     1.497    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Clk
    SLICE_X2Y78          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.614ns  (logic 0.642ns (24.562%)  route 1.972ns (75.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.553     3.320    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.518     3.838 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           1.262     5.100    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X7Y76          LUT6 (Prop_lut6_I3_O)        0.124     5.224 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.710     5.934    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Y[0]
    SLICE_X6Y71          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.495     1.495    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Clk
    SLICE_X6Y71          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.794%)  route 0.097ns (37.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.256    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X2Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.420 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.097     1.517    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X1Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.861     0.861    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X1Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.480%)  route 0.166ns (56.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.592     1.257    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.128     1.385 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.166     1.551    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X4Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.860     0.860    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.624%)  route 0.161ns (53.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.255    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y92          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     1.396 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.161     1.557    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X7Y93          FDCE                                         f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.861     0.861    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y93          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.185ns (35.762%)  route 0.332ns (64.238%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.552     1.217    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y76         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     1.358 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/Q
                         net (fo=2, routed)           0.273     1.631    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X15Y77         LUT5 (Prop_lut5_I1_O)        0.044     1.675 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.059     1.734    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Y[0]
    SLICE_X14Y77         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.820     0.820    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Clk
    SLICE_X14Y77         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.186ns (32.690%)  route 0.383ns (67.310%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.219    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y78         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141     1.360 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/Q
                         net (fo=2, routed)           0.183     1.543    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X15Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.588 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.200     1.788    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Y[0]
    SLICE_X14Y77         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.820     0.820    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Clk
    SLICE_X14Y77         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[19].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.764%)  route 0.365ns (66.236%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.587     1.252    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y82          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.393 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[24]/Q
                         net (fo=2, routed)           0.249     1.642    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.045     1.687 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.115     1.803    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Y[0]
    SLICE_X2Y81          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.854     0.854    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Clk
    SLICE_X2Y81          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[24].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.184ns (29.530%)  route 0.439ns (70.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.554     1.219    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y78         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDRE (Prop_fdre_C_Q)         0.141     1.360 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.276     1.636    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X13Y77         LUT5 (Prop_lut5_I1_O)        0.043     1.679 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.163     1.842    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Y[0]
    SLICE_X14Y75         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.817     0.817    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Clk
    SLICE_X14Y75         SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.186ns (30.795%)  route 0.418ns (69.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    1.252ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.587     1.252    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y82          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     1.393 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.305     1.698    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X3Y82          LUT6 (Prop_lut6_I3_O)        0.045     1.743 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.113     1.856    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Y[0]
    SLICE_X2Y81          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.854     0.854    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Clk
    SLICE_X2Y81          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[25].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.267%)  route 0.450ns (70.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.225ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.225    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141     1.366 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.249     1.615    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X9Y86          LUT6 (Prop_lut6_I3_O)        0.045     1.660 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.200     1.860    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Y[0]
    SLICE_X8Y83          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.826     0.826    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Clk
    SLICE_X8Y83          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.209ns (32.724%)  route 0.430ns (67.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.226ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.561     1.226    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y87          FDRE (Prop_fdre_C_Q)         0.164     1.390 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/Q
                         net (fo=2, routed)           0.253     1.643    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.045     1.688 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.176     1.864    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Y[0]
    SLICE_X8Y83          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.826     0.826    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Clk
    SLICE_X8Y83          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_mb_usb_clk_wiz_1_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.123ns  (logic 0.580ns (18.570%)  route 2.543ns (81.430%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622     3.313    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y91          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     3.769 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           2.543     6.313    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X33Y55         LUT2 (Prop_lut2_I0_O)        0.124     6.437 r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     6.437    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y55         FDRE                                         r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.435     1.435    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y55         FDRE                                         r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.109ns  (logic 2.002ns (48.722%)  route 2.107ns (51.278%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621     3.312    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     3.830 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.785     4.615    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.195 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.195    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.309    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.602 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.757     6.360    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X4Y87          LUT6 (Prop_lut6_I2_O)        0.373     6.733 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.565     7.297    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X5Y90          LUT2 (Prop_lut2_I1_O)        0.124     7.421 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     7.421    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X5Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.505     1.505    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X5Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.058ns  (logic 1.878ns (46.281%)  route 2.180ns (53.719%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621     3.312    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     3.830 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.785     4.615    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.195 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.195    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.309    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.602 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.757     6.360    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X4Y87          LUT6 (Prop_lut6_I2_O)        0.373     6.733 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.638     7.370    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X7Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.505     1.505    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X7Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.921ns  (logic 1.878ns (47.898%)  route 2.043ns (52.102%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621     3.312    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     3.830 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.785     4.615    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.195 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.195    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.309    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.602 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.757     6.360    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X4Y87          LUT6 (Prop_lut6_I2_O)        0.373     6.733 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.501     7.233    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X0Y88          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.506     1.506    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X0Y88          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.934ns  (logic 1.021ns (34.793%)  route 1.913ns (65.207%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621     3.312    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.478     3.790 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.817     4.608    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.295     4.903 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.622     5.525    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X5Y86          LUT5 (Prop_lut5_I1_O)        0.124     5.649 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.474     6.123    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.124     6.247 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     6.247    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X3Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.507     1.507    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X3Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.290ns  (logic 1.505ns (65.731%)  route 0.785ns (34.269%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -1.821ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621     3.312    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     3.830 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.785     4.615    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.195 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.195    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X3Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.309 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.309    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.602 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.602    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X3Y74          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.492     1.492    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X3Y74          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.252ns  (logic 0.642ns (28.509%)  route 1.610ns (71.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621     3.312    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     3.830 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.997     4.827    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X4Y88          LUT5 (Prop_lut5_I2_O)        0.124     4.951 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.613     5.564    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X7Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.505     1.505    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X7Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.163ns  (logic 0.580ns (26.819%)  route 1.583ns (73.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622     3.313    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y91          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.456     3.769 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           1.583     5.352    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X39Y83         LUT2 (Prop_lut2_I1_O)        0.124     5.476 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     5.476    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X39Y83         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.428     1.428    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X39Y83         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.782ns  (logic 0.637ns (35.755%)  route 1.145ns (64.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.808ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621     3.312    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     3.830 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.606     4.436    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X4Y88          LUT4 (Prop_lut4_I2_O)        0.119     4.555 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85/O
                         net (fo=1, routed)           0.539     5.094    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0
    SLICE_X5Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.505     1.505    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X5Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.732ns  (logic 0.642ns (37.074%)  route 1.090ns (62.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    3.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595     1.595    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     1.691 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621     3.312    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     3.830 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.606     4.436    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X4Y88          LUT5 (Prop_lut5_I2_O)        0.124     4.560 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.484     5.044    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X0Y88          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.506     1.506    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X0Y88          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.186ns (14.607%)  route 1.087ns (85.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.216    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y91          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.357 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           1.087     2.444    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X33Y55         LUT2 (Prop_lut2_I0_O)        0.045     2.489 r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.489    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y55         FDRE                                         r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.829     0.829    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y55         FDRE                                         r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.215    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.379 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.095     1.474    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X1Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.858     0.858    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X1Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.156%)  route 0.164ns (53.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.189ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.563     1.189    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y91          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y91          FDCE (Prop_fdce_C_Q)         0.141     1.330 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.164     1.495    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X9Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.832     0.832    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X9Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.562     1.188    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y89          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDCE (Prop_fdce_C_Q)         0.141     1.329 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.170     1.499    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X8Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.831     0.831    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X8Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.090%)  route 0.158ns (52.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.218    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.359 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.158     1.518    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X0Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.861     0.861    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X0Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.836%)  route 0.160ns (53.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.217ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591     1.217    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y88          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     1.358 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.160     1.518    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X1Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.861     0.861    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X1Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.833%)  route 0.173ns (55.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.216ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.216    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.141     1.357 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.173     1.531    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X3Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.861     0.861    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X3Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.087%)  route 0.202ns (58.913%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.218    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDCE (Prop_fdce_C_Q)         0.141     1.359 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.202     1.561    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X0Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.862     0.862    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X0Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.523ns  (logic 0.209ns (39.982%)  route 0.314ns (60.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.215    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.379 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.314     1.693    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.045     1.738 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.738    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.861     0.861    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X2Y88          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.209ns (38.557%)  route 0.333ns (61.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.215    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.379 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.333     1.712    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.045     1.757 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.757    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.861     0.861    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X2Y88          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.675ns  (logic 0.481ns (7.206%)  route 6.194ns (92.794%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.571     5.571    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.154     5.725 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.623     6.348    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.327     6.675 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000     6.675    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.036    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.671ns  (logic 0.481ns (7.210%)  route 6.190ns (92.790%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.571     5.571    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y95          LUT2 (Prop_lut2_I1_O)        0.154     5.725 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.619     6.344    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.327     6.671 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000     6.671    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.036    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.215ns  (logic 0.124ns (1.995%)  route 6.091ns (98.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.253     5.253    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124     5.377 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.839     6.215    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.036    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.074ns  (logic 0.124ns (2.041%)  route 5.950ns (97.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.571     5.571    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y95          LUT2 (Prop_lut2_I0_O)        0.124     5.695 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[5]_i_1/O
                         net (fo=1, routed)           0.379     6.074    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]_1[0]
    SLICE_X1Y95          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.036    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y95          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[5]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.979ns  (logic 0.152ns (2.542%)  route 5.827ns (97.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.217     5.217    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y94          LUT3 (Prop_lut3_I1_O)        0.152     5.369 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.611     5.979    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X2Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.036    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.979ns  (logic 0.152ns (2.542%)  route 5.827ns (97.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.217     5.217    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y94          LUT3 (Prop_lut3_I1_O)        0.152     5.369 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.611     5.979    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X2Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.036    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.979ns  (logic 0.152ns (2.542%)  route 5.827ns (97.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.217     5.217    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y94          LUT3 (Prop_lut3_I1_O)        0.152     5.369 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.611     5.979    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X2Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.036    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.979ns  (logic 0.152ns (2.542%)  route 5.827ns (97.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.217     5.217    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y94          LUT3 (Prop_lut3_I1_O)        0.152     5.369 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.611     5.979    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X2Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.036    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.979ns  (logic 0.152ns (2.542%)  route 5.827ns (97.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.217     5.217    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y94          LUT3 (Prop_lut3_I1_O)        0.152     5.369 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.611     5.979    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X2Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.036    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.979ns  (logic 0.152ns (2.542%)  route 5.827ns (97.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          5.217     5.217    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X1Y94          LUT3 (Prop_lut3_I1_O)        0.152     5.369 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.611     5.979    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X2Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.036    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.000ns (0.000%)  route 1.264ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.264     1.264    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X9Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.822     1.589    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.045ns (3.280%)  route 1.327ns (96.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.136     1.136    mb_usb_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X15Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.181 r  mb_usb_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           0.191     1.372    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDI
    SLICE_X15Y76         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.818     1.585    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y76         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.000ns (0.000%)  route 1.477ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.477     1.477    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X0Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.852     1.619    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[13]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.000ns (0.000%)  route 1.537ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.537     1.537    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X1Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.852     1.619    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.000ns (0.000%)  route 1.537ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.537     1.537    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X1Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.852     1.619    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.000ns (0.000%)  route 1.537ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.537     1.537    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X1Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.852     1.619    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.537ns  (logic 0.000ns (0.000%)  route 1.537ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.537     1.537    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X1Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.852     1.619    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.045ns (2.812%)  route 1.556ns (97.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.136     1.136    mb_usb_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X15Y76         LUT1 (Prop_lut1_I0_O)        0.045     1.181 r  mb_usb_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           0.420     1.601    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDI
    SLICE_X13Y88         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.598    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y88         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.631ns  (logic 0.045ns (2.759%)  route 1.586ns (97.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.586     1.586    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I4_O)        0.045     1.631 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.631    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X3Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.862     1.629    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.635ns  (logic 0.045ns (2.752%)  route 1.590ns (97.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.590     1.590    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.045     1.635 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.635    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[1]
    SLICE_X5Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.627    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_usb_clk_wiz_1_0
  To Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.835ns  (logic 0.456ns (9.431%)  route 4.379ns (90.569%))
  Logic Levels:           0  
  Clock Path Skew:        1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.545     1.545    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X39Y83         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     2.001 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=425, routed)         4.379     6.380    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X0Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505     3.032    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.242ns  (logic 1.635ns (50.435%)  route 1.607ns (49.565%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        1.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.956ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.611     1.611    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X7Y69          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_fdre_C_Q)         0.419     2.030 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[23].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.607     3.637    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[6]
    SLICE_X9Y77          LUT6 (Prop_lut6_I0_O)        0.299     3.936 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__1/i_/O
                         net (fo=1, routed)           0.000     3.936    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.468 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.468    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.582 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     4.582    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.853 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     4.853    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X9Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.429     2.956    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.065ns  (logic 0.642ns (31.090%)  route 1.423ns (68.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.553     1.553    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X12Y87         FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.518     2.071 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg/Q
                         net (fo=9, routed)           1.423     3.494    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_LWX_SWX_instr.reservation_reg_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.124     3.618 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     3.618    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X3Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505     3.032    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.473ns  (logic 0.456ns (30.952%)  route 1.017ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.613     1.613    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y70          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.456     2.069 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/Q
                         net (fo=1, routed)           1.017     3.086    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[19]
    SLICE_X3Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.494     3.021    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.472ns  (logic 0.456ns (30.969%)  route 1.016ns (69.031%))
  Logic Levels:           0  
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.606     1.606    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y75          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.456     2.062 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[21]/Q
                         net (fo=1, routed)           1.016     3.078    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[21]
    SLICE_X1Y73          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.494     3.021    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y73          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.446ns  (logic 0.456ns (31.539%)  route 0.990ns (68.461%))
  Logic Levels:           0  
  Clock Path Skew:        1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.606ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.606     1.606    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y74          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.456     2.062 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.990     3.052    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[14]
    SLICE_X1Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.498     3.025    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y79          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.313ns  (logic 0.456ns (34.721%)  route 0.857ns (65.279%))
  Logic Levels:           0  
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.609     1.609    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X0Y72          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     2.065 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[17]/Q
                         net (fo=1, routed)           0.857     2.922    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[17]
    SLICE_X0Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.494     3.021    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.312ns  (logic 0.456ns (34.744%)  route 0.856ns (65.256%))
  Logic Levels:           0  
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.608     1.608    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X0Y73          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     2.064 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/Q
                         net (fo=1, routed)           0.856     2.920    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[20]
    SLICE_X3Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.494     3.021    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.309ns  (logic 0.456ns (34.835%)  route 0.853ns (65.165%))
  Logic Levels:           0  
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.609     1.609    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X0Y72          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     2.065 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/Q
                         net (fo=1, routed)           0.853     2.918    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[27]
    SLICE_X0Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.494     3.021    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.281ns  (logic 0.456ns (35.605%)  route 0.825ns (64.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.621     1.621    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X5Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456     2.077 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          0.825     2.902    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X1Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     3.034    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X1Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.583     0.583    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y72          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.103     0.827    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[23]
    SLICE_X1Y73          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.848     1.615    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y73          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.583     0.583    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X0Y77          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.112     0.836    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[9]
    SLICE_X0Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.848     1.615    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y76          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.588     0.588    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y83          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[30]/Q
                         net (fo=1, routed)           0.110     0.839    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[30]
    SLICE_X0Y83          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.856     1.623    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X0Y83          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.588     0.588    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.117     0.846    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit
    SLICE_X3Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.626    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.379%)  route 0.118ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        1.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.588     0.588    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.729 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr_reg/Q
                         net (fo=1, routed)           0.118     0.847    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/delay_slot_instr
    SLICE_X3Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.626    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X3Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[19]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.664%)  route 0.135ns (51.336%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.589     0.589    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X3Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.128     0.717 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/sleep_i_reg/Q
                         net (fo=3, routed)           0.135     0.852    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Sleep_Decode
    SLICE_X1Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.859     1.626    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X1Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.238%)  route 0.145ns (50.762%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.585     0.585    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y80          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.145     0.871    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[7]
    SLICE_X1Y82          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.855     1.622    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y82          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.596%)  route 0.155ns (52.404%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.591     0.591    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X3Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=2, routed)           0.155     0.887    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X2Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.861     1.628    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X2Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.032%)  route 0.165ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.585     0.585    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y80          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.165     0.891    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[29]
    SLICE_X1Y82          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.855     1.622    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y82          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        1.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.585     0.585    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y80          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[6]/Q
                         net (fo=1, routed)           0.166     0.892    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[6]
    SLICE_X1Y82          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.855     1.622    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y82          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.346ns  (logic 1.790ns (21.446%)  route 6.556ns (78.554%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.124    22.492 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.835    23.327    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.152    23.479 r  mb_usb_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.239    24.719    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.326    25.045 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.950    25.994    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    26.118 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.104    27.222    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X1Y95          LUT2 (Prop_lut2_I0_O)        0.154    27.376 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.623    27.999    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.327    28.326 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    28.326    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.036    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.342ns  (logic 1.790ns (21.456%)  route 6.552ns (78.543%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.124    22.492 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.835    23.327    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.152    23.479 r  mb_usb_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.239    24.719    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.326    25.045 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.950    25.994    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    26.118 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.104    27.222    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X1Y95          LUT2 (Prop_lut2_I0_O)        0.154    27.376 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.619    27.995    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.327    28.322 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    28.322    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.036    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.533ns  (logic 1.433ns (19.024%)  route 6.100ns (80.976%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT4 (Prop_lut4_I2_O)        0.124    22.492 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.835    23.327    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X3Y93          LUT5 (Prop_lut5_I4_O)        0.152    23.479 f  mb_usb_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           1.239    24.719    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X1Y87          LUT6 (Prop_lut6_I5_O)        0.326    25.045 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.950    25.994    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.124    26.118 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.270    27.389    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I0_O)        0.124    27.513 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.513    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     3.036    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.242ns  (logic 1.064ns (17.045%)  route 5.178ns (82.955%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.154    22.522 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.803    23.325    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.327    23.652 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.570    26.222    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X2Y69          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.498     3.025    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X2Y69          SRL16E                                       r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.242ns  (logic 1.064ns (17.045%)  route 5.178ns (82.955%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.154    22.522 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.803    23.325    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.327    23.652 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.570    26.222    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X2Y69          SRLC16E                                      r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.498     3.025    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X2Y69          SRLC16E                                      r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.948ns  (logic 1.064ns (17.888%)  route 4.884ns (82.112%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.024ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.154    22.522 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.803    23.325    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.327    23.652 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.276    25.928    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X2Y71          SRLC16E                                      r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.497     3.024    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X2Y71          SRLC16E                                      r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.806ns  (logic 1.064ns (18.325%)  route 4.742ns (81.675%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.154    22.522 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.803    23.325    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.327    23.652 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.134    25.786    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X2Y74          SRLC16E                                      r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.492     3.019    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X2Y74          SRLC16E                                      r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.798ns  (logic 1.064ns (18.350%)  route 4.734ns (81.650%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.154    22.522 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.803    23.325    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.327    23.652 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           2.126    25.778    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X2Y72          SRLC16E                                      r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.495     3.022    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X2Y72          SRLC16E                                      r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.064ns (19.424%)  route 4.414ns (80.575%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.154    22.522 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.803    23.325    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.327    23.652 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.806    25.458    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X2Y75          SRLC16E                                      r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.492     3.019    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X2Y75          SRLC16E                                      r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.066ns  (logic 1.064ns (21.004%)  route 4.002ns (78.996%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.022ns
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.595    18.262    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    18.358 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.622    19.980    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.459    20.439 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.140    21.579    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.703 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.665    22.368    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.154    22.522 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.803    23.325    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.327    23.652 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.394    25.046    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X2Y77          SRLC16E                                      r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.436     1.436    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.527 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.495     3.022    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X2Y77          SRLC16E                                      r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.209ns (62.899%)  route 0.123ns (37.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.630ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600     0.600    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.626 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.593     1.219    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y95          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.383 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.123     1.506    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X2Y94          LUT6 (Prop_lut6_I2_O)        0.045     1.551 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.551    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.630    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.570ns  (logic 0.071ns (4.523%)  route 1.499ns (95.477%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.703    17.996    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.045    18.041 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.196    18.236    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X7Y91          FDPE                                         f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.627    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y91          FDPE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.212ns (55.482%)  route 0.170ns (44.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.170    18.219    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X7Y91          LUT5 (Prop_lut5_I0_O)        0.045    18.264 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.264    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X7Y91          FDPE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.627    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y91          FDPE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.670%)  route 0.183ns (46.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.073    18.122    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.045    18.167 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.110    18.277    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X7Y88          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.626    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y88          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.670%)  route 0.183ns (46.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.073    18.122    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.045    18.167 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.110    18.277    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X7Y88          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.626    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y88          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.670%)  route 0.183ns (46.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.073    18.122    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.045    18.167 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.110    18.277    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X7Y88          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.626    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y88          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.670%)  route 0.183ns (46.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.626ns
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.073    18.122    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.045    18.167 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.110    18.277    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X7Y88          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.626    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y88          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.212ns (42.381%)  route 0.288ns (57.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.173    18.222    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.045    18.267 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.115    18.382    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X4Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.627    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.212ns (42.381%)  route 0.288ns (57.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.215ns = ( 17.882 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.589    17.882    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X6Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.167    18.049 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.173    18.222    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.045    18.267 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.115    18.382    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X4Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.627    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.257ns (47.129%)  route 0.288ns (52.870%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.629ns
    Source Clock Delay      (SCD):    1.216ns = ( 17.883 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.600    17.267    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    17.293 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590    17.883    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.167    18.050 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          0.225    18.274    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[5]
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.045    18.319 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_1[15]_i_2/O
                         net (fo=19, routed)          0.064    18.383    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1
    SLICE_X3Y92          LUT2 (Prop_lut2_I0_O)        0.045    18.428 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample[15]_i_1/O
                         net (fo=1, routed)           0.000    18.428    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_28
    SLICE_X3Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.738     0.738    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.862     1.629    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Completion_Status_Register.sample_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 0.124ns (2.668%)  route 4.524ns (97.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.725     3.725    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.849 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.800     4.648    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     2.964    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 0.124ns (2.668%)  route 4.524ns (97.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.725     3.725    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.849 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.800     4.648    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     2.964    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 0.124ns (2.668%)  route 4.524ns (97.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.725     3.725    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.849 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.800     4.648    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     2.964    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 0.124ns (2.668%)  route 4.524ns (97.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.725     3.725    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.849 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.800     4.648    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     2.964    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 0.124ns (2.668%)  route 4.524ns (97.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.725     3.725    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.849 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.800     4.648    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     2.964    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 0.124ns (2.668%)  route 4.524ns (97.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.725     3.725    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.849 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.800     4.648    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     2.964    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 0.124ns (2.668%)  route 4.524ns (97.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.725     3.725    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.849 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.800     4.648    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     2.964    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.648ns  (logic 0.124ns (2.668%)  route 4.524ns (97.332%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.725     3.725    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X6Y91          LUT6 (Prop_lut6_I4_O)        0.124     3.849 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.800     4.648    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     2.964    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.503ns  (logic 0.150ns (3.331%)  route 4.353ns (96.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.546     3.546    mb_usb_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.150     3.696 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.807     4.503    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505     2.962    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.503ns  (logic 0.150ns (3.331%)  route 4.353ns (96.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.546     3.546    mb_usb_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.150     3.696 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.807     4.503    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505     2.962    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.045ns (2.390%)  route 1.838ns (97.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.605     1.605    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.650 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.233     1.883    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.256    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.045ns (2.390%)  route 1.838ns (97.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.605     1.605    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.650 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.233     1.883    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.256    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.045ns (2.390%)  route 1.838ns (97.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.605     1.605    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.650 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.233     1.883    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.256    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.045ns (2.390%)  route 1.838ns (97.610%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.605     1.605    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.650 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.233     1.883    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.256    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y92          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.045ns (2.335%)  route 1.882ns (97.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.605     1.605    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.650 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.277     1.927    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861    18.257    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.045ns (2.335%)  route 1.882ns (97.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.605     1.605    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.650 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.277     1.927    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861    18.257    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.045ns (2.335%)  route 1.882ns (97.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.605     1.605    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.650 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.277     1.927    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861    18.257    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.927ns  (logic 0.045ns (2.335%)  route 1.882ns (97.665%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.605     1.605    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X7Y89          LUT5 (Prop_lut5_I0_O)        0.045     1.650 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.277     1.927    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861    18.257    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (removal check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.031ns  (logic 0.045ns (2.216%)  route 1.986ns (97.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.639     1.639    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X7Y88          LUT1 (Prop_lut1_I0_O)        0.045     1.684 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.347     2.031    mb_usb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X7Y89          FDCE                                         f  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.589    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (removal check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.031ns  (logic 0.045ns (2.216%)  route 1.986ns (97.784%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.639     1.639    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X7Y88          LUT1 (Prop_lut1_I0_O)        0.045     1.684 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.347     2.031    mb_usb_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X7Y89          FDCE                                         f  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.589    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_usb_clk_wiz_1_0
  To Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.033ns  (logic 0.608ns (20.047%)  route 2.425ns (79.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.621     1.621    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     2.077 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=6, routed)           1.491     3.568    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.152     3.720 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.934     4.654    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X9Y91          FDCE                                         f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439     2.896    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y91          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.195ns  (logic 0.642ns (29.247%)  route 1.553ns (70.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.619     1.619    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X6Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     2.137 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.825     2.962    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X6Y89          LUT2 (Prop_lut2_I0_O)        0.124     3.086 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.729     3.814    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X9Y89          FDCE                                         f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.895    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y89          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.000ns  (logic 0.456ns (45.594%)  route 0.544ns (54.406%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.623     1.623    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X3Y88          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.456     2.079 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.544     2.623    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X1Y88          FDCE                                         f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.506     2.963    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y88          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.969ns  (logic 0.456ns (47.056%)  route 0.513ns (52.944%))
  Logic Levels:           0  
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.624     1.624    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X3Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     2.080 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.513     2.593    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X4Y90          FDCE                                         f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505     2.962    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.176%)  route 0.491ns (51.824%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.624     1.624    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X0Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.080 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.491     2.571    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X3Y90          FDCE                                         f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     2.964    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.176%)  route 0.491ns (51.824%))
  Logic Levels:           0  
  Clock Path Skew:        1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.624     1.624    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X0Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.456     2.080 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.491     2.571    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X3Y90          FDCE                                         f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     2.964    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.453%)  route 0.163ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.592     0.592    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X0Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.733 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.163     0.895    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X3Y90          FDCE                                         f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.592    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.453%)  route 0.163ns (53.547%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.592     0.592    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X0Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.733 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.163     0.895    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X3Y90          FDCE                                         f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.592    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.220%)  route 0.201ns (58.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.591     0.591    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X3Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     0.732 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.201     0.933    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X4Y90          FDCE                                         f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.590    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.502%)  route 0.207ns (59.498%))
  Logic Levels:           0  
  Clock Path Skew:        1.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.591     0.591    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X3Y88          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     0.732 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.207     0.939    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X1Y88          FDCE                                         f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.591    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y88          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.186ns (23.229%)  route 0.615ns (76.771%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.589     0.589    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X4Y89          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     0.730 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.290     1.020    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X6Y89          LUT2 (Prop_lut2_I1_O)        0.045     1.065 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.325     1.389    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X9Y89          FDCE                                         f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.561    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y89          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.186ns (18.481%)  route 0.820ns (81.519%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.563     0.563    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y90          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.432     1.135    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X4Y89          LUT2 (Prop_lut2_I1_O)        0.045     1.180 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.389     1.569    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X9Y91          FDCE                                         f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.832     1.562    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y91          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.501ns  (logic 0.916ns (20.350%)  route 3.585ns (79.650%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626     3.393    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.848     4.758    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.882 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.728    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.124     5.852 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646     6.498    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150     6.648 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.246     7.894    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504     2.961    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.501ns  (logic 0.916ns (20.350%)  route 3.585ns (79.650%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626     3.393    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.848     4.758    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.882 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.728    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.124     5.852 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646     6.498    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150     6.648 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.246     7.894    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504     2.961    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.501ns  (logic 0.916ns (20.350%)  route 3.585ns (79.650%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626     3.393    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.848     4.758    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.882 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.728    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.124     5.852 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646     6.498    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150     6.648 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.246     7.894    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504     2.961    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.501ns  (logic 0.916ns (20.350%)  route 3.585ns (79.650%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626     3.393    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.848     4.758    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.882 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.728    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.124     5.852 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646     6.498    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150     6.648 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.246     7.894    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504     2.961    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.501ns  (logic 0.916ns (20.350%)  route 3.585ns (79.650%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626     3.393    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.848     4.758    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.882 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.728    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.124     5.852 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646     6.498    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150     6.648 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.246     7.894    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.504     2.961    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.267ns  (logic 0.916ns (21.467%)  route 3.351ns (78.533%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626     3.393    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.848     4.758    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.882 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.728    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.124     5.852 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646     6.498    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150     6.648 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           1.012     7.660    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X9Y89          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.438     2.895    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y89          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.204ns  (logic 0.916ns (21.787%)  route 3.288ns (78.213%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626     3.393    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.848     4.758    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.882 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.728    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.124     5.852 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646     6.498    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150     6.648 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.949     7.597    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X1Y88          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.506     2.963    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X1Y88          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.124ns  (logic 0.916ns (22.211%)  route 3.208ns (77.789%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626     3.393    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.848     4.758    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.882 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.728    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.124     5.852 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646     6.498    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150     6.648 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.869     7.517    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X9Y91          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.439     2.896    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X9Y91          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.898ns  (logic 0.916ns (23.499%)  route 2.982ns (76.501%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626     3.393    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.848     4.758    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.882 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.728    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.124     5.852 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646     6.498    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.150     6.648 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.643     7.291    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X4Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505     2.962    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.858ns  (logic 0.890ns (23.068%)  route 2.968ns (76.932%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    3.393ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.671     1.671    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.767 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.626     3.393    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y94          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     3.911 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.848     4.758    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y93          LUT3 (Prop_lut3_I0_O)        0.124     4.882 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.728    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.124     5.852 f  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.646     6.498    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X4Y93          LUT5 (Prop_lut5_I4_O)        0.124     6.622 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.629     7.251    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X3Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.366     1.366    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     1.457 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.507     2.964    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X3Y90          FDCE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.589     1.254    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y88          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     1.395 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.112     1.507    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.589    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.589     1.254    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y88          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     1.395 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.124     1.519    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.589    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.589     1.254    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y88          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     1.395 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.124     1.519    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.589    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.254ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.589     1.254    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y88          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDCE (Prop_fdce_C_Q)         0.141     1.395 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.124     1.519    mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.589    mb_usb_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X7Y89          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
                            (rising edge-triggered cell FDPE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
                            (removal check against rising-edge clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.166%)  route 0.164ns (53.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 18.256 - 16.667 ) 
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.255    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X7Y91          FDPE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.396 f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/Q
                         net (fo=1, routed)           0.164     1.560    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sel_n
    SLICE_X5Y91          FDCE                                         f  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700    17.367    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    17.396 f  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.256    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y91          FDCE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.770%)  route 0.167ns (54.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.256    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y95          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.397 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.167     1.564    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.591    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.764%)  route 0.167ns (54.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.256    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y95          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.397 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.167     1.564    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.591    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.469%)  route 0.169ns (54.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.256    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y95          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.397 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.169     1.566    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.591    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.216%)  route 0.178ns (55.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.256    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y95          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.397 r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[4]/Q
                         net (fo=3, routed)           0.178     1.575    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[4]
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861     1.591    mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X6Y93          FDRE                                         r  mb_usb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.203%)  route 0.193ns (57.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.588ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.639     0.639    mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.665 r  mb_usb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.588     1.253    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y87          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.394 r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.193     1.587    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.700     0.700    mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.729 r  mb_usb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.858     1.588    mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X2Y86          FDRE                                         r  mb_usb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           577 Endpoints
Min Delay           577 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player1/PlayerX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball/Player2_Goal_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.932ns  (logic 31.740ns (29.963%)  route 74.192ns (70.037%))
  Logic Levels:           102  (CARRY4=57 FDCE=1 LUT1=3 LUT2=9 LUT3=5 LUT4=7 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE                         0.000     0.000 r  player1/PlayerX_reg[8]/C
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  player1/PlayerX_reg[8]/Q
                         net (fo=34, routed)          2.857     3.335    ball/Player1[Dist]0_0[8]
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.301     3.636 r  ball/Player1[Dist]0_i_12/O
                         net (fo=1, routed)           0.000     3.636    ball/Player1[Dist]0_i_12_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.168 r  ball/Player1[Dist]0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.168    ball/Player1[Dist]0_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.502 r  ball/Player1[Dist]0_i_1/O[1]
                         net (fo=7, routed)           1.226     5.728    A[13]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.303     6.031 r  BallX_motion[13]_i_242/O
                         net (fo=1, routed)           0.000     6.031    ball/BallX_motion[13]_i_391[1]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.674 f  ball/BallX_motion_reg[13]_i_180/O[3]
                         net (fo=2, routed)           1.100     7.775    ball/BallX_motion_reg[13]_i_180_n_4
    SLICE_X47Y28         LUT1 (Prop_lut1_I0_O)        0.307     8.082 r  ball/BallX_motion[13]_i_181/O
                         net (fo=1, routed)           0.000     8.082    ball/BallX_motion[13]_i_181_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  ball/BallX_motion_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     8.632    ball/BallX_motion_reg[13]_i_142_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.966 f  ball/BallX_motion_reg[13]_i_93/O[1]
                         net (fo=305, routed)         3.363    12.329    Player1[ShootAngle]4[19]
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.303    12.632 r  BallX_motion[13]_i_211/O
                         net (fo=1, routed)           0.000    12.632    ball/BallX_motion[13]_i_383[3]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.033 r  ball/BallX_motion_reg[13]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.033    ball/BallX_motion_reg[13]_i_171_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.304 f  ball/BallX_motion_reg[13]_i_139/CO[0]
                         net (fo=88, routed)          1.408    14.712    ball/BallX_motion_reg[13]_i_171_0[0]
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.373    15.085 r  ball/BallX_motion[13]_i_450/O
                         net (fo=6, routed)           1.004    16.089    ball/BallX_motion[13]_i_450_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.213 r  ball/BallX_motion[13]_i_608/O
                         net (fo=1, routed)           0.000    16.213    ball/BallX_motion[13]_i_608_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.614 r  ball/BallX_motion_reg[13]_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.614    ball/BallX_motion_reg[13]_i_536_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.728 r  ball/BallX_motion_reg[13]_i_395/CO[3]
                         net (fo=13, routed)          1.243    17.971    ball/BallX_motion_reg[13]_i_395_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    18.579 r  ball/BallX_motion_reg[13]_i_394/CO[2]
                         net (fo=5, routed)           0.597    19.176    ball_n_545
    SLICE_X50Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    19.970 r  BallX_motion_reg[13]_i_377/CO[2]
                         net (fo=3, routed)           0.738    20.708    BallX_motion_reg[13]_i_377_n_1
    SLICE_X47Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.486 f  BallX_motion_reg[13]_i_374/CO[2]
                         net (fo=34, routed)          1.347    22.833    ball/BallX_motion_reg[13]_i_590_0[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.339    23.172 r  ball/BallX_motion[13]_i_244/O
                         net (fo=2, routed)           0.640    23.813    ball/BallX_motion[13]_i_244_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.328    24.141 r  ball/BallX_motion[13]_i_248/O
                         net (fo=1, routed)           0.000    24.141    ball/BallX_motion[13]_i_248_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.542 r  ball/BallX_motion_reg[13]_i_184/CO[3]
                         net (fo=1, routed)           0.000    24.542    ball/BallX_motion_reg[13]_i_184_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  ball/BallX_motion_reg[13]_i_331/CO[3]
                         net (fo=1, routed)           0.000    24.656    ball/BallX_motion_reg[13]_i_331_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.878 r  ball/BallX_motion_reg[13]_i_590/O[0]
                         net (fo=2, routed)           1.327    26.205    ball_n_605
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.329    26.534 r  BallX_motion[13]_i_584/O
                         net (fo=2, routed)           0.825    27.358    BallX_motion[13]_i_584_n_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.327    27.685 r  BallX_motion[13]_i_588/O
                         net (fo=1, routed)           0.000    27.685    BallX_motion[13]_i_588_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.235 r  BallX_motion_reg[13]_i_477/CO[3]
                         net (fo=1, routed)           0.000    28.235    ball/BallX_motion_reg[13]_i_462[0]
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.457 r  ball/BallX_motion_reg[13]_i_348/O[0]
                         net (fo=3, routed)           1.468    29.926    ball_n_616
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    30.225 r  BallX_motion[13]_i_465/O
                         net (fo=1, routed)           0.000    30.225    BallX_motion[13]_i_465_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  BallX_motion_reg[13]_i_339/CO[3]
                         net (fo=1, routed)           0.000    30.775    BallX_motion_reg[13]_i_339_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  BallX_motion_reg[13]_i_215/CO[3]
                         net (fo=1, routed)           0.000    30.889    BallX_motion_reg[13]_i_215_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.223 r  BallX_motion_reg[13]_i_172/O[1]
                         net (fo=3, routed)           1.074    32.297    BallX_motion_reg[13]_i_172_n_6
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.303    32.600 r  BallX_motion[13]_i_237/O
                         net (fo=1, routed)           0.000    32.600    ball/BallX_motion_reg[13]_i_141_1[1]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  ball/BallX_motion_reg[13]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.150    ball/BallX_motion_reg[13]_i_175_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.307 f  ball/BallX_motion_reg[13]_i_141/CO[1]
                         net (fo=8, routed)           1.258    34.565    ball_n_626
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.329    34.894 r  BallX_motion[13]_i_95/O
                         net (fo=9, routed)           1.219    36.114    player1/BallX_motion_reg[13]_i_39_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124    36.238 r  player1/BallX_motion[13]_i_86/O
                         net (fo=2, routed)           0.521    36.759    player1/BallX_motion[13]_i_86_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.279 r  player1/BallX_motion_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    37.279    player1/BallX_motion_reg[13]_i_56_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.498 r  player1/BallX_motion_reg[13]_i_39/O[0]
                         net (fo=84, routed)          3.375    40.873    player1/ball/sel[4]
    SLICE_X50Y17         LUT6 (Prop_lut6_I1_O)        0.295    41.168 r  player1/BallY_motion[15]_i_557/O
                         net (fo=1, routed)           0.495    41.663    player1/BallY_motion[15]_i_557_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124    41.787 r  player1/BallY_motion[15]_i_498/O
                         net (fo=1, routed)           0.653    42.441    player1/BallY_motion[15]_i_498_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    42.565 r  player1/BallY_motion[15]_i_437/O
                         net (fo=6, routed)           1.361    43.925    player1/BallY_motion[15]_i_437_n_0
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    44.049 r  player1/BallY_motion[15]_i_439/O
                         net (fo=1, routed)           0.000    44.049    player1/BallY_motion[15]_i_439_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.447 r  player1/BallY_motion_reg[15]_i_336/CO[3]
                         net (fo=1, routed)           0.000    44.447    player1/BallY_motion_reg[15]_i_336_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.781 r  player1/BallY_motion_reg[15]_i_235/O[1]
                         net (fo=1, routed)           0.473    45.255    player1_n_148
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    46.090 r  BallY_motion_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    46.090    BallY_motion_reg[15]_i_133_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.424 f  BallY_motion_reg[15]_i_61/O[1]
                         net (fo=227, routed)         2.988    49.411    ball/BallY_motion_next3[10]
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.303    49.714 r  ball/BallY_motion[15]_i_252/O
                         net (fo=1, routed)           0.000    49.714    ball/BallY_motion[15]_i_252_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.112 f  ball/BallY_motion_reg[15]_i_144/CO[3]
                         net (fo=75, routed)          2.673    52.785    ball_n_400
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124    52.909 r  BallY_motion[15]_i_243/O
                         net (fo=30, routed)          2.287    55.196    BallY_motion[15]_i_243_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.320 r  BallY_motion[2]_i_221/O
                         net (fo=1, routed)           0.000    55.320    BallY_motion[2]_i_221_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.721 r  BallY_motion_reg[2]_i_89/CO[3]
                         net (fo=1, routed)           0.000    55.721    BallY_motion_reg[2]_i_89_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  BallY_motion_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.835    BallY_motion_reg[2]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.106 r  BallY_motion_reg[2]_i_46/CO[0]
                         net (fo=30, routed)          0.649    56.756    BallY_motion_reg[2]_i_46_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    57.597 r  BallY_motion_reg[15]_i_352/CO[2]
                         net (fo=5, routed)           0.806    58.403    BallY_motion_reg[15]_i_352_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    59.172 r  BallY_motion_reg[15]_i_249/CO[3]
                         net (fo=17, routed)          2.244    61.416    BallY_motion_reg[15]_i_249_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    61.568 r  BallY_motion[0]_i_260/O
                         net (fo=2, routed)           0.881    62.449    BallY_motion[0]_i_260_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.332    62.781 r  BallY_motion[0]_i_264/O
                         net (fo=1, routed)           0.000    62.781    BallY_motion[0]_i_264_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    63.328 f  BallY_motion_reg[0]_i_149/O[2]
                         net (fo=7, routed)           1.185    64.514    ball/BallY_motion_reg[0]_i_140_0[2]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.328    64.842 r  ball/BallY_motion[0]_i_142/O
                         net (fo=2, routed)           1.150    65.992    ball/BallY_motion[0]_i_142_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.332    66.324 r  ball/BallY_motion[0]_i_146/O
                         net (fo=1, routed)           0.000    66.324    ball/BallY_motion[0]_i_146_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.704 r  ball/BallY_motion_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    66.704    ball/BallY_motion_reg[0]_i_60_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.943 r  ball/BallY_motion_reg[0]_i_20/O[2]
                         net (fo=20, routed)          1.494    68.437    ball/BallY_motion[0]_i_65_0[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.301    68.738 r  ball/BallY_motion[0]_i_56/O
                         net (fo=1, routed)           0.000    68.738    ball/BallY_motion[0]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.139 r  ball/BallY_motion_reg[0]_i_18/CO[3]
                         net (fo=19, routed)          1.661    70.800    ball/BallY_motion[0]_i_59_0[0]
    SLICE_X41Y17         LUT5 (Prop_lut5_I1_O)        0.124    70.924 r  ball/BallY_motion[0]_i_10/O
                         net (fo=2, routed)           0.509    71.433    ball_n_125
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    72.028 r  BallY_motion_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.028    BallY_motion_reg[2]_i_9_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.145 r  BallY_motion_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.145    BallY_motion_reg[6]_i_9_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    72.384 f  BallY_motion_reg[15]_i_129/O[2]
                         net (fo=1, routed)           1.100    73.484    ball/BallY_motion_next1[10]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.301    73.785 r  ball/BallY_motion[11]_i_6/O
                         net (fo=1, routed)           0.966    74.751    ball/BallY_motion[11]_i_6_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    74.875 f  ball/BallY_motion[11]_i_4/O
                         net (fo=1, routed)           0.840    75.715    ball/BallY_motion[11]_i_4_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.124    75.839 r  ball/BallY_motion[11]_i_2/O
                         net (fo=2, routed)           1.406    77.246    ball/BallY_motion[11]_i_2_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.124    77.370 r  ball/BallY[10]_i_6/O
                         net (fo=1, routed)           0.000    77.370    ball/BallY[10]_i_6_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.771 r  ball/BallY_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    77.771    ball/BallY_reg[10]_i_3_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.105 r  ball/BallY_reg[15]_i_4/O[1]
                         net (fo=9, routed)           0.957    79.061    ball/O[1]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.303    79.364 r  ball/BallY[11]_i_23/O
                         net (fo=1, routed)           0.444    79.808    ball/BallY[11]_i_23_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124    79.932 r  ball/BallY[11]_i_12/O
                         net (fo=76, routed)          2.241    82.173    ball_n_292
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    82.297 r  BallY[15]_i_480/O
                         net (fo=1, routed)           0.000    82.297    BallY[15]_i_480_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.847 r  BallY_reg[15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    82.847    BallY_reg[15]_i_423_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.961 r  BallY_reg[15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.961    BallY_reg[15]_i_302_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.075 r  BallY_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    83.075    BallY_reg[15]_i_169_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.314 f  BallY_reg[15]_i_83/O[2]
                         net (fo=1, routed)           0.817    84.131    BallY_next3[15]
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.302    84.433 r  BallY[15]_i_165/O
                         net (fo=1, routed)           0.000    84.433    BallY[15]_i_165_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.809 r  BallY_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.809    BallY_reg[15]_i_81_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    85.063 r  BallY_reg[15]_i_21/CO[0]
                         net (fo=2, routed)           1.349    86.412    ball/BallY_reg[10]_5[0]
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.367    86.779 f  ball/BallY[15]_i_5/O
                         net (fo=55, routed)          1.492    88.272    ball/BallY_reg[15]_i_25_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124    88.396 r  ball/BallY[2]_i_3/O
                         net (fo=4, routed)           1.832    90.227    ball/BallY[15]_i_488_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    90.884 r  ball/BallY_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    90.884    ball/BallY_reg[15]_i_449_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.001 r  ball/BallY_reg[15]_i_367/CO[3]
                         net (fo=1, routed)           0.000    91.001    ball/BallY_reg[15]_i_367_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.118 r  ball/BallY_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    91.118    ball/BallY_reg[15]_i_238_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.235 r  ball/BallY_reg[15]_i_124/CO[3]
                         net (fo=32, routed)          1.367    92.602    player1/BallY_reg[15]_i_12_0[0]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124    92.726 r  player1/BallY[15]_i_122/O
                         net (fo=1, routed)           0.000    92.726    player1/BallY[15]_i_122_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.276 r  player1/BallY_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.276    player1/BallY_reg[15]_i_49_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.390 r  player1/BallY_reg[15]_i_12/CO[3]
                         net (fo=15, routed)          2.180    95.571    player1/ball/BallX_next313_in
    SLICE_X28Y40         LUT4 (Prop_lut4_I1_O)        0.124    95.695 r  player1/BallY[11]_i_2/O
                         net (fo=25, routed)          2.559    98.254    player1/BallY[11]_i_2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    98.378 f  player1/BallX[15]_i_6/O
                         net (fo=16, routed)          1.185    99.563    player2/BallX[1]_i_2
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    99.687 f  player2/BallX[7]_i_6/O
                         net (fo=1, routed)           0.661   100.348    player1/BallX_reg[7]_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124   100.472 f  player1/BallX[7]_i_2/O
                         net (fo=4, routed)           0.978   101.450    player1/BallX[7]_i_2_n_0
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124   101.574 r  player1/goal_cooldown[5]_i_28/O
                         net (fo=1, routed)           0.000   101.574    player1/goal_cooldown[5]_i_28_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.950 r  player1/goal_cooldown_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.950    player1/goal_cooldown_reg[5]_i_13_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.067 r  player1/goal_cooldown_reg[5]_i_3/CO[3]
                         net (fo=7, routed)           1.375   103.442    ball/Player1_Goal_reg[0]_0[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152   103.594 r  ball/Player2_Goal[6]_i_1/O
                         net (fo=8, routed)           2.338   105.932    ball/Player2_Goal[6]_i_1_n_0
    SLICE_X15Y9          FDCE                                         r  ball/Player2_Goal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1/PlayerX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball/Player2_Goal_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.932ns  (logic 31.740ns (29.963%)  route 74.192ns (70.037%))
  Logic Levels:           102  (CARRY4=57 FDCE=1 LUT1=3 LUT2=9 LUT3=5 LUT4=7 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE                         0.000     0.000 r  player1/PlayerX_reg[8]/C
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  player1/PlayerX_reg[8]/Q
                         net (fo=34, routed)          2.857     3.335    ball/Player1[Dist]0_0[8]
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.301     3.636 r  ball/Player1[Dist]0_i_12/O
                         net (fo=1, routed)           0.000     3.636    ball/Player1[Dist]0_i_12_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.168 r  ball/Player1[Dist]0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.168    ball/Player1[Dist]0_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.502 r  ball/Player1[Dist]0_i_1/O[1]
                         net (fo=7, routed)           1.226     5.728    A[13]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.303     6.031 r  BallX_motion[13]_i_242/O
                         net (fo=1, routed)           0.000     6.031    ball/BallX_motion[13]_i_391[1]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.674 f  ball/BallX_motion_reg[13]_i_180/O[3]
                         net (fo=2, routed)           1.100     7.775    ball/BallX_motion_reg[13]_i_180_n_4
    SLICE_X47Y28         LUT1 (Prop_lut1_I0_O)        0.307     8.082 r  ball/BallX_motion[13]_i_181/O
                         net (fo=1, routed)           0.000     8.082    ball/BallX_motion[13]_i_181_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  ball/BallX_motion_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     8.632    ball/BallX_motion_reg[13]_i_142_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.966 f  ball/BallX_motion_reg[13]_i_93/O[1]
                         net (fo=305, routed)         3.363    12.329    Player1[ShootAngle]4[19]
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.303    12.632 r  BallX_motion[13]_i_211/O
                         net (fo=1, routed)           0.000    12.632    ball/BallX_motion[13]_i_383[3]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.033 r  ball/BallX_motion_reg[13]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.033    ball/BallX_motion_reg[13]_i_171_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.304 f  ball/BallX_motion_reg[13]_i_139/CO[0]
                         net (fo=88, routed)          1.408    14.712    ball/BallX_motion_reg[13]_i_171_0[0]
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.373    15.085 r  ball/BallX_motion[13]_i_450/O
                         net (fo=6, routed)           1.004    16.089    ball/BallX_motion[13]_i_450_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.213 r  ball/BallX_motion[13]_i_608/O
                         net (fo=1, routed)           0.000    16.213    ball/BallX_motion[13]_i_608_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.614 r  ball/BallX_motion_reg[13]_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.614    ball/BallX_motion_reg[13]_i_536_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.728 r  ball/BallX_motion_reg[13]_i_395/CO[3]
                         net (fo=13, routed)          1.243    17.971    ball/BallX_motion_reg[13]_i_395_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    18.579 r  ball/BallX_motion_reg[13]_i_394/CO[2]
                         net (fo=5, routed)           0.597    19.176    ball_n_545
    SLICE_X50Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    19.970 r  BallX_motion_reg[13]_i_377/CO[2]
                         net (fo=3, routed)           0.738    20.708    BallX_motion_reg[13]_i_377_n_1
    SLICE_X47Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.486 f  BallX_motion_reg[13]_i_374/CO[2]
                         net (fo=34, routed)          1.347    22.833    ball/BallX_motion_reg[13]_i_590_0[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.339    23.172 r  ball/BallX_motion[13]_i_244/O
                         net (fo=2, routed)           0.640    23.813    ball/BallX_motion[13]_i_244_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.328    24.141 r  ball/BallX_motion[13]_i_248/O
                         net (fo=1, routed)           0.000    24.141    ball/BallX_motion[13]_i_248_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.542 r  ball/BallX_motion_reg[13]_i_184/CO[3]
                         net (fo=1, routed)           0.000    24.542    ball/BallX_motion_reg[13]_i_184_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  ball/BallX_motion_reg[13]_i_331/CO[3]
                         net (fo=1, routed)           0.000    24.656    ball/BallX_motion_reg[13]_i_331_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.878 r  ball/BallX_motion_reg[13]_i_590/O[0]
                         net (fo=2, routed)           1.327    26.205    ball_n_605
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.329    26.534 r  BallX_motion[13]_i_584/O
                         net (fo=2, routed)           0.825    27.358    BallX_motion[13]_i_584_n_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.327    27.685 r  BallX_motion[13]_i_588/O
                         net (fo=1, routed)           0.000    27.685    BallX_motion[13]_i_588_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.235 r  BallX_motion_reg[13]_i_477/CO[3]
                         net (fo=1, routed)           0.000    28.235    ball/BallX_motion_reg[13]_i_462[0]
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.457 r  ball/BallX_motion_reg[13]_i_348/O[0]
                         net (fo=3, routed)           1.468    29.926    ball_n_616
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    30.225 r  BallX_motion[13]_i_465/O
                         net (fo=1, routed)           0.000    30.225    BallX_motion[13]_i_465_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  BallX_motion_reg[13]_i_339/CO[3]
                         net (fo=1, routed)           0.000    30.775    BallX_motion_reg[13]_i_339_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  BallX_motion_reg[13]_i_215/CO[3]
                         net (fo=1, routed)           0.000    30.889    BallX_motion_reg[13]_i_215_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.223 r  BallX_motion_reg[13]_i_172/O[1]
                         net (fo=3, routed)           1.074    32.297    BallX_motion_reg[13]_i_172_n_6
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.303    32.600 r  BallX_motion[13]_i_237/O
                         net (fo=1, routed)           0.000    32.600    ball/BallX_motion_reg[13]_i_141_1[1]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  ball/BallX_motion_reg[13]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.150    ball/BallX_motion_reg[13]_i_175_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.307 f  ball/BallX_motion_reg[13]_i_141/CO[1]
                         net (fo=8, routed)           1.258    34.565    ball_n_626
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.329    34.894 r  BallX_motion[13]_i_95/O
                         net (fo=9, routed)           1.219    36.114    player1/BallX_motion_reg[13]_i_39_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124    36.238 r  player1/BallX_motion[13]_i_86/O
                         net (fo=2, routed)           0.521    36.759    player1/BallX_motion[13]_i_86_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.279 r  player1/BallX_motion_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    37.279    player1/BallX_motion_reg[13]_i_56_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.498 r  player1/BallX_motion_reg[13]_i_39/O[0]
                         net (fo=84, routed)          3.375    40.873    player1/ball/sel[4]
    SLICE_X50Y17         LUT6 (Prop_lut6_I1_O)        0.295    41.168 r  player1/BallY_motion[15]_i_557/O
                         net (fo=1, routed)           0.495    41.663    player1/BallY_motion[15]_i_557_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124    41.787 r  player1/BallY_motion[15]_i_498/O
                         net (fo=1, routed)           0.653    42.441    player1/BallY_motion[15]_i_498_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    42.565 r  player1/BallY_motion[15]_i_437/O
                         net (fo=6, routed)           1.361    43.925    player1/BallY_motion[15]_i_437_n_0
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    44.049 r  player1/BallY_motion[15]_i_439/O
                         net (fo=1, routed)           0.000    44.049    player1/BallY_motion[15]_i_439_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.447 r  player1/BallY_motion_reg[15]_i_336/CO[3]
                         net (fo=1, routed)           0.000    44.447    player1/BallY_motion_reg[15]_i_336_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.781 r  player1/BallY_motion_reg[15]_i_235/O[1]
                         net (fo=1, routed)           0.473    45.255    player1_n_148
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    46.090 r  BallY_motion_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    46.090    BallY_motion_reg[15]_i_133_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.424 f  BallY_motion_reg[15]_i_61/O[1]
                         net (fo=227, routed)         2.988    49.411    ball/BallY_motion_next3[10]
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.303    49.714 r  ball/BallY_motion[15]_i_252/O
                         net (fo=1, routed)           0.000    49.714    ball/BallY_motion[15]_i_252_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.112 f  ball/BallY_motion_reg[15]_i_144/CO[3]
                         net (fo=75, routed)          2.673    52.785    ball_n_400
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124    52.909 r  BallY_motion[15]_i_243/O
                         net (fo=30, routed)          2.287    55.196    BallY_motion[15]_i_243_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.320 r  BallY_motion[2]_i_221/O
                         net (fo=1, routed)           0.000    55.320    BallY_motion[2]_i_221_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.721 r  BallY_motion_reg[2]_i_89/CO[3]
                         net (fo=1, routed)           0.000    55.721    BallY_motion_reg[2]_i_89_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  BallY_motion_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.835    BallY_motion_reg[2]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.106 r  BallY_motion_reg[2]_i_46/CO[0]
                         net (fo=30, routed)          0.649    56.756    BallY_motion_reg[2]_i_46_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    57.597 r  BallY_motion_reg[15]_i_352/CO[2]
                         net (fo=5, routed)           0.806    58.403    BallY_motion_reg[15]_i_352_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    59.172 r  BallY_motion_reg[15]_i_249/CO[3]
                         net (fo=17, routed)          2.244    61.416    BallY_motion_reg[15]_i_249_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    61.568 r  BallY_motion[0]_i_260/O
                         net (fo=2, routed)           0.881    62.449    BallY_motion[0]_i_260_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.332    62.781 r  BallY_motion[0]_i_264/O
                         net (fo=1, routed)           0.000    62.781    BallY_motion[0]_i_264_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    63.328 f  BallY_motion_reg[0]_i_149/O[2]
                         net (fo=7, routed)           1.185    64.514    ball/BallY_motion_reg[0]_i_140_0[2]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.328    64.842 r  ball/BallY_motion[0]_i_142/O
                         net (fo=2, routed)           1.150    65.992    ball/BallY_motion[0]_i_142_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.332    66.324 r  ball/BallY_motion[0]_i_146/O
                         net (fo=1, routed)           0.000    66.324    ball/BallY_motion[0]_i_146_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.704 r  ball/BallY_motion_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    66.704    ball/BallY_motion_reg[0]_i_60_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.943 r  ball/BallY_motion_reg[0]_i_20/O[2]
                         net (fo=20, routed)          1.494    68.437    ball/BallY_motion[0]_i_65_0[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.301    68.738 r  ball/BallY_motion[0]_i_56/O
                         net (fo=1, routed)           0.000    68.738    ball/BallY_motion[0]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.139 r  ball/BallY_motion_reg[0]_i_18/CO[3]
                         net (fo=19, routed)          1.661    70.800    ball/BallY_motion[0]_i_59_0[0]
    SLICE_X41Y17         LUT5 (Prop_lut5_I1_O)        0.124    70.924 r  ball/BallY_motion[0]_i_10/O
                         net (fo=2, routed)           0.509    71.433    ball_n_125
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    72.028 r  BallY_motion_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.028    BallY_motion_reg[2]_i_9_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.145 r  BallY_motion_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.145    BallY_motion_reg[6]_i_9_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    72.384 f  BallY_motion_reg[15]_i_129/O[2]
                         net (fo=1, routed)           1.100    73.484    ball/BallY_motion_next1[10]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.301    73.785 r  ball/BallY_motion[11]_i_6/O
                         net (fo=1, routed)           0.966    74.751    ball/BallY_motion[11]_i_6_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    74.875 f  ball/BallY_motion[11]_i_4/O
                         net (fo=1, routed)           0.840    75.715    ball/BallY_motion[11]_i_4_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.124    75.839 r  ball/BallY_motion[11]_i_2/O
                         net (fo=2, routed)           1.406    77.246    ball/BallY_motion[11]_i_2_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.124    77.370 r  ball/BallY[10]_i_6/O
                         net (fo=1, routed)           0.000    77.370    ball/BallY[10]_i_6_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.771 r  ball/BallY_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    77.771    ball/BallY_reg[10]_i_3_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.105 r  ball/BallY_reg[15]_i_4/O[1]
                         net (fo=9, routed)           0.957    79.061    ball/O[1]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.303    79.364 r  ball/BallY[11]_i_23/O
                         net (fo=1, routed)           0.444    79.808    ball/BallY[11]_i_23_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124    79.932 r  ball/BallY[11]_i_12/O
                         net (fo=76, routed)          2.241    82.173    ball_n_292
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    82.297 r  BallY[15]_i_480/O
                         net (fo=1, routed)           0.000    82.297    BallY[15]_i_480_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.847 r  BallY_reg[15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    82.847    BallY_reg[15]_i_423_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.961 r  BallY_reg[15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.961    BallY_reg[15]_i_302_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.075 r  BallY_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    83.075    BallY_reg[15]_i_169_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.314 f  BallY_reg[15]_i_83/O[2]
                         net (fo=1, routed)           0.817    84.131    BallY_next3[15]
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.302    84.433 r  BallY[15]_i_165/O
                         net (fo=1, routed)           0.000    84.433    BallY[15]_i_165_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.809 r  BallY_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.809    BallY_reg[15]_i_81_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    85.063 r  BallY_reg[15]_i_21/CO[0]
                         net (fo=2, routed)           1.349    86.412    ball/BallY_reg[10]_5[0]
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.367    86.779 f  ball/BallY[15]_i_5/O
                         net (fo=55, routed)          1.492    88.272    ball/BallY_reg[15]_i_25_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124    88.396 r  ball/BallY[2]_i_3/O
                         net (fo=4, routed)           1.832    90.227    ball/BallY[15]_i_488_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    90.884 r  ball/BallY_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    90.884    ball/BallY_reg[15]_i_449_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.001 r  ball/BallY_reg[15]_i_367/CO[3]
                         net (fo=1, routed)           0.000    91.001    ball/BallY_reg[15]_i_367_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.118 r  ball/BallY_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    91.118    ball/BallY_reg[15]_i_238_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.235 r  ball/BallY_reg[15]_i_124/CO[3]
                         net (fo=32, routed)          1.367    92.602    player1/BallY_reg[15]_i_12_0[0]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124    92.726 r  player1/BallY[15]_i_122/O
                         net (fo=1, routed)           0.000    92.726    player1/BallY[15]_i_122_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.276 r  player1/BallY_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.276    player1/BallY_reg[15]_i_49_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.390 r  player1/BallY_reg[15]_i_12/CO[3]
                         net (fo=15, routed)          2.180    95.571    player1/ball/BallX_next313_in
    SLICE_X28Y40         LUT4 (Prop_lut4_I1_O)        0.124    95.695 r  player1/BallY[11]_i_2/O
                         net (fo=25, routed)          2.559    98.254    player1/BallY[11]_i_2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    98.378 f  player1/BallX[15]_i_6/O
                         net (fo=16, routed)          1.185    99.563    player2/BallX[1]_i_2
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    99.687 f  player2/BallX[7]_i_6/O
                         net (fo=1, routed)           0.661   100.348    player1/BallX_reg[7]_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124   100.472 f  player1/BallX[7]_i_2/O
                         net (fo=4, routed)           0.978   101.450    player1/BallX[7]_i_2_n_0
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124   101.574 r  player1/goal_cooldown[5]_i_28/O
                         net (fo=1, routed)           0.000   101.574    player1/goal_cooldown[5]_i_28_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.950 r  player1/goal_cooldown_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.950    player1/goal_cooldown_reg[5]_i_13_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.067 r  player1/goal_cooldown_reg[5]_i_3/CO[3]
                         net (fo=7, routed)           1.375   103.442    ball/Player1_Goal_reg[0]_0[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152   103.594 r  ball/Player2_Goal[6]_i_1/O
                         net (fo=8, routed)           2.338   105.932    ball/Player2_Goal[6]_i_1_n_0
    SLICE_X15Y9          FDCE                                         r  ball/Player2_Goal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1/PlayerX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball/Player2_Goal_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.932ns  (logic 31.740ns (29.963%)  route 74.192ns (70.037%))
  Logic Levels:           102  (CARRY4=57 FDCE=1 LUT1=3 LUT2=9 LUT3=5 LUT4=7 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE                         0.000     0.000 r  player1/PlayerX_reg[8]/C
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  player1/PlayerX_reg[8]/Q
                         net (fo=34, routed)          2.857     3.335    ball/Player1[Dist]0_0[8]
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.301     3.636 r  ball/Player1[Dist]0_i_12/O
                         net (fo=1, routed)           0.000     3.636    ball/Player1[Dist]0_i_12_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.168 r  ball/Player1[Dist]0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.168    ball/Player1[Dist]0_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.502 r  ball/Player1[Dist]0_i_1/O[1]
                         net (fo=7, routed)           1.226     5.728    A[13]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.303     6.031 r  BallX_motion[13]_i_242/O
                         net (fo=1, routed)           0.000     6.031    ball/BallX_motion[13]_i_391[1]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.674 f  ball/BallX_motion_reg[13]_i_180/O[3]
                         net (fo=2, routed)           1.100     7.775    ball/BallX_motion_reg[13]_i_180_n_4
    SLICE_X47Y28         LUT1 (Prop_lut1_I0_O)        0.307     8.082 r  ball/BallX_motion[13]_i_181/O
                         net (fo=1, routed)           0.000     8.082    ball/BallX_motion[13]_i_181_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  ball/BallX_motion_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     8.632    ball/BallX_motion_reg[13]_i_142_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.966 f  ball/BallX_motion_reg[13]_i_93/O[1]
                         net (fo=305, routed)         3.363    12.329    Player1[ShootAngle]4[19]
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.303    12.632 r  BallX_motion[13]_i_211/O
                         net (fo=1, routed)           0.000    12.632    ball/BallX_motion[13]_i_383[3]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.033 r  ball/BallX_motion_reg[13]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.033    ball/BallX_motion_reg[13]_i_171_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.304 f  ball/BallX_motion_reg[13]_i_139/CO[0]
                         net (fo=88, routed)          1.408    14.712    ball/BallX_motion_reg[13]_i_171_0[0]
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.373    15.085 r  ball/BallX_motion[13]_i_450/O
                         net (fo=6, routed)           1.004    16.089    ball/BallX_motion[13]_i_450_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.213 r  ball/BallX_motion[13]_i_608/O
                         net (fo=1, routed)           0.000    16.213    ball/BallX_motion[13]_i_608_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.614 r  ball/BallX_motion_reg[13]_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.614    ball/BallX_motion_reg[13]_i_536_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.728 r  ball/BallX_motion_reg[13]_i_395/CO[3]
                         net (fo=13, routed)          1.243    17.971    ball/BallX_motion_reg[13]_i_395_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    18.579 r  ball/BallX_motion_reg[13]_i_394/CO[2]
                         net (fo=5, routed)           0.597    19.176    ball_n_545
    SLICE_X50Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    19.970 r  BallX_motion_reg[13]_i_377/CO[2]
                         net (fo=3, routed)           0.738    20.708    BallX_motion_reg[13]_i_377_n_1
    SLICE_X47Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.486 f  BallX_motion_reg[13]_i_374/CO[2]
                         net (fo=34, routed)          1.347    22.833    ball/BallX_motion_reg[13]_i_590_0[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.339    23.172 r  ball/BallX_motion[13]_i_244/O
                         net (fo=2, routed)           0.640    23.813    ball/BallX_motion[13]_i_244_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.328    24.141 r  ball/BallX_motion[13]_i_248/O
                         net (fo=1, routed)           0.000    24.141    ball/BallX_motion[13]_i_248_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.542 r  ball/BallX_motion_reg[13]_i_184/CO[3]
                         net (fo=1, routed)           0.000    24.542    ball/BallX_motion_reg[13]_i_184_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  ball/BallX_motion_reg[13]_i_331/CO[3]
                         net (fo=1, routed)           0.000    24.656    ball/BallX_motion_reg[13]_i_331_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.878 r  ball/BallX_motion_reg[13]_i_590/O[0]
                         net (fo=2, routed)           1.327    26.205    ball_n_605
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.329    26.534 r  BallX_motion[13]_i_584/O
                         net (fo=2, routed)           0.825    27.358    BallX_motion[13]_i_584_n_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.327    27.685 r  BallX_motion[13]_i_588/O
                         net (fo=1, routed)           0.000    27.685    BallX_motion[13]_i_588_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.235 r  BallX_motion_reg[13]_i_477/CO[3]
                         net (fo=1, routed)           0.000    28.235    ball/BallX_motion_reg[13]_i_462[0]
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.457 r  ball/BallX_motion_reg[13]_i_348/O[0]
                         net (fo=3, routed)           1.468    29.926    ball_n_616
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    30.225 r  BallX_motion[13]_i_465/O
                         net (fo=1, routed)           0.000    30.225    BallX_motion[13]_i_465_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  BallX_motion_reg[13]_i_339/CO[3]
                         net (fo=1, routed)           0.000    30.775    BallX_motion_reg[13]_i_339_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  BallX_motion_reg[13]_i_215/CO[3]
                         net (fo=1, routed)           0.000    30.889    BallX_motion_reg[13]_i_215_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.223 r  BallX_motion_reg[13]_i_172/O[1]
                         net (fo=3, routed)           1.074    32.297    BallX_motion_reg[13]_i_172_n_6
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.303    32.600 r  BallX_motion[13]_i_237/O
                         net (fo=1, routed)           0.000    32.600    ball/BallX_motion_reg[13]_i_141_1[1]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  ball/BallX_motion_reg[13]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.150    ball/BallX_motion_reg[13]_i_175_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.307 f  ball/BallX_motion_reg[13]_i_141/CO[1]
                         net (fo=8, routed)           1.258    34.565    ball_n_626
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.329    34.894 r  BallX_motion[13]_i_95/O
                         net (fo=9, routed)           1.219    36.114    player1/BallX_motion_reg[13]_i_39_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124    36.238 r  player1/BallX_motion[13]_i_86/O
                         net (fo=2, routed)           0.521    36.759    player1/BallX_motion[13]_i_86_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.279 r  player1/BallX_motion_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    37.279    player1/BallX_motion_reg[13]_i_56_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.498 r  player1/BallX_motion_reg[13]_i_39/O[0]
                         net (fo=84, routed)          3.375    40.873    player1/ball/sel[4]
    SLICE_X50Y17         LUT6 (Prop_lut6_I1_O)        0.295    41.168 r  player1/BallY_motion[15]_i_557/O
                         net (fo=1, routed)           0.495    41.663    player1/BallY_motion[15]_i_557_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124    41.787 r  player1/BallY_motion[15]_i_498/O
                         net (fo=1, routed)           0.653    42.441    player1/BallY_motion[15]_i_498_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    42.565 r  player1/BallY_motion[15]_i_437/O
                         net (fo=6, routed)           1.361    43.925    player1/BallY_motion[15]_i_437_n_0
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    44.049 r  player1/BallY_motion[15]_i_439/O
                         net (fo=1, routed)           0.000    44.049    player1/BallY_motion[15]_i_439_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.447 r  player1/BallY_motion_reg[15]_i_336/CO[3]
                         net (fo=1, routed)           0.000    44.447    player1/BallY_motion_reg[15]_i_336_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.781 r  player1/BallY_motion_reg[15]_i_235/O[1]
                         net (fo=1, routed)           0.473    45.255    player1_n_148
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    46.090 r  BallY_motion_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    46.090    BallY_motion_reg[15]_i_133_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.424 f  BallY_motion_reg[15]_i_61/O[1]
                         net (fo=227, routed)         2.988    49.411    ball/BallY_motion_next3[10]
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.303    49.714 r  ball/BallY_motion[15]_i_252/O
                         net (fo=1, routed)           0.000    49.714    ball/BallY_motion[15]_i_252_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.112 f  ball/BallY_motion_reg[15]_i_144/CO[3]
                         net (fo=75, routed)          2.673    52.785    ball_n_400
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124    52.909 r  BallY_motion[15]_i_243/O
                         net (fo=30, routed)          2.287    55.196    BallY_motion[15]_i_243_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.320 r  BallY_motion[2]_i_221/O
                         net (fo=1, routed)           0.000    55.320    BallY_motion[2]_i_221_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.721 r  BallY_motion_reg[2]_i_89/CO[3]
                         net (fo=1, routed)           0.000    55.721    BallY_motion_reg[2]_i_89_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  BallY_motion_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.835    BallY_motion_reg[2]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.106 r  BallY_motion_reg[2]_i_46/CO[0]
                         net (fo=30, routed)          0.649    56.756    BallY_motion_reg[2]_i_46_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    57.597 r  BallY_motion_reg[15]_i_352/CO[2]
                         net (fo=5, routed)           0.806    58.403    BallY_motion_reg[15]_i_352_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    59.172 r  BallY_motion_reg[15]_i_249/CO[3]
                         net (fo=17, routed)          2.244    61.416    BallY_motion_reg[15]_i_249_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    61.568 r  BallY_motion[0]_i_260/O
                         net (fo=2, routed)           0.881    62.449    BallY_motion[0]_i_260_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.332    62.781 r  BallY_motion[0]_i_264/O
                         net (fo=1, routed)           0.000    62.781    BallY_motion[0]_i_264_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    63.328 f  BallY_motion_reg[0]_i_149/O[2]
                         net (fo=7, routed)           1.185    64.514    ball/BallY_motion_reg[0]_i_140_0[2]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.328    64.842 r  ball/BallY_motion[0]_i_142/O
                         net (fo=2, routed)           1.150    65.992    ball/BallY_motion[0]_i_142_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.332    66.324 r  ball/BallY_motion[0]_i_146/O
                         net (fo=1, routed)           0.000    66.324    ball/BallY_motion[0]_i_146_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.704 r  ball/BallY_motion_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    66.704    ball/BallY_motion_reg[0]_i_60_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.943 r  ball/BallY_motion_reg[0]_i_20/O[2]
                         net (fo=20, routed)          1.494    68.437    ball/BallY_motion[0]_i_65_0[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.301    68.738 r  ball/BallY_motion[0]_i_56/O
                         net (fo=1, routed)           0.000    68.738    ball/BallY_motion[0]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.139 r  ball/BallY_motion_reg[0]_i_18/CO[3]
                         net (fo=19, routed)          1.661    70.800    ball/BallY_motion[0]_i_59_0[0]
    SLICE_X41Y17         LUT5 (Prop_lut5_I1_O)        0.124    70.924 r  ball/BallY_motion[0]_i_10/O
                         net (fo=2, routed)           0.509    71.433    ball_n_125
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    72.028 r  BallY_motion_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.028    BallY_motion_reg[2]_i_9_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.145 r  BallY_motion_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.145    BallY_motion_reg[6]_i_9_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    72.384 f  BallY_motion_reg[15]_i_129/O[2]
                         net (fo=1, routed)           1.100    73.484    ball/BallY_motion_next1[10]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.301    73.785 r  ball/BallY_motion[11]_i_6/O
                         net (fo=1, routed)           0.966    74.751    ball/BallY_motion[11]_i_6_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    74.875 f  ball/BallY_motion[11]_i_4/O
                         net (fo=1, routed)           0.840    75.715    ball/BallY_motion[11]_i_4_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.124    75.839 r  ball/BallY_motion[11]_i_2/O
                         net (fo=2, routed)           1.406    77.246    ball/BallY_motion[11]_i_2_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.124    77.370 r  ball/BallY[10]_i_6/O
                         net (fo=1, routed)           0.000    77.370    ball/BallY[10]_i_6_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.771 r  ball/BallY_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    77.771    ball/BallY_reg[10]_i_3_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.105 r  ball/BallY_reg[15]_i_4/O[1]
                         net (fo=9, routed)           0.957    79.061    ball/O[1]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.303    79.364 r  ball/BallY[11]_i_23/O
                         net (fo=1, routed)           0.444    79.808    ball/BallY[11]_i_23_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124    79.932 r  ball/BallY[11]_i_12/O
                         net (fo=76, routed)          2.241    82.173    ball_n_292
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    82.297 r  BallY[15]_i_480/O
                         net (fo=1, routed)           0.000    82.297    BallY[15]_i_480_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.847 r  BallY_reg[15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    82.847    BallY_reg[15]_i_423_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.961 r  BallY_reg[15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.961    BallY_reg[15]_i_302_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.075 r  BallY_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    83.075    BallY_reg[15]_i_169_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.314 f  BallY_reg[15]_i_83/O[2]
                         net (fo=1, routed)           0.817    84.131    BallY_next3[15]
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.302    84.433 r  BallY[15]_i_165/O
                         net (fo=1, routed)           0.000    84.433    BallY[15]_i_165_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.809 r  BallY_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.809    BallY_reg[15]_i_81_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    85.063 r  BallY_reg[15]_i_21/CO[0]
                         net (fo=2, routed)           1.349    86.412    ball/BallY_reg[10]_5[0]
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.367    86.779 f  ball/BallY[15]_i_5/O
                         net (fo=55, routed)          1.492    88.272    ball/BallY_reg[15]_i_25_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124    88.396 r  ball/BallY[2]_i_3/O
                         net (fo=4, routed)           1.832    90.227    ball/BallY[15]_i_488_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    90.884 r  ball/BallY_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    90.884    ball/BallY_reg[15]_i_449_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.001 r  ball/BallY_reg[15]_i_367/CO[3]
                         net (fo=1, routed)           0.000    91.001    ball/BallY_reg[15]_i_367_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.118 r  ball/BallY_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    91.118    ball/BallY_reg[15]_i_238_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.235 r  ball/BallY_reg[15]_i_124/CO[3]
                         net (fo=32, routed)          1.367    92.602    player1/BallY_reg[15]_i_12_0[0]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124    92.726 r  player1/BallY[15]_i_122/O
                         net (fo=1, routed)           0.000    92.726    player1/BallY[15]_i_122_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.276 r  player1/BallY_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.276    player1/BallY_reg[15]_i_49_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.390 r  player1/BallY_reg[15]_i_12/CO[3]
                         net (fo=15, routed)          2.180    95.571    player1/ball/BallX_next313_in
    SLICE_X28Y40         LUT4 (Prop_lut4_I1_O)        0.124    95.695 r  player1/BallY[11]_i_2/O
                         net (fo=25, routed)          2.559    98.254    player1/BallY[11]_i_2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    98.378 f  player1/BallX[15]_i_6/O
                         net (fo=16, routed)          1.185    99.563    player2/BallX[1]_i_2
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    99.687 f  player2/BallX[7]_i_6/O
                         net (fo=1, routed)           0.661   100.348    player1/BallX_reg[7]_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124   100.472 f  player1/BallX[7]_i_2/O
                         net (fo=4, routed)           0.978   101.450    player1/BallX[7]_i_2_n_0
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124   101.574 r  player1/goal_cooldown[5]_i_28/O
                         net (fo=1, routed)           0.000   101.574    player1/goal_cooldown[5]_i_28_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.950 r  player1/goal_cooldown_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.950    player1/goal_cooldown_reg[5]_i_13_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.067 r  player1/goal_cooldown_reg[5]_i_3/CO[3]
                         net (fo=7, routed)           1.375   103.442    ball/Player1_Goal_reg[0]_0[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152   103.594 r  ball/Player2_Goal[6]_i_1/O
                         net (fo=8, routed)           2.338   105.932    ball/Player2_Goal[6]_i_1_n_0
    SLICE_X15Y9          FDCE                                         r  ball/Player2_Goal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1/PlayerX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball/Player2_Goal_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.932ns  (logic 31.740ns (29.963%)  route 74.192ns (70.037%))
  Logic Levels:           102  (CARRY4=57 FDCE=1 LUT1=3 LUT2=9 LUT3=5 LUT4=7 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE                         0.000     0.000 r  player1/PlayerX_reg[8]/C
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  player1/PlayerX_reg[8]/Q
                         net (fo=34, routed)          2.857     3.335    ball/Player1[Dist]0_0[8]
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.301     3.636 r  ball/Player1[Dist]0_i_12/O
                         net (fo=1, routed)           0.000     3.636    ball/Player1[Dist]0_i_12_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.168 r  ball/Player1[Dist]0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.168    ball/Player1[Dist]0_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.502 r  ball/Player1[Dist]0_i_1/O[1]
                         net (fo=7, routed)           1.226     5.728    A[13]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.303     6.031 r  BallX_motion[13]_i_242/O
                         net (fo=1, routed)           0.000     6.031    ball/BallX_motion[13]_i_391[1]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.674 f  ball/BallX_motion_reg[13]_i_180/O[3]
                         net (fo=2, routed)           1.100     7.775    ball/BallX_motion_reg[13]_i_180_n_4
    SLICE_X47Y28         LUT1 (Prop_lut1_I0_O)        0.307     8.082 r  ball/BallX_motion[13]_i_181/O
                         net (fo=1, routed)           0.000     8.082    ball/BallX_motion[13]_i_181_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  ball/BallX_motion_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     8.632    ball/BallX_motion_reg[13]_i_142_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.966 f  ball/BallX_motion_reg[13]_i_93/O[1]
                         net (fo=305, routed)         3.363    12.329    Player1[ShootAngle]4[19]
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.303    12.632 r  BallX_motion[13]_i_211/O
                         net (fo=1, routed)           0.000    12.632    ball/BallX_motion[13]_i_383[3]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.033 r  ball/BallX_motion_reg[13]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.033    ball/BallX_motion_reg[13]_i_171_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.304 f  ball/BallX_motion_reg[13]_i_139/CO[0]
                         net (fo=88, routed)          1.408    14.712    ball/BallX_motion_reg[13]_i_171_0[0]
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.373    15.085 r  ball/BallX_motion[13]_i_450/O
                         net (fo=6, routed)           1.004    16.089    ball/BallX_motion[13]_i_450_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.213 r  ball/BallX_motion[13]_i_608/O
                         net (fo=1, routed)           0.000    16.213    ball/BallX_motion[13]_i_608_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.614 r  ball/BallX_motion_reg[13]_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.614    ball/BallX_motion_reg[13]_i_536_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.728 r  ball/BallX_motion_reg[13]_i_395/CO[3]
                         net (fo=13, routed)          1.243    17.971    ball/BallX_motion_reg[13]_i_395_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    18.579 r  ball/BallX_motion_reg[13]_i_394/CO[2]
                         net (fo=5, routed)           0.597    19.176    ball_n_545
    SLICE_X50Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    19.970 r  BallX_motion_reg[13]_i_377/CO[2]
                         net (fo=3, routed)           0.738    20.708    BallX_motion_reg[13]_i_377_n_1
    SLICE_X47Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.486 f  BallX_motion_reg[13]_i_374/CO[2]
                         net (fo=34, routed)          1.347    22.833    ball/BallX_motion_reg[13]_i_590_0[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.339    23.172 r  ball/BallX_motion[13]_i_244/O
                         net (fo=2, routed)           0.640    23.813    ball/BallX_motion[13]_i_244_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.328    24.141 r  ball/BallX_motion[13]_i_248/O
                         net (fo=1, routed)           0.000    24.141    ball/BallX_motion[13]_i_248_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.542 r  ball/BallX_motion_reg[13]_i_184/CO[3]
                         net (fo=1, routed)           0.000    24.542    ball/BallX_motion_reg[13]_i_184_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  ball/BallX_motion_reg[13]_i_331/CO[3]
                         net (fo=1, routed)           0.000    24.656    ball/BallX_motion_reg[13]_i_331_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.878 r  ball/BallX_motion_reg[13]_i_590/O[0]
                         net (fo=2, routed)           1.327    26.205    ball_n_605
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.329    26.534 r  BallX_motion[13]_i_584/O
                         net (fo=2, routed)           0.825    27.358    BallX_motion[13]_i_584_n_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.327    27.685 r  BallX_motion[13]_i_588/O
                         net (fo=1, routed)           0.000    27.685    BallX_motion[13]_i_588_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.235 r  BallX_motion_reg[13]_i_477/CO[3]
                         net (fo=1, routed)           0.000    28.235    ball/BallX_motion_reg[13]_i_462[0]
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.457 r  ball/BallX_motion_reg[13]_i_348/O[0]
                         net (fo=3, routed)           1.468    29.926    ball_n_616
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    30.225 r  BallX_motion[13]_i_465/O
                         net (fo=1, routed)           0.000    30.225    BallX_motion[13]_i_465_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  BallX_motion_reg[13]_i_339/CO[3]
                         net (fo=1, routed)           0.000    30.775    BallX_motion_reg[13]_i_339_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  BallX_motion_reg[13]_i_215/CO[3]
                         net (fo=1, routed)           0.000    30.889    BallX_motion_reg[13]_i_215_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.223 r  BallX_motion_reg[13]_i_172/O[1]
                         net (fo=3, routed)           1.074    32.297    BallX_motion_reg[13]_i_172_n_6
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.303    32.600 r  BallX_motion[13]_i_237/O
                         net (fo=1, routed)           0.000    32.600    ball/BallX_motion_reg[13]_i_141_1[1]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  ball/BallX_motion_reg[13]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.150    ball/BallX_motion_reg[13]_i_175_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.307 f  ball/BallX_motion_reg[13]_i_141/CO[1]
                         net (fo=8, routed)           1.258    34.565    ball_n_626
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.329    34.894 r  BallX_motion[13]_i_95/O
                         net (fo=9, routed)           1.219    36.114    player1/BallX_motion_reg[13]_i_39_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124    36.238 r  player1/BallX_motion[13]_i_86/O
                         net (fo=2, routed)           0.521    36.759    player1/BallX_motion[13]_i_86_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.279 r  player1/BallX_motion_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    37.279    player1/BallX_motion_reg[13]_i_56_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.498 r  player1/BallX_motion_reg[13]_i_39/O[0]
                         net (fo=84, routed)          3.375    40.873    player1/ball/sel[4]
    SLICE_X50Y17         LUT6 (Prop_lut6_I1_O)        0.295    41.168 r  player1/BallY_motion[15]_i_557/O
                         net (fo=1, routed)           0.495    41.663    player1/BallY_motion[15]_i_557_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124    41.787 r  player1/BallY_motion[15]_i_498/O
                         net (fo=1, routed)           0.653    42.441    player1/BallY_motion[15]_i_498_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    42.565 r  player1/BallY_motion[15]_i_437/O
                         net (fo=6, routed)           1.361    43.925    player1/BallY_motion[15]_i_437_n_0
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    44.049 r  player1/BallY_motion[15]_i_439/O
                         net (fo=1, routed)           0.000    44.049    player1/BallY_motion[15]_i_439_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.447 r  player1/BallY_motion_reg[15]_i_336/CO[3]
                         net (fo=1, routed)           0.000    44.447    player1/BallY_motion_reg[15]_i_336_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.781 r  player1/BallY_motion_reg[15]_i_235/O[1]
                         net (fo=1, routed)           0.473    45.255    player1_n_148
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    46.090 r  BallY_motion_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    46.090    BallY_motion_reg[15]_i_133_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.424 f  BallY_motion_reg[15]_i_61/O[1]
                         net (fo=227, routed)         2.988    49.411    ball/BallY_motion_next3[10]
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.303    49.714 r  ball/BallY_motion[15]_i_252/O
                         net (fo=1, routed)           0.000    49.714    ball/BallY_motion[15]_i_252_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.112 f  ball/BallY_motion_reg[15]_i_144/CO[3]
                         net (fo=75, routed)          2.673    52.785    ball_n_400
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124    52.909 r  BallY_motion[15]_i_243/O
                         net (fo=30, routed)          2.287    55.196    BallY_motion[15]_i_243_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.320 r  BallY_motion[2]_i_221/O
                         net (fo=1, routed)           0.000    55.320    BallY_motion[2]_i_221_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.721 r  BallY_motion_reg[2]_i_89/CO[3]
                         net (fo=1, routed)           0.000    55.721    BallY_motion_reg[2]_i_89_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  BallY_motion_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.835    BallY_motion_reg[2]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.106 r  BallY_motion_reg[2]_i_46/CO[0]
                         net (fo=30, routed)          0.649    56.756    BallY_motion_reg[2]_i_46_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    57.597 r  BallY_motion_reg[15]_i_352/CO[2]
                         net (fo=5, routed)           0.806    58.403    BallY_motion_reg[15]_i_352_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    59.172 r  BallY_motion_reg[15]_i_249/CO[3]
                         net (fo=17, routed)          2.244    61.416    BallY_motion_reg[15]_i_249_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    61.568 r  BallY_motion[0]_i_260/O
                         net (fo=2, routed)           0.881    62.449    BallY_motion[0]_i_260_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.332    62.781 r  BallY_motion[0]_i_264/O
                         net (fo=1, routed)           0.000    62.781    BallY_motion[0]_i_264_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    63.328 f  BallY_motion_reg[0]_i_149/O[2]
                         net (fo=7, routed)           1.185    64.514    ball/BallY_motion_reg[0]_i_140_0[2]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.328    64.842 r  ball/BallY_motion[0]_i_142/O
                         net (fo=2, routed)           1.150    65.992    ball/BallY_motion[0]_i_142_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.332    66.324 r  ball/BallY_motion[0]_i_146/O
                         net (fo=1, routed)           0.000    66.324    ball/BallY_motion[0]_i_146_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.704 r  ball/BallY_motion_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    66.704    ball/BallY_motion_reg[0]_i_60_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.943 r  ball/BallY_motion_reg[0]_i_20/O[2]
                         net (fo=20, routed)          1.494    68.437    ball/BallY_motion[0]_i_65_0[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.301    68.738 r  ball/BallY_motion[0]_i_56/O
                         net (fo=1, routed)           0.000    68.738    ball/BallY_motion[0]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.139 r  ball/BallY_motion_reg[0]_i_18/CO[3]
                         net (fo=19, routed)          1.661    70.800    ball/BallY_motion[0]_i_59_0[0]
    SLICE_X41Y17         LUT5 (Prop_lut5_I1_O)        0.124    70.924 r  ball/BallY_motion[0]_i_10/O
                         net (fo=2, routed)           0.509    71.433    ball_n_125
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    72.028 r  BallY_motion_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.028    BallY_motion_reg[2]_i_9_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.145 r  BallY_motion_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.145    BallY_motion_reg[6]_i_9_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    72.384 f  BallY_motion_reg[15]_i_129/O[2]
                         net (fo=1, routed)           1.100    73.484    ball/BallY_motion_next1[10]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.301    73.785 r  ball/BallY_motion[11]_i_6/O
                         net (fo=1, routed)           0.966    74.751    ball/BallY_motion[11]_i_6_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    74.875 f  ball/BallY_motion[11]_i_4/O
                         net (fo=1, routed)           0.840    75.715    ball/BallY_motion[11]_i_4_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.124    75.839 r  ball/BallY_motion[11]_i_2/O
                         net (fo=2, routed)           1.406    77.246    ball/BallY_motion[11]_i_2_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.124    77.370 r  ball/BallY[10]_i_6/O
                         net (fo=1, routed)           0.000    77.370    ball/BallY[10]_i_6_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.771 r  ball/BallY_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    77.771    ball/BallY_reg[10]_i_3_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.105 r  ball/BallY_reg[15]_i_4/O[1]
                         net (fo=9, routed)           0.957    79.061    ball/O[1]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.303    79.364 r  ball/BallY[11]_i_23/O
                         net (fo=1, routed)           0.444    79.808    ball/BallY[11]_i_23_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124    79.932 r  ball/BallY[11]_i_12/O
                         net (fo=76, routed)          2.241    82.173    ball_n_292
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    82.297 r  BallY[15]_i_480/O
                         net (fo=1, routed)           0.000    82.297    BallY[15]_i_480_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.847 r  BallY_reg[15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    82.847    BallY_reg[15]_i_423_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.961 r  BallY_reg[15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.961    BallY_reg[15]_i_302_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.075 r  BallY_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    83.075    BallY_reg[15]_i_169_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.314 f  BallY_reg[15]_i_83/O[2]
                         net (fo=1, routed)           0.817    84.131    BallY_next3[15]
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.302    84.433 r  BallY[15]_i_165/O
                         net (fo=1, routed)           0.000    84.433    BallY[15]_i_165_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.809 r  BallY_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.809    BallY_reg[15]_i_81_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    85.063 r  BallY_reg[15]_i_21/CO[0]
                         net (fo=2, routed)           1.349    86.412    ball/BallY_reg[10]_5[0]
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.367    86.779 f  ball/BallY[15]_i_5/O
                         net (fo=55, routed)          1.492    88.272    ball/BallY_reg[15]_i_25_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124    88.396 r  ball/BallY[2]_i_3/O
                         net (fo=4, routed)           1.832    90.227    ball/BallY[15]_i_488_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    90.884 r  ball/BallY_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    90.884    ball/BallY_reg[15]_i_449_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.001 r  ball/BallY_reg[15]_i_367/CO[3]
                         net (fo=1, routed)           0.000    91.001    ball/BallY_reg[15]_i_367_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.118 r  ball/BallY_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    91.118    ball/BallY_reg[15]_i_238_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.235 r  ball/BallY_reg[15]_i_124/CO[3]
                         net (fo=32, routed)          1.367    92.602    player1/BallY_reg[15]_i_12_0[0]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124    92.726 r  player1/BallY[15]_i_122/O
                         net (fo=1, routed)           0.000    92.726    player1/BallY[15]_i_122_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.276 r  player1/BallY_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.276    player1/BallY_reg[15]_i_49_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.390 r  player1/BallY_reg[15]_i_12/CO[3]
                         net (fo=15, routed)          2.180    95.571    player1/ball/BallX_next313_in
    SLICE_X28Y40         LUT4 (Prop_lut4_I1_O)        0.124    95.695 r  player1/BallY[11]_i_2/O
                         net (fo=25, routed)          2.559    98.254    player1/BallY[11]_i_2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    98.378 f  player1/BallX[15]_i_6/O
                         net (fo=16, routed)          1.185    99.563    player2/BallX[1]_i_2
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    99.687 f  player2/BallX[7]_i_6/O
                         net (fo=1, routed)           0.661   100.348    player1/BallX_reg[7]_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124   100.472 f  player1/BallX[7]_i_2/O
                         net (fo=4, routed)           0.978   101.450    player1/BallX[7]_i_2_n_0
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124   101.574 r  player1/goal_cooldown[5]_i_28/O
                         net (fo=1, routed)           0.000   101.574    player1/goal_cooldown[5]_i_28_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.950 r  player1/goal_cooldown_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.950    player1/goal_cooldown_reg[5]_i_13_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.067 r  player1/goal_cooldown_reg[5]_i_3/CO[3]
                         net (fo=7, routed)           1.375   103.442    ball/Player1_Goal_reg[0]_0[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152   103.594 r  ball/Player2_Goal[6]_i_1/O
                         net (fo=8, routed)           2.338   105.932    ball/Player2_Goal[6]_i_1_n_0
    SLICE_X15Y9          FDCE                                         r  ball/Player2_Goal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1/PlayerX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball/Player2_Goal_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.743ns  (logic 31.740ns (30.016%)  route 74.003ns (69.984%))
  Logic Levels:           102  (CARRY4=57 FDCE=1 LUT1=3 LUT2=9 LUT3=5 LUT4=7 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE                         0.000     0.000 r  player1/PlayerX_reg[8]/C
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  player1/PlayerX_reg[8]/Q
                         net (fo=34, routed)          2.857     3.335    ball/Player1[Dist]0_0[8]
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.301     3.636 r  ball/Player1[Dist]0_i_12/O
                         net (fo=1, routed)           0.000     3.636    ball/Player1[Dist]0_i_12_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.168 r  ball/Player1[Dist]0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.168    ball/Player1[Dist]0_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.502 r  ball/Player1[Dist]0_i_1/O[1]
                         net (fo=7, routed)           1.226     5.728    A[13]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.303     6.031 r  BallX_motion[13]_i_242/O
                         net (fo=1, routed)           0.000     6.031    ball/BallX_motion[13]_i_391[1]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.674 f  ball/BallX_motion_reg[13]_i_180/O[3]
                         net (fo=2, routed)           1.100     7.775    ball/BallX_motion_reg[13]_i_180_n_4
    SLICE_X47Y28         LUT1 (Prop_lut1_I0_O)        0.307     8.082 r  ball/BallX_motion[13]_i_181/O
                         net (fo=1, routed)           0.000     8.082    ball/BallX_motion[13]_i_181_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  ball/BallX_motion_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     8.632    ball/BallX_motion_reg[13]_i_142_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.966 f  ball/BallX_motion_reg[13]_i_93/O[1]
                         net (fo=305, routed)         3.363    12.329    Player1[ShootAngle]4[19]
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.303    12.632 r  BallX_motion[13]_i_211/O
                         net (fo=1, routed)           0.000    12.632    ball/BallX_motion[13]_i_383[3]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.033 r  ball/BallX_motion_reg[13]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.033    ball/BallX_motion_reg[13]_i_171_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.304 f  ball/BallX_motion_reg[13]_i_139/CO[0]
                         net (fo=88, routed)          1.408    14.712    ball/BallX_motion_reg[13]_i_171_0[0]
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.373    15.085 r  ball/BallX_motion[13]_i_450/O
                         net (fo=6, routed)           1.004    16.089    ball/BallX_motion[13]_i_450_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.213 r  ball/BallX_motion[13]_i_608/O
                         net (fo=1, routed)           0.000    16.213    ball/BallX_motion[13]_i_608_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.614 r  ball/BallX_motion_reg[13]_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.614    ball/BallX_motion_reg[13]_i_536_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.728 r  ball/BallX_motion_reg[13]_i_395/CO[3]
                         net (fo=13, routed)          1.243    17.971    ball/BallX_motion_reg[13]_i_395_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    18.579 r  ball/BallX_motion_reg[13]_i_394/CO[2]
                         net (fo=5, routed)           0.597    19.176    ball_n_545
    SLICE_X50Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    19.970 r  BallX_motion_reg[13]_i_377/CO[2]
                         net (fo=3, routed)           0.738    20.708    BallX_motion_reg[13]_i_377_n_1
    SLICE_X47Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.486 f  BallX_motion_reg[13]_i_374/CO[2]
                         net (fo=34, routed)          1.347    22.833    ball/BallX_motion_reg[13]_i_590_0[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.339    23.172 r  ball/BallX_motion[13]_i_244/O
                         net (fo=2, routed)           0.640    23.813    ball/BallX_motion[13]_i_244_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.328    24.141 r  ball/BallX_motion[13]_i_248/O
                         net (fo=1, routed)           0.000    24.141    ball/BallX_motion[13]_i_248_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.542 r  ball/BallX_motion_reg[13]_i_184/CO[3]
                         net (fo=1, routed)           0.000    24.542    ball/BallX_motion_reg[13]_i_184_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  ball/BallX_motion_reg[13]_i_331/CO[3]
                         net (fo=1, routed)           0.000    24.656    ball/BallX_motion_reg[13]_i_331_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.878 r  ball/BallX_motion_reg[13]_i_590/O[0]
                         net (fo=2, routed)           1.327    26.205    ball_n_605
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.329    26.534 r  BallX_motion[13]_i_584/O
                         net (fo=2, routed)           0.825    27.358    BallX_motion[13]_i_584_n_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.327    27.685 r  BallX_motion[13]_i_588/O
                         net (fo=1, routed)           0.000    27.685    BallX_motion[13]_i_588_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.235 r  BallX_motion_reg[13]_i_477/CO[3]
                         net (fo=1, routed)           0.000    28.235    ball/BallX_motion_reg[13]_i_462[0]
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.457 r  ball/BallX_motion_reg[13]_i_348/O[0]
                         net (fo=3, routed)           1.468    29.926    ball_n_616
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    30.225 r  BallX_motion[13]_i_465/O
                         net (fo=1, routed)           0.000    30.225    BallX_motion[13]_i_465_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  BallX_motion_reg[13]_i_339/CO[3]
                         net (fo=1, routed)           0.000    30.775    BallX_motion_reg[13]_i_339_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  BallX_motion_reg[13]_i_215/CO[3]
                         net (fo=1, routed)           0.000    30.889    BallX_motion_reg[13]_i_215_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.223 r  BallX_motion_reg[13]_i_172/O[1]
                         net (fo=3, routed)           1.074    32.297    BallX_motion_reg[13]_i_172_n_6
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.303    32.600 r  BallX_motion[13]_i_237/O
                         net (fo=1, routed)           0.000    32.600    ball/BallX_motion_reg[13]_i_141_1[1]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  ball/BallX_motion_reg[13]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.150    ball/BallX_motion_reg[13]_i_175_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.307 f  ball/BallX_motion_reg[13]_i_141/CO[1]
                         net (fo=8, routed)           1.258    34.565    ball_n_626
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.329    34.894 r  BallX_motion[13]_i_95/O
                         net (fo=9, routed)           1.219    36.114    player1/BallX_motion_reg[13]_i_39_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124    36.238 r  player1/BallX_motion[13]_i_86/O
                         net (fo=2, routed)           0.521    36.759    player1/BallX_motion[13]_i_86_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.279 r  player1/BallX_motion_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    37.279    player1/BallX_motion_reg[13]_i_56_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.498 r  player1/BallX_motion_reg[13]_i_39/O[0]
                         net (fo=84, routed)          3.375    40.873    player1/ball/sel[4]
    SLICE_X50Y17         LUT6 (Prop_lut6_I1_O)        0.295    41.168 r  player1/BallY_motion[15]_i_557/O
                         net (fo=1, routed)           0.495    41.663    player1/BallY_motion[15]_i_557_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124    41.787 r  player1/BallY_motion[15]_i_498/O
                         net (fo=1, routed)           0.653    42.441    player1/BallY_motion[15]_i_498_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    42.565 r  player1/BallY_motion[15]_i_437/O
                         net (fo=6, routed)           1.361    43.925    player1/BallY_motion[15]_i_437_n_0
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    44.049 r  player1/BallY_motion[15]_i_439/O
                         net (fo=1, routed)           0.000    44.049    player1/BallY_motion[15]_i_439_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.447 r  player1/BallY_motion_reg[15]_i_336/CO[3]
                         net (fo=1, routed)           0.000    44.447    player1/BallY_motion_reg[15]_i_336_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.781 r  player1/BallY_motion_reg[15]_i_235/O[1]
                         net (fo=1, routed)           0.473    45.255    player1_n_148
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    46.090 r  BallY_motion_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    46.090    BallY_motion_reg[15]_i_133_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.424 f  BallY_motion_reg[15]_i_61/O[1]
                         net (fo=227, routed)         2.988    49.411    ball/BallY_motion_next3[10]
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.303    49.714 r  ball/BallY_motion[15]_i_252/O
                         net (fo=1, routed)           0.000    49.714    ball/BallY_motion[15]_i_252_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.112 f  ball/BallY_motion_reg[15]_i_144/CO[3]
                         net (fo=75, routed)          2.673    52.785    ball_n_400
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124    52.909 r  BallY_motion[15]_i_243/O
                         net (fo=30, routed)          2.287    55.196    BallY_motion[15]_i_243_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.320 r  BallY_motion[2]_i_221/O
                         net (fo=1, routed)           0.000    55.320    BallY_motion[2]_i_221_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.721 r  BallY_motion_reg[2]_i_89/CO[3]
                         net (fo=1, routed)           0.000    55.721    BallY_motion_reg[2]_i_89_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  BallY_motion_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.835    BallY_motion_reg[2]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.106 r  BallY_motion_reg[2]_i_46/CO[0]
                         net (fo=30, routed)          0.649    56.756    BallY_motion_reg[2]_i_46_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    57.597 r  BallY_motion_reg[15]_i_352/CO[2]
                         net (fo=5, routed)           0.806    58.403    BallY_motion_reg[15]_i_352_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    59.172 r  BallY_motion_reg[15]_i_249/CO[3]
                         net (fo=17, routed)          2.244    61.416    BallY_motion_reg[15]_i_249_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    61.568 r  BallY_motion[0]_i_260/O
                         net (fo=2, routed)           0.881    62.449    BallY_motion[0]_i_260_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.332    62.781 r  BallY_motion[0]_i_264/O
                         net (fo=1, routed)           0.000    62.781    BallY_motion[0]_i_264_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    63.328 f  BallY_motion_reg[0]_i_149/O[2]
                         net (fo=7, routed)           1.185    64.514    ball/BallY_motion_reg[0]_i_140_0[2]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.328    64.842 r  ball/BallY_motion[0]_i_142/O
                         net (fo=2, routed)           1.150    65.992    ball/BallY_motion[0]_i_142_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.332    66.324 r  ball/BallY_motion[0]_i_146/O
                         net (fo=1, routed)           0.000    66.324    ball/BallY_motion[0]_i_146_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.704 r  ball/BallY_motion_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    66.704    ball/BallY_motion_reg[0]_i_60_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.943 r  ball/BallY_motion_reg[0]_i_20/O[2]
                         net (fo=20, routed)          1.494    68.437    ball/BallY_motion[0]_i_65_0[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.301    68.738 r  ball/BallY_motion[0]_i_56/O
                         net (fo=1, routed)           0.000    68.738    ball/BallY_motion[0]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.139 r  ball/BallY_motion_reg[0]_i_18/CO[3]
                         net (fo=19, routed)          1.661    70.800    ball/BallY_motion[0]_i_59_0[0]
    SLICE_X41Y17         LUT5 (Prop_lut5_I1_O)        0.124    70.924 r  ball/BallY_motion[0]_i_10/O
                         net (fo=2, routed)           0.509    71.433    ball_n_125
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    72.028 r  BallY_motion_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.028    BallY_motion_reg[2]_i_9_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.145 r  BallY_motion_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.145    BallY_motion_reg[6]_i_9_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    72.384 f  BallY_motion_reg[15]_i_129/O[2]
                         net (fo=1, routed)           1.100    73.484    ball/BallY_motion_next1[10]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.301    73.785 r  ball/BallY_motion[11]_i_6/O
                         net (fo=1, routed)           0.966    74.751    ball/BallY_motion[11]_i_6_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    74.875 f  ball/BallY_motion[11]_i_4/O
                         net (fo=1, routed)           0.840    75.715    ball/BallY_motion[11]_i_4_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.124    75.839 r  ball/BallY_motion[11]_i_2/O
                         net (fo=2, routed)           1.406    77.246    ball/BallY_motion[11]_i_2_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.124    77.370 r  ball/BallY[10]_i_6/O
                         net (fo=1, routed)           0.000    77.370    ball/BallY[10]_i_6_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.771 r  ball/BallY_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    77.771    ball/BallY_reg[10]_i_3_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.105 r  ball/BallY_reg[15]_i_4/O[1]
                         net (fo=9, routed)           0.957    79.061    ball/O[1]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.303    79.364 r  ball/BallY[11]_i_23/O
                         net (fo=1, routed)           0.444    79.808    ball/BallY[11]_i_23_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124    79.932 r  ball/BallY[11]_i_12/O
                         net (fo=76, routed)          2.241    82.173    ball_n_292
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    82.297 r  BallY[15]_i_480/O
                         net (fo=1, routed)           0.000    82.297    BallY[15]_i_480_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.847 r  BallY_reg[15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    82.847    BallY_reg[15]_i_423_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.961 r  BallY_reg[15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.961    BallY_reg[15]_i_302_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.075 r  BallY_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    83.075    BallY_reg[15]_i_169_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.314 f  BallY_reg[15]_i_83/O[2]
                         net (fo=1, routed)           0.817    84.131    BallY_next3[15]
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.302    84.433 r  BallY[15]_i_165/O
                         net (fo=1, routed)           0.000    84.433    BallY[15]_i_165_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.809 r  BallY_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.809    BallY_reg[15]_i_81_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    85.063 r  BallY_reg[15]_i_21/CO[0]
                         net (fo=2, routed)           1.349    86.412    ball/BallY_reg[10]_5[0]
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.367    86.779 f  ball/BallY[15]_i_5/O
                         net (fo=55, routed)          1.492    88.272    ball/BallY_reg[15]_i_25_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124    88.396 r  ball/BallY[2]_i_3/O
                         net (fo=4, routed)           1.832    90.227    ball/BallY[15]_i_488_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    90.884 r  ball/BallY_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    90.884    ball/BallY_reg[15]_i_449_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.001 r  ball/BallY_reg[15]_i_367/CO[3]
                         net (fo=1, routed)           0.000    91.001    ball/BallY_reg[15]_i_367_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.118 r  ball/BallY_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    91.118    ball/BallY_reg[15]_i_238_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.235 r  ball/BallY_reg[15]_i_124/CO[3]
                         net (fo=32, routed)          1.367    92.602    player1/BallY_reg[15]_i_12_0[0]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124    92.726 r  player1/BallY[15]_i_122/O
                         net (fo=1, routed)           0.000    92.726    player1/BallY[15]_i_122_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.276 r  player1/BallY_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.276    player1/BallY_reg[15]_i_49_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.390 r  player1/BallY_reg[15]_i_12/CO[3]
                         net (fo=15, routed)          2.180    95.571    player1/ball/BallX_next313_in
    SLICE_X28Y40         LUT4 (Prop_lut4_I1_O)        0.124    95.695 r  player1/BallY[11]_i_2/O
                         net (fo=25, routed)          2.559    98.254    player1/BallY[11]_i_2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    98.378 f  player1/BallX[15]_i_6/O
                         net (fo=16, routed)          1.185    99.563    player2/BallX[1]_i_2
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    99.687 f  player2/BallX[7]_i_6/O
                         net (fo=1, routed)           0.661   100.348    player1/BallX_reg[7]_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124   100.472 f  player1/BallX[7]_i_2/O
                         net (fo=4, routed)           0.978   101.450    player1/BallX[7]_i_2_n_0
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124   101.574 r  player1/goal_cooldown[5]_i_28/O
                         net (fo=1, routed)           0.000   101.574    player1/goal_cooldown[5]_i_28_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.950 r  player1/goal_cooldown_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.950    player1/goal_cooldown_reg[5]_i_13_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.067 r  player1/goal_cooldown_reg[5]_i_3/CO[3]
                         net (fo=7, routed)           1.375   103.442    ball/Player1_Goal_reg[0]_0[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152   103.594 r  ball/Player2_Goal[6]_i_1/O
                         net (fo=8, routed)           2.149   105.743    ball/Player2_Goal[6]_i_1_n_0
    SLICE_X14Y9          FDCE                                         r  ball/Player2_Goal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1/PlayerX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball/Player2_Goal_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.743ns  (logic 31.740ns (30.016%)  route 74.003ns (69.984%))
  Logic Levels:           102  (CARRY4=57 FDCE=1 LUT1=3 LUT2=9 LUT3=5 LUT4=7 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE                         0.000     0.000 r  player1/PlayerX_reg[8]/C
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  player1/PlayerX_reg[8]/Q
                         net (fo=34, routed)          2.857     3.335    ball/Player1[Dist]0_0[8]
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.301     3.636 r  ball/Player1[Dist]0_i_12/O
                         net (fo=1, routed)           0.000     3.636    ball/Player1[Dist]0_i_12_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.168 r  ball/Player1[Dist]0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.168    ball/Player1[Dist]0_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.502 r  ball/Player1[Dist]0_i_1/O[1]
                         net (fo=7, routed)           1.226     5.728    A[13]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.303     6.031 r  BallX_motion[13]_i_242/O
                         net (fo=1, routed)           0.000     6.031    ball/BallX_motion[13]_i_391[1]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.674 f  ball/BallX_motion_reg[13]_i_180/O[3]
                         net (fo=2, routed)           1.100     7.775    ball/BallX_motion_reg[13]_i_180_n_4
    SLICE_X47Y28         LUT1 (Prop_lut1_I0_O)        0.307     8.082 r  ball/BallX_motion[13]_i_181/O
                         net (fo=1, routed)           0.000     8.082    ball/BallX_motion[13]_i_181_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  ball/BallX_motion_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     8.632    ball/BallX_motion_reg[13]_i_142_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.966 f  ball/BallX_motion_reg[13]_i_93/O[1]
                         net (fo=305, routed)         3.363    12.329    Player1[ShootAngle]4[19]
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.303    12.632 r  BallX_motion[13]_i_211/O
                         net (fo=1, routed)           0.000    12.632    ball/BallX_motion[13]_i_383[3]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.033 r  ball/BallX_motion_reg[13]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.033    ball/BallX_motion_reg[13]_i_171_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.304 f  ball/BallX_motion_reg[13]_i_139/CO[0]
                         net (fo=88, routed)          1.408    14.712    ball/BallX_motion_reg[13]_i_171_0[0]
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.373    15.085 r  ball/BallX_motion[13]_i_450/O
                         net (fo=6, routed)           1.004    16.089    ball/BallX_motion[13]_i_450_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.213 r  ball/BallX_motion[13]_i_608/O
                         net (fo=1, routed)           0.000    16.213    ball/BallX_motion[13]_i_608_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.614 r  ball/BallX_motion_reg[13]_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.614    ball/BallX_motion_reg[13]_i_536_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.728 r  ball/BallX_motion_reg[13]_i_395/CO[3]
                         net (fo=13, routed)          1.243    17.971    ball/BallX_motion_reg[13]_i_395_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    18.579 r  ball/BallX_motion_reg[13]_i_394/CO[2]
                         net (fo=5, routed)           0.597    19.176    ball_n_545
    SLICE_X50Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    19.970 r  BallX_motion_reg[13]_i_377/CO[2]
                         net (fo=3, routed)           0.738    20.708    BallX_motion_reg[13]_i_377_n_1
    SLICE_X47Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.486 f  BallX_motion_reg[13]_i_374/CO[2]
                         net (fo=34, routed)          1.347    22.833    ball/BallX_motion_reg[13]_i_590_0[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.339    23.172 r  ball/BallX_motion[13]_i_244/O
                         net (fo=2, routed)           0.640    23.813    ball/BallX_motion[13]_i_244_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.328    24.141 r  ball/BallX_motion[13]_i_248/O
                         net (fo=1, routed)           0.000    24.141    ball/BallX_motion[13]_i_248_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.542 r  ball/BallX_motion_reg[13]_i_184/CO[3]
                         net (fo=1, routed)           0.000    24.542    ball/BallX_motion_reg[13]_i_184_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  ball/BallX_motion_reg[13]_i_331/CO[3]
                         net (fo=1, routed)           0.000    24.656    ball/BallX_motion_reg[13]_i_331_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.878 r  ball/BallX_motion_reg[13]_i_590/O[0]
                         net (fo=2, routed)           1.327    26.205    ball_n_605
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.329    26.534 r  BallX_motion[13]_i_584/O
                         net (fo=2, routed)           0.825    27.358    BallX_motion[13]_i_584_n_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.327    27.685 r  BallX_motion[13]_i_588/O
                         net (fo=1, routed)           0.000    27.685    BallX_motion[13]_i_588_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.235 r  BallX_motion_reg[13]_i_477/CO[3]
                         net (fo=1, routed)           0.000    28.235    ball/BallX_motion_reg[13]_i_462[0]
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.457 r  ball/BallX_motion_reg[13]_i_348/O[0]
                         net (fo=3, routed)           1.468    29.926    ball_n_616
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    30.225 r  BallX_motion[13]_i_465/O
                         net (fo=1, routed)           0.000    30.225    BallX_motion[13]_i_465_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  BallX_motion_reg[13]_i_339/CO[3]
                         net (fo=1, routed)           0.000    30.775    BallX_motion_reg[13]_i_339_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  BallX_motion_reg[13]_i_215/CO[3]
                         net (fo=1, routed)           0.000    30.889    BallX_motion_reg[13]_i_215_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.223 r  BallX_motion_reg[13]_i_172/O[1]
                         net (fo=3, routed)           1.074    32.297    BallX_motion_reg[13]_i_172_n_6
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.303    32.600 r  BallX_motion[13]_i_237/O
                         net (fo=1, routed)           0.000    32.600    ball/BallX_motion_reg[13]_i_141_1[1]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  ball/BallX_motion_reg[13]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.150    ball/BallX_motion_reg[13]_i_175_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.307 f  ball/BallX_motion_reg[13]_i_141/CO[1]
                         net (fo=8, routed)           1.258    34.565    ball_n_626
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.329    34.894 r  BallX_motion[13]_i_95/O
                         net (fo=9, routed)           1.219    36.114    player1/BallX_motion_reg[13]_i_39_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124    36.238 r  player1/BallX_motion[13]_i_86/O
                         net (fo=2, routed)           0.521    36.759    player1/BallX_motion[13]_i_86_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.279 r  player1/BallX_motion_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    37.279    player1/BallX_motion_reg[13]_i_56_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.498 r  player1/BallX_motion_reg[13]_i_39/O[0]
                         net (fo=84, routed)          3.375    40.873    player1/ball/sel[4]
    SLICE_X50Y17         LUT6 (Prop_lut6_I1_O)        0.295    41.168 r  player1/BallY_motion[15]_i_557/O
                         net (fo=1, routed)           0.495    41.663    player1/BallY_motion[15]_i_557_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124    41.787 r  player1/BallY_motion[15]_i_498/O
                         net (fo=1, routed)           0.653    42.441    player1/BallY_motion[15]_i_498_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    42.565 r  player1/BallY_motion[15]_i_437/O
                         net (fo=6, routed)           1.361    43.925    player1/BallY_motion[15]_i_437_n_0
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    44.049 r  player1/BallY_motion[15]_i_439/O
                         net (fo=1, routed)           0.000    44.049    player1/BallY_motion[15]_i_439_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.447 r  player1/BallY_motion_reg[15]_i_336/CO[3]
                         net (fo=1, routed)           0.000    44.447    player1/BallY_motion_reg[15]_i_336_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.781 r  player1/BallY_motion_reg[15]_i_235/O[1]
                         net (fo=1, routed)           0.473    45.255    player1_n_148
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    46.090 r  BallY_motion_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    46.090    BallY_motion_reg[15]_i_133_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.424 f  BallY_motion_reg[15]_i_61/O[1]
                         net (fo=227, routed)         2.988    49.411    ball/BallY_motion_next3[10]
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.303    49.714 r  ball/BallY_motion[15]_i_252/O
                         net (fo=1, routed)           0.000    49.714    ball/BallY_motion[15]_i_252_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.112 f  ball/BallY_motion_reg[15]_i_144/CO[3]
                         net (fo=75, routed)          2.673    52.785    ball_n_400
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124    52.909 r  BallY_motion[15]_i_243/O
                         net (fo=30, routed)          2.287    55.196    BallY_motion[15]_i_243_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.320 r  BallY_motion[2]_i_221/O
                         net (fo=1, routed)           0.000    55.320    BallY_motion[2]_i_221_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.721 r  BallY_motion_reg[2]_i_89/CO[3]
                         net (fo=1, routed)           0.000    55.721    BallY_motion_reg[2]_i_89_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  BallY_motion_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.835    BallY_motion_reg[2]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.106 r  BallY_motion_reg[2]_i_46/CO[0]
                         net (fo=30, routed)          0.649    56.756    BallY_motion_reg[2]_i_46_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    57.597 r  BallY_motion_reg[15]_i_352/CO[2]
                         net (fo=5, routed)           0.806    58.403    BallY_motion_reg[15]_i_352_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    59.172 r  BallY_motion_reg[15]_i_249/CO[3]
                         net (fo=17, routed)          2.244    61.416    BallY_motion_reg[15]_i_249_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    61.568 r  BallY_motion[0]_i_260/O
                         net (fo=2, routed)           0.881    62.449    BallY_motion[0]_i_260_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.332    62.781 r  BallY_motion[0]_i_264/O
                         net (fo=1, routed)           0.000    62.781    BallY_motion[0]_i_264_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    63.328 f  BallY_motion_reg[0]_i_149/O[2]
                         net (fo=7, routed)           1.185    64.514    ball/BallY_motion_reg[0]_i_140_0[2]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.328    64.842 r  ball/BallY_motion[0]_i_142/O
                         net (fo=2, routed)           1.150    65.992    ball/BallY_motion[0]_i_142_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.332    66.324 r  ball/BallY_motion[0]_i_146/O
                         net (fo=1, routed)           0.000    66.324    ball/BallY_motion[0]_i_146_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.704 r  ball/BallY_motion_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    66.704    ball/BallY_motion_reg[0]_i_60_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.943 r  ball/BallY_motion_reg[0]_i_20/O[2]
                         net (fo=20, routed)          1.494    68.437    ball/BallY_motion[0]_i_65_0[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.301    68.738 r  ball/BallY_motion[0]_i_56/O
                         net (fo=1, routed)           0.000    68.738    ball/BallY_motion[0]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.139 r  ball/BallY_motion_reg[0]_i_18/CO[3]
                         net (fo=19, routed)          1.661    70.800    ball/BallY_motion[0]_i_59_0[0]
    SLICE_X41Y17         LUT5 (Prop_lut5_I1_O)        0.124    70.924 r  ball/BallY_motion[0]_i_10/O
                         net (fo=2, routed)           0.509    71.433    ball_n_125
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    72.028 r  BallY_motion_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.028    BallY_motion_reg[2]_i_9_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.145 r  BallY_motion_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.145    BallY_motion_reg[6]_i_9_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    72.384 f  BallY_motion_reg[15]_i_129/O[2]
                         net (fo=1, routed)           1.100    73.484    ball/BallY_motion_next1[10]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.301    73.785 r  ball/BallY_motion[11]_i_6/O
                         net (fo=1, routed)           0.966    74.751    ball/BallY_motion[11]_i_6_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    74.875 f  ball/BallY_motion[11]_i_4/O
                         net (fo=1, routed)           0.840    75.715    ball/BallY_motion[11]_i_4_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.124    75.839 r  ball/BallY_motion[11]_i_2/O
                         net (fo=2, routed)           1.406    77.246    ball/BallY_motion[11]_i_2_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.124    77.370 r  ball/BallY[10]_i_6/O
                         net (fo=1, routed)           0.000    77.370    ball/BallY[10]_i_6_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.771 r  ball/BallY_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    77.771    ball/BallY_reg[10]_i_3_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.105 r  ball/BallY_reg[15]_i_4/O[1]
                         net (fo=9, routed)           0.957    79.061    ball/O[1]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.303    79.364 r  ball/BallY[11]_i_23/O
                         net (fo=1, routed)           0.444    79.808    ball/BallY[11]_i_23_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124    79.932 r  ball/BallY[11]_i_12/O
                         net (fo=76, routed)          2.241    82.173    ball_n_292
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    82.297 r  BallY[15]_i_480/O
                         net (fo=1, routed)           0.000    82.297    BallY[15]_i_480_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.847 r  BallY_reg[15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    82.847    BallY_reg[15]_i_423_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.961 r  BallY_reg[15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.961    BallY_reg[15]_i_302_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.075 r  BallY_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    83.075    BallY_reg[15]_i_169_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.314 f  BallY_reg[15]_i_83/O[2]
                         net (fo=1, routed)           0.817    84.131    BallY_next3[15]
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.302    84.433 r  BallY[15]_i_165/O
                         net (fo=1, routed)           0.000    84.433    BallY[15]_i_165_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.809 r  BallY_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.809    BallY_reg[15]_i_81_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    85.063 r  BallY_reg[15]_i_21/CO[0]
                         net (fo=2, routed)           1.349    86.412    ball/BallY_reg[10]_5[0]
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.367    86.779 f  ball/BallY[15]_i_5/O
                         net (fo=55, routed)          1.492    88.272    ball/BallY_reg[15]_i_25_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124    88.396 r  ball/BallY[2]_i_3/O
                         net (fo=4, routed)           1.832    90.227    ball/BallY[15]_i_488_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    90.884 r  ball/BallY_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    90.884    ball/BallY_reg[15]_i_449_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.001 r  ball/BallY_reg[15]_i_367/CO[3]
                         net (fo=1, routed)           0.000    91.001    ball/BallY_reg[15]_i_367_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.118 r  ball/BallY_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    91.118    ball/BallY_reg[15]_i_238_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.235 r  ball/BallY_reg[15]_i_124/CO[3]
                         net (fo=32, routed)          1.367    92.602    player1/BallY_reg[15]_i_12_0[0]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124    92.726 r  player1/BallY[15]_i_122/O
                         net (fo=1, routed)           0.000    92.726    player1/BallY[15]_i_122_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.276 r  player1/BallY_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.276    player1/BallY_reg[15]_i_49_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.390 r  player1/BallY_reg[15]_i_12/CO[3]
                         net (fo=15, routed)          2.180    95.571    player1/ball/BallX_next313_in
    SLICE_X28Y40         LUT4 (Prop_lut4_I1_O)        0.124    95.695 r  player1/BallY[11]_i_2/O
                         net (fo=25, routed)          2.559    98.254    player1/BallY[11]_i_2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    98.378 f  player1/BallX[15]_i_6/O
                         net (fo=16, routed)          1.185    99.563    player2/BallX[1]_i_2
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    99.687 f  player2/BallX[7]_i_6/O
                         net (fo=1, routed)           0.661   100.348    player1/BallX_reg[7]_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124   100.472 f  player1/BallX[7]_i_2/O
                         net (fo=4, routed)           0.978   101.450    player1/BallX[7]_i_2_n_0
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124   101.574 r  player1/goal_cooldown[5]_i_28/O
                         net (fo=1, routed)           0.000   101.574    player1/goal_cooldown[5]_i_28_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.950 r  player1/goal_cooldown_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.950    player1/goal_cooldown_reg[5]_i_13_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.067 r  player1/goal_cooldown_reg[5]_i_3/CO[3]
                         net (fo=7, routed)           1.375   103.442    ball/Player1_Goal_reg[0]_0[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152   103.594 r  ball/Player2_Goal[6]_i_1/O
                         net (fo=8, routed)           2.149   105.743    ball/Player2_Goal[6]_i_1_n_0
    SLICE_X14Y9          FDCE                                         r  ball/Player2_Goal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1/PlayerX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball/Player2_Goal_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.743ns  (logic 31.740ns (30.016%)  route 74.003ns (69.984%))
  Logic Levels:           102  (CARRY4=57 FDCE=1 LUT1=3 LUT2=9 LUT3=5 LUT4=7 LUT5=6 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE                         0.000     0.000 r  player1/PlayerX_reg[8]/C
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  player1/PlayerX_reg[8]/Q
                         net (fo=34, routed)          2.857     3.335    ball/Player1[Dist]0_0[8]
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.301     3.636 r  ball/Player1[Dist]0_i_12/O
                         net (fo=1, routed)           0.000     3.636    ball/Player1[Dist]0_i_12_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.168 r  ball/Player1[Dist]0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.168    ball/Player1[Dist]0_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.502 r  ball/Player1[Dist]0_i_1/O[1]
                         net (fo=7, routed)           1.226     5.728    A[13]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.303     6.031 r  BallX_motion[13]_i_242/O
                         net (fo=1, routed)           0.000     6.031    ball/BallX_motion[13]_i_391[1]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.674 f  ball/BallX_motion_reg[13]_i_180/O[3]
                         net (fo=2, routed)           1.100     7.775    ball/BallX_motion_reg[13]_i_180_n_4
    SLICE_X47Y28         LUT1 (Prop_lut1_I0_O)        0.307     8.082 r  ball/BallX_motion[13]_i_181/O
                         net (fo=1, routed)           0.000     8.082    ball/BallX_motion[13]_i_181_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  ball/BallX_motion_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     8.632    ball/BallX_motion_reg[13]_i_142_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.966 f  ball/BallX_motion_reg[13]_i_93/O[1]
                         net (fo=305, routed)         3.363    12.329    Player1[ShootAngle]4[19]
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.303    12.632 r  BallX_motion[13]_i_211/O
                         net (fo=1, routed)           0.000    12.632    ball/BallX_motion[13]_i_383[3]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.033 r  ball/BallX_motion_reg[13]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.033    ball/BallX_motion_reg[13]_i_171_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.304 f  ball/BallX_motion_reg[13]_i_139/CO[0]
                         net (fo=88, routed)          1.408    14.712    ball/BallX_motion_reg[13]_i_171_0[0]
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.373    15.085 r  ball/BallX_motion[13]_i_450/O
                         net (fo=6, routed)           1.004    16.089    ball/BallX_motion[13]_i_450_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.213 r  ball/BallX_motion[13]_i_608/O
                         net (fo=1, routed)           0.000    16.213    ball/BallX_motion[13]_i_608_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.614 r  ball/BallX_motion_reg[13]_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.614    ball/BallX_motion_reg[13]_i_536_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.728 r  ball/BallX_motion_reg[13]_i_395/CO[3]
                         net (fo=13, routed)          1.243    17.971    ball/BallX_motion_reg[13]_i_395_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    18.579 r  ball/BallX_motion_reg[13]_i_394/CO[2]
                         net (fo=5, routed)           0.597    19.176    ball_n_545
    SLICE_X50Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    19.970 r  BallX_motion_reg[13]_i_377/CO[2]
                         net (fo=3, routed)           0.738    20.708    BallX_motion_reg[13]_i_377_n_1
    SLICE_X47Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.486 f  BallX_motion_reg[13]_i_374/CO[2]
                         net (fo=34, routed)          1.347    22.833    ball/BallX_motion_reg[13]_i_590_0[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.339    23.172 r  ball/BallX_motion[13]_i_244/O
                         net (fo=2, routed)           0.640    23.813    ball/BallX_motion[13]_i_244_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.328    24.141 r  ball/BallX_motion[13]_i_248/O
                         net (fo=1, routed)           0.000    24.141    ball/BallX_motion[13]_i_248_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.542 r  ball/BallX_motion_reg[13]_i_184/CO[3]
                         net (fo=1, routed)           0.000    24.542    ball/BallX_motion_reg[13]_i_184_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  ball/BallX_motion_reg[13]_i_331/CO[3]
                         net (fo=1, routed)           0.000    24.656    ball/BallX_motion_reg[13]_i_331_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.878 r  ball/BallX_motion_reg[13]_i_590/O[0]
                         net (fo=2, routed)           1.327    26.205    ball_n_605
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.329    26.534 r  BallX_motion[13]_i_584/O
                         net (fo=2, routed)           0.825    27.358    BallX_motion[13]_i_584_n_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.327    27.685 r  BallX_motion[13]_i_588/O
                         net (fo=1, routed)           0.000    27.685    BallX_motion[13]_i_588_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.235 r  BallX_motion_reg[13]_i_477/CO[3]
                         net (fo=1, routed)           0.000    28.235    ball/BallX_motion_reg[13]_i_462[0]
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.457 r  ball/BallX_motion_reg[13]_i_348/O[0]
                         net (fo=3, routed)           1.468    29.926    ball_n_616
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    30.225 r  BallX_motion[13]_i_465/O
                         net (fo=1, routed)           0.000    30.225    BallX_motion[13]_i_465_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  BallX_motion_reg[13]_i_339/CO[3]
                         net (fo=1, routed)           0.000    30.775    BallX_motion_reg[13]_i_339_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  BallX_motion_reg[13]_i_215/CO[3]
                         net (fo=1, routed)           0.000    30.889    BallX_motion_reg[13]_i_215_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.223 r  BallX_motion_reg[13]_i_172/O[1]
                         net (fo=3, routed)           1.074    32.297    BallX_motion_reg[13]_i_172_n_6
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.303    32.600 r  BallX_motion[13]_i_237/O
                         net (fo=1, routed)           0.000    32.600    ball/BallX_motion_reg[13]_i_141_1[1]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  ball/BallX_motion_reg[13]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.150    ball/BallX_motion_reg[13]_i_175_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.307 f  ball/BallX_motion_reg[13]_i_141/CO[1]
                         net (fo=8, routed)           1.258    34.565    ball_n_626
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.329    34.894 r  BallX_motion[13]_i_95/O
                         net (fo=9, routed)           1.219    36.114    player1/BallX_motion_reg[13]_i_39_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124    36.238 r  player1/BallX_motion[13]_i_86/O
                         net (fo=2, routed)           0.521    36.759    player1/BallX_motion[13]_i_86_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.279 r  player1/BallX_motion_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    37.279    player1/BallX_motion_reg[13]_i_56_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.498 r  player1/BallX_motion_reg[13]_i_39/O[0]
                         net (fo=84, routed)          3.375    40.873    player1/ball/sel[4]
    SLICE_X50Y17         LUT6 (Prop_lut6_I1_O)        0.295    41.168 r  player1/BallY_motion[15]_i_557/O
                         net (fo=1, routed)           0.495    41.663    player1/BallY_motion[15]_i_557_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124    41.787 r  player1/BallY_motion[15]_i_498/O
                         net (fo=1, routed)           0.653    42.441    player1/BallY_motion[15]_i_498_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    42.565 r  player1/BallY_motion[15]_i_437/O
                         net (fo=6, routed)           1.361    43.925    player1/BallY_motion[15]_i_437_n_0
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    44.049 r  player1/BallY_motion[15]_i_439/O
                         net (fo=1, routed)           0.000    44.049    player1/BallY_motion[15]_i_439_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.447 r  player1/BallY_motion_reg[15]_i_336/CO[3]
                         net (fo=1, routed)           0.000    44.447    player1/BallY_motion_reg[15]_i_336_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.781 r  player1/BallY_motion_reg[15]_i_235/O[1]
                         net (fo=1, routed)           0.473    45.255    player1_n_148
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    46.090 r  BallY_motion_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    46.090    BallY_motion_reg[15]_i_133_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.424 f  BallY_motion_reg[15]_i_61/O[1]
                         net (fo=227, routed)         2.988    49.411    ball/BallY_motion_next3[10]
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.303    49.714 r  ball/BallY_motion[15]_i_252/O
                         net (fo=1, routed)           0.000    49.714    ball/BallY_motion[15]_i_252_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.112 f  ball/BallY_motion_reg[15]_i_144/CO[3]
                         net (fo=75, routed)          2.673    52.785    ball_n_400
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124    52.909 r  BallY_motion[15]_i_243/O
                         net (fo=30, routed)          2.287    55.196    BallY_motion[15]_i_243_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.320 r  BallY_motion[2]_i_221/O
                         net (fo=1, routed)           0.000    55.320    BallY_motion[2]_i_221_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.721 r  BallY_motion_reg[2]_i_89/CO[3]
                         net (fo=1, routed)           0.000    55.721    BallY_motion_reg[2]_i_89_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  BallY_motion_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.835    BallY_motion_reg[2]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.106 r  BallY_motion_reg[2]_i_46/CO[0]
                         net (fo=30, routed)          0.649    56.756    BallY_motion_reg[2]_i_46_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    57.597 r  BallY_motion_reg[15]_i_352/CO[2]
                         net (fo=5, routed)           0.806    58.403    BallY_motion_reg[15]_i_352_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    59.172 r  BallY_motion_reg[15]_i_249/CO[3]
                         net (fo=17, routed)          2.244    61.416    BallY_motion_reg[15]_i_249_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    61.568 r  BallY_motion[0]_i_260/O
                         net (fo=2, routed)           0.881    62.449    BallY_motion[0]_i_260_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.332    62.781 r  BallY_motion[0]_i_264/O
                         net (fo=1, routed)           0.000    62.781    BallY_motion[0]_i_264_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    63.328 f  BallY_motion_reg[0]_i_149/O[2]
                         net (fo=7, routed)           1.185    64.514    ball/BallY_motion_reg[0]_i_140_0[2]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.328    64.842 r  ball/BallY_motion[0]_i_142/O
                         net (fo=2, routed)           1.150    65.992    ball/BallY_motion[0]_i_142_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.332    66.324 r  ball/BallY_motion[0]_i_146/O
                         net (fo=1, routed)           0.000    66.324    ball/BallY_motion[0]_i_146_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.704 r  ball/BallY_motion_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    66.704    ball/BallY_motion_reg[0]_i_60_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.943 r  ball/BallY_motion_reg[0]_i_20/O[2]
                         net (fo=20, routed)          1.494    68.437    ball/BallY_motion[0]_i_65_0[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.301    68.738 r  ball/BallY_motion[0]_i_56/O
                         net (fo=1, routed)           0.000    68.738    ball/BallY_motion[0]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.139 r  ball/BallY_motion_reg[0]_i_18/CO[3]
                         net (fo=19, routed)          1.661    70.800    ball/BallY_motion[0]_i_59_0[0]
    SLICE_X41Y17         LUT5 (Prop_lut5_I1_O)        0.124    70.924 r  ball/BallY_motion[0]_i_10/O
                         net (fo=2, routed)           0.509    71.433    ball_n_125
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    72.028 r  BallY_motion_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.028    BallY_motion_reg[2]_i_9_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.145 r  BallY_motion_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.145    BallY_motion_reg[6]_i_9_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    72.384 f  BallY_motion_reg[15]_i_129/O[2]
                         net (fo=1, routed)           1.100    73.484    ball/BallY_motion_next1[10]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.301    73.785 r  ball/BallY_motion[11]_i_6/O
                         net (fo=1, routed)           0.966    74.751    ball/BallY_motion[11]_i_6_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    74.875 f  ball/BallY_motion[11]_i_4/O
                         net (fo=1, routed)           0.840    75.715    ball/BallY_motion[11]_i_4_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.124    75.839 r  ball/BallY_motion[11]_i_2/O
                         net (fo=2, routed)           1.406    77.246    ball/BallY_motion[11]_i_2_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.124    77.370 r  ball/BallY[10]_i_6/O
                         net (fo=1, routed)           0.000    77.370    ball/BallY[10]_i_6_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.771 r  ball/BallY_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    77.771    ball/BallY_reg[10]_i_3_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.105 r  ball/BallY_reg[15]_i_4/O[1]
                         net (fo=9, routed)           0.957    79.061    ball/O[1]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.303    79.364 r  ball/BallY[11]_i_23/O
                         net (fo=1, routed)           0.444    79.808    ball/BallY[11]_i_23_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124    79.932 r  ball/BallY[11]_i_12/O
                         net (fo=76, routed)          2.241    82.173    ball_n_292
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    82.297 r  BallY[15]_i_480/O
                         net (fo=1, routed)           0.000    82.297    BallY[15]_i_480_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.847 r  BallY_reg[15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    82.847    BallY_reg[15]_i_423_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.961 r  BallY_reg[15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.961    BallY_reg[15]_i_302_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.075 r  BallY_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    83.075    BallY_reg[15]_i_169_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.314 f  BallY_reg[15]_i_83/O[2]
                         net (fo=1, routed)           0.817    84.131    BallY_next3[15]
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.302    84.433 r  BallY[15]_i_165/O
                         net (fo=1, routed)           0.000    84.433    BallY[15]_i_165_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.809 r  BallY_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.809    BallY_reg[15]_i_81_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    85.063 r  BallY_reg[15]_i_21/CO[0]
                         net (fo=2, routed)           1.349    86.412    ball/BallY_reg[10]_5[0]
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.367    86.779 f  ball/BallY[15]_i_5/O
                         net (fo=55, routed)          1.492    88.272    ball/BallY_reg[15]_i_25_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124    88.396 r  ball/BallY[2]_i_3/O
                         net (fo=4, routed)           1.832    90.227    ball/BallY[15]_i_488_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    90.884 r  ball/BallY_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    90.884    ball/BallY_reg[15]_i_449_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.001 r  ball/BallY_reg[15]_i_367/CO[3]
                         net (fo=1, routed)           0.000    91.001    ball/BallY_reg[15]_i_367_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.118 r  ball/BallY_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    91.118    ball/BallY_reg[15]_i_238_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.235 r  ball/BallY_reg[15]_i_124/CO[3]
                         net (fo=32, routed)          1.367    92.602    player1/BallY_reg[15]_i_12_0[0]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124    92.726 r  player1/BallY[15]_i_122/O
                         net (fo=1, routed)           0.000    92.726    player1/BallY[15]_i_122_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.276 r  player1/BallY_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.276    player1/BallY_reg[15]_i_49_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.390 r  player1/BallY_reg[15]_i_12/CO[3]
                         net (fo=15, routed)          2.180    95.571    player1/ball/BallX_next313_in
    SLICE_X28Y40         LUT4 (Prop_lut4_I1_O)        0.124    95.695 r  player1/BallY[11]_i_2/O
                         net (fo=25, routed)          2.559    98.254    player1/BallY[11]_i_2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    98.378 f  player1/BallX[15]_i_6/O
                         net (fo=16, routed)          1.185    99.563    player2/BallX[1]_i_2
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    99.687 f  player2/BallX[7]_i_6/O
                         net (fo=1, routed)           0.661   100.348    player1/BallX_reg[7]_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124   100.472 f  player1/BallX[7]_i_2/O
                         net (fo=4, routed)           0.978   101.450    player1/BallX[7]_i_2_n_0
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124   101.574 r  player1/goal_cooldown[5]_i_28/O
                         net (fo=1, routed)           0.000   101.574    player1/goal_cooldown[5]_i_28_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.950 r  player1/goal_cooldown_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.950    player1/goal_cooldown_reg[5]_i_13_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.067 r  player1/goal_cooldown_reg[5]_i_3/CO[3]
                         net (fo=7, routed)           1.375   103.442    ball/Player1_Goal_reg[0]_0[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152   103.594 r  ball/Player2_Goal[6]_i_1/O
                         net (fo=8, routed)           2.149   105.743    ball/Player2_Goal[6]_i_1_n_0
    SLICE_X14Y9          FDCE                                         r  ball/Player2_Goal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1/PlayerX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball/goal_cooldown_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.722ns  (logic 32.072ns (30.336%)  route 73.650ns (69.664%))
  Logic Levels:           103  (CARRY4=57 FDCE=1 LUT1=3 LUT2=9 LUT3=5 LUT4=7 LUT5=7 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE                         0.000     0.000 r  player1/PlayerX_reg[8]/C
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  player1/PlayerX_reg[8]/Q
                         net (fo=34, routed)          2.857     3.335    ball/Player1[Dist]0_0[8]
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.301     3.636 r  ball/Player1[Dist]0_i_12/O
                         net (fo=1, routed)           0.000     3.636    ball/Player1[Dist]0_i_12_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.168 r  ball/Player1[Dist]0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.168    ball/Player1[Dist]0_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.502 r  ball/Player1[Dist]0_i_1/O[1]
                         net (fo=7, routed)           1.226     5.728    A[13]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.303     6.031 r  BallX_motion[13]_i_242/O
                         net (fo=1, routed)           0.000     6.031    ball/BallX_motion[13]_i_391[1]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.674 f  ball/BallX_motion_reg[13]_i_180/O[3]
                         net (fo=2, routed)           1.100     7.775    ball/BallX_motion_reg[13]_i_180_n_4
    SLICE_X47Y28         LUT1 (Prop_lut1_I0_O)        0.307     8.082 r  ball/BallX_motion[13]_i_181/O
                         net (fo=1, routed)           0.000     8.082    ball/BallX_motion[13]_i_181_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  ball/BallX_motion_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     8.632    ball/BallX_motion_reg[13]_i_142_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.966 f  ball/BallX_motion_reg[13]_i_93/O[1]
                         net (fo=305, routed)         3.363    12.329    Player1[ShootAngle]4[19]
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.303    12.632 r  BallX_motion[13]_i_211/O
                         net (fo=1, routed)           0.000    12.632    ball/BallX_motion[13]_i_383[3]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.033 r  ball/BallX_motion_reg[13]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.033    ball/BallX_motion_reg[13]_i_171_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.304 f  ball/BallX_motion_reg[13]_i_139/CO[0]
                         net (fo=88, routed)          1.408    14.712    ball/BallX_motion_reg[13]_i_171_0[0]
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.373    15.085 r  ball/BallX_motion[13]_i_450/O
                         net (fo=6, routed)           1.004    16.089    ball/BallX_motion[13]_i_450_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.213 r  ball/BallX_motion[13]_i_608/O
                         net (fo=1, routed)           0.000    16.213    ball/BallX_motion[13]_i_608_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.614 r  ball/BallX_motion_reg[13]_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.614    ball/BallX_motion_reg[13]_i_536_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.728 r  ball/BallX_motion_reg[13]_i_395/CO[3]
                         net (fo=13, routed)          1.243    17.971    ball/BallX_motion_reg[13]_i_395_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    18.579 r  ball/BallX_motion_reg[13]_i_394/CO[2]
                         net (fo=5, routed)           0.597    19.176    ball_n_545
    SLICE_X50Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    19.970 r  BallX_motion_reg[13]_i_377/CO[2]
                         net (fo=3, routed)           0.738    20.708    BallX_motion_reg[13]_i_377_n_1
    SLICE_X47Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.486 f  BallX_motion_reg[13]_i_374/CO[2]
                         net (fo=34, routed)          1.347    22.833    ball/BallX_motion_reg[13]_i_590_0[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.339    23.172 r  ball/BallX_motion[13]_i_244/O
                         net (fo=2, routed)           0.640    23.813    ball/BallX_motion[13]_i_244_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.328    24.141 r  ball/BallX_motion[13]_i_248/O
                         net (fo=1, routed)           0.000    24.141    ball/BallX_motion[13]_i_248_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.542 r  ball/BallX_motion_reg[13]_i_184/CO[3]
                         net (fo=1, routed)           0.000    24.542    ball/BallX_motion_reg[13]_i_184_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  ball/BallX_motion_reg[13]_i_331/CO[3]
                         net (fo=1, routed)           0.000    24.656    ball/BallX_motion_reg[13]_i_331_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.878 r  ball/BallX_motion_reg[13]_i_590/O[0]
                         net (fo=2, routed)           1.327    26.205    ball_n_605
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.329    26.534 r  BallX_motion[13]_i_584/O
                         net (fo=2, routed)           0.825    27.358    BallX_motion[13]_i_584_n_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.327    27.685 r  BallX_motion[13]_i_588/O
                         net (fo=1, routed)           0.000    27.685    BallX_motion[13]_i_588_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.235 r  BallX_motion_reg[13]_i_477/CO[3]
                         net (fo=1, routed)           0.000    28.235    ball/BallX_motion_reg[13]_i_462[0]
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.457 r  ball/BallX_motion_reg[13]_i_348/O[0]
                         net (fo=3, routed)           1.468    29.926    ball_n_616
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    30.225 r  BallX_motion[13]_i_465/O
                         net (fo=1, routed)           0.000    30.225    BallX_motion[13]_i_465_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  BallX_motion_reg[13]_i_339/CO[3]
                         net (fo=1, routed)           0.000    30.775    BallX_motion_reg[13]_i_339_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  BallX_motion_reg[13]_i_215/CO[3]
                         net (fo=1, routed)           0.000    30.889    BallX_motion_reg[13]_i_215_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.223 r  BallX_motion_reg[13]_i_172/O[1]
                         net (fo=3, routed)           1.074    32.297    BallX_motion_reg[13]_i_172_n_6
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.303    32.600 r  BallX_motion[13]_i_237/O
                         net (fo=1, routed)           0.000    32.600    ball/BallX_motion_reg[13]_i_141_1[1]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  ball/BallX_motion_reg[13]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.150    ball/BallX_motion_reg[13]_i_175_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.307 f  ball/BallX_motion_reg[13]_i_141/CO[1]
                         net (fo=8, routed)           1.258    34.565    ball_n_626
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.329    34.894 r  BallX_motion[13]_i_95/O
                         net (fo=9, routed)           1.219    36.114    player1/BallX_motion_reg[13]_i_39_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124    36.238 r  player1/BallX_motion[13]_i_86/O
                         net (fo=2, routed)           0.521    36.759    player1/BallX_motion[13]_i_86_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.279 r  player1/BallX_motion_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    37.279    player1/BallX_motion_reg[13]_i_56_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.498 r  player1/BallX_motion_reg[13]_i_39/O[0]
                         net (fo=84, routed)          3.375    40.873    player1/ball/sel[4]
    SLICE_X50Y17         LUT6 (Prop_lut6_I1_O)        0.295    41.168 r  player1/BallY_motion[15]_i_557/O
                         net (fo=1, routed)           0.495    41.663    player1/BallY_motion[15]_i_557_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124    41.787 r  player1/BallY_motion[15]_i_498/O
                         net (fo=1, routed)           0.653    42.441    player1/BallY_motion[15]_i_498_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    42.565 r  player1/BallY_motion[15]_i_437/O
                         net (fo=6, routed)           1.361    43.925    player1/BallY_motion[15]_i_437_n_0
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    44.049 r  player1/BallY_motion[15]_i_439/O
                         net (fo=1, routed)           0.000    44.049    player1/BallY_motion[15]_i_439_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.447 r  player1/BallY_motion_reg[15]_i_336/CO[3]
                         net (fo=1, routed)           0.000    44.447    player1/BallY_motion_reg[15]_i_336_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.781 r  player1/BallY_motion_reg[15]_i_235/O[1]
                         net (fo=1, routed)           0.473    45.255    player1_n_148
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    46.090 r  BallY_motion_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    46.090    BallY_motion_reg[15]_i_133_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.424 f  BallY_motion_reg[15]_i_61/O[1]
                         net (fo=227, routed)         2.988    49.411    ball/BallY_motion_next3[10]
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.303    49.714 r  ball/BallY_motion[15]_i_252/O
                         net (fo=1, routed)           0.000    49.714    ball/BallY_motion[15]_i_252_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.112 f  ball/BallY_motion_reg[15]_i_144/CO[3]
                         net (fo=75, routed)          2.673    52.785    ball_n_400
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124    52.909 r  BallY_motion[15]_i_243/O
                         net (fo=30, routed)          2.287    55.196    BallY_motion[15]_i_243_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.320 r  BallY_motion[2]_i_221/O
                         net (fo=1, routed)           0.000    55.320    BallY_motion[2]_i_221_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.721 r  BallY_motion_reg[2]_i_89/CO[3]
                         net (fo=1, routed)           0.000    55.721    BallY_motion_reg[2]_i_89_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  BallY_motion_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.835    BallY_motion_reg[2]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.106 r  BallY_motion_reg[2]_i_46/CO[0]
                         net (fo=30, routed)          0.649    56.756    BallY_motion_reg[2]_i_46_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    57.597 r  BallY_motion_reg[15]_i_352/CO[2]
                         net (fo=5, routed)           0.806    58.403    BallY_motion_reg[15]_i_352_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    59.172 r  BallY_motion_reg[15]_i_249/CO[3]
                         net (fo=17, routed)          2.244    61.416    BallY_motion_reg[15]_i_249_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    61.568 r  BallY_motion[0]_i_260/O
                         net (fo=2, routed)           0.881    62.449    BallY_motion[0]_i_260_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.332    62.781 r  BallY_motion[0]_i_264/O
                         net (fo=1, routed)           0.000    62.781    BallY_motion[0]_i_264_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    63.328 f  BallY_motion_reg[0]_i_149/O[2]
                         net (fo=7, routed)           1.185    64.514    ball/BallY_motion_reg[0]_i_140_0[2]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.328    64.842 r  ball/BallY_motion[0]_i_142/O
                         net (fo=2, routed)           1.150    65.992    ball/BallY_motion[0]_i_142_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.332    66.324 r  ball/BallY_motion[0]_i_146/O
                         net (fo=1, routed)           0.000    66.324    ball/BallY_motion[0]_i_146_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.704 r  ball/BallY_motion_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    66.704    ball/BallY_motion_reg[0]_i_60_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.943 r  ball/BallY_motion_reg[0]_i_20/O[2]
                         net (fo=20, routed)          1.494    68.437    ball/BallY_motion[0]_i_65_0[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.301    68.738 r  ball/BallY_motion[0]_i_56/O
                         net (fo=1, routed)           0.000    68.738    ball/BallY_motion[0]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.139 r  ball/BallY_motion_reg[0]_i_18/CO[3]
                         net (fo=19, routed)          1.661    70.800    ball/BallY_motion[0]_i_59_0[0]
    SLICE_X41Y17         LUT5 (Prop_lut5_I1_O)        0.124    70.924 r  ball/BallY_motion[0]_i_10/O
                         net (fo=2, routed)           0.509    71.433    ball_n_125
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    72.028 r  BallY_motion_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.028    BallY_motion_reg[2]_i_9_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.145 r  BallY_motion_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.145    BallY_motion_reg[6]_i_9_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    72.384 f  BallY_motion_reg[15]_i_129/O[2]
                         net (fo=1, routed)           1.100    73.484    ball/BallY_motion_next1[10]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.301    73.785 r  ball/BallY_motion[11]_i_6/O
                         net (fo=1, routed)           0.966    74.751    ball/BallY_motion[11]_i_6_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    74.875 f  ball/BallY_motion[11]_i_4/O
                         net (fo=1, routed)           0.840    75.715    ball/BallY_motion[11]_i_4_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.124    75.839 r  ball/BallY_motion[11]_i_2/O
                         net (fo=2, routed)           1.406    77.246    ball/BallY_motion[11]_i_2_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.124    77.370 r  ball/BallY[10]_i_6/O
                         net (fo=1, routed)           0.000    77.370    ball/BallY[10]_i_6_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.771 r  ball/BallY_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    77.771    ball/BallY_reg[10]_i_3_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.105 r  ball/BallY_reg[15]_i_4/O[1]
                         net (fo=9, routed)           0.957    79.061    ball/O[1]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.303    79.364 r  ball/BallY[11]_i_23/O
                         net (fo=1, routed)           0.444    79.808    ball/BallY[11]_i_23_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124    79.932 r  ball/BallY[11]_i_12/O
                         net (fo=76, routed)          2.241    82.173    ball_n_292
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    82.297 r  BallY[15]_i_480/O
                         net (fo=1, routed)           0.000    82.297    BallY[15]_i_480_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.847 r  BallY_reg[15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    82.847    BallY_reg[15]_i_423_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.961 r  BallY_reg[15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.961    BallY_reg[15]_i_302_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.075 r  BallY_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    83.075    BallY_reg[15]_i_169_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.314 f  BallY_reg[15]_i_83/O[2]
                         net (fo=1, routed)           0.817    84.131    BallY_next3[15]
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.302    84.433 r  BallY[15]_i_165/O
                         net (fo=1, routed)           0.000    84.433    BallY[15]_i_165_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.809 r  BallY_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.809    BallY_reg[15]_i_81_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    85.063 r  BallY_reg[15]_i_21/CO[0]
                         net (fo=2, routed)           1.349    86.412    ball/BallY_reg[10]_5[0]
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.367    86.779 f  ball/BallY[15]_i_5/O
                         net (fo=55, routed)          1.492    88.272    ball/BallY_reg[15]_i_25_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124    88.396 r  ball/BallY[2]_i_3/O
                         net (fo=4, routed)           1.832    90.227    ball/BallY[15]_i_488_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    90.884 r  ball/BallY_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    90.884    ball/BallY_reg[15]_i_449_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.001 r  ball/BallY_reg[15]_i_367/CO[3]
                         net (fo=1, routed)           0.000    91.001    ball/BallY_reg[15]_i_367_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.118 r  ball/BallY_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    91.118    ball/BallY_reg[15]_i_238_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.235 r  ball/BallY_reg[15]_i_124/CO[3]
                         net (fo=32, routed)          1.367    92.602    player1/BallY_reg[15]_i_12_0[0]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124    92.726 r  player1/BallY[15]_i_122/O
                         net (fo=1, routed)           0.000    92.726    player1/BallY[15]_i_122_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.276 r  player1/BallY_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.276    player1/BallY_reg[15]_i_49_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.390 r  player1/BallY_reg[15]_i_12/CO[3]
                         net (fo=15, routed)          2.180    95.571    player1/ball/BallX_next313_in
    SLICE_X28Y40         LUT4 (Prop_lut4_I1_O)        0.124    95.695 r  player1/BallY[11]_i_2/O
                         net (fo=25, routed)          2.559    98.254    player1/BallY[11]_i_2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    98.378 f  player1/BallX[15]_i_6/O
                         net (fo=16, routed)          1.185    99.563    player2/BallX[1]_i_2
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    99.687 f  player2/BallX[7]_i_6/O
                         net (fo=1, routed)           0.661   100.348    player1/BallX_reg[7]_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124   100.472 f  player1/BallX[7]_i_2/O
                         net (fo=4, routed)           0.978   101.450    player1/BallX[7]_i_2_n_0
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124   101.574 r  player1/goal_cooldown[5]_i_28/O
                         net (fo=1, routed)           0.000   101.574    player1/goal_cooldown[5]_i_28_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.950 r  player1/goal_cooldown_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.950    player1/goal_cooldown_reg[5]_i_13_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.067 r  player1/goal_cooldown_reg[5]_i_3/CO[3]
                         net (fo=7, routed)           1.375   103.442    ball/Player1_Goal_reg[0]_0[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152   103.594 r  ball/Player2_Goal[6]_i_1/O
                         net (fo=8, routed)           0.307   103.900    ball/Player2_Goal[6]_i_1_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.332   104.232 r  ball/goal_cooldown[32]_i_1/O
                         net (fo=33, routed)          1.489   105.722    ball/goal_cooldown[32]_i_1_n_0
    SLICE_X31Y50         FDCE                                         r  ball/goal_cooldown_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1/PlayerX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball/goal_cooldown_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.722ns  (logic 32.072ns (30.336%)  route 73.650ns (69.664%))
  Logic Levels:           103  (CARRY4=57 FDCE=1 LUT1=3 LUT2=9 LUT3=5 LUT4=7 LUT5=7 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE                         0.000     0.000 r  player1/PlayerX_reg[8]/C
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  player1/PlayerX_reg[8]/Q
                         net (fo=34, routed)          2.857     3.335    ball/Player1[Dist]0_0[8]
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.301     3.636 r  ball/Player1[Dist]0_i_12/O
                         net (fo=1, routed)           0.000     3.636    ball/Player1[Dist]0_i_12_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.168 r  ball/Player1[Dist]0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.168    ball/Player1[Dist]0_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.502 r  ball/Player1[Dist]0_i_1/O[1]
                         net (fo=7, routed)           1.226     5.728    A[13]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.303     6.031 r  BallX_motion[13]_i_242/O
                         net (fo=1, routed)           0.000     6.031    ball/BallX_motion[13]_i_391[1]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.674 f  ball/BallX_motion_reg[13]_i_180/O[3]
                         net (fo=2, routed)           1.100     7.775    ball/BallX_motion_reg[13]_i_180_n_4
    SLICE_X47Y28         LUT1 (Prop_lut1_I0_O)        0.307     8.082 r  ball/BallX_motion[13]_i_181/O
                         net (fo=1, routed)           0.000     8.082    ball/BallX_motion[13]_i_181_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  ball/BallX_motion_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     8.632    ball/BallX_motion_reg[13]_i_142_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.966 f  ball/BallX_motion_reg[13]_i_93/O[1]
                         net (fo=305, routed)         3.363    12.329    Player1[ShootAngle]4[19]
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.303    12.632 r  BallX_motion[13]_i_211/O
                         net (fo=1, routed)           0.000    12.632    ball/BallX_motion[13]_i_383[3]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.033 r  ball/BallX_motion_reg[13]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.033    ball/BallX_motion_reg[13]_i_171_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.304 f  ball/BallX_motion_reg[13]_i_139/CO[0]
                         net (fo=88, routed)          1.408    14.712    ball/BallX_motion_reg[13]_i_171_0[0]
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.373    15.085 r  ball/BallX_motion[13]_i_450/O
                         net (fo=6, routed)           1.004    16.089    ball/BallX_motion[13]_i_450_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.213 r  ball/BallX_motion[13]_i_608/O
                         net (fo=1, routed)           0.000    16.213    ball/BallX_motion[13]_i_608_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.614 r  ball/BallX_motion_reg[13]_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.614    ball/BallX_motion_reg[13]_i_536_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.728 r  ball/BallX_motion_reg[13]_i_395/CO[3]
                         net (fo=13, routed)          1.243    17.971    ball/BallX_motion_reg[13]_i_395_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    18.579 r  ball/BallX_motion_reg[13]_i_394/CO[2]
                         net (fo=5, routed)           0.597    19.176    ball_n_545
    SLICE_X50Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    19.970 r  BallX_motion_reg[13]_i_377/CO[2]
                         net (fo=3, routed)           0.738    20.708    BallX_motion_reg[13]_i_377_n_1
    SLICE_X47Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.486 f  BallX_motion_reg[13]_i_374/CO[2]
                         net (fo=34, routed)          1.347    22.833    ball/BallX_motion_reg[13]_i_590_0[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.339    23.172 r  ball/BallX_motion[13]_i_244/O
                         net (fo=2, routed)           0.640    23.813    ball/BallX_motion[13]_i_244_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.328    24.141 r  ball/BallX_motion[13]_i_248/O
                         net (fo=1, routed)           0.000    24.141    ball/BallX_motion[13]_i_248_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.542 r  ball/BallX_motion_reg[13]_i_184/CO[3]
                         net (fo=1, routed)           0.000    24.542    ball/BallX_motion_reg[13]_i_184_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  ball/BallX_motion_reg[13]_i_331/CO[3]
                         net (fo=1, routed)           0.000    24.656    ball/BallX_motion_reg[13]_i_331_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.878 r  ball/BallX_motion_reg[13]_i_590/O[0]
                         net (fo=2, routed)           1.327    26.205    ball_n_605
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.329    26.534 r  BallX_motion[13]_i_584/O
                         net (fo=2, routed)           0.825    27.358    BallX_motion[13]_i_584_n_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.327    27.685 r  BallX_motion[13]_i_588/O
                         net (fo=1, routed)           0.000    27.685    BallX_motion[13]_i_588_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.235 r  BallX_motion_reg[13]_i_477/CO[3]
                         net (fo=1, routed)           0.000    28.235    ball/BallX_motion_reg[13]_i_462[0]
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.457 r  ball/BallX_motion_reg[13]_i_348/O[0]
                         net (fo=3, routed)           1.468    29.926    ball_n_616
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    30.225 r  BallX_motion[13]_i_465/O
                         net (fo=1, routed)           0.000    30.225    BallX_motion[13]_i_465_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  BallX_motion_reg[13]_i_339/CO[3]
                         net (fo=1, routed)           0.000    30.775    BallX_motion_reg[13]_i_339_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  BallX_motion_reg[13]_i_215/CO[3]
                         net (fo=1, routed)           0.000    30.889    BallX_motion_reg[13]_i_215_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.223 r  BallX_motion_reg[13]_i_172/O[1]
                         net (fo=3, routed)           1.074    32.297    BallX_motion_reg[13]_i_172_n_6
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.303    32.600 r  BallX_motion[13]_i_237/O
                         net (fo=1, routed)           0.000    32.600    ball/BallX_motion_reg[13]_i_141_1[1]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  ball/BallX_motion_reg[13]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.150    ball/BallX_motion_reg[13]_i_175_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.307 f  ball/BallX_motion_reg[13]_i_141/CO[1]
                         net (fo=8, routed)           1.258    34.565    ball_n_626
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.329    34.894 r  BallX_motion[13]_i_95/O
                         net (fo=9, routed)           1.219    36.114    player1/BallX_motion_reg[13]_i_39_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124    36.238 r  player1/BallX_motion[13]_i_86/O
                         net (fo=2, routed)           0.521    36.759    player1/BallX_motion[13]_i_86_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.279 r  player1/BallX_motion_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    37.279    player1/BallX_motion_reg[13]_i_56_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.498 r  player1/BallX_motion_reg[13]_i_39/O[0]
                         net (fo=84, routed)          3.375    40.873    player1/ball/sel[4]
    SLICE_X50Y17         LUT6 (Prop_lut6_I1_O)        0.295    41.168 r  player1/BallY_motion[15]_i_557/O
                         net (fo=1, routed)           0.495    41.663    player1/BallY_motion[15]_i_557_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124    41.787 r  player1/BallY_motion[15]_i_498/O
                         net (fo=1, routed)           0.653    42.441    player1/BallY_motion[15]_i_498_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    42.565 r  player1/BallY_motion[15]_i_437/O
                         net (fo=6, routed)           1.361    43.925    player1/BallY_motion[15]_i_437_n_0
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    44.049 r  player1/BallY_motion[15]_i_439/O
                         net (fo=1, routed)           0.000    44.049    player1/BallY_motion[15]_i_439_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.447 r  player1/BallY_motion_reg[15]_i_336/CO[3]
                         net (fo=1, routed)           0.000    44.447    player1/BallY_motion_reg[15]_i_336_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.781 r  player1/BallY_motion_reg[15]_i_235/O[1]
                         net (fo=1, routed)           0.473    45.255    player1_n_148
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    46.090 r  BallY_motion_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    46.090    BallY_motion_reg[15]_i_133_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.424 f  BallY_motion_reg[15]_i_61/O[1]
                         net (fo=227, routed)         2.988    49.411    ball/BallY_motion_next3[10]
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.303    49.714 r  ball/BallY_motion[15]_i_252/O
                         net (fo=1, routed)           0.000    49.714    ball/BallY_motion[15]_i_252_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.112 f  ball/BallY_motion_reg[15]_i_144/CO[3]
                         net (fo=75, routed)          2.673    52.785    ball_n_400
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124    52.909 r  BallY_motion[15]_i_243/O
                         net (fo=30, routed)          2.287    55.196    BallY_motion[15]_i_243_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.320 r  BallY_motion[2]_i_221/O
                         net (fo=1, routed)           0.000    55.320    BallY_motion[2]_i_221_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.721 r  BallY_motion_reg[2]_i_89/CO[3]
                         net (fo=1, routed)           0.000    55.721    BallY_motion_reg[2]_i_89_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  BallY_motion_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.835    BallY_motion_reg[2]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.106 r  BallY_motion_reg[2]_i_46/CO[0]
                         net (fo=30, routed)          0.649    56.756    BallY_motion_reg[2]_i_46_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    57.597 r  BallY_motion_reg[15]_i_352/CO[2]
                         net (fo=5, routed)           0.806    58.403    BallY_motion_reg[15]_i_352_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    59.172 r  BallY_motion_reg[15]_i_249/CO[3]
                         net (fo=17, routed)          2.244    61.416    BallY_motion_reg[15]_i_249_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    61.568 r  BallY_motion[0]_i_260/O
                         net (fo=2, routed)           0.881    62.449    BallY_motion[0]_i_260_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.332    62.781 r  BallY_motion[0]_i_264/O
                         net (fo=1, routed)           0.000    62.781    BallY_motion[0]_i_264_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    63.328 f  BallY_motion_reg[0]_i_149/O[2]
                         net (fo=7, routed)           1.185    64.514    ball/BallY_motion_reg[0]_i_140_0[2]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.328    64.842 r  ball/BallY_motion[0]_i_142/O
                         net (fo=2, routed)           1.150    65.992    ball/BallY_motion[0]_i_142_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.332    66.324 r  ball/BallY_motion[0]_i_146/O
                         net (fo=1, routed)           0.000    66.324    ball/BallY_motion[0]_i_146_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.704 r  ball/BallY_motion_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    66.704    ball/BallY_motion_reg[0]_i_60_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.943 r  ball/BallY_motion_reg[0]_i_20/O[2]
                         net (fo=20, routed)          1.494    68.437    ball/BallY_motion[0]_i_65_0[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.301    68.738 r  ball/BallY_motion[0]_i_56/O
                         net (fo=1, routed)           0.000    68.738    ball/BallY_motion[0]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.139 r  ball/BallY_motion_reg[0]_i_18/CO[3]
                         net (fo=19, routed)          1.661    70.800    ball/BallY_motion[0]_i_59_0[0]
    SLICE_X41Y17         LUT5 (Prop_lut5_I1_O)        0.124    70.924 r  ball/BallY_motion[0]_i_10/O
                         net (fo=2, routed)           0.509    71.433    ball_n_125
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    72.028 r  BallY_motion_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.028    BallY_motion_reg[2]_i_9_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.145 r  BallY_motion_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.145    BallY_motion_reg[6]_i_9_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    72.384 f  BallY_motion_reg[15]_i_129/O[2]
                         net (fo=1, routed)           1.100    73.484    ball/BallY_motion_next1[10]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.301    73.785 r  ball/BallY_motion[11]_i_6/O
                         net (fo=1, routed)           0.966    74.751    ball/BallY_motion[11]_i_6_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    74.875 f  ball/BallY_motion[11]_i_4/O
                         net (fo=1, routed)           0.840    75.715    ball/BallY_motion[11]_i_4_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.124    75.839 r  ball/BallY_motion[11]_i_2/O
                         net (fo=2, routed)           1.406    77.246    ball/BallY_motion[11]_i_2_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.124    77.370 r  ball/BallY[10]_i_6/O
                         net (fo=1, routed)           0.000    77.370    ball/BallY[10]_i_6_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.771 r  ball/BallY_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    77.771    ball/BallY_reg[10]_i_3_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.105 r  ball/BallY_reg[15]_i_4/O[1]
                         net (fo=9, routed)           0.957    79.061    ball/O[1]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.303    79.364 r  ball/BallY[11]_i_23/O
                         net (fo=1, routed)           0.444    79.808    ball/BallY[11]_i_23_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124    79.932 r  ball/BallY[11]_i_12/O
                         net (fo=76, routed)          2.241    82.173    ball_n_292
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    82.297 r  BallY[15]_i_480/O
                         net (fo=1, routed)           0.000    82.297    BallY[15]_i_480_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.847 r  BallY_reg[15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    82.847    BallY_reg[15]_i_423_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.961 r  BallY_reg[15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.961    BallY_reg[15]_i_302_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.075 r  BallY_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    83.075    BallY_reg[15]_i_169_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.314 f  BallY_reg[15]_i_83/O[2]
                         net (fo=1, routed)           0.817    84.131    BallY_next3[15]
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.302    84.433 r  BallY[15]_i_165/O
                         net (fo=1, routed)           0.000    84.433    BallY[15]_i_165_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.809 r  BallY_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.809    BallY_reg[15]_i_81_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    85.063 r  BallY_reg[15]_i_21/CO[0]
                         net (fo=2, routed)           1.349    86.412    ball/BallY_reg[10]_5[0]
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.367    86.779 f  ball/BallY[15]_i_5/O
                         net (fo=55, routed)          1.492    88.272    ball/BallY_reg[15]_i_25_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124    88.396 r  ball/BallY[2]_i_3/O
                         net (fo=4, routed)           1.832    90.227    ball/BallY[15]_i_488_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    90.884 r  ball/BallY_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    90.884    ball/BallY_reg[15]_i_449_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.001 r  ball/BallY_reg[15]_i_367/CO[3]
                         net (fo=1, routed)           0.000    91.001    ball/BallY_reg[15]_i_367_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.118 r  ball/BallY_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    91.118    ball/BallY_reg[15]_i_238_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.235 r  ball/BallY_reg[15]_i_124/CO[3]
                         net (fo=32, routed)          1.367    92.602    player1/BallY_reg[15]_i_12_0[0]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124    92.726 r  player1/BallY[15]_i_122/O
                         net (fo=1, routed)           0.000    92.726    player1/BallY[15]_i_122_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.276 r  player1/BallY_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.276    player1/BallY_reg[15]_i_49_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.390 r  player1/BallY_reg[15]_i_12/CO[3]
                         net (fo=15, routed)          2.180    95.571    player1/ball/BallX_next313_in
    SLICE_X28Y40         LUT4 (Prop_lut4_I1_O)        0.124    95.695 r  player1/BallY[11]_i_2/O
                         net (fo=25, routed)          2.559    98.254    player1/BallY[11]_i_2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    98.378 f  player1/BallX[15]_i_6/O
                         net (fo=16, routed)          1.185    99.563    player2/BallX[1]_i_2
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    99.687 f  player2/BallX[7]_i_6/O
                         net (fo=1, routed)           0.661   100.348    player1/BallX_reg[7]_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124   100.472 f  player1/BallX[7]_i_2/O
                         net (fo=4, routed)           0.978   101.450    player1/BallX[7]_i_2_n_0
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124   101.574 r  player1/goal_cooldown[5]_i_28/O
                         net (fo=1, routed)           0.000   101.574    player1/goal_cooldown[5]_i_28_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.950 r  player1/goal_cooldown_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.950    player1/goal_cooldown_reg[5]_i_13_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.067 r  player1/goal_cooldown_reg[5]_i_3/CO[3]
                         net (fo=7, routed)           1.375   103.442    ball/Player1_Goal_reg[0]_0[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152   103.594 r  ball/Player2_Goal[6]_i_1/O
                         net (fo=8, routed)           0.307   103.900    ball/Player2_Goal[6]_i_1_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.332   104.232 r  ball/goal_cooldown[32]_i_1/O
                         net (fo=33, routed)          1.489   105.722    ball/goal_cooldown[32]_i_1_n_0
    SLICE_X31Y50         FDCE                                         r  ball/goal_cooldown_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1/PlayerX_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball/goal_cooldown_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        105.722ns  (logic 32.072ns (30.336%)  route 73.650ns (69.664%))
  Logic Levels:           103  (CARRY4=57 FDCE=1 LUT1=3 LUT2=9 LUT3=5 LUT4=7 LUT5=7 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDCE                         0.000     0.000 r  player1/PlayerX_reg[8]/C
    SLICE_X8Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  player1/PlayerX_reg[8]/Q
                         net (fo=34, routed)          2.857     3.335    ball/Player1[Dist]0_0[8]
    SLICE_X33Y37         LUT2 (Prop_lut2_I1_O)        0.301     3.636 r  ball/Player1[Dist]0_i_12/O
                         net (fo=1, routed)           0.000     3.636    ball/Player1[Dist]0_i_12_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.168 r  ball/Player1[Dist]0_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.168    ball/Player1[Dist]0_i_2_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.502 r  ball/Player1[Dist]0_i_1/O[1]
                         net (fo=7, routed)           1.226     5.728    A[13]
    SLICE_X46Y34         LUT2 (Prop_lut2_I1_O)        0.303     6.031 r  BallX_motion[13]_i_242/O
                         net (fo=1, routed)           0.000     6.031    ball/BallX_motion[13]_i_391[1]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.674 f  ball/BallX_motion_reg[13]_i_180/O[3]
                         net (fo=2, routed)           1.100     7.775    ball/BallX_motion_reg[13]_i_180_n_4
    SLICE_X47Y28         LUT1 (Prop_lut1_I0_O)        0.307     8.082 r  ball/BallX_motion[13]_i_181/O
                         net (fo=1, routed)           0.000     8.082    ball/BallX_motion[13]_i_181_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.632 r  ball/BallX_motion_reg[13]_i_142/CO[3]
                         net (fo=1, routed)           0.000     8.632    ball/BallX_motion_reg[13]_i_142_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.966 f  ball/BallX_motion_reg[13]_i_93/O[1]
                         net (fo=305, routed)         3.363    12.329    Player1[ShootAngle]4[19]
    SLICE_X44Y37         LUT1 (Prop_lut1_I0_O)        0.303    12.632 r  BallX_motion[13]_i_211/O
                         net (fo=1, routed)           0.000    12.632    ball/BallX_motion[13]_i_383[3]
    SLICE_X44Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.033 r  ball/BallX_motion_reg[13]_i_171/CO[3]
                         net (fo=1, routed)           0.000    13.033    ball/BallX_motion_reg[13]_i_171_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    13.304 f  ball/BallX_motion_reg[13]_i_139/CO[0]
                         net (fo=88, routed)          1.408    14.712    ball/BallX_motion_reg[13]_i_171_0[0]
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.373    15.085 r  ball/BallX_motion[13]_i_450/O
                         net (fo=6, routed)           1.004    16.089    ball/BallX_motion[13]_i_450_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.124    16.213 r  ball/BallX_motion[13]_i_608/O
                         net (fo=1, routed)           0.000    16.213    ball/BallX_motion[13]_i_608_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.614 r  ball/BallX_motion_reg[13]_i_536/CO[3]
                         net (fo=1, routed)           0.000    16.614    ball/BallX_motion_reg[13]_i_536_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.728 r  ball/BallX_motion_reg[13]_i_395/CO[3]
                         net (fo=13, routed)          1.243    17.971    ball/BallX_motion_reg[13]_i_395_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    18.579 r  ball/BallX_motion_reg[13]_i_394/CO[2]
                         net (fo=5, routed)           0.597    19.176    ball_n_545
    SLICE_X50Y39         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    19.970 r  BallX_motion_reg[13]_i_377/CO[2]
                         net (fo=3, routed)           0.738    20.708    BallX_motion_reg[13]_i_377_n_1
    SLICE_X47Y41         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    21.486 f  BallX_motion_reg[13]_i_374/CO[2]
                         net (fo=34, routed)          1.347    22.833    ball/BallX_motion_reg[13]_i_590_0[0]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.339    23.172 r  ball/BallX_motion[13]_i_244/O
                         net (fo=2, routed)           0.640    23.813    ball/BallX_motion[13]_i_244_n_0
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.328    24.141 r  ball/BallX_motion[13]_i_248/O
                         net (fo=1, routed)           0.000    24.141    ball/BallX_motion[13]_i_248_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.542 r  ball/BallX_motion_reg[13]_i_184/CO[3]
                         net (fo=1, routed)           0.000    24.542    ball/BallX_motion_reg[13]_i_184_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.656 r  ball/BallX_motion_reg[13]_i_331/CO[3]
                         net (fo=1, routed)           0.000    24.656    ball/BallX_motion_reg[13]_i_331_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.878 r  ball/BallX_motion_reg[13]_i_590/O[0]
                         net (fo=2, routed)           1.327    26.205    ball_n_605
    SLICE_X33Y39         LUT3 (Prop_lut3_I2_O)        0.329    26.534 r  BallX_motion[13]_i_584/O
                         net (fo=2, routed)           0.825    27.358    BallX_motion[13]_i_584_n_0
    SLICE_X35Y38         LUT4 (Prop_lut4_I3_O)        0.327    27.685 r  BallX_motion[13]_i_588/O
                         net (fo=1, routed)           0.000    27.685    BallX_motion[13]_i_588_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.235 r  BallX_motion_reg[13]_i_477/CO[3]
                         net (fo=1, routed)           0.000    28.235    ball/BallX_motion_reg[13]_i_462[0]
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.457 r  ball/BallX_motion_reg[13]_i_348/O[0]
                         net (fo=3, routed)           1.468    29.926    ball_n_616
    SLICE_X47Y37         LUT2 (Prop_lut2_I1_O)        0.299    30.225 r  BallX_motion[13]_i_465/O
                         net (fo=1, routed)           0.000    30.225    BallX_motion[13]_i_465_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.775 r  BallX_motion_reg[13]_i_339/CO[3]
                         net (fo=1, routed)           0.000    30.775    BallX_motion_reg[13]_i_339_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.889 r  BallX_motion_reg[13]_i_215/CO[3]
                         net (fo=1, routed)           0.000    30.889    BallX_motion_reg[13]_i_215_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.223 r  BallX_motion_reg[13]_i_172/O[1]
                         net (fo=3, routed)           1.074    32.297    BallX_motion_reg[13]_i_172_n_6
    SLICE_X49Y38         LUT4 (Prop_lut4_I3_O)        0.303    32.600 r  BallX_motion[13]_i_237/O
                         net (fo=1, routed)           0.000    32.600    ball/BallX_motion_reg[13]_i_141_1[1]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.150 r  ball/BallX_motion_reg[13]_i_175/CO[3]
                         net (fo=1, routed)           0.000    33.150    ball/BallX_motion_reg[13]_i_175_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.307 f  ball/BallX_motion_reg[13]_i_141/CO[1]
                         net (fo=8, routed)           1.258    34.565    ball_n_626
    SLICE_X39Y31         LUT4 (Prop_lut4_I0_O)        0.329    34.894 r  BallX_motion[13]_i_95/O
                         net (fo=9, routed)           1.219    36.114    player1/BallX_motion_reg[13]_i_39_0
    SLICE_X37Y32         LUT5 (Prop_lut5_I2_O)        0.124    36.238 r  player1/BallX_motion[13]_i_86/O
                         net (fo=2, routed)           0.521    36.759    player1/BallX_motion[13]_i_86_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    37.279 r  player1/BallX_motion_reg[13]_i_56/CO[3]
                         net (fo=1, routed)           0.000    37.279    player1/BallX_motion_reg[13]_i_56_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.498 r  player1/BallX_motion_reg[13]_i_39/O[0]
                         net (fo=84, routed)          3.375    40.873    player1/ball/sel[4]
    SLICE_X50Y17         LUT6 (Prop_lut6_I1_O)        0.295    41.168 r  player1/BallY_motion[15]_i_557/O
                         net (fo=1, routed)           0.495    41.663    player1/BallY_motion[15]_i_557_n_0
    SLICE_X51Y17         LUT5 (Prop_lut5_I0_O)        0.124    41.787 r  player1/BallY_motion[15]_i_498/O
                         net (fo=1, routed)           0.653    42.441    player1/BallY_motion[15]_i_498_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    42.565 r  player1/BallY_motion[15]_i_437/O
                         net (fo=6, routed)           1.361    43.925    player1/BallY_motion[15]_i_437_n_0
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    44.049 r  player1/BallY_motion[15]_i_439/O
                         net (fo=1, routed)           0.000    44.049    player1/BallY_motion[15]_i_439_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    44.447 r  player1/BallY_motion_reg[15]_i_336/CO[3]
                         net (fo=1, routed)           0.000    44.447    player1/BallY_motion_reg[15]_i_336_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.781 r  player1/BallY_motion_reg[15]_i_235/O[1]
                         net (fo=1, routed)           0.473    45.255    player1_n_148
    SLICE_X45Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835    46.090 r  BallY_motion_reg[15]_i_133/CO[3]
                         net (fo=1, routed)           0.000    46.090    BallY_motion_reg[15]_i_133_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.424 f  BallY_motion_reg[15]_i_61/O[1]
                         net (fo=227, routed)         2.988    49.411    ball/BallY_motion_next3[10]
    SLICE_X36Y9          LUT1 (Prop_lut1_I0_O)        0.303    49.714 r  ball/BallY_motion[15]_i_252/O
                         net (fo=1, routed)           0.000    49.714    ball/BallY_motion[15]_i_252_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    50.112 f  ball/BallY_motion_reg[15]_i_144/CO[3]
                         net (fo=75, routed)          2.673    52.785    ball_n_400
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.124    52.909 r  BallY_motion[15]_i_243/O
                         net (fo=30, routed)          2.287    55.196    BallY_motion[15]_i_243_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I5_O)        0.124    55.320 r  BallY_motion[2]_i_221/O
                         net (fo=1, routed)           0.000    55.320    BallY_motion[2]_i_221_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    55.721 r  BallY_motion_reg[2]_i_89/CO[3]
                         net (fo=1, routed)           0.000    55.721    BallY_motion_reg[2]_i_89_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.835 r  BallY_motion_reg[2]_i_50/CO[3]
                         net (fo=1, routed)           0.000    55.835    BallY_motion_reg[2]_i_50_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.106 r  BallY_motion_reg[2]_i_46/CO[0]
                         net (fo=30, routed)          0.649    56.756    BallY_motion_reg[2]_i_46_n_3
    SLICE_X36Y18         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.841    57.597 r  BallY_motion_reg[15]_i_352/CO[2]
                         net (fo=5, routed)           0.806    58.403    BallY_motion_reg[15]_i_352_n_1
    SLICE_X44Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    59.172 r  BallY_motion_reg[15]_i_249/CO[3]
                         net (fo=17, routed)          2.244    61.416    BallY_motion_reg[15]_i_249_n_0
    SLICE_X43Y22         LUT5 (Prop_lut5_I1_O)        0.152    61.568 r  BallY_motion[0]_i_260/O
                         net (fo=2, routed)           0.881    62.449    BallY_motion[0]_i_260_n_0
    SLICE_X39Y22         LUT5 (Prop_lut5_I0_O)        0.332    62.781 r  BallY_motion[0]_i_264/O
                         net (fo=1, routed)           0.000    62.781    BallY_motion[0]_i_264_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    63.328 f  BallY_motion_reg[0]_i_149/O[2]
                         net (fo=7, routed)           1.185    64.514    ball/BallY_motion_reg[0]_i_140_0[2]
    SLICE_X44Y18         LUT3 (Prop_lut3_I1_O)        0.328    64.842 r  ball/BallY_motion[0]_i_142/O
                         net (fo=2, routed)           1.150    65.992    ball/BallY_motion[0]_i_142_n_0
    SLICE_X42Y18         LUT4 (Prop_lut4_I0_O)        0.332    66.324 r  ball/BallY_motion[0]_i_146/O
                         net (fo=1, routed)           0.000    66.324    ball/BallY_motion[0]_i_146_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    66.704 r  ball/BallY_motion_reg[0]_i_60/CO[3]
                         net (fo=1, routed)           0.000    66.704    ball/BallY_motion_reg[0]_i_60_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    66.943 r  ball/BallY_motion_reg[0]_i_20/O[2]
                         net (fo=20, routed)          1.494    68.437    ball/BallY_motion[0]_i_65_0[0]
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.301    68.738 r  ball/BallY_motion[0]_i_56/O
                         net (fo=1, routed)           0.000    68.738    ball/BallY_motion[0]_i_56_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    69.139 r  ball/BallY_motion_reg[0]_i_18/CO[3]
                         net (fo=19, routed)          1.661    70.800    ball/BallY_motion[0]_i_59_0[0]
    SLICE_X41Y17         LUT5 (Prop_lut5_I1_O)        0.124    70.924 r  ball/BallY_motion[0]_i_10/O
                         net (fo=2, routed)           0.509    71.433    ball_n_125
    SLICE_X38Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    72.028 r  BallY_motion_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.028    BallY_motion_reg[2]_i_9_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.145 r  BallY_motion_reg[6]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.145    BallY_motion_reg[6]_i_9_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    72.384 f  BallY_motion_reg[15]_i_129/O[2]
                         net (fo=1, routed)           1.100    73.484    ball/BallY_motion_next1[10]
    SLICE_X41Y18         LUT5 (Prop_lut5_I3_O)        0.301    73.785 r  ball/BallY_motion[11]_i_6/O
                         net (fo=1, routed)           0.966    74.751    ball/BallY_motion[11]_i_6_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I4_O)        0.124    74.875 f  ball/BallY_motion[11]_i_4/O
                         net (fo=1, routed)           0.840    75.715    ball/BallY_motion[11]_i_4_n_0
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.124    75.839 r  ball/BallY_motion[11]_i_2/O
                         net (fo=2, routed)           1.406    77.246    ball/BallY_motion[11]_i_2_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I1_O)        0.124    77.370 r  ball/BallY[10]_i_6/O
                         net (fo=1, routed)           0.000    77.370    ball/BallY[10]_i_6_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    77.771 r  ball/BallY_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    77.771    ball/BallY_reg[10]_i_3_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    78.105 r  ball/BallY_reg[15]_i_4/O[1]
                         net (fo=9, routed)           0.957    79.061    ball/O[1]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.303    79.364 r  ball/BallY[11]_i_23/O
                         net (fo=1, routed)           0.444    79.808    ball/BallY[11]_i_23_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124    79.932 r  ball/BallY[11]_i_12/O
                         net (fo=76, routed)          2.241    82.173    ball_n_292
    SLICE_X33Y26         LUT2 (Prop_lut2_I0_O)        0.124    82.297 r  BallY[15]_i_480/O
                         net (fo=1, routed)           0.000    82.297    BallY[15]_i_480_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.847 r  BallY_reg[15]_i_423/CO[3]
                         net (fo=1, routed)           0.000    82.847    BallY_reg[15]_i_423_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.961 r  BallY_reg[15]_i_302/CO[3]
                         net (fo=1, routed)           0.000    82.961    BallY_reg[15]_i_302_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.075 r  BallY_reg[15]_i_169/CO[3]
                         net (fo=1, routed)           0.000    83.075    BallY_reg[15]_i_169_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.314 f  BallY_reg[15]_i_83/O[2]
                         net (fo=1, routed)           0.817    84.131    BallY_next3[15]
    SLICE_X34Y28         LUT2 (Prop_lut2_I0_O)        0.302    84.433 r  BallY[15]_i_165/O
                         net (fo=1, routed)           0.000    84.433    BallY[15]_i_165_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    84.809 r  BallY_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    84.809    BallY_reg[15]_i_81_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    85.063 r  BallY_reg[15]_i_21/CO[0]
                         net (fo=2, routed)           1.349    86.412    ball/BallY_reg[10]_5[0]
    SLICE_X42Y39         LUT6 (Prop_lut6_I1_O)        0.367    86.779 f  ball/BallY[15]_i_5/O
                         net (fo=55, routed)          1.492    88.272    ball/BallY_reg[15]_i_25_0
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124    88.396 r  ball/BallY[2]_i_3/O
                         net (fo=4, routed)           1.832    90.227    ball/BallY[15]_i_488_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657    90.884 r  ball/BallY_reg[15]_i_449/CO[3]
                         net (fo=1, routed)           0.000    90.884    ball/BallY_reg[15]_i_449_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.001 r  ball/BallY_reg[15]_i_367/CO[3]
                         net (fo=1, routed)           0.000    91.001    ball/BallY_reg[15]_i_367_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.118 r  ball/BallY_reg[15]_i_238/CO[3]
                         net (fo=1, routed)           0.000    91.118    ball/BallY_reg[15]_i_238_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.235 r  ball/BallY_reg[15]_i_124/CO[3]
                         net (fo=32, routed)          1.367    92.602    player1/BallY_reg[15]_i_12_0[0]
    SLICE_X44Y43         LUT2 (Prop_lut2_I1_O)        0.124    92.726 r  player1/BallY[15]_i_122/O
                         net (fo=1, routed)           0.000    92.726    player1/BallY[15]_i_122_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.276 r  player1/BallY_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    93.276    player1/BallY_reg[15]_i_49_n_0
    SLICE_X44Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.390 r  player1/BallY_reg[15]_i_12/CO[3]
                         net (fo=15, routed)          2.180    95.571    player1/ball/BallX_next313_in
    SLICE_X28Y40         LUT4 (Prop_lut4_I1_O)        0.124    95.695 r  player1/BallY[11]_i_2/O
                         net (fo=25, routed)          2.559    98.254    player1/BallY[11]_i_2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I1_O)        0.124    98.378 f  player1/BallX[15]_i_6/O
                         net (fo=16, routed)          1.185    99.563    player2/BallX[1]_i_2
    SLICE_X32Y38         LUT6 (Prop_lut6_I0_O)        0.124    99.687 f  player2/BallX[7]_i_6/O
                         net (fo=1, routed)           0.661   100.348    player1/BallX_reg[7]_0
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.124   100.472 f  player1/BallX[7]_i_2/O
                         net (fo=4, routed)           0.978   101.450    player1/BallX[7]_i_2_n_0
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.124   101.574 r  player1/goal_cooldown[5]_i_28/O
                         net (fo=1, routed)           0.000   101.574    player1/goal_cooldown[5]_i_28_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   101.950 r  player1/goal_cooldown_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000   101.950    player1/goal_cooldown_reg[5]_i_13_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.067 r  player1/goal_cooldown_reg[5]_i_3/CO[3]
                         net (fo=7, routed)           1.375   103.442    ball/Player1_Goal_reg[0]_0[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.152   103.594 r  ball/Player2_Goal[6]_i_1/O
                         net (fo=8, routed)           0.307   103.900    ball/Player2_Goal[6]_i_1_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.332   104.232 r  ball/goal_cooldown[32]_i_1/O
                         net (fo=33, routed)          1.489   105.722    ball/goal_cooldown[32]_i_1_n_0
    SLICE_X31Y50         FDCE                                         r  ball/goal_cooldown_reg[12]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ball/Player2_Goal_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball/Player2_Goal_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDCE                         0.000     0.000 r  ball/Player2_Goal_reg[2]/C
    SLICE_X15Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ball/Player2_Goal_reg[2]/Q
                         net (fo=6, routed)           0.089     0.230    ball/Player2_Goal_reg[4]_0[1]
    SLICE_X14Y9          LUT6 (Prop_lut6_I4_O)        0.045     0.275 r  ball/Player2_Goal[5]_i_1/O
                         net (fo=1, routed)           0.000     0.275    ball/p_0_in__1[5]
    SLICE_X14Y9          FDCE                                         r  ball/Player2_Goal_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player2/shoot_key_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            player2/shoot_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDCE                         0.000     0.000 r  player2/shoot_key_index_reg[0]/C
    SLICE_X33Y57         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  player2/shoot_key_index_reg[0]/Q
                         net (fo=1, routed)           0.054     0.182    player2/shoot_key_index_reg_n_0_[0]
    SLICE_X33Y57         LUT6 (Prop_lut6_I5_O)        0.099     0.281 r  player2/shoot_i_1/O
                         net (fo=1, routed)           0.000     0.281    player2/shoot_i_1_n_0
    SLICE_X33Y57         FDCE                                         r  player2/shoot_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball/Player1_Goal_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball/Player1_Goal_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDCE                         0.000     0.000 r  ball/Player1_Goal_reg[4]/C
    SLICE_X28Y8          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ball/Player1_Goal_reg[4]/Q
                         net (fo=6, routed)           0.108     0.249    ball/Player1_Goal_reg[5]_0[3]
    SLICE_X29Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.294 r  ball/Player1_Goal[5]_i_1/O
                         net (fo=1, routed)           0.000     0.294    ball/p_0_in__0[5]
    SLICE_X29Y8          FDCE                                         r  ball/Player1_Goal_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1/shoot_key_index_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            player1/shoot_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.213ns (72.178%)  route 0.082ns (27.822%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y56         FDCE                         0.000     0.000 r  player1/shoot_key_index_reg[0]/C
    SLICE_X30Y56         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  player1/shoot_key_index_reg[0]/Q
                         net (fo=1, routed)           0.082     0.246    player1/shoot_key_index[0]
    SLICE_X31Y56         LUT5 (Prop_lut5_I3_O)        0.049     0.295 r  player1/shoot_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    player1/shoot_i_1__0_n_0
    SLICE_X31Y56         FDCE                                         r  player1/shoot_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball/Player2_Goal_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball/Player2_Goal_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDCE                         0.000     0.000 r  ball/Player2_Goal_reg[0]/C
    SLICE_X15Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ball/Player2_Goal_reg[0]/Q
                         net (fo=8, routed)           0.133     0.274    ball/Player2_Goal_reg[4]_0[0]
    SLICE_X14Y9          LUT5 (Prop_lut5_I3_O)        0.045     0.319 r  ball/Player2_Goal[4]_i_1/O
                         net (fo=1, routed)           0.000     0.319    ball/p_0_in__1[4]
    SLICE_X14Y9          FDCE                                         r  ball/Player2_Goal_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1/moving_left_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            player1/moving_left_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.723%)  route 0.136ns (42.277%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDCE                         0.000     0.000 r  player1/moving_left_reg/C
    SLICE_X31Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  player1/moving_left_reg/Q
                         net (fo=13, routed)          0.136     0.277    player1/moving_left_reg_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I5_O)        0.045     0.322 r  player1/moving_left_i_1__0/O
                         net (fo=1, routed)           0.000     0.322    player1/moving_left_next
    SLICE_X31Y56         FDCE                                         r  player1/moving_left_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_instance/walk2_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            color_instance/walk2_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (56.976%)  route 0.140ns (43.024%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  color_instance/walk2_counter_reg[1]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  color_instance/walk2_counter_reg[1]/Q
                         net (fo=7, routed)           0.140     0.281    color_instance/walk2_counter_reg[1]
    SLICE_X2Y6           LUT6 (Prop_lut6_I4_O)        0.045     0.326 r  color_instance/walk2_counter[5]_i_2/O
                         net (fo=1, routed)           0.000     0.326    color_instance/p_0_in__0[5]
    SLICE_X2Y6           FDRE                                         r  color_instance/walk2_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_instance/walk2_back_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            color_instance/walk2_back_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  color_instance/walk2_back_counter_reg[1]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  color_instance/walk2_back_counter_reg[1]/Q
                         net (fo=7, routed)           0.156     0.297    color_instance/walk2_back_counter_reg[1]
    SLICE_X0Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.342 r  color_instance/walk2_back_counter[5]_i_2/O
                         net (fo=1, routed)           0.000     0.342    color_instance/p_0_in[5]
    SLICE_X0Y7           FDRE                                         r  color_instance/walk2_back_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_instance/walk1_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            color_instance/walk1_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.640%)  route 0.141ns (40.360%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  color_instance/walk1_counter_reg[0]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  color_instance/walk1_counter_reg[0]/Q
                         net (fo=7, routed)           0.141     0.305    color_instance/walk1_counter_reg[0]
    SLICE_X11Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.350 r  color_instance/walk1_counter[5]_i_2/O
                         net (fo=1, routed)           0.000     0.350    color_instance/p_0_in__2[5]
    SLICE_X11Y8          FDRE                                         r  color_instance/walk1_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player1/moving_right_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            player1/moving_right_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.540%)  route 0.168ns (47.460%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y56         FDCE                         0.000     0.000 r  player1/moving_right_reg/C
    SLICE_X31Y56         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  player1/moving_right_reg/Q
                         net (fo=9, routed)           0.168     0.309    player1/moving_right_reg_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.354 r  player1/moving_right_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    player1/moving_right_next
    SLICE_X31Y56         FDCE                                         r  player1/moving_right_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.707ns  (logic 4.088ns (34.916%)  route 7.620ns (65.084%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.536     5.044    HexA/Clk
    SLICE_X39Y72         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456     5.500 f  HexA/counter_reg[16]/Q
                         net (fo=38, routed)          2.144     7.644    HexA/HexB/p_0_in[1]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.150     7.794 f  HexA/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=10, routed)          0.776     8.570    HexA/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X39Y61         LUT6 (Prop_lut6_I4_O)        0.326     8.896 f  HexA/hex_segA_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.810     9.706    HexA/hex_segA_OBUF[3]_inst_i_5_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.830 f  HexA/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.282    10.112    HexA/hex_segA_OBUF[3]_inst_i_3_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.236 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.607    13.844    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    16.751 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.751    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.459ns  (logic 3.976ns (34.696%)  route 7.483ns (65.304%))
  Logic Levels:           6  (LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.539     5.047    HexA/Clk
    SLICE_X39Y71         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     5.503 r  HexA/counter_reg[15]/Q
                         net (fo=18, routed)          0.967     6.470    HexA/HexB/p_0_in[0]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.594 r  HexA/hex_segB_OBUF[4]_inst_i_5/O
                         net (fo=10, routed)          0.600     7.194    HexA/hex_segB_OBUF[4]_inst_i_5_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I0_O)        0.124     7.318 f  HexA/hex_segA_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.811     8.129    HexA/hex_segA_OBUF[0]_inst_i_4_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.253 f  HexA/hex_segA_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.897     9.150    HexA/hex_segA_OBUF[0]_inst_i_3_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.274 f  HexA/hex_segA_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.952    10.225    HexA/hex_segA_OBUF[0]_inst_i_2_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.349 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.257    13.606    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    16.506 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.506    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.259ns  (logic 3.972ns (35.276%)  route 7.287ns (64.724%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.536     5.044    HexA/Clk
    SLICE_X39Y72         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456     5.500 f  HexA/counter_reg[16]/Q
                         net (fo=38, routed)          2.144     7.644    HexA/HexB/p_0_in[1]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.150     7.794 f  HexA/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=10, routed)          0.897     8.691    HexA/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.326     9.017 f  HexA/hex_segA_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.799     9.816    HexA/hex_segA_OBUF[4]_inst_i_4_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.940 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.446    13.387    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    16.303 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.303    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.175ns  (logic 4.329ns (38.736%)  route 6.846ns (61.264%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.536     5.044    HexA/Clk
    SLICE_X39Y72         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456     5.500 f  HexA/counter_reg[16]/Q
                         net (fo=38, routed)          2.144     7.644    HexA/HexB/p_0_in[1]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.150     7.794 f  HexA/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=10, routed)          0.799     8.593    HexA/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X41Y57         LUT5 (Prop_lut5_I4_O)        0.352     8.945 f  HexA/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.267     9.211    HexA/hex_segB_OBUF[4]_inst_i_6_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.332     9.543 f  HexA/hex_segB_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.797    10.341    HexA/hex_segB_OBUF[4]_inst_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124    10.465 r  HexA/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.839    13.304    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    16.219 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.219    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.978ns  (logic 4.097ns (37.322%)  route 6.881ns (62.678%))
  Logic Levels:           5  (LUT3=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.536     5.044    HexA/Clk
    SLICE_X39Y72         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456     5.500 f  HexA/counter_reg[16]/Q
                         net (fo=38, routed)          2.144     7.644    HexA/HexB/p_0_in[1]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.150     7.794 f  HexA/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=10, routed)          0.607     8.401    HexA/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I5_O)        0.326     8.727 f  HexA/hex_segA_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.416     9.143    HexA/hex_segA_OBUF[1]_inst_i_4_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.267 f  HexA/hex_segA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.375     9.642    HexA/hex_segA_OBUF[1]_inst_i_2_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.766 r  HexA/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.338    13.105    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    16.022 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.022    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.717ns  (logic 4.193ns (39.128%)  route 6.523ns (60.872%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.536     5.044    HexA/Clk
    SLICE_X39Y72         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456     5.500 f  HexA/counter_reg[16]/Q
                         net (fo=38, routed)          2.144     7.644    HexA/HexB/p_0_in[1]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.150     7.794 f  HexA/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=10, routed)          1.026     8.820    HexA/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.354     9.174 f  HexA/hex_segB_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.812     9.987    HexA/hex_segB_OBUF[5]_inst_i_4_n_0
    SLICE_X42Y58         LUT6 (Prop_lut6_I4_O)        0.332    10.319 r  HexA/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.540    12.859    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    15.760 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.760    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.390ns  (logic 3.965ns (38.160%)  route 6.425ns (61.840%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.536     5.044    HexA/Clk
    SLICE_X39Y72         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456     5.500 f  HexA/counter_reg[16]/Q
                         net (fo=38, routed)          2.144     7.644    HexA/HexB/p_0_in[1]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.150     7.794 f  HexA/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=10, routed)          0.898     8.692    HexA/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.326     9.018 f  HexA/hex_segA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.151     9.170    HexA/hex_segA_OBUF[2]_inst_i_2_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.294 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.232    12.525    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    15.434 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.434    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.227ns  (logic 3.974ns (38.861%)  route 6.253ns (61.139%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.536     5.044    HexA/Clk
    SLICE_X39Y72         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456     5.500 f  HexA/counter_reg[16]/Q
                         net (fo=38, routed)          2.144     7.644    HexA/HexB/p_0_in[1]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.150     7.794 f  HexA/hex_segA_OBUF[5]_inst_i_2/O
                         net (fo=10, routed)          1.026     8.820    HexA/hex_segA_OBUF[5]_inst_i_2_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I4_O)        0.326     9.146 f  HexA/hex_segB_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.161     9.308    HexA/hex_segB_OBUF[0]_inst_i_5_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.432 r  HexA/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.921    12.353    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    15.271 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.271    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.144ns  (logic 4.184ns (41.243%)  route 5.960ns (58.757%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.536     5.044    HexA/Clk
    SLICE_X39Y72         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456     5.500 r  HexA/counter_reg[16]/Q
                         net (fo=38, routed)          1.372     6.872    HexA/HexB/p_0_in[1]
    SLICE_X40Y62         LUT3 (Prop_lut3_I0_O)        0.152     7.024 f  HexA/hex_segA_OBUF[3]_inst_i_2/O
                         net (fo=10, routed)          1.238     8.262    HexA/hex_segA_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y57         LUT5 (Prop_lut5_I0_O)        0.352     8.614 f  HexA/hex_segB_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.661     9.275    HexA/hex_segB_OBUF[3]_inst_i_3_n_0
    SLICE_X41Y57         LUT4 (Prop_lut4_I1_O)        0.326     9.601 r  HexA/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.689    12.290    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    15.187 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.187    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.065ns  (logic 3.981ns (39.549%)  route 6.084ns (60.451%))
  Logic Levels:           6  (LUT2=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.539     5.047    HexA/Clk
    SLICE_X39Y71         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.456     5.503 r  HexA/counter_reg[15]/Q
                         net (fo=18, routed)          0.967     6.470    HexA/HexB/p_0_in[0]
    SLICE_X41Y62         LUT2 (Prop_lut2_I1_O)        0.124     6.594 r  HexA/hex_segB_OBUF[4]_inst_i_5/O
                         net (fo=10, routed)          0.842     7.436    HexA/hex_segB_OBUF[4]_inst_i_5_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I0_O)        0.124     7.560 r  HexA/hex_segA_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.159     7.719    HexA/hex_segA_OBUF[5]_inst_i_5_n_0
    SLICE_X40Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.843 r  HexA/hex_segA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.716     8.559    HexA/hex_segA_OBUF[5]_inst_i_4_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124     8.683 f  HexA/hex_segA_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.151     8.834    HexA/hex_segA_OBUF[5]_inst_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.958 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.249    12.207    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    15.112 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.112    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 one_min/second_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/right_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.141ns (34.976%)  route 0.262ns (65.024%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.434    one_min/Clk
    SLICE_X11Y4          FDRE                                         r  one_min/second_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  one_min/second_reg[0]/Q
                         net (fo=7, routed)           0.262     1.837    color_instance/sprite_addr_reg[7]_i_3_0[0]
    SLICE_X15Y6          LDCE                                         r  color_instance/right_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_min/second_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/left_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.186ns (39.003%)  route 0.291ns (60.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.434    one_min/Clk
    SLICE_X11Y5          FDSE                                         r  one_min/second_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDSE (Prop_fdse_C_Q)         0.141     1.575 r  one_min/second_reg[2]/Q
                         net (fo=11, routed)          0.114     1.690    one_min/second[2]
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.045     1.735 r  one_min/left_reg[1]_i_1/O
                         net (fo=1, routed)           0.177     1.911    color_instance/sprite_addr_reg[6]_i_1[1]
    SLICE_X9Y8           LDCE                                         r  color_instance/left_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_min/second_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/left_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.189ns (35.725%)  route 0.340ns (64.275%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.434    one_min/Clk
    SLICE_X11Y5          FDSE                                         r  one_min/second_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDSE (Prop_fdse_C_Q)         0.141     1.575 r  one_min/second_reg[3]/Q
                         net (fo=12, routed)          0.167     1.743    one_min/second[3]
    SLICE_X10Y5          LUT3 (Prop_lut3_I1_O)        0.048     1.791 r  one_min/left_reg[2]_i_1/O
                         net (fo=1, routed)           0.173     1.963    color_instance/sprite_addr_reg[6]_i_1[2]
    SLICE_X9Y7           LDCE                                         r  color_instance/left_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_min/second_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/left_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.186ns (32.240%)  route 0.391ns (67.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.434    one_min/Clk
    SLICE_X11Y4          FDRE                                         r  one_min/second_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  one_min/second_reg[1]/Q
                         net (fo=10, routed)          0.200     1.775    one_min/second[1]
    SLICE_X11Y5          LUT5 (Prop_lut5_I1_O)        0.045     1.820 r  one_min/left_reg[0]_i_1/O
                         net (fo=1, routed)           0.191     2.011    color_instance/sprite_addr_reg[6]_i_1[0]
    SLICE_X13Y7          LDCE                                         r  color_instance/left_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_min/second_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/right_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.189ns (32.340%)  route 0.395ns (67.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.434    one_min/Clk
    SLICE_X11Y4          FDRE                                         r  one_min/second_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  one_min/second_reg[1]/Q
                         net (fo=10, routed)          0.200     1.775    one_min/second[1]
    SLICE_X11Y5          LUT5 (Prop_lut5_I1_O)        0.048     1.823 r  one_min/right_reg[2]_i_1/O
                         net (fo=1, routed)           0.196     2.019    color_instance/sprite_addr_reg[7]_i_3_0[2]
    SLICE_X13Y7          LDCE                                         r  color_instance/right_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_min/second_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/right_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.186ns (30.543%)  route 0.423ns (69.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.434    one_min/Clk
    SLICE_X11Y4          FDRE                                         r  one_min/second_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  one_min/second_reg[1]/Q
                         net (fo=10, routed)          0.201     1.776    one_min/second[1]
    SLICE_X11Y5          LUT5 (Prop_lut5_I1_O)        0.045     1.821 r  one_min/right_reg[1]_i_1/O
                         net (fo=1, routed)           0.222     2.043    color_instance/sprite_addr_reg[7]_i_3_0[1]
    SLICE_X9Y8           LDCE                                         r  color_instance/right_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 one_min/second_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            color_instance/right_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.190ns (30.704%)  route 0.429ns (69.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.566     1.434    one_min/Clk
    SLICE_X11Y4          FDRE                                         r  one_min/second_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  one_min/second_reg[1]/Q
                         net (fo=10, routed)          0.201     1.776    one_min/second[1]
    SLICE_X11Y5          LUT5 (Prop_lut5_I1_O)        0.049     1.825 r  one_min/right_reg[3]_i_1/O
                         net (fo=1, routed)           0.228     2.053    color_instance/sprite_addr_reg[7]_i_3_0[3]
    SLICE_X13Y7          LDCE                                         r  color_instance/right_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.603ns  (logic 1.409ns (54.139%)  route 1.194ns (45.861%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.551     1.419    HexA/Clk
    SLICE_X39Y72         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     1.560 f  HexA/counter_reg[16]/Q
                         net (fo=38, routed)          0.397     1.957    HexA/HexB/p_0_in[1]
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.042     1.999 r  HexA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.797     2.796    hex_gridB_OBUF[2]
    F5                   OBUF (Prop_obuf_I_O)         1.226     4.023 r  hex_gridB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.023    hex_gridB[2]
    F5                                                                r  hex_gridB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.363ns (51.423%)  route 1.287ns (48.577%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.551     1.419    HexA/Clk
    SLICE_X39Y72         FDRE                                         r  HexA/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  HexA/counter_reg[16]/Q
                         net (fo=38, routed)          0.397     1.957    HexA/HexB/p_0_in[1]
    SLICE_X43Y64         LUT3 (Prop_lut3_I2_O)        0.045     2.002 r  HexA/hex_gridA_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.891     2.893    hex_gridB_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.177     4.069 r  hex_gridB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.069    hex_gridB[0]
    E4                                                                r  hex_gridB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HexA/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_gridB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.728ns  (logic 1.350ns (49.478%)  route 1.378ns (50.522%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.551     1.419    HexA/Clk
    SLICE_X39Y71         FDRE                                         r  HexA/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     1.560 f  HexA/counter_reg[15]/Q
                         net (fo=18, routed)          0.588     2.149    HexA/HexB/p_0_in[0]
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.045     2.194 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.790     2.983    hex_gridB_OBUF[3]
    H5                   OBUF (Prop_obuf_I_O)         1.164     4.147 r  hex_gridB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.147    hex_gridB[3]
    H5                                                                r  hex_gridB[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.580ns  (logic 1.076ns (10.170%)  route 9.504ns (89.830%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.572     1.572    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.456     2.028 r  vga/vc_reg[6]/Q
                         net (fo=36, routed)          5.769     7.797    vga/Q[6]
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.921 f  vga/sprite_addr_reg[7]_i_4/O
                         net (fo=2, routed)           0.817     8.738    vga/sprite_addr_reg[7]_i_4_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  vga/sprite_addr_reg[5]_i_5/O
                         net (fo=2, routed)           0.813     9.675    vga/sprite_addr_reg[5]_i_5_n_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     9.799 r  vga/sprite_addr_reg[5]_i_3/O
                         net (fo=4, routed)           0.997    10.797    vga/sprite_addr_reg[5]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I3_O)        0.124    10.921 r  vga/sprite_addr_reg[6]_i_4/O
                         net (fo=1, routed)           0.729    11.649    vga/sprite_addr_reg[6]_i_4_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I5_O)        0.124    11.773 r  vga/sprite_addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.379    12.152    color_instance/D[6]
    SLICE_X12Y7          LDCE                                         r  color_instance/sprite_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.488ns  (logic 1.076ns (10.260%)  route 9.412ns (89.740%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.572     1.572    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.456     2.028 r  vga/vc_reg[6]/Q
                         net (fo=36, routed)          5.769     7.797    vga/Q[6]
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.921 f  vga/sprite_addr_reg[7]_i_4/O
                         net (fo=2, routed)           0.817     8.738    vga/sprite_addr_reg[7]_i_4_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  vga/sprite_addr_reg[5]_i_5/O
                         net (fo=2, routed)           0.813     9.675    vga/sprite_addr_reg[5]_i_5_n_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     9.799 r  vga/sprite_addr_reg[5]_i_3/O
                         net (fo=4, routed)           1.165    10.965    vga/sprite_addr_reg[5]_i_3_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I1_O)        0.124    11.089 r  vga/sprite_addr_reg[7]_i_3/O
                         net (fo=1, routed)           0.469    11.558    vga/sprite_addr_reg[7]_i_3_n_0
    SLICE_X13Y7          LUT5 (Prop_lut5_I4_O)        0.124    11.682 r  vga/sprite_addr_reg[7]_i_1/O
                         net (fo=1, routed)           0.378    12.060    color_instance/D[7]
    SLICE_X13Y6          LDCE                                         r  color_instance/sprite_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.746ns  (logic 0.952ns (9.768%)  route 8.794ns (90.232%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.572     1.572    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.456     2.028 r  vga/vc_reg[6]/Q
                         net (fo=36, routed)          5.769     7.797    vga/Q[6]
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.921 f  vga/sprite_addr_reg[7]_i_4/O
                         net (fo=2, routed)           0.817     8.738    vga/sprite_addr_reg[7]_i_4_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  vga/sprite_addr_reg[5]_i_5/O
                         net (fo=2, routed)           0.813     9.675    vga/sprite_addr_reg[5]_i_5_n_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     9.799 r  vga/sprite_addr_reg[5]_i_3/O
                         net (fo=4, routed)           1.016    10.816    vga/sprite_addr_reg[5]_i_3_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I2_O)        0.124    10.940 r  vga/sprite_addr_reg[5]_i_1/O
                         net (fo=1, routed)           0.379    11.319    color_instance/D[5]
    SLICE_X13Y8          LDCE                                         r  color_instance/sprite_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.141ns  (logic 0.828ns (9.059%)  route 8.313ns (90.941%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.572     1.572    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.456     2.028 r  vga/vc_reg[6]/Q
                         net (fo=36, routed)          5.977     8.005    vga/Q[6]
    SLICE_X15Y7          LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  vga/score_on_reg_i_15/O
                         net (fo=2, routed)           0.677     8.806    vga/score_on_reg_i_15_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  vga/sprite_addr_reg[10]_i_4/O
                         net (fo=7, routed)           1.101    10.031    vga/hc_reg[5]_0
    SLICE_X14Y8          LUT6 (Prop_lut6_I3_O)        0.124    10.155 r  vga/sprite_addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.558    10.713    color_instance/D[9]
    SLICE_X14Y7          LDCE                                         r  color_instance/sprite_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.043ns  (logic 1.104ns (12.208%)  route 7.939ns (87.792%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.572     1.572    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.456     2.028 r  vga/vc_reg[6]/Q
                         net (fo=36, routed)          5.769     7.797    vga/Q[6]
    SLICE_X15Y7          LUT6 (Prop_lut6_I4_O)        0.124     7.921 f  vga/sprite_addr_reg[7]_i_4/O
                         net (fo=2, routed)           0.817     8.738    vga/sprite_addr_reg[7]_i_4_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.862 f  vga/sprite_addr_reg[5]_i_5/O
                         net (fo=2, routed)           0.813     9.675    vga/sprite_addr_reg[5]_i_5_n_0
    SLICE_X13Y8          LUT2 (Prop_lut2_I1_O)        0.124     9.799 r  vga/sprite_addr_reg[5]_i_3/O
                         net (fo=4, routed)           0.540    10.340    vga/sprite_addr_reg[5]_i_3_n_0
    SLICE_X13Y8          MUXF7 (Prop_muxf7_S_O)       0.276    10.616 r  vga/sprite_addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.616    color_instance/D[4]
    SLICE_X13Y8          LDCE                                         r  color_instance/sprite_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.042ns  (logic 0.828ns (9.157%)  route 8.214ns (90.843%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.572     1.572    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.456     2.028 r  vga/vc_reg[6]/Q
                         net (fo=36, routed)          5.977     8.005    vga/Q[6]
    SLICE_X15Y7          LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  vga/score_on_reg_i_15/O
                         net (fo=2, routed)           0.677     8.806    vga/score_on_reg_i_15_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  vga/sprite_addr_reg[10]_i_4/O
                         net (fo=7, routed)           1.082    10.012    vga/hc_reg[5]_0
    SLICE_X14Y8          LUT6 (Prop_lut6_I1_O)        0.124    10.136 r  vga/sprite_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.478    10.614    color_instance/D[8]
    SLICE_X13Y5          LDCE                                         r  color_instance/sprite_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/score_on_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.816ns  (logic 0.828ns (9.392%)  route 7.988ns (90.608%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.572     1.572    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.456     2.028 r  vga/vc_reg[6]/Q
                         net (fo=36, routed)          5.977     8.005    vga/Q[6]
    SLICE_X15Y7          LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  vga/score_on_reg_i_15/O
                         net (fo=2, routed)           0.827     8.956    vga/score_on_reg_i_15_n_0
    SLICE_X12Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.080 r  vga/score_on_reg_i_5/O
                         net (fo=4, routed)           0.667     9.747    vga/score_on_reg_i_5_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.871 r  vga/score_on_reg_i_1/O
                         net (fo=1, routed)           0.518    10.389    color_instance/vga_to_hdmi_i_132
    SLICE_X12Y5          LDCE                                         r  color_instance/score_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.656ns  (logic 0.828ns (9.566%)  route 7.828ns (90.434%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.572     1.572    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.456     2.028 r  vga/vc_reg[6]/Q
                         net (fo=36, routed)          5.977     8.005    vga/Q[6]
    SLICE_X15Y7          LUT5 (Prop_lut5_I3_O)        0.124     8.129 r  vga/score_on_reg_i_15/O
                         net (fo=2, routed)           0.677     8.806    vga/score_on_reg_i_15_n_0
    SLICE_X15Y7          LUT6 (Prop_lut6_I0_O)        0.124     8.930 r  vga/sprite_addr_reg[10]_i_4/O
                         net (fo=7, routed)           0.698     9.628    ball/sprite_addr_reg[5]_i_1
    SLICE_X14Y8          LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  ball/sprite_addr_reg[10]_i_1/O
                         net (fo=1, routed)           0.476    10.228    color_instance/D[10]
    SLICE_X13Y5          LDCE                                         r  color_instance/sprite_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.434ns  (logic 0.854ns (10.126%)  route 7.580ns (89.874%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.572     1.572    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.456     2.028 r  vga/vc_reg[6]/Q
                         net (fo=36, routed)          5.979     8.007    vga/Q[6]
    SLICE_X15Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.131 f  vga/score_on_reg_i_16/O
                         net (fo=3, routed)           0.316     8.447    vga/score_on_reg_i_16_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.571 r  vga/score_on_reg_i_6/O
                         net (fo=9, routed)           0.713     9.284    vga/hc_reg[8]_0
    SLICE_X12Y6          LUT4 (Prop_lut4_I0_O)        0.150     9.434 r  vga/sprite_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.572    10.006    color_instance/D[2]
    SLICE_X13Y6          LDCE                                         r  color_instance/sprite_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/counter_on_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.358ns  (logic 0.828ns (9.906%)  route 7.530ns (90.094%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.572     1.572    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.456     2.028 r  vga/vc_reg[6]/Q
                         net (fo=36, routed)          5.979     8.007    vga/Q[6]
    SLICE_X15Y7          LUT6 (Prop_lut6_I3_O)        0.124     8.131 r  vga/score_on_reg_i_16/O
                         net (fo=3, routed)           0.316     8.447    vga/score_on_reg_i_16_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I5_O)        0.124     8.571 f  vga/score_on_reg_i_6/O
                         net (fo=9, routed)           0.692     9.263    vga/hc_reg[8]_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.387 r  vga/counter_on_reg_i_1/O
                         net (fo=1, routed)           0.544     9.931    color_instance/vga_to_hdmi_i_132_0
    SLICE_X12Y6          LDCE                                         r  color_instance/counter_on_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.247ns  (logic 0.186ns (14.922%)  route 1.061ns (85.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.141     0.708 r  vga/vc_reg[5]/Q
                         net (fo=42, routed)          0.949     1.656    vga/Q[5]
    SLICE_X13Y7          LUT5 (Prop_lut5_I2_O)        0.045     1.701 r  vga/sprite_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.112     1.813    color_instance/D[3]
    SLICE_X12Y7          LDCE                                         r  color_instance/sprite_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/time_on_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.320ns  (logic 0.254ns (19.242%)  route 1.066ns (80.758%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.566     0.566    vga/CLK
    SLICE_X54Y5          FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.164     0.730 r  vga/hc_reg[2]/Q
                         net (fo=31, routed)          0.496     1.225    vga/hc_reg[9]_0[2]
    SLICE_X46Y6          LUT3 (Prop_lut3_I0_O)        0.045     1.270 r  vga/time_on_reg_i_6/O
                         net (fo=1, routed)           0.416     1.687    vga/time_on_reg_i_6_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.732 r  vga/time_on_reg_i_1/O
                         net (fo=1, routed)           0.154     1.886    color_instance/time_on__0
    SLICE_X14Y6          LDCE                                         r  color_instance/time_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.335ns  (logic 0.231ns (17.304%)  route 1.104ns (82.696%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    vga/CLK
    SLICE_X57Y7          FDCE                                         r  vga/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDCE (Prop_fdce_C_Q)         0.141     0.708 r  vga/hc_reg[8]/Q
                         net (fo=33, routed)          0.887     1.594    vga/hc_reg[9]_0[8]
    SLICE_X12Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.639 r  vga/sprite_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.101     1.741    vga/sprite_addr_reg[6]_i_3_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  vga/sprite_addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     1.902    color_instance/D[6]
    SLICE_X12Y7          LDCE                                         r  color_instance/sprite_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/counter_on_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.381ns  (logic 0.209ns (15.137%)  route 1.172ns (84.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.566     0.566    vga/CLK
    SLICE_X54Y5          FDCE                                         r  vga/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.164     0.730 r  vga/hc_reg[2]/Q
                         net (fo=31, routed)          0.983     1.713    vga/hc_reg[9]_0[2]
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.758 r  vga/counter_on_reg_i_1/O
                         net (fo=1, routed)           0.189     1.946    color_instance/vga_to_hdmi_i_132_0
    SLICE_X12Y6          LDCE                                         r  color_instance/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.400ns  (logic 0.276ns (19.710%)  route 1.124ns (80.290%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.141     0.708 f  vga/vc_reg[6]/Q
                         net (fo=36, routed)          0.219     0.926    vga/Q[6]
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.045     0.971 r  vga/score_on_reg_i_21/O
                         net (fo=1, routed)           0.582     1.553    vga/score_on_reg_i_21_n_0
    SLICE_X15Y8          LUT5 (Prop_lut5_I4_O)        0.045     1.598 r  vga/score_on_reg_i_7/O
                         net (fo=12, routed)          0.324     1.922    vga/hc_reg[6]_0
    SLICE_X13Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.967 r  vga/sprite_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.967    color_instance/D[0]
    SLICE_X13Y6          LDCE                                         r  color_instance/sprite_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/score_on_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.400ns  (logic 0.186ns (13.285%)  route 1.214ns (86.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.568     0.568    vga/CLK
    SLICE_X57Y6          FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDCE (Prop_fdce_C_Q)         0.141     0.709 r  vga/hc_reg[3]/Q
                         net (fo=33, routed)          1.020     1.729    vga/hc_reg[9]_0[3]
    SLICE_X13Y6          LUT6 (Prop_lut6_I2_O)        0.045     1.774 r  vga/score_on_reg_i_1/O
                         net (fo=1, routed)           0.194     1.968    color_instance/vga_to_hdmi_i_132
    SLICE_X12Y5          LDCE                                         r  color_instance/score_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.418ns  (logic 0.338ns (23.830%)  route 1.080ns (76.170%))
  Logic Levels:           4  (LUT3=1 LUT5=2 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.141     0.708 r  vga/vc_reg[6]/Q
                         net (fo=36, routed)          0.219     0.926    vga/Q[6]
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.045     0.971 f  vga/score_on_reg_i_21/O
                         net (fo=1, routed)           0.582     1.553    vga/score_on_reg_i_21_n_0
    SLICE_X15Y8          LUT5 (Prop_lut5_I4_O)        0.045     1.598 f  vga/score_on_reg_i_7/O
                         net (fo=12, routed)          0.280     1.878    vga/hc_reg[6]_0
    SLICE_X13Y8          LUT5 (Prop_lut5_I0_O)        0.045     1.923 r  vga/sprite_addr_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.923    vga/sprite_addr_reg[4]_i_2_n_0
    SLICE_X13Y8          MUXF7 (Prop_muxf7_I0_O)      0.062     1.985 r  vga/sprite_addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.985    color_instance/D[4]
    SLICE_X13Y8          LDCE                                         r  color_instance/sprite_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.432ns  (logic 0.276ns (19.278%)  route 1.156ns (80.722%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.141     0.708 f  vga/vc_reg[6]/Q
                         net (fo=36, routed)          0.219     0.926    vga/Q[6]
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.045     0.971 r  vga/score_on_reg_i_21/O
                         net (fo=1, routed)           0.582     1.553    vga/score_on_reg_i_21_n_0
    SLICE_X15Y8          LUT5 (Prop_lut5_I4_O)        0.045     1.598 r  vga/score_on_reg_i_7/O
                         net (fo=12, routed)          0.197     1.795    vga/hc_reg[6]_0
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  vga/sprite_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.158     1.998    color_instance/D[8]
    SLICE_X13Y5          LDCE                                         r  color_instance/sprite_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.442ns  (logic 0.276ns (19.138%)  route 1.166ns (80.862%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    vga/CLK
    SLICE_X55Y1          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDCE (Prop_fdce_C_Q)         0.141     0.708 r  vga/vc_reg[6]/Q
                         net (fo=36, routed)          0.219     0.926    vga/Q[6]
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.045     0.971 f  vga/score_on_reg_i_21/O
                         net (fo=1, routed)           0.582     1.553    vga/score_on_reg_i_21_n_0
    SLICE_X15Y8          LUT5 (Prop_lut5_I4_O)        0.045     1.598 f  vga/score_on_reg_i_7/O
                         net (fo=12, routed)          0.172     1.770    vga/hc_reg[6]_0
    SLICE_X14Y8          LUT6 (Prop_lut6_I5_O)        0.045     1.815 r  vga/sprite_addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.194     2.009    color_instance/D[9]
    SLICE_X14Y7          LDCE                                         r  color_instance/sprite_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color_instance/sprite_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.469ns  (logic 0.231ns (15.721%)  route 1.238ns (84.279%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    vga/CLK
    SLICE_X57Y7          FDCE                                         r  vga/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDCE (Prop_fdce_C_Q)         0.141     0.708 r  vga/hc_reg[8]/Q
                         net (fo=33, routed)          0.887     1.594    vga/hc_reg[9]_0[8]
    SLICE_X12Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.639 r  vga/sprite_addr_reg[6]_i_3/O
                         net (fo=3, routed)           0.235     1.875    vga/sprite_addr_reg[6]_i_3_n_0
    SLICE_X13Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.920 r  vga/sprite_addr_reg[5]_i_1/O
                         net (fo=1, routed)           0.116     2.036    color_instance/D[5]
    SLICE_X13Y8          LDCE                                         r  color_instance/sprite_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_usb_clk_wiz_1_0
  To Clock:  

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.123ns  (logic 3.852ns (34.627%)  route 7.272ns (65.373%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552     1.552    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y60         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[8]/Q
                         net (fo=12, routed)          1.356     3.364    HexA/gpio_usb_keycode_0_tri_o[23]
    SLICE_X38Y63         LUT6 (Prop_lut6_I3_O)        0.124     3.488 f  HexA/hex_segA_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.811     4.299    HexA/hex_segA_OBUF[0]_inst_i_4_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I0_O)        0.124     4.423 f  HexA/hex_segA_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.897     5.319    HexA/hex_segA_OBUF[0]_inst_i_3_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124     5.443 f  HexA/hex_segA_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.952     6.395    HexA/hex_segA_OBUF[0]_inst_i_2_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.519 r  HexA/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.257     9.776    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    12.675 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.675    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.577ns  (logic 4.112ns (38.872%)  route 6.466ns (61.128%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.549     1.549    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y62         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.419     1.968 f  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=16, routed)          1.784     3.752    HexA/gpio_usb_keycode_0_tri_o[27]
    SLICE_X41Y61         LUT5 (Prop_lut5_I1_O)        0.327     4.079 f  HexA/hex_segA_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.436     4.515    HexA/hex_segA_OBUF[4]_inst_i_5_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.326     4.841 f  HexA/hex_segA_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.799     5.640    HexA/hex_segA_OBUF[4]_inst_i_4_n_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I5_O)        0.124     5.764 r  HexA/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.446     9.211    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    12.126 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.126    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.922ns  (logic 4.108ns (41.406%)  route 5.814ns (58.594%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.549     1.549    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y62         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.419     1.968 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=16, routed)          1.784     3.752    keycode0_gpio[27]
    SLICE_X41Y61         LUT4 (Prop_lut4_I3_O)        0.299     4.051 r  hex_segA_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.298     4.349    HexA/hex_segA_OBUF[6]_inst_i_1_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.473 r  HexA/hex_segA_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.641     5.114    HexA/hex_segA_OBUF[6]_inst_i_2_n_0
    SLICE_X41Y62         LUT5 (Prop_lut5_I0_O)        0.150     5.264 r  HexA/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.091     8.355    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.116    11.471 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.471    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.917ns  (logic 3.736ns (37.669%)  route 6.181ns (62.331%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.549     1.549    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y62         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.456     2.005 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=17, routed)          1.482     3.487    HexA/gpio_usb_keycode_0_tri_o[17]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124     3.611 f  HexA/hex_segA_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.810     4.421    HexA/hex_segA_OBUF[3]_inst_i_5_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.545 f  HexA/hex_segA_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.282     4.827    HexA/hex_segA_OBUF[3]_inst_i_3_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.951 r  HexA/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.607     8.558    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    11.466 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.466    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.869ns  (logic 4.032ns (40.850%)  route 5.838ns (59.150%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.551     1.551    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y59         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=13, routed)          1.047     3.116    keycode0_gpio[13]
    SLICE_X40Y58         LUT4 (Prop_lut4_I3_O)        0.152     3.268 f  hex_segB_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.503     3.771    HexA/hex_segB_OBUF[6]_inst_i_1_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.332     4.103 f  HexA/hex_segB_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.014     5.116    HexA/hex_segB_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y58         LUT4 (Prop_lut4_I2_O)        0.124     5.240 r  HexA/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.274     8.515    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    11.420 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.420    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.739ns  (logic 4.004ns (41.114%)  route 5.735ns (58.886%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.549     1.549    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y62         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.419     1.968 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=13, routed)          1.161     3.129    HexA/gpio_usb_keycode_0_tri_o[30]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.296     3.425 f  HexA/hex_segA_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.444     3.869    HexA/hex_segA_OBUF[1]_inst_i_5_n_0
    SLICE_X40Y61         LUT6 (Prop_lut6_I0_O)        0.124     3.993 f  HexA/hex_segA_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.416     4.410    HexA/hex_segA_OBUF[1]_inst_i_4_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.124     4.534 f  HexA/hex_segA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.375     4.909    HexA/hex_segA_OBUF[1]_inst_i_2_n_0
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.124     5.033 r  HexA/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.338     8.371    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    11.288 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.288    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.276ns  (logic 3.869ns (41.705%)  route 5.408ns (58.295%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.549     1.549    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y62         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.419     1.968 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=15, routed)          1.291     3.259    HexA/gpio_usb_keycode_0_tri_o[29]
    SLICE_X40Y60         LUT6 (Prop_lut6_I3_O)        0.297     3.556 r  HexA/hex_segA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.716     4.272    HexA/hex_segA_OBUF[5]_inst_i_4_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I0_O)        0.124     4.396 f  HexA/hex_segA_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.151     4.547    HexA/hex_segA_OBUF[5]_inst_i_3_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     4.671 r  HexA/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.249     7.921    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    10.825 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.825    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.070ns  (logic 3.873ns (42.700%)  route 5.197ns (57.300%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.549     1.549    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y62         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y62         FDRE (Prop_fdre_C_Q)         0.419     1.968 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=15, routed)          1.158     3.126    HexA/gpio_usb_keycode_0_tri_o[29]
    SLICE_X40Y61         LUT6 (Prop_lut6_I2_O)        0.297     3.423 f  HexA/hex_segA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.656     4.080    HexA/hex_segA_OBUF[2]_inst_i_3_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124     4.204 f  HexA/hex_segA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.151     4.355    HexA/hex_segA_OBUF[2]_inst_i_2_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I5_O)        0.124     4.479 r  HexA/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.232     7.710    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    10.619 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.619    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.931ns  (logic 3.917ns (43.861%)  route 5.014ns (56.139%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.551     1.551    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y59         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.518     2.069 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[16]/Q
                         net (fo=14, routed)          1.467     3.536    HexA/gpio_usb_keycode_0_tri_o[15]
    SLICE_X40Y57         LUT5 (Prop_lut5_I1_O)        0.154     3.690 r  HexA/hex_segB_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.625     4.316    HexA/hex_segB_OBUF[0]_inst_i_2_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I2_O)        0.327     4.643 r  HexA/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.921     7.564    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    10.482 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.482    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.762ns  (logic 3.979ns (45.407%)  route 4.784ns (54.593%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     1.575    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.552     1.552    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y57         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.456     2.008 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=17, routed)          0.880     2.888    HexA/gpio_usb_keycode_0_tri_o[0]
    SLICE_X41Y57         LUT5 (Prop_lut5_I0_O)        0.152     3.040 f  HexA/hex_segB_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.267     3.307    HexA/hex_segB_OBUF[4]_inst_i_6_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I5_O)        0.332     3.639 f  HexA/hex_segB_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.797     4.436    HexA/hex_segB_OBUF[4]_inst_i_4_n_0
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124     4.560 r  HexA/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.839     7.400    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    10.314 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.314    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player2/shoot_key_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.231ns (38.082%)  route 0.376ns (61.918%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.560     0.560    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y57         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[23]/Q
                         net (fo=18, routed)          0.168     0.869    player2/gpio_usb_keycode_0_tri_o[8]
    SLICE_X37Y56         LUT6 (Prop_lut6_I1_O)        0.045     0.914 f  player2/shoot_key_index[1]_i_3/O
                         net (fo=3, routed)           0.207     1.121    player2/shoot_key_index[1]_i_3_n_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I1_O)        0.045     1.166 r  player2/shoot_key_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.166    player2/shoot_key_index[1]_i_1_n_0
    SLICE_X33Y57         FDCE                                         r  player2/shoot_key_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/start_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.231ns (37.652%)  route 0.383ns (62.348%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.559     0.559    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y61         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=8, routed)           0.108     0.808    player1/gpio_usb_keycode_1_tri_o[29]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.045     0.853 r  player1/start_i_5/O
                         net (fo=1, routed)           0.274     1.127    player1/start_i_5_n_0
    SLICE_X35Y57         LUT6 (Prop_lut6_I3_O)        0.045     1.172 r  player1/start_i_1/O
                         net (fo=1, routed)           0.000     1.172    player1/start_i_1_n_0
    SLICE_X35Y57         FDCE                                         r  player1/start_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/shoot_key_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.763ns  (logic 0.186ns (24.381%)  route 0.577ns (75.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.559     0.559    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y60         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=8, routed)           0.261     0.961    player1/gpio_usb_keycode_1_tri_o[12]
    SLICE_X36Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.006 r  player1/shoot_key_index[0]_i_2/O
                         net (fo=2, routed)           0.316     1.322    player1/p_0_in[0]
    SLICE_X30Y56         FDCE                                         r  player1/shoot_key_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/moving_right_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.231ns (30.205%)  route 0.534ns (69.795%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.560     0.560    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y58         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          0.275     0.976    player1/gpio_usb_keycode_0_tri_o[9]
    SLICE_X40Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.021 f  player1/moving_right_i_3/O
                         net (fo=2, routed)           0.259     1.279    player1/moving_right_i_3_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.324 r  player1/moving_right_i_1__0/O
                         net (fo=1, routed)           0.000     1.324    player1/moving_right_next
    SLICE_X31Y56         FDCE                                         r  player1/moving_right_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/shoot_key_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.231ns (29.066%)  route 0.564ns (70.934%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.561     0.561    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y56         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=17, routed)          0.121     0.823    player1/gpio_usb_keycode_0_tri_o[1]
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.045     0.868 f  player1/shoot_key_index[3]_i_4/O
                         net (fo=2, routed)           0.320     1.188    player1/shoot_key_index[3]_i_4_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I1_O)        0.045     1.233 r  player1/shoot_key_index[1]_i_2/O
                         net (fo=2, routed)           0.123     1.355    player1/p_0_in[1]
    SLICE_X32Y57         FDCE                                         r  player1/shoot_key_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/attack_on_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.863ns  (logic 0.276ns (31.967%)  route 0.587ns (68.033%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.560     0.560    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y58         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=9, routed)           0.178     0.879    player1/gpio_usb_keycode_1_tri_o[7]
    SLICE_X34Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.924 f  player1/shoot_key_index[3]_i_7/O
                         net (fo=2, routed)           0.208     1.132    player1/shoot_key_index[3]_i_7_n_0
    SLICE_X32Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.177 r  player1/shoot_key_index[3]_i_3__0/O
                         net (fo=5, routed)           0.201     1.378    player1/shoot_key_index[3]_i_3__0_n_0
    SLICE_X31Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.423 r  player1/attack_on_i_1__0/O
                         net (fo=1, routed)           0.000     1.423    player1/attack_on_i_1__0_n_0
    SLICE_X31Y56         FDCE                                         r  player1/attack_on_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/shoot_key_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.279ns (32.202%)  route 0.587ns (67.798%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.560     0.560    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y58         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=9, routed)           0.178     0.879    player1/gpio_usb_keycode_1_tri_o[7]
    SLICE_X34Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.924 f  player1/shoot_key_index[3]_i_7/O
                         net (fo=2, routed)           0.208     1.132    player1/shoot_key_index[3]_i_7_n_0
    SLICE_X32Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.177 r  player1/shoot_key_index[3]_i_3__0/O
                         net (fo=5, routed)           0.201     1.378    player1/shoot_key_index[3]_i_3__0_n_0
    SLICE_X31Y56         LUT2 (Prop_lut2_I1_O)        0.048     1.426 r  player1/shoot_key_index[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.426    player1/p_0_in[2]
    SLICE_X31Y56         FDCE                                         r  player1/shoot_key_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/moving_left_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.874ns  (logic 0.231ns (26.437%)  route 0.643ns (73.563%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.560     0.560    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y58         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=18, routed)          0.275     0.976    player1/gpio_usb_keycode_0_tri_o[9]
    SLICE_X40Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.021 r  player1/moving_right_i_3/O
                         net (fo=2, routed)           0.368     1.388    player1/moving_right_i_3_n_0
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.433 r  player1/moving_left_i_1__0/O
                         net (fo=1, routed)           0.000     1.433    player1/moving_left_next
    SLICE_X31Y56         FDCE                                         r  player1/moving_left_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/shoot_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.273ns (30.975%)  route 0.608ns (69.025%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.560     0.560    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y58         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=9, routed)           0.178     0.879    player1/gpio_usb_keycode_1_tri_o[7]
    SLICE_X34Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.924 f  player1/shoot_key_index[3]_i_7/O
                         net (fo=2, routed)           0.208     1.132    player1/shoot_key_index[3]_i_7_n_0
    SLICE_X32Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.177 r  player1/shoot_key_index[3]_i_3__0/O
                         net (fo=5, routed)           0.222     1.399    player1/shoot_key_index[3]_i_3__0_n_0
    SLICE_X31Y56         LUT5 (Prop_lut5_I1_O)        0.042     1.441 r  player1/shoot_i_1__0/O
                         net (fo=1, routed)           0.000     1.441    player1/shoot_i_1__0_n_0
    SLICE_X31Y56         FDCE                                         r  player1/shoot_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player1/shoot_key_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.884ns  (logic 0.276ns (31.209%)  route 0.608ns (68.791%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.560     0.560    mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y58         FDRE                                         r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  mb_usb_i/gpio_usb_keycode/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=9, routed)           0.178     0.879    player1/gpio_usb_keycode_1_tri_o[7]
    SLICE_X34Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.924 r  player1/shoot_key_index[3]_i_7/O
                         net (fo=2, routed)           0.208     1.132    player1/shoot_key_index[3]_i_7_n_0
    SLICE_X32Y57         LUT2 (Prop_lut2_I1_O)        0.045     1.177 f  player1/shoot_key_index[3]_i_3__0/O
                         net (fo=5, routed)           0.222     1.399    player1/shoot_key_index[3]_i_3__0_n_0
    SLICE_X31Y56         LUT2 (Prop_lut2_I1_O)        0.045     1.444 r  player1/shoot_key_index[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.444    player1/p_0_in[3]
    SLICE_X31Y56         FDCE                                         r  player1/shoot_key_index_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    1.838     3.982 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.982    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.671     1.671    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.143 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.144    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     1.837     3.981 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.981    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 2.311ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    1.839     3.976 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.310ns  (logic 2.309ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    1.837     3.976 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.976    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 2.310ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.665     1.665    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.137 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.138    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     1.838     3.975 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.309ns  (logic 2.308ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.666     1.666    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.138 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.139    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     1.836     3.975 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.975    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    1.826     3.962 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.962    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     1.574    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.663     1.663    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.135 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.136    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     1.825     3.961 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.961    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.532 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.580     0.580    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.533 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     1.545 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.545 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.582     0.582    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     1.546 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.581     0.581    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.546 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     1.548 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.548    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.584     0.584    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     1.549 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.549    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.337ns  (logic 0.096ns (2.877%)  route 3.241ns (97.123%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.574     6.574    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.337     3.238 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.666     4.904    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.574     6.574    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 0.026ns (2.445%)  route 1.038ns (97.555%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.063    -0.515 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.489    -0.026    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mb_usb_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_usb_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_usb_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y5        BUFG                         0.000     5.000 f  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.575     6.575    mb_usb_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    mb_usb_i/clk_wiz_1/inst/clkfbout_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     5.000 f  mb_usb_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    mb_usb_i/clk_wiz_1/inst/clkfbout_buf_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_usb_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.549     0.549    mb_usb_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    mb_usb_i/clk_wiz_1/inst/clkfbout_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_usb_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    mb_usb_i/clk_wiz_1/inst/clkfbout_buf_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            one_min/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.923ns  (logic 1.316ns (13.267%)  route 8.607ns (86.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=336, routed)         8.607     9.923    one_min/reset_rtl_0_IBUF
    SLICE_X7Y4           FDRE                                         r  one_min/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.517     4.847    one_min/Clk
    SLICE_X7Y4           FDRE                                         r  one_min/counter_reg[26]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            one_min/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.923ns  (logic 1.316ns (13.267%)  route 8.607ns (86.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=336, routed)         8.607     9.923    one_min/reset_rtl_0_IBUF
    SLICE_X7Y4           FDRE                                         r  one_min/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.517     4.847    one_min/Clk
    SLICE_X7Y4           FDRE                                         r  one_min/counter_reg[27]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            one_min/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.923ns  (logic 1.316ns (13.267%)  route 8.607ns (86.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=336, routed)         8.607     9.923    one_min/reset_rtl_0_IBUF
    SLICE_X7Y4           FDRE                                         r  one_min/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.517     4.847    one_min/Clk
    SLICE_X7Y4           FDRE                                         r  one_min/counter_reg[28]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            one_min/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.923ns  (logic 1.316ns (13.267%)  route 8.607ns (86.733%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=336, routed)         8.607     9.923    one_min/reset_rtl_0_IBUF
    SLICE_X7Y4           FDRE                                         r  one_min/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.517     4.847    one_min/Clk
    SLICE_X7Y4           FDRE                                         r  one_min/counter_reg[29]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            one_min/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.789ns  (logic 1.316ns (13.449%)  route 8.473ns (86.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=336, routed)         8.473     9.789    one_min/reset_rtl_0_IBUF
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518     4.848    one_min/Clk
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            one_min/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.789ns  (logic 1.316ns (13.449%)  route 8.473ns (86.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=336, routed)         8.473     9.789    one_min/reset_rtl_0_IBUF
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518     4.848    one_min/Clk
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            one_min/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.789ns  (logic 1.316ns (13.449%)  route 8.473ns (86.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=336, routed)         8.473     9.789    one_min/reset_rtl_0_IBUF
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518     4.848    one_min/Clk
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            one_min/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.789ns  (logic 1.316ns (13.449%)  route 8.473ns (86.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=336, routed)         8.473     9.789    one_min/reset_rtl_0_IBUF
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518     4.848    one_min/Clk
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            one_min/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.789ns  (logic 1.316ns (13.449%)  route 8.473ns (86.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=336, routed)         8.473     9.789    one_min/reset_rtl_0_IBUF
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518     4.848    one_min/Clk
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            one_min/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.789ns  (logic 1.316ns (13.449%)  route 8.473ns (86.551%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=336, routed)         8.473     9.789    one_min/reset_rtl_0_IBUF
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.518     4.848    one_min/Clk
    SLICE_X7Y0           FDRE                                         r  one_min/counter_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player1/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_min/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.167ns (13.348%)  route 1.084ns (86.652%))
  Logic Levels:           2  (BUFG=1 FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  player1/start_reg/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  player1/start_reg/Q
                         net (fo=3, routed)           0.433     0.574    start
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.600 r  start_BUFG_inst/O
                         net (fo=39, routed)          0.651     1.251    one_min/E[0]
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.977    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[14]/C

Slack:                    inf
  Source:                 player1/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_min/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.167ns (13.348%)  route 1.084ns (86.652%))
  Logic Levels:           2  (BUFG=1 FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  player1/start_reg/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  player1/start_reg/Q
                         net (fo=3, routed)           0.433     0.574    start
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.600 r  start_BUFG_inst/O
                         net (fo=39, routed)          0.651     1.251    one_min/E[0]
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.977    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[15]/C

Slack:                    inf
  Source:                 player1/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_min/counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.167ns (13.348%)  route 1.084ns (86.652%))
  Logic Levels:           2  (BUFG=1 FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  player1/start_reg/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  player1/start_reg/Q
                         net (fo=3, routed)           0.433     0.574    start
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.600 r  start_BUFG_inst/O
                         net (fo=39, routed)          0.651     1.251    one_min/E[0]
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.977    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[16]/C

Slack:                    inf
  Source:                 player1/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_min/counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.167ns (13.348%)  route 1.084ns (86.652%))
  Logic Levels:           2  (BUFG=1 FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  player1/start_reg/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  player1/start_reg/Q
                         net (fo=3, routed)           0.433     0.574    start
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.600 r  start_BUFG_inst/O
                         net (fo=39, routed)          0.651     1.251    one_min/E[0]
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.977    one_min/Clk
    SLICE_X5Y3           FDRE                                         r  one_min/counter_reg[17]/C

Slack:                    inf
  Source:                 player1/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_min/counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.167ns (13.348%)  route 1.084ns (86.652%))
  Logic Levels:           2  (BUFG=1 FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  player1/start_reg/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  player1/start_reg/Q
                         net (fo=3, routed)           0.433     0.574    start
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.600 r  start_BUFG_inst/O
                         net (fo=39, routed)          0.651     1.251    one_min/E[0]
    SLICE_X5Y4           FDRE                                         r  one_min/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.977    one_min/Clk
    SLICE_X5Y4           FDRE                                         r  one_min/counter_reg[18]/C

Slack:                    inf
  Source:                 player1/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_min/counter_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.167ns (13.348%)  route 1.084ns (86.652%))
  Logic Levels:           2  (BUFG=1 FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  player1/start_reg/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  player1/start_reg/Q
                         net (fo=3, routed)           0.433     0.574    start
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.600 r  start_BUFG_inst/O
                         net (fo=39, routed)          0.651     1.251    one_min/E[0]
    SLICE_X5Y4           FDRE                                         r  one_min/counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.977    one_min/Clk
    SLICE_X5Y4           FDRE                                         r  one_min/counter_reg[19]/C

Slack:                    inf
  Source:                 player1/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_min/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.167ns (13.348%)  route 1.084ns (86.652%))
  Logic Levels:           2  (BUFG=1 FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  player1/start_reg/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  player1/start_reg/Q
                         net (fo=3, routed)           0.433     0.574    start
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.600 r  start_BUFG_inst/O
                         net (fo=39, routed)          0.651     1.251    one_min/E[0]
    SLICE_X5Y4           FDRE                                         r  one_min/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.977    one_min/Clk
    SLICE_X5Y4           FDRE                                         r  one_min/counter_reg[20]/C

Slack:                    inf
  Source:                 player1/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_min/counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.167ns (13.348%)  route 1.084ns (86.652%))
  Logic Levels:           2  (BUFG=1 FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  player1/start_reg/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  player1/start_reg/Q
                         net (fo=3, routed)           0.433     0.574    start
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.600 r  start_BUFG_inst/O
                         net (fo=39, routed)          0.651     1.251    one_min/E[0]
    SLICE_X5Y4           FDRE                                         r  one_min/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.977    one_min/Clk
    SLICE_X5Y4           FDRE                                         r  one_min/counter_reg[21]/C

Slack:                    inf
  Source:                 player1/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_min/counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.167ns (13.348%)  route 1.084ns (86.652%))
  Logic Levels:           2  (BUFG=1 FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  player1/start_reg/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  player1/start_reg/Q
                         net (fo=3, routed)           0.433     0.574    start
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.600 r  start_BUFG_inst/O
                         net (fo=39, routed)          0.651     1.251    one_min/E[0]
    SLICE_X5Y5           FDRE                                         r  one_min/counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.977    one_min/Clk
    SLICE_X5Y5           FDRE                                         r  one_min/counter_reg[22]/C

Slack:                    inf
  Source:                 player1/start_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            one_min/counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.251ns  (logic 0.167ns (13.348%)  route 1.084ns (86.652%))
  Logic Levels:           2  (BUFG=1 FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE                         0.000     0.000 r  player1/start_reg/C
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  player1/start_reg/Q
                         net (fo=3, routed)           0.433     0.574    start
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.600 r  start_BUFG_inst/O
                         net (fo=39, routed)          0.651     1.251    one_min/E[0]
    SLICE_X5Y5           FDRE                                         r  one_min/counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100 rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.864     1.977    one_min/Clk
    SLICE_X5Y5           FDRE                                         r  one_min/counter_reg[23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           396 Endpoints
Min Delay           396 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ball/BallY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.223ns  (logic 10.993ns (40.382%)  route 16.230ns (59.618%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 FDCE=1 LUT2=3 LUT3=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE                         0.000     0.000 r  ball/BallY_reg[0]/C
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ball/BallY_reg[0]/Q
                         net (fo=40, routed)          4.322     4.778    vga/Red4[0]
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.902 r  vga/Red4_i_13/O
                         net (fo=1, routed)           0.000     4.902    vga/Red4_i_13_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.415 r  vga/Red4_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.415    vga/Red4_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.532 r  vga/Red4_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.532    vga/Red4_i_2_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.771 r  vga/Red4_i_1/O[2]
                         net (fo=64, routed)          1.536     7.307    color_instance/DistY[10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    11.520 r  color_instance/Red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.522    color_instance/Red4__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.040 r  color_instance/Red4__1/P[0]
                         net (fo=2, routed)           1.022    14.062    color_instance/Red4__1_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.186 r  color_instance/vga_to_hdmi_i_611/O
                         net (fo=1, routed)           0.000    14.186    color_instance/vga_to_hdmi_i_611_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.719 r  color_instance/vga_to_hdmi_i_586/CO[3]
                         net (fo=1, routed)           0.000    14.719    color_instance/vga_to_hdmi_i_586_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  color_instance/vga_to_hdmi_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.836    color_instance/vga_to_hdmi_i_582_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.159 r  color_instance/vga_to_hdmi_i_531/O[1]
                         net (fo=1, routed)           1.161    16.320    color_instance_n_40
    SLICE_X54Y36         LUT2 (Prop_lut2_I1_O)        0.306    16.626 r  vga_to_hdmi_i_470/O
                         net (fo=1, routed)           0.000    16.626    color_instance/vga_to_hdmi_i_288_0[1]
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.159 r  color_instance/vga_to_hdmi_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.159    color_instance/vga_to_hdmi_i_383_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.474 r  color_instance/vga_to_hdmi_i_382/O[3]
                         net (fo=2, routed)           1.180    18.653    color_instance/Red30_in[31]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.307    18.960 r  color_instance/vga_to_hdmi_i_289/O
                         net (fo=1, routed)           0.000    18.960    color_instance/vga_to_hdmi_i_289_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.361 r  color_instance/vga_to_hdmi_i_217/CO[3]
                         net (fo=1, routed)           2.931    22.292    color_instance/ball_i/CO[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.416 r  color_instance/ball_i/vga_to_hdmi_i_87/O
                         net (fo=13, routed)          1.269    23.685    color_instance/ball_i/vga_to_hdmi_i_87_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.150    23.835 f  color_instance/ball_i/vga_to_hdmi_i_19/O
                         net (fo=15, routed)          0.817    24.652    color_instance/walk1_i/hdmi_tmds_clk_p_1
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.332    24.984 r  color_instance/walk1_i/vga_to_hdmi_i_162/O
                         net (fo=1, routed)           0.947    25.932    color_instance/run1_i/vga_to_hdmi_i_9_3
    SLICE_X10Y12         LUT6 (Prop_lut6_I4_O)        0.124    26.056 r  color_instance/run1_i/vga_to_hdmi_i_54/O
                         net (fo=1, routed)           0.720    26.776    color_instance/run1_i/vga_to_hdmi_i_54_n_0
    SLICE_X5Y9           LUT6 (Prop_lut6_I0_O)        0.124    26.900 r  color_instance/run1_i/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.322    27.223    vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X6Y9           SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455     1.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.515     1.515    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y9           SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK

Slack:                    inf
  Source:                 ball/BallY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.735ns  (logic 10.869ns (40.655%)  route 15.866ns (59.345%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=2 FDCE=1 LUT2=3 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE                         0.000     0.000 r  ball/BallY_reg[0]/C
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ball/BallY_reg[0]/Q
                         net (fo=40, routed)          4.322     4.778    vga/Red4[0]
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.902 r  vga/Red4_i_13/O
                         net (fo=1, routed)           0.000     4.902    vga/Red4_i_13_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.415 r  vga/Red4_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.415    vga/Red4_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.532 r  vga/Red4_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.532    vga/Red4_i_2_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.771 r  vga/Red4_i_1/O[2]
                         net (fo=64, routed)          1.536     7.307    color_instance/DistY[10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    11.520 r  color_instance/Red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.522    color_instance/Red4__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.040 r  color_instance/Red4__1/P[0]
                         net (fo=2, routed)           1.022    14.062    color_instance/Red4__1_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.186 r  color_instance/vga_to_hdmi_i_611/O
                         net (fo=1, routed)           0.000    14.186    color_instance/vga_to_hdmi_i_611_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.719 r  color_instance/vga_to_hdmi_i_586/CO[3]
                         net (fo=1, routed)           0.000    14.719    color_instance/vga_to_hdmi_i_586_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  color_instance/vga_to_hdmi_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.836    color_instance/vga_to_hdmi_i_582_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.159 r  color_instance/vga_to_hdmi_i_531/O[1]
                         net (fo=1, routed)           1.161    16.320    color_instance_n_40
    SLICE_X54Y36         LUT2 (Prop_lut2_I1_O)        0.306    16.626 r  vga_to_hdmi_i_470/O
                         net (fo=1, routed)           0.000    16.626    color_instance/vga_to_hdmi_i_288_0[1]
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.159 r  color_instance/vga_to_hdmi_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.159    color_instance/vga_to_hdmi_i_383_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.474 r  color_instance/vga_to_hdmi_i_382/O[3]
                         net (fo=2, routed)           1.180    18.653    color_instance/Red30_in[31]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.307    18.960 r  color_instance/vga_to_hdmi_i_289/O
                         net (fo=1, routed)           0.000    18.960    color_instance/vga_to_hdmi_i_289_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.361 r  color_instance/vga_to_hdmi_i_217/CO[3]
                         net (fo=1, routed)           2.931    22.292    color_instance/ball_i/CO[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.416 r  color_instance/ball_i/vga_to_hdmi_i_87/O
                         net (fo=13, routed)          1.269    23.685    color_instance/ball_i/vga_to_hdmi_i_87_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.150    23.835 f  color_instance/ball_i/vga_to_hdmi_i_19/O
                         net (fo=15, routed)          0.786    24.621    color_instance/walk1_i/hdmi_tmds_clk_p_1
    SLICE_X7Y5           LUT3 (Prop_lut3_I0_O)        0.332    24.953 r  color_instance/walk1_i/vga_to_hdmi_i_50/O
                         net (fo=1, routed)           1.081    26.034    color_instance/walk1_i/vga_to_hdmi_i_50_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I2_O)        0.124    26.158 r  color_instance/walk1_i/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.577    26.735    vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X6Y10          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455     1.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.515     1.515    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y10          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK

Slack:                    inf
  Source:                 ball/BallY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.439ns  (logic 11.065ns (41.851%)  route 15.374ns (58.149%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=2 FDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE                         0.000     0.000 r  ball/BallY_reg[0]/C
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ball/BallY_reg[0]/Q
                         net (fo=40, routed)          4.322     4.778    vga/Red4[0]
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.902 r  vga/Red4_i_13/O
                         net (fo=1, routed)           0.000     4.902    vga/Red4_i_13_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.415 r  vga/Red4_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.415    vga/Red4_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.532 r  vga/Red4_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.532    vga/Red4_i_2_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.771 r  vga/Red4_i_1/O[2]
                         net (fo=64, routed)          1.536     7.307    color_instance/DistY[10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    11.520 r  color_instance/Red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.522    color_instance/Red4__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.040 r  color_instance/Red4__1/P[0]
                         net (fo=2, routed)           1.022    14.062    color_instance/Red4__1_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.186 r  color_instance/vga_to_hdmi_i_611/O
                         net (fo=1, routed)           0.000    14.186    color_instance/vga_to_hdmi_i_611_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.719 r  color_instance/vga_to_hdmi_i_586/CO[3]
                         net (fo=1, routed)           0.000    14.719    color_instance/vga_to_hdmi_i_586_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  color_instance/vga_to_hdmi_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.836    color_instance/vga_to_hdmi_i_582_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.159 r  color_instance/vga_to_hdmi_i_531/O[1]
                         net (fo=1, routed)           1.161    16.320    color_instance_n_40
    SLICE_X54Y36         LUT2 (Prop_lut2_I1_O)        0.306    16.626 r  vga_to_hdmi_i_470/O
                         net (fo=1, routed)           0.000    16.626    color_instance/vga_to_hdmi_i_288_0[1]
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.159 r  color_instance/vga_to_hdmi_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.159    color_instance/vga_to_hdmi_i_383_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.474 r  color_instance/vga_to_hdmi_i_382/O[3]
                         net (fo=2, routed)           1.180    18.653    color_instance/Red30_in[31]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.307    18.960 r  color_instance/vga_to_hdmi_i_289/O
                         net (fo=1, routed)           0.000    18.960    color_instance/vga_to_hdmi_i_289_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.361 r  color_instance/vga_to_hdmi_i_217/CO[3]
                         net (fo=1, routed)           2.931    22.292    color_instance/ball_i/CO[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.416 r  color_instance/ball_i/vga_to_hdmi_i_87/O
                         net (fo=13, routed)          1.269    23.685    color_instance/ball_i/vga_to_hdmi_i_87_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.150    23.835 f  color_instance/ball_i/vga_to_hdmi_i_19/O
                         net (fo=15, routed)          0.817    24.652    color_instance/walk1_i/hdmi_tmds_clk_p_1
    SLICE_X7Y10          LUT4 (Prop_lut4_I3_O)        0.326    24.978 r  color_instance/walk1_i/vga_to_hdmi_i_26/O
                         net (fo=1, routed)           0.803    25.781    color_instance/walk1_i/vga_to_hdmi_i_26_n_0
    SLICE_X7Y11          LUT5 (Prop_lut5_I1_O)        0.326    26.107 r  color_instance/walk1_i/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.332    26.439    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X6Y11          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455     1.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.514     1.514    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y11          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK

Slack:                    inf
  Source:                 ball/BallY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.864ns  (logic 10.745ns (41.544%)  route 15.119ns (58.456%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 FDCE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE                         0.000     0.000 r  ball/BallY_reg[0]/C
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ball/BallY_reg[0]/Q
                         net (fo=40, routed)          4.322     4.778    vga/Red4[0]
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.902 r  vga/Red4_i_13/O
                         net (fo=1, routed)           0.000     4.902    vga/Red4_i_13_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.415 r  vga/Red4_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.415    vga/Red4_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.532 r  vga/Red4_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.532    vga/Red4_i_2_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.771 r  vga/Red4_i_1/O[2]
                         net (fo=64, routed)          1.536     7.307    color_instance/DistY[10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    11.520 r  color_instance/Red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.522    color_instance/Red4__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.040 r  color_instance/Red4__1/P[0]
                         net (fo=2, routed)           1.022    14.062    color_instance/Red4__1_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.186 r  color_instance/vga_to_hdmi_i_611/O
                         net (fo=1, routed)           0.000    14.186    color_instance/vga_to_hdmi_i_611_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.719 r  color_instance/vga_to_hdmi_i_586/CO[3]
                         net (fo=1, routed)           0.000    14.719    color_instance/vga_to_hdmi_i_586_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  color_instance/vga_to_hdmi_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.836    color_instance/vga_to_hdmi_i_582_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.159 r  color_instance/vga_to_hdmi_i_531/O[1]
                         net (fo=1, routed)           1.161    16.320    color_instance_n_40
    SLICE_X54Y36         LUT2 (Prop_lut2_I1_O)        0.306    16.626 r  vga_to_hdmi_i_470/O
                         net (fo=1, routed)           0.000    16.626    color_instance/vga_to_hdmi_i_288_0[1]
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.159 r  color_instance/vga_to_hdmi_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.159    color_instance/vga_to_hdmi_i_383_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.474 r  color_instance/vga_to_hdmi_i_382/O[3]
                         net (fo=2, routed)           1.180    18.653    color_instance/Red30_in[31]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.307    18.960 r  color_instance/vga_to_hdmi_i_289/O
                         net (fo=1, routed)           0.000    18.960    color_instance/vga_to_hdmi_i_289_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.361 f  color_instance/vga_to_hdmi_i_217/CO[3]
                         net (fo=1, routed)           2.931    22.292    color_instance/ball_i/CO[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.416 f  color_instance/ball_i/vga_to_hdmi_i_87/O
                         net (fo=13, routed)          1.269    23.685    color_instance/ball_i/vga_to_hdmi_i_87_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.150    23.835 r  color_instance/ball_i/vga_to_hdmi_i_19/O
                         net (fo=15, routed)          0.893    24.728    color_instance/ball_i/red_reg[0]_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I5_O)        0.332    25.060 r  color_instance/ball_i/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.804    25.864    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X6Y10          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455     1.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.515     1.515    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y10          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK

Slack:                    inf
  Source:                 ball/BallY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.824ns  (logic 10.745ns (41.609%)  route 15.079ns (58.391%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 FDCE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE                         0.000     0.000 r  ball/BallY_reg[0]/C
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ball/BallY_reg[0]/Q
                         net (fo=40, routed)          4.322     4.778    vga/Red4[0]
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.902 r  vga/Red4_i_13/O
                         net (fo=1, routed)           0.000     4.902    vga/Red4_i_13_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.415 r  vga/Red4_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.415    vga/Red4_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.532 r  vga/Red4_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.532    vga/Red4_i_2_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.771 r  vga/Red4_i_1/O[2]
                         net (fo=64, routed)          1.536     7.307    color_instance/DistY[10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    11.520 r  color_instance/Red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.522    color_instance/Red4__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.040 r  color_instance/Red4__1/P[0]
                         net (fo=2, routed)           1.022    14.062    color_instance/Red4__1_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.186 r  color_instance/vga_to_hdmi_i_611/O
                         net (fo=1, routed)           0.000    14.186    color_instance/vga_to_hdmi_i_611_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.719 r  color_instance/vga_to_hdmi_i_586/CO[3]
                         net (fo=1, routed)           0.000    14.719    color_instance/vga_to_hdmi_i_586_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  color_instance/vga_to_hdmi_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.836    color_instance/vga_to_hdmi_i_582_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.159 r  color_instance/vga_to_hdmi_i_531/O[1]
                         net (fo=1, routed)           1.161    16.320    color_instance_n_40
    SLICE_X54Y36         LUT2 (Prop_lut2_I1_O)        0.306    16.626 r  vga_to_hdmi_i_470/O
                         net (fo=1, routed)           0.000    16.626    color_instance/vga_to_hdmi_i_288_0[1]
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.159 r  color_instance/vga_to_hdmi_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.159    color_instance/vga_to_hdmi_i_383_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.474 r  color_instance/vga_to_hdmi_i_382/O[3]
                         net (fo=2, routed)           1.180    18.653    color_instance/Red30_in[31]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.307    18.960 r  color_instance/vga_to_hdmi_i_289/O
                         net (fo=1, routed)           0.000    18.960    color_instance/vga_to_hdmi_i_289_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.361 f  color_instance/vga_to_hdmi_i_217/CO[3]
                         net (fo=1, routed)           2.931    22.292    color_instance/ball_i/CO[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.416 f  color_instance/ball_i/vga_to_hdmi_i_87/O
                         net (fo=13, routed)          1.269    23.685    color_instance/ball_i/vga_to_hdmi_i_87_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.150    23.835 r  color_instance/ball_i/vga_to_hdmi_i_19/O
                         net (fo=15, routed)          1.040    24.875    color_instance/walk1_i/hdmi_tmds_clk_p_1
    SLICE_X7Y7           LUT6 (Prop_lut6_I4_O)        0.332    25.208 r  color_instance/walk1_i/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.616    25.824    vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X6Y9           SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455     1.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.515     1.515    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y9           SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK

Slack:                    inf
  Source:                 ball/BallY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.767ns  (logic 10.745ns (41.700%)  route 15.022ns (58.300%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 FDCE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE                         0.000     0.000 r  ball/BallY_reg[0]/C
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ball/BallY_reg[0]/Q
                         net (fo=40, routed)          4.322     4.778    vga/Red4[0]
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.902 r  vga/Red4_i_13/O
                         net (fo=1, routed)           0.000     4.902    vga/Red4_i_13_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.415 r  vga/Red4_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.415    vga/Red4_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.532 r  vga/Red4_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.532    vga/Red4_i_2_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.771 r  vga/Red4_i_1/O[2]
                         net (fo=64, routed)          1.536     7.307    color_instance/DistY[10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    11.520 r  color_instance/Red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.522    color_instance/Red4__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.040 r  color_instance/Red4__1/P[0]
                         net (fo=2, routed)           1.022    14.062    color_instance/Red4__1_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.186 r  color_instance/vga_to_hdmi_i_611/O
                         net (fo=1, routed)           0.000    14.186    color_instance/vga_to_hdmi_i_611_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.719 r  color_instance/vga_to_hdmi_i_586/CO[3]
                         net (fo=1, routed)           0.000    14.719    color_instance/vga_to_hdmi_i_586_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  color_instance/vga_to_hdmi_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.836    color_instance/vga_to_hdmi_i_582_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.159 r  color_instance/vga_to_hdmi_i_531/O[1]
                         net (fo=1, routed)           1.161    16.320    color_instance_n_40
    SLICE_X54Y36         LUT2 (Prop_lut2_I1_O)        0.306    16.626 r  vga_to_hdmi_i_470/O
                         net (fo=1, routed)           0.000    16.626    color_instance/vga_to_hdmi_i_288_0[1]
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.159 r  color_instance/vga_to_hdmi_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.159    color_instance/vga_to_hdmi_i_383_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.474 r  color_instance/vga_to_hdmi_i_382/O[3]
                         net (fo=2, routed)           1.180    18.653    color_instance/Red30_in[31]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.307    18.960 r  color_instance/vga_to_hdmi_i_289/O
                         net (fo=1, routed)           0.000    18.960    color_instance/vga_to_hdmi_i_289_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.361 f  color_instance/vga_to_hdmi_i_217/CO[3]
                         net (fo=1, routed)           2.931    22.292    color_instance/ball_i/CO[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.416 f  color_instance/ball_i/vga_to_hdmi_i_87/O
                         net (fo=13, routed)          1.269    23.685    color_instance/ball_i/vga_to_hdmi_i_87_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.150    23.835 r  color_instance/ball_i/vga_to_hdmi_i_19/O
                         net (fo=15, routed)          1.198    25.033    color_instance/ball_i/red_reg[0]_0
    SLICE_X7Y11          LUT6 (Prop_lut6_I5_O)        0.332    25.365 r  color_instance/ball_i/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.402    25.767    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X6Y11          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455     1.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.514     1.514    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y11          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK

Slack:                    inf
  Source:                 ball/BallY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.737ns  (logic 10.745ns (41.750%)  route 14.992ns (58.250%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 FDCE=1 LUT2=3 LUT3=1 LUT5=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE                         0.000     0.000 r  ball/BallY_reg[0]/C
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ball/BallY_reg[0]/Q
                         net (fo=40, routed)          4.322     4.778    vga/Red4[0]
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.902 r  vga/Red4_i_13/O
                         net (fo=1, routed)           0.000     4.902    vga/Red4_i_13_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.415 r  vga/Red4_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.415    vga/Red4_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.532 r  vga/Red4_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.532    vga/Red4_i_2_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.771 r  vga/Red4_i_1/O[2]
                         net (fo=64, routed)          1.536     7.307    color_instance/DistY[10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    11.520 r  color_instance/Red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.522    color_instance/Red4__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.040 r  color_instance/Red4__1/P[0]
                         net (fo=2, routed)           1.022    14.062    color_instance/Red4__1_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.186 r  color_instance/vga_to_hdmi_i_611/O
                         net (fo=1, routed)           0.000    14.186    color_instance/vga_to_hdmi_i_611_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.719 r  color_instance/vga_to_hdmi_i_586/CO[3]
                         net (fo=1, routed)           0.000    14.719    color_instance/vga_to_hdmi_i_586_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  color_instance/vga_to_hdmi_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.836    color_instance/vga_to_hdmi_i_582_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.159 r  color_instance/vga_to_hdmi_i_531/O[1]
                         net (fo=1, routed)           1.161    16.320    color_instance_n_40
    SLICE_X54Y36         LUT2 (Prop_lut2_I1_O)        0.306    16.626 r  vga_to_hdmi_i_470/O
                         net (fo=1, routed)           0.000    16.626    color_instance/vga_to_hdmi_i_288_0[1]
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.159 r  color_instance/vga_to_hdmi_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.159    color_instance/vga_to_hdmi_i_383_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.474 r  color_instance/vga_to_hdmi_i_382/O[3]
                         net (fo=2, routed)           1.180    18.653    color_instance/Red30_in[31]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.307    18.960 r  color_instance/vga_to_hdmi_i_289/O
                         net (fo=1, routed)           0.000    18.960    color_instance/vga_to_hdmi_i_289_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.361 f  color_instance/vga_to_hdmi_i_217/CO[3]
                         net (fo=1, routed)           2.931    22.292    color_instance/ball_i/CO[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.416 f  color_instance/ball_i/vga_to_hdmi_i_87/O
                         net (fo=13, routed)          1.269    23.685    color_instance/ball_i/vga_to_hdmi_i_87_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.150    23.835 r  color_instance/ball_i/vga_to_hdmi_i_19/O
                         net (fo=15, routed)          0.956    24.791    color_instance/ball_i/red_reg[0]_0
    SLICE_X7Y6           LUT5 (Prop_lut5_I3_O)        0.332    25.123 r  color_instance/ball_i/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.614    25.737    vga_to_hdmi/inst/srldly_0/data_i[22]
    SLICE_X6Y9           SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455     1.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.515     1.515    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y9           SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK

Slack:                    inf
  Source:                 ball/BallY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.393ns  (logic 10.745ns (42.315%)  route 14.648ns (57.685%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 FDCE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE                         0.000     0.000 r  ball/BallY_reg[0]/C
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ball/BallY_reg[0]/Q
                         net (fo=40, routed)          4.322     4.778    vga/Red4[0]
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.902 r  vga/Red4_i_13/O
                         net (fo=1, routed)           0.000     4.902    vga/Red4_i_13_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.415 r  vga/Red4_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.415    vga/Red4_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.532 r  vga/Red4_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.532    vga/Red4_i_2_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.771 r  vga/Red4_i_1/O[2]
                         net (fo=64, routed)          1.536     7.307    color_instance/DistY[10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    11.520 r  color_instance/Red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.522    color_instance/Red4__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.040 r  color_instance/Red4__1/P[0]
                         net (fo=2, routed)           1.022    14.062    color_instance/Red4__1_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.186 r  color_instance/vga_to_hdmi_i_611/O
                         net (fo=1, routed)           0.000    14.186    color_instance/vga_to_hdmi_i_611_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.719 r  color_instance/vga_to_hdmi_i_586/CO[3]
                         net (fo=1, routed)           0.000    14.719    color_instance/vga_to_hdmi_i_586_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  color_instance/vga_to_hdmi_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.836    color_instance/vga_to_hdmi_i_582_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.159 r  color_instance/vga_to_hdmi_i_531/O[1]
                         net (fo=1, routed)           1.161    16.320    color_instance_n_40
    SLICE_X54Y36         LUT2 (Prop_lut2_I1_O)        0.306    16.626 r  vga_to_hdmi_i_470/O
                         net (fo=1, routed)           0.000    16.626    color_instance/vga_to_hdmi_i_288_0[1]
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.159 r  color_instance/vga_to_hdmi_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.159    color_instance/vga_to_hdmi_i_383_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.474 r  color_instance/vga_to_hdmi_i_382/O[3]
                         net (fo=2, routed)           1.180    18.653    color_instance/Red30_in[31]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.307    18.960 r  color_instance/vga_to_hdmi_i_289/O
                         net (fo=1, routed)           0.000    18.960    color_instance/vga_to_hdmi_i_289_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.361 f  color_instance/vga_to_hdmi_i_217/CO[3]
                         net (fo=1, routed)           2.931    22.292    color_instance/ball_i/CO[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.416 f  color_instance/ball_i/vga_to_hdmi_i_87/O
                         net (fo=13, routed)          1.269    23.685    color_instance/ball_i/vga_to_hdmi_i_87_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.150    23.835 r  color_instance/ball_i/vga_to_hdmi_i_19/O
                         net (fo=15, routed)          0.609    24.445    color_instance/walk1_i/hdmi_tmds_clk_p_1
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.332    24.777 r  color_instance/walk1_i/vga_to_hdmi_i_1/O
                         net (fo=1, routed)           0.616    25.393    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X6Y11          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455     1.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.514     1.514    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y11          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK

Slack:                    inf
  Source:                 ball/BallY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.276ns  (logic 10.745ns (42.510%)  route 14.531ns (57.490%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 FDCE=1 LUT2=3 LUT3=1 LUT5=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE                         0.000     0.000 r  ball/BallY_reg[0]/C
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ball/BallY_reg[0]/Q
                         net (fo=40, routed)          4.322     4.778    vga/Red4[0]
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.902 r  vga/Red4_i_13/O
                         net (fo=1, routed)           0.000     4.902    vga/Red4_i_13_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.415 r  vga/Red4_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.415    vga/Red4_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.532 r  vga/Red4_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.532    vga/Red4_i_2_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.771 r  vga/Red4_i_1/O[2]
                         net (fo=64, routed)          1.536     7.307    color_instance/DistY[10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    11.520 r  color_instance/Red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.522    color_instance/Red4__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.040 r  color_instance/Red4__1/P[0]
                         net (fo=2, routed)           1.022    14.062    color_instance/Red4__1_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.186 r  color_instance/vga_to_hdmi_i_611/O
                         net (fo=1, routed)           0.000    14.186    color_instance/vga_to_hdmi_i_611_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.719 r  color_instance/vga_to_hdmi_i_586/CO[3]
                         net (fo=1, routed)           0.000    14.719    color_instance/vga_to_hdmi_i_586_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  color_instance/vga_to_hdmi_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.836    color_instance/vga_to_hdmi_i_582_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.159 r  color_instance/vga_to_hdmi_i_531/O[1]
                         net (fo=1, routed)           1.161    16.320    color_instance_n_40
    SLICE_X54Y36         LUT2 (Prop_lut2_I1_O)        0.306    16.626 r  vga_to_hdmi_i_470/O
                         net (fo=1, routed)           0.000    16.626    color_instance/vga_to_hdmi_i_288_0[1]
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.159 r  color_instance/vga_to_hdmi_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.159    color_instance/vga_to_hdmi_i_383_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.474 r  color_instance/vga_to_hdmi_i_382/O[3]
                         net (fo=2, routed)           1.180    18.653    color_instance/Red30_in[31]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.307    18.960 r  color_instance/vga_to_hdmi_i_289/O
                         net (fo=1, routed)           0.000    18.960    color_instance/vga_to_hdmi_i_289_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.361 f  color_instance/vga_to_hdmi_i_217/CO[3]
                         net (fo=1, routed)           2.931    22.292    color_instance/ball_i/CO[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.416 f  color_instance/ball_i/vga_to_hdmi_i_87/O
                         net (fo=13, routed)          1.269    23.685    color_instance/ball_i/vga_to_hdmi_i_87_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.150    23.835 r  color_instance/ball_i/vga_to_hdmi_i_19/O
                         net (fo=15, routed)          0.495    24.330    color_instance/walk1_i/hdmi_tmds_clk_p_1
    SLICE_X7Y7           LUT5 (Prop_lut5_I3_O)        0.332    24.662 r  color_instance/walk1_i/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.614    25.276    vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X6Y11          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455     1.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.514     1.514    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y11          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK

Slack:                    inf
  Source:                 ball/BallY_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.182ns  (logic 10.745ns (42.669%)  route 14.437ns (57.331%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=2 FDCE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDCE                         0.000     0.000 r  ball/BallY_reg[0]/C
    SLICE_X36Y39         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ball/BallY_reg[0]/Q
                         net (fo=40, routed)          4.322     4.778    vga/Red4[0]
    SLICE_X54Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.902 r  vga/Red4_i_13/O
                         net (fo=1, routed)           0.000     4.902    vga/Red4_i_13_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.415 r  vga/Red4_i_3/CO[3]
                         net (fo=1, routed)           0.001     5.415    vga/Red4_i_3_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.532 r  vga/Red4_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.532    vga/Red4_i_2_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.771 r  vga/Red4_i_1/O[2]
                         net (fo=64, routed)          1.536     7.307    color_instance/DistY[10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.213    11.520 r  color_instance/Red4__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.522    color_instance/Red4__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.040 r  color_instance/Red4__1/P[0]
                         net (fo=2, routed)           1.022    14.062    color_instance/Red4__1_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.186 r  color_instance/vga_to_hdmi_i_611/O
                         net (fo=1, routed)           0.000    14.186    color_instance/vga_to_hdmi_i_611_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.719 r  color_instance/vga_to_hdmi_i_586/CO[3]
                         net (fo=1, routed)           0.000    14.719    color_instance/vga_to_hdmi_i_586_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.836 r  color_instance/vga_to_hdmi_i_582/CO[3]
                         net (fo=1, routed)           0.000    14.836    color_instance/vga_to_hdmi_i_582_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.159 r  color_instance/vga_to_hdmi_i_531/O[1]
                         net (fo=1, routed)           1.161    16.320    color_instance_n_40
    SLICE_X54Y36         LUT2 (Prop_lut2_I1_O)        0.306    16.626 r  vga_to_hdmi_i_470/O
                         net (fo=1, routed)           0.000    16.626    color_instance/vga_to_hdmi_i_288_0[1]
    SLICE_X54Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.159 r  color_instance/vga_to_hdmi_i_383/CO[3]
                         net (fo=1, routed)           0.000    17.159    color_instance/vga_to_hdmi_i_383_n_0
    SLICE_X54Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.474 r  color_instance/vga_to_hdmi_i_382/O[3]
                         net (fo=2, routed)           1.180    18.653    color_instance/Red30_in[31]
    SLICE_X55Y33         LUT3 (Prop_lut3_I0_O)        0.307    18.960 r  color_instance/vga_to_hdmi_i_289/O
                         net (fo=1, routed)           0.000    18.960    color_instance/vga_to_hdmi_i_289_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.361 f  color_instance/vga_to_hdmi_i_217/CO[3]
                         net (fo=1, routed)           2.931    22.292    color_instance/ball_i/CO[0]
    SLICE_X4Y12          LUT5 (Prop_lut5_I0_O)        0.124    22.416 f  color_instance/ball_i/vga_to_hdmi_i_87/O
                         net (fo=13, routed)          1.269    23.685    color_instance/ball_i/vga_to_hdmi_i_87_n_0
    SLICE_X7Y8           LUT5 (Prop_lut5_I0_O)        0.150    23.835 r  color_instance/ball_i/vga_to_hdmi_i_19/O
                         net (fo=15, routed)          0.675    24.511    color_instance/walk1_i/hdmi_tmds_clk_p_1
    SLICE_X5Y9           LUT6 (Prop_lut6_I4_O)        0.332    24.843 r  color_instance/walk1_i/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.339    25.182    vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X6Y10          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.455     1.455    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    -1.678 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         1.515     1.515    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X6Y10          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.045ns (7.079%)  route 0.591ns (92.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.413     0.413    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.458 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.177     0.636    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y8           FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.865     0.865    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y8           FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.699ns  (logic 0.045ns (6.438%)  route 0.654ns (93.562%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.413     0.413    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.458 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.241     0.699    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y9           FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.865     0.865    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y9           FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.045ns (5.939%)  route 0.713ns (94.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.413     0.413    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.458 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.300     0.758    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y14          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.861     0.861    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y14          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.045ns (5.939%)  route 0.713ns (94.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.413     0.413    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.458 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.300     0.758    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y14          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.861     0.861    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y14          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.045ns (5.939%)  route 0.713ns (94.061%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.413     0.413    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.458 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.300     0.758    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y14          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.861     0.861    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y14          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.045ns (5.827%)  route 0.727ns (94.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.413     0.413    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.458 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.314     0.772    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y10          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.864     0.864    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y10          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.045ns (5.827%)  route 0.727ns (94.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.413     0.413    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.458 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.314     0.772    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y10          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.864     0.864    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y10          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.045ns (5.541%)  route 0.767ns (94.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.413     0.413    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.458 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.354     0.812    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y13          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.861     0.861    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y13          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.045ns (5.541%)  route 0.767ns (94.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.413     0.413    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.458 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.354     0.812    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X0Y13          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.861     0.861    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X0Y13          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encr/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.045ns (5.405%)  route 0.788ns (94.595%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.413     0.413    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.458 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.374     0.833    vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y20          FDCE                                         f  vga_to_hdmi/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.816     0.816    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=551, routed)         0.855     0.855    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y20          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_usb_clk_wiz_1_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.379ns  (logic 0.124ns (3.669%)  route 3.255ns (96.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.255     3.255    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X36Y55         LUT4 (Prop_lut4_I0_O)        0.124     3.379 r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     3.379    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X36Y55         FDRE                                         r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.435     1.435    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y55         FDRE                                         r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.455    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.457     1.457    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        1.533     1.533    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.223    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.859     0.859    mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  mb_usb_i/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.480ns  (logic 0.045ns (3.040%)  route 1.435ns (96.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.435     1.435    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X36Y55         LUT4 (Prop_lut4_I0_O)        0.045     1.480 r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.480    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X36Y55         FDRE                                         r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y5        BUFG                         0.000     0.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     0.817    mb_usb_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_usb_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_usb_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_usb_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2502, routed)        0.829     0.829    mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y55         FDRE                                         r  mb_usb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





