[{"title":"hexo_test","url":"/2025/02/04/hexo-test/","content":"粗体测试测试\ncode span test\n斜体测试\n数学测试：\n\n代码段测试\n#include &lt;stdio.c&gt;int main(){    printf(\"hallo world!\");    return 0;}\nmodule ( input clk, input rstn, output sig )reg sig1;always @(posedge clk) begin    if(!rstn) begin        sig1 &lt;= 1'b0;    end else         sig1 &lt;= sig1;endassign sig = sig1;endmodule","tags":["什么都不是"]},{"title":"脉动阵列原理与Verilog实现","url":"/2025/02/11/%E8%84%89%E5%8A%A8%E9%98%B5%E5%88%97%E5%8E%9F%E7%90%86%E4%B8%8EVerilog%E5%AE%9E%E7%8E%B0/","content":""}]